#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: D:\pds2022_sp6_4\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-50P54KS
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Wed Jan  8 10:04:14 2025
Parse module hierarchy of project 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v". 
Parse module hierarchy of project 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v". 
E: Verilog-4039: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 90)] Identifier ddr_status_normal is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v". 
E: Verilog-4039: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 90)] Identifier ddr_status_normal is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v". 
Parse module hierarchy of project 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v". 
Parse module hierarchy of project 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v". 
Parse module hierarchy of project 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v". 
Parse module hierarchy of project 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v". 
Parse module hierarchy of project 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v". 
Parse module hierarchy of project 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v". 
Parse module hierarchy of project 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v". 
Parse module hierarchy of project 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v". 
C: Flow-2004: Constraint file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc". 
C: Flow-2004: Constraint file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc". 
C: Flow-2004: Constraint file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc". 
C: Flow-2004: Constraint file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc". 
C: Flow-2004: Constraint file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc". 
C: Flow-2004: Constraint file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc". 
C: Flow-2004: Constraint file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc". 
C: Flow-2004: Constraint file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc". 
C: Flow-2004: Constraint file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc". 
C: Flow-2004: Constraint file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc". 


Process "Compile" started.
Current time: Wed Jan  8 10:11:02 2025
Compiling architecture definition.
Analyzing project file 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr3.pds'.
License checkout: fabric_ads from D:\pds_2022_1\PDS_2022.1\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs15_64bit_v1_0.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs15_64bit_v1_0.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs15_64bit_v1_0.v(line number: 9)] Analyzing module prbs15_64bit_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs15_64bit_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs31_128bit_v1_0.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs31_128bit_v1_0.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs31_128bit_v1_0.v(line number: 15)] Analyzing module prbs31_128bit_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs31_128bit_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v(line number: 9)] Analyzing module axi_bist_top_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_main_ctrl_v1_0.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_main_ctrl_v1_0.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_main_ctrl_v1_0.v(line number: 7)] Analyzing module test_main_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_main_ctrl_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v(line number: 2)] Analyzing module test_rd_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v(line number: 2)] Analyzing module test_wr_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_rd_lock.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_rd_lock.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_rd_lock.v(line number: 2)] Analyzing module uart_rd_lock (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_rd_lock.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 12)] Analyzing module test_ddr (library work)
I: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 78)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 79)] Convert attribute name from syn_keep to PAP_KEEP
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 54)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 55)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 56)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 321)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 329)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 341)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 347)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 353)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 357)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 362)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 366)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 370)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 378)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 382)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 386)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 390)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 394)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 717)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_clk_gen_32bit.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_clk_gen_32bit.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_clk_gen_32bit.v(line number: 15)] Analyzing module ips2l_clk_gen_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_clk_gen_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_cmd_parser_32bit.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_cmd_parser_32bit.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_cmd_parser_32bit.v(line number: 15)] Analyzing module ips2l_cmd_parser_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_cmd_parser_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v(line number: 15)] Analyzing module ips2l_seu_rs232_intf (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_rx.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_rx.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_rx.v(line number: 15)] Analyzing module ips2l_seu_uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_tx.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_tx.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_tx.v(line number: 15)] Analyzing module ips2l_seu_uart_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v(line number: 15)] Analyzing module ips2l_uart_ctrl_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v(line number: 15)] Analyzing module ips2l_uart_ctrl_top_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_ver_ctrl_32bit.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_ver_ctrl_32bit.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_ver_ctrl_32bit.v(line number: 15)] Analyzing module ips2l_ver_ctrl_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_ver_ctrl_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc.v(line number: 1)] Analyzing module ADC (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc_ctrl.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc_ctrl.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 1)] Analyzing module adc_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Analyzing module ips2l_rst_sync_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp(line number: 183)] Analyzing module ips2l_ddrphy_wrlvl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 495)] Analyzing module ips2l_ddrphy_wrcal_v1_7 (library work)
I: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 514)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 515)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 232)] Analyzing module ips2l_ddrphy_wdata_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 151)] Analyzing module ips2l_ddrphy_upcal_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp(line number: 83)] Analyzing module ips2l_ddrphy_training_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 108)] Analyzing module ips2l_ddrphy_slice_rddata_align_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 268)] Analyzing module ips2l_ddrphy_reset_ctrl_v1_3 (library work)
I: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 298)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 750)] Analyzing module ips2l_ddrphy_rdcal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp(line number: 196)] Analyzing module ips2l_ddrphy_main_ctrl_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 577)] Analyzing module ips2l_ddrphy_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 174)] Analyzing module ips2l_ddrphy_info_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp(line number: 243)] Analyzing module ips2l_ddrphy_gatecal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 100)] Analyzing module ips2l_ddrphy_gate_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 228)] Analyzing module ips2l_ddrphy_eyecal_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Analyzing module ips2l_ddrphy_drift_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp(line number: 395)] Analyzing module ips2l_ddrphy_dqsi_rdel_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp(line number: 527)] Analyzing module ips2l_ddrphy_dqs_rddata_align_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp(line number: 173)] Analyzing module ips2l_ddrphy_dqs_gate_coarse_cal_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp(line number: 124)] Analyzing module ips2l_ddrphy_dll_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 320)] Analyzing module ips2l_ddrphy_dfi_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 69)] Analyzing module ips2l_ddrphy_gpll_phase_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp(line number: 292)] Analyzing module ips2l_ddrphy_data_slice_wrlvl_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 278)] Analyzing module ips2l_ddrphy_data_slice_wrcal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Analyzing module ips2l_ddrphy_data_slice_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 111)] Analyzing module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 182)] Analyzing module ips2l_ddrphy_cpd_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 71)] Analyzing module ips2l_ddrphy_cpd_lock_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 134)] Analyzing module ips2l_ddrphy_control_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 392)] Analyzing module ips2l_ddrphy_calib_top_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 199)] Analyzing module ips2l_ddrphy_calib_mux_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 84)] Analyzing module ips2l_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 104)] Analyzing module ips2l_ddrphy_rst_clk_phase_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Analyzing module ips2l_ddrphy_gpll_v1_3 (library work)
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 154)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 155)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 156)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 157)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 158)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Analyzing module ips2l_ddrphy_ppll_v1_0 (library work)
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 261)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 262)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 263)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 264)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 265)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp(line number: 145)] Analyzing module ips2l_mcdq_apb_cross_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp(line number: 101)] Analyzing module ips2l_mcdq_calib_delay_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp(line number: 559)] Analyzing module ips2l_mcdq_cfg_apb_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 243)] Analyzing module ips2l_mcdq_dcd_bm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Analyzing module ips2l_mcdq_dcd_rowaddr_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp(line number: 209)] Analyzing module ips2l_mcdq_dcd_sm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 174)] Analyzing module ips2l_mcdq_dcd_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Analyzing module ips2l_mcdq_dcp_back_ctrl_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 298)] Analyzing module ips2l_mcdq_dcp_buf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp(line number: 210)] Analyzing module ips2l_mcdq_dcp_out_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 329)] Analyzing module ips2l_mcdq_dcp_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 432)] Analyzing module ips2l_mcdq_dfi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp(line number: 315)] Analyzing module ips2l_mcdq_lp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp(line number: 321)] Analyzing module ips2l_mcdq_mrs_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Analyzing module ips2l_mcdq_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 83)] Analyzing module ips2l_mcdq_rdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Analyzing module ips2l_mcdq_reg_fifo2_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 271)] Analyzing module ips2l_mcdq_ui_axi_v1_2a (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 171)] Analyzing module ips2l_mcdq_wdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp(line number: 140)] Analyzing module ips2l_mcdq_wdp_align_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Analyzing module ips2l_mcdq_wdp_dcp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 619)] Analyzing module ips2l_mcdq_wrapper_v1_2b (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Analyzing module ips2l_mcdq_com_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Analyzing module ips2l_mcdq_tfaw_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Analyzing module ips2l_mcdq_tfaw_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Analyzing module ips2l_mcdq_timing_act2wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Analyzing module ips2l_mcdq_timing_act_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Analyzing module ips2l_mcdq_timing_pre_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Analyzing module ips2l_mcdq_timing_rd_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Analyzing module ips2l_mcdq_timing_ref_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Analyzing module ips2l_mcdq_timing_wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Analyzing module ips2l_mcdq_trc_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Analyzing module ips2l_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Analyzing module ips2l_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Analyzing module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Analyzing module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 129)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v(line number: 12)] Analyzing module ddr3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 12)] Analyzing module ddr3_ddrphy_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 12)] Analyzing module ddr3_slice_top_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v successfully.
I: Module "test_ddr" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.723s wall, 0.078s user + 0.000s system = 0.078s CPU (4.5%)

Start rtl-elaborate.
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 12)] Elaborating module test_ddr
I: Module instance {test_ddr} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    TH_1S = 27'b001111101111000101001000000
    REM_DQS_WIDTH = 32'b00000000000000000000000000000111
    DFT_CTRL_BUS_0 = 32'b00000000000000000001000000000001
    DFT_CTRL_BUS_1 = 32'b00000000000000000000000000000001
    DFT_CTRL_BUS_2 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_3 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_4 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_5 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_6 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_7 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_8 = 32'b00000000000100000000000000000000
    DFT_CTRL_BUS_9 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_10 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_11 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_12 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_13 = 32'b00000000000000000000000000000000
    MEM_SPACE_AW = 32'b00000000000000000000000000011100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 306)] Elaborating instance free_clk_ibufg
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 514)] Elaborating instance u_manu_clear_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/u_manu_clear_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 525)] Elaborating instance u_free_clk_rst_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/u_free_clk_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 552)] Elaborating instance u_ips2l_uart_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v(line number: 15)] Elaborating module ips2l_uart_ctrl_top_32bit
I: Module instance {test_ddr/u_ips2l_uart_ctrl} parameter value:
    CLK_DIV_P = 16'b0000000001001000
    FIFO_D = 32'b00000000000000000000000000010000
    WORD_LEN = 2'b11
    PARITY_EN = 1'b0
    PARITY_TYPE = 1'b0
    STOP_LEN = 1'b0
    MODE = 1'b0
    DFT_CTRL_BUS_0 = 32'b00000000000000000001000000000001
    DFT_CTRL_BUS_1 = 32'b00000000000000000000000000000001
    DFT_CTRL_BUS_2 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_3 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_4 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_5 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_6 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_7 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_8 = 32'b00000000000100000000000000000000
    DFT_CTRL_BUS_9 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_10 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_11 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_12 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_13 = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v(line number: 107)] Elaborating instance u_uart_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v(line number: 15)] Elaborating module ips2l_seu_rs232_intf
I: Module instance {test_ddr/u_ips2l_uart_ctrl/u_uart_top} parameter value:
    CLK_DIV_P = 16'b0000000001001000
    FIFO_D = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v(line number: 74)] Elaborating instance u_ips2l_clk_gen
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_clk_gen_32bit.v(line number: 15)] Elaborating module ips2l_clk_gen_32bit
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v(line number: 82)] Elaborating instance u_ips2l_seu_uart_tx
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_tx.v(line number: 15)] Elaborating module ips2l_seu_uart_tx
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v(line number: 94)] Elaborating instance u_ips2l_seu_uart_rx
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_rx.v(line number: 15)] Elaborating module ips2l_seu_uart_rx
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v(line number: 140)] Elaborating instance u_uart_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v(line number: 15)] Elaborating module ips2l_uart_ctrl_32bit
I: Module instance {test_ddr/u_ips2l_uart_ctrl/u_uart_ctrl} parameter value:
    CLK_DIV_P = 16'b0000000001001000
    DFT_CTRL_BUS_0 = 32'b00000000000000000001000000000001
    DFT_CTRL_BUS_1 = 32'b00000000000000000000000000000001
    DFT_CTRL_BUS_2 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_3 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_4 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_5 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_6 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_7 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_8 = 32'b00000000000100000000000000000000
    DFT_CTRL_BUS_9 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_10 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_11 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_12 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_13 = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v(line number: 83)] Elaborating instance u_cmd_parser
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_cmd_parser_32bit.v(line number: 15)] Elaborating module ips2l_cmd_parser_32bit
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v(line number: 113)] Elaborating instance u_ver_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_ver_ctrl_32bit.v(line number: 15)] Elaborating module ips2l_ver_ctrl_32bit
I: Module instance {test_ddr/u_ips2l_uart_ctrl/u_uart_ctrl/u_ver_ctrl} parameter value:
    DFT_CTRL_BUS_0 = 32'b00000000000000000001000000000001
    DFT_CTRL_BUS_1 = 32'b00000000000000000000000000000001
    DFT_CTRL_BUS_2 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_3 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_4 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_5 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_6 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_7 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_8 = 32'b00000000000100000000000000000000
    DFT_CTRL_BUS_9 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_10 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_11 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_12 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_13 = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 581)] Elaborating instance u_uart_rd_lock
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_rd_lock.v(line number: 2)] Elaborating module uart_rd_lock
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 705)] Elaborating instance u_core_clk_rst_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/u_core_clk_rst_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 746)] Elaborating instance I_ips_ddr_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v(line number: 12)] Elaborating module ddr3
I: Module instance {test_ddr/I_ips_ddr_top} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v(line number: 288)] Elaborating instance u_ddrc_rstn_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrc_rstn_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v(line number: 323)] Elaborating instance u_ips_ddrc_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 619)] Elaborating module ips2l_mcdq_wrapper_v1_2b
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top} parameter value:
    DDR_TYPE = 2'b00
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MR0_DDR3 = 16'b0001100100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
    TXSDLL = 32'b00000000000000000000001000000000
    TCCD = 32'b00000000000000000000000000000100
    TXP = 32'b00000000000000000000000000000100
    TFAW = 32'b00000000000000000000000000010111
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000111111111111
    TRFC = 32'b00000000000000000000000010001001
    TRC = 32'b00000000000000000000000000011011
    TRP = 32'b00000000000000000000000000001000
    TRRD = 32'b00000000000000000000000000000110
    TRTP = 32'b00000000000000000000000000000100
    TWR = 32'b00000000000000000000000000001000
    TWTR = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 867)] Elaborating instance mcdq_ui_axi
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 271)] Elaborating module ips2l_mcdq_ui_axi_v1_2a
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 427)] Elaborating instance mcdq_reg_fifo2
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ips2l_mcdq_reg_fifo2_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2} parameter value:
    W = 32'b00000000000000000000000000100110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 543)] Elaborating instance u_user_cmd_fifo
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ips2l_mcdq_reg_fifo2_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo} parameter value:
    W = 32'b00000000000000000000000000110111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 902)] Elaborating instance mcdq_wdatapath
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 171)] Elaborating module ips2l_mcdq_wdatapath_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath} parameter value:
    DDR_TYPE = 2'b00
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 239)] Elaborating instance ips_distributed_fifo
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 278)] Elaborating instance mc3q_wdp_dcp
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Elaborating module ips2l_mcdq_wdp_dcp_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 313)] Elaborating instance mcdq_wdp_align
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp(line number: 140)] Elaborating module ips2l_mcdq_wdp_align_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 929)] Elaborating instance mcdq_rdatapath
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 83)] Elaborating module ips2l_mcdq_rdatapath_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 114)] Elaborating instance mcdq_prefetch_fifo
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Elaborating module ips2l_mcdq_prefetch_fifo_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    W = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 165)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 957)] Elaborating instance mcdq_dcd_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 174)] Elaborating module ips2l_mcdq_dcd_top_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000001111111111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 238)] Elaborating instance mcdq_dcd_bm
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 243)] Elaborating module ips2l_mcdq_dcd_bm_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
    TREFI = 32'b00000000000000000000001111111111
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 374)] Elaborating instance mcdq_dcd_rowaddr
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Elaborating module ips2l_mcdq_dcd_rowaddr_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 282)] Elaborating instance mcdq_dcd_sm
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp(line number: 209)] Elaborating module ips2l_mcdq_dcd_sm_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1006)] Elaborating instance mcdq_dcp_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 329)] Elaborating module ips2l_mcdq_dcp_top_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000001000
    TFAW = 32'b00000000000000000000000000010111
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000001000
    TRFC = 32'b00000000000000000000000010001001
    TRRD = 32'b00000000000000000000000000000110
    TRC = 32'b00000000000000000000000000011011
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 434)] Elaborating instance mcdq_dcp_buf
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 298)] Elaborating module ips2l_mcdq_dcp_buf_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    TRFC = 32'b00000000000000000000000010001001
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 408)] Elaborating instance A_ips2l_distributed_fifo
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 459)] Elaborating instance B_ips2l_distributed_fifo
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 498)] Elaborating instance mcdq_dcp_back_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Elaborating module ips2l_mcdq_dcp_back_ctrl_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl} parameter value:
    SINGLE_RANK = true
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000001000
    TFAW = 32'b00000000000000000000000000010111
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000001000
    TRFC = 32'b00000000000000000000000010001001
    TRRD = 32'b00000000000000000000000000000110
    TRC = 32'b00000000000000000000000000011011
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1038)] Elaborating instance timing_act2wr_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Elaborating module ips2l_mcdq_timing_act2wr_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1052)] Elaborating instance mcdq_timing_rd_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Elaborating module ips2l_mcdq_timing_rd_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1048)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_rd_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1071)] Elaborating instance timing_wr_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Elaborating module ips2l_mcdq_timing_wr_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1067)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_wr_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1158)] Elaborating instance timing_prea_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1153)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1178)] Elaborating instance timing_ref_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Elaborating module ips2l_mcdq_timing_ref_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000001000
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1245)] Elaborating instance tfaw_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Elaborating module ips2l_mcdq_tfaw_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TFAW = 32'b00000000000000000000000000010111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010111
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010111
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010111
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1330)] Elaborating instance timing_act_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Elaborating module ips2l_mcdq_timing_act_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000001000
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 535)] Elaborating instance mcdq_dcp_out
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp(line number: 210)] Elaborating module ips2l_mcdq_dcp_out_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1057)] Elaborating instance mcdq_calib_delay
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp(line number: 101)] Elaborating module ips2l_mcdq_calib_delay_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1085)] Elaborating instance mcdq_dfi
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 432)] Elaborating module ips2l_mcdq_dfi_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi} parameter value:
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
W: Verilog-2039: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 553)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 729)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1123)] Elaborating instance mcdq_apb_cross_v1_2
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp(line number: 145)] Elaborating module ips2l_mcdq_apb_cross_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1158)] Elaborating instance mcdq_cfg_apb
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp(line number: 559)] Elaborating module ips2l_mcdq_cfg_apb_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb} parameter value:
    DDR_TYPE = 2'b00
    MR0_DDR3 = 16'b0001100100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1207)] Elaborating instance mcdq_mrs
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp(line number: 321)] Elaborating module ips2l_mcdq_mrs_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs} parameter value:
    DDR_TYPE = 2'b00
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000010001001
    TRP = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1233)] Elaborating instance mcdq_lp
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp(line number: 315)] Elaborating module ips2l_mcdq_lp_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TRFC = 32'b00000000000000000000000010001001
    TREFI = 32'b00000000000000000000001111111111
    TRP = 32'b00000000000000000000000000001000
    TXSDLL = 32'b00000000000000000000000010000000
    TXP = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v(line number: 397)] Elaborating instance u_ddrphy_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 12)] Elaborating module ddr3_ddrphy_top
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top} parameter value:
    MEM_TYPE = DDR3
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00100100
    TRP = 8'b00000010
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 422)] Elaborating instance u_clkbufm
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 432)] Elaborating instance u_ips2l_ddrphy_rst_clk_phase_adj
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 104)] Elaborating module ips2l_ddrphy_rst_clk_phase_adj_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj} parameter value:
    PHASE_ADJ_DIR = 32'b00000000000000000000000000000000
    PHASE_ADJ_STEP = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 455)] Elaborating instance rst_clk_gpll
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Elaborating module ips2l_ddrphy_gpll_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/rst_clk_gpll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = OPTIMIZED
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 42.000000
    DUTYF = 32'b00000000000000000000000000101010
    ODIV0 = 42.000000
    ODIV1 = 32'b00000000000000000000000001010100
    DUTY0 = 32'b00000000000000000000000000101010
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 221)] Elaborating instance u_gpll
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 470)] Elaborating instance u_rst_clk_bufg
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 479)] Elaborating instance u_ddrphy_rst_seq_rstn_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 497)] Elaborating instance ddrphy_gpll
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Elaborating module ips2l_ddrphy_gpll_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_gpll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = OPTIMIZED
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 42.000000
    DUTYF = 32'b00000000000000000000000000101010
    ODIV0 = 8.000000
    ODIV1 = 32'b00000000000000000000000000010000
    DUTY0 = 32'b00000000000000000000000000001000
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 221)] Elaborating instance u_gpll
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 512)] Elaborating instance u_ddrphy_gpll_phase
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 69)] Elaborating module ips2l_ddrphy_gpll_phase_v1_0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 521)] Elaborating instance u_sysclk_bufg
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 528)] Elaborating instance u_ddrphy_cpd
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 541)] Elaborating instance u_ddrphy_cpd_rstn_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_ddrphy_cpd_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 548)] Elaborating instance u_ips2l_ddrphy_cpd_lock
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 71)] Elaborating module ips2l_ddrphy_cpd_lock_v1_0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 556)] Elaborating instance ddrphy_cpd_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 182)] Elaborating module ips2l_ddrphy_cpd_ctrl_v1_3
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 576)] Elaborating instance ddrphy_reset_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 268)] Elaborating module ips2l_ddrphy_reset_ctrl_v1_3
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 412)] Elaborating instance ddrphy_pll_lock_debounce
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 84)] Elaborating module ips2l_ddrphy_rst_debounce_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000010011
    RISE_CNTR_VALUE = 19'b1000000000000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 620)] Elaborating instance u_ddrphy_rstn_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 630)] Elaborating instance u_dll_rst_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 609)] Elaborating instance ddrphy_dll_update_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp(line number: 124)] Elaborating module ips2l_ddrphy_dll_update_ctrl_v1_3
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 626)] Elaborating instance u_dll_update_n_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_dll_update_n_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b1
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 636)] Elaborating instance u_dll_freeze_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_dll_freeze_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 646)] Elaborating instance ddrphy_gate_update_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 100)] Elaborating module ips2l_ddrphy_gate_update_ctrl_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl} parameter value:
    UPDATE_EN = 1'b0
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 182)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 182)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 681)] Elaborating instance ddrphy_calib_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 392)] Elaborating module ips2l_ddrphy_calib_top_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top} parameter value:
    DDR_TYPE = 2'b00
    WRCAL_EN = 1'b0
    EYECAL_EN = 32'b00000000000000000000000000000001
    T200US = 20'b00000110101110101010
    T500US = 20'b00010000010101111001
    T400NS = 8'b00110101
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00100100
    TRP = 8'b00000010
    TZQINIT = 10'b0010000000
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    REF_CNT = 4'b1001
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 597)] Elaborating instance ddrphy_main_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp(line number: 196)] Elaborating module ips2l_ddrphy_main_ctrl_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl} parameter value:
    DDR_TYPE = 2'b00
    EYECAL_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 641)] Elaborating instance ddrphy_init
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 577)] Elaborating module ips2l_ddrphy_init_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init} parameter value:
    DDR_TYPE = 2'b00
    T200US = 20'b00000110101110101010
    T500US = 20'b00010000010101111001
    T400NS = 8'b00110101
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00100100
    TRP = 8'b00000010
    TRFC = 8'b00100011
    TZQINIT = 10'b0010000000
    REF_CNT = 4'b1001
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 669)] Elaborating instance ddrphy_wrlvl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp(line number: 183)] Elaborating module ips2l_ddrphy_wrlvl_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl} parameter value:
    TMOD = 8'b00000011
    TRFC = 8'b00100011
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 698)] Elaborating instance ddrphy_rdcal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 750)] Elaborating module ips2l_ddrphy_rdcal_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal} parameter value:
    DDR_TYPE = 2'b00
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 756)] Elaborating instance ddrphy_wrcal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 495)] Elaborating module ips2l_ddrphy_wrcal_v1_7
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal} parameter value:
    WRCAL_EN = 1'b0
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 787)] Elaborating instance ddrphy_eyecal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 228)] Elaborating module ips2l_ddrphy_eyecal_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal} parameter value:
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 815)] Elaborating instance ddrphy_calib_mux
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 199)] Elaborating module ips2l_ddrphy_calib_mux_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 883)] Elaborating instance ddrphy_upcal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 151)] Elaborating module ips2l_ddrphy_upcal_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 753)] Elaborating instance ddrphy_training_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp(line number: 83)] Elaborating module ips2l_ddrphy_training_ctrl_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl} parameter value:
    SRB_DQS_RST_TRAINING_HIGH_CLK = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 765)] Elaborating instance u_force_read_clk_ctrl_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_force_read_clk_ctrl_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 775)] Elaborating instance u_force_samp_position_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_force_samp_position_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 785)] Elaborating instance u_samp_position_dyn_adj_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_samp_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 795)] Elaborating instance u_wrcal_position_dyn_adj_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_wrcal_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 821)] Elaborating instance ddrphy_slice_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 12)] Elaborating module ddr3_slice_top_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top} parameter value:
    CLKIN_FREQ = 25.000000
    PPLL_BANDWIDTH = LOW
    DDR_TYPE = 2'b00
    GATE_MODE = 1'b1
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    PPLL_IDIV = 32'b00000000000000000000000000000001
    PPLL_FDIV = 32'b00000000000000000000000001010100
    PPLL_ODIVPHY = 32'b00000000000000000000000000000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 580)] Elaborating instance u_clkbufr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 597)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = TRUE
    INTERNAL_FB = CLKOUT4
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001010100
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001010100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 310)] Elaborating instance u_ppll
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 612)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 580)] Elaborating instance u_clkbufr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 597)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = TRUE
    INTERNAL_FB = CLKOUT4
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001010100
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001010100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 612)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 635)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Elaborating module ips2l_ddrphy_data_slice_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 810)] Elaborating instance ddrphy_data_slice_wrlvl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp(line number: 292)] Elaborating module ips2l_ddrphy_data_slice_wrlvl_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl} parameter value:
    WL_MAX_STEP = 8'b11001001
    CK_MAX_STEP = 8'b10000000
    WL_MAX_CHECK = 5'b11111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 841)] Elaborating instance ddrphy_data_slice_wrcal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 278)] Elaborating module ips2l_ddrphy_data_slice_wrcal_v1_10
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 868)] Elaborating instance ddrphy_data_slice_dqs_gate_cal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 111)] Elaborating module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal} parameter value:
    GATE_MODE = 1'b1
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 148)] Elaborating instance ddrphy_dqs_gate_coarse_cal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp(line number: 173)] Elaborating module ips2l_ddrphy_dqs_gate_coarse_cal_v1_0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 164)] Elaborating instance ddrphy_gatecal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp(line number: 243)] Elaborating module ips2l_ddrphy_gatecal_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal} parameter value:
    GATE_MODE = 1'b1
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 905)] Elaborating instance ddrphy_dqsi_rdel_cal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp(line number: 395)] Elaborating module ips2l_ddrphy_dqsi_rdel_cal_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal} parameter value:
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 947)] Elaborating instance ddrphy_dqs_rddata_align
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp(line number: 527)] Elaborating module ips2l_ddrphy_dqs_rddata_align_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align} parameter value:
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 983)] Elaborating instance ddrphy_wdata_path_adj
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 232)] Elaborating module ips2l_ddrphy_wdata_path_adj_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1012)] Elaborating instance u_ddc_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1052)] Elaborating instance u_dll_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1084)] Elaborating instance u_tserdes0_dqs
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1126)] Elaborating instance u_tserdes1_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1168)] Elaborating instance u_oserdes_dqs
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1200)] Elaborating instance u_iobufco_dqs
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1336)] Elaborating instance u_oserdes_dm
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1357)] Elaborating instance u_outbuft_dm
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[0].u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[1].u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[2].u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[3].u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[4].u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[5].u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[6].u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[7].u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 635)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Elaborating module ips2l_ddrphy_data_slice_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 746)] Elaborating instance ddrphy_slice_rddata_align
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 108)] Elaborating module ips2l_ddrphy_slice_rddata_align_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align} parameter value:
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 763)] Elaborating instance ddrphy_control_path_adj
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 134)] Elaborating module ips2l_ddrphy_control_path_adj_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    SLIP_BIT_NUM = 2'b01
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 940)] Elaborating instance u_oserdes_ck
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 975)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 982)] Elaborating instance u_outbuftco_ck
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1012)] Elaborating instance u_oserdes_odt
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1036)] Elaborating instance u_odelay_odt
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1043)] Elaborating instance u_outbuft_odt
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1071)] Elaborating instance u_oserdes_csn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1095)] Elaborating instance u_odelay_csn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1102)] Elaborating instance u_outbuft_csn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1130)] Elaborating instance u_oserdes_rasn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1154)] Elaborating instance u_odelay_rasn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1161)] Elaborating instance u_outbuft_rasn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1190)] Elaborating instance u_oserdes_casn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1214)] Elaborating instance u_odelay_casn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1221)] Elaborating instance u_outbuft_casn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1249)] Elaborating instance u_oserdes_wen
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1273)] Elaborating instance u_odelay_wen
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1280)] Elaborating instance u_outbuft_wen
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1309)] Elaborating instance u_oserdes_cke
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1333)] Elaborating instance u_odelay_cke
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1340)] Elaborating instance u_outbuft_cke
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 975)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1036)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_odt
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1095)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_csn
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1154)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_rasn
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1214)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_casn
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1273)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_wen
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1333)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_cke
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[0].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[1].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[2].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[3].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[4].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[5].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[6].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[7].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[8].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[9].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[10].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[11].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[12].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[13].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[14].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[0].u_odelay_ba
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[1].u_odelay_ba
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[2].u_odelay_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 947)] Elaborating instance ddrphy_dfi
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 320)] Elaborating module ips2l_ddrphy_dfi_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 1019)] Elaborating instance ddrphy_info
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 174)] Elaborating module ips2l_ddrphy_info_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_info} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MR0_DDR3 = 16'b0001100100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101000011
    EMR1_DDR2 = 16'b0000000000010100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000100011
    EMR_LPDDR = 16'b0000000000000000
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v(line number: 323)] Give initial value 0 for the no drive pin ddr_zqcs_req in module instance test_ddr/I_ips_ddr_top.u_ips_ddrc_top
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 868)] Elaborating instance u_axi_bist_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v(line number: 9)] Elaborating module axi_bist_top_v1_0
I: Module instance {test_ddr/u_axi_bist_top} parameter value:
    DATA_MASK_EN = 32'b00000000000000000000000000000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_SPACE_AW = 32'b00000000000000000000000000011100
    DATA_PATTERN0 = 8'b01010101
    DATA_PATTERN1 = 8'b10101010
    DATA_PATTERN2 = 8'b01111111
    DATA_PATTERN3 = 8'b10000000
    DATA_PATTERN4 = 8'b01010101
    DATA_PATTERN5 = 8'b10101010
    DATA_PATTERN6 = 8'b01111111
    DATA_PATTERN7 = 8'b10000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v(line number: 139)] Elaborating instance u_test_main_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_main_ctrl_v1_0.v(line number: 7)] Elaborating module test_main_ctrl_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_main_ctrl} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_SPACE_AW = 32'b00000000000000000000000000011100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_main_ctrl_v1_0.v(line number: 216)] Elaborating instance I_prbs31_128bit
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs31_128bit_v1_0.v(line number: 15)] Elaborating module prbs31_128bit_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit} parameter value:
    PRBS_INIT = 128'b00010010001101000101011001111000100110101011110011011110111100001000011010000110001000000001011000000111000001110011001101101010
    PRBS_GEN_EN = 1'b1
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v(line number: 180)] Elaborating instance u_test_wr_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v(line number: 2)] Elaborating module test_wr_ctrl_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_wr_ctrl} parameter value:
    DATA_PATTERN0 = 8'b01010101
    DATA_PATTERN1 = 8'b10101010
    DATA_PATTERN2 = 8'b01111111
    DATA_PATTERN3 = 8'b10000000
    DATA_PATTERN4 = 8'b01010101
    DATA_PATTERN5 = 8'b10101010
    DATA_PATTERN6 = 8'b01111111
    DATA_PATTERN7 = 8'b10000000
    DATA_MASK_EN = 32'b00000000000000000000000000000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_SPACE_AW = 32'b00000000000000000000000000011100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v(line number: 335)] Elaborating instance u_prbs15_64bit
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs15_64bit_v1_0.v(line number: 9)] Elaborating module prbs15_64bit_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit} parameter value:
    PRBS_INIT = 16'b0000000000000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v(line number: 225)] Elaborating instance u_test_rd_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v(line number: 2)] Elaborating module test_rd_ctrl_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_rd_ctrl} parameter value:
    DATA_PATTERN0 = 8'b01010101
    DATA_PATTERN1 = 8'b10101010
    DATA_PATTERN2 = 8'b01111111
    DATA_PATTERN3 = 8'b10000000
    DATA_PATTERN4 = 8'b01010101
    DATA_PATTERN5 = 8'b10101010
    DATA_PATTERN6 = 8'b01111111
    DATA_PATTERN7 = 8'b10000000
    DATA_MASK_EN = 32'b00000000000000000000000000000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_SPACE_AW = 32'b00000000000000000000000000011100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v(line number: 351)] Elaborating instance u_prbs15_64bit
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs15_64bit_v1_0.v(line number: 9)] Elaborating module prbs15_64bit_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit} parameter value:
    PRBS_INIT = 16'b0000000000000000
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 855)] Width mismatch between port err_data_pre and signal bound to it for instantiated module axi_bist_top_v1_0
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 855)] Width mismatch between port err_data_aft and signal bound to it for instantiated module axi_bist_top_v1_0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 918)] Elaborating instance u_adc_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 1)] Elaborating module adc_ctrl
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 108)] Elaborating instance ADC_inst
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc.v(line number: 1)] Elaborating module ADC
I: Module instance {test_ddr/u_adc_ctrl/ADC_inst} parameter value:
    CREG_00H = 16'b1011000000111111
    CREG_01H = 16'b1100100000011110
    CREG_02H = 16'b0000000000000000
    CREG_31H = 16'b0000000000000000
    CREG_03H = 16'b0100000001111100
    CREG_04H = 16'b0000000000000000
    CREG_0AH = 16'b0000000000000000
    CREG_05H = 16'b0100000000000000
    CREG_06H = 16'b0100000000000000
    CREG_0CH = 16'b0000000000000000
    CREG_07H = 16'b0000000001111100
    CREG_08H = 16'b0000000000000000
    CREG_0EH = 16'b0000000000000000
    CREG_20H = 16'b0000000000000000
    CREG_21H = 16'b0000000000000000
    CREG_22H = 16'b0000000000000000
    CREG_23H = 16'b0000000000000000
    CREG_24H = 16'b0000000000000000
    CREG_25H = 16'b0000000000000000
    CREG_26H = 16'b0000000000000000
    CREG_27H = 16'b0000000000000000
    CREG_28H = 16'b0000000000000000
    CREG_29H = 16'b0000000000000000
    CREG_2AH = 16'b0000110011000010
    CREG_2BH = 16'b0000101001011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc.v(line number: 83)] Elaborating instance XADC
Executing : rtl-elaborate successfully. Time elapsed: 0.290s wall, 0.016s user + 0.016s system = 0.031s CPU (10.8%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.217s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 721)] Removed register node cnt[26] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 721)] Removed register node cnt[25] that is stuck at constant 0.
I: Removed inst ddrphy_update_req that is redundant to update_start.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 372)] Removed register node I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[6] that is stuck at constant 0.
I: Removed inst wrlvl_cs_n that is redundant to wrlvl_cas_n.
I: Removed inst wrlvl_we_n that is redundant to wrlvl_cas_n.
I: Removed inst genblk2.init_ras_n that is redundant to genblk2.init_cas_n.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[3] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[2] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[3] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[2] that is stuck at constant 0.
I: Removed inst dqs_gate_comp_en_r that is redundant to dqs_gate_comp_done.
Executing : DFF-inference successfully.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 217)] Removed register node I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_dir that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 147)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/update_start that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[2] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[1] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[0] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[2] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[1] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[0] that is stuck at constant 0.
I: Removed inst mrs2dfi_ras_n that is redundant to mrs2dfi_cs_n.
I: Removed inst lp_ras_n[1:0] that is redundant to lp_cs_n[1:0].
I: Sdm-0001: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=16, width=2.
I: Sdm-0001: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=16, width=43.
I: Sdm-0001: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=32, width=5.
Executing : rtl-infer successfully. Time elapsed: 3.676s wall, 0.578s user + 0.250s system = 0.828s CPU (22.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.039s wall, 0.031s user + 0.000s system = 0.031s CPU (79.6%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.230s wall, 0.016s user + 0.000s system = 0.016s CPU (6.8%)

Start FSM inference.
I: FSM test_main_state_fsm[3:0] inferred.
FSM test_main_state_fsm[3:0] STG:
Number of reachable states: 5
Input nets: ddrc_init_done_d1 init_done random_write_en read_done_p write_done_p write_to_read 
S0(0000)-->S1(0001): 1xxxx0
S0(0000)-->S2(0010): 1xxxx1
S1(0001)-->S2(0010): x1xxxx
S2(0010)-->S3(0011): xxxx11
S2(0010)-->S4(0100): xxxx10
S3(0011)-->S2(0010): xxx1x1
S3(0011)-->S4(0100): xxx1x0
S4(0100)-->S2(0010): xx1xxx
S4(0100)-->S3(0011): xx0xxx
S0(0000)-->S2(0010): 1x1xx1
S4(0100)-->S2(0010): 1x1xx1
S0(0000)-->S0(0000): 0xxxxx

I: FSM test_wr_state_fsm[2:0] inferred.
FSM test_wr_state_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N19 N46 write_finished 
S0(000)-->S1(001): x1x
S1(001)-->S2(010): 1xx
S2(010)-->S0(000): xx1

I: FSM test_rd_state_fsm[2:0] inferred.
FSM test_rd_state_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N7 N11 read_finished 
S0(000)-->S1(001): 1xx
S1(001)-->S2(010): x1x
S2(010)-->S0(000): xx1

I: FSM tx_cs_fsm[1:0] inferred.
FSM tx_cs_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N30 data_end transmitting 
S0(00)-->S0(00): xx0
S0(00)-->S1(01): xx1
S1(01)-->S2(10): xxx
S2(10)-->S2(10): x0x
S2(10)-->S3(11): x1x
S3(11)-->S0(00): 0xx
S3(11)-->S1(01): 1xx

I: FSM crt_st_fsm[3:0] inferred.
FSM crt_st_fsm[3:0] STG:
Number of reachable states: 14
Input nets: N176 N195 N196 cmd_done fifo_data_valid 
S0(0000)-->S0(0000): xx1xx
S0(0000)-->S0(0000): xxxx0
S0(0000)-->S1(0001): 1xxx1
S0(0000)-->S10(1010): x1xx1
S1(0001)-->S1(0001): xxxx0
S1(0001)-->S2(0010): xxxx1
S2(0010)-->S2(0010): xxxx0
S2(0010)-->S3(0011): xxxx1
S3(0011)-->S3(0011): xxxx0
S3(0011)-->S4(0100): xxxx1
S4(0100)-->S4(0100): xxxx0
S4(0100)-->S5(0101): xxxx1
S5(0101)-->S5(0101): xxxx0
S5(0101)-->S6(0110): xxxx1
S6(0110)-->S6(0110): xxxx0
S6(0110)-->S7(0111): xxxx1
S7(0111)-->S7(0111): xxxx0
S7(0111)-->S8(1000): xxxx1
S8(1000)-->S9(1001): xxxxx
S9(1001)-->S0(0000): xxx1x
S8(1000)-->S9(1001): xxx0x
S9(1001)-->S9(1001): xxx0x
S10(1010)-->S10(1010): xxxx0
S10(1010)-->S11(1011): xxxx1
S11(1011)-->S11(1011): xxxx0
S11(1011)-->S12(1100): xxxx1
S12(1100)-->S12(1100): xxxx0
S12(1100)-->S13(1101): xxxx1
S13(1101)-->S9(1001): xxxxx

I: FSM dcp2dfi_odt_fsm[3:2] inferred.
FSM dcp2dfi_odt_fsm[3:2] STG:
Number of reachable states: 2
Input nets: N2181 N2182 
S0(00)-->S0(00): 1x
S1(11)-->S0(00): 1x
S0(00)-->S1(11): x1
S1(11)-->S1(11): x1

I: FSM dcp2dfi_odt_fsm[1:0] inferred.
FSM dcp2dfi_odt_fsm[1:0] STG:
Number of reachable states: 2
Input nets: N2207 N2208 
S0(00)-->S0(00): 1x
S1(11)-->S0(00): 1x
S0(00)-->S1(11): x1
S1(11)-->S1(11): x1

I: FSM mode_state_fsm[1:0] inferred.
FSM mode_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N501 N503 N505 sr_en_dly2 
S0(00)-->S0(00): xx1x
S1(01)-->S0(00): xx1x
S2(10)-->S0(00): xx1x
S3(11)-->S0(00): xx1x
S0(00)-->S1(01): xxx1
S1(01)-->S1(01): xxx1
S2(10)-->S1(01): xxx1
S3(11)-->S1(01): xxx1
S0(00)-->S2(10): 1xxx
S1(01)-->S2(10): 1xxx
S2(10)-->S2(10): 1xxx
S3(11)-->S2(10): 1xxx
S0(00)-->S3(11): x1xx
S1(01)-->S3(11): x1xx
S2(10)-->S3(11): x1xx
S3(11)-->S3(11): x1xx

I: FSM cstate_fsm[5:0] inferred.
FSM cstate_fsm[5:0] STG:
Number of reachable states: 6
Input nets: N156 N168 N193 N429 lp_done lp_pd_req lp_sr_req mrs_done mrs_req update_req_r 
S0(000001)-->S1(000010): x1xxxxxxxx
S0(000001)-->S0(000001): x0xxxxxxxx
S1(000010)-->S1(000010): xxx0xxxxxx
S1(000010)-->S2(000100): xxx1xxxx10
S1(000010)-->S3(001000): xxx1x1xx00
S1(000010)-->S4(010000): xxx1x01x00
S1(000010)-->S5(100000): xxx1xxxxx1
S2(000100)-->S2(000100): xxxxxxx0xx
S3(001000)-->S2(000100): xxxx1xxx1x
S3(001000)-->S3(001000): xx0x0xxxxx
S3(001000)-->S3(001000): xx0xxx0x0x
S3(001000)-->S4(010000): xx0x1x1x0x
S4(010000)-->S2(000100): xxxx1xxx1x
S4(010000)-->S3(001000): xx0x11xx0x
S4(010000)-->S4(010000): xx0x0xxxxx
S4(010000)-->S4(010000): xx0xx0xx0x
S5(100000)-->S5(100000): 0xxxxxxxxx
S5(100000)-->S0(000001): 1xxxxxxxxx
S4(010000)-->S0(000001): xx1x0xxxxx
S4(010000)-->S0(000001): xx1xxxxx0x
S3(001000)-->S0(000001): xx1x0xxxxx
S3(001000)-->S0(000001): xx1xxxxx0x
S2(000100)-->S0(000001): xxxxxxx1xx

I: FSM state_fsm[9:0] inferred.
FSM state_fsm[9:0] STG:
Number of reachable states: 10
Input nets: N47 N53 N58 N75 N91 N374 pd_en_dly 
S0(0000000001)-->S1(0000000010): 1xxxxxx
S1(0000000010)-->S1(0000000010): x0xxxxx
S1(0000000010)-->S2(0000000100): x1xxxxx
S2(0000000100)-->S3(0000001000): xx1xxxx
S2(0000000100)-->S4(0000010000): xxxxx1x
S2(0000000100)-->S7(0010000000): xx0xxx1
S3(0000001000)-->S2(0000000100): x1xxxxx
S3(0000001000)-->S3(0000001000): x0xxxxx
S4(0000010000)-->S5(0000100000): xxxxxxx
S5(0000100000)-->S5(0000100000): xxxx0xx
S5(0000100000)-->S6(0001000000): xxxx1xx
S6(0001000000)-->S6(0001000000): xx1xxxx
S7(0010000000)-->S8(0100000000): xxxxxxx
S8(0100000000)-->S8(0100000000): xxx0xxx
S8(0100000000)-->S9(1000000000): xxx1xxx
S9(1000000000)-->S9(1000000000): xx1xxxx
S9(1000000000)-->S0(0000000001): xx0xxxx
S6(0001000000)-->S0(0000000001): xx0xxxx
S0(0000000001)-->S0(0000000001): 0xxxxxx

I: FSM state_fsm[6:0] inferred.
FSM state_fsm[6:0] STG:
Number of reachable states: 7
Input nets: N34 N40 N196 N201 N204 mrs_en 
S0(0000001)-->S1(0000010): xxxxx1
S0(0000001)-->S0(0000001): xxxxx0
S1(0000010)-->S1(0000010): 0xxxxx
S1(0000010)-->S2(0000100): 1xxxxx
S2(0000100)-->S2(0000100): x0xxxx
S2(0000100)-->S3(0001000): x1xxxx
S3(0001000)-->S4(0010000): xx0xxx
S3(0001000)-->S5(0100000): xx1xxx
S4(0010000)-->S3(0001000): xxx1xx
S4(0010000)-->S4(0010000): xxx0xx
S5(0100000)-->S5(0100000): xxxx0x
S5(0100000)-->S6(1000000): xxxx1x
S6(1000000)-->S6(1000000): x0xxxx
S6(1000000)-->S0(0000001): x1xxxx

I: FSM cpd_state_fsm[2:0] inferred.
FSM cpd_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N27 N107 cnt[2] rst_clk_adj_chg 
S0(000)-->S0(000): xxx0
S0(000)-->S1(001): xxx1
S1(001)-->S2(010): x0xx
S1(001)-->S4(100): x1xx
S2(010)-->S3(011): xxxx
S3(011)-->S1(001): 1xxx
S2(010)-->S3(011): 0xxx
S3(011)-->S3(011): 0xxx
S4(100)-->S4(100): xx0x
S4(100)-->S0(000): xx1x

I: FSM cpd_state_fsm[3:0] inferred.
FSM cpd_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N52 N68 N80 N230 N301 cpd_lock_d[1] ddrphy_cpd_start_d1 debug_cpd_offset_adj_pos 
S0(0000)-->S3(0011): xxxxxx1x
S1(0001)-->S4(0100): xxxxx1xx
S2(0010)-->S3(0011): 1xxxxxxx
S3(0011)-->S1(0001): xxx1x0xx
S0(0000)-->S3(0011): 1xxxxx1x
S2(0010)-->S3(0011): 1xxxxx1x
S1(0001)-->S4(0100): xxx1x1xx
S3(0011)-->S4(0100): xxx1x1xx
S4(0100)-->S5(0101): x1xxxxxx
S4(0100)-->S6(0110): xxxx1xxx
S5(0101)-->S2(0010): xxxxxxxx
S6(0110)-->S7(0111): xx0xxxxx
S6(0110)-->S9(1001): xx1xxxxx
S7(0111)-->S8(1000): xxxxxxxx
S1(0001)-->S2(0010): xxxxx0xx
S5(0101)-->S2(0010): xxxxx0xx
S8(1000)-->S6(0110): 1xxxxxxx
S9(1001)-->S6(0110): xxxxxxx1
S9(1001)-->S9(1001): xxxxxxx0
S8(1000)-->S6(0110): 1xxxxxx1
S9(1001)-->S6(0110): 1xxxxxx1

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 11
Input nets: N161 N240 N241 N243 N324 N327 cnt[3:2] cnt[7:5] dbg_cpd_start_pos dbg_gate_start_pos dbg_gpll_scan_rst_d[1] ddrphy_cpd_done_d[1] dll_update_ack_rst_ctrl_d[1] pll_lock_deb training_error_d[1] 
S0(0000)-->S0(0000): x0xxxxxxxxxxxxxxxx
S0(0000)-->S0(0000): xx0xxxxxxxxxxxxxxx
S0(0000)-->S0(0000): xxx0xxxxxxxxxxxxxx
S0(0000)-->S0(0000): xxxxxx0xxxxxxxxxxx
S0(0000)-->S0(0000): xxxxxxx1xxxxxxxxxx
S0(0000)-->S0(0000): xxxxxxxx0xxxxxxxxx
S0(0000)-->S0(0000): xxxxxxxxx0xxxxxxxx
S0(0000)-->S0(0000): xxxxxxxxxx1xxxxxxx
S0(0000)-->S1(0001): x111xx10110xxxxxxx
S1(0001)-->S1(0001): xxxxxxxxxxxxxxxx0x
S1(0001)-->S2(0010): xxxxxxxxxxxxxxxx1x
S2(0010)-->S2(0010): xxxx1xxxxxxxxxxxxx
S2(0010)-->S3(0011): xxxxx1xxxxxxxxxxxx
S3(0011)-->S3(0011): xxxxxxxxxxxxxxx0xx
S3(0011)-->S4(0100): xxxxxxxxxxxxxxx1xx
S2(0010)-->S3(0011): xxxxx1xxxxxxxxx0xx
S3(0011)-->S3(0011): xxxxx1xxxxxxxxx0xx
S4(0100)-->S4(0100): xxxxxxxxxxxxxxx1xx
S4(0100)-->S5(0101): xxxxxxxxxxxxxxx0xx
S5(0101)-->S5(0101): x0xxxxxxxxxxxxxxxx
S5(0101)-->S5(0101): xx0xxxxxxxxxxxxxxx
S5(0101)-->S5(0101): xxx0xxxxxxxxxxxxxx
S5(0101)-->S5(0101): xxxxxx0xxxxxxxxxxx
S5(0101)-->S5(0101): xxxxxxx1xxxxxxxxxx
S5(0101)-->S5(0101): xxxxxxxx1xxxxxxxxx
S5(0101)-->S5(0101): xxxxxxxxx1xxxxxxxx
S5(0101)-->S5(0101): xxxxxxxxxx1xxxxxxx
S5(0101)-->S6(0110): x111xx10000xxxxxxx
S6(0110)-->S6(0110): x0xxxxxxxxxxxxxxxx
S6(0110)-->S6(0110): xx0xxxxxxxxxxxxxxx
S6(0110)-->S6(0110): xxx0xxxxxxxxxxxxxx
S6(0110)-->S6(0110): xxxxxx0xxxxxxxxxxx
S6(0110)-->S6(0110): xxxxxxx1xxxxxxxxxx
S6(0110)-->S6(0110): xxxxxxxx1xxxxxxxxx
S6(0110)-->S6(0110): xxxxxxxxx1xxxxxxxx
S6(0110)-->S6(0110): xxxxxxxxxx1xxxxxxx
S6(0110)-->S7(0111): x111xx10000xxxxxxx
S7(0111)-->S7(0111): x0xxxxxxxxxxxxxxxx
S7(0111)-->S7(0111): xx0xxxxxxxxxxxxxxx
S7(0111)-->S7(0111): xxx0xxxxxxxxxxxxxx
S7(0111)-->S7(0111): xxxxxx0xxxxxxxxxxx
S7(0111)-->S7(0111): xxxxxxx1xxxxxxxxxx
S7(0111)-->S7(0111): xxxxxxxx1xxxxxxxxx
S7(0111)-->S7(0111): xxxxxxxxx1xxxxxxxx
S7(0111)-->S7(0111): xxxxxxxxxx1xxxxxxx
S7(0111)-->S8(1000): x111xx10000xx0xxxx
S7(0111)-->S10(1010): x111xx10000xx1xxxx
S8(1000)-->S9(1001): xxxxxxxxxxxxxxxxxx
S9(1001)-->S10(1010): xxxxxxxxxxxxxx1xxx
S10(1010)-->S5(0101): xxxxxxxxxxxx11xxxx
S10(1010)-->S5(0101): 0xxxxxxxxxxx1xxx1x
S10(1010)-->S5(0101): xxxxxxxxxxxx1xxx10
S10(1010)-->S8(1000): xxxxxxxxxxx101xxxx
S10(1010)-->S8(1000): 0xxxxxxxxxx10xxx1x
S10(1010)-->S8(1000): xxxxxxxxxxx10xxx10
S10(1010)-->S10(1010): xxxxxxxxxxx001xxxx
S10(1010)-->S10(1010): 0xxxxxxxxxx00xxx1x
S10(1010)-->S10(1010): xxxxxxxxxxx00xxx10
S10(1010)-->S0(0000): xxxxxxxxxxxxx0xx0x
S10(1010)-->S0(0000): 1xxxxxxxxxxxx0xxx1

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N93 cnt[1] update_req 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): x1x
S2(10)-->S3(11): 1xx
S3(11)-->S0(00): xx0

I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N5 N17 N253 N336 dec_new_row dec_pre_row dec_refresh dec_zqcs 
S0(000)-->S0(000): 0xxxxxxx
S0(000)-->S1(001): 1xxxx100
S0(000)-->S2(010): 1xxx1000
S0(000)-->S3(011): 1xxx0000
S0(000)-->S4(100): 1xxxxx1x
S0(000)-->S4(100): 1xxxxxx1
S1(001)-->S2(010): x1xxxxxx
S2(010)-->S3(011): x10xxxxx
S4(100)-->S5(101): x1xxxx1x
S4(100)-->S6(110): x1xxxx01
S6(110)-->S0(000): x1xxxxxx
S5(101)-->S0(000): xxx1xxxx
S2(010)-->S0(000): x11xxxxx
S6(110)-->S0(000): x11xxxxx
S3(011)-->S0(000): xxx1xxxx

I: FSM init_state_fsm[3:0] inferred.
FSM init_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: cnt_cke_pass cnt_pwron_pass cnt_tmod_pass cnt_tmrd_pass cnt_txpr_pass cnt_tzqinit_pass init_start mr_load_done 
S0(0000)-->S0(0000): xxxxxx0x
S0(0000)-->S1(0001): xxxxxx1x
S1(0001)-->S1(0001): x0xxxxxx
S1(0001)-->S2(0010): x1xxxxxx
S0(0000)-->S1(0001): x0xxxx1x
S1(0001)-->S1(0001): x0xxxx1x
S2(0010)-->S2(0010): 0xxxxxxx
S2(0010)-->S3(0011): 1xxxxxxx
S3(0011)-->S3(0011): xxxx0xxx
S3(0011)-->S4(0100): xxxx1xxx
S2(0010)-->S3(0011): 1xxx0xxx
S3(0011)-->S3(0011): 1xxx0xxx
S4(0100)-->S5(0101): xxxxxxxx
S5(0101)-->S4(0100): xxx1xxx0
S5(0101)-->S6(0110): xxxxxxx1
S4(0100)-->S5(0101): xxx0xxx0
S5(0101)-->S5(0101): xxx0xxx0
S6(0110)-->S6(0110): xx0xxxxx
S6(0110)-->S7(0111): xx1xxxxx
S7(0111)-->S8(1000): xxxxxxxx
S8(1000)-->S8(1000): xxxxx0xx
S8(1000)-->S9(1001): xxxxx1xx
S9(1001)-->S0(0000): xxxxxxxx

I: FSM wrlvl_state_fsm[3:0] inferred.
FSM wrlvl_state_fsm[3:0] STG:
Number of reachable states: 9
Input nets: cmd_cnt[4] cnt_tmod_pass cnt_twldqsen_pass wrlvl_dqs_resp wrlvl_dqs_resp_r wrlvl_error wrlvl_start 
S0(0000)-->S0(0000): xxxxxx0
S0(0000)-->S1(0001): xxxxxx1
S1(0001)-->S2(0010): xxxx0xx
S1(0001)-->S6(0110): xxxx1xx
S2(0010)-->S2(0010): xx0xxxx
S2(0010)-->S3(0011): xx1xxxx
S3(0011)-->S4(0100): xxxxxxx
S4(0100)-->S4(0100): xxx0x0x
S4(0100)-->S5(0101): xxx1x0x
S4(0100)-->S8(1000): xxxxx1x
S5(0101)-->S1(0001): 1xxxxxx
S5(0101)-->S5(0101): 0xxxxxx
S4(0100)-->S5(0101): 0xx1x0x
S5(0101)-->S5(0101): 0xx1x0x
S6(0110)-->S6(0110): x0xxxxx
S6(0110)-->S7(0111): x1xxxxx
S8(1000)-->S8(1000): xxxxxxx
S7(0111)-->S0(0000): xxxxxxx

W: Loop was found during constant probe.
I: FSM genblk1.rdcal_state_fsm[4:0] inferred.
FSM genblk1.rdcal_state_fsm[4:0] STG:
Number of reachable states: 20
Input nets: N736 adj_rdel_done bslip_cnt[3] bslip_start cnt cnt_trfc_pass ddrphy_rst_ack_r[1] dqgt_debug gate_adj_done gate_cal_error gate_check_pass rdcal_start rdcal_success rddata_check_pass rdel_calib_done rdel_calib_error rdel_rd_cnt ref_cnt_done write_debug 
S0(00000)-->S1(00001): xxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxx
S1(00001)-->S2(00010): x1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S2(00010)-->S3(00011): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S3(00011)-->S2(00010): xxxxxxxxxxxx1xxxxxxxxxxxxxxxxxx0x
S3(00011)-->S4(00100): xxxxxxxxxxxx1xxxxxxxxxxxxxxxxxx1x
S4(00100)-->S5(00101): xxxx00000010xxxxxxxxxxxxxxxxxxxxx
S5(00101)-->S5(00101): xxxx00000110xxxxxxxxxxxxxxxxxxxx1
S5(00101)-->S6(00110): xxxx00000110xxxxxxxxxxxxxxxxxxxx0
S6(00110)-->S7(00111): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S7(00111)-->S8(01000): xxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxx
S8(01000)-->S8(01000): xxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxx
S8(01000)-->S9(01001): xxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxx
S8(01000)-->S19(10011): xxxxxxxxxxxxxxx01xxxxxxxxxxxxxxxx
S9(01001)-->S7(00111): xxxxxxxxxxxxx11xxxxxxxxxxxxxxxxxx
S9(01001)-->S7(00111): xxx0xxxxxxxxx1xxx0xxxxxxxxxxxxxxx
S9(01001)-->S9(01001): xxxxxxxxxxxxx0xxxxxxxxxxxxxxxxxxx
S9(01001)-->S10(01010): xxx1xxxxxxxxx10xx0xxxxxxxxxxxxxxx
S9(01001)-->S10(01010): xxxxxxxxxxxxx10xx1x1xxxxxxxxxxxxx
S9(01001)-->S12(01100): xxxxxxxxxxxxx10xx1x0xxxxxxxxxxxxx
S10(01010)-->S10(01010): xxxxxx0xxxxxxxxxxxxx0xxxxxxxxxxxx
S10(01010)-->S11(01011): xx0xxx1xxxxxxxxxxxxx0xxxxxxxxxxxx
S10(01010)-->S17(10001): xxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxx
S10(01010)-->S18(10010): xx1xxx1xxxxxxxxxxxxx0xxxxxxxxxxxx
S11(01011)-->S9(01001): xxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxx
S11(01011)-->S11(01011): xxxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxx
S12(01100)-->S12(01100): xxxxxxxxx0xxxxxxxxxxxxxxxxxxxxxxx
S12(01100)-->S13(01101): xxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxx
S13(01101)-->S14(01110): xxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxx
S14(01110)-->S14(01110): xxxxxxxxxxxxxxxxxxxxxxx00000000xx
S14(01110)-->S15(01111): xxxx11111111xxxxxxxxxxx11111111xx
S14(01110)-->S15(01111): xxxx11111110xxxxxxxxxxx11111110xx
S14(01110)-->S15(01111): xxxx11111101xxxxxxxxxxx11111101xx
S14(01110)-->S15(01111): xxxx11111100xxxxxxxxxxx11111100xx
S14(01110)-->S15(01111): xxxx11111011xxxxxxxxxxx11111011xx
S14(01110)-->S15(01111): xxxx11111010xxxxxxxxxxx11111010xx
S14(01110)-->S15(01111): xxxx11111001xxxxxxxxxxx11111001xx
S14(01110)-->S15(01111): xxxx11111000xxxxxxxxxxx11111000xx
S14(01110)-->S15(01111): xxxx11110111xxxxxxxxxxx11110111xx
S14(01110)-->S15(01111): xxxx11110110xxxxxxxxxxx11110110xx
S14(01110)-->S15(01111): xxxx11110101xxxxxxxxxxx11110101xx
S14(01110)-->S15(01111): xxxx11110100xxxxxxxxxxx11110100xx
S14(01110)-->S15(01111): xxxx11110011xxxxxxxxxxx11110011xx
S14(01110)-->S15(01111): xxxx11110010xxxxxxxxxxx11110010xx
S14(01110)-->S15(01111): xxxx11110001xxxxxxxxxxx11110001xx
S14(01110)-->S15(01111): xxxx11110000xxxxxxxxxxx11110000xx
S14(01110)-->S15(01111): xxxx11101111xxxxxxxxxxx11101111xx
S14(01110)-->S15(01111): xxxx11101110xxxxxxxxxxx11101110xx
S14(01110)-->S15(01111): xxxx11101101xxxxxxxxxxx11101101xx
S14(01110)-->S15(01111): xxxx11101100xxxxxxxxxxx11101100xx
S14(01110)-->S15(01111): xxxx11101011xxxxxxxxxxx11101011xx
S14(01110)-->S15(01111): xxxx11101010xxxxxxxxxxx11101010xx
S14(01110)-->S15(01111): xxxx11101001xxxxxxxxxxx11101001xx
S14(01110)-->S15(01111): xxxx11101000xxxxxxxxxxx11101000xx
S14(01110)-->S15(01111): xxxx11100111xxxxxxxxxxx11100111xx
S14(01110)-->S15(01111): xxxx11100110xxxxxxxxxxx11100110xx
S14(01110)-->S15(01111): xxxx11100101xxxxxxxxxxx11100101xx
S14(01110)-->S15(01111): xxxx11100100xxxxxxxxxxx11100100xx
S14(01110)-->S15(01111): xxxx11100011xxxxxxxxxxx11100011xx
S14(01110)-->S15(01111): xxxx11100010xxxxxxxxxxx11100010xx
S14(01110)-->S15(01111): xxxx11100001xxxxxxxxxxx11100001xx
S14(01110)-->S15(01111): xxxx11100000xxxxxxxxxxx11100000xx
S14(01110)-->S15(01111): xxxx11011111xxxxxxxxxxx11011111xx
S14(01110)-->S15(01111): xxxx11011110xxxxxxxxxxx11011110xx
S14(01110)-->S15(01111): xxxx11011101xxxxxxxxxxx11011101xx
S14(01110)-->S15(01111): xxxx11011100xxxxxxxxxxx11011100xx
S14(01110)-->S15(01111): xxxx11011011xxxxxxxxxxx11011011xx
S14(01110)-->S15(01111): xxxx11011010xxxxxxxxxxx11011010xx
S14(01110)-->S15(01111): xxxx11011001xxxxxxxxxxx11011001xx
S14(01110)-->S15(01111): xxxx11011000xxxxxxxxxxx11011000xx
S14(01110)-->S15(01111): xxxx11010111xxxxxxxxxxx11010111xx
S14(01110)-->S15(01111): xxxx11010110xxxxxxxxxxx11010110xx
S14(01110)-->S15(01111): xxxx11010101xxxxxxxxxxx11010101xx
S14(01110)-->S15(01111): xxxx11010100xxxxxxxxxxx11010100xx
S14(01110)-->S15(01111): xxxx11010011xxxxxxxxxxx11010011xx
S14(01110)-->S15(01111): xxxx11010010xxxxxxxxxxx11010010xx
S14(01110)-->S15(01111): xxxx11010001xxxxxxxxxxx11010001xx
S14(01110)-->S15(01111): xxxx11010000xxxxxxxxxxx11010000xx
S14(01110)-->S15(01111): xxxx11001111xxxxxxxxxxx11001111xx
S14(01110)-->S15(01111): xxxx11001110xxxxxxxxxxx11001110xx
S14(01110)-->S15(01111): xxxx11001101xxxxxxxxxxx11001101xx
S14(01110)-->S15(01111): xxxx11001100xxxxxxxxxxx11001100xx
S14(01110)-->S15(01111): xxxx11001011xxxxxxxxxxx11001011xx
S14(01110)-->S15(01111): xxxx11001010xxxxxxxxxxx11001010xx
S14(01110)-->S15(01111): xxxx11001001xxxxxxxxxxx11001001xx
S14(01110)-->S15(01111): xxxx11001000xxxxxxxxxxx11001000xx
S14(01110)-->S15(01111): xxxx11000111xxxxxxxxxxx11000111xx
S14(01110)-->S15(01111): xxxx11000110xxxxxxxxxxx11000110xx
S14(01110)-->S15(01111): xxxx11000101xxxxxxxxxxx11000101xx
S14(01110)-->S15(01111): xxxx11000100xxxxxxxxxxx11000100xx
S14(01110)-->S15(01111): xxxx11000011xxxxxxxxxxx11000011xx
S14(01110)-->S15(01111): xxxx11000010xxxxxxxxxxx11000010xx
S14(01110)-->S15(01111): xxxx11000001xxxxxxxxxxx11000001xx
S14(01110)-->S15(01111): xxxx11000000xxxxxxxxxxx11000000xx
S14(01110)-->S15(01111): xxxx10111111xxxxxxxxxxx10111111xx
S14(01110)-->S15(01111): xxxx10111110xxxxxxxxxxx10111110xx
S14(01110)-->S15(01111): xxxx10111101xxxxxxxxxxx10111101xx
S14(01110)-->S15(01111): xxxx10111100xxxxxxxxxxx10111100xx
S14(01110)-->S15(01111): xxxx10111011xxxxxxxxxxx10111011xx
S14(01110)-->S15(01111): xxxx10111010xxxxxxxxxxx10111010xx
S14(01110)-->S15(01111): xxxx10111001xxxxxxxxxxx10111001xx
S14(01110)-->S15(01111): xxxx10111000xxxxxxxxxxx10111000xx
S14(01110)-->S15(01111): xxxx10110111xxxxxxxxxxx10110111xx
S14(01110)-->S15(01111): xxxx10110110xxxxxxxxxxx10110110xx
S14(01110)-->S15(01111): xxxx10110101xxxxxxxxxxx10110101xx
S14(01110)-->S15(01111): xxxx10110100xxxxxxxxxxx10110100xx
S14(01110)-->S15(01111): xxxx10110011xxxxxxxxxxx10110011xx
S14(01110)-->S15(01111): xxxx10110010xxxxxxxxxxx10110010xx
S14(01110)-->S15(01111): xxxx10110001xxxxxxxxxxx10110001xx
S14(01110)-->S15(01111): xxxx10110000xxxxxxxxxxx10110000xx
S14(01110)-->S15(01111): xxxx10101111xxxxxxxxxxx10101111xx
S14(01110)-->S15(01111): xxxx10101110xxxxxxxxxxx10101110xx
S14(01110)-->S15(01111): xxxx10101101xxxxxxxxxxx10101101xx
S14(01110)-->S15(01111): xxxx10101100xxxxxxxxxxx10101100xx
S14(01110)-->S15(01111): xxxx10101011xxxxxxxxxxx10101011xx
S14(01110)-->S15(01111): xxxx10101010xxxxxxxxxxx10101010xx
S14(01110)-->S15(01111): xxxx10101001xxxxxxxxxxx10101001xx
S14(01110)-->S15(01111): xxxx10101000xxxxxxxxxxx10101000xx
S14(01110)-->S15(01111): xxxx10100111xxxxxxxxxxx10100111xx
S14(01110)-->S15(01111): xxxx10100110xxxxxxxxxxx10100110xx
S14(01110)-->S15(01111): xxxx10100101xxxxxxxxxxx10100101xx
S14(01110)-->S15(01111): xxxx10100100xxxxxxxxxxx10100100xx
S14(01110)-->S15(01111): xxxx10100011xxxxxxxxxxx10100011xx
S14(01110)-->S15(01111): xxxx10100010xxxxxxxxxxx10100010xx
S14(01110)-->S15(01111): xxxx10100001xxxxxxxxxxx10100001xx
S14(01110)-->S15(01111): xxxx10100000xxxxxxxxxxx10100000xx
S14(01110)-->S15(01111): xxxx10011111xxxxxxxxxxx10011111xx
S14(01110)-->S15(01111): xxxx10011110xxxxxxxxxxx10011110xx
S14(01110)-->S15(01111): xxxx10011101xxxxxxxxxxx10011101xx
S14(01110)-->S15(01111): xxxx10011100xxxxxxxxxxx10011100xx
S14(01110)-->S15(01111): xxxx10011011xxxxxxxxxxx10011011xx
S14(01110)-->S15(01111): xxxx10011010xxxxxxxxxxx10011010xx
S14(01110)-->S15(01111): xxxx10011001xxxxxxxxxxx10011001xx
S14(01110)-->S15(01111): xxxx10011000xxxxxxxxxxx10011000xx
S14(01110)-->S15(01111): xxxx10010111xxxxxxxxxxx10010111xx
S14(01110)-->S15(01111): xxxx10010110xxxxxxxxxxx10010110xx
S14(01110)-->S15(01111): xxxx10010101xxxxxxxxxxx10010101xx
S14(01110)-->S15(01111): xxxx10010100xxxxxxxxxxx10010100xx
S14(01110)-->S15(01111): xxxx10010011xxxxxxxxxxx10010011xx
S14(01110)-->S15(01111): xxxx10010010xxxxxxxxxxx10010010xx
S14(01110)-->S15(01111): xxxx10010001xxxxxxxxxxx10010001xx
S14(01110)-->S15(01111): xxxx10010000xxxxxxxxxxx10010000xx
S14(01110)-->S15(01111): xxxx10001111xxxxxxxxxxx10001111xx
S14(01110)-->S15(01111): xxxx10001110xxxxxxxxxxx10001110xx
S14(01110)-->S15(01111): xxxx10001101xxxxxxxxxxx10001101xx
S14(01110)-->S15(01111): xxxx10001100xxxxxxxxxxx10001100xx
S14(01110)-->S15(01111): xxxx10001011xxxxxxxxxxx10001011xx
S14(01110)-->S15(01111): xxxx10001010xxxxxxxxxxx10001010xx
S14(01110)-->S15(01111): xxxx10001001xxxxxxxxxxx10001001xx
S14(01110)-->S15(01111): xxxx10001000xxxxxxxxxxx10001000xx
S14(01110)-->S15(01111): xxxx10000111xxxxxxxxxxx10000111xx
S14(01110)-->S15(01111): xxxx10000110xxxxxxxxxxx10000110xx
S14(01110)-->S15(01111): xxxx10000101xxxxxxxxxxx10000101xx
S14(01110)-->S15(01111): xxxx10000100xxxxxxxxxxx10000100xx
S14(01110)-->S15(01111): xxxx10000011xxxxxxxxxxx10000011xx
S14(01110)-->S15(01111): xxxx10000010xxxxxxxxxxx10000010xx
S14(01110)-->S15(01111): xxxx10000001xxxxxxxxxxx10000001xx
S14(01110)-->S15(01111): xxxx10000000xxxxxxxxxxx10000000xx
S14(01110)-->S15(01111): xxxx01111111xxxxxxxxxxx01111111xx
S14(01110)-->S15(01111): xxxx01111110xxxxxxxxxxx01111110xx
S14(01110)-->S15(01111): xxxx01111101xxxxxxxxxxx01111101xx
S14(01110)-->S15(01111): xxxx01111100xxxxxxxxxxx01111100xx
S14(01110)-->S15(01111): xxxx01111011xxxxxxxxxxx01111011xx
S14(01110)-->S15(01111): xxxx01111010xxxxxxxxxxx01111010xx
S14(01110)-->S15(01111): xxxx01111001xxxxxxxxxxx01111001xx
S14(01110)-->S15(01111): xxxx01111000xxxxxxxxxxx01111000xx
S14(01110)-->S15(01111): xxxx01110111xxxxxxxxxxx01110111xx
S14(01110)-->S15(01111): xxxx01110110xxxxxxxxxxx01110110xx
S14(01110)-->S15(01111): xxxx01110101xxxxxxxxxxx01110101xx
S14(01110)-->S15(01111): xxxx01110100xxxxxxxxxxx01110100xx
S14(01110)-->S15(01111): xxxx01110011xxxxxxxxxxx01110011xx
S14(01110)-->S15(01111): xxxx01110010xxxxxxxxxxx01110010xx
S14(01110)-->S15(01111): xxxx01110001xxxxxxxxxxx01110001xx
S14(01110)-->S15(01111): xxxx01110000xxxxxxxxxxx01110000xx
S14(01110)-->S15(01111): xxxx01101111xxxxxxxxxxx01101111xx
S14(01110)-->S15(01111): xxxx01101110xxxxxxxxxxx01101110xx
S14(01110)-->S15(01111): xxxx01101101xxxxxxxxxxx01101101xx
S14(01110)-->S15(01111): xxxx01101100xxxxxxxxxxx01101100xx
S14(01110)-->S15(01111): xxxx01101011xxxxxxxxxxx01101011xx
S14(01110)-->S15(01111): xxxx01101010xxxxxxxxxxx01101010xx
S14(01110)-->S15(01111): xxxx01101001xxxxxxxxxxx01101001xx
S14(01110)-->S15(01111): xxxx01101000xxxxxxxxxxx01101000xx
S14(01110)-->S15(01111): xxxx01100111xxxxxxxxxxx01100111xx
S14(01110)-->S15(01111): xxxx01100110xxxxxxxxxxx01100110xx
S14(01110)-->S15(01111): xxxx01100101xxxxxxxxxxx01100101xx
S14(01110)-->S15(01111): xxxx01100100xxxxxxxxxxx01100100xx
S14(01110)-->S15(01111): xxxx01100011xxxxxxxxxxx01100011xx
S14(01110)-->S15(01111): xxxx01100010xxxxxxxxxxx01100010xx
S14(01110)-->S15(01111): xxxx01100001xxxxxxxxxxx01100001xx
S14(01110)-->S15(01111): xxxx01100000xxxxxxxxxxx01100000xx
S14(01110)-->S15(01111): xxxx01011111xxxxxxxxxxx01011111xx
S14(01110)-->S15(01111): xxxx01011110xxxxxxxxxxx01011110xx
S14(01110)-->S15(01111): xxxx01011101xxxxxxxxxxx01011101xx
S14(01110)-->S15(01111): xxxx01011100xxxxxxxxxxx01011100xx
S14(01110)-->S15(01111): xxxx01011011xxxxxxxxxxx01011011xx
S14(01110)-->S15(01111): xxxx01011010xxxxxxxxxxx01011010xx
S14(01110)-->S15(01111): xxxx01011001xxxxxxxxxxx01011001xx
S14(01110)-->S15(01111): xxxx01011000xxxxxxxxxxx01011000xx
S14(01110)-->S15(01111): xxxx01010111xxxxxxxxxxx01010111xx
S14(01110)-->S15(01111): xxxx01010110xxxxxxxxxxx01010110xx
S14(01110)-->S15(01111): xxxx01010101xxxxxxxxxxx01010101xx
S14(01110)-->S15(01111): xxxx01010100xxxxxxxxxxx01010100xx
S14(01110)-->S15(01111): xxxx01010011xxxxxxxxxxx01010011xx
S14(01110)-->S15(01111): xxxx01010010xxxxxxxxxxx01010010xx
S14(01110)-->S15(01111): xxxx01010001xxxxxxxxxxx01010001xx
S14(01110)-->S15(01111): xxxx01010000xxxxxxxxxxx01010000xx
S14(01110)-->S15(01111): xxxx01001111xxxxxxxxxxx01001111xx
S14(01110)-->S15(01111): xxxx01001110xxxxxxxxxxx01001110xx
S14(01110)-->S15(01111): xxxx01001101xxxxxxxxxxx01001101xx
S14(01110)-->S15(01111): xxxx01001100xxxxxxxxxxx01001100xx
S14(01110)-->S15(01111): xxxx01001011xxxxxxxxxxx01001011xx
S14(01110)-->S15(01111): xxxx01001010xxxxxxxxxxx01001010xx
S14(01110)-->S15(01111): xxxx01001001xxxxxxxxxxx01001001xx
S14(01110)-->S15(01111): xxxx01001000xxxxxxxxxxx01001000xx
S14(01110)-->S15(01111): xxxx01000111xxxxxxxxxxx01000111xx
S14(01110)-->S15(01111): xxxx01000110xxxxxxxxxxx01000110xx
S14(01110)-->S15(01111): xxxx01000101xxxxxxxxxxx01000101xx
S14(01110)-->S15(01111): xxxx01000100xxxxxxxxxxx01000100xx
S14(01110)-->S15(01111): xxxx01000011xxxxxxxxxxx01000011xx
S14(01110)-->S15(01111): xxxx01000010xxxxxxxxxxx01000010xx
S14(01110)-->S15(01111): xxxx01000001xxxxxxxxxxx01000001xx
S14(01110)-->S15(01111): xxxx01000000xxxxxxxxxxx01000000xx
S14(01110)-->S15(01111): xxxx00111111xxxxxxxxxxx00111111xx
S14(01110)-->S15(01111): xxxx00111110xxxxxxxxxxx00111110xx
S14(01110)-->S15(01111): xxxx00111101xxxxxxxxxxx00111101xx
S14(01110)-->S15(01111): xxxx00111100xxxxxxxxxxx00111100xx
S14(01110)-->S15(01111): xxxx00111011xxxxxxxxxxx00111011xx
S14(01110)-->S15(01111): xxxx00111010xxxxxxxxxxx00111010xx
S14(01110)-->S15(01111): xxxx00111001xxxxxxxxxxx00111001xx
S14(01110)-->S15(01111): xxxx00111000xxxxxxxxxxx00111000xx
S14(01110)-->S15(01111): xxxx00110111xxxxxxxxxxx00110111xx
S14(01110)-->S15(01111): xxxx00110110xxxxxxxxxxx00110110xx
S14(01110)-->S15(01111): xxxx00110101xxxxxxxxxxx00110101xx
S14(01110)-->S15(01111): xxxx00110100xxxxxxxxxxx00110100xx
S14(01110)-->S15(01111): xxxx00110011xxxxxxxxxxx00110011xx
S14(01110)-->S15(01111): xxxx00110010xxxxxxxxxxx00110010xx
S14(01110)-->S15(01111): xxxx00110001xxxxxxxxxxx00110001xx
S14(01110)-->S15(01111): xxxx00110000xxxxxxxxxxx00110000xx
S14(01110)-->S15(01111): xxxx00101111xxxxxxxxxxx00101111xx
S14(01110)-->S15(01111): xxxx00101110xxxxxxxxxxx00101110xx
S14(01110)-->S15(01111): xxxx00101101xxxxxxxxxxx00101101xx
S14(01110)-->S15(01111): xxxx00101100xxxxxxxxxxx00101100xx
S14(01110)-->S15(01111): xxxx00101011xxxxxxxxxxx00101011xx
S14(01110)-->S15(01111): xxxx00101010xxxxxxxxxxx00101010xx
S14(01110)-->S15(01111): xxxx00101001xxxxxxxxxxx00101001xx
S14(01110)-->S15(01111): xxxx00101000xxxxxxxxxxx00101000xx
S14(01110)-->S15(01111): xxxx00100111xxxxxxxxxxx00100111xx
S14(01110)-->S15(01111): xxxx00100110xxxxxxxxxxx00100110xx
S14(01110)-->S15(01111): xxxx00100101xxxxxxxxxxx00100101xx
S14(01110)-->S15(01111): xxxx00100100xxxxxxxxxxx00100100xx
S14(01110)-->S15(01111): xxxx00100011xxxxxxxxxxx00100011xx
S14(01110)-->S15(01111): xxxx00100010xxxxxxxxxxx00100010xx
S14(01110)-->S15(01111): xxxx00100001xxxxxxxxxxx00100001xx
S14(01110)-->S15(01111): xxxx00100000xxxxxxxxxxx00100000xx
S14(01110)-->S15(01111): xxxx00011111xxxxxxxxxxx00011111xx
S14(01110)-->S15(01111): xxxx00011110xxxxxxxxxxx00011110xx
S14(01110)-->S15(01111): xxxx00011101xxxxxxxxxxx00011101xx
S14(01110)-->S15(01111): xxxx00011100xxxxxxxxxxx00011100xx
S14(01110)-->S15(01111): xxxx00011011xxxxxxxxxxx00011011xx
S14(01110)-->S15(01111): xxxx00011010xxxxxxxxxxx00011010xx
S14(01110)-->S15(01111): xxxx00011001xxxxxxxxxxx00011001xx
S14(01110)-->S15(01111): xxxx00011000xxxxxxxxxxx00011000xx
S14(01110)-->S15(01111): xxxx00010111xxxxxxxxxxx00010111xx
S14(01110)-->S15(01111): xxxx00010110xxxxxxxxxxx00010110xx
S14(01110)-->S15(01111): xxxx00010101xxxxxxxxxxx00010101xx
S14(01110)-->S15(01111): xxxx00010100xxxxxxxxxxx00010100xx
S14(01110)-->S15(01111): xxxx00010011xxxxxxxxxxx00010011xx
S14(01110)-->S15(01111): xxxx00010010xxxxxxxxxxx00010010xx
S14(01110)-->S15(01111): xxxx00010001xxxxxxxxxxx00010001xx
S14(01110)-->S15(01111): xxxx00010000xxxxxxxxxxx00010000xx
S14(01110)-->S15(01111): xxxx00001111xxxxxxxxxxx00001111xx
S14(01110)-->S15(01111): xxxx00001110xxxxxxxxxxx00001110xx
S14(01110)-->S15(01111): xxxx00001101xxxxxxxxxxx00001101xx
S14(01110)-->S15(01111): xxxx00001100xxxxxxxxxxx00001100xx
S14(01110)-->S15(01111): xxxx00001011xxxxxxxxxxx00001011xx
S14(01110)-->S15(01111): xxxx00001010xxxxxxxxxxx00001010xx
S14(01110)-->S15(01111): xxxx00001001xxxxxxxxxxx00001001xx
S14(01110)-->S15(01111): xxxx00001000xxxxxxxxxxx00001000xx
S14(01110)-->S15(01111): xxxx00000111xxxxxxxxxxx00000111xx
S14(01110)-->S15(01111): xxxx00000110xxxxxxxxxxx00000110xx
S14(01110)-->S15(01111): xxxx00000101xxxxxxxxxxx00000101xx
S14(01110)-->S15(01111): xxxx00000100xxxxxxxxxxx00000100xx
S14(01110)-->S15(01111): xxxx00000011xxxxxxxxxxx00000011xx
S14(01110)-->S15(01111): xxxx00000010xxxxxxxxxxx00000010xx
S14(01110)-->S15(01111): xxxx00000001xxxxxxxxxxx00000001xx
S15(01111)-->S14(01110): 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S15(01111)-->S16(10000): xxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxx
S16(10000)-->S2(00010): xxxxxx1xxxxxxxxxxxxxxx0xxxxxxxxxx
S18(10010)-->S18(10010): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S19(10011)-->S19(10011): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S16(10000)-->S18(10010): xxxxxx1xxxxxxxxxxxxxxx1xxxxxxxxxx
S18(10010)-->S18(10010): xxxxxx1xxxxxxxxxxxxxxx1xxxxxxxxxx
S17(10001)-->S0(00000): xxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxx

I: FSM upcal_state_fsm[3:0] inferred.
FSM upcal_state_fsm[3:0] STG:
Number of reachable states: 3
Input nets: N26 dqs_gate_comp_done update_start 
S0(0000)-->S1(0001): xx1
S1(0001)-->S1(0001): x0x
S1(0001)-->S2(0010): x1x
S0(0000)-->S1(0001): x01
S1(0001)-->S1(0001): x01
S2(0010)-->S2(0010): 0xx
S0(0000)-->S0(0000): xx0
S2(0010)-->S0(0000): 1xx

I: FSM wrcal_state_fsm[3:0] inferred.
FSM wrcal_state_fsm[3:0] STG:
Number of reachable states: 8
Input nets: N357 N458 cnt[4:2] cnt_trfc_pass ref_cnt_done wrcal_check_pass wrcal_start 
S0(0000)-->S1(0001): xxxxxxxx1
S1(0001)-->S2(0010): xxxxxxxxx
S2(0010)-->S1(0001): xxxxx10xx
S2(0010)-->S3(0011): xxxxx11xx
S3(0011)-->S4(0100): 1xxxxxxxx
S4(0100)-->S5(0101): xxx1xxxxx
S5(0101)-->S8(1001): xxxx1xxxx
S8(1001)-->S9(1010): xx1xxxxxx
S9(1010)-->S0(0000): xxx1xxxxx

I: FSM eyecal_state_fsm[3:0] inferred.
FSM eyecal_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N188 N242 cnt[4:2] cnt_trfc_pass eye_calibration_error eyecal_check_pass eyecal_start ref_cnt_done 
S0(0000)-->S1(0001): xxxxxxxx1x
S1(0001)-->S2(0010): xxxxxxxxxx
S2(0010)-->S1(0001): xxxxx1xxx0
S2(0010)-->S3(0011): xxxxx1xxx1
S3(0011)-->S4(0100): 1xxxxxxxxx
S4(0100)-->S5(0101): xxxx1xxxxx
S5(0101)-->S6(0110): xx1xxxxxxx
S6(0110)-->S4(0100): x1xxxxxxxx
S6(0110)-->S7(0111): xxxxxxx1xx
S7(0111)-->S8(1000): xx1xxx0xxx
S7(0111)-->S9(1001): xx1xxx1xxx
S9(1001)-->S9(1001): xxxxxxxxxx
S8(1000)-->S0(0000): xxx1xxxxxx

I: FSM error_status_fsm[3:0] inferred.
FSM error_status_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N118 N153 N155 N157 N159 N161 N163 
S0(0000)-->S0(0000): 1xxxxxx
S1(0001)-->S0(0000): 1xxxxxx
S2(0010)-->S0(0000): 1xxxxxx
S3(0011)-->S0(0000): 1xxxxxx
S4(0100)-->S0(0000): 1xxxxxx
S5(0101)-->S0(0000): 1xxxxxx
S6(0110)-->S0(0000): 1xxxxxx
S0(0000)-->S1(0001): x1xxxxx
S1(0001)-->S1(0001): x1xxxxx
S2(0010)-->S1(0001): x1xxxxx
S3(0011)-->S1(0001): x1xxxxx
S4(0100)-->S1(0001): x1xxxxx
S5(0101)-->S1(0001): x1xxxxx
S6(0110)-->S1(0001): x1xxxxx
S0(0000)-->S2(0010): xx1xxxx
S1(0001)-->S2(0010): xx1xxxx
S2(0010)-->S2(0010): xx1xxxx
S3(0011)-->S2(0010): xx1xxxx
S4(0100)-->S2(0010): xx1xxxx
S5(0101)-->S2(0010): xx1xxxx
S6(0110)-->S2(0010): xx1xxxx
S0(0000)-->S3(0011): xxx1xxx
S1(0001)-->S3(0011): xxx1xxx
S2(0010)-->S3(0011): xxx1xxx
S3(0011)-->S3(0011): xxx1xxx
S4(0100)-->S3(0011): xxx1xxx
S5(0101)-->S3(0011): xxx1xxx
S6(0110)-->S3(0011): xxx1xxx
S0(0000)-->S4(0100): xxxx1xx
S1(0001)-->S4(0100): xxxx1xx
S2(0010)-->S4(0100): xxxx1xx
S3(0011)-->S4(0100): xxxx1xx
S4(0100)-->S4(0100): xxxx1xx
S5(0101)-->S4(0100): xxxx1xx
S6(0110)-->S4(0100): xxxx1xx
S0(0000)-->S5(0101): xxxxx1x
S1(0001)-->S5(0101): xxxxx1x
S2(0010)-->S5(0101): xxxxx1x
S3(0011)-->S5(0101): xxxxx1x
S4(0100)-->S5(0101): xxxxx1x
S5(0101)-->S5(0101): xxxxx1x
S6(0110)-->S5(0101): xxxxx1x
S0(0000)-->S6(0110): xxxxxx1
S1(0001)-->S6(0110): xxxxxx1
S2(0010)-->S6(0110): xxxxxx1
S3(0011)-->S6(0110): xxxxxx1
S4(0100)-->S6(0110): xxxxxx1
S5(0101)-->S6(0110): xxxxxx1
S6(0110)-->S6(0110): xxxxxx1

I: FSM main_state_fsm[3:0] inferred.
FSM main_state_fsm[3:0] STG:
Number of reachable states: 8
Input nets: eyecal_done init_done rdcal_done update_cal_req update_done wrcal_done wrlvl_done wrlvl_en 
S0(0000)-->S1(0001): xxxxxxxx
S1(0001)-->S2(0010): x1xxxxx1
S1(0001)-->S3(0011): x1xxxxx0
S0(0000)-->S1(0001): x0xxxxxx
S1(0001)-->S1(0001): x0xxxxxx
S2(0010)-->S2(0010): xxxxxx0x
S2(0010)-->S3(0011): xxxxxx1x
S3(0011)-->S3(0011): xx0xxxxx
S3(0011)-->S4(0100): xx1xxxxx
S4(0100)-->S4(0100): xxxxx0xx
S4(0100)-->S5(0101): xxxxx1xx
S5(0101)-->S5(0101): 0xxxxxxx
S5(0101)-->S7(0111): 1xxxxxxx
S6(0110)-->S6(0110): xxxx0xxx
S6(0110)-->S7(0111): xxxx1xxx
S7(0111)-->S6(0110): xxx1xxxx
S7(0111)-->S7(0111): xxx0xxxx
S5(0101)-->S7(0111): 1xx0xxxx
S7(0111)-->S7(0111): 1xx0xxxx

I: FSM wl_state_fsm[2:0] inferred.
FSM wl_state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N15 N364 all_group_dq_rising cnt[4] wrlvl_dqs_req 
S0(000)-->S0(000): xxxx0
S0(000)-->S1(001): xxxx1
S1(001)-->S2(010): 0xxxx
S2(010)-->S2(010): xxx0x
S2(010)-->S3(011): xxx1x
S3(011)-->S4(100): xxxxx
S4(100)-->S1(001): x10xx
S4(100)-->S4(100): x0xxx
S4(100)-->S6(110): x11xx
S5(101)-->S5(101): xxxxx
S6(110)-->S6(110): xxxx1
S6(110)-->S0(000): xxxx0
S4(100)-->S6(110): x11x1
S6(110)-->S6(110): x11x1
S1(001)-->S5(101): 1xxxx
S5(101)-->S5(101): 1xxxx

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 14
Input nets: N20 cnt[3] wrcal_move_en wrdata_check_pass write_calibration 
S0(0000)-->S1(0001): xxxx1
S1(0001)-->S2(0010): xxxxx
S2(0010)-->S3(0011): 0x1x1
S2(0010)-->S4(0100): 1x1x1
S0(0000)-->S0(0000): xxxx0
S2(0010)-->S0(0000): xxxx0
S1(0001)-->S2(0010): x10xx
S3(0011)-->S2(0010): x10xx
S4(0100)-->S5(0101): x1xxx
S5(0101)-->S6(0110): xx0xx
S6(0110)-->S7(0111): 0x1xx
S6(0110)-->S8(1000): 1x1xx
S5(0101)-->S6(0110): x10xx
S7(0111)-->S6(0110): x10xx
S8(1000)-->S9(1001): x1xxx
S9(1001)-->S10(1010): xx0xx
S10(1010)-->S11(1011): xx11x
S10(1010)-->S13(1101): xx10x
S11(1011)-->S11(1011): xxxx1
S11(1011)-->S12(1100): xxxx0
S10(1010)-->S11(1011): xx111
S11(1011)-->S11(1011): xx111
S13(1101)-->S13(1101): xxxxx
S12(1100)-->S0(0000): xxxx1

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 12
Input nets: N55 N115 N759 cnt[3:2] dqsi_move_en init_adj_rdel 
S0(0000)-->S1(0001): xxxxxx1
S0(0000)-->S4(0100): xx1xxxx
S1(0001)-->S2(0010): xxx1xxx
S2(0010)-->S3(0011): xxxx1xx
S3(0011)-->S0(0000): xxxxxxx
S4(0100)-->S5(0101): 0xxxx1x
S4(0100)-->S6(0110): 1xxxx1x
S5(0101)-->S4(0100): xxx1x0x
S6(0110)-->S7(0111): xxx1xxx
S7(0111)-->S8(1000): xxxx10x
S8(1000)-->S9(1001): 0xxxx1x
S8(1000)-->S10(1010): 1xxxx1x
S9(1001)-->S8(1000): xxx1x0x
S10(1010)-->S11(1011): xxx1x0x
S3(0011)-->S0(0000): x1xxxxx
S11(1011)-->S0(0000): x1xxxxx

I: FSM gdet_state_fsm[2:0] inferred.
FSM gdet_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N21 N25 dqs_gate_vld 
S0(000)-->S0(000): xx0
S0(000)-->S1(001): xx1
S1(001)-->S1(001): 00x
S1(001)-->S2(010): 01x
S2(010)-->S2(010): 00x
S2(010)-->S3(011): 01x
S3(011)-->S4(100): xxx
S4(100)-->S4(100): 0xx
S4(100)-->S0(000): 1xx
S1(001)-->S0(000): 1xx
S0(000)-->S0(000): 1x0
S1(001)-->S0(000): 1x0
S4(100)-->S0(000): 1x0
S2(010)-->S0(000): 1xx

I: FSM rdchk_state0_fsm[3:0] inferred.
FSM rdchk_state0_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N81 N84 N223 N235 N247 N259 
S0(0000)-->S1(0001): 1xxxxx
S1(0001)-->S1(0001): x00xxx
S1(0001)-->S2(0010): x01xxx
S2(0010)-->S2(0010): x0x0xx
S2(0010)-->S3(0011): x0x1xx
S3(0011)-->S3(0011): x0xx0x
S3(0011)-->S4(0100): x0xx1x
S2(0010)-->S3(0011): x0x10x
S3(0011)-->S3(0011): x0x10x
S4(0100)-->S4(0100): x0xxx0
S4(0100)-->S5(0101): x0xxx1
S5(0101)-->S6(0110): xxxxxx
S0(0000)-->S0(0000): 0xxxxx
S1(0001)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): xxxxxx
S4(0100)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S2(0010)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S0(0000)-->S0(0000): 01xxxx
S2(0010)-->S0(0000): 01xxxx
S4(0100)-->S0(0000): 01xxxx
S6(0110)-->S0(0000): 01xxxx

I: FSM rdchk_state1_fsm[3:0] inferred.
FSM rdchk_state1_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N81 N84 N294 N306 N318 N330 
S0(0000)-->S1(0001): 1xxxxx
S1(0001)-->S1(0001): x00xxx
S1(0001)-->S2(0010): x01xxx
S2(0010)-->S2(0010): x0x0xx
S2(0010)-->S3(0011): x0x1xx
S3(0011)-->S3(0011): x0xx0x
S3(0011)-->S4(0100): x0xx1x
S2(0010)-->S3(0011): x0x10x
S3(0011)-->S3(0011): x0x10x
S4(0100)-->S4(0100): x0xxx0
S4(0100)-->S5(0101): x0xxx1
S5(0101)-->S6(0110): xxxxxx
S0(0000)-->S0(0000): 0xxxxx
S1(0001)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): xxxxxx
S4(0100)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S2(0010)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S0(0000)-->S0(0000): 01xxxx
S2(0010)-->S0(0000): 01xxxx
S4(0100)-->S0(0000): 01xxxx
S6(0110)-->S0(0000): 01xxxx

I: FSM gate_state_fsm[2:0] inferred.
FSM gate_state_fsm[2:0] STG:
Number of reachable states: 6
Input nets: dqs_gate_vld_n gate_move_en gate_value[6] gatecal_start read_pattern_error sample_done 
S0(000)-->S1(001): xxx1xx
S1(001)-->S2(010): xxxxxx
S2(010)-->S2(010): 0xxxxx
S2(010)-->S3(011): 1x0xx0
S2(010)-->S4(100): 1xxxx1
S2(010)-->S5(101): 1x1xx0
S3(011)-->S3(011): x0xxxx
S1(001)-->S2(010): x1xxxx
S3(011)-->S2(010): x1xxxx
S4(100)-->S4(100): xxx10x
S5(101)-->S5(101): xxxxxx
S4(100)-->S5(101): xxx11x
S5(101)-->S5(101): xxx11x
S0(000)-->S0(000): xxx0xx
S4(100)-->S0(000): xxx0xx

Executing : FSM inference successfully. Time elapsed: 0.354s wall, 0.016s user + 0.016s system = 0.031s CPU (8.8%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N63_2 (bmsWIDEMUX).
I: Constant propagation done on N900 (bmsPMUX).
I: Constant propagation done on N500[0] (bmsWIDEMUX).
I: Constant propagation done on N52 (bmsWIDEMUX).
I: Constant propagation done on N924 (bmsPMUX).
I: Constant propagation done on N861_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N630_1 (bmsWIDEMUX).
I: Constant propagation done on N717 (bmsPMUX).
I: Constant propagation done on N551[0] (bmsWIDEMUX).
I: Constant propagation done on N601 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.326s wall, 0.047s user + 0.000s system = 0.047s CPU (14.4%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:10s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Jan  8 10:11:11 2025
Action compile: Peak memory pool usage is 197 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:10s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Jan  8 10:11:11 2025
Compiling architecture definition.
Analyzing project file 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr3.pds'.
License checkout: fabric_ads from D:\pds_2022_1\PDS_2022.1\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148672

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : create_clock -name free_clk [get_ports free_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name free_clk [get_ports free_clk] -period 20.000 -waveform {0.000 10.000} successfully.
Executing : get_ports ref_clk_p
C: Timing-4002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 3)] Port 'ref_clk_p' is not found in current design.
Executing : get_ports ref_clk_p successfully.
Executing : create_clock -name ref_clk [get_ports ref_clk_p] -period 40.0 -waveform {0 20.0}
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 3)] Nothing matched for 'source_list', command 'create_clock' is aborted.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 3)] Failed to import constraint "create_clock -name ref_clk [get_ports ref_clk_p] -period 40.0 -waveform {0 20.0}".
Executing : get_ports ref_clk_p
C: Timing-4002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 7)] Port 'ref_clk_p' is not found in current design.
Executing : get_ports ref_clk_p successfully.
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0 successfully.
Executing : get_clocks ref_clk
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 7)] Nothing implicitly matched 'ref_clk'.
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name rst_clk -source [get_ports ref_clk_p] [get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 84
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 7)] Nothing matched for 'source', command 'create_generated_clock' is aborted.
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 7)] Nothing matched for 'master_clock', command 'create_generated_clock' is aborted.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 7)] Failed to import constraint "create_generated_clock -name rst_clk -source [get_ports ref_clk_p] [get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 84".
Executing : get_ports ref_clk_p
C: Timing-4002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 8)] Port 'ref_clk_p' is not found in current design.
Executing : get_ports ref_clk_p successfully.
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0 successfully.
Executing : get_clocks ref_clk
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 8)] Nothing implicitly matched 'ref_clk'.
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name ddrphy_sysclk -source [get_ports ref_clk_p] [get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 16
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 8)] Nothing matched for 'source', command 'create_generated_clock' is aborted.
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 8)] Nothing matched for 'master_clock', command 'create_generated_clock' is aborted.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 8)] Failed to import constraint "create_generated_clock -name ddrphy_sysclk -source [get_ports ref_clk_p] [get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 16".
Executing : get_ports ref_clk_p
C: Timing-4002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 9)] Port 'ref_clk_p' is not found in current design.
Executing : get_ports ref_clk_p successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy} successfully.
Executing : get_clocks ref_clk
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 9)] Nothing implicitly matched 'ref_clk'.
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name phy_dq_clk_0 -source [get_ports ref_clk_p] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 9)] Nothing matched for 'source', command 'create_generated_clock' is aborted.
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 9)] Nothing matched for 'master_clock', command 'create_generated_clock' is aborted.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 9)] Failed to import constraint "create_generated_clock -name phy_dq_clk_0 -source [get_ports ref_clk_p] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2".
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy} successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT} successfully.
Executing : get_clocks phy_dq_clk_0
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 10)] Nothing implicitly matched 'phy_dq_clk_0'.
Executing : get_clocks phy_dq_clk_0 successfully.
Executing : create_generated_clock -name phy_dq_sysclk_0 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_0] -edges {5 13 21} -edge_shift {0 0 0}
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 10)] Nothing matched for 'master_clock', command 'create_generated_clock' is aborted.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 10)] Failed to import constraint "create_generated_clock -name phy_dq_sysclk_0 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_0] -edges {5 13 21} -edge_shift {0 0 0}".
Executing : get_clocks ddrphy_sysclk
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 11)] Nothing implicitly matched 'ddrphy_sysclk'.
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_0
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 11)] Nothing implicitly matched 'phy_dq_sysclk_0'.
Executing : get_clocks phy_dq_sysclk_0 successfully.
Executing : set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0]
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 11)] Nothing matched for 'from_list', command 'set_multicycle_path' is aborted.
C: SDC-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 11)] Failed to parse the val of the option 'from' for command 'set_multicycle_path'.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 11)] Failed to import constraint "set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0]".
Executing : get_ports ref_clk_p
C: Timing-4002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 12)] Port 'ref_clk_p' is not found in current design.
Executing : get_ports ref_clk_p successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy} successfully.
Executing : get_clocks ref_clk
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 12)] Nothing implicitly matched 'ref_clk'.
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name phy_dq_clk_1 -source [get_ports ref_clk_p] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 12)] Nothing matched for 'source', command 'create_generated_clock' is aborted.
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 12)] Nothing matched for 'master_clock', command 'create_generated_clock' is aborted.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 12)] Failed to import constraint "create_generated_clock -name phy_dq_clk_1 -source [get_ports ref_clk_p] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2".
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy} successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT} successfully.
Executing : get_clocks phy_dq_clk_1
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 13)] Nothing implicitly matched 'phy_dq_clk_1'.
Executing : get_clocks phy_dq_clk_1 successfully.
Executing : create_generated_clock -name phy_dq_sysclk_1 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_1] -edges {5 13 21} -edge_shift {0 0 0}
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 13)] Nothing matched for 'master_clock', command 'create_generated_clock' is aborted.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 13)] Failed to import constraint "create_generated_clock -name phy_dq_sysclk_1 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_1] -edges {5 13 21} -edge_shift {0 0 0}".
Executing : get_clocks ddrphy_sysclk
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 14)] Nothing implicitly matched 'ddrphy_sysclk'.
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_1
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 14)] Nothing implicitly matched 'phy_dq_sysclk_1'.
Executing : get_clocks phy_dq_sysclk_1 successfully.
Executing : set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1]
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 14)] Nothing matched for 'from_list', command 'set_multicycle_path' is aborted.
C: SDC-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 14)] Failed to parse the val of the option 'from' for command 'set_multicycle_path'.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 14)] Failed to import constraint "set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1]".
Executing : get_clocks ddrphy_sysclk
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 15)] Nothing implicitly matched 'ddrphy_sysclk'.
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_0
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 15)] Nothing implicitly matched 'phy_dq_sysclk_0'.
Executing : get_clocks phy_dq_sysclk_0 successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0] -setup -hold
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 15)] Nothing matched for 'from_list', command 'set_clock_uncertainty' is aborted.
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 15)] Nothing matched for 'to_list', command 'set_clock_uncertainty' is aborted.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 15)] Failed to import constraint "set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0] -setup -hold".
Executing : get_clocks phy_dq_sysclk_0
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 16)] Nothing implicitly matched 'phy_dq_sysclk_0'.
Executing : get_clocks phy_dq_sysclk_0 successfully.
Executing : get_clocks ddrphy_sysclk
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 16)] Nothing implicitly matched 'ddrphy_sysclk'.
Executing : get_clocks ddrphy_sysclk successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_0] -to [get_clocks ddrphy_sysclk] -setup -hold
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 16)] Nothing matched for 'from_list', command 'set_clock_uncertainty' is aborted.
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 16)] Nothing matched for 'to_list', command 'set_clock_uncertainty' is aborted.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 16)] Failed to import constraint "set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_0] -to [get_clocks ddrphy_sysclk] -setup -hold".
Executing : get_clocks ddrphy_sysclk
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 17)] Nothing implicitly matched 'ddrphy_sysclk'.
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_1
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 17)] Nothing implicitly matched 'phy_dq_sysclk_1'.
Executing : get_clocks phy_dq_sysclk_1 successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1] -setup -hold
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 17)] Nothing matched for 'from_list', command 'set_clock_uncertainty' is aborted.
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 17)] Nothing matched for 'to_list', command 'set_clock_uncertainty' is aborted.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 17)] Failed to import constraint "set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1] -setup -hold".
Executing : get_clocks phy_dq_sysclk_1
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 18)] Nothing implicitly matched 'phy_dq_sysclk_1'.
Executing : get_clocks phy_dq_sysclk_1 successfully.
Executing : get_clocks ddrphy_sysclk
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 18)] Nothing implicitly matched 'ddrphy_sysclk'.
Executing : get_clocks ddrphy_sysclk successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_1] -to [get_clocks ddrphy_sysclk] -setup -hold
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 18)] Nothing matched for 'from_list', command 'set_clock_uncertainty' is aborted.
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 18)] Nothing matched for 'to_list', command 'set_clock_uncertainty' is aborted.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 18)] Failed to import constraint "set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_1] -to [get_clocks ddrphy_sysclk] -setup -hold".
Executing : get_clocks free_clk
Executing : get_clocks free_clk successfully.
Executing : set_clock_groups -name free_clk -asynchronous -group [get_clocks free_clk]
Executing : set_clock_groups -name free_clk -asynchronous -group [get_clocks free_clk] successfully.
Executing : get_clocks ref_clk
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 20)] Nothing implicitly matched 'ref_clk'.
Executing : get_clocks ref_clk successfully.
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks ref_clk]
C: SDC-2027: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 20)] One or more clocks can not find in the group '[get_clocks ref_clk]', command 'set_clock_groups' is ignored.
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks ref_clk] successfully.
Executing : get_clocks rst_clk
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 21)] Nothing implicitly matched 'rst_clk'.
Executing : get_clocks rst_clk successfully.
Executing : set_clock_groups -name rst_clk -asynchronous -group [get_clocks rst_clk]
C: SDC-2027: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 21)] One or more clocks can not find in the group '[get_clocks rst_clk]', command 'set_clock_groups' is ignored.
Executing : set_clock_groups -name rst_clk -asynchronous -group [get_clocks rst_clk] successfully.
Executing : get_clocks phy_dq_clk_0
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 22)] Nothing implicitly matched 'phy_dq_clk_0'.
Executing : get_clocks phy_dq_clk_0 successfully.
Executing : set_clock_groups -name phy_dq_clk_0 -asynchronous -group [get_clocks phy_dq_clk_0]
C: SDC-2027: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 22)] One or more clocks can not find in the group '[get_clocks phy_dq_clk_0]', command 'set_clock_groups' is ignored.
Executing : set_clock_groups -name phy_dq_clk_0 -asynchronous -group [get_clocks phy_dq_clk_0] successfully.
Executing : get_clocks phy_dq_clk_1
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 23)] Nothing implicitly matched 'phy_dq_clk_1'.
Executing : get_clocks phy_dq_clk_1 successfully.
Executing : set_clock_groups -name phy_dq_clk_1 -asynchronous -group [get_clocks phy_dq_clk_1]
C: SDC-2027: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 23)] One or more clocks can not find in the group '[get_clocks phy_dq_clk_1]', command 'set_clock_groups' is ignored.
Executing : set_clock_groups -name phy_dq_clk_1 -asynchronous -group [get_clocks phy_dq_clk_1] successfully.
C: ConstraintEditor-2002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 482)] | Port rst_board has been placed at location M15, whose type is share pin.
W: ConstraintEditor-4019: Port 'uart_rxd' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_txd' unspecified I/O constraint.
Constraint check end.

Action synthesize: Real time elapsed is 0h:0m:7s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jan  8 10:11:17 2025
Action synthesize: Peak memory pool usage is 272 MB
C: Flow-2004: Constraint file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc". 
C: Flow-2004: Constraint file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc". 
C: Flow-2004: Constraint file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc". 
C: Flow-2004: Constraint file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc". 
C: Flow-2004: Constraint file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc". 
C: Flow-2004: Constraint file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc". 
C: Flow-2004: Constraint file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc". 


Process "Synthesize" started.
Current time: Wed Jan  8 10:12:33 2025
Compiling architecture definition.
Analyzing project file 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr3.pds'.
License checkout: fabric_ads from D:\pds_2022_1\PDS_2022.1\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148672

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : create_clock -name ref_clk [get_ports free_clk] -period 40.000 -waveform {0.000 20.000}
Executing : create_clock -name ref_clk [get_ports free_clk] -period 40.000 -waveform {0.000 20.000} successfully.
Executing : get_ports ref_clk_p
C: Timing-4002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 6)] Port 'ref_clk_p' is not found in current design.
Executing : get_ports ref_clk_p successfully.
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0 successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name rst_clk -source [get_ports ref_clk_p] [get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 84
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 6)] Nothing matched for 'source', command 'create_generated_clock' is aborted.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 6)] Failed to import constraint "create_generated_clock -name rst_clk -source [get_ports ref_clk_p] [get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 84".
Executing : get_ports ref_clk_p
C: Timing-4002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 7)] Port 'ref_clk_p' is not found in current design.
Executing : get_ports ref_clk_p successfully.
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0 successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name ddrphy_sysclk -source [get_ports ref_clk_p] [get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 16
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 7)] Nothing matched for 'source', command 'create_generated_clock' is aborted.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 7)] Failed to import constraint "create_generated_clock -name ddrphy_sysclk -source [get_ports ref_clk_p] [get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 16".
Executing : get_ports ref_clk_p
C: Timing-4002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 8)] Port 'ref_clk_p' is not found in current design.
Executing : get_ports ref_clk_p successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy} successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name phy_dq_clk_0 -source [get_ports ref_clk_p] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 8)] Nothing matched for 'source', command 'create_generated_clock' is aborted.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 8)] Failed to import constraint "create_generated_clock -name phy_dq_clk_0 -source [get_ports ref_clk_p] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2".
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy} successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT} successfully.
Executing : get_clocks phy_dq_clk_0
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 9)] Nothing implicitly matched 'phy_dq_clk_0'.
Executing : get_clocks phy_dq_clk_0 successfully.
Executing : create_generated_clock -name phy_dq_sysclk_0 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_0] -edges {5 13 21} -edge_shift {0 0 0}
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 9)] Nothing matched for 'master_clock', command 'create_generated_clock' is aborted.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 9)] Failed to import constraint "create_generated_clock -name phy_dq_sysclk_0 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_0] -edges {5 13 21} -edge_shift {0 0 0}".
Executing : get_clocks ddrphy_sysclk
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 10)] Nothing implicitly matched 'ddrphy_sysclk'.
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_0
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 10)] Nothing implicitly matched 'phy_dq_sysclk_0'.
Executing : get_clocks phy_dq_sysclk_0 successfully.
Executing : set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0]
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 10)] Nothing matched for 'from_list', command 'set_multicycle_path' is aborted.
C: SDC-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 10)] Failed to parse the val of the option 'from' for command 'set_multicycle_path'.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 10)] Failed to import constraint "set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0]".
Executing : get_ports ref_clk_p
C: Timing-4002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 11)] Port 'ref_clk_p' is not found in current design.
Executing : get_ports ref_clk_p successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy} successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name phy_dq_clk_1 -source [get_ports ref_clk_p] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 11)] Nothing matched for 'source', command 'create_generated_clock' is aborted.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 11)] Failed to import constraint "create_generated_clock -name phy_dq_clk_1 -source [get_ports ref_clk_p] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2".
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy} successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT} successfully.
Executing : get_clocks phy_dq_clk_1
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 12)] Nothing implicitly matched 'phy_dq_clk_1'.
Executing : get_clocks phy_dq_clk_1 successfully.
Executing : create_generated_clock -name phy_dq_sysclk_1 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_1] -edges {5 13 21} -edge_shift {0 0 0}
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 12)] Nothing matched for 'master_clock', command 'create_generated_clock' is aborted.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 12)] Failed to import constraint "create_generated_clock -name phy_dq_sysclk_1 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_1] -edges {5 13 21} -edge_shift {0 0 0}".
Executing : get_clocks ddrphy_sysclk
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 13)] Nothing implicitly matched 'ddrphy_sysclk'.
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_1
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 13)] Nothing implicitly matched 'phy_dq_sysclk_1'.
Executing : get_clocks phy_dq_sysclk_1 successfully.
Executing : set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1]
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 13)] Nothing matched for 'from_list', command 'set_multicycle_path' is aborted.
C: SDC-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 13)] Failed to parse the val of the option 'from' for command 'set_multicycle_path'.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 13)] Failed to import constraint "set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1]".
Executing : get_clocks ddrphy_sysclk
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 14)] Nothing implicitly matched 'ddrphy_sysclk'.
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_0
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 14)] Nothing implicitly matched 'phy_dq_sysclk_0'.
Executing : get_clocks phy_dq_sysclk_0 successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0] -setup -hold
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 14)] Nothing matched for 'from_list', command 'set_clock_uncertainty' is aborted.
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 14)] Nothing matched for 'to_list', command 'set_clock_uncertainty' is aborted.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 14)] Failed to import constraint "set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0] -setup -hold".
Executing : get_clocks phy_dq_sysclk_0
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 15)] Nothing implicitly matched 'phy_dq_sysclk_0'.
Executing : get_clocks phy_dq_sysclk_0 successfully.
Executing : get_clocks ddrphy_sysclk
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 15)] Nothing implicitly matched 'ddrphy_sysclk'.
Executing : get_clocks ddrphy_sysclk successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_0] -to [get_clocks ddrphy_sysclk] -setup -hold
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 15)] Nothing matched for 'from_list', command 'set_clock_uncertainty' is aborted.
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 15)] Nothing matched for 'to_list', command 'set_clock_uncertainty' is aborted.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 15)] Failed to import constraint "set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_0] -to [get_clocks ddrphy_sysclk] -setup -hold".
Executing : get_clocks ddrphy_sysclk
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 16)] Nothing implicitly matched 'ddrphy_sysclk'.
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_1
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 16)] Nothing implicitly matched 'phy_dq_sysclk_1'.
Executing : get_clocks phy_dq_sysclk_1 successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1] -setup -hold
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 16)] Nothing matched for 'from_list', command 'set_clock_uncertainty' is aborted.
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 16)] Nothing matched for 'to_list', command 'set_clock_uncertainty' is aborted.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 16)] Failed to import constraint "set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1] -setup -hold".
Executing : get_clocks phy_dq_sysclk_1
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 17)] Nothing implicitly matched 'phy_dq_sysclk_1'.
Executing : get_clocks phy_dq_sysclk_1 successfully.
Executing : get_clocks ddrphy_sysclk
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 17)] Nothing implicitly matched 'ddrphy_sysclk'.
Executing : get_clocks ddrphy_sysclk successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_1] -to [get_clocks ddrphy_sysclk] -setup -hold
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 17)] Nothing matched for 'from_list', command 'set_clock_uncertainty' is aborted.
E: CommandTiming-0057: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 17)] Nothing matched for 'to_list', command 'set_clock_uncertainty' is aborted.
E: ConstraintEditor-0046: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 17)] Failed to import constraint "set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_1] -to [get_clocks ddrphy_sysclk] -setup -hold".
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks ref_clk]
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks ref_clk] successfully.
Executing : get_clocks rst_clk
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 19)] Nothing implicitly matched 'rst_clk'.
Executing : get_clocks rst_clk successfully.
Executing : set_clock_groups -name rst_clk -asynchronous -group [get_clocks rst_clk]
C: SDC-2027: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 19)] One or more clocks can not find in the group '[get_clocks rst_clk]', command 'set_clock_groups' is ignored.
Executing : set_clock_groups -name rst_clk -asynchronous -group [get_clocks rst_clk] successfully.
Executing : get_clocks phy_dq_clk_0
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 20)] Nothing implicitly matched 'phy_dq_clk_0'.
Executing : get_clocks phy_dq_clk_0 successfully.
Executing : set_clock_groups -name phy_dq_clk_0 -asynchronous -group [get_clocks phy_dq_clk_0]
C: SDC-2027: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 20)] One or more clocks can not find in the group '[get_clocks phy_dq_clk_0]', command 'set_clock_groups' is ignored.
Executing : set_clock_groups -name phy_dq_clk_0 -asynchronous -group [get_clocks phy_dq_clk_0] successfully.
Executing : get_clocks phy_dq_clk_1
C: SDC-2017: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 21)] Nothing implicitly matched 'phy_dq_clk_1'.
Executing : get_clocks phy_dq_clk_1 successfully.
Executing : set_clock_groups -name phy_dq_clk_1 -asynchronous -group [get_clocks phy_dq_clk_1]
C: SDC-2027: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 21)] One or more clocks can not find in the group '[get_clocks phy_dq_clk_1]', command 'set_clock_groups' is ignored.
Executing : set_clock_groups -name phy_dq_clk_1 -asynchronous -group [get_clocks phy_dq_clk_1] successfully.
C: ConstraintEditor-2002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 480)] | Port rst_board has been placed at location M15, whose type is share pin.
W: ConstraintEditor-4019: Port 'uart_rxd' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_txd' unspecified I/O constraint.
Constraint check end.

Action synthesize: Real time elapsed is 0h:0m:7s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Wed Jan  8 10:12:39 2025
Action synthesize: Peak memory pool usage is 272 MB
C: Flow-2004: Constraint file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc". 


Process "Synthesize" started.
Current time: Wed Jan  8 10:12:59 2025
Compiling architecture definition.
Analyzing project file 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr3.pds'.
License checkout: fabric_ads from D:\pds_2022_1\PDS_2022.1\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148672

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : create_clock -name ref_clk [get_ports free_clk] -period 40.000 -waveform {0.000 20.000}
Executing : create_clock -name ref_clk [get_ports free_clk] -period 40.000 -waveform {0.000 20.000} successfully.
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0 successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name rst_clk -source [get_ports free_clk] [get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 84
Executing : create_generated_clock -name rst_clk -source [get_ports free_clk] [get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 84 successfully.
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0 successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name ddrphy_sysclk -source [get_ports free_clk] [get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 16
Executing : create_generated_clock -name ddrphy_sysclk -source [get_ports free_clk] [get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 16 successfully.
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy} successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name phy_dq_clk_0 -source [get_ports free_clk] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2
Executing : create_generated_clock -name phy_dq_clk_0 -source [get_ports free_clk] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2 successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy} successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT} successfully.
Executing : get_clocks phy_dq_clk_0
Executing : get_clocks phy_dq_clk_0 successfully.
Executing : create_generated_clock -name phy_dq_sysclk_0 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_0] -edges {5 13 21} -edge_shift {0 0 0}
Executing : create_generated_clock -name phy_dq_sysclk_0 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_0] -edges {5 13 21} -edge_shift {0 0 0} successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_0
Executing : get_clocks phy_dq_sysclk_0 successfully.
Executing : set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0]
Executing : set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0] successfully.
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy} successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name phy_dq_clk_1 -source [get_ports free_clk] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2
Executing : create_generated_clock -name phy_dq_clk_1 -source [get_ports free_clk] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2 successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy} successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT} successfully.
Executing : get_clocks phy_dq_clk_1
Executing : get_clocks phy_dq_clk_1 successfully.
Executing : create_generated_clock -name phy_dq_sysclk_1 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_1] -edges {5 13 21} -edge_shift {0 0 0}
Executing : create_generated_clock -name phy_dq_sysclk_1 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_1] -edges {5 13 21} -edge_shift {0 0 0} successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_1
Executing : get_clocks phy_dq_sysclk_1 successfully.
Executing : set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1]
Executing : set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1] successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_0
Executing : get_clocks phy_dq_sysclk_0 successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0] -setup -hold
Executing : set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0] -setup -hold successfully.
Executing : get_clocks phy_dq_sysclk_0
Executing : get_clocks phy_dq_sysclk_0 successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_0] -to [get_clocks ddrphy_sysclk] -setup -hold
Executing : set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_0] -to [get_clocks ddrphy_sysclk] -setup -hold successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_1
Executing : get_clocks phy_dq_sysclk_1 successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1] -setup -hold
Executing : set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1] -setup -hold successfully.
Executing : get_clocks phy_dq_sysclk_1
Executing : get_clocks phy_dq_sysclk_1 successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_1] -to [get_clocks ddrphy_sysclk] -setup -hold
Executing : set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_1] -to [get_clocks ddrphy_sysclk] -setup -hold successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks ref_clk]
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks ref_clk] successfully.
Executing : get_clocks rst_clk
Executing : get_clocks rst_clk successfully.
Executing : set_clock_groups -name rst_clk -asynchronous -group [get_clocks rst_clk]
Executing : set_clock_groups -name rst_clk -asynchronous -group [get_clocks rst_clk] successfully.
Executing : get_clocks phy_dq_clk_0
Executing : get_clocks phy_dq_clk_0 successfully.
Executing : set_clock_groups -name phy_dq_clk_0 -asynchronous -group [get_clocks phy_dq_clk_0]
Executing : set_clock_groups -name phy_dq_clk_0 -asynchronous -group [get_clocks phy_dq_clk_0] successfully.
Executing : get_clocks phy_dq_clk_1
Executing : get_clocks phy_dq_clk_1 successfully.
Executing : set_clock_groups -name phy_dq_clk_1 -asynchronous -group [get_clocks phy_dq_clk_1]
Executing : set_clock_groups -name phy_dq_clk_1 -asynchronous -group [get_clocks phy_dq_clk_1] successfully.
C: ConstraintEditor-2002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 480)] | Port rst_board has been placed at location M15, whose type is share pin.
W: ConstraintEditor-4019: Port 'uart_rxd' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_txd' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
W: Public-4008: Instance 'u_manu_clear_sync/sig_async_r1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_manu_clear_sync/sig_async_r2[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on u_adc_ctrl/ADC_inst/N2 (bmsWIDEMUX).
I: Constant propagation done on u_adc_ctrl/ADC_inst/N12 (bmsWIDEINV).
I: Constant propagation done on I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/N52 (bmsWIDEINV).
I: Constant propagation done on I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/N54 (bmsREDAND).
I: Constant propagation done on I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/N63 (bmsREDAND).
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Constant propagation done on I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/N80 (bmsWIDEMUX).
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Encoding type of FSM 'tx_cs_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'tx_cs_fsm[1:0]':
I: from  u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/tx_cs[1] u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/tx_cs[0]
I: to  u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/tx_cs_reg[3] u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/tx_cs_reg[2] u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/tx_cs_reg[1] u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/tx_cs_reg[0]
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'test_main_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'test_main_state_fsm[3:0]':
I: from  u_axi_bist_top/u_test_main_ctrl/test_main_state[3] u_axi_bist_top/u_test_main_ctrl/test_main_state[2] u_axi_bist_top/u_test_main_ctrl/test_main_state[1] u_axi_bist_top/u_test_main_ctrl/test_main_state[0]
I: to  u_axi_bist_top/u_test_main_ctrl/test_main_state_reg[4] u_axi_bist_top/u_test_main_ctrl/test_main_state_reg[3] u_axi_bist_top/u_test_main_ctrl/test_main_state_reg[2] u_axi_bist_top/u_test_main_ctrl/test_main_state_reg[1] u_axi_bist_top/u_test_main_ctrl/test_main_state_reg[0]
I: 0000 => 00001
I: 0001 => 00010
I: 0010 => 00100
I: 0011 => 01000
I: 0100 => 10000
I: Encoding type of FSM 'test_rd_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'test_rd_state_fsm[2:0]':
I: from  u_axi_bist_top/u_test_rd_ctrl/test_rd_state[2] u_axi_bist_top/u_test_rd_ctrl/test_rd_state[1] u_axi_bist_top/u_test_rd_ctrl/test_rd_state[0]
I: to  u_axi_bist_top/u_test_rd_ctrl/test_rd_state_reg[2] u_axi_bist_top/u_test_rd_ctrl/test_rd_state_reg[1] u_axi_bist_top/u_test_rd_ctrl/test_rd_state_reg[0]
I: 000 => 001
I: 001 => 010
I: 010 => 100
I: Encoding type of FSM 'test_wr_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'test_wr_state_fsm[2:0]':
I: from  u_axi_bist_top/u_test_wr_ctrl/test_wr_state[2] u_axi_bist_top/u_test_wr_ctrl/test_wr_state[1] u_axi_bist_top/u_test_wr_ctrl/test_wr_state[0]
I: to  u_axi_bist_top/u_test_wr_ctrl/test_wr_state_reg[2] u_axi_bist_top/u_test_wr_ctrl/test_wr_state_reg[1] u_axi_bist_top/u_test_wr_ctrl/test_wr_state_reg[0]
I: 000 => 001
I: 001 => 010
I: 010 => 100
I: Encoding type of FSM 'crt_st_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'crt_st_fsm[3:0]':
I: from  u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st[3] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st[2] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st[1] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st[0]
I: to  u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[13] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[12] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[11] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[10] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[9] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[8] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[7] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[6] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[5] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[4] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[3] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[2] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[1] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[0]
I: 0000 => 00000000000001
I: 0001 => 00000000000010
I: 0010 => 00000000000100
I: 0011 => 00000000001000
I: 0100 => 00000000010000
I: 0101 => 00000000100000
I: 0110 => 00000001000000
I: 0111 => 00000010000000
I: 1000 => 00000100000000
I: 1001 => 00001000000000
I: 1010 => 00010000000000
I: 1011 => 00100000000000
I: 1100 => 01000000000000
I: 1101 => 10000000000000
I: Encoding type of FSM 'init_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'init_state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[0]
I: 0000 => 0000000001
I: 0001 => 0000000010
I: 0010 => 0000000100
I: 0011 => 0000001000
I: 0100 => 0000010000
I: 0101 => 0000100000
I: 0110 => 0001000000
I: 0111 => 0010000000
I: 1000 => 0100000000
I: 1001 => 1000000000
I: Encoding type of FSM 'error_status_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'error_status_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[0]
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'main_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'main_state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[0]
I: 0000 => 00000001
I: 0001 => 00000010
I: 0010 => 00000100
I: 0011 => 00001000
I: 0100 => 00010000
I: 0101 => 00100000
I: 0110 => 01000000
I: 0111 => 10000000
I: Encoding type of FSM 'genblk1.rdcal_state_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'genblk1.rdcal_state_fsm[4:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[19] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[18] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[17] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[16] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[15] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[14] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[13] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[12] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[11] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[0]
I: 00000 => 00000000000000000001
I: 00001 => 00000000000000000010
I: 00010 => 00000000000000000100
I: 00011 => 00000000000000001000
I: 00100 => 00000000000000010000
I: 00101 => 00000000000000100000
I: 00110 => 00000000000001000000
I: 00111 => 00000000000010000000
I: 01000 => 00000000000100000000
I: 01001 => 00000000001000000000
I: 01010 => 00000000010000000000
I: 01011 => 00000000100000000000
I: 01100 => 00000001000000000000
I: 01101 => 00000010000000000000
I: 01110 => 00000100000000000000
I: 01111 => 00001000000000000000
I: 10000 => 00010000000000000000
I: 10001 => 00100000000000000000
I: 10010 => 01000000000000000000
I: 10011 => 10000000000000000000
I: Encoding type of FSM 'upcal_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'upcal_state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state_reg[0]
I: 0000 => 001
I: 0001 => 010
I: 0010 => 100
I: Encoding type of FSM 'wrcal_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'wrcal_state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[0]
I: 0000 => 00000001
I: 0001 => 00000010
I: 0010 => 00000100
I: 0011 => 00001000
I: 0100 => 00010000
I: 0101 => 00100000
I: 1001 => 01000000
I: 1010 => 10000000
I: Encoding type of FSM 'wrlvl_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'wrlvl_state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[0]
I: 0000 => 000000001
I: 0001 => 000000010
I: 0010 => 000000100
I: 0011 => 000001000
I: 0100 => 000010000
I: 0101 => 000100000
I: 0110 => 001000000
I: 0111 => 010000000
I: 1000 => 100000000
I: Encoding type of FSM 'eyecal_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'eyecal_state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[0]
I: 0000 => 0000000001
I: 0001 => 0000000010
I: 0010 => 0000000100
I: 0011 => 0000001000
I: 0100 => 0000010000
I: 0101 => 0000100000
I: 0110 => 0001000000
I: 0111 => 0010000000
I: 1000 => 0100000000
I: 1001 => 1000000000
I: Encoding type of FSM 'cpd_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'cpd_state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]
I: 0000 => 0000000001
I: 0001 => 0000000010
I: 0010 => 0000000100
I: 0011 => 0000001000
I: 0100 => 0000010000
I: 0101 => 0000100000
I: 0110 => 0001000000
I: 0111 => 0010000000
I: 1000 => 0100000000
I: 1001 => 1000000000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[0]
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[13] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[12] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[11] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[0]
I: 0000 => 00000000000001
I: 0001 => 00000000000010
I: 0010 => 00000000000100
I: 0011 => 00000000001000
I: 0100 => 00000000010000
I: 0101 => 00000000100000
I: 0110 => 00000001000000
I: 0111 => 00000010000000
I: 1000 => 00000100000000
I: 1001 => 00001000000000
I: 1010 => 00010000000000
I: 1011 => 00100000000000
I: 1100 => 01000000000000
I: 1101 => 10000000000000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[0]
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[0]
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'rdchk_state1_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'rdchk_state1_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[0]
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'rdchk_state0_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'rdchk_state0_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[0]
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[11] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[0]
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[0]
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[13] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[12] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[11] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[0]
I: 0000 => 00000000000001
I: 0001 => 00000000000010
I: 0010 => 00000000000100
I: 0011 => 00000000001000
I: 0100 => 00000000010000
I: 0101 => 00000000100000
I: 0110 => 00000001000000
I: 0111 => 00000010000000
I: 1000 => 00000100000000
I: 1001 => 00001000000000
I: 1010 => 00010000000000
I: 1011 => 00100000000000
I: 1100 => 01000000000000
I: 1101 => 10000000000000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[0]
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[0]
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'rdchk_state1_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'rdchk_state1_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[0]
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'rdchk_state0_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'rdchk_state0_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[0]
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[11] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[0]
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'cpd_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'cpd_state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state[2] I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state[1] I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[4] I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[3] I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[2] I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[1] I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[0]
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'cstate_fsm[5:0]' is: onehot.
I: Encoding table of FSM 'cstate_fsm[5:0]':
I: from  I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate[5] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate[4] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate[0]
I: to  I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg[5] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg[4] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg[0]
I: 000001 => 000001
I: 000010 => 000010
I: 000100 => 000100
I: 001000 => 001000
I: 010000 => 010000
I: 100000 => 100000
I: Encoding type of FSM 'mode_state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'mode_state_fsm[1:0]':
I: from  I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_state[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_state[0]
I: to  I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_state_reg[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_state_reg[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_state_reg[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_state_reg[0]
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'dcp2dfi_odt_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'dcp2dfi_odt_fsm[1:0]':
I: from  I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt[0]
I: to  I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[0]
I: 00 => 01
I: 11 => 10
I: Encoding type of FSM 'dcp2dfi_odt_fsm[3:2]' is: onehot.
I: Encoding table of FSM 'dcp2dfi_odt_fsm[3:2]':
I: from  I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt[2]
I: to  I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[0]
I: 00 => 01
I: 11 => 10
I: Encoding type of FSM 'state_fsm[9:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[9:0]':
I: from  I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[9] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[8] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[7] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[6] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[5] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[4] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[0]
I: to  I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[9] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[8] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[7] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[6] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[5] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[4] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[0]
I: 0000000001 => 0000000001
I: 0000000010 => 0000000010
I: 0000000100 => 0000000100
I: 0000001000 => 0000001000
I: 0000010000 => 0000010000
I: 0000100000 => 0000100000
I: 0001000000 => 0001000000
I: 0010000000 => 0010000000
I: 0100000000 => 0100000000
I: 1000000000 => 1000000000
I: Encoding type of FSM 'state_fsm[6:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[6:0]':
I: from  I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state[6] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state[5] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state[4] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state[0]
I: to  I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg[6] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg[5] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg[4] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg[0]
I: 0000001 => 0000001
I: 0000010 => 0000010
I: 0000100 => 0000100
I: 0001000 => 0001000
I: 0010000 => 0010000
I: 0100000 => 0100000
I: 1000000 => 1000000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[0]
I: to  I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[6] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[5] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[4] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[0]
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Constant propagation done on u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/N183 (bmsREDAND).
I: Constant propagation done on u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/N182_0 (bmsREDAND).
I: Constant propagation done on u_axi_bist_top/u_test_main_ctrl/test_main_state_fsm[3:0]_10 (bmsREDOR).
I: Constant propagation done on u_axi_bist_top/u_test_wr_ctrl/N627 (bmsREDOR).
W: Removed bmsWIDEDFFPATCE inst paddr[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst paddr[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst paddr[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst paddr[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst paddr[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst paddr[7:0] at 6 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst paddr[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst genblk2.init_ba[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rdcal_address[14:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rdcal_ba[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrcal_address[14:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrlvl_address[14:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrlvl_ba[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst eyecal_address[14:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst phy_ck[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst mr0[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst mr1[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mr2[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mr3[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dqs_gate_pulse_src_nxt_r[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dqs_gate_pulse_src_nxt_r[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst norm_addr_m[14:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst norm_cmd_m[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mux_dfi_cas_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mux_dfi_cs_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mux_dfi_ras_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mux_dfi_we_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst lp_we_n[1:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mrs_bank[2:0] at 2 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.761s wall, 0.266s user + 0.000s system = 0.266s CPU (34.9%)

Start mod-gen.
W: Public-4008: Instance 'I_prbs31_128bit/latch_y_all[128:1]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_prbs31_128bit/error' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/ck_dly_set_bin_tra[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rd_water_level[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wr_water_level[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'timing_prea_pass/r_cnt_almost_pass' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_lock' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/exp_data_out[127:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d2[127:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask_d1[127:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/read_finished_d0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/read_finished_d1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_cnt[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrh[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrm[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/wusro_id[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/wusro_last' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_wid[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_rlast[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d0[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d1[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d2[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d3[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d4[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d5[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/des_p_rdata_hold[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_src_p_rdata[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_src_p_rdy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_enable' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_state_reg' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/busy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/core_apb_rdata[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/ddr_init_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/ddr_init_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/sr_en_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/sr_en_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/sr_status' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mrs_en_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mrs_en_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/pd_en_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/pd_en_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/pd_status' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_last_l' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_last_m' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rvld' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wid[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/fifo_vld' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rd_data_ff1[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_rempty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_wfull' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.raddr_msb' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_ack' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_last' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/insert_er_d[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/insert_er_d[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/insert_er_d[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/axi_araddr[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/axi_araddr[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/axi_araddr[27:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/axi_araddr[27:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/axi_aruser_ap that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/u_force_samp_position_sync/sig_async_r1[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_sel that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_write that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/axi_awuser_ap that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/u_force_samp_position_sync/sig_async_r2[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_val[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_val[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh_gen[3] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_write that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mrs2dfi_bank[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cs_n_r[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ras_n_r[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cas_n_r[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_we_n_r[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[11:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[11:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[11:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[11:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[11:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_req[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_req[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/trig_en that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/des_dly[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/des_dly[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/ctrl_clear[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/ctrl_clear[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/ctrl_clear[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 5 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 8 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 11 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 12 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 2 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 4 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/lp_pd_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mrs_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/norm_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/lp_sr_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/pd_en that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/sr_en that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/sr_en_dly that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/pd_en_dly that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_ap that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_ap that is stuck at constant 0.
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162[9:0]_4 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N46
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/N21_0 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N21_0 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/N21_0 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/N21_0 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/N21_0 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/N21_0 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/N21_0 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_update_d1 that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_update_d1
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_comp_done that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_comp_done
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/eye_calibration_d that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/eye_calibration_d
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_position_dyn_adj_d1 that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_position_dyn_adj_d1
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_en_r[3:0] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_en_r[3:0]
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_cke that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_cke
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_cke
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_cke that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_cke
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r1 that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r1
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/samp_position_dyn_adj_d1 that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/samp_position_dyn_adj_d1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N21_1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/N21_1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/N21_1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/N21_1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/N21_1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/N21_1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/N21_1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_calibration_d that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_calibration_d
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r2 that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r2
I: Removed bmsREDOR inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N127 that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N127
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_cal_vld that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_cal_vld
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_cke_d[2] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_cke_d[1]
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_cke_d[3] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_cke_d[1]
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[63:0] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[63:0]
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_ba[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_we_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_addr[15:11] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mrs2dfi_address[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mrs2dfi_address[14:11] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_we_n_r[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_cas_n[1:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_cs_n[1:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cs_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_ras_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cas_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cs_n_r[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ras_n_r[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh_gen[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cas_n_r[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 1 that is stuck at constant 0.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_cke_d[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_cke_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh_gen[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh_gen[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh_gen_or_d1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh_gen_or_d2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh_gen_or_d3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dfi_refresh_d[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/des_p_rdy_hold' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_enable' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_sel' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/core_apb_ready' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/delay[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mrs_complete' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_phyupd_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/lp_status that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mrs_en that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/zqcs_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/dfi_phyupd_ack that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/update_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/update_req_r that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass/r_cnt_almost_pass that is stuck at constant 0.
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_cs_n[1:0] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_cas_n[1:0]
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_we_n[1:0] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_cas_n[1:0]
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_zqcs that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg at 6 that is stuck at constant 0.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass/cmd_act_d[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dfi_idle' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_cas_n[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_cke[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/r_cmd_trig' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_sample_done which is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_sample_done (type bmsWIDEDFFCPE)
I: Removed inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_comb_r[1:0] which is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_comb_r[1:0] (type bmsWIDEDFFCPE)
I: Removed inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/wptr which is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/ptr (type bmsWIDEDFFCPE)
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]
Executing : mod-gen successfully. Time elapsed: 1.621s wall, 0.297s user + 0.031s system = 0.328s CPU (20.2%)

Start logic-optimization.
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[0]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [0].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[1]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [1].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[2]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [2].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[3]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [3].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[4]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [4].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[5]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [5].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[6]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [6].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[7]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [7].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[8]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [8].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[9]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [9].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[10]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [10].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[11]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [11].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[12]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [12].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[13]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [13].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[14]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [14].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[15]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [15].
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[7:0] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[7:0]
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[27:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/axi_awaddr[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/axi_awaddr[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/axi_awaddr[27:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/init_addr[28:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/init_addr[28:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/init_addr[28:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cnt[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cnt[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cnt[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mr_addr[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mr_addr[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mr_addr[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_done that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/ref_tri_r that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_a[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_a[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_b[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_b[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_b[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_b[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_b[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_b[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mrs_status that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_addr[15:11] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_cmd[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_cmd[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_cmd[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_bank[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_bank[2:0] at 1 that is stuck at constant 0.
W: pmux inst 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/N255_5' has no active select, tie output to 0
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/prea_tri_r' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_a[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[27:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[27:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[12:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[12:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[12:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[27:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[42:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[42:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[42:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[27:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[14:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[14:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/update_cal_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[2:0] at 0 that is stuck at constant 0.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[2:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[2:0] at 0 that is stuck at constant 0.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[2:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : logic-optimization successfully. Time elapsed: 7.012s wall, 0.688s user + 0.156s system = 0.844s CPU (12.0%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_id[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_id[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_id[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/dbg_temp_rd_d[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/dbg_temp_rd_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/dbg_volt_rd_d[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/dbg_volt_rd_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/paddr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/paddr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/paddr[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/paddr[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/paddr[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/paddr[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/paddr[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[64]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[80]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[96]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[128]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_araddr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_araddr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_araddr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_araddr[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_aruser_id[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_aruser_id[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_aruser_id[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[64]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[80]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[96]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[97]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[98]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[99]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[100]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[101]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[102]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[103]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[112]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[113]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[114]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[115]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[116]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[117]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[118]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[119]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[64]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[80]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[96]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[97]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[98]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[99]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[100]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[101]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[102]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[103]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[112]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[113]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[114]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[115]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[116]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[117]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[118]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[119]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[64]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[80]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[96]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[97]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[98]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[99]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[100]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[101]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[102]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[103]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[112]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[113]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[114]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[115]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[116]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[117]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[118]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[119]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[64]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[80]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[96]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[97]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[98]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[99]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[100]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[101]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[102]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[103]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[112]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[113]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[114]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[115]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[116]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[117]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[118]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[119]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/axi_awaddr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/axi_awaddr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/axi_awaddr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/axi_awuser_id[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/axi_awuser_id[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/axi_awuser_id[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/init_addr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/init_addr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/init_addr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_ba[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_ba[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_ba[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[80]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[97]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[98]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[99]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[100]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[101]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[102]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[103]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[112]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[113]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[114]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[115]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[116]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[117]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[118]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[119]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_val[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_val[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[98]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[99]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[102]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[103]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[114]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[115]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[118]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[119]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_ba[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke_d[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr2[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr3[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr1[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_we_n_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_we_n_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_we_n_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cas_n_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cas_n_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cas_n_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cs_n_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cs_n_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cs_n_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_odt_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_odt_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_odt_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ras_n_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ras_n_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ras_n_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[64]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[80]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_m[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cs_n[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cs_n[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_odt[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_odt[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_ras_n[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_ras_n[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_we_n[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_we_n[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cas_n[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cas_n[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cke[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cke[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cke[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[12]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[8] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cke[0]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[0] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_cke
I: Removed GTP_DFF_PE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[26] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[16]
I: Removed GTP_DFF_PE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[27] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[16]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/calib_done_r
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata_en[3] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_enable_d
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/wr_enable_d that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata_en[3]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[3] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[2]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[26] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[16]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[27] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[16]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[41] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[31]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[31]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[46] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[6]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[50] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[6]
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[7] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[7] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/update_start that is stuck at constant 0.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state_reg[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[4] that is stuck at constant 0.
W: Removed GTP_DFF_P inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state_reg[0] that is stuck at constant 1.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state_reg[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/dqs_gate_comp_en that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_dir[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_dir[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_val[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_val[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_comp_done that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/update_done that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/ddrphy_update_done that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[4] that is stuck at constant 0.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_d2[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_d1[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_now[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_now[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_d1[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_d2[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_now[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_now[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_d1[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_d1[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_d2[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_d2[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.748s wall, 0.125s user + 0.000s system = 0.125s CPU (16.7%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 5.477s wall, 0.797s user + 0.031s system = 0.828s CPU (15.1%)

Start tech-optimization.
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[2] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[2]
Executing : tech-optimization successfully. Time elapsed: 1.104s wall, 0.219s user + 0.000s system = 0.219s CPU (19.8%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 1.050s wall, 0.109s user + 0.000s system = 0.109s CPU (10.4%)

W: Unable to honor max fanout constraint for gtp_inv driven net N145
W: Unable to honor max fanout constraint for gtp_inv driven net N145
W: Unable to honor max fanout constraint for gtp_inv driven net N10
W: Unable to honor max fanout constraint for gtp_inv driven net N10
W: Unable to honor max fanout constraint for gtp_inv driven net N32
W: Unable to honor max fanout constraint for gtp_inv driven net N32
W: Unable to honor max fanout constraint for gtp_inv driven net N26_1
W: Unable to honor max fanout constraint for gtp_inv driven net N26_1
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1
W: syn_maxfan of lutcarry N185.eq_7 is more than 10000 on net row_addr_diff, but wasn't replicated.
W: syn_maxfan of lutcarry N185.eq_7 is more than 10000 on net row_addr_diff, but wasn't replicated.
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1

Cell Usage:
GTP_ADC_E2                    1 use
GTP_CLKBUFG                   3 uses
GTP_CLKBUFM                   1 use
GTP_CLKBUFR                   2 uses
GTP_CLKPD                     1 use
GTP_DDC_E2                    5 uses
GTP_DFF                       3 uses
GTP_DFF_C                  2233 uses
GTP_DFF_CE                 2878 uses
GTP_DFF_P                   103 uses
GTP_DFF_PE                  125 uses
GTP_DLL_E2                    2 uses
GTP_GPLL                      2 uses
GTP_GRS                       1 use
GTP_INV                      20 uses
GTP_IOCLKDIV_E3               2 uses
GTP_IODELAY_E2               41 uses
GTP_ISERDES_E2               16 uses
GTP_LUT1                     19 uses
GTP_LUT2                     63 uses
GTP_LUT3                     64 uses
GTP_LUT4                    311 uses
GTP_LUT5                    680 uses
GTP_LUT6                   1813 uses
GTP_LUT6CARRY               708 uses
GTP_LUT6D                  1126 uses
GTP_MUX2LUT7                139 uses
GTP_MUX2LUT8                  2 uses
GTP_OSERDES_E2               55 uses
GTP_PPLL                      2 uses
GTP_RAM32X1DP                 2 uses
GTP_RAM32X2DP                37 uses

I/O ports: 52
GTP_INBUF                   3 uses
GTP_IOBUF                  16 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                  4 uses
GTP_OUTBUFT                26 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 4823 of 35800 (13.47%)
	LUTs as dram: 39 of 9500 (0.41%)
	LUTs as logic: 4784
Total Registers: 5342 of 71600 (7.46%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 55 of 250 (22.00%)


Overview of Control Sets:

Number of unique control sets : 209

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 33       | 1                 32
  [4, 6)      | 27       | 0                 27
  [6, 8)      | 11       | 0                 11
  [8, 10)     | 43       | 0                 43
  [10, 12)    | 9        | 0                 9
  [12, 14)    | 7        | 0                 7
  [14, 16)    | 23       | 0                 23
  [16, Inf)   | 55       | 0                 55
--------------------------------------------------------------
  The maximum fanout: 1030
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 3
  NO              NO                YES                2336
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                3003
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'test_ddr' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to test_ddr_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4086: Port 'mem_dq[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dqs[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dqs[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'err_flag_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'heart_beat_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cas_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cke' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cs_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_odt' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ras_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_we_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_txd' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_board' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rxd' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:27s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Wed Jan  8 10:13:25 2025
Action synthesize: Peak memory pool usage is 575 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:37s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:5s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:5s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Jan  8 10:13:48 2025
Compiling architecture definition.
Analyzing project file 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr3.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148672

W: ConstraintEditor-4019: Port 'uart_rxd' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_txd' unspecified I/O constraint.
Flattening design 'test_ddr'
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[2]' of 'GTP_DFF_P' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: Const net (pin VAUX[0] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[1] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[2] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[3] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[4] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[5] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[6] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[7] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[8] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[9] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[10] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[11] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[12] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[13] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[14] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[15] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[16] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[17] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[18] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[19] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[20] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[21] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[22] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[23] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[24] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[25] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[26] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[27] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[28] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[29] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[30] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[31] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N152_2_1/gateop, insts:24.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_main_ctrl/N74_1_1/gateop, insts:17.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_rd_ctrl/N84_1_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_rd_ctrl/N110_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_rd_ctrl/N114.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_rd_ctrl/N1101_1/gateop, insts:16.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_wr_ctrl/N21_1_1/gateop, insts:20.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_wr_ctrl/N118_1_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_wr_ctrl/N127_1_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_wr_ctrl/N151_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_wr_ctrl/N159.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_wr_ctrl/N735_1/gateop, insts:16.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/N80.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/N166_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/N189_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/N200_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N64_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/u_ddrphy_gpll_phase/N12_4_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/N81_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/N69_2_0/gateop, insts:26.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_0/gateop, insts:7.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/N185.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/column_addr_end_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_0/gateop, insts:7.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_ips2l_uart_ctrl/u_uart_top/u_ips2l_clk_gen/N11_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N4_1_1/gateop, insts:19.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N24_1_1/gateop, insts:19.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N116_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N30_1_1/gateop, insts:17.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N196_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N253_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N255.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_0/gateop, insts:10.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_0/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N132.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N237_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N2_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N4.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N6_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N8.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N277_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N392_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_0/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_0/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N196_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N253_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N255.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_0/gateop, insts:10.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_0/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N132.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N237_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N2_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N4.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N6_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N8.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N277_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N392_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_0/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_0/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7_0/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7_0/gateop, insts:8.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_iodelay_dq/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_iodelay_dq/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_odelay_ba/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_odelay_ba/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_outbuft_ba/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_odelay_ba/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_odelay_ba/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_outbuft_ba/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_odelay_ba/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_odelay_ba/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_outbuft_ba/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_casn/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_casn/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_cke/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_cke/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_csn/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_csn/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_odt/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_odt/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_rasn/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_rasn/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_wen/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_wen/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_oserdes_dqs/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_2" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_oserdes_dm/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_outbuft_dm/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_oserdes_ck/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_oserdes_ba/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_outbuft_ba/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_oserdes_ba/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_outbuft_ba/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_oserdes_ba/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_outbuft_ba/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_oserdes_casn/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_oserdes_cke/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_oserdes_csn/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_oserdes_odt/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_oserdes_rasn/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_oserdes_wen/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_oserdes_dqs/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_2" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_oserdes_dm/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_outbuft_dm/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1" success.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 5327     | 71600         | 8                  
| LUT                   | 4821     | 35800         | 14                 
| Distributed RAM       | 39       | 9500          | 1                  
| DRM                   | 0        | 85            | 0                  
| IO                    | 55       | 250           | 22                 
| RCKB                  | 2        | 20            | 10                 
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 3        | 32            | 10                 
| CCS                   | 1        | 1             | 100                
| ADC                   | 1        | 1             | 100                
| DDR_PHY               | 5        | 20            | 25                 
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 2        | 5             | 40                 
| PPLL                  | 2        | 5             | 40                 
| DDRPHY_CPD            | 1        | 10            | 10                 
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 1        | 10            | 10                 
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 2        | 5             | 40                 
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 10       | 40            | 25                 
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.30 sec.

Design 'test_ddr' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:10s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Wed Jan  8 10:13:57 2025
Action dev_map: Peak memory pool usage is 410 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:47s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:8s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:8s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Jan  8 10:13:57 2025
Compiling architecture definition.
Analyzing project file 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr3.pds'.
W: Public-4024: Option "-fix_hold_violation" has been locked. The setting is ignored.
W: Public-4024: Option "-optimize_multi_corner_timing" has been locked. The setting is ignored.
W: Public-4024: Option "-fix_hold_violation" has been locked. The setting is ignored.
W: Public-4024: Option "-optimize_multi_corner_timing" has been locked. The setting is ignored.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {mem_dq[0]} LOC=P6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[0]} LOC=P6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[1]} LOC=M5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[1]} LOC=M5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[2]} LOC=M6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[2]} LOC=M6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[3]} LOC=N2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[3]} LOC=N2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[4]} LOC=P2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[4]} LOC=P2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[5]} LOC=P1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[5]} LOC=P1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[6]} LOC=R1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[6]} LOC=R1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[7]} LOC=N4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[7]} LOC=N4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[8]} LOC=J6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[8]} LOC=J6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[9]} LOC=K6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[9]} LOC=K6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[10]} LOC=M2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[10]} LOC=M2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[11]} LOC=M3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[11]} LOC=M3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[12]} LOC=K3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[12]} LOC=K3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[14]} LOC=J4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[14]} LOC=J4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[15]} LOC=K4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[15]} LOC=K4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dqs[0]} LOC=P5 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON DDR_RES=60 CP_DYN_TERM=ON UNUSED=TRUE
Executing : def_port {mem_dqs[0]} LOC=P5 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON DDR_RES=60 CP_DYN_TERM=ON UNUSED=TRUE successfully
Executing : def_port {mem_dqs[1]} LOC=M1 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON DDR_RES=60 CP_DYN_TERM=ON UNUSED=TRUE
Executing : def_port {mem_dqs[1]} LOC=M1 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON DDR_RES=60 CP_DYN_TERM=ON UNUSED=TRUE successfully
Executing : def_port {mem_dqs_n[0]} LOC=P4 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON DDR_RES=60 CP_DYN_TERM=ON UNUSED=TRUE
Executing : def_port {mem_dqs_n[0]} LOC=P4 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON DDR_RES=60 CP_DYN_TERM=ON UNUSED=TRUE successfully
Executing : def_port {mem_dqs_n[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON DDR_RES=60 CP_DYN_TERM=ON UNUSED=TRUE
Executing : def_port {mem_dqs_n[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON DDR_RES=60 CP_DYN_TERM=ON UNUSED=TRUE successfully
Executing : def_port {err_flag_led} LOC=J16 VCCIO=1.8 IOSTANDARD=LVCMOS18 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {err_flag_led} LOC=J16 VCCIO=1.8 IOSTANDARD=LVCMOS18 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {heart_beat_led} LOC=M17 VCCIO=1.8 IOSTANDARD=LVCMOS18 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {heart_beat_led} LOC=M17 VCCIO=1.8 IOSTANDARD=LVCMOS18 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_a[0]} LOC=T1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[0]} LOC=T1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[1]} LOC=U1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[1]} LOC=U1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[2]} LOC=U2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[2]} LOC=U2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[3]} LOC=V2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[3]} LOC=V2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[4]} LOC=R3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[4]} LOC=R3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[5]} LOC=R2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[5]} LOC=R2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[6]} LOC=W2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[6]} LOC=W2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[7]} LOC=Y2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[7]} LOC=Y2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[8]} LOC=W1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[8]} LOC=W1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[9]} LOC=Y1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[9]} LOC=Y1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[10]} LOC=U3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[10]} LOC=U3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[11]} LOC=AA1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[11]} LOC=AA1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[12]} LOC=AB1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[12]} LOC=AB1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[13]} LOC=AB3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[13]} LOC=AB3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[14]} LOC=AB2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[14]} LOC=AB2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[0]} LOC=AA3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[0]} LOC=AA3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[1]} LOC=AA5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[1]} LOC=AA5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[2]} LOC=AB5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[2]} LOC=AB5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_cas_n} LOC=U6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_cas_n} LOC=U6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ck} LOC=Y4 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ck} LOC=Y4 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ck_n} LOC=AA4 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ck_n} LOC=AA4 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_cke} LOC=W4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_cke} LOC=W4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_cs_n} LOC=V5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_cs_n} LOC=V5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_dm[0]} LOC=N5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_dm[0]} LOC=N5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_dm[1]} LOC=L5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_dm[1]} LOC=L5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_odt} LOC=R6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_odt} LOC=R6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ras_n} LOC=W5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ras_n} LOC=W5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_rst_n} LOC=T3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_rst_n} LOC=T3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_we_n} LOC=W6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_we_n} LOC=W6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {free_clk} LOC=V4 VCCIO=1.5 IOSTANDARD=LVCMOS15 UNUSED=TRUE
Executing : def_port {free_clk} LOC=V4 VCCIO=1.5 IOSTANDARD=LVCMOS15 UNUSED=TRUE successfully
Executing : def_port {rst_board} LOC=M15 VCCIO=1.8 IOSTANDARD=LVCMOS18 UNUSED=TRUE
C: ConstraintEditor-2002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/device_map/test_ddr.pcf(line number: 55)] | Port rst_board has been placed at location M15, whose type is share pin.
Executing : def_port {rst_board} LOC=M15 VCCIO=1.8 IOSTANDARD=LVCMOS18 UNUSED=TRUE successfully
Executing : def_inst_site {I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[0]/opit_0_inv} CLMA_285_54 FF3
Executing : def_inst_site {I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[0]/opit_0_inv} CLMA_285_54 FF3 successfully
Executing : def_inst_site {I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv} CLMA_285_360 FF3
Executing : def_inst_site {I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv} CLMA_285_360 FF3 successfully
Executing : def_inst_site {I_ips_ddr_top/u_ddrphy_top/u_ddrphy_cpd/cpd_inst} DDRPHY_CPD_297_4
Executing : def_inst_site {I_ips_ddr_top/u_ddrphy_top/u_ddrphy_cpd/cpd_inst} DDRPHY_CPD_297_4 successfully
W: ConstraintEditor-4019: Port 'uart_rxd' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_txd' unspecified I/O constraint.
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Mapping instance u_adc_ctrl/ADC_inst/XADC/gopadc to ADC_75_306.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst to GPLL_295_157.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst to DDRPHY_IOCLK_DIV_296_4.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst to PPLL_295_1.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst to DDR_PHY_297_159.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/ddc_inst to DDR_PHY_297_157.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/ddc_inst to DDR_PHY_297_3.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst to DDRPHY_IOCLK_DIV_296_310.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst to PPLL_295_307.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY to DDR_PHY_297_307.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY to DDR_PHY_297_309.
Phase 1.1 1st GP placement started.
Design Utilization : 14%.
First map gop timing takes 0.16 sec
Worst slack after clock region global placement is -599
Wirelength after clock region global placement is 111507 and checksum is 5197FCF0CDC43CF7.
1st GP placement takes 0.70 sec.

Phase 1.2 Clock placement started.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk to RCKB_291_150.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk to RCKB_291_456.
Mapping instance I_ips_ddr_top/u_ddrphy_top/u_clkbufm/clkbufm_inst to MRCKB_289_150.
Mapping instance I_ips_ddr_top/u_ddrphy_top/u_sysclk_bufg/gopclkbufg to USCM_167_270.
Mapping instance free_clk_ibufg/gopclkbufg to USCM_167_273.
Mapping instance I_ips_ddr_top/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst to GPLL_7_157.
Mapping instance I_ips_ddr_top/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg to USCM_167_276.
Clock placement takes 0.05 sec.

Wirelength after Pre Global Placement is 111507 and checksum is 5197FCF0CDC43CF7.
Pre global placement takes 0.77 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1 on IOLHR_292_318.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1 on IOLHR_292_324.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1 on IOLHR_292_330.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1 on IOLHR_292_336.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1 on IOLHR_292_342.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1 on IOLHR_292_360.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1 on IOLHR_292_366.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1 on IOLHR_292_378.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_2 on IOLHR_292_354.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_outbuft_dm/opit_1 on IOLHR_292_312.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1 on IOLHR_292_396.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1 on IOLHR_292_402.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1 on IOLHR_292_408.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1 on IOLHR_292_414.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1 on IOLHR_292_432.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1 on IOLHR_292_438.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1 on IOLHR_292_444.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1 on IOLHR_292_450.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_2 on IOLHR_292_426.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_outbuft_dm/opit_1 on IOLHR_292_390.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_outbuft_addr0/opit_1 on IOLHR_292_294.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_outbuft_addr0/opit_1 on IOLHR_292_288.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_outbuft_addr0/opit_1 on IOLHR_292_282.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_outbuft_addr0/opit_1 on IOLHR_292_276.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_outbuft_addr0/opit_1 on IOLHR_292_270.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_outbuft_addr0/opit_1 on IOLHR_292_264.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_outbuft_addr0/opit_1 on IOLHR_292_258.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_outbuft_addr0/opit_1 on IOLHR_292_252.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_outbuft_addr0/opit_1 on IOLHR_292_246.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_outbuft_addr0/opit_1 on IOLHR_292_240.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_outbuft_addr0/opit_1 on IOLHR_292_234.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_outbuft_addr0/opit_1 on IOLHR_292_222.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_outbuft_addr0/opit_1 on IOLHR_292_216.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_outbuft_addr0/opit_1 on IOLHR_292_210.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_outbuft_addr0/opit_1 on IOLHR_292_204.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_outbuft_ba/opit_1 on IOLHR_292_192.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_outbuft_ba/opit_1 on IOLHR_292_186.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_outbuft_ba/opit_1 on IOLHR_292_180.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1 on IOLHR_292_108.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1 on IOLHR_292_156.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1 on IOLHR_292_102.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1 on IOLHR_292_96.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1 on IOLHR_292_114.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1 on IOLHR_292_120.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3 on IOLHR_292_174.
Placed fixed group with base inst err_flag_led_obuf/opit_1 on IOLHR_16_606.
Placed fixed group with base inst free_clk_ibuf/opit_1 on IOLHR_292_162.
Placed fixed group with base inst heart_beat_led_obuf/opit_1 on IOLHR_16_306.
Placed fixed group with base inst mem_rst_n_obuf/opit_1 on IOLHR_292_300.
Placed fixed group with base inst rst_board_ibuf/opit_1 on IOLHR_16_318.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[0]/opit_0_inv on CLMA_285_54.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv on CLMA_285_360.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst on GPLL_295_157.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst on DDR_PHY_297_159.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/ddc_inst on DDR_PHY_297_157.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/ddc_inst on DDR_PHY_297_3.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst on PPLL_295_1.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk on RCKB_291_150.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst on DDRPHY_IOCLK_DIV_296_4.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst on PPLL_295_307.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk on RCKB_291_456.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst on DDRPHY_IOCLK_DIV_296_310.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY on DDR_PHY_297_307.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY on DDR_PHY_297_309.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst on GPLL_7_157.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/u_clkbufm/clkbufm_inst on MRCKB_289_150.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/u_ddrphy_cpd/cpd_inst on DDRPHY_CPD_297_4.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg on USCM_167_276.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/u_sysclk_bufg/gopclkbufg on USCM_167_270.
Placed fixed instance free_clk_ibufg/gopclkbufg on USCM_167_273.
Placed fixed instance u_adc_ctrl/ADC_inst/XADC/gopadc on ADC_75_306.
Placed fixed instance BKCL_auto_0 on BKCL_1_340.
Placed fixed instance BKCL_auto_1 on BKCL_301_340.
Placed fixed instance BKCL_auto_2 on BKCL_301_34.
Fixed placement takes 0.08 sec.

Phase 2.2 Process placement started.
I: The IO driver of I_ips_ddr_top/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst(CLKIN1) is not constraint at pllpad, its clock path will pass through SRB.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -6169.
	19 iterations finished.
	Final slack 433.
Super clustering done.
Design Utilization : 14%.
Worst slack after global placement is 2957
2nd GP placement takes 0.42 sec.

Wirelength after global placement is 52006 and checksum is A057E52768B3694F.
Global placement takes 0.50 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 2561 LUT6 in collection, pack success:68
Packing LUT6D takes 0.11 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 52357 and checksum is 7355A6C07A5275C.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -6247.
	17 iterations finished.
	Final slack 402.
Super clustering done.
Design Utilization : 14%.
Worst slack after post global placement is 2503
3rd GP placement takes 0.33 sec.

Wirelength after post global placement is 48037 and checksum is ADE2229DBE8C43A0.
Packing LUT6D started.
I: LUT6D pack result: There are 2425 LUT6 in collection, pack success:2
Packing LUT6D takes 0.11 sec.
Post global placement takes 0.55 sec.

Phase 4 Legalization started.
The average distance in LP is 0.677565.
Wirelength after legalization is 57899 and checksum is 55364CDFC2945EA7.
Legalization takes 0.17 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 2394.
Replication placement takes 0.08 sec.

Wirelength after replication placement is 57899 and checksum is 55364CDFC2945EA7.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 2394, TNS before detailed placement is 0. 
Worst slack after detailed placement is 2394, TNS after detailed placement is 0. 
Swapping placement takes 0.03 sec.

Wirelength after detailed placement is 57899 and checksum is 55364CDFC2945EA7.
Timing-driven detailed placement takes 0.11 sec.

Worst slack is 2394, TNS after placement is 0.
Placement done.
Total placement takes 2.81 sec.
Finished placement.
Executing : def_route -prior_net {I_ips_ddr_top/u_ddrphy_top/ddrphy_ioclk_gate [0]}
Executing : def_route -prior_net {I_ips_ddr_top/u_ddrphy_top/ddrphy_ioclk_gate [0]} successfully.
Executing : def_route -prior_net {I_ips_ddr_top/u_ddrphy_top/ddrphy_ioclk_gate [1]}
Executing : def_route -prior_net {I_ips_ddr_top/u_ddrphy_top/ddrphy_ioclk_gate [1]} successfully.

Routing started.
Enter timing driven router mode.
Route thread size: 3
Building routing graph takes 1.04 sec.
Setup STE netlist take 206 msec.
Dispose control chain take 182 msec.
Collect const net info take 66 msec.
Total nets for routing: 8270.
Total loads for routing: 37730.
Direct connect net size: 1128
Build all design net take 287 msec.
Worst slack is 2394, TNS before route is 0.
Processing design graph takes 0.76 sec.
Delay table total memory: 0.46088982 MB
Route graph total memory: 81.62889671 MB
Route design total memory: 9.80878448 MB
Unrouted nets 0 at the end of iteration 0, which take 0.00 sec.
Global Routing step 1 take 0.01 sec.
Global Routing step 2 take 0.00 sec.
Global Routing step 3 take 0.00 sec.
Global routing takes 0.01 sec.
Total 8268 subnets.
Unrouted clock nets at iteration 0 (0.049 sec): 0
Total route nets size: 8222
Pre route takes 2.127 sec
Unrouted general nets at iteration 2 (MT total route time: 1.383 sec): 7231(overused: 47498)
Unrouted general nets at iteration 3 (MT total route time: 1.215 sec): 6476(overused: 37634)
Unrouted general nets at iteration 4 (MT total route time: 0.984 sec): 5407(overused: 24744)
Unrouted general nets at iteration 5 (MT total route time: 0.763 sec): 4669(overused: 17303)
Unrouted general nets at iteration 6 (MT total route time: 0.637 sec): 4031(overused: 13152)
Unrouted general nets at iteration 7 (MT total route time: 0.474 sec): 3180(overused: 10590)
Unrouted general nets at iteration 8 (MT total route time: 0.436 sec): 2528(overused: 7866)
Unrouted general nets at iteration 9 (MT total route time: 0.380 sec): 1968(overused: 5842)
Unrouted general nets at iteration 10 (MT total route time: 0.314 sec): 1612(overused: 4510)
Unrouted general nets at iteration 11 (MT total route time: 0.299 sec): 1350(overused: 3706)
Unrouted general nets at iteration 12 (MT total route time: 0.262 sec): 1155(overused: 2888)
Unrouted general nets at iteration 13 (MT total route time: 0.221 sec): 986(overused: 2511)
Unrouted general nets at iteration 14 (MT total route time: 0.189 sec): 878(overused: 2250)
Unrouted general nets at iteration 15 (MT total route time: 0.166 sec): 848(overused: 2023)
Unrouted general nets at iteration 16 (MT total route time: 0.160 sec): 796(overused: 2035)
Unrouted general nets at iteration 17 (MT total route time: 0.158 sec): 692(overused: 1593)
Unrouted general nets at iteration 18 (MT total route time: 0.131 sec): 624(overused: 1390)
Unrouted general nets at iteration 19 (MT total route time: 0.151 sec): 588(overused: 1389)
Unrouted general nets at iteration 20 (MT total route time: 0.128 sec): 531(overused: 1196)
Unrouted general nets at iteration 21 (MT total route time: 0.105 sec): 426(overused: 885)
Unrouted general nets at iteration 22 (MT total route time: 0.081 sec): 383(overused: 764)
Unrouted general nets at iteration 23 (MT total route time: 0.097 sec): 412(overused: 847)
Unrouted general nets at iteration 24 (MT total route time: 0.077 sec): 348(overused: 674)
Unrouted general nets at iteration 25 (MT total route time: 0.079 sec): 319(overused: 628)
Unrouted general nets at iteration 26 (MT total route time: 0.069 sec): 307(overused: 570)
Unrouted general nets at iteration 27 (MT total route time: 0.064 sec): 308(overused: 598)
Unrouted general nets at iteration 28 (MT total route time: 0.063 sec): 246(overused: 438)
Unrouted general nets at iteration 29 (MT total route time: 0.052 sec): 222(overused: 414)
Unrouted general nets at iteration 30 (MT total route time: 0.054 sec): 214(overused: 398)
Unrouted general nets at iteration 31 (MT total route time: 0.050 sec): 188(overused: 370)
Unrouted general nets at iteration 32 (MT total route time: 0.045 sec): 182(overused: 332)
Unrouted general nets at iteration 33 (MT total route time: 0.044 sec): 149(overused: 281)
Unrouted general nets at iteration 34 (MT total route time: 0.038 sec): 176(overused: 352)
Unrouted general nets at iteration 35 (MT total route time: 0.052 sec): 185(overused: 338)
Unrouted general nets at iteration 36 (MT total route time: 0.046 sec): 164(overused: 329)
Unrouted general nets at iteration 37 (MT total route time: 0.044 sec): 161(overused: 265)
Unrouted general nets at iteration 38 (MT total route time: 0.037 sec): 125(overused: 203)
Unrouted general nets at iteration 39 (MT total route time: 0.031 sec): 113(overused: 198)
Unrouted general nets at iteration 40 (MT total route time: 0.029 sec): 70(overused: 120)
Unrouted general nets at iteration 41 (MT total route time: 0.021 sec): 57(overused: 94)
Unrouted general nets at iteration 42 (MT total route time: 0.024 sec): 46(overused: 74)
Unrouted general nets at iteration 43 (MT total route time: 0.019 sec): 42(overused: 56)
Unrouted general nets at iteration 44 (MT total route time: 0.017 sec): 25(overused: 45)
Unrouted general nets at iteration 45 (MT total route time: 0.014 sec): 22(overused: 36)
Unrouted general nets at iteration 46 (MT total route time: 0.013 sec): 17(overused: 30)
Unrouted general nets at iteration 47 (MT total route time: 0.015 sec): 12(overused: 14)
Unrouted general nets at iteration 48 (MT total route time: 0.012 sec): 11(overused: 24)
Unrouted general nets at iteration 49 (MT total route time: 0.012 sec): 7(overused: 20)
Unrouted general nets at iteration 50 (MT total route time: 0.009 sec): 2(overused: 4)
Unrouted general nets at iteration 51 (MT total route time: 0.010 sec): 3(overused: 6)
Unrouted general nets at iteration 52 (MT total route time: 0.011 sec): 2(overused: 2)
Unrouted general nets at iteration 53 (MT total route time: 0.011 sec): 2(overused: 2)
Unrouted general nets at iteration 54 (MT total route time: 0.010 sec): 0(overused: 0)
----General net take 0.009 sec(route net take 0.003 sec, inc cost take 0.006 sec, iter times: 1)
----const net route take 0.023 sec
Unrouted nets at iteration 55 (0.034 sec): 0
Detailed routing takes 16.44 sec.
Fix violation Finished.
No hold violation.
Hold Violation Fix in router takes 5.53 sec.
Sort Original Nets take 0.005 sec
Build solution node for device pins which were mapped to more than one design pin take 0.014 sec
Total net: 8270, route succeed net: 8270
Generate routing result take 0.014 sec
Handle PERMUX permutation take 0.350 sec
Handle const net take 0.015 sec
Handle route through take 0.010 sec
Handle loads' routing node take 0.057 sec
Used SRB routing arc is 85022.
Finish routing takes 0.55 sec.
Total routing takes 25.77 sec.

C: Place-2025: The VCCIO 3.3 in BANK BANKL4 is incompatible.

Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 1        | 1             | 100                
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 3        | 5             | 60                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 1300     | 6575          | 20                 
|   FF                        | 4122     | 52600         | 8                  
|   LUT                       | 3986     | 26300         | 16                 
|   LUT-FF pairs              | 1890     | 26300         | 8                  
| Use of CLMS                 | 396      | 2375          | 17                 
|   FF                        | 1205     | 19000         | 7                  
|   LUT                       | 1096     | 9500          | 12                 
|   LUT-FF pairs              | 513      | 9500          | 6                  
|   Distributed RAM           | 39       | 9500          | 1                  
| Use of DDRPHY_CPD           | 1        | 10            | 10                 
| Use of DDRPHY_IOCLK_DIV     | 2        | 5             | 40                 
| Use of DDR_PHY              | 5        | 20            | 25                 
| Use of DRM                  | 0        | 85            | 0                  
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 2        | 5             | 40                 
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 598      | 5850          | 11                 
| Use of HCKB                 | 13       | 72            | 19                 
|  HCKB dataused              | 0        | 72            | 0                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 55       | 250           | 22                 
|   IOBD                      | 27       | 120           | 23                 
|   IOBS                      | 28       | 130           | 22                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 55       | 250           | 22                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 1        | 10            | 10                 
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 2        | 5             | 40                 
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 3        | 20            | 15                 
|  RCKB dataused              | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of SPAD                 | 0        | 4             | 0                  
| Use of TSERDES              | 10       | 40            | 25                 
| Use of USCM                 | 3        | 32            | 10                 
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'test_ddr' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:59s
Action pnr: CPU time elapsed is 0h:0m:17s
Action pnr: Process CPU time elapsed is 0h:0m:24s
Current time: Wed Jan  8 10:14:55 2025
Action pnr: Peak memory pool usage is 1,896 MB
Action from compile to pnr: Total Real Time elapsed is 0h:1m:46s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:25s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:32s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Jan  8 10:14:56 2025
Compiling architecture definition.
Analyzing project file 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr3.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4086: Port 'mem_dq[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dqs[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dqs[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'err_flag_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'heart_beat_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cas_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cke' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cs_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_odt' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ras_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_we_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_txd' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_board' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rxd' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:12s
Action report_timing: CPU time elapsed is 0h:0m:3s
Action report_timing: Process CPU time elapsed is 0h:0m:3s
Current time: Wed Jan  8 10:15:07 2025
Action report_timing: Peak memory pool usage is 1,117 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:1m:58s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:28s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:35s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Jan  8 10:15:08 2025
Compiling architecture definition.
Analyzing project file 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr3.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.140625 sec.
Generating architecture configuration.
The bitstream file is "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/generate_bitstream/test_ddr.sbit"
Generate programming file takes 1.609375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:13s
Action gen_bit_stream: CPU time elapsed is 0h:0m:3s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:3s
Current time: Wed Jan  8 10:15:20 2025
Action gen_bit_stream: Peak memory pool usage is 855 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:2m:11s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:31s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:38s
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Parse module hierarchy of project 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v". 
Parse module hierarchy of project 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v". 


Process "Compile" started.
Current time: Wed Jan  8 10:17:09 2025
Compiling architecture definition.
Analyzing project file 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr3.pds'.
License checkout: fabric_ads from D:\pds_2022_1\PDS_2022.1\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Open IP Compiler ...
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs15_64bit_v1_0.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs15_64bit_v1_0.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs15_64bit_v1_0.v(line number: 9)] Analyzing module prbs15_64bit_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs15_64bit_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs31_128bit_v1_0.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs31_128bit_v1_0.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs31_128bit_v1_0.v(line number: 15)] Analyzing module prbs31_128bit_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs31_128bit_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v(line number: 9)] Analyzing module axi_bist_top_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_main_ctrl_v1_0.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_main_ctrl_v1_0.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_main_ctrl_v1_0.v(line number: 7)] Analyzing module test_main_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_main_ctrl_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v(line number: 2)] Analyzing module test_rd_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v(line number: 2)] Analyzing module test_wr_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_rd_lock.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_rd_lock.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_rd_lock.v(line number: 2)] Analyzing module uart_rd_lock (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_rd_lock.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 12)] Analyzing module test_ddr (library work)
I: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 78)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 79)] Convert attribute name from syn_keep to PAP_KEEP
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 54)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 55)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 56)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 321)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 329)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 341)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 347)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 353)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 357)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 362)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 366)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 370)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 378)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 382)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 386)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 390)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 394)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 717)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_clk_gen_32bit.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_clk_gen_32bit.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_clk_gen_32bit.v(line number: 15)] Analyzing module ips2l_clk_gen_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_clk_gen_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_cmd_parser_32bit.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_cmd_parser_32bit.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_cmd_parser_32bit.v(line number: 15)] Analyzing module ips2l_cmd_parser_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_cmd_parser_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v(line number: 15)] Analyzing module ips2l_seu_rs232_intf (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_rx.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_rx.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_rx.v(line number: 15)] Analyzing module ips2l_seu_uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_tx.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_tx.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_tx.v(line number: 15)] Analyzing module ips2l_seu_uart_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v(line number: 15)] Analyzing module ips2l_uart_ctrl_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v(line number: 15)] Analyzing module ips2l_uart_ctrl_top_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_ver_ctrl_32bit.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_ver_ctrl_32bit.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_ver_ctrl_32bit.v(line number: 15)] Analyzing module ips2l_ver_ctrl_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_ver_ctrl_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc.v(line number: 1)] Analyzing module ADC (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc_ctrl.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc_ctrl.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 1)] Analyzing module adc_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Analyzing module ips2l_rst_sync_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp(line number: 183)] Analyzing module ips2l_ddrphy_wrlvl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 495)] Analyzing module ips2l_ddrphy_wrcal_v1_7 (library work)
I: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 514)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 515)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 232)] Analyzing module ips2l_ddrphy_wdata_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 151)] Analyzing module ips2l_ddrphy_upcal_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp(line number: 83)] Analyzing module ips2l_ddrphy_training_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 108)] Analyzing module ips2l_ddrphy_slice_rddata_align_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 268)] Analyzing module ips2l_ddrphy_reset_ctrl_v1_3 (library work)
I: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 298)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 750)] Analyzing module ips2l_ddrphy_rdcal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp(line number: 196)] Analyzing module ips2l_ddrphy_main_ctrl_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 577)] Analyzing module ips2l_ddrphy_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 174)] Analyzing module ips2l_ddrphy_info_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp(line number: 243)] Analyzing module ips2l_ddrphy_gatecal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 100)] Analyzing module ips2l_ddrphy_gate_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 228)] Analyzing module ips2l_ddrphy_eyecal_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Analyzing module ips2l_ddrphy_drift_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp(line number: 395)] Analyzing module ips2l_ddrphy_dqsi_rdel_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp(line number: 527)] Analyzing module ips2l_ddrphy_dqs_rddata_align_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp(line number: 173)] Analyzing module ips2l_ddrphy_dqs_gate_coarse_cal_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp(line number: 124)] Analyzing module ips2l_ddrphy_dll_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 320)] Analyzing module ips2l_ddrphy_dfi_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 69)] Analyzing module ips2l_ddrphy_gpll_phase_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp(line number: 292)] Analyzing module ips2l_ddrphy_data_slice_wrlvl_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 278)] Analyzing module ips2l_ddrphy_data_slice_wrcal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Analyzing module ips2l_ddrphy_data_slice_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 111)] Analyzing module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 182)] Analyzing module ips2l_ddrphy_cpd_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 71)] Analyzing module ips2l_ddrphy_cpd_lock_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 134)] Analyzing module ips2l_ddrphy_control_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 392)] Analyzing module ips2l_ddrphy_calib_top_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 199)] Analyzing module ips2l_ddrphy_calib_mux_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 84)] Analyzing module ips2l_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 104)] Analyzing module ips2l_ddrphy_rst_clk_phase_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Analyzing module ips2l_ddrphy_gpll_v1_3 (library work)
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 154)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 155)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 156)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 157)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 158)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Analyzing module ips2l_ddrphy_ppll_v1_0 (library work)
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 261)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 262)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 263)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 264)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 265)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp(line number: 145)] Analyzing module ips2l_mcdq_apb_cross_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp(line number: 101)] Analyzing module ips2l_mcdq_calib_delay_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp(line number: 559)] Analyzing module ips2l_mcdq_cfg_apb_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 243)] Analyzing module ips2l_mcdq_dcd_bm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Analyzing module ips2l_mcdq_dcd_rowaddr_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp(line number: 209)] Analyzing module ips2l_mcdq_dcd_sm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 174)] Analyzing module ips2l_mcdq_dcd_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Analyzing module ips2l_mcdq_dcp_back_ctrl_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 298)] Analyzing module ips2l_mcdq_dcp_buf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp(line number: 210)] Analyzing module ips2l_mcdq_dcp_out_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 329)] Analyzing module ips2l_mcdq_dcp_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 432)] Analyzing module ips2l_mcdq_dfi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp(line number: 315)] Analyzing module ips2l_mcdq_lp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp(line number: 321)] Analyzing module ips2l_mcdq_mrs_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Analyzing module ips2l_mcdq_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 83)] Analyzing module ips2l_mcdq_rdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Analyzing module ips2l_mcdq_reg_fifo2_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 271)] Analyzing module ips2l_mcdq_ui_axi_v1_2a (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 171)] Analyzing module ips2l_mcdq_wdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp(line number: 140)] Analyzing module ips2l_mcdq_wdp_align_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Analyzing module ips2l_mcdq_wdp_dcp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 619)] Analyzing module ips2l_mcdq_wrapper_v1_2b (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Analyzing module ips2l_mcdq_com_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Analyzing module ips2l_mcdq_tfaw_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Analyzing module ips2l_mcdq_tfaw_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Analyzing module ips2l_mcdq_timing_act2wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Analyzing module ips2l_mcdq_timing_act_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Analyzing module ips2l_mcdq_timing_pre_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Analyzing module ips2l_mcdq_timing_rd_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Analyzing module ips2l_mcdq_timing_ref_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Analyzing module ips2l_mcdq_timing_wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Analyzing module ips2l_mcdq_trc_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Analyzing module ips2l_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Analyzing module ips2l_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Analyzing module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Analyzing module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 129)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v(line number: 12)] Analyzing module ddr3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 12)] Analyzing module ddr3_ddrphy_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 12)] Analyzing module ddr3_slice_top_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v successfully.
I: Module "test_ddr" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.731s wall, 0.078s user + 0.000s system = 0.078s CPU (4.5%)

Start rtl-elaborate.
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 12)] Elaborating module test_ddr
I: Module instance {test_ddr} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    TH_1S = 27'b001111101111000101001000000
    REM_DQS_WIDTH = 32'b00000000000000000000000000000111
    DFT_CTRL_BUS_0 = 32'b00000000000000000001000000000001
    DFT_CTRL_BUS_1 = 32'b00000000000000000000000000000001
    DFT_CTRL_BUS_2 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_3 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_4 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_5 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_6 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_7 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_8 = 32'b00000000000100000000000000000000
    DFT_CTRL_BUS_9 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_10 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_11 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_12 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_13 = 32'b00000000000000000000000000000000
    MEM_SPACE_AW = 32'b00000000000000000000000000011100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 306)] Elaborating instance free_clk_ibufg
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 514)] Elaborating instance u_manu_clear_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/u_manu_clear_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 525)] Elaborating instance u_free_clk_rst_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/u_free_clk_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 552)] Elaborating instance u_ips2l_uart_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v(line number: 15)] Elaborating module ips2l_uart_ctrl_top_32bit
I: Module instance {test_ddr/u_ips2l_uart_ctrl} parameter value:
    CLK_DIV_P = 16'b0000000001001000
    FIFO_D = 32'b00000000000000000000000000010000
    WORD_LEN = 2'b11
    PARITY_EN = 1'b0
    PARITY_TYPE = 1'b0
    STOP_LEN = 1'b0
    MODE = 1'b0
    DFT_CTRL_BUS_0 = 32'b00000000000000000001000000000001
    DFT_CTRL_BUS_1 = 32'b00000000000000000000000000000001
    DFT_CTRL_BUS_2 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_3 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_4 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_5 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_6 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_7 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_8 = 32'b00000000000100000000000000000000
    DFT_CTRL_BUS_9 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_10 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_11 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_12 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_13 = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v(line number: 107)] Elaborating instance u_uart_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v(line number: 15)] Elaborating module ips2l_seu_rs232_intf
I: Module instance {test_ddr/u_ips2l_uart_ctrl/u_uart_top} parameter value:
    CLK_DIV_P = 16'b0000000001001000
    FIFO_D = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v(line number: 74)] Elaborating instance u_ips2l_clk_gen
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_clk_gen_32bit.v(line number: 15)] Elaborating module ips2l_clk_gen_32bit
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v(line number: 82)] Elaborating instance u_ips2l_seu_uart_tx
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_tx.v(line number: 15)] Elaborating module ips2l_seu_uart_tx
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v(line number: 94)] Elaborating instance u_ips2l_seu_uart_rx
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_rx.v(line number: 15)] Elaborating module ips2l_seu_uart_rx
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v(line number: 140)] Elaborating instance u_uart_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v(line number: 15)] Elaborating module ips2l_uart_ctrl_32bit
I: Module instance {test_ddr/u_ips2l_uart_ctrl/u_uart_ctrl} parameter value:
    CLK_DIV_P = 16'b0000000001001000
    DFT_CTRL_BUS_0 = 32'b00000000000000000001000000000001
    DFT_CTRL_BUS_1 = 32'b00000000000000000000000000000001
    DFT_CTRL_BUS_2 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_3 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_4 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_5 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_6 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_7 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_8 = 32'b00000000000100000000000000000000
    DFT_CTRL_BUS_9 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_10 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_11 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_12 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_13 = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v(line number: 83)] Elaborating instance u_cmd_parser
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_cmd_parser_32bit.v(line number: 15)] Elaborating module ips2l_cmd_parser_32bit
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v(line number: 113)] Elaborating instance u_ver_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_ver_ctrl_32bit.v(line number: 15)] Elaborating module ips2l_ver_ctrl_32bit
I: Module instance {test_ddr/u_ips2l_uart_ctrl/u_uart_ctrl/u_ver_ctrl} parameter value:
    DFT_CTRL_BUS_0 = 32'b00000000000000000001000000000001
    DFT_CTRL_BUS_1 = 32'b00000000000000000000000000000001
    DFT_CTRL_BUS_2 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_3 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_4 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_5 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_6 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_7 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_8 = 32'b00000000000100000000000000000000
    DFT_CTRL_BUS_9 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_10 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_11 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_12 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_13 = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 581)] Elaborating instance u_uart_rd_lock
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_rd_lock.v(line number: 2)] Elaborating module uart_rd_lock
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 705)] Elaborating instance u_core_clk_rst_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/u_core_clk_rst_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 746)] Elaborating instance I_ips_ddr_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v(line number: 12)] Elaborating module ddr3
I: Module instance {test_ddr/I_ips_ddr_top} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v(line number: 288)] Elaborating instance u_ddrc_rstn_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrc_rstn_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v(line number: 323)] Elaborating instance u_ips_ddrc_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 619)] Elaborating module ips2l_mcdq_wrapper_v1_2b
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top} parameter value:
    DDR_TYPE = 2'b00
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MR0_DDR3 = 16'b0001100100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
    TXSDLL = 32'b00000000000000000000001000000000
    TCCD = 32'b00000000000000000000000000000100
    TXP = 32'b00000000000000000000000000000100
    TFAW = 32'b00000000000000000000000000010111
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000111111111111
    TRFC = 32'b00000000000000000000000010001001
    TRC = 32'b00000000000000000000000000011011
    TRP = 32'b00000000000000000000000000001000
    TRRD = 32'b00000000000000000000000000000110
    TRTP = 32'b00000000000000000000000000000100
    TWR = 32'b00000000000000000000000000001000
    TWTR = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 867)] Elaborating instance mcdq_ui_axi
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 271)] Elaborating module ips2l_mcdq_ui_axi_v1_2a
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 427)] Elaborating instance mcdq_reg_fifo2
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ips2l_mcdq_reg_fifo2_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2} parameter value:
    W = 32'b00000000000000000000000000100110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 543)] Elaborating instance u_user_cmd_fifo
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ips2l_mcdq_reg_fifo2_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo} parameter value:
    W = 32'b00000000000000000000000000110111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 902)] Elaborating instance mcdq_wdatapath
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 171)] Elaborating module ips2l_mcdq_wdatapath_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath} parameter value:
    DDR_TYPE = 2'b00
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 239)] Elaborating instance ips_distributed_fifo
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 278)] Elaborating instance mc3q_wdp_dcp
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Elaborating module ips2l_mcdq_wdp_dcp_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 313)] Elaborating instance mcdq_wdp_align
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp(line number: 140)] Elaborating module ips2l_mcdq_wdp_align_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 929)] Elaborating instance mcdq_rdatapath
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 83)] Elaborating module ips2l_mcdq_rdatapath_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 114)] Elaborating instance mcdq_prefetch_fifo
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Elaborating module ips2l_mcdq_prefetch_fifo_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    W = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 165)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 957)] Elaborating instance mcdq_dcd_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 174)] Elaborating module ips2l_mcdq_dcd_top_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000001111111111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 238)] Elaborating instance mcdq_dcd_bm
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 243)] Elaborating module ips2l_mcdq_dcd_bm_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
    TREFI = 32'b00000000000000000000001111111111
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 374)] Elaborating instance mcdq_dcd_rowaddr
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Elaborating module ips2l_mcdq_dcd_rowaddr_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 282)] Elaborating instance mcdq_dcd_sm
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp(line number: 209)] Elaborating module ips2l_mcdq_dcd_sm_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1006)] Elaborating instance mcdq_dcp_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 329)] Elaborating module ips2l_mcdq_dcp_top_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000001000
    TFAW = 32'b00000000000000000000000000010111
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000001000
    TRFC = 32'b00000000000000000000000010001001
    TRRD = 32'b00000000000000000000000000000110
    TRC = 32'b00000000000000000000000000011011
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 434)] Elaborating instance mcdq_dcp_buf
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 298)] Elaborating module ips2l_mcdq_dcp_buf_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    TRFC = 32'b00000000000000000000000010001001
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 408)] Elaborating instance A_ips2l_distributed_fifo
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 459)] Elaborating instance B_ips2l_distributed_fifo
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 498)] Elaborating instance mcdq_dcp_back_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Elaborating module ips2l_mcdq_dcp_back_ctrl_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl} parameter value:
    SINGLE_RANK = true
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000001000
    TFAW = 32'b00000000000000000000000000010111
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000001000
    TRFC = 32'b00000000000000000000000010001001
    TRRD = 32'b00000000000000000000000000000110
    TRC = 32'b00000000000000000000000000011011
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1038)] Elaborating instance timing_act2wr_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Elaborating module ips2l_mcdq_timing_act2wr_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1052)] Elaborating instance mcdq_timing_rd_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Elaborating module ips2l_mcdq_timing_rd_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1048)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_rd_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1071)] Elaborating instance timing_wr_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Elaborating module ips2l_mcdq_timing_wr_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1067)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_wr_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1158)] Elaborating instance timing_prea_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1153)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1178)] Elaborating instance timing_ref_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Elaborating module ips2l_mcdq_timing_ref_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000001000
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1245)] Elaborating instance tfaw_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Elaborating module ips2l_mcdq_tfaw_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TFAW = 32'b00000000000000000000000000010111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010111
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010111
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010111
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1330)] Elaborating instance timing_act_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Elaborating module ips2l_mcdq_timing_act_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000001000
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 535)] Elaborating instance mcdq_dcp_out
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp(line number: 210)] Elaborating module ips2l_mcdq_dcp_out_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1057)] Elaborating instance mcdq_calib_delay
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp(line number: 101)] Elaborating module ips2l_mcdq_calib_delay_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1085)] Elaborating instance mcdq_dfi
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 432)] Elaborating module ips2l_mcdq_dfi_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi} parameter value:
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
W: Verilog-2039: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 553)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 729)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1123)] Elaborating instance mcdq_apb_cross_v1_2
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp(line number: 145)] Elaborating module ips2l_mcdq_apb_cross_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1158)] Elaborating instance mcdq_cfg_apb
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp(line number: 559)] Elaborating module ips2l_mcdq_cfg_apb_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb} parameter value:
    DDR_TYPE = 2'b00
    MR0_DDR3 = 16'b0001100100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1207)] Elaborating instance mcdq_mrs
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp(line number: 321)] Elaborating module ips2l_mcdq_mrs_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs} parameter value:
    DDR_TYPE = 2'b00
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000010001001
    TRP = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1233)] Elaborating instance mcdq_lp
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp(line number: 315)] Elaborating module ips2l_mcdq_lp_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TRFC = 32'b00000000000000000000000010001001
    TREFI = 32'b00000000000000000000001111111111
    TRP = 32'b00000000000000000000000000001000
    TXSDLL = 32'b00000000000000000000000010000000
    TXP = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v(line number: 397)] Elaborating instance u_ddrphy_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 12)] Elaborating module ddr3_ddrphy_top
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top} parameter value:
    MEM_TYPE = DDR3
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00100100
    TRP = 8'b00000010
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 422)] Elaborating instance u_clkbufm
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 432)] Elaborating instance u_ips2l_ddrphy_rst_clk_phase_adj
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 104)] Elaborating module ips2l_ddrphy_rst_clk_phase_adj_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj} parameter value:
    PHASE_ADJ_DIR = 32'b00000000000000000000000000000000
    PHASE_ADJ_STEP = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 455)] Elaborating instance rst_clk_gpll
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Elaborating module ips2l_ddrphy_gpll_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/rst_clk_gpll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = OPTIMIZED
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 42.000000
    DUTYF = 32'b00000000000000000000000000101010
    ODIV0 = 42.000000
    ODIV1 = 32'b00000000000000000000000001010100
    DUTY0 = 32'b00000000000000000000000000101010
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 221)] Elaborating instance u_gpll
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 470)] Elaborating instance u_rst_clk_bufg
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 479)] Elaborating instance u_ddrphy_rst_seq_rstn_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 497)] Elaborating instance ddrphy_gpll
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Elaborating module ips2l_ddrphy_gpll_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_gpll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = OPTIMIZED
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 42.000000
    DUTYF = 32'b00000000000000000000000000101010
    ODIV0 = 8.000000
    ODIV1 = 32'b00000000000000000000000000010000
    DUTY0 = 32'b00000000000000000000000000001000
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 221)] Elaborating instance u_gpll
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 512)] Elaborating instance u_ddrphy_gpll_phase
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 69)] Elaborating module ips2l_ddrphy_gpll_phase_v1_0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 521)] Elaborating instance u_sysclk_bufg
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 528)] Elaborating instance u_ddrphy_cpd
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 541)] Elaborating instance u_ddrphy_cpd_rstn_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_ddrphy_cpd_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 548)] Elaborating instance u_ips2l_ddrphy_cpd_lock
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 71)] Elaborating module ips2l_ddrphy_cpd_lock_v1_0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 556)] Elaborating instance ddrphy_cpd_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 182)] Elaborating module ips2l_ddrphy_cpd_ctrl_v1_3
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 576)] Elaborating instance ddrphy_reset_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 268)] Elaborating module ips2l_ddrphy_reset_ctrl_v1_3
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 412)] Elaborating instance ddrphy_pll_lock_debounce
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 84)] Elaborating module ips2l_ddrphy_rst_debounce_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000010011
    RISE_CNTR_VALUE = 19'b1000000000000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 620)] Elaborating instance u_ddrphy_rstn_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 630)] Elaborating instance u_dll_rst_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 609)] Elaborating instance ddrphy_dll_update_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp(line number: 124)] Elaborating module ips2l_ddrphy_dll_update_ctrl_v1_3
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 626)] Elaborating instance u_dll_update_n_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_dll_update_n_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b1
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 636)] Elaborating instance u_dll_freeze_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_dll_freeze_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 646)] Elaborating instance ddrphy_gate_update_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 100)] Elaborating module ips2l_ddrphy_gate_update_ctrl_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl} parameter value:
    UPDATE_EN = 1'b0
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 182)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 182)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 681)] Elaborating instance ddrphy_calib_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 392)] Elaborating module ips2l_ddrphy_calib_top_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top} parameter value:
    DDR_TYPE = 2'b00
    WRCAL_EN = 1'b0
    EYECAL_EN = 32'b00000000000000000000000000000001
    T200US = 20'b00000110101110101010
    T500US = 20'b00010000010101111001
    T400NS = 8'b00110101
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00100100
    TRP = 8'b00000010
    TZQINIT = 10'b0010000000
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    REF_CNT = 4'b1001
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 597)] Elaborating instance ddrphy_main_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp(line number: 196)] Elaborating module ips2l_ddrphy_main_ctrl_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl} parameter value:
    DDR_TYPE = 2'b00
    EYECAL_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 641)] Elaborating instance ddrphy_init
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 577)] Elaborating module ips2l_ddrphy_init_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init} parameter value:
    DDR_TYPE = 2'b00
    T200US = 20'b00000110101110101010
    T500US = 20'b00010000010101111001
    T400NS = 8'b00110101
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00100100
    TRP = 8'b00000010
    TRFC = 8'b00100011
    TZQINIT = 10'b0010000000
    REF_CNT = 4'b1001
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 669)] Elaborating instance ddrphy_wrlvl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp(line number: 183)] Elaborating module ips2l_ddrphy_wrlvl_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl} parameter value:
    TMOD = 8'b00000011
    TRFC = 8'b00100011
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 698)] Elaborating instance ddrphy_rdcal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 750)] Elaborating module ips2l_ddrphy_rdcal_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal} parameter value:
    DDR_TYPE = 2'b00
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 756)] Elaborating instance ddrphy_wrcal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 495)] Elaborating module ips2l_ddrphy_wrcal_v1_7
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal} parameter value:
    WRCAL_EN = 1'b0
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 787)] Elaborating instance ddrphy_eyecal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 228)] Elaborating module ips2l_ddrphy_eyecal_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal} parameter value:
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 815)] Elaborating instance ddrphy_calib_mux
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 199)] Elaborating module ips2l_ddrphy_calib_mux_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 883)] Elaborating instance ddrphy_upcal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 151)] Elaborating module ips2l_ddrphy_upcal_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 753)] Elaborating instance ddrphy_training_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp(line number: 83)] Elaborating module ips2l_ddrphy_training_ctrl_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl} parameter value:
    SRB_DQS_RST_TRAINING_HIGH_CLK = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 765)] Elaborating instance u_force_read_clk_ctrl_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_force_read_clk_ctrl_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 775)] Elaborating instance u_force_samp_position_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_force_samp_position_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 785)] Elaborating instance u_samp_position_dyn_adj_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_samp_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 795)] Elaborating instance u_wrcal_position_dyn_adj_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_wrcal_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 821)] Elaborating instance ddrphy_slice_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 12)] Elaborating module ddr3_slice_top_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top} parameter value:
    CLKIN_FREQ = 25.000000
    PPLL_BANDWIDTH = LOW
    DDR_TYPE = 2'b00
    GATE_MODE = 1'b1
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    PPLL_IDIV = 32'b00000000000000000000000000000001
    PPLL_FDIV = 32'b00000000000000000000000001010100
    PPLL_ODIVPHY = 32'b00000000000000000000000000000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 580)] Elaborating instance u_clkbufr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 597)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = TRUE
    INTERNAL_FB = CLKOUT4
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001010100
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001010100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 310)] Elaborating instance u_ppll
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 612)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 580)] Elaborating instance u_clkbufr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 597)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = TRUE
    INTERNAL_FB = CLKOUT4
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001010100
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001010100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 612)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 635)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Elaborating module ips2l_ddrphy_data_slice_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 810)] Elaborating instance ddrphy_data_slice_wrlvl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp(line number: 292)] Elaborating module ips2l_ddrphy_data_slice_wrlvl_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl} parameter value:
    WL_MAX_STEP = 8'b11001001
    CK_MAX_STEP = 8'b10000000
    WL_MAX_CHECK = 5'b11111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 841)] Elaborating instance ddrphy_data_slice_wrcal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 278)] Elaborating module ips2l_ddrphy_data_slice_wrcal_v1_10
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 868)] Elaborating instance ddrphy_data_slice_dqs_gate_cal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 111)] Elaborating module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal} parameter value:
    GATE_MODE = 1'b1
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 148)] Elaborating instance ddrphy_dqs_gate_coarse_cal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp(line number: 173)] Elaborating module ips2l_ddrphy_dqs_gate_coarse_cal_v1_0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 164)] Elaborating instance ddrphy_gatecal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp(line number: 243)] Elaborating module ips2l_ddrphy_gatecal_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal} parameter value:
    GATE_MODE = 1'b1
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 905)] Elaborating instance ddrphy_dqsi_rdel_cal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp(line number: 395)] Elaborating module ips2l_ddrphy_dqsi_rdel_cal_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal} parameter value:
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 947)] Elaborating instance ddrphy_dqs_rddata_align
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp(line number: 527)] Elaborating module ips2l_ddrphy_dqs_rddata_align_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align} parameter value:
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 983)] Elaborating instance ddrphy_wdata_path_adj
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 232)] Elaborating module ips2l_ddrphy_wdata_path_adj_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1012)] Elaborating instance u_ddc_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1052)] Elaborating instance u_dll_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1084)] Elaborating instance u_tserdes0_dqs
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1126)] Elaborating instance u_tserdes1_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1168)] Elaborating instance u_oserdes_dqs
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1200)] Elaborating instance u_iobufco_dqs
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1336)] Elaborating instance u_oserdes_dm
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1357)] Elaborating instance u_outbuft_dm
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[0].u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[1].u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[2].u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[3].u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[4].u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[5].u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[6].u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[7].u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 635)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Elaborating module ips2l_ddrphy_data_slice_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 746)] Elaborating instance ddrphy_slice_rddata_align
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 108)] Elaborating module ips2l_ddrphy_slice_rddata_align_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align} parameter value:
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 763)] Elaborating instance ddrphy_control_path_adj
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 134)] Elaborating module ips2l_ddrphy_control_path_adj_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    SLIP_BIT_NUM = 2'b01
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 940)] Elaborating instance u_oserdes_ck
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 975)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 982)] Elaborating instance u_outbuftco_ck
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1012)] Elaborating instance u_oserdes_odt
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1036)] Elaborating instance u_odelay_odt
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1043)] Elaborating instance u_outbuft_odt
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1071)] Elaborating instance u_oserdes_csn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1095)] Elaborating instance u_odelay_csn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1102)] Elaborating instance u_outbuft_csn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1130)] Elaborating instance u_oserdes_rasn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1154)] Elaborating instance u_odelay_rasn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1161)] Elaborating instance u_outbuft_rasn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1190)] Elaborating instance u_oserdes_casn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1214)] Elaborating instance u_odelay_casn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1221)] Elaborating instance u_outbuft_casn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1249)] Elaborating instance u_oserdes_wen
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1273)] Elaborating instance u_odelay_wen
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1280)] Elaborating instance u_outbuft_wen
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1309)] Elaborating instance u_oserdes_cke
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1333)] Elaborating instance u_odelay_cke
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1340)] Elaborating instance u_outbuft_cke
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 975)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1036)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_odt
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1095)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_csn
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1154)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_rasn
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1214)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_casn
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1273)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_wen
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1333)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_cke
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[0].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[1].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[2].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[3].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[4].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[5].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[6].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[7].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[8].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[9].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[10].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[11].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[12].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[13].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[14].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[0].u_odelay_ba
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[1].u_odelay_ba
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[2].u_odelay_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 947)] Elaborating instance ddrphy_dfi
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 320)] Elaborating module ips2l_ddrphy_dfi_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 1019)] Elaborating instance ddrphy_info
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 174)] Elaborating module ips2l_ddrphy_info_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_info} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MR0_DDR3 = 16'b0001100100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101000011
    EMR1_DDR2 = 16'b0000000000010100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000100011
    EMR_LPDDR = 16'b0000000000000000
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v(line number: 323)] Give initial value 0 for the no drive pin ddr_zqcs_req in module instance test_ddr/I_ips_ddr_top.u_ips_ddrc_top
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 868)] Elaborating instance u_axi_bist_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v(line number: 9)] Elaborating module axi_bist_top_v1_0
I: Module instance {test_ddr/u_axi_bist_top} parameter value:
    DATA_MASK_EN = 32'b00000000000000000000000000000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_SPACE_AW = 32'b00000000000000000000000000011100
    DATA_PATTERN0 = 8'b01010101
    DATA_PATTERN1 = 8'b10101010
    DATA_PATTERN2 = 8'b01111111
    DATA_PATTERN3 = 8'b10000000
    DATA_PATTERN4 = 8'b01010101
    DATA_PATTERN5 = 8'b10101010
    DATA_PATTERN6 = 8'b01111111
    DATA_PATTERN7 = 8'b10000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v(line number: 139)] Elaborating instance u_test_main_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_main_ctrl_v1_0.v(line number: 7)] Elaborating module test_main_ctrl_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_main_ctrl} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_SPACE_AW = 32'b00000000000000000000000000011100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_main_ctrl_v1_0.v(line number: 216)] Elaborating instance I_prbs31_128bit
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs31_128bit_v1_0.v(line number: 15)] Elaborating module prbs31_128bit_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit} parameter value:
    PRBS_INIT = 128'b00010010001101000101011001111000100110101011110011011110111100001000011010000110001000000001011000000111000001110011001101101010
    PRBS_GEN_EN = 1'b1
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v(line number: 180)] Elaborating instance u_test_wr_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v(line number: 2)] Elaborating module test_wr_ctrl_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_wr_ctrl} parameter value:
    DATA_PATTERN0 = 8'b01010101
    DATA_PATTERN1 = 8'b10101010
    DATA_PATTERN2 = 8'b01111111
    DATA_PATTERN3 = 8'b10000000
    DATA_PATTERN4 = 8'b01010101
    DATA_PATTERN5 = 8'b10101010
    DATA_PATTERN6 = 8'b01111111
    DATA_PATTERN7 = 8'b10000000
    DATA_MASK_EN = 32'b00000000000000000000000000000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_SPACE_AW = 32'b00000000000000000000000000011100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v(line number: 335)] Elaborating instance u_prbs15_64bit
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs15_64bit_v1_0.v(line number: 9)] Elaborating module prbs15_64bit_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit} parameter value:
    PRBS_INIT = 16'b0000000000000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v(line number: 225)] Elaborating instance u_test_rd_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v(line number: 2)] Elaborating module test_rd_ctrl_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_rd_ctrl} parameter value:
    DATA_PATTERN0 = 8'b01010101
    DATA_PATTERN1 = 8'b10101010
    DATA_PATTERN2 = 8'b01111111
    DATA_PATTERN3 = 8'b10000000
    DATA_PATTERN4 = 8'b01010101
    DATA_PATTERN5 = 8'b10101010
    DATA_PATTERN6 = 8'b01111111
    DATA_PATTERN7 = 8'b10000000
    DATA_MASK_EN = 32'b00000000000000000000000000000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_SPACE_AW = 32'b00000000000000000000000000011100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v(line number: 351)] Elaborating instance u_prbs15_64bit
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs15_64bit_v1_0.v(line number: 9)] Elaborating module prbs15_64bit_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit} parameter value:
    PRBS_INIT = 16'b0000000000000000
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 855)] Width mismatch between port err_data_pre and signal bound to it for instantiated module axi_bist_top_v1_0
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 855)] Width mismatch between port err_data_aft and signal bound to it for instantiated module axi_bist_top_v1_0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 918)] Elaborating instance u_adc_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 1)] Elaborating module adc_ctrl
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 108)] Elaborating instance ADC_inst
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc.v(line number: 1)] Elaborating module ADC
I: Module instance {test_ddr/u_adc_ctrl/ADC_inst} parameter value:
    CREG_00H = 16'b1011000000111111
    CREG_01H = 16'b1100100000011110
    CREG_02H = 16'b0000000000000000
    CREG_31H = 16'b0000000000000000
    CREG_03H = 16'b0100000001111100
    CREG_04H = 16'b0000000000000000
    CREG_0AH = 16'b0000000000000000
    CREG_05H = 16'b0100000000000000
    CREG_06H = 16'b0100000000000000
    CREG_0CH = 16'b0000000000000000
    CREG_07H = 16'b0000000001111100
    CREG_08H = 16'b0000000000000000
    CREG_0EH = 16'b0000000000000000
    CREG_20H = 16'b0000000000000000
    CREG_21H = 16'b0000000000000000
    CREG_22H = 16'b0000000000000000
    CREG_23H = 16'b0000000000000000
    CREG_24H = 16'b0000000000000000
    CREG_25H = 16'b0000000000000000
    CREG_26H = 16'b0000000000000000
    CREG_27H = 16'b0000000000000000
    CREG_28H = 16'b0000000000000000
    CREG_29H = 16'b0000000000000000
    CREG_2AH = 16'b0000110011000010
    CREG_2BH = 16'b0000101001011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc.v(line number: 83)] Elaborating instance XADC
Executing : rtl-elaborate successfully. Time elapsed: 0.283s wall, 0.062s user + 0.000s system = 0.062s CPU (22.1%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.212s wall, 0.094s user + 0.000s system = 0.094s CPU (44.2%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 721)] Removed register node cnt[26] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 721)] Removed register node cnt[25] that is stuck at constant 0.
I: Removed inst ddrphy_update_req that is redundant to update_start.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 372)] Removed register node I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[6] that is stuck at constant 0.
I: Removed inst wrlvl_cs_n that is redundant to wrlvl_cas_n.
I: Removed inst wrlvl_we_n that is redundant to wrlvl_cas_n.
I: Removed inst genblk2.init_ras_n that is redundant to genblk2.init_cas_n.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[3] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[2] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[3] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[2] that is stuck at constant 0.
I: Removed inst dqs_gate_comp_en_r that is redundant to dqs_gate_comp_done.
Executing : DFF-inference successfully.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 217)] Removed register node I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_dir that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 147)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/update_start that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[2] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[1] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[0] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[2] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[1] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[0] that is stuck at constant 0.
I: Removed inst mrs2dfi_ras_n that is redundant to mrs2dfi_cs_n.
I: Removed inst lp_ras_n[1:0] that is redundant to lp_cs_n[1:0].
I: Sdm-0001: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=16, width=2.
I: Sdm-0001: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=16, width=43.
I: Sdm-0001: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=32, width=5.
Executing : rtl-infer successfully. Time elapsed: 3.802s wall, 0.766s user + 0.453s system = 1.219s CPU (32.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.037s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.239s wall, 0.062s user + 0.000s system = 0.062s CPU (26.2%)

Start FSM inference.
I: FSM test_main_state_fsm[3:0] inferred.
FSM test_main_state_fsm[3:0] STG:
Number of reachable states: 5
Input nets: ddrc_init_done_d1 init_done random_write_en read_done_p write_done_p write_to_read 
S0(0000)-->S1(0001): 1xxxx0
S0(0000)-->S2(0010): 1xxxx1
S1(0001)-->S2(0010): x1xxxx
S2(0010)-->S3(0011): xxxx11
S2(0010)-->S4(0100): xxxx10
S3(0011)-->S2(0010): xxx1x1
S3(0011)-->S4(0100): xxx1x0
S4(0100)-->S2(0010): xx1xxx
S4(0100)-->S3(0011): xx0xxx
S0(0000)-->S2(0010): 1x1xx1
S4(0100)-->S2(0010): 1x1xx1
S0(0000)-->S0(0000): 0xxxxx

I: FSM test_wr_state_fsm[2:0] inferred.
FSM test_wr_state_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N19 N46 write_finished 
S0(000)-->S1(001): x1x
S1(001)-->S2(010): 1xx
S2(010)-->S0(000): xx1

I: FSM test_rd_state_fsm[2:0] inferred.
FSM test_rd_state_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N7 N11 read_finished 
S0(000)-->S1(001): 1xx
S1(001)-->S2(010): x1x
S2(010)-->S0(000): xx1

I: FSM tx_cs_fsm[1:0] inferred.
FSM tx_cs_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N30 data_end transmitting 
S0(00)-->S0(00): xx0
S0(00)-->S1(01): xx1
S1(01)-->S2(10): xxx
S2(10)-->S2(10): x0x
S2(10)-->S3(11): x1x
S3(11)-->S0(00): 0xx
S3(11)-->S1(01): 1xx

I: FSM crt_st_fsm[3:0] inferred.
FSM crt_st_fsm[3:0] STG:
Number of reachable states: 14
Input nets: N176 N195 N196 cmd_done fifo_data_valid 
S0(0000)-->S0(0000): xx1xx
S0(0000)-->S0(0000): xxxx0
S0(0000)-->S1(0001): 1xxx1
S0(0000)-->S10(1010): x1xx1
S1(0001)-->S1(0001): xxxx0
S1(0001)-->S2(0010): xxxx1
S2(0010)-->S2(0010): xxxx0
S2(0010)-->S3(0011): xxxx1
S3(0011)-->S3(0011): xxxx0
S3(0011)-->S4(0100): xxxx1
S4(0100)-->S4(0100): xxxx0
S4(0100)-->S5(0101): xxxx1
S5(0101)-->S5(0101): xxxx0
S5(0101)-->S6(0110): xxxx1
S6(0110)-->S6(0110): xxxx0
S6(0110)-->S7(0111): xxxx1
S7(0111)-->S7(0111): xxxx0
S7(0111)-->S8(1000): xxxx1
S8(1000)-->S9(1001): xxxxx
S9(1001)-->S0(0000): xxx1x
S8(1000)-->S9(1001): xxx0x
S9(1001)-->S9(1001): xxx0x
S10(1010)-->S10(1010): xxxx0
S10(1010)-->S11(1011): xxxx1
S11(1011)-->S11(1011): xxxx0
S11(1011)-->S12(1100): xxxx1
S12(1100)-->S12(1100): xxxx0
S12(1100)-->S13(1101): xxxx1
S13(1101)-->S9(1001): xxxxx

I: FSM dcp2dfi_odt_fsm[3:2] inferred.
FSM dcp2dfi_odt_fsm[3:2] STG:
Number of reachable states: 2
Input nets: N2181 N2182 
S0(00)-->S0(00): 1x
S1(11)-->S0(00): 1x
S0(00)-->S1(11): x1
S1(11)-->S1(11): x1

I: FSM dcp2dfi_odt_fsm[1:0] inferred.
FSM dcp2dfi_odt_fsm[1:0] STG:
Number of reachable states: 2
Input nets: N2207 N2208 
S0(00)-->S0(00): 1x
S1(11)-->S0(00): 1x
S0(00)-->S1(11): x1
S1(11)-->S1(11): x1

I: FSM mode_state_fsm[1:0] inferred.
FSM mode_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N501 N503 N505 sr_en_dly2 
S0(00)-->S0(00): xx1x
S1(01)-->S0(00): xx1x
S2(10)-->S0(00): xx1x
S3(11)-->S0(00): xx1x
S0(00)-->S1(01): xxx1
S1(01)-->S1(01): xxx1
S2(10)-->S1(01): xxx1
S3(11)-->S1(01): xxx1
S0(00)-->S2(10): 1xxx
S1(01)-->S2(10): 1xxx
S2(10)-->S2(10): 1xxx
S3(11)-->S2(10): 1xxx
S0(00)-->S3(11): x1xx
S1(01)-->S3(11): x1xx
S2(10)-->S3(11): x1xx
S3(11)-->S3(11): x1xx

I: FSM cstate_fsm[5:0] inferred.
FSM cstate_fsm[5:0] STG:
Number of reachable states: 6
Input nets: N156 N168 N193 N429 lp_done lp_pd_req lp_sr_req mrs_done mrs_req update_req_r 
S0(000001)-->S1(000010): x1xxxxxxxx
S0(000001)-->S0(000001): x0xxxxxxxx
S1(000010)-->S1(000010): xxx0xxxxxx
S1(000010)-->S2(000100): xxx1xxxx10
S1(000010)-->S3(001000): xxx1x1xx00
S1(000010)-->S4(010000): xxx1x01x00
S1(000010)-->S5(100000): xxx1xxxxx1
S2(000100)-->S2(000100): xxxxxxx0xx
S3(001000)-->S2(000100): xxxx1xxx1x
S3(001000)-->S3(001000): xx0x0xxxxx
S3(001000)-->S3(001000): xx0xxx0x0x
S3(001000)-->S4(010000): xx0x1x1x0x
S4(010000)-->S2(000100): xxxx1xxx1x
S4(010000)-->S3(001000): xx0x11xx0x
S4(010000)-->S4(010000): xx0x0xxxxx
S4(010000)-->S4(010000): xx0xx0xx0x
S5(100000)-->S5(100000): 0xxxxxxxxx
S5(100000)-->S0(000001): 1xxxxxxxxx
S4(010000)-->S0(000001): xx1x0xxxxx
S4(010000)-->S0(000001): xx1xxxxx0x
S3(001000)-->S0(000001): xx1x0xxxxx
S3(001000)-->S0(000001): xx1xxxxx0x
S2(000100)-->S0(000001): xxxxxxx1xx

I: FSM state_fsm[9:0] inferred.
FSM state_fsm[9:0] STG:
Number of reachable states: 10
Input nets: N47 N53 N58 N75 N91 N374 pd_en_dly 
S0(0000000001)-->S1(0000000010): 1xxxxxx
S1(0000000010)-->S1(0000000010): x0xxxxx
S1(0000000010)-->S2(0000000100): x1xxxxx
S2(0000000100)-->S3(0000001000): xx1xxxx
S2(0000000100)-->S4(0000010000): xxxxx1x
S2(0000000100)-->S7(0010000000): xx0xxx1
S3(0000001000)-->S2(0000000100): x1xxxxx
S3(0000001000)-->S3(0000001000): x0xxxxx
S4(0000010000)-->S5(0000100000): xxxxxxx
S5(0000100000)-->S5(0000100000): xxxx0xx
S5(0000100000)-->S6(0001000000): xxxx1xx
S6(0001000000)-->S6(0001000000): xx1xxxx
S7(0010000000)-->S8(0100000000): xxxxxxx
S8(0100000000)-->S8(0100000000): xxx0xxx
S8(0100000000)-->S9(1000000000): xxx1xxx
S9(1000000000)-->S9(1000000000): xx1xxxx
S9(1000000000)-->S0(0000000001): xx0xxxx
S6(0001000000)-->S0(0000000001): xx0xxxx
S0(0000000001)-->S0(0000000001): 0xxxxxx

I: FSM state_fsm[6:0] inferred.
FSM state_fsm[6:0] STG:
Number of reachable states: 7
Input nets: N34 N40 N196 N201 N204 mrs_en 
S0(0000001)-->S1(0000010): xxxxx1
S0(0000001)-->S0(0000001): xxxxx0
S1(0000010)-->S1(0000010): 0xxxxx
S1(0000010)-->S2(0000100): 1xxxxx
S2(0000100)-->S2(0000100): x0xxxx
S2(0000100)-->S3(0001000): x1xxxx
S3(0001000)-->S4(0010000): xx0xxx
S3(0001000)-->S5(0100000): xx1xxx
S4(0010000)-->S3(0001000): xxx1xx
S4(0010000)-->S4(0010000): xxx0xx
S5(0100000)-->S5(0100000): xxxx0x
S5(0100000)-->S6(1000000): xxxx1x
S6(1000000)-->S6(1000000): x0xxxx
S6(1000000)-->S0(0000001): x1xxxx

I: FSM cpd_state_fsm[2:0] inferred.
FSM cpd_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N27 N107 cnt[2] rst_clk_adj_chg 
S0(000)-->S0(000): xxx0
S0(000)-->S1(001): xxx1
S1(001)-->S2(010): x0xx
S1(001)-->S4(100): x1xx
S2(010)-->S3(011): xxxx
S3(011)-->S1(001): 1xxx
S2(010)-->S3(011): 0xxx
S3(011)-->S3(011): 0xxx
S4(100)-->S4(100): xx0x
S4(100)-->S0(000): xx1x

I: FSM cpd_state_fsm[3:0] inferred.
FSM cpd_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N52 N68 N80 N230 N301 cpd_lock_d[1] ddrphy_cpd_start_d1 debug_cpd_offset_adj_pos 
S0(0000)-->S3(0011): xxxxxx1x
S1(0001)-->S4(0100): xxxxx1xx
S2(0010)-->S3(0011): 1xxxxxxx
S3(0011)-->S1(0001): xxx1x0xx
S0(0000)-->S3(0011): 1xxxxx1x
S2(0010)-->S3(0011): 1xxxxx1x
S1(0001)-->S4(0100): xxx1x1xx
S3(0011)-->S4(0100): xxx1x1xx
S4(0100)-->S5(0101): x1xxxxxx
S4(0100)-->S6(0110): xxxx1xxx
S5(0101)-->S2(0010): xxxxxxxx
S6(0110)-->S7(0111): xx0xxxxx
S6(0110)-->S9(1001): xx1xxxxx
S7(0111)-->S8(1000): xxxxxxxx
S1(0001)-->S2(0010): xxxxx0xx
S5(0101)-->S2(0010): xxxxx0xx
S8(1000)-->S6(0110): 1xxxxxxx
S9(1001)-->S6(0110): xxxxxxx1
S9(1001)-->S9(1001): xxxxxxx0
S8(1000)-->S6(0110): 1xxxxxx1
S9(1001)-->S6(0110): 1xxxxxx1

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 11
Input nets: N161 N240 N241 N243 N324 N327 cnt[3:2] cnt[7:5] dbg_cpd_start_pos dbg_gate_start_pos dbg_gpll_scan_rst_d[1] ddrphy_cpd_done_d[1] dll_update_ack_rst_ctrl_d[1] pll_lock_deb training_error_d[1] 
S0(0000)-->S0(0000): x0xxxxxxxxxxxxxxxx
S0(0000)-->S0(0000): xx0xxxxxxxxxxxxxxx
S0(0000)-->S0(0000): xxx0xxxxxxxxxxxxxx
S0(0000)-->S0(0000): xxxxxx0xxxxxxxxxxx
S0(0000)-->S0(0000): xxxxxxx1xxxxxxxxxx
S0(0000)-->S0(0000): xxxxxxxx0xxxxxxxxx
S0(0000)-->S0(0000): xxxxxxxxx0xxxxxxxx
S0(0000)-->S0(0000): xxxxxxxxxx1xxxxxxx
S0(0000)-->S1(0001): x111xx10110xxxxxxx
S1(0001)-->S1(0001): xxxxxxxxxxxxxxxx0x
S1(0001)-->S2(0010): xxxxxxxxxxxxxxxx1x
S2(0010)-->S2(0010): xxxx1xxxxxxxxxxxxx
S2(0010)-->S3(0011): xxxxx1xxxxxxxxxxxx
S3(0011)-->S3(0011): xxxxxxxxxxxxxxx0xx
S3(0011)-->S4(0100): xxxxxxxxxxxxxxx1xx
S2(0010)-->S3(0011): xxxxx1xxxxxxxxx0xx
S3(0011)-->S3(0011): xxxxx1xxxxxxxxx0xx
S4(0100)-->S4(0100): xxxxxxxxxxxxxxx1xx
S4(0100)-->S5(0101): xxxxxxxxxxxxxxx0xx
S5(0101)-->S5(0101): x0xxxxxxxxxxxxxxxx
S5(0101)-->S5(0101): xx0xxxxxxxxxxxxxxx
S5(0101)-->S5(0101): xxx0xxxxxxxxxxxxxx
S5(0101)-->S5(0101): xxxxxx0xxxxxxxxxxx
S5(0101)-->S5(0101): xxxxxxx1xxxxxxxxxx
S5(0101)-->S5(0101): xxxxxxxx1xxxxxxxxx
S5(0101)-->S5(0101): xxxxxxxxx1xxxxxxxx
S5(0101)-->S5(0101): xxxxxxxxxx1xxxxxxx
S5(0101)-->S6(0110): x111xx10000xxxxxxx
S6(0110)-->S6(0110): x0xxxxxxxxxxxxxxxx
S6(0110)-->S6(0110): xx0xxxxxxxxxxxxxxx
S6(0110)-->S6(0110): xxx0xxxxxxxxxxxxxx
S6(0110)-->S6(0110): xxxxxx0xxxxxxxxxxx
S6(0110)-->S6(0110): xxxxxxx1xxxxxxxxxx
S6(0110)-->S6(0110): xxxxxxxx1xxxxxxxxx
S6(0110)-->S6(0110): xxxxxxxxx1xxxxxxxx
S6(0110)-->S6(0110): xxxxxxxxxx1xxxxxxx
S6(0110)-->S7(0111): x111xx10000xxxxxxx
S7(0111)-->S7(0111): x0xxxxxxxxxxxxxxxx
S7(0111)-->S7(0111): xx0xxxxxxxxxxxxxxx
S7(0111)-->S7(0111): xxx0xxxxxxxxxxxxxx
S7(0111)-->S7(0111): xxxxxx0xxxxxxxxxxx
S7(0111)-->S7(0111): xxxxxxx1xxxxxxxxxx
S7(0111)-->S7(0111): xxxxxxxx1xxxxxxxxx
S7(0111)-->S7(0111): xxxxxxxxx1xxxxxxxx
S7(0111)-->S7(0111): xxxxxxxxxx1xxxxxxx
S7(0111)-->S8(1000): x111xx10000xx0xxxx
S7(0111)-->S10(1010): x111xx10000xx1xxxx
S8(1000)-->S9(1001): xxxxxxxxxxxxxxxxxx
S9(1001)-->S10(1010): xxxxxxxxxxxxxx1xxx
S10(1010)-->S5(0101): xxxxxxxxxxxx11xxxx
S10(1010)-->S5(0101): 0xxxxxxxxxxx1xxx1x
S10(1010)-->S5(0101): xxxxxxxxxxxx1xxx10
S10(1010)-->S8(1000): xxxxxxxxxxx101xxxx
S10(1010)-->S8(1000): 0xxxxxxxxxx10xxx1x
S10(1010)-->S8(1000): xxxxxxxxxxx10xxx10
S10(1010)-->S10(1010): xxxxxxxxxxx001xxxx
S10(1010)-->S10(1010): 0xxxxxxxxxx00xxx1x
S10(1010)-->S10(1010): xxxxxxxxxxx00xxx10
S10(1010)-->S0(0000): xxxxxxxxxxxxx0xx0x
S10(1010)-->S0(0000): 1xxxxxxxxxxxx0xxx1

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N93 cnt[1] update_req 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): x1x
S2(10)-->S3(11): 1xx
S3(11)-->S0(00): xx0

I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N5 N17 N253 N336 dec_new_row dec_pre_row dec_refresh dec_zqcs 
S0(000)-->S0(000): 0xxxxxxx
S0(000)-->S1(001): 1xxxx100
S0(000)-->S2(010): 1xxx1000
S0(000)-->S3(011): 1xxx0000
S0(000)-->S4(100): 1xxxxx1x
S0(000)-->S4(100): 1xxxxxx1
S1(001)-->S2(010): x1xxxxxx
S2(010)-->S3(011): x10xxxxx
S4(100)-->S5(101): x1xxxx1x
S4(100)-->S6(110): x1xxxx01
S6(110)-->S0(000): x1xxxxxx
S5(101)-->S0(000): xxx1xxxx
S2(010)-->S0(000): x11xxxxx
S6(110)-->S0(000): x11xxxxx
S3(011)-->S0(000): xxx1xxxx

I: FSM init_state_fsm[3:0] inferred.
FSM init_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: cnt_cke_pass cnt_pwron_pass cnt_tmod_pass cnt_tmrd_pass cnt_txpr_pass cnt_tzqinit_pass init_start mr_load_done 
S0(0000)-->S0(0000): xxxxxx0x
S0(0000)-->S1(0001): xxxxxx1x
S1(0001)-->S1(0001): x0xxxxxx
S1(0001)-->S2(0010): x1xxxxxx
S0(0000)-->S1(0001): x0xxxx1x
S1(0001)-->S1(0001): x0xxxx1x
S2(0010)-->S2(0010): 0xxxxxxx
S2(0010)-->S3(0011): 1xxxxxxx
S3(0011)-->S3(0011): xxxx0xxx
S3(0011)-->S4(0100): xxxx1xxx
S2(0010)-->S3(0011): 1xxx0xxx
S3(0011)-->S3(0011): 1xxx0xxx
S4(0100)-->S5(0101): xxxxxxxx
S5(0101)-->S4(0100): xxx1xxx0
S5(0101)-->S6(0110): xxxxxxx1
S4(0100)-->S5(0101): xxx0xxx0
S5(0101)-->S5(0101): xxx0xxx0
S6(0110)-->S6(0110): xx0xxxxx
S6(0110)-->S7(0111): xx1xxxxx
S7(0111)-->S8(1000): xxxxxxxx
S8(1000)-->S8(1000): xxxxx0xx
S8(1000)-->S9(1001): xxxxx1xx
S9(1001)-->S0(0000): xxxxxxxx

I: FSM wrlvl_state_fsm[3:0] inferred.
FSM wrlvl_state_fsm[3:0] STG:
Number of reachable states: 9
Input nets: cmd_cnt[4] cnt_tmod_pass cnt_twldqsen_pass wrlvl_dqs_resp wrlvl_dqs_resp_r wrlvl_error wrlvl_start 
S0(0000)-->S0(0000): xxxxxx0
S0(0000)-->S1(0001): xxxxxx1
S1(0001)-->S2(0010): xxxx0xx
S1(0001)-->S6(0110): xxxx1xx
S2(0010)-->S2(0010): xx0xxxx
S2(0010)-->S3(0011): xx1xxxx
S3(0011)-->S4(0100): xxxxxxx
S4(0100)-->S4(0100): xxx0x0x
S4(0100)-->S5(0101): xxx1x0x
S4(0100)-->S8(1000): xxxxx1x
S5(0101)-->S1(0001): 1xxxxxx
S5(0101)-->S5(0101): 0xxxxxx
S4(0100)-->S5(0101): 0xx1x0x
S5(0101)-->S5(0101): 0xx1x0x
S6(0110)-->S6(0110): x0xxxxx
S6(0110)-->S7(0111): x1xxxxx
S8(1000)-->S8(1000): xxxxxxx
S7(0111)-->S0(0000): xxxxxxx

W: Loop was found during constant probe.
I: FSM genblk1.rdcal_state_fsm[4:0] inferred.
FSM genblk1.rdcal_state_fsm[4:0] STG:
Number of reachable states: 20
Input nets: N736 adj_rdel_done bslip_cnt[3] bslip_start cnt cnt_trfc_pass ddrphy_rst_ack_r[1] dqgt_debug gate_adj_done gate_cal_error gate_check_pass rdcal_start rdcal_success rddata_check_pass rdel_calib_done rdel_calib_error rdel_rd_cnt ref_cnt_done write_debug 
S0(00000)-->S1(00001): xxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxx
S1(00001)-->S2(00010): x1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S2(00010)-->S3(00011): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S3(00011)-->S2(00010): xxxxxxxxxxxx1xxxxxxxxxxxxxxxxxx0x
S3(00011)-->S4(00100): xxxxxxxxxxxx1xxxxxxxxxxxxxxxxxx1x
S4(00100)-->S5(00101): xxxx00000010xxxxxxxxxxxxxxxxxxxxx
S5(00101)-->S5(00101): xxxx00000110xxxxxxxxxxxxxxxxxxxx1
S5(00101)-->S6(00110): xxxx00000110xxxxxxxxxxxxxxxxxxxx0
S6(00110)-->S7(00111): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S7(00111)-->S8(01000): xxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxx
S8(01000)-->S8(01000): xxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxx
S8(01000)-->S9(01001): xxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxx
S8(01000)-->S19(10011): xxxxxxxxxxxxxxx01xxxxxxxxxxxxxxxx
S9(01001)-->S7(00111): xxxxxxxxxxxxx11xxxxxxxxxxxxxxxxxx
S9(01001)-->S7(00111): xxx0xxxxxxxxx1xxx0xxxxxxxxxxxxxxx
S9(01001)-->S9(01001): xxxxxxxxxxxxx0xxxxxxxxxxxxxxxxxxx
S9(01001)-->S10(01010): xxx1xxxxxxxxx10xx0xxxxxxxxxxxxxxx
S9(01001)-->S10(01010): xxxxxxxxxxxxx10xx1x1xxxxxxxxxxxxx
S9(01001)-->S12(01100): xxxxxxxxxxxxx10xx1x0xxxxxxxxxxxxx
S10(01010)-->S10(01010): xxxxxx0xxxxxxxxxxxxx0xxxxxxxxxxxx
S10(01010)-->S11(01011): xx0xxx1xxxxxxxxxxxxx0xxxxxxxxxxxx
S10(01010)-->S17(10001): xxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxx
S10(01010)-->S18(10010): xx1xxx1xxxxxxxxxxxxx0xxxxxxxxxxxx
S11(01011)-->S9(01001): xxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxx
S11(01011)-->S11(01011): xxxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxx
S12(01100)-->S12(01100): xxxxxxxxx0xxxxxxxxxxxxxxxxxxxxxxx
S12(01100)-->S13(01101): xxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxx
S13(01101)-->S14(01110): xxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxx
S14(01110)-->S14(01110): xxxxxxxxxxxxxxxxxxxxxxx00000000xx
S14(01110)-->S15(01111): xxxx11111111xxxxxxxxxxx11111111xx
S14(01110)-->S15(01111): xxxx11111110xxxxxxxxxxx11111110xx
S14(01110)-->S15(01111): xxxx11111101xxxxxxxxxxx11111101xx
S14(01110)-->S15(01111): xxxx11111100xxxxxxxxxxx11111100xx
S14(01110)-->S15(01111): xxxx11111011xxxxxxxxxxx11111011xx
S14(01110)-->S15(01111): xxxx11111010xxxxxxxxxxx11111010xx
S14(01110)-->S15(01111): xxxx11111001xxxxxxxxxxx11111001xx
S14(01110)-->S15(01111): xxxx11111000xxxxxxxxxxx11111000xx
S14(01110)-->S15(01111): xxxx11110111xxxxxxxxxxx11110111xx
S14(01110)-->S15(01111): xxxx11110110xxxxxxxxxxx11110110xx
S14(01110)-->S15(01111): xxxx11110101xxxxxxxxxxx11110101xx
S14(01110)-->S15(01111): xxxx11110100xxxxxxxxxxx11110100xx
S14(01110)-->S15(01111): xxxx11110011xxxxxxxxxxx11110011xx
S14(01110)-->S15(01111): xxxx11110010xxxxxxxxxxx11110010xx
S14(01110)-->S15(01111): xxxx11110001xxxxxxxxxxx11110001xx
S14(01110)-->S15(01111): xxxx11110000xxxxxxxxxxx11110000xx
S14(01110)-->S15(01111): xxxx11101111xxxxxxxxxxx11101111xx
S14(01110)-->S15(01111): xxxx11101110xxxxxxxxxxx11101110xx
S14(01110)-->S15(01111): xxxx11101101xxxxxxxxxxx11101101xx
S14(01110)-->S15(01111): xxxx11101100xxxxxxxxxxx11101100xx
S14(01110)-->S15(01111): xxxx11101011xxxxxxxxxxx11101011xx
S14(01110)-->S15(01111): xxxx11101010xxxxxxxxxxx11101010xx
S14(01110)-->S15(01111): xxxx11101001xxxxxxxxxxx11101001xx
S14(01110)-->S15(01111): xxxx11101000xxxxxxxxxxx11101000xx
S14(01110)-->S15(01111): xxxx11100111xxxxxxxxxxx11100111xx
S14(01110)-->S15(01111): xxxx11100110xxxxxxxxxxx11100110xx
S14(01110)-->S15(01111): xxxx11100101xxxxxxxxxxx11100101xx
S14(01110)-->S15(01111): xxxx11100100xxxxxxxxxxx11100100xx
S14(01110)-->S15(01111): xxxx11100011xxxxxxxxxxx11100011xx
S14(01110)-->S15(01111): xxxx11100010xxxxxxxxxxx11100010xx
S14(01110)-->S15(01111): xxxx11100001xxxxxxxxxxx11100001xx
S14(01110)-->S15(01111): xxxx11100000xxxxxxxxxxx11100000xx
S14(01110)-->S15(01111): xxxx11011111xxxxxxxxxxx11011111xx
S14(01110)-->S15(01111): xxxx11011110xxxxxxxxxxx11011110xx
S14(01110)-->S15(01111): xxxx11011101xxxxxxxxxxx11011101xx
S14(01110)-->S15(01111): xxxx11011100xxxxxxxxxxx11011100xx
S14(01110)-->S15(01111): xxxx11011011xxxxxxxxxxx11011011xx
S14(01110)-->S15(01111): xxxx11011010xxxxxxxxxxx11011010xx
S14(01110)-->S15(01111): xxxx11011001xxxxxxxxxxx11011001xx
S14(01110)-->S15(01111): xxxx11011000xxxxxxxxxxx11011000xx
S14(01110)-->S15(01111): xxxx11010111xxxxxxxxxxx11010111xx
S14(01110)-->S15(01111): xxxx11010110xxxxxxxxxxx11010110xx
S14(01110)-->S15(01111): xxxx11010101xxxxxxxxxxx11010101xx
S14(01110)-->S15(01111): xxxx11010100xxxxxxxxxxx11010100xx
S14(01110)-->S15(01111): xxxx11010011xxxxxxxxxxx11010011xx
S14(01110)-->S15(01111): xxxx11010010xxxxxxxxxxx11010010xx
S14(01110)-->S15(01111): xxxx11010001xxxxxxxxxxx11010001xx
S14(01110)-->S15(01111): xxxx11010000xxxxxxxxxxx11010000xx
S14(01110)-->S15(01111): xxxx11001111xxxxxxxxxxx11001111xx
S14(01110)-->S15(01111): xxxx11001110xxxxxxxxxxx11001110xx
S14(01110)-->S15(01111): xxxx11001101xxxxxxxxxxx11001101xx
S14(01110)-->S15(01111): xxxx11001100xxxxxxxxxxx11001100xx
S14(01110)-->S15(01111): xxxx11001011xxxxxxxxxxx11001011xx
S14(01110)-->S15(01111): xxxx11001010xxxxxxxxxxx11001010xx
S14(01110)-->S15(01111): xxxx11001001xxxxxxxxxxx11001001xx
S14(01110)-->S15(01111): xxxx11001000xxxxxxxxxxx11001000xx
S14(01110)-->S15(01111): xxxx11000111xxxxxxxxxxx11000111xx
S14(01110)-->S15(01111): xxxx11000110xxxxxxxxxxx11000110xx
S14(01110)-->S15(01111): xxxx11000101xxxxxxxxxxx11000101xx
S14(01110)-->S15(01111): xxxx11000100xxxxxxxxxxx11000100xx
S14(01110)-->S15(01111): xxxx11000011xxxxxxxxxxx11000011xx
S14(01110)-->S15(01111): xxxx11000010xxxxxxxxxxx11000010xx
S14(01110)-->S15(01111): xxxx11000001xxxxxxxxxxx11000001xx
S14(01110)-->S15(01111): xxxx11000000xxxxxxxxxxx11000000xx
S14(01110)-->S15(01111): xxxx10111111xxxxxxxxxxx10111111xx
S14(01110)-->S15(01111): xxxx10111110xxxxxxxxxxx10111110xx
S14(01110)-->S15(01111): xxxx10111101xxxxxxxxxxx10111101xx
S14(01110)-->S15(01111): xxxx10111100xxxxxxxxxxx10111100xx
S14(01110)-->S15(01111): xxxx10111011xxxxxxxxxxx10111011xx
S14(01110)-->S15(01111): xxxx10111010xxxxxxxxxxx10111010xx
S14(01110)-->S15(01111): xxxx10111001xxxxxxxxxxx10111001xx
S14(01110)-->S15(01111): xxxx10111000xxxxxxxxxxx10111000xx
S14(01110)-->S15(01111): xxxx10110111xxxxxxxxxxx10110111xx
S14(01110)-->S15(01111): xxxx10110110xxxxxxxxxxx10110110xx
S14(01110)-->S15(01111): xxxx10110101xxxxxxxxxxx10110101xx
S14(01110)-->S15(01111): xxxx10110100xxxxxxxxxxx10110100xx
S14(01110)-->S15(01111): xxxx10110011xxxxxxxxxxx10110011xx
S14(01110)-->S15(01111): xxxx10110010xxxxxxxxxxx10110010xx
S14(01110)-->S15(01111): xxxx10110001xxxxxxxxxxx10110001xx
S14(01110)-->S15(01111): xxxx10110000xxxxxxxxxxx10110000xx
S14(01110)-->S15(01111): xxxx10101111xxxxxxxxxxx10101111xx
S14(01110)-->S15(01111): xxxx10101110xxxxxxxxxxx10101110xx
S14(01110)-->S15(01111): xxxx10101101xxxxxxxxxxx10101101xx
S14(01110)-->S15(01111): xxxx10101100xxxxxxxxxxx10101100xx
S14(01110)-->S15(01111): xxxx10101011xxxxxxxxxxx10101011xx
S14(01110)-->S15(01111): xxxx10101010xxxxxxxxxxx10101010xx
S14(01110)-->S15(01111): xxxx10101001xxxxxxxxxxx10101001xx
S14(01110)-->S15(01111): xxxx10101000xxxxxxxxxxx10101000xx
S14(01110)-->S15(01111): xxxx10100111xxxxxxxxxxx10100111xx
S14(01110)-->S15(01111): xxxx10100110xxxxxxxxxxx10100110xx
S14(01110)-->S15(01111): xxxx10100101xxxxxxxxxxx10100101xx
S14(01110)-->S15(01111): xxxx10100100xxxxxxxxxxx10100100xx
S14(01110)-->S15(01111): xxxx10100011xxxxxxxxxxx10100011xx
S14(01110)-->S15(01111): xxxx10100010xxxxxxxxxxx10100010xx
S14(01110)-->S15(01111): xxxx10100001xxxxxxxxxxx10100001xx
S14(01110)-->S15(01111): xxxx10100000xxxxxxxxxxx10100000xx
S14(01110)-->S15(01111): xxxx10011111xxxxxxxxxxx10011111xx
S14(01110)-->S15(01111): xxxx10011110xxxxxxxxxxx10011110xx
S14(01110)-->S15(01111): xxxx10011101xxxxxxxxxxx10011101xx
S14(01110)-->S15(01111): xxxx10011100xxxxxxxxxxx10011100xx
S14(01110)-->S15(01111): xxxx10011011xxxxxxxxxxx10011011xx
S14(01110)-->S15(01111): xxxx10011010xxxxxxxxxxx10011010xx
S14(01110)-->S15(01111): xxxx10011001xxxxxxxxxxx10011001xx
S14(01110)-->S15(01111): xxxx10011000xxxxxxxxxxx10011000xx
S14(01110)-->S15(01111): xxxx10010111xxxxxxxxxxx10010111xx
S14(01110)-->S15(01111): xxxx10010110xxxxxxxxxxx10010110xx
S14(01110)-->S15(01111): xxxx10010101xxxxxxxxxxx10010101xx
S14(01110)-->S15(01111): xxxx10010100xxxxxxxxxxx10010100xx
S14(01110)-->S15(01111): xxxx10010011xxxxxxxxxxx10010011xx
S14(01110)-->S15(01111): xxxx10010010xxxxxxxxxxx10010010xx
S14(01110)-->S15(01111): xxxx10010001xxxxxxxxxxx10010001xx
S14(01110)-->S15(01111): xxxx10010000xxxxxxxxxxx10010000xx
S14(01110)-->S15(01111): xxxx10001111xxxxxxxxxxx10001111xx
S14(01110)-->S15(01111): xxxx10001110xxxxxxxxxxx10001110xx
S14(01110)-->S15(01111): xxxx10001101xxxxxxxxxxx10001101xx
S14(01110)-->S15(01111): xxxx10001100xxxxxxxxxxx10001100xx
S14(01110)-->S15(01111): xxxx10001011xxxxxxxxxxx10001011xx
S14(01110)-->S15(01111): xxxx10001010xxxxxxxxxxx10001010xx
S14(01110)-->S15(01111): xxxx10001001xxxxxxxxxxx10001001xx
S14(01110)-->S15(01111): xxxx10001000xxxxxxxxxxx10001000xx
S14(01110)-->S15(01111): xxxx10000111xxxxxxxxxxx10000111xx
S14(01110)-->S15(01111): xxxx10000110xxxxxxxxxxx10000110xx
S14(01110)-->S15(01111): xxxx10000101xxxxxxxxxxx10000101xx
S14(01110)-->S15(01111): xxxx10000100xxxxxxxxxxx10000100xx
S14(01110)-->S15(01111): xxxx10000011xxxxxxxxxxx10000011xx
S14(01110)-->S15(01111): xxxx10000010xxxxxxxxxxx10000010xx
S14(01110)-->S15(01111): xxxx10000001xxxxxxxxxxx10000001xx
S14(01110)-->S15(01111): xxxx10000000xxxxxxxxxxx10000000xx
S14(01110)-->S15(01111): xxxx01111111xxxxxxxxxxx01111111xx
S14(01110)-->S15(01111): xxxx01111110xxxxxxxxxxx01111110xx
S14(01110)-->S15(01111): xxxx01111101xxxxxxxxxxx01111101xx
S14(01110)-->S15(01111): xxxx01111100xxxxxxxxxxx01111100xx
S14(01110)-->S15(01111): xxxx01111011xxxxxxxxxxx01111011xx
S14(01110)-->S15(01111): xxxx01111010xxxxxxxxxxx01111010xx
S14(01110)-->S15(01111): xxxx01111001xxxxxxxxxxx01111001xx
S14(01110)-->S15(01111): xxxx01111000xxxxxxxxxxx01111000xx
S14(01110)-->S15(01111): xxxx01110111xxxxxxxxxxx01110111xx
S14(01110)-->S15(01111): xxxx01110110xxxxxxxxxxx01110110xx
S14(01110)-->S15(01111): xxxx01110101xxxxxxxxxxx01110101xx
S14(01110)-->S15(01111): xxxx01110100xxxxxxxxxxx01110100xx
S14(01110)-->S15(01111): xxxx01110011xxxxxxxxxxx01110011xx
S14(01110)-->S15(01111): xxxx01110010xxxxxxxxxxx01110010xx
S14(01110)-->S15(01111): xxxx01110001xxxxxxxxxxx01110001xx
S14(01110)-->S15(01111): xxxx01110000xxxxxxxxxxx01110000xx
S14(01110)-->S15(01111): xxxx01101111xxxxxxxxxxx01101111xx
S14(01110)-->S15(01111): xxxx01101110xxxxxxxxxxx01101110xx
S14(01110)-->S15(01111): xxxx01101101xxxxxxxxxxx01101101xx
S14(01110)-->S15(01111): xxxx01101100xxxxxxxxxxx01101100xx
S14(01110)-->S15(01111): xxxx01101011xxxxxxxxxxx01101011xx
S14(01110)-->S15(01111): xxxx01101010xxxxxxxxxxx01101010xx
S14(01110)-->S15(01111): xxxx01101001xxxxxxxxxxx01101001xx
S14(01110)-->S15(01111): xxxx01101000xxxxxxxxxxx01101000xx
S14(01110)-->S15(01111): xxxx01100111xxxxxxxxxxx01100111xx
S14(01110)-->S15(01111): xxxx01100110xxxxxxxxxxx01100110xx
S14(01110)-->S15(01111): xxxx01100101xxxxxxxxxxx01100101xx
S14(01110)-->S15(01111): xxxx01100100xxxxxxxxxxx01100100xx
S14(01110)-->S15(01111): xxxx01100011xxxxxxxxxxx01100011xx
S14(01110)-->S15(01111): xxxx01100010xxxxxxxxxxx01100010xx
S14(01110)-->S15(01111): xxxx01100001xxxxxxxxxxx01100001xx
S14(01110)-->S15(01111): xxxx01100000xxxxxxxxxxx01100000xx
S14(01110)-->S15(01111): xxxx01011111xxxxxxxxxxx01011111xx
S14(01110)-->S15(01111): xxxx01011110xxxxxxxxxxx01011110xx
S14(01110)-->S15(01111): xxxx01011101xxxxxxxxxxx01011101xx
S14(01110)-->S15(01111): xxxx01011100xxxxxxxxxxx01011100xx
S14(01110)-->S15(01111): xxxx01011011xxxxxxxxxxx01011011xx
S14(01110)-->S15(01111): xxxx01011010xxxxxxxxxxx01011010xx
S14(01110)-->S15(01111): xxxx01011001xxxxxxxxxxx01011001xx
S14(01110)-->S15(01111): xxxx01011000xxxxxxxxxxx01011000xx
S14(01110)-->S15(01111): xxxx01010111xxxxxxxxxxx01010111xx
S14(01110)-->S15(01111): xxxx01010110xxxxxxxxxxx01010110xx
S14(01110)-->S15(01111): xxxx01010101xxxxxxxxxxx01010101xx
S14(01110)-->S15(01111): xxxx01010100xxxxxxxxxxx01010100xx
S14(01110)-->S15(01111): xxxx01010011xxxxxxxxxxx01010011xx
S14(01110)-->S15(01111): xxxx01010010xxxxxxxxxxx01010010xx
S14(01110)-->S15(01111): xxxx01010001xxxxxxxxxxx01010001xx
S14(01110)-->S15(01111): xxxx01010000xxxxxxxxxxx01010000xx
S14(01110)-->S15(01111): xxxx01001111xxxxxxxxxxx01001111xx
S14(01110)-->S15(01111): xxxx01001110xxxxxxxxxxx01001110xx
S14(01110)-->S15(01111): xxxx01001101xxxxxxxxxxx01001101xx
S14(01110)-->S15(01111): xxxx01001100xxxxxxxxxxx01001100xx
S14(01110)-->S15(01111): xxxx01001011xxxxxxxxxxx01001011xx
S14(01110)-->S15(01111): xxxx01001010xxxxxxxxxxx01001010xx
S14(01110)-->S15(01111): xxxx01001001xxxxxxxxxxx01001001xx
S14(01110)-->S15(01111): xxxx01001000xxxxxxxxxxx01001000xx
S14(01110)-->S15(01111): xxxx01000111xxxxxxxxxxx01000111xx
S14(01110)-->S15(01111): xxxx01000110xxxxxxxxxxx01000110xx
S14(01110)-->S15(01111): xxxx01000101xxxxxxxxxxx01000101xx
S14(01110)-->S15(01111): xxxx01000100xxxxxxxxxxx01000100xx
S14(01110)-->S15(01111): xxxx01000011xxxxxxxxxxx01000011xx
S14(01110)-->S15(01111): xxxx01000010xxxxxxxxxxx01000010xx
S14(01110)-->S15(01111): xxxx01000001xxxxxxxxxxx01000001xx
S14(01110)-->S15(01111): xxxx01000000xxxxxxxxxxx01000000xx
S14(01110)-->S15(01111): xxxx00111111xxxxxxxxxxx00111111xx
S14(01110)-->S15(01111): xxxx00111110xxxxxxxxxxx00111110xx
S14(01110)-->S15(01111): xxxx00111101xxxxxxxxxxx00111101xx
S14(01110)-->S15(01111): xxxx00111100xxxxxxxxxxx00111100xx
S14(01110)-->S15(01111): xxxx00111011xxxxxxxxxxx00111011xx
S14(01110)-->S15(01111): xxxx00111010xxxxxxxxxxx00111010xx
S14(01110)-->S15(01111): xxxx00111001xxxxxxxxxxx00111001xx
S14(01110)-->S15(01111): xxxx00111000xxxxxxxxxxx00111000xx
S14(01110)-->S15(01111): xxxx00110111xxxxxxxxxxx00110111xx
S14(01110)-->S15(01111): xxxx00110110xxxxxxxxxxx00110110xx
S14(01110)-->S15(01111): xxxx00110101xxxxxxxxxxx00110101xx
S14(01110)-->S15(01111): xxxx00110100xxxxxxxxxxx00110100xx
S14(01110)-->S15(01111): xxxx00110011xxxxxxxxxxx00110011xx
S14(01110)-->S15(01111): xxxx00110010xxxxxxxxxxx00110010xx
S14(01110)-->S15(01111): xxxx00110001xxxxxxxxxxx00110001xx
S14(01110)-->S15(01111): xxxx00110000xxxxxxxxxxx00110000xx
S14(01110)-->S15(01111): xxxx00101111xxxxxxxxxxx00101111xx
S14(01110)-->S15(01111): xxxx00101110xxxxxxxxxxx00101110xx
S14(01110)-->S15(01111): xxxx00101101xxxxxxxxxxx00101101xx
S14(01110)-->S15(01111): xxxx00101100xxxxxxxxxxx00101100xx
S14(01110)-->S15(01111): xxxx00101011xxxxxxxxxxx00101011xx
S14(01110)-->S15(01111): xxxx00101010xxxxxxxxxxx00101010xx
S14(01110)-->S15(01111): xxxx00101001xxxxxxxxxxx00101001xx
S14(01110)-->S15(01111): xxxx00101000xxxxxxxxxxx00101000xx
S14(01110)-->S15(01111): xxxx00100111xxxxxxxxxxx00100111xx
S14(01110)-->S15(01111): xxxx00100110xxxxxxxxxxx00100110xx
S14(01110)-->S15(01111): xxxx00100101xxxxxxxxxxx00100101xx
S14(01110)-->S15(01111): xxxx00100100xxxxxxxxxxx00100100xx
S14(01110)-->S15(01111): xxxx00100011xxxxxxxxxxx00100011xx
S14(01110)-->S15(01111): xxxx00100010xxxxxxxxxxx00100010xx
S14(01110)-->S15(01111): xxxx00100001xxxxxxxxxxx00100001xx
S14(01110)-->S15(01111): xxxx00100000xxxxxxxxxxx00100000xx
S14(01110)-->S15(01111): xxxx00011111xxxxxxxxxxx00011111xx
S14(01110)-->S15(01111): xxxx00011110xxxxxxxxxxx00011110xx
S14(01110)-->S15(01111): xxxx00011101xxxxxxxxxxx00011101xx
S14(01110)-->S15(01111): xxxx00011100xxxxxxxxxxx00011100xx
S14(01110)-->S15(01111): xxxx00011011xxxxxxxxxxx00011011xx
S14(01110)-->S15(01111): xxxx00011010xxxxxxxxxxx00011010xx
S14(01110)-->S15(01111): xxxx00011001xxxxxxxxxxx00011001xx
S14(01110)-->S15(01111): xxxx00011000xxxxxxxxxxx00011000xx
S14(01110)-->S15(01111): xxxx00010111xxxxxxxxxxx00010111xx
S14(01110)-->S15(01111): xxxx00010110xxxxxxxxxxx00010110xx
S14(01110)-->S15(01111): xxxx00010101xxxxxxxxxxx00010101xx
S14(01110)-->S15(01111): xxxx00010100xxxxxxxxxxx00010100xx
S14(01110)-->S15(01111): xxxx00010011xxxxxxxxxxx00010011xx
S14(01110)-->S15(01111): xxxx00010010xxxxxxxxxxx00010010xx
S14(01110)-->S15(01111): xxxx00010001xxxxxxxxxxx00010001xx
S14(01110)-->S15(01111): xxxx00010000xxxxxxxxxxx00010000xx
S14(01110)-->S15(01111): xxxx00001111xxxxxxxxxxx00001111xx
S14(01110)-->S15(01111): xxxx00001110xxxxxxxxxxx00001110xx
S14(01110)-->S15(01111): xxxx00001101xxxxxxxxxxx00001101xx
S14(01110)-->S15(01111): xxxx00001100xxxxxxxxxxx00001100xx
S14(01110)-->S15(01111): xxxx00001011xxxxxxxxxxx00001011xx
S14(01110)-->S15(01111): xxxx00001010xxxxxxxxxxx00001010xx
S14(01110)-->S15(01111): xxxx00001001xxxxxxxxxxx00001001xx
S14(01110)-->S15(01111): xxxx00001000xxxxxxxxxxx00001000xx
S14(01110)-->S15(01111): xxxx00000111xxxxxxxxxxx00000111xx
S14(01110)-->S15(01111): xxxx00000110xxxxxxxxxxx00000110xx
S14(01110)-->S15(01111): xxxx00000101xxxxxxxxxxx00000101xx
S14(01110)-->S15(01111): xxxx00000100xxxxxxxxxxx00000100xx
S14(01110)-->S15(01111): xxxx00000011xxxxxxxxxxx00000011xx
S14(01110)-->S15(01111): xxxx00000010xxxxxxxxxxx00000010xx
S14(01110)-->S15(01111): xxxx00000001xxxxxxxxxxx00000001xx
S15(01111)-->S14(01110): 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S15(01111)-->S16(10000): xxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxx
S16(10000)-->S2(00010): xxxxxx1xxxxxxxxxxxxxxx0xxxxxxxxxx
S18(10010)-->S18(10010): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S19(10011)-->S19(10011): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S16(10000)-->S18(10010): xxxxxx1xxxxxxxxxxxxxxx1xxxxxxxxxx
S18(10010)-->S18(10010): xxxxxx1xxxxxxxxxxxxxxx1xxxxxxxxxx
S17(10001)-->S0(00000): xxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxx

I: FSM upcal_state_fsm[3:0] inferred.
FSM upcal_state_fsm[3:0] STG:
Number of reachable states: 3
Input nets: N26 dqs_gate_comp_done update_start 
S0(0000)-->S1(0001): xx1
S1(0001)-->S1(0001): x0x
S1(0001)-->S2(0010): x1x
S0(0000)-->S1(0001): x01
S1(0001)-->S1(0001): x01
S2(0010)-->S2(0010): 0xx
S0(0000)-->S0(0000): xx0
S2(0010)-->S0(0000): 1xx

I: FSM wrcal_state_fsm[3:0] inferred.
FSM wrcal_state_fsm[3:0] STG:
Number of reachable states: 8
Input nets: N357 N458 cnt[4:2] cnt_trfc_pass ref_cnt_done wrcal_check_pass wrcal_start 
S0(0000)-->S1(0001): xxxxxxxx1
S1(0001)-->S2(0010): xxxxxxxxx
S2(0010)-->S1(0001): xxxxx10xx
S2(0010)-->S3(0011): xxxxx11xx
S3(0011)-->S4(0100): 1xxxxxxxx
S4(0100)-->S5(0101): xxx1xxxxx
S5(0101)-->S8(1001): xxxx1xxxx
S8(1001)-->S9(1010): xx1xxxxxx
S9(1010)-->S0(0000): xxx1xxxxx

I: FSM eyecal_state_fsm[3:0] inferred.
FSM eyecal_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N188 N242 cnt[4:2] cnt_trfc_pass eye_calibration_error eyecal_check_pass eyecal_start ref_cnt_done 
S0(0000)-->S1(0001): xxxxxxxx1x
S1(0001)-->S2(0010): xxxxxxxxxx
S2(0010)-->S1(0001): xxxxx1xxx0
S2(0010)-->S3(0011): xxxxx1xxx1
S3(0011)-->S4(0100): 1xxxxxxxxx
S4(0100)-->S5(0101): xxxx1xxxxx
S5(0101)-->S6(0110): xx1xxxxxxx
S6(0110)-->S4(0100): x1xxxxxxxx
S6(0110)-->S7(0111): xxxxxxx1xx
S7(0111)-->S8(1000): xx1xxx0xxx
S7(0111)-->S9(1001): xx1xxx1xxx
S9(1001)-->S9(1001): xxxxxxxxxx
S8(1000)-->S0(0000): xxx1xxxxxx

I: FSM error_status_fsm[3:0] inferred.
FSM error_status_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N118 N153 N155 N157 N159 N161 N163 
S0(0000)-->S0(0000): 1xxxxxx
S1(0001)-->S0(0000): 1xxxxxx
S2(0010)-->S0(0000): 1xxxxxx
S3(0011)-->S0(0000): 1xxxxxx
S4(0100)-->S0(0000): 1xxxxxx
S5(0101)-->S0(0000): 1xxxxxx
S6(0110)-->S0(0000): 1xxxxxx
S0(0000)-->S1(0001): x1xxxxx
S1(0001)-->S1(0001): x1xxxxx
S2(0010)-->S1(0001): x1xxxxx
S3(0011)-->S1(0001): x1xxxxx
S4(0100)-->S1(0001): x1xxxxx
S5(0101)-->S1(0001): x1xxxxx
S6(0110)-->S1(0001): x1xxxxx
S0(0000)-->S2(0010): xx1xxxx
S1(0001)-->S2(0010): xx1xxxx
S2(0010)-->S2(0010): xx1xxxx
S3(0011)-->S2(0010): xx1xxxx
S4(0100)-->S2(0010): xx1xxxx
S5(0101)-->S2(0010): xx1xxxx
S6(0110)-->S2(0010): xx1xxxx
S0(0000)-->S3(0011): xxx1xxx
S1(0001)-->S3(0011): xxx1xxx
S2(0010)-->S3(0011): xxx1xxx
S3(0011)-->S3(0011): xxx1xxx
S4(0100)-->S3(0011): xxx1xxx
S5(0101)-->S3(0011): xxx1xxx
S6(0110)-->S3(0011): xxx1xxx
S0(0000)-->S4(0100): xxxx1xx
S1(0001)-->S4(0100): xxxx1xx
S2(0010)-->S4(0100): xxxx1xx
S3(0011)-->S4(0100): xxxx1xx
S4(0100)-->S4(0100): xxxx1xx
S5(0101)-->S4(0100): xxxx1xx
S6(0110)-->S4(0100): xxxx1xx
S0(0000)-->S5(0101): xxxxx1x
S1(0001)-->S5(0101): xxxxx1x
S2(0010)-->S5(0101): xxxxx1x
S3(0011)-->S5(0101): xxxxx1x
S4(0100)-->S5(0101): xxxxx1x
S5(0101)-->S5(0101): xxxxx1x
S6(0110)-->S5(0101): xxxxx1x
S0(0000)-->S6(0110): xxxxxx1
S1(0001)-->S6(0110): xxxxxx1
S2(0010)-->S6(0110): xxxxxx1
S3(0011)-->S6(0110): xxxxxx1
S4(0100)-->S6(0110): xxxxxx1
S5(0101)-->S6(0110): xxxxxx1
S6(0110)-->S6(0110): xxxxxx1

I: FSM main_state_fsm[3:0] inferred.
FSM main_state_fsm[3:0] STG:
Number of reachable states: 8
Input nets: eyecal_done init_done rdcal_done update_cal_req update_done wrcal_done wrlvl_done wrlvl_en 
S0(0000)-->S1(0001): xxxxxxxx
S1(0001)-->S2(0010): x1xxxxx1
S1(0001)-->S3(0011): x1xxxxx0
S0(0000)-->S1(0001): x0xxxxxx
S1(0001)-->S1(0001): x0xxxxxx
S2(0010)-->S2(0010): xxxxxx0x
S2(0010)-->S3(0011): xxxxxx1x
S3(0011)-->S3(0011): xx0xxxxx
S3(0011)-->S4(0100): xx1xxxxx
S4(0100)-->S4(0100): xxxxx0xx
S4(0100)-->S5(0101): xxxxx1xx
S5(0101)-->S5(0101): 0xxxxxxx
S5(0101)-->S7(0111): 1xxxxxxx
S6(0110)-->S6(0110): xxxx0xxx
S6(0110)-->S7(0111): xxxx1xxx
S7(0111)-->S6(0110): xxx1xxxx
S7(0111)-->S7(0111): xxx0xxxx
S5(0101)-->S7(0111): 1xx0xxxx
S7(0111)-->S7(0111): 1xx0xxxx

I: FSM wl_state_fsm[2:0] inferred.
FSM wl_state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N15 N364 all_group_dq_rising cnt[4] wrlvl_dqs_req 
S0(000)-->S0(000): xxxx0
S0(000)-->S1(001): xxxx1
S1(001)-->S2(010): 0xxxx
S2(010)-->S2(010): xxx0x
S2(010)-->S3(011): xxx1x
S3(011)-->S4(100): xxxxx
S4(100)-->S1(001): x10xx
S4(100)-->S4(100): x0xxx
S4(100)-->S6(110): x11xx
S5(101)-->S5(101): xxxxx
S6(110)-->S6(110): xxxx1
S6(110)-->S0(000): xxxx0
S4(100)-->S6(110): x11x1
S6(110)-->S6(110): x11x1
S1(001)-->S5(101): 1xxxx
S5(101)-->S5(101): 1xxxx

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 14
Input nets: N20 cnt[3] wrcal_move_en wrdata_check_pass write_calibration 
S0(0000)-->S1(0001): xxxx1
S1(0001)-->S2(0010): xxxxx
S2(0010)-->S3(0011): 0x1x1
S2(0010)-->S4(0100): 1x1x1
S0(0000)-->S0(0000): xxxx0
S2(0010)-->S0(0000): xxxx0
S1(0001)-->S2(0010): x10xx
S3(0011)-->S2(0010): x10xx
S4(0100)-->S5(0101): x1xxx
S5(0101)-->S6(0110): xx0xx
S6(0110)-->S7(0111): 0x1xx
S6(0110)-->S8(1000): 1x1xx
S5(0101)-->S6(0110): x10xx
S7(0111)-->S6(0110): x10xx
S8(1000)-->S9(1001): x1xxx
S9(1001)-->S10(1010): xx0xx
S10(1010)-->S11(1011): xx11x
S10(1010)-->S13(1101): xx10x
S11(1011)-->S11(1011): xxxx1
S11(1011)-->S12(1100): xxxx0
S10(1010)-->S11(1011): xx111
S11(1011)-->S11(1011): xx111
S13(1101)-->S13(1101): xxxxx
S12(1100)-->S0(0000): xxxx1

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 12
Input nets: N55 N115 N759 cnt[3:2] dqsi_move_en init_adj_rdel 
S0(0000)-->S1(0001): xxxxxx1
S0(0000)-->S4(0100): xx1xxxx
S1(0001)-->S2(0010): xxx1xxx
S2(0010)-->S3(0011): xxxx1xx
S3(0011)-->S0(0000): xxxxxxx
S4(0100)-->S5(0101): 0xxxx1x
S4(0100)-->S6(0110): 1xxxx1x
S5(0101)-->S4(0100): xxx1x0x
S6(0110)-->S7(0111): xxx1xxx
S7(0111)-->S8(1000): xxxx10x
S8(1000)-->S9(1001): 0xxxx1x
S8(1000)-->S10(1010): 1xxxx1x
S9(1001)-->S8(1000): xxx1x0x
S10(1010)-->S11(1011): xxx1x0x
S3(0011)-->S0(0000): x1xxxxx
S11(1011)-->S0(0000): x1xxxxx

I: FSM gdet_state_fsm[2:0] inferred.
FSM gdet_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N21 N25 dqs_gate_vld 
S0(000)-->S0(000): xx0
S0(000)-->S1(001): xx1
S1(001)-->S1(001): 00x
S1(001)-->S2(010): 01x
S2(010)-->S2(010): 00x
S2(010)-->S3(011): 01x
S3(011)-->S4(100): xxx
S4(100)-->S4(100): 0xx
S4(100)-->S0(000): 1xx
S1(001)-->S0(000): 1xx
S0(000)-->S0(000): 1x0
S1(001)-->S0(000): 1x0
S4(100)-->S0(000): 1x0
S2(010)-->S0(000): 1xx

I: FSM rdchk_state0_fsm[3:0] inferred.
FSM rdchk_state0_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N81 N84 N223 N235 N247 N259 
S0(0000)-->S1(0001): 1xxxxx
S1(0001)-->S1(0001): x00xxx
S1(0001)-->S2(0010): x01xxx
S2(0010)-->S2(0010): x0x0xx
S2(0010)-->S3(0011): x0x1xx
S3(0011)-->S3(0011): x0xx0x
S3(0011)-->S4(0100): x0xx1x
S2(0010)-->S3(0011): x0x10x
S3(0011)-->S3(0011): x0x10x
S4(0100)-->S4(0100): x0xxx0
S4(0100)-->S5(0101): x0xxx1
S5(0101)-->S6(0110): xxxxxx
S0(0000)-->S0(0000): 0xxxxx
S1(0001)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): xxxxxx
S4(0100)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S2(0010)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S0(0000)-->S0(0000): 01xxxx
S2(0010)-->S0(0000): 01xxxx
S4(0100)-->S0(0000): 01xxxx
S6(0110)-->S0(0000): 01xxxx

I: FSM rdchk_state1_fsm[3:0] inferred.
FSM rdchk_state1_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N81 N84 N294 N306 N318 N330 
S0(0000)-->S1(0001): 1xxxxx
S1(0001)-->S1(0001): x00xxx
S1(0001)-->S2(0010): x01xxx
S2(0010)-->S2(0010): x0x0xx
S2(0010)-->S3(0011): x0x1xx
S3(0011)-->S3(0011): x0xx0x
S3(0011)-->S4(0100): x0xx1x
S2(0010)-->S3(0011): x0x10x
S3(0011)-->S3(0011): x0x10x
S4(0100)-->S4(0100): x0xxx0
S4(0100)-->S5(0101): x0xxx1
S5(0101)-->S6(0110): xxxxxx
S0(0000)-->S0(0000): 0xxxxx
S1(0001)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): xxxxxx
S4(0100)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S2(0010)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S0(0000)-->S0(0000): 01xxxx
S2(0010)-->S0(0000): 01xxxx
S4(0100)-->S0(0000): 01xxxx
S6(0110)-->S0(0000): 01xxxx

I: FSM gate_state_fsm[2:0] inferred.
FSM gate_state_fsm[2:0] STG:
Number of reachable states: 6
Input nets: dqs_gate_vld_n gate_move_en gate_value[6] gatecal_start read_pattern_error sample_done 
S0(000)-->S1(001): xxx1xx
S1(001)-->S2(010): xxxxxx
S2(010)-->S2(010): 0xxxxx
S2(010)-->S3(011): 1x0xx0
S2(010)-->S4(100): 1xxxx1
S2(010)-->S5(101): 1x1xx0
S3(011)-->S3(011): x0xxxx
S1(001)-->S2(010): x1xxxx
S3(011)-->S2(010): x1xxxx
S4(100)-->S4(100): xxx10x
S5(101)-->S5(101): xxxxxx
S4(100)-->S5(101): xxx11x
S5(101)-->S5(101): xxx11x
S0(000)-->S0(000): xxx0xx
S4(100)-->S0(000): xxx0xx

Executing : FSM inference successfully. Time elapsed: 0.372s wall, 0.125s user + 0.016s system = 0.141s CPU (37.8%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N63_2 (bmsWIDEMUX).
I: Constant propagation done on N900 (bmsPMUX).
I: Constant propagation done on N500[0] (bmsWIDEMUX).
I: Constant propagation done on N52 (bmsWIDEMUX).
I: Constant propagation done on N924 (bmsPMUX).
I: Constant propagation done on N861_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N630_1 (bmsWIDEMUX).
I: Constant propagation done on N717 (bmsPMUX).
I: Constant propagation done on N551[0] (bmsWIDEMUX).
I: Constant propagation done on N601 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.342s wall, 0.094s user + 0.000s system = 0.094s CPU (27.4%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:10s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Jan  8 10:17:18 2025
Action compile: Peak memory pool usage is 197 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:10s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Jan  8 10:17:19 2025
Compiling architecture definition.
Analyzing project file 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr3.pds'.
License checkout: fabric_ads from D:\pds_2022_1\PDS_2022.1\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148672

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : create_clock -name ref_clk [get_ports free_clk] -period 40.000 -waveform {0.000 20.000}
Executing : create_clock -name ref_clk [get_ports free_clk] -period 40.000 -waveform {0.000 20.000} successfully.
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0 successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name rst_clk -source [get_ports free_clk] [get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 84
Executing : create_generated_clock -name rst_clk -source [get_ports free_clk] [get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 84 successfully.
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0 successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name ddrphy_sysclk -source [get_ports free_clk] [get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 16
Executing : create_generated_clock -name ddrphy_sysclk -source [get_ports free_clk] [get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 16 successfully.
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy} successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name phy_dq_clk_0 -source [get_ports free_clk] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2
Executing : create_generated_clock -name phy_dq_clk_0 -source [get_ports free_clk] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2 successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy} successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT} successfully.
Executing : get_clocks phy_dq_clk_0
Executing : get_clocks phy_dq_clk_0 successfully.
Executing : create_generated_clock -name phy_dq_sysclk_0 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_0] -edges {5 13 21} -edge_shift {0 0 0}
Executing : create_generated_clock -name phy_dq_sysclk_0 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_0] -edges {5 13 21} -edge_shift {0 0 0} successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_0
Executing : get_clocks phy_dq_sysclk_0 successfully.
Executing : set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0]
Executing : set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0] successfully.
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy} successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name phy_dq_clk_1 -source [get_ports free_clk] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2
Executing : create_generated_clock -name phy_dq_clk_1 -source [get_ports free_clk] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2 successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy} successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT} successfully.
Executing : get_clocks phy_dq_clk_1
Executing : get_clocks phy_dq_clk_1 successfully.
Executing : create_generated_clock -name phy_dq_sysclk_1 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_1] -edges {5 13 21} -edge_shift {0 0 0}
Executing : create_generated_clock -name phy_dq_sysclk_1 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_1] -edges {5 13 21} -edge_shift {0 0 0} successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_1
Executing : get_clocks phy_dq_sysclk_1 successfully.
Executing : set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1]
Executing : set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1] successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_0
Executing : get_clocks phy_dq_sysclk_0 successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0] -setup -hold
Executing : set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0] -setup -hold successfully.
Executing : get_clocks phy_dq_sysclk_0
Executing : get_clocks phy_dq_sysclk_0 successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_0] -to [get_clocks ddrphy_sysclk] -setup -hold
Executing : set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_0] -to [get_clocks ddrphy_sysclk] -setup -hold successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_1
Executing : get_clocks phy_dq_sysclk_1 successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1] -setup -hold
Executing : set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1] -setup -hold successfully.
Executing : get_clocks phy_dq_sysclk_1
Executing : get_clocks phy_dq_sysclk_1 successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_1] -to [get_clocks ddrphy_sysclk] -setup -hold
Executing : set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_1] -to [get_clocks ddrphy_sysclk] -setup -hold successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks ref_clk]
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks ref_clk] successfully.
Executing : get_clocks rst_clk
Executing : get_clocks rst_clk successfully.
Executing : set_clock_groups -name rst_clk -asynchronous -group [get_clocks rst_clk]
Executing : set_clock_groups -name rst_clk -asynchronous -group [get_clocks rst_clk] successfully.
Executing : get_clocks phy_dq_clk_0
Executing : get_clocks phy_dq_clk_0 successfully.
Executing : set_clock_groups -name phy_dq_clk_0 -asynchronous -group [get_clocks phy_dq_clk_0]
Executing : set_clock_groups -name phy_dq_clk_0 -asynchronous -group [get_clocks phy_dq_clk_0] successfully.
Executing : get_clocks phy_dq_clk_1
Executing : get_clocks phy_dq_clk_1 successfully.
Executing : set_clock_groups -name phy_dq_clk_1 -asynchronous -group [get_clocks phy_dq_clk_1]
Executing : set_clock_groups -name phy_dq_clk_1 -asynchronous -group [get_clocks phy_dq_clk_1] successfully.
C: ConstraintEditor-2002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 480)] | Port rst_board has been placed at location M15, whose type is share pin.
W: ConstraintEditor-4019: Port 'uart_rxd' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_txd' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
W: Public-4008: Instance 'u_manu_clear_sync/sig_async_r1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_manu_clear_sync/sig_async_r2[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on u_adc_ctrl/ADC_inst/N2 (bmsWIDEMUX).
I: Constant propagation done on u_adc_ctrl/ADC_inst/N12 (bmsWIDEINV).
I: Constant propagation done on I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/N52 (bmsWIDEINV).
I: Constant propagation done on I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/N54 (bmsREDAND).
I: Constant propagation done on I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/N63 (bmsREDAND).
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Constant propagation done on I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/N80 (bmsWIDEMUX).
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Encoding type of FSM 'tx_cs_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'tx_cs_fsm[1:0]':
I: from  u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/tx_cs[1] u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/tx_cs[0]
I: to  u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/tx_cs_reg[3] u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/tx_cs_reg[2] u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/tx_cs_reg[1] u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/tx_cs_reg[0]
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'test_main_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'test_main_state_fsm[3:0]':
I: from  u_axi_bist_top/u_test_main_ctrl/test_main_state[3] u_axi_bist_top/u_test_main_ctrl/test_main_state[2] u_axi_bist_top/u_test_main_ctrl/test_main_state[1] u_axi_bist_top/u_test_main_ctrl/test_main_state[0]
I: to  u_axi_bist_top/u_test_main_ctrl/test_main_state_reg[4] u_axi_bist_top/u_test_main_ctrl/test_main_state_reg[3] u_axi_bist_top/u_test_main_ctrl/test_main_state_reg[2] u_axi_bist_top/u_test_main_ctrl/test_main_state_reg[1] u_axi_bist_top/u_test_main_ctrl/test_main_state_reg[0]
I: 0000 => 00001
I: 0001 => 00010
I: 0010 => 00100
I: 0011 => 01000
I: 0100 => 10000
I: Encoding type of FSM 'test_rd_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'test_rd_state_fsm[2:0]':
I: from  u_axi_bist_top/u_test_rd_ctrl/test_rd_state[2] u_axi_bist_top/u_test_rd_ctrl/test_rd_state[1] u_axi_bist_top/u_test_rd_ctrl/test_rd_state[0]
I: to  u_axi_bist_top/u_test_rd_ctrl/test_rd_state_reg[2] u_axi_bist_top/u_test_rd_ctrl/test_rd_state_reg[1] u_axi_bist_top/u_test_rd_ctrl/test_rd_state_reg[0]
I: 000 => 001
I: 001 => 010
I: 010 => 100
I: Encoding type of FSM 'test_wr_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'test_wr_state_fsm[2:0]':
I: from  u_axi_bist_top/u_test_wr_ctrl/test_wr_state[2] u_axi_bist_top/u_test_wr_ctrl/test_wr_state[1] u_axi_bist_top/u_test_wr_ctrl/test_wr_state[0]
I: to  u_axi_bist_top/u_test_wr_ctrl/test_wr_state_reg[2] u_axi_bist_top/u_test_wr_ctrl/test_wr_state_reg[1] u_axi_bist_top/u_test_wr_ctrl/test_wr_state_reg[0]
I: 000 => 001
I: 001 => 010
I: 010 => 100
I: Encoding type of FSM 'crt_st_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'crt_st_fsm[3:0]':
I: from  u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st[3] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st[2] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st[1] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st[0]
I: to  u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[13] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[12] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[11] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[10] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[9] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[8] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[7] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[6] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[5] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[4] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[3] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[2] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[1] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[0]
I: 0000 => 00000000000001
I: 0001 => 00000000000010
I: 0010 => 00000000000100
I: 0011 => 00000000001000
I: 0100 => 00000000010000
I: 0101 => 00000000100000
I: 0110 => 00000001000000
I: 0111 => 00000010000000
I: 1000 => 00000100000000
I: 1001 => 00001000000000
I: 1010 => 00010000000000
I: 1011 => 00100000000000
I: 1100 => 01000000000000
I: 1101 => 10000000000000
I: Encoding type of FSM 'init_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'init_state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[0]
I: 0000 => 0000000001
I: 0001 => 0000000010
I: 0010 => 0000000100
I: 0011 => 0000001000
I: 0100 => 0000010000
I: 0101 => 0000100000
I: 0110 => 0001000000
I: 0111 => 0010000000
I: 1000 => 0100000000
I: 1001 => 1000000000
I: Encoding type of FSM 'error_status_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'error_status_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[0]
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'main_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'main_state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[0]
I: 0000 => 00000001
I: 0001 => 00000010
I: 0010 => 00000100
I: 0011 => 00001000
I: 0100 => 00010000
I: 0101 => 00100000
I: 0110 => 01000000
I: 0111 => 10000000
I: Encoding type of FSM 'genblk1.rdcal_state_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'genblk1.rdcal_state_fsm[4:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[19] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[18] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[17] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[16] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[15] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[14] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[13] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[12] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[11] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[0]
I: 00000 => 00000000000000000001
I: 00001 => 00000000000000000010
I: 00010 => 00000000000000000100
I: 00011 => 00000000000000001000
I: 00100 => 00000000000000010000
I: 00101 => 00000000000000100000
I: 00110 => 00000000000001000000
I: 00111 => 00000000000010000000
I: 01000 => 00000000000100000000
I: 01001 => 00000000001000000000
I: 01010 => 00000000010000000000
I: 01011 => 00000000100000000000
I: 01100 => 00000001000000000000
I: 01101 => 00000010000000000000
I: 01110 => 00000100000000000000
I: 01111 => 00001000000000000000
I: 10000 => 00010000000000000000
I: 10001 => 00100000000000000000
I: 10010 => 01000000000000000000
I: 10011 => 10000000000000000000
I: Encoding type of FSM 'upcal_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'upcal_state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state_reg[0]
I: 0000 => 001
I: 0001 => 010
I: 0010 => 100
I: Encoding type of FSM 'wrcal_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'wrcal_state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[0]
I: 0000 => 00000001
I: 0001 => 00000010
I: 0010 => 00000100
I: 0011 => 00001000
I: 0100 => 00010000
I: 0101 => 00100000
I: 1001 => 01000000
I: 1010 => 10000000
I: Encoding type of FSM 'wrlvl_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'wrlvl_state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[0]
I: 0000 => 000000001
I: 0001 => 000000010
I: 0010 => 000000100
I: 0011 => 000001000
I: 0100 => 000010000
I: 0101 => 000100000
I: 0110 => 001000000
I: 0111 => 010000000
I: 1000 => 100000000
I: Encoding type of FSM 'eyecal_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'eyecal_state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[0]
I: 0000 => 0000000001
I: 0001 => 0000000010
I: 0010 => 0000000100
I: 0011 => 0000001000
I: 0100 => 0000010000
I: 0101 => 0000100000
I: 0110 => 0001000000
I: 0111 => 0010000000
I: 1000 => 0100000000
I: 1001 => 1000000000
I: Encoding type of FSM 'cpd_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'cpd_state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]
I: 0000 => 0000000001
I: 0001 => 0000000010
I: 0010 => 0000000100
I: 0011 => 0000001000
I: 0100 => 0000010000
I: 0101 => 0000100000
I: 0110 => 0001000000
I: 0111 => 0010000000
I: 1000 => 0100000000
I: 1001 => 1000000000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[0]
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[13] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[12] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[11] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[0]
I: 0000 => 00000000000001
I: 0001 => 00000000000010
I: 0010 => 00000000000100
I: 0011 => 00000000001000
I: 0100 => 00000000010000
I: 0101 => 00000000100000
I: 0110 => 00000001000000
I: 0111 => 00000010000000
I: 1000 => 00000100000000
I: 1001 => 00001000000000
I: 1010 => 00010000000000
I: 1011 => 00100000000000
I: 1100 => 01000000000000
I: 1101 => 10000000000000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[0]
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[0]
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'rdchk_state1_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'rdchk_state1_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[0]
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'rdchk_state0_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'rdchk_state0_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[0]
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[11] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[0]
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[0]
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[13] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[12] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[11] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[0]
I: 0000 => 00000000000001
I: 0001 => 00000000000010
I: 0010 => 00000000000100
I: 0011 => 00000000001000
I: 0100 => 00000000010000
I: 0101 => 00000000100000
I: 0110 => 00000001000000
I: 0111 => 00000010000000
I: 1000 => 00000100000000
I: 1001 => 00001000000000
I: 1010 => 00010000000000
I: 1011 => 00100000000000
I: 1100 => 01000000000000
I: 1101 => 10000000000000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[0]
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[0]
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'rdchk_state1_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'rdchk_state1_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[0]
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'rdchk_state0_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'rdchk_state0_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[0]
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[11] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[0]
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'cpd_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'cpd_state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state[2] I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state[1] I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[4] I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[3] I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[2] I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[1] I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[0]
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'cstate_fsm[5:0]' is: onehot.
I: Encoding table of FSM 'cstate_fsm[5:0]':
I: from  I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate[5] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate[4] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate[0]
I: to  I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg[5] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg[4] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg[0]
I: 000001 => 000001
I: 000010 => 000010
I: 000100 => 000100
I: 001000 => 001000
I: 010000 => 010000
I: 100000 => 100000
I: Encoding type of FSM 'mode_state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'mode_state_fsm[1:0]':
I: from  I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_state[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_state[0]
I: to  I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_state_reg[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_state_reg[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_state_reg[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_state_reg[0]
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'dcp2dfi_odt_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'dcp2dfi_odt_fsm[1:0]':
I: from  I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt[0]
I: to  I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[0]
I: 00 => 01
I: 11 => 10
I: Encoding type of FSM 'dcp2dfi_odt_fsm[3:2]' is: onehot.
I: Encoding table of FSM 'dcp2dfi_odt_fsm[3:2]':
I: from  I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt[2]
I: to  I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[0]
I: 00 => 01
I: 11 => 10
I: Encoding type of FSM 'state_fsm[9:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[9:0]':
I: from  I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[9] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[8] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[7] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[6] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[5] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[4] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[0]
I: to  I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[9] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[8] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[7] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[6] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[5] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[4] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[0]
I: 0000000001 => 0000000001
I: 0000000010 => 0000000010
I: 0000000100 => 0000000100
I: 0000001000 => 0000001000
I: 0000010000 => 0000010000
I: 0000100000 => 0000100000
I: 0001000000 => 0001000000
I: 0010000000 => 0010000000
I: 0100000000 => 0100000000
I: 1000000000 => 1000000000
I: Encoding type of FSM 'state_fsm[6:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[6:0]':
I: from  I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state[6] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state[5] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state[4] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state[0]
I: to  I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg[6] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg[5] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg[4] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg[0]
I: 0000001 => 0000001
I: 0000010 => 0000010
I: 0000100 => 0000100
I: 0001000 => 0001000
I: 0010000 => 0010000
I: 0100000 => 0100000
I: 1000000 => 1000000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[0]
I: to  I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[6] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[5] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[4] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[0]
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Constant propagation done on u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/N183 (bmsREDAND).
I: Constant propagation done on u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/N182_0 (bmsREDAND).
I: Constant propagation done on u_axi_bist_top/u_test_main_ctrl/test_main_state_fsm[3:0]_10 (bmsREDOR).
I: Constant propagation done on u_axi_bist_top/u_test_wr_ctrl/N627 (bmsREDOR).
W: Removed bmsWIDEDFFPATCE inst paddr[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst paddr[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst paddr[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst paddr[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst paddr[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst paddr[7:0] at 6 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst paddr[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst genblk2.init_ba[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rdcal_address[14:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rdcal_ba[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrcal_address[14:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrlvl_address[14:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrlvl_ba[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst eyecal_address[14:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst phy_ck[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst mr0[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst mr1[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mr2[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mr3[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dqs_gate_pulse_src_nxt_r[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dqs_gate_pulse_src_nxt_r[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst norm_addr_m[14:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst norm_cmd_m[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mux_dfi_cas_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mux_dfi_cs_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mux_dfi_ras_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mux_dfi_we_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst lp_we_n[1:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mrs_bank[2:0] at 2 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.768s wall, 0.125s user + 0.016s system = 0.141s CPU (18.3%)

Start mod-gen.
W: Public-4008: Instance 'I_prbs31_128bit/latch_y_all[128:1]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_prbs31_128bit/error' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/ck_dly_set_bin_tra[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rd_water_level[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wr_water_level[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'timing_prea_pass/r_cnt_almost_pass' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_lock' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/exp_data_out[127:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d2[127:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask_d1[127:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/read_finished_d0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/read_finished_d1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_cnt[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrh[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrm[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/wusro_id[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/wusro_last' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_wid[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_rlast[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d0[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d1[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d2[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d3[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d4[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d5[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/des_p_rdata_hold[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_src_p_rdata[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_src_p_rdy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_enable' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_state_reg' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/busy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/core_apb_rdata[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/ddr_init_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/ddr_init_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/sr_en_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/sr_en_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/sr_status' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mrs_en_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mrs_en_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/pd_en_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/pd_en_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/pd_status' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_last_l' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_last_m' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rvld' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wid[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/fifo_vld' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rd_data_ff1[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_rempty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_wfull' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.raddr_msb' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_ack' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_last' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/insert_er_d[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/insert_er_d[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/insert_er_d[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/axi_araddr[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/axi_araddr[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/axi_araddr[27:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/axi_araddr[27:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/axi_aruser_ap that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/u_force_samp_position_sync/sig_async_r1[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_sel that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_write that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/axi_awuser_ap that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/u_force_samp_position_sync/sig_async_r2[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_val[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_val[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh_gen[3] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_write that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mrs2dfi_bank[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cs_n_r[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ras_n_r[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cas_n_r[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_we_n_r[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[11:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[11:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[11:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[11:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[11:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_req[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_req[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/trig_en that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/des_dly[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/des_dly[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/ctrl_clear[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/ctrl_clear[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/ctrl_clear[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 5 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 8 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 11 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 12 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 2 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 4 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/lp_pd_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mrs_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/norm_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/lp_sr_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/pd_en that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/sr_en that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/sr_en_dly that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/pd_en_dly that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_ap that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_ap that is stuck at constant 0.
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/N21_0 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N21_0 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/N21_0 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/N21_0 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/N21_0 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/N21_0 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/N21_0 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162[9:0]_4 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N46
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_update_d1 that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_update_d1
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_comp_done that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_comp_done
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/eye_calibration_d that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/eye_calibration_d
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_position_dyn_adj_d1 that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_position_dyn_adj_d1
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_en_r[3:0] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_en_r[3:0]
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_cke that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_cke
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_cke
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_cke that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_cke
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r1 that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r1
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/samp_position_dyn_adj_d1 that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/samp_position_dyn_adj_d1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N21_1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/N21_1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/N21_1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/N21_1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/N21_1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/N21_1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/N21_1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_calibration_d that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_calibration_d
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r2 that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r2
I: Removed bmsREDOR inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N127 that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N127
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_cal_vld that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_cal_vld
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_cke_d[2] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_cke_d[1]
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_cke_d[3] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_cke_d[1]
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[63:0] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[63:0]
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_ba[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_we_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_addr[15:11] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mrs2dfi_address[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mrs2dfi_address[14:11] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_we_n_r[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_cas_n[1:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_cs_n[1:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cs_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_ras_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cas_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cs_n_r[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ras_n_r[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh_gen[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cas_n_r[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 1 that is stuck at constant 0.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_cke_d[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_cke_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh_gen[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh_gen[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh_gen_or_d1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh_gen_or_d2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh_gen_or_d3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dfi_refresh_d[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/des_p_rdy_hold' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_enable' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_sel' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/core_apb_ready' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/delay[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mrs_complete' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_phyupd_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/lp_status that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mrs_en that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/zqcs_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/dfi_phyupd_ack that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/update_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/update_req_r that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass/r_cnt_almost_pass that is stuck at constant 0.
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_cs_n[1:0] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_cas_n[1:0]
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_we_n[1:0] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_cas_n[1:0]
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_zqcs that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg at 6 that is stuck at constant 0.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass/cmd_act_d[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dfi_idle' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_cas_n[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_cke[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/r_cmd_trig' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_sample_done which is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_sample_done (type bmsWIDEDFFCPE)
I: Removed inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_comb_r[1:0] which is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_comb_r[1:0] (type bmsWIDEDFFCPE)
I: Removed inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/wptr which is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/ptr (type bmsWIDEDFFCPE)
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]
Executing : mod-gen successfully. Time elapsed: 1.575s wall, 0.453s user + 0.062s system = 0.516s CPU (32.7%)

Start logic-optimization.
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[0]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [0].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[1]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [1].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[2]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [2].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[3]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [3].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[4]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [4].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[5]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [5].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[6]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [6].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[7]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [7].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[8]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [8].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[9]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [9].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[10]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [10].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[11]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [11].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[12]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [12].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[13]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [13].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[14]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [14].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[15]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [15].
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[7:0] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[7:0]
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[27:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/axi_awaddr[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/axi_awaddr[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/axi_awaddr[27:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/init_addr[28:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/init_addr[28:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/init_addr[28:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cnt[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cnt[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cnt[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mr_addr[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mr_addr[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mr_addr[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_done that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/ref_tri_r that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_a[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_a[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_b[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_b[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_b[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_b[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_b[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_b[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mrs_status that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_addr[15:11] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_cmd[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_cmd[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_cmd[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_bank[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_bank[2:0] at 1 that is stuck at constant 0.
W: pmux inst 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/N255_5' has no active select, tie output to 0
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/prea_tri_r' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_a[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[27:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[27:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[12:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[12:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[12:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[27:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[42:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[42:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[42:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[27:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[14:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[14:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/update_cal_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[2:0] at 0 that is stuck at constant 0.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[2:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[2:0] at 0 that is stuck at constant 0.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[2:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : logic-optimization successfully. Time elapsed: 7.022s wall, 0.812s user + 0.156s system = 0.969s CPU (13.8%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_id[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_id[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_id[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/dbg_temp_rd_d[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/dbg_temp_rd_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/dbg_volt_rd_d[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/dbg_volt_rd_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/paddr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/paddr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/paddr[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/paddr[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/paddr[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/paddr[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/paddr[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[64]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[80]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[96]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[128]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_araddr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_araddr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_araddr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_araddr[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_aruser_id[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_aruser_id[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_aruser_id[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[64]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[80]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[96]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[97]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[98]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[99]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[100]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[101]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[102]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[103]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[112]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[113]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[114]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[115]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[116]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[117]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[118]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[119]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[64]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[80]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[96]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[97]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[98]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[99]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[100]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[101]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[102]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[103]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[112]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[113]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[114]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[115]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[116]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[117]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[118]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[119]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[64]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[80]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[96]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[97]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[98]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[99]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[100]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[101]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[102]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[103]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[112]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[113]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[114]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[115]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[116]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[117]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[118]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[119]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[64]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[80]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[96]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[97]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[98]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[99]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[100]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[101]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[102]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[103]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[112]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[113]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[114]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[115]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[116]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[117]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[118]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[119]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/axi_awaddr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/axi_awaddr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/axi_awaddr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/axi_awuser_id[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/axi_awuser_id[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/axi_awuser_id[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/init_addr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/init_addr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/init_addr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_ba[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_ba[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_ba[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[80]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[97]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[98]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[99]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[100]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[101]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[102]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[103]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[112]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[113]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[114]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[115]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[116]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[117]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[118]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[119]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_val[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_val[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[98]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[99]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[102]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[103]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[114]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[115]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[118]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[119]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_ba[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke_d[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr2[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr3[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr1[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_we_n_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_we_n_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_we_n_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cas_n_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cas_n_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cas_n_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cs_n_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cs_n_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cs_n_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_odt_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_odt_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_odt_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ras_n_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ras_n_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ras_n_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[64]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[80]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_m[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cs_n[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cs_n[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_odt[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_odt[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_ras_n[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_ras_n[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_we_n[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_we_n[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cas_n[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cas_n[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cke[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cke[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cke[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[12]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[8] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cke[0]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[0] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_cke
I: Removed GTP_DFF_PE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[26] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[16]
I: Removed GTP_DFF_PE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[27] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[16]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/calib_done_r
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata_en[3] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_enable_d
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/wr_enable_d that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata_en[3]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[3] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[2]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[26] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[16]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[27] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[16]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[41] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[31]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[31]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[46] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[6]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[50] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[6]
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[7] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[7] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/update_start that is stuck at constant 0.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state_reg[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_P inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state_reg[0] that is stuck at constant 1.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state_reg[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/dqs_gate_comp_en that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_dir[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_dir[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_val[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_val[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_comp_done that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/update_done that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/ddrphy_update_done that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[4] that is stuck at constant 0.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_now[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_d1[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_d2[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_d2[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_now[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_d1[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_now[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_now[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_d1[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_d1[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_d2[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_d2[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.868s wall, 0.172s user + 0.000s system = 0.172s CPU (19.8%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 5.640s wall, 0.906s user + 0.078s system = 0.984s CPU (17.5%)

Start tech-optimization.
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[2] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[2]
Executing : tech-optimization successfully. Time elapsed: 1.199s wall, 0.172s user + 0.016s system = 0.188s CPU (15.6%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 1.079s wall, 0.078s user + 0.000s system = 0.078s CPU (7.2%)

W: Unable to honor max fanout constraint for gtp_inv driven net N143
W: Unable to honor max fanout constraint for gtp_inv driven net N143
W: Unable to honor max fanout constraint for gtp_inv driven net N10
W: Unable to honor max fanout constraint for gtp_inv driven net N10
W: Unable to honor max fanout constraint for gtp_inv driven net N32
W: Unable to honor max fanout constraint for gtp_inv driven net N32
W: Unable to honor max fanout constraint for gtp_inv driven net N26_1
W: Unable to honor max fanout constraint for gtp_inv driven net N26_1
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1
W: syn_maxfan of lutcarry N185.eq_7 is more than 10000 on net row_addr_diff, but wasn't replicated.
W: syn_maxfan of lutcarry N185.eq_7 is more than 10000 on net row_addr_diff, but wasn't replicated.
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1

Cell Usage:
GTP_ADC_E2                    1 use
GTP_CLKBUFG                   3 uses
GTP_CLKBUFM                   1 use
GTP_CLKBUFR                   2 uses
GTP_CLKPD                     1 use
GTP_DDC_E2                    5 uses
GTP_DFF                       3 uses
GTP_DFF_C                  2233 uses
GTP_DFF_CE                 2878 uses
GTP_DFF_P                   103 uses
GTP_DFF_PE                  125 uses
GTP_DLL_E2                    2 uses
GTP_GPLL                      2 uses
GTP_GRS                       1 use
GTP_INV                      20 uses
GTP_IOCLKDIV_E3               2 uses
GTP_IODELAY_E2               41 uses
GTP_ISERDES_E2               16 uses
GTP_LUT1                     19 uses
GTP_LUT2                     62 uses
GTP_LUT3                     69 uses
GTP_LUT4                    312 uses
GTP_LUT5                    676 uses
GTP_LUT6                   1809 uses
GTP_LUT6CARRY               708 uses
GTP_LUT6D                  1129 uses
GTP_MUX2LUT7                138 uses
GTP_MUX2LUT8                  2 uses
GTP_OSERDES_E2               55 uses
GTP_PPLL                      2 uses
GTP_RAM32X1DP                 2 uses
GTP_RAM32X2DP                37 uses

I/O ports: 52
GTP_INBUF                   3 uses
GTP_IOBUF                  16 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                  4 uses
GTP_OUTBUFT                26 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 4823 of 35800 (13.47%)
	LUTs as dram: 39 of 9500 (0.41%)
	LUTs as logic: 4784
Total Registers: 5342 of 71600 (7.46%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 55 of 250 (22.00%)


Overview of Control Sets:

Number of unique control sets : 209

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 33       | 1                 32
  [4, 6)      | 27       | 0                 27
  [6, 8)      | 11       | 0                 11
  [8, 10)     | 43       | 0                 43
  [10, 12)    | 9        | 0                 9
  [12, 14)    | 7        | 0                 7
  [14, 16)    | 23       | 0                 23
  [16, Inf)   | 55       | 0                 55
--------------------------------------------------------------
  The maximum fanout: 1030
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 3
  NO              NO                YES                2336
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                3003
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'test_ddr' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to test_ddr_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4086: Port 'mem_dq[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dqs[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dqs[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'err_flag_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'heart_beat_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cas_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cke' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cs_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_odt' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ras_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_we_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_txd' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_board' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rxd' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:27s
Action synthesize: CPU time elapsed is 0h:0m:3s
Action synthesize: Process CPU time elapsed is 0h:0m:3s
Current time: Wed Jan  8 10:17:45 2025
Action synthesize: Peak memory pool usage is 584 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:37s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:4s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:4s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Jan  8 10:17:45 2025
Compiling architecture definition.
Analyzing project file 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr3.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148672

W: ConstraintEditor-4019: Port 'uart_rxd' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_txd' unspecified I/O constraint.
Flattening design 'test_ddr'
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[2]' of 'GTP_DFF_P' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: Const net (pin VAUX[0] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[1] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[2] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[3] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[4] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[5] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[6] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[7] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[8] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[9] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[10] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[11] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[12] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[13] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[14] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[15] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[16] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[17] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[18] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[19] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[20] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[21] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[22] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[23] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[24] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[25] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[26] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[27] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[28] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[29] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[30] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[31] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N150_2_1/gateop, insts:24.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_main_ctrl/N74_1_1/gateop, insts:17.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_rd_ctrl/N84_1_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_rd_ctrl/N110_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_rd_ctrl/N114.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_rd_ctrl/N1101_1/gateop, insts:16.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_wr_ctrl/N21_1_1/gateop, insts:20.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_wr_ctrl/N118_1_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_wr_ctrl/N127_1_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_wr_ctrl/N151_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_wr_ctrl/N159.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_wr_ctrl/N735_1/gateop, insts:16.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/N80.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/N166_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/N189_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/N200_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N64_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/u_ddrphy_gpll_phase/N12_4_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/N81_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/N69_2_0/gateop, insts:26.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/N185.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/column_addr_end_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_0/gateop, insts:7.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_ips2l_uart_ctrl/u_uart_top/u_ips2l_clk_gen/N11_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N4_1_1/gateop, insts:19.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N24_1_1/gateop, insts:19.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N116_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N30_1_1/gateop, insts:17.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N196_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N253_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N255.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_0/gateop, insts:10.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_0/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N132.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N237_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N2_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N4.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N6_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N8.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N277_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N392_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_0/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_0/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N196_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N253_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N255.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_0/gateop, insts:10.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_0/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N132.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N237_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N2_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N4.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N6_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N8.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N277_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N392_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_0/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_0/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7_0/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7_0/gateop, insts:8.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_iodelay_dq/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_iodelay_dq/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_odelay_ba/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_odelay_ba/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_outbuft_ba/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_odelay_ba/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_odelay_ba/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_outbuft_ba/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_odelay_ba/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_odelay_ba/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_outbuft_ba/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_casn/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_casn/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_cke/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_cke/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_csn/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_csn/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_odt/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_odt/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_rasn/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_rasn/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_wen/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_wen/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_oserdes_dqs/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_2" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_oserdes_dm/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_outbuft_dm/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_oserdes_ck/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_oserdes_ba/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_outbuft_ba/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_oserdes_ba/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_outbuft_ba/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_oserdes_ba/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_outbuft_ba/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_oserdes_casn/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_oserdes_cke/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_oserdes_csn/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_oserdes_odt/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_oserdes_rasn/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_oserdes_wen/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_oserdes_dqs/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_2" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_oserdes_dm/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_outbuft_dm/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1" success.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 5327     | 71600         | 8                  
| LUT                   | 4821     | 35800         | 14                 
| Distributed RAM       | 39       | 9500          | 1                  
| DRM                   | 0        | 85            | 0                  
| IO                    | 55       | 250           | 22                 
| RCKB                  | 2        | 20            | 10                 
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 3        | 32            | 10                 
| CCS                   | 1        | 1             | 100                
| ADC                   | 1        | 1             | 100                
| DDR_PHY               | 5        | 20            | 25                 
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 2        | 5             | 40                 
| PPLL                  | 2        | 5             | 40                 
| DDRPHY_CPD            | 1        | 10            | 10                 
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 1        | 10            | 10                 
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 2        | 5             | 40                 
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 10       | 40            | 25                 
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.23 sec.

Design 'test_ddr' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/device_map/test_ddr.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:11s
Action dev_map: CPU time elapsed is 0h:0m:1s
Action dev_map: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Jan  8 10:17:55 2025
Action dev_map: Peak memory pool usage is 411 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:48s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Jan  8 10:17:55 2025
Compiling architecture definition.
Analyzing project file 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr3.pds'.
W: Public-4024: Option "-fix_hold_violation" has been locked. The setting is ignored.
W: Public-4024: Option "-optimize_multi_corner_timing" has been locked. The setting is ignored.
W: Public-4024: Option "-fix_hold_violation" has been locked. The setting is ignored.
W: Public-4024: Option "-optimize_multi_corner_timing" has been locked. The setting is ignored.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
E: Flow-0127: Process exits abnormally.
Parse module hierarchy of project 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v". 
Parse module hierarchy of project 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v". 


Process "Compile" started.
Current time: Wed Jan  8 10:18:25 2025
Compiling architecture definition.
Analyzing project file 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr3.pds'.
License checkout: fabric_ads from D:\pds_2022_1\PDS_2022.1\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs15_64bit_v1_0.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs15_64bit_v1_0.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs15_64bit_v1_0.v(line number: 9)] Analyzing module prbs15_64bit_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs15_64bit_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs31_128bit_v1_0.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs31_128bit_v1_0.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs31_128bit_v1_0.v(line number: 15)] Analyzing module prbs31_128bit_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs31_128bit_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v(line number: 9)] Analyzing module axi_bist_top_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_main_ctrl_v1_0.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_main_ctrl_v1_0.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_main_ctrl_v1_0.v(line number: 7)] Analyzing module test_main_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_main_ctrl_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v(line number: 2)] Analyzing module test_rd_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v(line number: 2)] Analyzing module test_wr_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_rd_lock.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_rd_lock.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_rd_lock.v(line number: 2)] Analyzing module uart_rd_lock (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_rd_lock.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 12)] Analyzing module test_ddr (library work)
I: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 78)] Convert attribute name from syn_keep to PAP_KEEP
I: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 79)] Convert attribute name from syn_keep to PAP_KEEP
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 54)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 55)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 56)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 318)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 326)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 338)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 344)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 350)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 354)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 359)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 363)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 367)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 375)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 379)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 383)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 387)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 391)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 714)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_clk_gen_32bit.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_clk_gen_32bit.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_clk_gen_32bit.v(line number: 15)] Analyzing module ips2l_clk_gen_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_clk_gen_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_cmd_parser_32bit.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_cmd_parser_32bit.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_cmd_parser_32bit.v(line number: 15)] Analyzing module ips2l_cmd_parser_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_cmd_parser_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v(line number: 15)] Analyzing module ips2l_seu_rs232_intf (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_rx.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_rx.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_rx.v(line number: 15)] Analyzing module ips2l_seu_uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_tx.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_tx.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_tx.v(line number: 15)] Analyzing module ips2l_seu_uart_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v(line number: 15)] Analyzing module ips2l_uart_ctrl_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v(line number: 15)] Analyzing module ips2l_uart_ctrl_top_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_ver_ctrl_32bit.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_ver_ctrl_32bit.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_ver_ctrl_32bit.v(line number: 15)] Analyzing module ips2l_ver_ctrl_32bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_ver_ctrl_32bit.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc.v(line number: 1)] Analyzing module ADC (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc_ctrl.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc_ctrl.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 1)] Analyzing module adc_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Analyzing module ips2l_rst_sync_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp(line number: 183)] Analyzing module ips2l_ddrphy_wrlvl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 495)] Analyzing module ips2l_ddrphy_wrcal_v1_7 (library work)
I: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 514)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 515)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 232)] Analyzing module ips2l_ddrphy_wdata_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 151)] Analyzing module ips2l_ddrphy_upcal_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp(line number: 83)] Analyzing module ips2l_ddrphy_training_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 108)] Analyzing module ips2l_ddrphy_slice_rddata_align_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 268)] Analyzing module ips2l_ddrphy_reset_ctrl_v1_3 (library work)
I: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 298)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 750)] Analyzing module ips2l_ddrphy_rdcal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp(line number: 196)] Analyzing module ips2l_ddrphy_main_ctrl_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 577)] Analyzing module ips2l_ddrphy_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 174)] Analyzing module ips2l_ddrphy_info_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp(line number: 243)] Analyzing module ips2l_ddrphy_gatecal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 100)] Analyzing module ips2l_ddrphy_gate_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 228)] Analyzing module ips2l_ddrphy_eyecal_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Analyzing module ips2l_ddrphy_drift_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp(line number: 395)] Analyzing module ips2l_ddrphy_dqsi_rdel_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp(line number: 527)] Analyzing module ips2l_ddrphy_dqs_rddata_align_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp(line number: 173)] Analyzing module ips2l_ddrphy_dqs_gate_coarse_cal_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp(line number: 124)] Analyzing module ips2l_ddrphy_dll_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 320)] Analyzing module ips2l_ddrphy_dfi_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 69)] Analyzing module ips2l_ddrphy_gpll_phase_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp(line number: 292)] Analyzing module ips2l_ddrphy_data_slice_wrlvl_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 278)] Analyzing module ips2l_ddrphy_data_slice_wrcal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Analyzing module ips2l_ddrphy_data_slice_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 111)] Analyzing module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 182)] Analyzing module ips2l_ddrphy_cpd_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 71)] Analyzing module ips2l_ddrphy_cpd_lock_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 134)] Analyzing module ips2l_ddrphy_control_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 392)] Analyzing module ips2l_ddrphy_calib_top_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 199)] Analyzing module ips2l_ddrphy_calib_mux_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 84)] Analyzing module ips2l_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 104)] Analyzing module ips2l_ddrphy_rst_clk_phase_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Analyzing module ips2l_ddrphy_gpll_v1_3 (library work)
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 154)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 155)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 156)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 157)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 158)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Analyzing module ips2l_ddrphy_ppll_v1_0 (library work)
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 261)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 262)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 263)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 264)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 265)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp(line number: 145)] Analyzing module ips2l_mcdq_apb_cross_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp(line number: 101)] Analyzing module ips2l_mcdq_calib_delay_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp(line number: 559)] Analyzing module ips2l_mcdq_cfg_apb_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 243)] Analyzing module ips2l_mcdq_dcd_bm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Analyzing module ips2l_mcdq_dcd_rowaddr_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp(line number: 209)] Analyzing module ips2l_mcdq_dcd_sm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 174)] Analyzing module ips2l_mcdq_dcd_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Analyzing module ips2l_mcdq_dcp_back_ctrl_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 298)] Analyzing module ips2l_mcdq_dcp_buf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp(line number: 210)] Analyzing module ips2l_mcdq_dcp_out_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 329)] Analyzing module ips2l_mcdq_dcp_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 432)] Analyzing module ips2l_mcdq_dfi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp(line number: 315)] Analyzing module ips2l_mcdq_lp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp(line number: 321)] Analyzing module ips2l_mcdq_mrs_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Analyzing module ips2l_mcdq_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 83)] Analyzing module ips2l_mcdq_rdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Analyzing module ips2l_mcdq_reg_fifo2_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 271)] Analyzing module ips2l_mcdq_ui_axi_v1_2a (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 171)] Analyzing module ips2l_mcdq_wdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp(line number: 140)] Analyzing module ips2l_mcdq_wdp_align_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Analyzing module ips2l_mcdq_wdp_dcp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 619)] Analyzing module ips2l_mcdq_wrapper_v1_2b (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Analyzing module ips2l_mcdq_com_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Analyzing module ips2l_mcdq_tfaw_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Analyzing module ips2l_mcdq_tfaw_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Analyzing module ips2l_mcdq_timing_act2wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Analyzing module ips2l_mcdq_timing_act_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Analyzing module ips2l_mcdq_timing_pre_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Analyzing module ips2l_mcdq_timing_rd_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Analyzing module ips2l_mcdq_timing_ref_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Analyzing module ips2l_mcdq_timing_wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Analyzing module ips2l_mcdq_trc_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Analyzing module ips2l_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Analyzing module ips2l_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Analyzing module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Analyzing module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 129)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v(line number: 12)] Analyzing module ddr3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 12)] Analyzing module ddr3_ddrphy_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v
I: Verilog-0001: Analyzing file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v
I: Verilog-0002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 12)] Analyzing module ddr3_slice_top_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr} D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v successfully.
I: Module "test_ddr" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.703s wall, 0.047s user + 0.000s system = 0.047s CPU (2.8%)

Start rtl-elaborate.
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 12)] Elaborating module test_ddr
I: Module instance {test_ddr} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    TH_1S = 27'b001111101111000101001000000
    REM_DQS_WIDTH = 32'b00000000000000000000000000000111
    DFT_CTRL_BUS_0 = 32'b00000000000000000001000000000001
    DFT_CTRL_BUS_1 = 32'b00000000000000000000000000000001
    DFT_CTRL_BUS_2 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_3 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_4 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_5 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_6 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_7 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_8 = 32'b00000000000100000000000000000000
    DFT_CTRL_BUS_9 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_10 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_11 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_12 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_13 = 32'b00000000000000000000000000000000
    MEM_SPACE_AW = 32'b00000000000000000000000000011100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 303)] Elaborating instance free_clk_ibufg
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 511)] Elaborating instance u_manu_clear_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/u_manu_clear_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 522)] Elaborating instance u_free_clk_rst_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/u_free_clk_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 549)] Elaborating instance u_ips2l_uart_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v(line number: 15)] Elaborating module ips2l_uart_ctrl_top_32bit
I: Module instance {test_ddr/u_ips2l_uart_ctrl} parameter value:
    CLK_DIV_P = 16'b0000000001001000
    FIFO_D = 32'b00000000000000000000000000010000
    WORD_LEN = 2'b11
    PARITY_EN = 1'b0
    PARITY_TYPE = 1'b0
    STOP_LEN = 1'b0
    MODE = 1'b0
    DFT_CTRL_BUS_0 = 32'b00000000000000000001000000000001
    DFT_CTRL_BUS_1 = 32'b00000000000000000000000000000001
    DFT_CTRL_BUS_2 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_3 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_4 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_5 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_6 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_7 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_8 = 32'b00000000000100000000000000000000
    DFT_CTRL_BUS_9 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_10 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_11 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_12 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_13 = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v(line number: 107)] Elaborating instance u_uart_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v(line number: 15)] Elaborating module ips2l_seu_rs232_intf
I: Module instance {test_ddr/u_ips2l_uart_ctrl/u_uart_top} parameter value:
    CLK_DIV_P = 16'b0000000001001000
    FIFO_D = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v(line number: 74)] Elaborating instance u_ips2l_clk_gen
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_clk_gen_32bit.v(line number: 15)] Elaborating module ips2l_clk_gen_32bit
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v(line number: 82)] Elaborating instance u_ips2l_seu_uart_tx
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_tx.v(line number: 15)] Elaborating module ips2l_seu_uart_tx
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_rs232_intf.v(line number: 94)] Elaborating instance u_ips2l_seu_uart_rx
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_seu_uart_rx.v(line number: 15)] Elaborating module ips2l_seu_uart_rx
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_top_32bit.v(line number: 140)] Elaborating instance u_uart_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v(line number: 15)] Elaborating module ips2l_uart_ctrl_32bit
I: Module instance {test_ddr/u_ips2l_uart_ctrl/u_uart_ctrl} parameter value:
    CLK_DIV_P = 16'b0000000001001000
    DFT_CTRL_BUS_0 = 32'b00000000000000000001000000000001
    DFT_CTRL_BUS_1 = 32'b00000000000000000000000000000001
    DFT_CTRL_BUS_2 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_3 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_4 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_5 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_6 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_7 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_8 = 32'b00000000000100000000000000000000
    DFT_CTRL_BUS_9 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_10 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_11 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_12 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_13 = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v(line number: 83)] Elaborating instance u_cmd_parser
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_cmd_parser_32bit.v(line number: 15)] Elaborating module ips2l_cmd_parser_32bit
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_uart_ctrl_32bit.v(line number: 113)] Elaborating instance u_ver_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_ctrl_32bit/ips2l_ver_ctrl_32bit.v(line number: 15)] Elaborating module ips2l_ver_ctrl_32bit
I: Module instance {test_ddr/u_ips2l_uart_ctrl/u_uart_ctrl/u_ver_ctrl} parameter value:
    DFT_CTRL_BUS_0 = 32'b00000000000000000001000000000001
    DFT_CTRL_BUS_1 = 32'b00000000000000000000000000000001
    DFT_CTRL_BUS_2 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_3 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_4 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_5 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_6 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_7 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_8 = 32'b00000000000100000000000000000000
    DFT_CTRL_BUS_9 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_10 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_11 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_12 = 32'b00000000000000000000000000000000
    DFT_CTRL_BUS_13 = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 578)] Elaborating instance u_uart_rd_lock
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/uart_rd_lock.v(line number: 2)] Elaborating module uart_rd_lock
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 702)] Elaborating instance u_core_clk_rst_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/u_core_clk_rst_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 743)] Elaborating instance I_ips_ddr_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v(line number: 12)] Elaborating module ddr3
I: Module instance {test_ddr/I_ips_ddr_top} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v(line number: 288)] Elaborating instance u_ddrc_rstn_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrc_rstn_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v(line number: 323)] Elaborating instance u_ips_ddrc_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 619)] Elaborating module ips2l_mcdq_wrapper_v1_2b
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top} parameter value:
    DDR_TYPE = 2'b00
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MR0_DDR3 = 16'b0001100100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
    TXSDLL = 32'b00000000000000000000001000000000
    TCCD = 32'b00000000000000000000000000000100
    TXP = 32'b00000000000000000000000000000100
    TFAW = 32'b00000000000000000000000000010111
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000111111111111
    TRFC = 32'b00000000000000000000000010001001
    TRC = 32'b00000000000000000000000000011011
    TRP = 32'b00000000000000000000000000001000
    TRRD = 32'b00000000000000000000000000000110
    TRTP = 32'b00000000000000000000000000000100
    TWR = 32'b00000000000000000000000000001000
    TWTR = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 867)] Elaborating instance mcdq_ui_axi
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 271)] Elaborating module ips2l_mcdq_ui_axi_v1_2a
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 427)] Elaborating instance mcdq_reg_fifo2
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ips2l_mcdq_reg_fifo2_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2} parameter value:
    W = 32'b00000000000000000000000000100110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_ui_axi_v1_2a.vp(line number: 543)] Elaborating instance u_user_cmd_fifo
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Elaborating module ips2l_mcdq_reg_fifo2_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo} parameter value:
    W = 32'b00000000000000000000000000110111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 902)] Elaborating instance mcdq_wdatapath
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 171)] Elaborating module ips2l_mcdq_wdatapath_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath} parameter value:
    DDR_TYPE = 2'b00
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 239)] Elaborating instance ips_distributed_fifo
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 278)] Elaborating instance mc3q_wdp_dcp
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Elaborating module ips2l_mcdq_wdp_dcp_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdatapath_v1_2.vp(line number: 313)] Elaborating instance mcdq_wdp_align
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wdp_align_v1_2.vp(line number: 140)] Elaborating module ips2l_mcdq_wdp_align_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 929)] Elaborating instance mcdq_rdatapath
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 83)] Elaborating module ips2l_mcdq_rdatapath_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_rdatapath_v1_2.vp(line number: 114)] Elaborating instance mcdq_prefetch_fifo
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Elaborating module ips2l_mcdq_prefetch_fifo_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    W = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_prefetch_fifo_v1_2.vp(line number: 165)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000000101
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 957)] Elaborating instance mcdq_dcd_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 174)] Elaborating module ips2l_mcdq_dcd_top_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000001111111111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 238)] Elaborating instance mcdq_dcd_bm
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 243)] Elaborating module ips2l_mcdq_dcd_bm_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
    TREFI = 32'b00000000000000000000001111111111
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_bm_v1_2.vp(line number: 374)] Elaborating instance mcdq_dcd_rowaddr
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Elaborating module ips2l_mcdq_dcd_rowaddr_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_top_v1_2.vp(line number: 282)] Elaborating instance mcdq_dcd_sm
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcd_sm_v1_2.vp(line number: 209)] Elaborating module ips2l_mcdq_dcd_sm_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1006)] Elaborating instance mcdq_dcp_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 329)] Elaborating module ips2l_mcdq_dcp_top_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000001000
    TFAW = 32'b00000000000000000000000000010111
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000001000
    TRFC = 32'b00000000000000000000000010001001
    TRRD = 32'b00000000000000000000000000000110
    TRC = 32'b00000000000000000000000000011011
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 434)] Elaborating instance mcdq_dcp_buf
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 298)] Elaborating module ips2l_mcdq_dcp_buf_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    TRFC = 32'b00000000000000000000000010001001
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 408)] Elaborating instance A_ips2l_distributed_fifo
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 192)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 173)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 120)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 193)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 269)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 459)] Elaborating instance B_ips2l_distributed_fifo
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 130)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 498)] Elaborating instance mcdq_dcp_back_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Elaborating module ips2l_mcdq_dcp_back_ctrl_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl} parameter value:
    SINGLE_RANK = true
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000101011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000001000
    TFAW = 32'b00000000000000000000000000010111
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000001000
    TRFC = 32'b00000000000000000000000010001001
    TRRD = 32'b00000000000000000000000000000110
    TRC = 32'b00000000000000000000000000011011
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1038)] Elaborating instance timing_act2wr_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Elaborating module ips2l_mcdq_timing_act2wr_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1052)] Elaborating instance mcdq_timing_rd_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Elaborating module ips2l_mcdq_timing_rd_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000111
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1048)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_rd_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1071)] Elaborating instance timing_wr_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Elaborating module ips2l_mcdq_timing_wr_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1067)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_wr_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1133)] Elaborating instance timing_pre_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1128)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1158)] Elaborating instance timing_prea_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1153)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_pre_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1178)] Elaborating instance timing_ref_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Elaborating module ips2l_mcdq_timing_ref_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000001000
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1175)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_ref_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1211)] Elaborating instance trc_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_trc_timing_v1_2.vp(line number: 149)] Elaborating module ips2l_mcdq_trc_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1245)] Elaborating instance tfaw_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Elaborating module ips2l_mcdq_tfaw_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TFAW = 32'b00000000000000000000000000010111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010111
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010111
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_timing_v1_2.vp(line number: 168)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_tfaw_v1_2.vp(line number: 68)] Elaborating module ips2l_mcdq_tfaw_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010111
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1278)] Elaborating instance twra2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1313)] Elaborating instance trda2act_timing
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_com_timing_v1_2.vp(line number: 102)] Elaborating module ips2l_mcdq_com_timing_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1330)] Elaborating instance timing_act_pass
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/syn_mod/ips2l_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Elaborating module ips2l_mcdq_timing_act_pass_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000001000
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init0 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init1 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_back_ctrl_v1_2.vp(line number: 1327)] Width mismatch between port cnt_init2 and signal bound to it for instantiated module ips2l_mcdq_timing_act_pass_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_top_v1_2.vp(line number: 535)] Elaborating instance mcdq_dcp_out
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_out_v1_2.vp(line number: 210)] Elaborating module ips2l_mcdq_dcp_out_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1057)] Elaborating instance mcdq_calib_delay
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_calib_delay_v1_2.vp(line number: 101)] Elaborating module ips2l_mcdq_calib_delay_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1085)] Elaborating instance mcdq_dfi
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 432)] Elaborating module ips2l_mcdq_dfi_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi} parameter value:
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
W: Verilog-2039: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 553)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dfi_v1_2.vp(line number: 729)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1123)] Elaborating instance mcdq_apb_cross_v1_2
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_apb_cross_v1_2.vp(line number: 145)] Elaborating module ips2l_mcdq_apb_cross_v1_2
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1158)] Elaborating instance mcdq_cfg_apb
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_cfg_apb_v1_2.vp(line number: 559)] Elaborating module ips2l_mcdq_cfg_apb_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb} parameter value:
    DDR_TYPE = 2'b00
    MR0_DDR3 = 16'b0001100100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1207)] Elaborating instance mcdq_mrs
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_mrs_v1_2.vp(line number: 321)] Elaborating module ips2l_mcdq_mrs_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs} parameter value:
    DDR_TYPE = 2'b00
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000010001001
    TRP = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_wrapper_v1_2b.vp(line number: 1233)] Elaborating instance mcdq_lp
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_lp_v1_2.vp(line number: 315)] Elaborating module ips2l_mcdq_lp_v1_2
I: Module instance {test_ddr/I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TRFC = 32'b00000000000000000000000010001001
    TREFI = 32'b00000000000000000000001111111111
    TRP = 32'b00000000000000000000000000001000
    TXSDLL = 32'b00000000000000000000000010000000
    TXP = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v(line number: 397)] Elaborating instance u_ddrphy_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 12)] Elaborating module ddr3_ddrphy_top
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top} parameter value:
    MEM_TYPE = DDR3
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00100100
    TRP = 8'b00000010
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 422)] Elaborating instance u_clkbufm
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 432)] Elaborating instance u_ips2l_ddrphy_rst_clk_phase_adj
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 104)] Elaborating module ips2l_ddrphy_rst_clk_phase_adj_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj} parameter value:
    PHASE_ADJ_DIR = 32'b00000000000000000000000000000000
    PHASE_ADJ_STEP = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 455)] Elaborating instance rst_clk_gpll
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Elaborating module ips2l_ddrphy_gpll_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/rst_clk_gpll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = OPTIMIZED
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 42.000000
    DUTYF = 32'b00000000000000000000000000101010
    ODIV0 = 42.000000
    ODIV1 = 32'b00000000000000000000000001010100
    DUTY0 = 32'b00000000000000000000000000101010
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 221)] Elaborating instance u_gpll
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 470)] Elaborating instance u_rst_clk_bufg
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 479)] Elaborating instance u_ddrphy_rst_seq_rstn_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 497)] Elaborating instance ddrphy_gpll
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 127)] Elaborating module ips2l_ddrphy_gpll_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_gpll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = OPTIMIZED
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 42.000000
    DUTYF = 32'b00000000000000000000000000101010
    ODIV0 = 8.000000
    ODIV1 = 32'b00000000000000000000000000010000
    DUTY0 = 32'b00000000000000000000000000001000
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.vp(line number: 221)] Elaborating instance u_gpll
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 512)] Elaborating instance u_ddrphy_gpll_phase
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 69)] Elaborating module ips2l_ddrphy_gpll_phase_v1_0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 521)] Elaborating instance u_sysclk_bufg
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 528)] Elaborating instance u_ddrphy_cpd
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 541)] Elaborating instance u_ddrphy_cpd_rstn_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_ddrphy_cpd_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 548)] Elaborating instance u_ips2l_ddrphy_cpd_lock
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 71)] Elaborating module ips2l_ddrphy_cpd_lock_v1_0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 556)] Elaborating instance ddrphy_cpd_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 182)] Elaborating module ips2l_ddrphy_cpd_ctrl_v1_3
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 576)] Elaborating instance ddrphy_reset_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 268)] Elaborating module ips2l_ddrphy_reset_ctrl_v1_3
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 412)] Elaborating instance ddrphy_pll_lock_debounce
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 84)] Elaborating module ips2l_ddrphy_rst_debounce_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000010011
    RISE_CNTR_VALUE = 19'b1000000000000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 620)] Elaborating instance u_ddrphy_rstn_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_3.vp(line number: 630)] Elaborating instance u_dll_rst_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 609)] Elaborating instance ddrphy_dll_update_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_3.vp(line number: 124)] Elaborating module ips2l_ddrphy_dll_update_ctrl_v1_3
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 626)] Elaborating instance u_dll_update_n_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_dll_update_n_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b1
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 636)] Elaborating instance u_dll_freeze_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_dll_freeze_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 646)] Elaborating instance ddrphy_gate_update_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 100)] Elaborating module ips2l_ddrphy_gate_update_ctrl_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl} parameter value:
    UPDATE_EN = 1'b0
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 182)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 182)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_0.vp(line number: 112)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 681)] Elaborating instance ddrphy_calib_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 392)] Elaborating module ips2l_ddrphy_calib_top_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top} parameter value:
    DDR_TYPE = 2'b00
    WRCAL_EN = 1'b0
    EYECAL_EN = 32'b00000000000000000000000000000001
    T200US = 20'b00000110101110101010
    T500US = 20'b00010000010101111001
    T400NS = 8'b00110101
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00100100
    TRP = 8'b00000010
    TZQINIT = 10'b0010000000
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    REF_CNT = 4'b1001
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 597)] Elaborating instance ddrphy_main_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_10.vp(line number: 196)] Elaborating module ips2l_ddrphy_main_ctrl_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl} parameter value:
    DDR_TYPE = 2'b00
    EYECAL_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 641)] Elaborating instance ddrphy_init
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 577)] Elaborating module ips2l_ddrphy_init_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init} parameter value:
    DDR_TYPE = 2'b00
    T200US = 20'b00000110101110101010
    T500US = 20'b00010000010101111001
    T400NS = 8'b00110101
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00100100
    TRP = 8'b00000010
    TRFC = 8'b00100011
    TZQINIT = 10'b0010000000
    REF_CNT = 4'b1001
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 669)] Elaborating instance ddrphy_wrlvl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_0.vp(line number: 183)] Elaborating module ips2l_ddrphy_wrlvl_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl} parameter value:
    TMOD = 8'b00000011
    TRFC = 8'b00100011
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 698)] Elaborating instance ddrphy_rdcal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 750)] Elaborating module ips2l_ddrphy_rdcal_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal} parameter value:
    DDR_TYPE = 2'b00
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 756)] Elaborating instance ddrphy_wrcal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 495)] Elaborating module ips2l_ddrphy_wrcal_v1_7
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal} parameter value:
    WRCAL_EN = 1'b0
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 787)] Elaborating instance ddrphy_eyecal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 228)] Elaborating module ips2l_ddrphy_eyecal_v1_5
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal} parameter value:
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 815)] Elaborating instance ddrphy_calib_mux
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 199)] Elaborating module ips2l_ddrphy_calib_mux_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_10.vp(line number: 883)] Elaborating instance ddrphy_upcal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 151)] Elaborating module ips2l_ddrphy_upcal_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 753)] Elaborating instance ddrphy_training_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_0.vp(line number: 83)] Elaborating module ips2l_ddrphy_training_ctrl_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl} parameter value:
    SRB_DQS_RST_TRAINING_HIGH_CLK = 32'b00000000000000000000000000000011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 765)] Elaborating instance u_force_read_clk_ctrl_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_force_read_clk_ctrl_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 775)] Elaborating instance u_force_samp_position_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_force_samp_position_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 785)] Elaborating instance u_samp_position_dyn_adj_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_samp_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 795)] Elaborating instance u_wrcal_position_dyn_adj_sync
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ips2l_rst_sync_v1_3.vp(line number: 59)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/u_wrcal_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 821)] Elaborating instance ddrphy_slice_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 12)] Elaborating module ddr3_slice_top_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top} parameter value:
    CLKIN_FREQ = 25.000000
    PPLL_BANDWIDTH = LOW
    DDR_TYPE = 2'b00
    GATE_MODE = 1'b1
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    PPLL_IDIV = 32'b00000000000000000000000000000001
    PPLL_FDIV = 32'b00000000000000000000000001010100
    PPLL_ODIVPHY = 32'b00000000000000000000000000000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 580)] Elaborating instance u_clkbufr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 597)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = TRUE
    INTERNAL_FB = CLKOUT4
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001010100
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001010100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 310)] Elaborating instance u_ppll
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 612)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 580)] Elaborating instance u_clkbufr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 597)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.vp(line number: 242)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = TRUE
    INTERNAL_FB = CLKOUT4
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001010100
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001010100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 612)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 635)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Elaborating module ips2l_ddrphy_data_slice_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 810)] Elaborating instance ddrphy_data_slice_wrlvl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_10.vp(line number: 292)] Elaborating module ips2l_ddrphy_data_slice_wrlvl_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl} parameter value:
    WL_MAX_STEP = 8'b11001001
    CK_MAX_STEP = 8'b10000000
    WL_MAX_CHECK = 5'b11111
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 841)] Elaborating instance ddrphy_data_slice_wrcal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 278)] Elaborating module ips2l_ddrphy_data_slice_wrcal_v1_10
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 868)] Elaborating instance ddrphy_data_slice_dqs_gate_cal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 111)] Elaborating module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal} parameter value:
    GATE_MODE = 1'b1
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 148)] Elaborating instance ddrphy_dqs_gate_coarse_cal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_0.vp(line number: 173)] Elaborating module ips2l_ddrphy_dqs_gate_coarse_cal_v1_0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_10.vp(line number: 164)] Elaborating instance ddrphy_gatecal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_10.vp(line number: 243)] Elaborating module ips2l_ddrphy_gatecal_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal} parameter value:
    GATE_MODE = 1'b1
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 905)] Elaborating instance ddrphy_dqsi_rdel_cal
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_3.vp(line number: 395)] Elaborating module ips2l_ddrphy_dqsi_rdel_cal_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal} parameter value:
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 947)] Elaborating instance ddrphy_dqs_rddata_align
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_10.vp(line number: 527)] Elaborating module ips2l_ddrphy_dqs_rddata_align_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align} parameter value:
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 983)] Elaborating instance ddrphy_wdata_path_adj
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 232)] Elaborating module ips2l_ddrphy_wdata_path_adj_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1012)] Elaborating instance u_ddc_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1052)] Elaborating instance u_dll_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1084)] Elaborating instance u_tserdes0_dqs
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1126)] Elaborating instance u_tserdes1_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1168)] Elaborating instance u_oserdes_dqs
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1200)] Elaborating instance u_iobufco_dqs
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1238)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1283)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1304)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1336)] Elaborating instance u_oserdes_dm
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1357)] Elaborating instance u_outbuft_dm
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[0].u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[1].u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[2].u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[3].u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[4].u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[5].u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[6].u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 1262)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[7].u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 635)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_10.vp(line number: 583)] Elaborating module ips2l_ddrphy_data_slice_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 746)] Elaborating instance ddrphy_slice_rddata_align
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 108)] Elaborating module ips2l_ddrphy_slice_rddata_align_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align} parameter value:
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 763)] Elaborating instance ddrphy_control_path_adj
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 134)] Elaborating module ips2l_ddrphy_control_path_adj_v1_10
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    SLIP_BIT_NUM = 2'b01
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 801)] Elaborating instance u_ddc_ca
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 853)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 895)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 940)] Elaborating instance u_oserdes_ck
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 975)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 982)] Elaborating instance u_outbuftco_ck
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1012)] Elaborating instance u_oserdes_odt
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1036)] Elaborating instance u_odelay_odt
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1043)] Elaborating instance u_outbuft_odt
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1071)] Elaborating instance u_oserdes_csn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1095)] Elaborating instance u_odelay_csn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1102)] Elaborating instance u_outbuft_csn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1130)] Elaborating instance u_oserdes_rasn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1154)] Elaborating instance u_odelay_rasn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1161)] Elaborating instance u_outbuft_rasn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1190)] Elaborating instance u_oserdes_casn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1214)] Elaborating instance u_odelay_casn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1221)] Elaborating instance u_outbuft_casn
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1249)] Elaborating instance u_oserdes_wen
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1273)] Elaborating instance u_odelay_wen
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1280)] Elaborating instance u_outbuft_wen
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1309)] Elaborating instance u_oserdes_cke
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1333)] Elaborating instance u_odelay_cke
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1340)] Elaborating instance u_outbuft_cke
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1375)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Elaborating instance u_odelay_addr
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1406)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1440)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Elaborating instance u_odelay_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1471)] Elaborating instance u_outbuft_ba
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 975)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_iodelay_dq
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1036)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_odt
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1095)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_csn
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1154)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_rasn
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1214)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_casn
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1273)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_wen
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1333)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.u_odelay_cke
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[0].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[1].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[2].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[3].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[4].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[5].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[6].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[7].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[8].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[9].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[10].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[11].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[12].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[13].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1399)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[14].u_odelay_addr
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[0].u_odelay_ba
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[1].u_odelay_ba
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ddr3_slice_top_v1_10.v(line number: 1464)] Give initial value 0 for the no drive pin EN_N in module instance test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[2].u_odelay_ba
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 947)] Elaborating instance ddrphy_dfi
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 320)] Elaborating module ips2l_ddrphy_dfi_v1_3
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3_ddrphy_top.v(line number: 1019)] Elaborating instance ddrphy_info
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 174)] Elaborating module ips2l_ddrphy_info_v1_0
I: Module instance {test_ddr/I_ips_ddr_top/u_ddrphy_top/ddrphy_info} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MR0_DDR3 = 16'b0001100100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101000011
    EMR1_DDR2 = 16'b0000000000010100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000100011
    EMR_LPDDR = 16'b0000000000000000
W: Verilog-2023: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/ddr3.v(line number: 323)] Give initial value 0 for the no drive pin ddr_zqcs_req in module instance test_ddr/I_ips_ddr_top.u_ips_ddrc_top
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 865)] Elaborating instance u_axi_bist_top
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v(line number: 9)] Elaborating module axi_bist_top_v1_0
I: Module instance {test_ddr/u_axi_bist_top} parameter value:
    DATA_MASK_EN = 32'b00000000000000000000000000000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_SPACE_AW = 32'b00000000000000000000000000011100
    DATA_PATTERN0 = 8'b01010101
    DATA_PATTERN1 = 8'b10101010
    DATA_PATTERN2 = 8'b01111111
    DATA_PATTERN3 = 8'b10000000
    DATA_PATTERN4 = 8'b01010101
    DATA_PATTERN5 = 8'b10101010
    DATA_PATTERN6 = 8'b01111111
    DATA_PATTERN7 = 8'b10000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v(line number: 139)] Elaborating instance u_test_main_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_main_ctrl_v1_0.v(line number: 7)] Elaborating module test_main_ctrl_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_main_ctrl} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_SPACE_AW = 32'b00000000000000000000000000011100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_main_ctrl_v1_0.v(line number: 216)] Elaborating instance I_prbs31_128bit
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs31_128bit_v1_0.v(line number: 15)] Elaborating module prbs31_128bit_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit} parameter value:
    PRBS_INIT = 128'b00010010001101000101011001111000100110101011110011011110111100001000011010000110001000000001011000000111000001110011001101101010
    PRBS_GEN_EN = 1'b1
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v(line number: 180)] Elaborating instance u_test_wr_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v(line number: 2)] Elaborating module test_wr_ctrl_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_wr_ctrl} parameter value:
    DATA_PATTERN0 = 8'b01010101
    DATA_PATTERN1 = 8'b10101010
    DATA_PATTERN2 = 8'b01111111
    DATA_PATTERN3 = 8'b10000000
    DATA_PATTERN4 = 8'b01010101
    DATA_PATTERN5 = 8'b10101010
    DATA_PATTERN6 = 8'b01111111
    DATA_PATTERN7 = 8'b10000000
    DATA_MASK_EN = 32'b00000000000000000000000000000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_SPACE_AW = 32'b00000000000000000000000000011100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_wr_ctrl_v1_0.v(line number: 335)] Elaborating instance u_prbs15_64bit
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs15_64bit_v1_0.v(line number: 9)] Elaborating module prbs15_64bit_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit} parameter value:
    PRBS_INIT = 16'b0000000000000000
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/axi_bist_top_v1_0.v(line number: 225)] Elaborating instance u_test_rd_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v(line number: 2)] Elaborating module test_rd_ctrl_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_rd_ctrl} parameter value:
    DATA_PATTERN0 = 8'b01010101
    DATA_PATTERN1 = 8'b10101010
    DATA_PATTERN2 = 8'b01111111
    DATA_PATTERN3 = 8'b10000000
    DATA_PATTERN4 = 8'b01010101
    DATA_PATTERN5 = 8'b10101010
    DATA_PATTERN6 = 8'b01111111
    DATA_PATTERN7 = 8'b10000000
    DATA_MASK_EN = 32'b00000000000000000000000000000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_SPACE_AW = 32'b00000000000000000000000000011100
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_rd_ctrl_v1_0.v(line number: 351)] Elaborating instance u_prbs15_64bit
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/prbs15_64bit_v1_0.v(line number: 9)] Elaborating module prbs15_64bit_v1_0
I: Module instance {test_ddr/u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit} parameter value:
    PRBS_INIT = 16'b0000000000000000
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 852)] Width mismatch between port err_data_pre and signal bound to it for instantiated module axi_bist_top_v1_0
W: Verilog-2019: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 852)] Width mismatch between port err_data_aft and signal bound to it for instantiated module axi_bist_top_v1_0
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 915)] Elaborating instance u_adc_ctrl
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 1)] Elaborating module adc_ctrl
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc_ctrl.v(line number: 108)] Elaborating instance ADC_inst
I: Verilog-0003: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc.v(line number: 1)] Elaborating module ADC
I: Module instance {test_ddr/u_adc_ctrl/ADC_inst} parameter value:
    CREG_00H = 16'b1011000000111111
    CREG_01H = 16'b1100100000011110
    CREG_02H = 16'b0000000000000000
    CREG_31H = 16'b0000000000000000
    CREG_03H = 16'b0100000001111100
    CREG_04H = 16'b0000000000000000
    CREG_0AH = 16'b0000000000000000
    CREG_05H = 16'b0100000000000000
    CREG_06H = 16'b0100000000000000
    CREG_0CH = 16'b0000000000000000
    CREG_07H = 16'b0000000001111100
    CREG_08H = 16'b0000000000000000
    CREG_0EH = 16'b0000000000000000
    CREG_20H = 16'b0000000000000000
    CREG_21H = 16'b0000000000000000
    CREG_22H = 16'b0000000000000000
    CREG_23H = 16'b0000000000000000
    CREG_24H = 16'b0000000000000000
    CREG_25H = 16'b0000000000000000
    CREG_26H = 16'b0000000000000000
    CREG_27H = 16'b0000000000000000
    CREG_28H = 16'b0000000000000000
    CREG_29H = 16'b0000000000000000
    CREG_2AH = 16'b0000110011000010
    CREG_2BH = 16'b0000101001011011
I: Verilog-0004: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/adc/adc.v(line number: 83)] Elaborating instance XADC
Executing : rtl-elaborate successfully. Time elapsed: 0.280s wall, 0.016s user + 0.016s system = 0.031s CPU (11.1%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.215s wall, 0.016s user + 0.000s system = 0.016s CPU (7.3%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 718)] Removed register node cnt[26] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/example_design/rtl/test_ddr.v(line number: 718)] Removed register node cnt[25] that is stuck at constant 0.
I: Removed inst ddrphy_update_req that is redundant to update_start.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/ips2l_mcdq_dcp_buf_v1_2.vp(line number: 372)] Removed register node I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[6] that is stuck at constant 0.
I: Removed inst wrlvl_cs_n that is redundant to wrlvl_cas_n.
I: Removed inst wrlvl_we_n that is redundant to wrlvl_cas_n.
I: Removed inst genblk2.init_ras_n that is redundant to genblk2.init_cas_n.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[3] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[2] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[3] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_10.vp(line number: 354)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/delay_cnt[2] that is stuck at constant 0.
I: Removed inst dqs_gate_comp_en_r that is redundant to dqs_gate_comp_done.
Executing : DFF-inference successfully.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_0.vp(line number: 217)] Removed register node I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/rst_clk_adj_dir that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_3.vp(line number: 147)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/update_start that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[2] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[1] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 427)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_ba[0] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[2] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[1] that is stuck at constant 0.
W: Sdm-2000: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 732)] Removed register node I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_ba[0] that is stuck at constant 0.
I: Removed inst mrs2dfi_ras_n that is redundant to mrs2dfi_cs_n.
I: Removed inst lp_ras_n[1:0] that is redundant to lp_cs_n[1:0].
I: Sdm-0001: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=16, width=2.
I: Sdm-0001: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=16, width=43.
I: Sdm-0001: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/rtl/mcdq_ctrl/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 180)] Found Ram mem, depth=32, width=5.
Executing : rtl-infer successfully. Time elapsed: 3.635s wall, 0.703s user + 0.172s system = 0.875s CPU (24.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.039s wall, 0.031s user + 0.000s system = 0.031s CPU (79.4%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.230s wall, 0.031s user + 0.000s system = 0.031s CPU (13.6%)

Start FSM inference.
I: FSM test_main_state_fsm[3:0] inferred.
FSM test_main_state_fsm[3:0] STG:
Number of reachable states: 5
Input nets: ddrc_init_done_d1 init_done random_write_en read_done_p write_done_p write_to_read 
S0(0000)-->S1(0001): 1xxxx0
S0(0000)-->S2(0010): 1xxxx1
S1(0001)-->S2(0010): x1xxxx
S2(0010)-->S3(0011): xxxx11
S2(0010)-->S4(0100): xxxx10
S3(0011)-->S2(0010): xxx1x1
S3(0011)-->S4(0100): xxx1x0
S4(0100)-->S2(0010): xx1xxx
S4(0100)-->S3(0011): xx0xxx
S0(0000)-->S2(0010): 1x1xx1
S4(0100)-->S2(0010): 1x1xx1
S0(0000)-->S0(0000): 0xxxxx

I: FSM test_wr_state_fsm[2:0] inferred.
FSM test_wr_state_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N19 N46 write_finished 
S0(000)-->S1(001): x1x
S1(001)-->S2(010): 1xx
S2(010)-->S0(000): xx1

I: FSM test_rd_state_fsm[2:0] inferred.
FSM test_rd_state_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N7 N11 read_finished 
S0(000)-->S1(001): 1xx
S1(001)-->S2(010): x1x
S2(010)-->S0(000): xx1

I: FSM tx_cs_fsm[1:0] inferred.
FSM tx_cs_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N30 data_end transmitting 
S0(00)-->S0(00): xx0
S0(00)-->S1(01): xx1
S1(01)-->S2(10): xxx
S2(10)-->S2(10): x0x
S2(10)-->S3(11): x1x
S3(11)-->S0(00): 0xx
S3(11)-->S1(01): 1xx

I: FSM crt_st_fsm[3:0] inferred.
FSM crt_st_fsm[3:0] STG:
Number of reachable states: 14
Input nets: N176 N195 N196 cmd_done fifo_data_valid 
S0(0000)-->S0(0000): xx1xx
S0(0000)-->S0(0000): xxxx0
S0(0000)-->S1(0001): 1xxx1
S0(0000)-->S10(1010): x1xx1
S1(0001)-->S1(0001): xxxx0
S1(0001)-->S2(0010): xxxx1
S2(0010)-->S2(0010): xxxx0
S2(0010)-->S3(0011): xxxx1
S3(0011)-->S3(0011): xxxx0
S3(0011)-->S4(0100): xxxx1
S4(0100)-->S4(0100): xxxx0
S4(0100)-->S5(0101): xxxx1
S5(0101)-->S5(0101): xxxx0
S5(0101)-->S6(0110): xxxx1
S6(0110)-->S6(0110): xxxx0
S6(0110)-->S7(0111): xxxx1
S7(0111)-->S7(0111): xxxx0
S7(0111)-->S8(1000): xxxx1
S8(1000)-->S9(1001): xxxxx
S9(1001)-->S0(0000): xxx1x
S8(1000)-->S9(1001): xxx0x
S9(1001)-->S9(1001): xxx0x
S10(1010)-->S10(1010): xxxx0
S10(1010)-->S11(1011): xxxx1
S11(1011)-->S11(1011): xxxx0
S11(1011)-->S12(1100): xxxx1
S12(1100)-->S12(1100): xxxx0
S12(1100)-->S13(1101): xxxx1
S13(1101)-->S9(1001): xxxxx

I: FSM dcp2dfi_odt_fsm[3:2] inferred.
FSM dcp2dfi_odt_fsm[3:2] STG:
Number of reachable states: 2
Input nets: N2181 N2182 
S0(00)-->S0(00): 1x
S1(11)-->S0(00): 1x
S0(00)-->S1(11): x1
S1(11)-->S1(11): x1

I: FSM dcp2dfi_odt_fsm[1:0] inferred.
FSM dcp2dfi_odt_fsm[1:0] STG:
Number of reachable states: 2
Input nets: N2207 N2208 
S0(00)-->S0(00): 1x
S1(11)-->S0(00): 1x
S0(00)-->S1(11): x1
S1(11)-->S1(11): x1

I: FSM mode_state_fsm[1:0] inferred.
FSM mode_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N501 N503 N505 sr_en_dly2 
S0(00)-->S0(00): xx1x
S1(01)-->S0(00): xx1x
S2(10)-->S0(00): xx1x
S3(11)-->S0(00): xx1x
S0(00)-->S1(01): xxx1
S1(01)-->S1(01): xxx1
S2(10)-->S1(01): xxx1
S3(11)-->S1(01): xxx1
S0(00)-->S2(10): 1xxx
S1(01)-->S2(10): 1xxx
S2(10)-->S2(10): 1xxx
S3(11)-->S2(10): 1xxx
S0(00)-->S3(11): x1xx
S1(01)-->S3(11): x1xx
S2(10)-->S3(11): x1xx
S3(11)-->S3(11): x1xx

I: FSM cstate_fsm[5:0] inferred.
FSM cstate_fsm[5:0] STG:
Number of reachable states: 6
Input nets: N156 N168 N193 N429 lp_done lp_pd_req lp_sr_req mrs_done mrs_req update_req_r 
S0(000001)-->S1(000010): x1xxxxxxxx
S0(000001)-->S0(000001): x0xxxxxxxx
S1(000010)-->S1(000010): xxx0xxxxxx
S1(000010)-->S2(000100): xxx1xxxx10
S1(000010)-->S3(001000): xxx1x1xx00
S1(000010)-->S4(010000): xxx1x01x00
S1(000010)-->S5(100000): xxx1xxxxx1
S2(000100)-->S2(000100): xxxxxxx0xx
S3(001000)-->S2(000100): xxxx1xxx1x
S3(001000)-->S3(001000): xx0x0xxxxx
S3(001000)-->S3(001000): xx0xxx0x0x
S3(001000)-->S4(010000): xx0x1x1x0x
S4(010000)-->S2(000100): xxxx1xxx1x
S4(010000)-->S3(001000): xx0x11xx0x
S4(010000)-->S4(010000): xx0x0xxxxx
S4(010000)-->S4(010000): xx0xx0xx0x
S5(100000)-->S5(100000): 0xxxxxxxxx
S5(100000)-->S0(000001): 1xxxxxxxxx
S4(010000)-->S0(000001): xx1x0xxxxx
S4(010000)-->S0(000001): xx1xxxxx0x
S3(001000)-->S0(000001): xx1x0xxxxx
S3(001000)-->S0(000001): xx1xxxxx0x
S2(000100)-->S0(000001): xxxxxxx1xx

I: FSM state_fsm[9:0] inferred.
FSM state_fsm[9:0] STG:
Number of reachable states: 10
Input nets: N47 N53 N58 N75 N91 N374 pd_en_dly 
S0(0000000001)-->S1(0000000010): 1xxxxxx
S1(0000000010)-->S1(0000000010): x0xxxxx
S1(0000000010)-->S2(0000000100): x1xxxxx
S2(0000000100)-->S3(0000001000): xx1xxxx
S2(0000000100)-->S4(0000010000): xxxxx1x
S2(0000000100)-->S7(0010000000): xx0xxx1
S3(0000001000)-->S2(0000000100): x1xxxxx
S3(0000001000)-->S3(0000001000): x0xxxxx
S4(0000010000)-->S5(0000100000): xxxxxxx
S5(0000100000)-->S5(0000100000): xxxx0xx
S5(0000100000)-->S6(0001000000): xxxx1xx
S6(0001000000)-->S6(0001000000): xx1xxxx
S7(0010000000)-->S8(0100000000): xxxxxxx
S8(0100000000)-->S8(0100000000): xxx0xxx
S8(0100000000)-->S9(1000000000): xxx1xxx
S9(1000000000)-->S9(1000000000): xx1xxxx
S9(1000000000)-->S0(0000000001): xx0xxxx
S6(0001000000)-->S0(0000000001): xx0xxxx
S0(0000000001)-->S0(0000000001): 0xxxxxx

I: FSM state_fsm[6:0] inferred.
FSM state_fsm[6:0] STG:
Number of reachable states: 7
Input nets: N34 N40 N196 N201 N204 mrs_en 
S0(0000001)-->S1(0000010): xxxxx1
S0(0000001)-->S0(0000001): xxxxx0
S1(0000010)-->S1(0000010): 0xxxxx
S1(0000010)-->S2(0000100): 1xxxxx
S2(0000100)-->S2(0000100): x0xxxx
S2(0000100)-->S3(0001000): x1xxxx
S3(0001000)-->S4(0010000): xx0xxx
S3(0001000)-->S5(0100000): xx1xxx
S4(0010000)-->S3(0001000): xxx1xx
S4(0010000)-->S4(0010000): xxx0xx
S5(0100000)-->S5(0100000): xxxx0x
S5(0100000)-->S6(1000000): xxxx1x
S6(1000000)-->S6(1000000): x0xxxx
S6(1000000)-->S0(0000001): x1xxxx

I: FSM cpd_state_fsm[2:0] inferred.
FSM cpd_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N27 N107 cnt[2] rst_clk_adj_chg 
S0(000)-->S0(000): xxx0
S0(000)-->S1(001): xxx1
S1(001)-->S2(010): x0xx
S1(001)-->S4(100): x1xx
S2(010)-->S3(011): xxxx
S3(011)-->S1(001): 1xxx
S2(010)-->S3(011): 0xxx
S3(011)-->S3(011): 0xxx
S4(100)-->S4(100): xx0x
S4(100)-->S0(000): xx1x

I: FSM cpd_state_fsm[3:0] inferred.
FSM cpd_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N52 N68 N80 N230 N301 cpd_lock_d[1] ddrphy_cpd_start_d1 debug_cpd_offset_adj_pos 
S0(0000)-->S3(0011): xxxxxx1x
S1(0001)-->S4(0100): xxxxx1xx
S2(0010)-->S3(0011): 1xxxxxxx
S3(0011)-->S1(0001): xxx1x0xx
S0(0000)-->S3(0011): 1xxxxx1x
S2(0010)-->S3(0011): 1xxxxx1x
S1(0001)-->S4(0100): xxx1x1xx
S3(0011)-->S4(0100): xxx1x1xx
S4(0100)-->S5(0101): x1xxxxxx
S4(0100)-->S6(0110): xxxx1xxx
S5(0101)-->S2(0010): xxxxxxxx
S6(0110)-->S7(0111): xx0xxxxx
S6(0110)-->S9(1001): xx1xxxxx
S7(0111)-->S8(1000): xxxxxxxx
S1(0001)-->S2(0010): xxxxx0xx
S5(0101)-->S2(0010): xxxxx0xx
S8(1000)-->S6(0110): 1xxxxxxx
S9(1001)-->S6(0110): xxxxxxx1
S9(1001)-->S9(1001): xxxxxxx0
S8(1000)-->S6(0110): 1xxxxxx1
S9(1001)-->S6(0110): 1xxxxxx1

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 11
Input nets: N161 N240 N241 N243 N324 N327 cnt[3:2] cnt[7:5] dbg_cpd_start_pos dbg_gate_start_pos dbg_gpll_scan_rst_d[1] ddrphy_cpd_done_d[1] dll_update_ack_rst_ctrl_d[1] pll_lock_deb training_error_d[1] 
S0(0000)-->S0(0000): x0xxxxxxxxxxxxxxxx
S0(0000)-->S0(0000): xx0xxxxxxxxxxxxxxx
S0(0000)-->S0(0000): xxx0xxxxxxxxxxxxxx
S0(0000)-->S0(0000): xxxxxx0xxxxxxxxxxx
S0(0000)-->S0(0000): xxxxxxx1xxxxxxxxxx
S0(0000)-->S0(0000): xxxxxxxx0xxxxxxxxx
S0(0000)-->S0(0000): xxxxxxxxx0xxxxxxxx
S0(0000)-->S0(0000): xxxxxxxxxx1xxxxxxx
S0(0000)-->S1(0001): x111xx10110xxxxxxx
S1(0001)-->S1(0001): xxxxxxxxxxxxxxxx0x
S1(0001)-->S2(0010): xxxxxxxxxxxxxxxx1x
S2(0010)-->S2(0010): xxxx1xxxxxxxxxxxxx
S2(0010)-->S3(0011): xxxxx1xxxxxxxxxxxx
S3(0011)-->S3(0011): xxxxxxxxxxxxxxx0xx
S3(0011)-->S4(0100): xxxxxxxxxxxxxxx1xx
S2(0010)-->S3(0011): xxxxx1xxxxxxxxx0xx
S3(0011)-->S3(0011): xxxxx1xxxxxxxxx0xx
S4(0100)-->S4(0100): xxxxxxxxxxxxxxx1xx
S4(0100)-->S5(0101): xxxxxxxxxxxxxxx0xx
S5(0101)-->S5(0101): x0xxxxxxxxxxxxxxxx
S5(0101)-->S5(0101): xx0xxxxxxxxxxxxxxx
S5(0101)-->S5(0101): xxx0xxxxxxxxxxxxxx
S5(0101)-->S5(0101): xxxxxx0xxxxxxxxxxx
S5(0101)-->S5(0101): xxxxxxx1xxxxxxxxxx
S5(0101)-->S5(0101): xxxxxxxx1xxxxxxxxx
S5(0101)-->S5(0101): xxxxxxxxx1xxxxxxxx
S5(0101)-->S5(0101): xxxxxxxxxx1xxxxxxx
S5(0101)-->S6(0110): x111xx10000xxxxxxx
S6(0110)-->S6(0110): x0xxxxxxxxxxxxxxxx
S6(0110)-->S6(0110): xx0xxxxxxxxxxxxxxx
S6(0110)-->S6(0110): xxx0xxxxxxxxxxxxxx
S6(0110)-->S6(0110): xxxxxx0xxxxxxxxxxx
S6(0110)-->S6(0110): xxxxxxx1xxxxxxxxxx
S6(0110)-->S6(0110): xxxxxxxx1xxxxxxxxx
S6(0110)-->S6(0110): xxxxxxxxx1xxxxxxxx
S6(0110)-->S6(0110): xxxxxxxxxx1xxxxxxx
S6(0110)-->S7(0111): x111xx10000xxxxxxx
S7(0111)-->S7(0111): x0xxxxxxxxxxxxxxxx
S7(0111)-->S7(0111): xx0xxxxxxxxxxxxxxx
S7(0111)-->S7(0111): xxx0xxxxxxxxxxxxxx
S7(0111)-->S7(0111): xxxxxx0xxxxxxxxxxx
S7(0111)-->S7(0111): xxxxxxx1xxxxxxxxxx
S7(0111)-->S7(0111): xxxxxxxx1xxxxxxxxx
S7(0111)-->S7(0111): xxxxxxxxx1xxxxxxxx
S7(0111)-->S7(0111): xxxxxxxxxx1xxxxxxx
S7(0111)-->S8(1000): x111xx10000xx0xxxx
S7(0111)-->S10(1010): x111xx10000xx1xxxx
S8(1000)-->S9(1001): xxxxxxxxxxxxxxxxxx
S9(1001)-->S10(1010): xxxxxxxxxxxxxx1xxx
S10(1010)-->S5(0101): xxxxxxxxxxxx11xxxx
S10(1010)-->S5(0101): 0xxxxxxxxxxx1xxx1x
S10(1010)-->S5(0101): xxxxxxxxxxxx1xxx10
S10(1010)-->S8(1000): xxxxxxxxxxx101xxxx
S10(1010)-->S8(1000): 0xxxxxxxxxx10xxx1x
S10(1010)-->S8(1000): xxxxxxxxxxx10xxx10
S10(1010)-->S10(1010): xxxxxxxxxxx001xxxx
S10(1010)-->S10(1010): 0xxxxxxxxxx00xxx1x
S10(1010)-->S10(1010): xxxxxxxxxxx00xxx10
S10(1010)-->S0(0000): xxxxxxxxxxxxx0xx0x
S10(1010)-->S0(0000): 1xxxxxxxxxxxx0xxx1

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N93 cnt[1] update_req 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): x1x
S2(10)-->S3(11): 1xx
S3(11)-->S0(00): xx0

I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N5 N17 N253 N336 dec_new_row dec_pre_row dec_refresh dec_zqcs 
S0(000)-->S0(000): 0xxxxxxx
S0(000)-->S1(001): 1xxxx100
S0(000)-->S2(010): 1xxx1000
S0(000)-->S3(011): 1xxx0000
S0(000)-->S4(100): 1xxxxx1x
S0(000)-->S4(100): 1xxxxxx1
S1(001)-->S2(010): x1xxxxxx
S2(010)-->S3(011): x10xxxxx
S4(100)-->S5(101): x1xxxx1x
S4(100)-->S6(110): x1xxxx01
S6(110)-->S0(000): x1xxxxxx
S5(101)-->S0(000): xxx1xxxx
S2(010)-->S0(000): x11xxxxx
S6(110)-->S0(000): x11xxxxx
S3(011)-->S0(000): xxx1xxxx

I: FSM init_state_fsm[3:0] inferred.
FSM init_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: cnt_cke_pass cnt_pwron_pass cnt_tmod_pass cnt_tmrd_pass cnt_txpr_pass cnt_tzqinit_pass init_start mr_load_done 
S0(0000)-->S0(0000): xxxxxx0x
S0(0000)-->S1(0001): xxxxxx1x
S1(0001)-->S1(0001): x0xxxxxx
S1(0001)-->S2(0010): x1xxxxxx
S0(0000)-->S1(0001): x0xxxx1x
S1(0001)-->S1(0001): x0xxxx1x
S2(0010)-->S2(0010): 0xxxxxxx
S2(0010)-->S3(0011): 1xxxxxxx
S3(0011)-->S3(0011): xxxx0xxx
S3(0011)-->S4(0100): xxxx1xxx
S2(0010)-->S3(0011): 1xxx0xxx
S3(0011)-->S3(0011): 1xxx0xxx
S4(0100)-->S5(0101): xxxxxxxx
S5(0101)-->S4(0100): xxx1xxx0
S5(0101)-->S6(0110): xxxxxxx1
S4(0100)-->S5(0101): xxx0xxx0
S5(0101)-->S5(0101): xxx0xxx0
S6(0110)-->S6(0110): xx0xxxxx
S6(0110)-->S7(0111): xx1xxxxx
S7(0111)-->S8(1000): xxxxxxxx
S8(1000)-->S8(1000): xxxxx0xx
S8(1000)-->S9(1001): xxxxx1xx
S9(1001)-->S0(0000): xxxxxxxx

I: FSM wrlvl_state_fsm[3:0] inferred.
FSM wrlvl_state_fsm[3:0] STG:
Number of reachable states: 9
Input nets: cmd_cnt[4] cnt_tmod_pass cnt_twldqsen_pass wrlvl_dqs_resp wrlvl_dqs_resp_r wrlvl_error wrlvl_start 
S0(0000)-->S0(0000): xxxxxx0
S0(0000)-->S1(0001): xxxxxx1
S1(0001)-->S2(0010): xxxx0xx
S1(0001)-->S6(0110): xxxx1xx
S2(0010)-->S2(0010): xx0xxxx
S2(0010)-->S3(0011): xx1xxxx
S3(0011)-->S4(0100): xxxxxxx
S4(0100)-->S4(0100): xxx0x0x
S4(0100)-->S5(0101): xxx1x0x
S4(0100)-->S8(1000): xxxxx1x
S5(0101)-->S1(0001): 1xxxxxx
S5(0101)-->S5(0101): 0xxxxxx
S4(0100)-->S5(0101): 0xx1x0x
S5(0101)-->S5(0101): 0xx1x0x
S6(0110)-->S6(0110): x0xxxxx
S6(0110)-->S7(0111): x1xxxxx
S8(1000)-->S8(1000): xxxxxxx
S7(0111)-->S0(0000): xxxxxxx

W: Loop was found during constant probe.
I: FSM genblk1.rdcal_state_fsm[4:0] inferred.
FSM genblk1.rdcal_state_fsm[4:0] STG:
Number of reachable states: 20
Input nets: N736 adj_rdel_done bslip_cnt[3] bslip_start cnt cnt_trfc_pass ddrphy_rst_ack_r[1] dqgt_debug gate_adj_done gate_cal_error gate_check_pass rdcal_start rdcal_success rddata_check_pass rdel_calib_done rdel_calib_error rdel_rd_cnt ref_cnt_done write_debug 
S0(00000)-->S1(00001): xxxxxxxxxxxxxxxxxx1xxxxxxxxxxxxxx
S1(00001)-->S2(00010): x1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S2(00010)-->S3(00011): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S3(00011)-->S2(00010): xxxxxxxxxxxx1xxxxxxxxxxxxxxxxxx0x
S3(00011)-->S4(00100): xxxxxxxxxxxx1xxxxxxxxxxxxxxxxxx1x
S4(00100)-->S5(00101): xxxx00000010xxxxxxxxxxxxxxxxxxxxx
S5(00101)-->S5(00101): xxxx00000110xxxxxxxxxxxxxxxxxxxx1
S5(00101)-->S6(00110): xxxx00000110xxxxxxxxxxxxxxxxxxxx0
S6(00110)-->S7(00111): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S7(00111)-->S8(01000): xxxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxx
S8(01000)-->S8(01000): xxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxx
S8(01000)-->S9(01001): xxxxxxxxxxxxxxx1xxxxxxxxxxxxxxxxx
S8(01000)-->S19(10011): xxxxxxxxxxxxxxx01xxxxxxxxxxxxxxxx
S9(01001)-->S7(00111): xxxxxxxxxxxxx11xxxxxxxxxxxxxxxxxx
S9(01001)-->S7(00111): xxx0xxxxxxxxx1xxx0xxxxxxxxxxxxxxx
S9(01001)-->S9(01001): xxxxxxxxxxxxx0xxxxxxxxxxxxxxxxxxx
S9(01001)-->S10(01010): xxx1xxxxxxxxx10xx0xxxxxxxxxxxxxxx
S9(01001)-->S10(01010): xxxxxxxxxxxxx10xx1x1xxxxxxxxxxxxx
S9(01001)-->S12(01100): xxxxxxxxxxxxx10xx1x0xxxxxxxxxxxxx
S10(01010)-->S10(01010): xxxxxx0xxxxxxxxxxxxx0xxxxxxxxxxxx
S10(01010)-->S11(01011): xx0xxx1xxxxxxxxxxxxx0xxxxxxxxxxxx
S10(01010)-->S17(10001): xxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxxx
S10(01010)-->S18(10010): xx1xxx1xxxxxxxxxxxxx0xxxxxxxxxxxx
S11(01011)-->S9(01001): xxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxxx
S11(01011)-->S11(01011): xxxxxx0xxxxxxxxxxxxxxxxxxxxxxxxxx
S12(01100)-->S12(01100): xxxxxxxxx0xxxxxxxxxxxxxxxxxxxxxxx
S12(01100)-->S13(01101): xxxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxx
S13(01101)-->S14(01110): xxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxxx
S14(01110)-->S14(01110): xxxxxxxxxxxxxxxxxxxxxxx00000000xx
S14(01110)-->S15(01111): xxxx11111111xxxxxxxxxxx11111111xx
S14(01110)-->S15(01111): xxxx11111110xxxxxxxxxxx11111110xx
S14(01110)-->S15(01111): xxxx11111101xxxxxxxxxxx11111101xx
S14(01110)-->S15(01111): xxxx11111100xxxxxxxxxxx11111100xx
S14(01110)-->S15(01111): xxxx11111011xxxxxxxxxxx11111011xx
S14(01110)-->S15(01111): xxxx11111010xxxxxxxxxxx11111010xx
S14(01110)-->S15(01111): xxxx11111001xxxxxxxxxxx11111001xx
S14(01110)-->S15(01111): xxxx11111000xxxxxxxxxxx11111000xx
S14(01110)-->S15(01111): xxxx11110111xxxxxxxxxxx11110111xx
S14(01110)-->S15(01111): xxxx11110110xxxxxxxxxxx11110110xx
S14(01110)-->S15(01111): xxxx11110101xxxxxxxxxxx11110101xx
S14(01110)-->S15(01111): xxxx11110100xxxxxxxxxxx11110100xx
S14(01110)-->S15(01111): xxxx11110011xxxxxxxxxxx11110011xx
S14(01110)-->S15(01111): xxxx11110010xxxxxxxxxxx11110010xx
S14(01110)-->S15(01111): xxxx11110001xxxxxxxxxxx11110001xx
S14(01110)-->S15(01111): xxxx11110000xxxxxxxxxxx11110000xx
S14(01110)-->S15(01111): xxxx11101111xxxxxxxxxxx11101111xx
S14(01110)-->S15(01111): xxxx11101110xxxxxxxxxxx11101110xx
S14(01110)-->S15(01111): xxxx11101101xxxxxxxxxxx11101101xx
S14(01110)-->S15(01111): xxxx11101100xxxxxxxxxxx11101100xx
S14(01110)-->S15(01111): xxxx11101011xxxxxxxxxxx11101011xx
S14(01110)-->S15(01111): xxxx11101010xxxxxxxxxxx11101010xx
S14(01110)-->S15(01111): xxxx11101001xxxxxxxxxxx11101001xx
S14(01110)-->S15(01111): xxxx11101000xxxxxxxxxxx11101000xx
S14(01110)-->S15(01111): xxxx11100111xxxxxxxxxxx11100111xx
S14(01110)-->S15(01111): xxxx11100110xxxxxxxxxxx11100110xx
S14(01110)-->S15(01111): xxxx11100101xxxxxxxxxxx11100101xx
S14(01110)-->S15(01111): xxxx11100100xxxxxxxxxxx11100100xx
S14(01110)-->S15(01111): xxxx11100011xxxxxxxxxxx11100011xx
S14(01110)-->S15(01111): xxxx11100010xxxxxxxxxxx11100010xx
S14(01110)-->S15(01111): xxxx11100001xxxxxxxxxxx11100001xx
S14(01110)-->S15(01111): xxxx11100000xxxxxxxxxxx11100000xx
S14(01110)-->S15(01111): xxxx11011111xxxxxxxxxxx11011111xx
S14(01110)-->S15(01111): xxxx11011110xxxxxxxxxxx11011110xx
S14(01110)-->S15(01111): xxxx11011101xxxxxxxxxxx11011101xx
S14(01110)-->S15(01111): xxxx11011100xxxxxxxxxxx11011100xx
S14(01110)-->S15(01111): xxxx11011011xxxxxxxxxxx11011011xx
S14(01110)-->S15(01111): xxxx11011010xxxxxxxxxxx11011010xx
S14(01110)-->S15(01111): xxxx11011001xxxxxxxxxxx11011001xx
S14(01110)-->S15(01111): xxxx11011000xxxxxxxxxxx11011000xx
S14(01110)-->S15(01111): xxxx11010111xxxxxxxxxxx11010111xx
S14(01110)-->S15(01111): xxxx11010110xxxxxxxxxxx11010110xx
S14(01110)-->S15(01111): xxxx11010101xxxxxxxxxxx11010101xx
S14(01110)-->S15(01111): xxxx11010100xxxxxxxxxxx11010100xx
S14(01110)-->S15(01111): xxxx11010011xxxxxxxxxxx11010011xx
S14(01110)-->S15(01111): xxxx11010010xxxxxxxxxxx11010010xx
S14(01110)-->S15(01111): xxxx11010001xxxxxxxxxxx11010001xx
S14(01110)-->S15(01111): xxxx11010000xxxxxxxxxxx11010000xx
S14(01110)-->S15(01111): xxxx11001111xxxxxxxxxxx11001111xx
S14(01110)-->S15(01111): xxxx11001110xxxxxxxxxxx11001110xx
S14(01110)-->S15(01111): xxxx11001101xxxxxxxxxxx11001101xx
S14(01110)-->S15(01111): xxxx11001100xxxxxxxxxxx11001100xx
S14(01110)-->S15(01111): xxxx11001011xxxxxxxxxxx11001011xx
S14(01110)-->S15(01111): xxxx11001010xxxxxxxxxxx11001010xx
S14(01110)-->S15(01111): xxxx11001001xxxxxxxxxxx11001001xx
S14(01110)-->S15(01111): xxxx11001000xxxxxxxxxxx11001000xx
S14(01110)-->S15(01111): xxxx11000111xxxxxxxxxxx11000111xx
S14(01110)-->S15(01111): xxxx11000110xxxxxxxxxxx11000110xx
S14(01110)-->S15(01111): xxxx11000101xxxxxxxxxxx11000101xx
S14(01110)-->S15(01111): xxxx11000100xxxxxxxxxxx11000100xx
S14(01110)-->S15(01111): xxxx11000011xxxxxxxxxxx11000011xx
S14(01110)-->S15(01111): xxxx11000010xxxxxxxxxxx11000010xx
S14(01110)-->S15(01111): xxxx11000001xxxxxxxxxxx11000001xx
S14(01110)-->S15(01111): xxxx11000000xxxxxxxxxxx11000000xx
S14(01110)-->S15(01111): xxxx10111111xxxxxxxxxxx10111111xx
S14(01110)-->S15(01111): xxxx10111110xxxxxxxxxxx10111110xx
S14(01110)-->S15(01111): xxxx10111101xxxxxxxxxxx10111101xx
S14(01110)-->S15(01111): xxxx10111100xxxxxxxxxxx10111100xx
S14(01110)-->S15(01111): xxxx10111011xxxxxxxxxxx10111011xx
S14(01110)-->S15(01111): xxxx10111010xxxxxxxxxxx10111010xx
S14(01110)-->S15(01111): xxxx10111001xxxxxxxxxxx10111001xx
S14(01110)-->S15(01111): xxxx10111000xxxxxxxxxxx10111000xx
S14(01110)-->S15(01111): xxxx10110111xxxxxxxxxxx10110111xx
S14(01110)-->S15(01111): xxxx10110110xxxxxxxxxxx10110110xx
S14(01110)-->S15(01111): xxxx10110101xxxxxxxxxxx10110101xx
S14(01110)-->S15(01111): xxxx10110100xxxxxxxxxxx10110100xx
S14(01110)-->S15(01111): xxxx10110011xxxxxxxxxxx10110011xx
S14(01110)-->S15(01111): xxxx10110010xxxxxxxxxxx10110010xx
S14(01110)-->S15(01111): xxxx10110001xxxxxxxxxxx10110001xx
S14(01110)-->S15(01111): xxxx10110000xxxxxxxxxxx10110000xx
S14(01110)-->S15(01111): xxxx10101111xxxxxxxxxxx10101111xx
S14(01110)-->S15(01111): xxxx10101110xxxxxxxxxxx10101110xx
S14(01110)-->S15(01111): xxxx10101101xxxxxxxxxxx10101101xx
S14(01110)-->S15(01111): xxxx10101100xxxxxxxxxxx10101100xx
S14(01110)-->S15(01111): xxxx10101011xxxxxxxxxxx10101011xx
S14(01110)-->S15(01111): xxxx10101010xxxxxxxxxxx10101010xx
S14(01110)-->S15(01111): xxxx10101001xxxxxxxxxxx10101001xx
S14(01110)-->S15(01111): xxxx10101000xxxxxxxxxxx10101000xx
S14(01110)-->S15(01111): xxxx10100111xxxxxxxxxxx10100111xx
S14(01110)-->S15(01111): xxxx10100110xxxxxxxxxxx10100110xx
S14(01110)-->S15(01111): xxxx10100101xxxxxxxxxxx10100101xx
S14(01110)-->S15(01111): xxxx10100100xxxxxxxxxxx10100100xx
S14(01110)-->S15(01111): xxxx10100011xxxxxxxxxxx10100011xx
S14(01110)-->S15(01111): xxxx10100010xxxxxxxxxxx10100010xx
S14(01110)-->S15(01111): xxxx10100001xxxxxxxxxxx10100001xx
S14(01110)-->S15(01111): xxxx10100000xxxxxxxxxxx10100000xx
S14(01110)-->S15(01111): xxxx10011111xxxxxxxxxxx10011111xx
S14(01110)-->S15(01111): xxxx10011110xxxxxxxxxxx10011110xx
S14(01110)-->S15(01111): xxxx10011101xxxxxxxxxxx10011101xx
S14(01110)-->S15(01111): xxxx10011100xxxxxxxxxxx10011100xx
S14(01110)-->S15(01111): xxxx10011011xxxxxxxxxxx10011011xx
S14(01110)-->S15(01111): xxxx10011010xxxxxxxxxxx10011010xx
S14(01110)-->S15(01111): xxxx10011001xxxxxxxxxxx10011001xx
S14(01110)-->S15(01111): xxxx10011000xxxxxxxxxxx10011000xx
S14(01110)-->S15(01111): xxxx10010111xxxxxxxxxxx10010111xx
S14(01110)-->S15(01111): xxxx10010110xxxxxxxxxxx10010110xx
S14(01110)-->S15(01111): xxxx10010101xxxxxxxxxxx10010101xx
S14(01110)-->S15(01111): xxxx10010100xxxxxxxxxxx10010100xx
S14(01110)-->S15(01111): xxxx10010011xxxxxxxxxxx10010011xx
S14(01110)-->S15(01111): xxxx10010010xxxxxxxxxxx10010010xx
S14(01110)-->S15(01111): xxxx10010001xxxxxxxxxxx10010001xx
S14(01110)-->S15(01111): xxxx10010000xxxxxxxxxxx10010000xx
S14(01110)-->S15(01111): xxxx10001111xxxxxxxxxxx10001111xx
S14(01110)-->S15(01111): xxxx10001110xxxxxxxxxxx10001110xx
S14(01110)-->S15(01111): xxxx10001101xxxxxxxxxxx10001101xx
S14(01110)-->S15(01111): xxxx10001100xxxxxxxxxxx10001100xx
S14(01110)-->S15(01111): xxxx10001011xxxxxxxxxxx10001011xx
S14(01110)-->S15(01111): xxxx10001010xxxxxxxxxxx10001010xx
S14(01110)-->S15(01111): xxxx10001001xxxxxxxxxxx10001001xx
S14(01110)-->S15(01111): xxxx10001000xxxxxxxxxxx10001000xx
S14(01110)-->S15(01111): xxxx10000111xxxxxxxxxxx10000111xx
S14(01110)-->S15(01111): xxxx10000110xxxxxxxxxxx10000110xx
S14(01110)-->S15(01111): xxxx10000101xxxxxxxxxxx10000101xx
S14(01110)-->S15(01111): xxxx10000100xxxxxxxxxxx10000100xx
S14(01110)-->S15(01111): xxxx10000011xxxxxxxxxxx10000011xx
S14(01110)-->S15(01111): xxxx10000010xxxxxxxxxxx10000010xx
S14(01110)-->S15(01111): xxxx10000001xxxxxxxxxxx10000001xx
S14(01110)-->S15(01111): xxxx10000000xxxxxxxxxxx10000000xx
S14(01110)-->S15(01111): xxxx01111111xxxxxxxxxxx01111111xx
S14(01110)-->S15(01111): xxxx01111110xxxxxxxxxxx01111110xx
S14(01110)-->S15(01111): xxxx01111101xxxxxxxxxxx01111101xx
S14(01110)-->S15(01111): xxxx01111100xxxxxxxxxxx01111100xx
S14(01110)-->S15(01111): xxxx01111011xxxxxxxxxxx01111011xx
S14(01110)-->S15(01111): xxxx01111010xxxxxxxxxxx01111010xx
S14(01110)-->S15(01111): xxxx01111001xxxxxxxxxxx01111001xx
S14(01110)-->S15(01111): xxxx01111000xxxxxxxxxxx01111000xx
S14(01110)-->S15(01111): xxxx01110111xxxxxxxxxxx01110111xx
S14(01110)-->S15(01111): xxxx01110110xxxxxxxxxxx01110110xx
S14(01110)-->S15(01111): xxxx01110101xxxxxxxxxxx01110101xx
S14(01110)-->S15(01111): xxxx01110100xxxxxxxxxxx01110100xx
S14(01110)-->S15(01111): xxxx01110011xxxxxxxxxxx01110011xx
S14(01110)-->S15(01111): xxxx01110010xxxxxxxxxxx01110010xx
S14(01110)-->S15(01111): xxxx01110001xxxxxxxxxxx01110001xx
S14(01110)-->S15(01111): xxxx01110000xxxxxxxxxxx01110000xx
S14(01110)-->S15(01111): xxxx01101111xxxxxxxxxxx01101111xx
S14(01110)-->S15(01111): xxxx01101110xxxxxxxxxxx01101110xx
S14(01110)-->S15(01111): xxxx01101101xxxxxxxxxxx01101101xx
S14(01110)-->S15(01111): xxxx01101100xxxxxxxxxxx01101100xx
S14(01110)-->S15(01111): xxxx01101011xxxxxxxxxxx01101011xx
S14(01110)-->S15(01111): xxxx01101010xxxxxxxxxxx01101010xx
S14(01110)-->S15(01111): xxxx01101001xxxxxxxxxxx01101001xx
S14(01110)-->S15(01111): xxxx01101000xxxxxxxxxxx01101000xx
S14(01110)-->S15(01111): xxxx01100111xxxxxxxxxxx01100111xx
S14(01110)-->S15(01111): xxxx01100110xxxxxxxxxxx01100110xx
S14(01110)-->S15(01111): xxxx01100101xxxxxxxxxxx01100101xx
S14(01110)-->S15(01111): xxxx01100100xxxxxxxxxxx01100100xx
S14(01110)-->S15(01111): xxxx01100011xxxxxxxxxxx01100011xx
S14(01110)-->S15(01111): xxxx01100010xxxxxxxxxxx01100010xx
S14(01110)-->S15(01111): xxxx01100001xxxxxxxxxxx01100001xx
S14(01110)-->S15(01111): xxxx01100000xxxxxxxxxxx01100000xx
S14(01110)-->S15(01111): xxxx01011111xxxxxxxxxxx01011111xx
S14(01110)-->S15(01111): xxxx01011110xxxxxxxxxxx01011110xx
S14(01110)-->S15(01111): xxxx01011101xxxxxxxxxxx01011101xx
S14(01110)-->S15(01111): xxxx01011100xxxxxxxxxxx01011100xx
S14(01110)-->S15(01111): xxxx01011011xxxxxxxxxxx01011011xx
S14(01110)-->S15(01111): xxxx01011010xxxxxxxxxxx01011010xx
S14(01110)-->S15(01111): xxxx01011001xxxxxxxxxxx01011001xx
S14(01110)-->S15(01111): xxxx01011000xxxxxxxxxxx01011000xx
S14(01110)-->S15(01111): xxxx01010111xxxxxxxxxxx01010111xx
S14(01110)-->S15(01111): xxxx01010110xxxxxxxxxxx01010110xx
S14(01110)-->S15(01111): xxxx01010101xxxxxxxxxxx01010101xx
S14(01110)-->S15(01111): xxxx01010100xxxxxxxxxxx01010100xx
S14(01110)-->S15(01111): xxxx01010011xxxxxxxxxxx01010011xx
S14(01110)-->S15(01111): xxxx01010010xxxxxxxxxxx01010010xx
S14(01110)-->S15(01111): xxxx01010001xxxxxxxxxxx01010001xx
S14(01110)-->S15(01111): xxxx01010000xxxxxxxxxxx01010000xx
S14(01110)-->S15(01111): xxxx01001111xxxxxxxxxxx01001111xx
S14(01110)-->S15(01111): xxxx01001110xxxxxxxxxxx01001110xx
S14(01110)-->S15(01111): xxxx01001101xxxxxxxxxxx01001101xx
S14(01110)-->S15(01111): xxxx01001100xxxxxxxxxxx01001100xx
S14(01110)-->S15(01111): xxxx01001011xxxxxxxxxxx01001011xx
S14(01110)-->S15(01111): xxxx01001010xxxxxxxxxxx01001010xx
S14(01110)-->S15(01111): xxxx01001001xxxxxxxxxxx01001001xx
S14(01110)-->S15(01111): xxxx01001000xxxxxxxxxxx01001000xx
S14(01110)-->S15(01111): xxxx01000111xxxxxxxxxxx01000111xx
S14(01110)-->S15(01111): xxxx01000110xxxxxxxxxxx01000110xx
S14(01110)-->S15(01111): xxxx01000101xxxxxxxxxxx01000101xx
S14(01110)-->S15(01111): xxxx01000100xxxxxxxxxxx01000100xx
S14(01110)-->S15(01111): xxxx01000011xxxxxxxxxxx01000011xx
S14(01110)-->S15(01111): xxxx01000010xxxxxxxxxxx01000010xx
S14(01110)-->S15(01111): xxxx01000001xxxxxxxxxxx01000001xx
S14(01110)-->S15(01111): xxxx01000000xxxxxxxxxxx01000000xx
S14(01110)-->S15(01111): xxxx00111111xxxxxxxxxxx00111111xx
S14(01110)-->S15(01111): xxxx00111110xxxxxxxxxxx00111110xx
S14(01110)-->S15(01111): xxxx00111101xxxxxxxxxxx00111101xx
S14(01110)-->S15(01111): xxxx00111100xxxxxxxxxxx00111100xx
S14(01110)-->S15(01111): xxxx00111011xxxxxxxxxxx00111011xx
S14(01110)-->S15(01111): xxxx00111010xxxxxxxxxxx00111010xx
S14(01110)-->S15(01111): xxxx00111001xxxxxxxxxxx00111001xx
S14(01110)-->S15(01111): xxxx00111000xxxxxxxxxxx00111000xx
S14(01110)-->S15(01111): xxxx00110111xxxxxxxxxxx00110111xx
S14(01110)-->S15(01111): xxxx00110110xxxxxxxxxxx00110110xx
S14(01110)-->S15(01111): xxxx00110101xxxxxxxxxxx00110101xx
S14(01110)-->S15(01111): xxxx00110100xxxxxxxxxxx00110100xx
S14(01110)-->S15(01111): xxxx00110011xxxxxxxxxxx00110011xx
S14(01110)-->S15(01111): xxxx00110010xxxxxxxxxxx00110010xx
S14(01110)-->S15(01111): xxxx00110001xxxxxxxxxxx00110001xx
S14(01110)-->S15(01111): xxxx00110000xxxxxxxxxxx00110000xx
S14(01110)-->S15(01111): xxxx00101111xxxxxxxxxxx00101111xx
S14(01110)-->S15(01111): xxxx00101110xxxxxxxxxxx00101110xx
S14(01110)-->S15(01111): xxxx00101101xxxxxxxxxxx00101101xx
S14(01110)-->S15(01111): xxxx00101100xxxxxxxxxxx00101100xx
S14(01110)-->S15(01111): xxxx00101011xxxxxxxxxxx00101011xx
S14(01110)-->S15(01111): xxxx00101010xxxxxxxxxxx00101010xx
S14(01110)-->S15(01111): xxxx00101001xxxxxxxxxxx00101001xx
S14(01110)-->S15(01111): xxxx00101000xxxxxxxxxxx00101000xx
S14(01110)-->S15(01111): xxxx00100111xxxxxxxxxxx00100111xx
S14(01110)-->S15(01111): xxxx00100110xxxxxxxxxxx00100110xx
S14(01110)-->S15(01111): xxxx00100101xxxxxxxxxxx00100101xx
S14(01110)-->S15(01111): xxxx00100100xxxxxxxxxxx00100100xx
S14(01110)-->S15(01111): xxxx00100011xxxxxxxxxxx00100011xx
S14(01110)-->S15(01111): xxxx00100010xxxxxxxxxxx00100010xx
S14(01110)-->S15(01111): xxxx00100001xxxxxxxxxxx00100001xx
S14(01110)-->S15(01111): xxxx00100000xxxxxxxxxxx00100000xx
S14(01110)-->S15(01111): xxxx00011111xxxxxxxxxxx00011111xx
S14(01110)-->S15(01111): xxxx00011110xxxxxxxxxxx00011110xx
S14(01110)-->S15(01111): xxxx00011101xxxxxxxxxxx00011101xx
S14(01110)-->S15(01111): xxxx00011100xxxxxxxxxxx00011100xx
S14(01110)-->S15(01111): xxxx00011011xxxxxxxxxxx00011011xx
S14(01110)-->S15(01111): xxxx00011010xxxxxxxxxxx00011010xx
S14(01110)-->S15(01111): xxxx00011001xxxxxxxxxxx00011001xx
S14(01110)-->S15(01111): xxxx00011000xxxxxxxxxxx00011000xx
S14(01110)-->S15(01111): xxxx00010111xxxxxxxxxxx00010111xx
S14(01110)-->S15(01111): xxxx00010110xxxxxxxxxxx00010110xx
S14(01110)-->S15(01111): xxxx00010101xxxxxxxxxxx00010101xx
S14(01110)-->S15(01111): xxxx00010100xxxxxxxxxxx00010100xx
S14(01110)-->S15(01111): xxxx00010011xxxxxxxxxxx00010011xx
S14(01110)-->S15(01111): xxxx00010010xxxxxxxxxxx00010010xx
S14(01110)-->S15(01111): xxxx00010001xxxxxxxxxxx00010001xx
S14(01110)-->S15(01111): xxxx00010000xxxxxxxxxxx00010000xx
S14(01110)-->S15(01111): xxxx00001111xxxxxxxxxxx00001111xx
S14(01110)-->S15(01111): xxxx00001110xxxxxxxxxxx00001110xx
S14(01110)-->S15(01111): xxxx00001101xxxxxxxxxxx00001101xx
S14(01110)-->S15(01111): xxxx00001100xxxxxxxxxxx00001100xx
S14(01110)-->S15(01111): xxxx00001011xxxxxxxxxxx00001011xx
S14(01110)-->S15(01111): xxxx00001010xxxxxxxxxxx00001010xx
S14(01110)-->S15(01111): xxxx00001001xxxxxxxxxxx00001001xx
S14(01110)-->S15(01111): xxxx00001000xxxxxxxxxxx00001000xx
S14(01110)-->S15(01111): xxxx00000111xxxxxxxxxxx00000111xx
S14(01110)-->S15(01111): xxxx00000110xxxxxxxxxxx00000110xx
S14(01110)-->S15(01111): xxxx00000101xxxxxxxxxxx00000101xx
S14(01110)-->S15(01111): xxxx00000100xxxxxxxxxxx00000100xx
S14(01110)-->S15(01111): xxxx00000011xxxxxxxxxxx00000011xx
S14(01110)-->S15(01111): xxxx00000010xxxxxxxxxxx00000010xx
S14(01110)-->S15(01111): xxxx00000001xxxxxxxxxxx00000001xx
S15(01111)-->S14(01110): 1xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S15(01111)-->S16(10000): xxxxxxxxxxxxxxxxxxxxx1xxxxxxxxxxx
S16(10000)-->S2(00010): xxxxxx1xxxxxxxxxxxxxxx0xxxxxxxxxx
S18(10010)-->S18(10010): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S19(10011)-->S19(10011): xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
S16(10000)-->S18(10010): xxxxxx1xxxxxxxxxxxxxxx1xxxxxxxxxx
S18(10010)-->S18(10010): xxxxxx1xxxxxxxxxxxxxxx1xxxxxxxxxx
S17(10001)-->S0(00000): xxxxxxxx1xxxxxxxxxxxxxxxxxxxxxxxx

I: FSM upcal_state_fsm[3:0] inferred.
FSM upcal_state_fsm[3:0] STG:
Number of reachable states: 3
Input nets: N26 dqs_gate_comp_done update_start 
S0(0000)-->S1(0001): xx1
S1(0001)-->S1(0001): x0x
S1(0001)-->S2(0010): x1x
S0(0000)-->S1(0001): x01
S1(0001)-->S1(0001): x01
S2(0010)-->S2(0010): 0xx
S0(0000)-->S0(0000): xx0
S2(0010)-->S0(0000): 1xx

I: FSM wrcal_state_fsm[3:0] inferred.
FSM wrcal_state_fsm[3:0] STG:
Number of reachable states: 8
Input nets: N357 N458 cnt[4:2] cnt_trfc_pass ref_cnt_done wrcal_check_pass wrcal_start 
S0(0000)-->S1(0001): xxxxxxxx1
S1(0001)-->S2(0010): xxxxxxxxx
S2(0010)-->S1(0001): xxxxx10xx
S2(0010)-->S3(0011): xxxxx11xx
S3(0011)-->S4(0100): 1xxxxxxxx
S4(0100)-->S5(0101): xxx1xxxxx
S5(0101)-->S8(1001): xxxx1xxxx
S8(1001)-->S9(1010): xx1xxxxxx
S9(1010)-->S0(0000): xxx1xxxxx

I: FSM eyecal_state_fsm[3:0] inferred.
FSM eyecal_state_fsm[3:0] STG:
Number of reachable states: 10
Input nets: N188 N242 cnt[4:2] cnt_trfc_pass eye_calibration_error eyecal_check_pass eyecal_start ref_cnt_done 
S0(0000)-->S1(0001): xxxxxxxx1x
S1(0001)-->S2(0010): xxxxxxxxxx
S2(0010)-->S1(0001): xxxxx1xxx0
S2(0010)-->S3(0011): xxxxx1xxx1
S3(0011)-->S4(0100): 1xxxxxxxxx
S4(0100)-->S5(0101): xxxx1xxxxx
S5(0101)-->S6(0110): xx1xxxxxxx
S6(0110)-->S4(0100): x1xxxxxxxx
S6(0110)-->S7(0111): xxxxxxx1xx
S7(0111)-->S8(1000): xx1xxx0xxx
S7(0111)-->S9(1001): xx1xxx1xxx
S9(1001)-->S9(1001): xxxxxxxxxx
S8(1000)-->S0(0000): xxx1xxxxxx

I: FSM error_status_fsm[3:0] inferred.
FSM error_status_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N118 N153 N155 N157 N159 N161 N163 
S0(0000)-->S0(0000): 1xxxxxx
S1(0001)-->S0(0000): 1xxxxxx
S2(0010)-->S0(0000): 1xxxxxx
S3(0011)-->S0(0000): 1xxxxxx
S4(0100)-->S0(0000): 1xxxxxx
S5(0101)-->S0(0000): 1xxxxxx
S6(0110)-->S0(0000): 1xxxxxx
S0(0000)-->S1(0001): x1xxxxx
S1(0001)-->S1(0001): x1xxxxx
S2(0010)-->S1(0001): x1xxxxx
S3(0011)-->S1(0001): x1xxxxx
S4(0100)-->S1(0001): x1xxxxx
S5(0101)-->S1(0001): x1xxxxx
S6(0110)-->S1(0001): x1xxxxx
S0(0000)-->S2(0010): xx1xxxx
S1(0001)-->S2(0010): xx1xxxx
S2(0010)-->S2(0010): xx1xxxx
S3(0011)-->S2(0010): xx1xxxx
S4(0100)-->S2(0010): xx1xxxx
S5(0101)-->S2(0010): xx1xxxx
S6(0110)-->S2(0010): xx1xxxx
S0(0000)-->S3(0011): xxx1xxx
S1(0001)-->S3(0011): xxx1xxx
S2(0010)-->S3(0011): xxx1xxx
S3(0011)-->S3(0011): xxx1xxx
S4(0100)-->S3(0011): xxx1xxx
S5(0101)-->S3(0011): xxx1xxx
S6(0110)-->S3(0011): xxx1xxx
S0(0000)-->S4(0100): xxxx1xx
S1(0001)-->S4(0100): xxxx1xx
S2(0010)-->S4(0100): xxxx1xx
S3(0011)-->S4(0100): xxxx1xx
S4(0100)-->S4(0100): xxxx1xx
S5(0101)-->S4(0100): xxxx1xx
S6(0110)-->S4(0100): xxxx1xx
S0(0000)-->S5(0101): xxxxx1x
S1(0001)-->S5(0101): xxxxx1x
S2(0010)-->S5(0101): xxxxx1x
S3(0011)-->S5(0101): xxxxx1x
S4(0100)-->S5(0101): xxxxx1x
S5(0101)-->S5(0101): xxxxx1x
S6(0110)-->S5(0101): xxxxx1x
S0(0000)-->S6(0110): xxxxxx1
S1(0001)-->S6(0110): xxxxxx1
S2(0010)-->S6(0110): xxxxxx1
S3(0011)-->S6(0110): xxxxxx1
S4(0100)-->S6(0110): xxxxxx1
S5(0101)-->S6(0110): xxxxxx1
S6(0110)-->S6(0110): xxxxxx1

I: FSM main_state_fsm[3:0] inferred.
FSM main_state_fsm[3:0] STG:
Number of reachable states: 8
Input nets: eyecal_done init_done rdcal_done update_cal_req update_done wrcal_done wrlvl_done wrlvl_en 
S0(0000)-->S1(0001): xxxxxxxx
S1(0001)-->S2(0010): x1xxxxx1
S1(0001)-->S3(0011): x1xxxxx0
S0(0000)-->S1(0001): x0xxxxxx
S1(0001)-->S1(0001): x0xxxxxx
S2(0010)-->S2(0010): xxxxxx0x
S2(0010)-->S3(0011): xxxxxx1x
S3(0011)-->S3(0011): xx0xxxxx
S3(0011)-->S4(0100): xx1xxxxx
S4(0100)-->S4(0100): xxxxx0xx
S4(0100)-->S5(0101): xxxxx1xx
S5(0101)-->S5(0101): 0xxxxxxx
S5(0101)-->S7(0111): 1xxxxxxx
S6(0110)-->S6(0110): xxxx0xxx
S6(0110)-->S7(0111): xxxx1xxx
S7(0111)-->S6(0110): xxx1xxxx
S7(0111)-->S7(0111): xxx0xxxx
S5(0101)-->S7(0111): 1xx0xxxx
S7(0111)-->S7(0111): 1xx0xxxx

I: FSM wl_state_fsm[2:0] inferred.
FSM wl_state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N15 N364 all_group_dq_rising cnt[4] wrlvl_dqs_req 
S0(000)-->S0(000): xxxx0
S0(000)-->S1(001): xxxx1
S1(001)-->S2(010): 0xxxx
S2(010)-->S2(010): xxx0x
S2(010)-->S3(011): xxx1x
S3(011)-->S4(100): xxxxx
S4(100)-->S1(001): x10xx
S4(100)-->S4(100): x0xxx
S4(100)-->S6(110): x11xx
S5(101)-->S5(101): xxxxx
S6(110)-->S6(110): xxxx1
S6(110)-->S0(000): xxxx0
S4(100)-->S6(110): x11x1
S6(110)-->S6(110): x11x1
S1(001)-->S5(101): 1xxxx
S5(101)-->S5(101): 1xxxx

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 14
Input nets: N20 cnt[3] wrcal_move_en wrdata_check_pass write_calibration 
S0(0000)-->S1(0001): xxxx1
S1(0001)-->S2(0010): xxxxx
S2(0010)-->S3(0011): 0x1x1
S2(0010)-->S4(0100): 1x1x1
S0(0000)-->S0(0000): xxxx0
S2(0010)-->S0(0000): xxxx0
S1(0001)-->S2(0010): x10xx
S3(0011)-->S2(0010): x10xx
S4(0100)-->S5(0101): x1xxx
S5(0101)-->S6(0110): xx0xx
S6(0110)-->S7(0111): 0x1xx
S6(0110)-->S8(1000): 1x1xx
S5(0101)-->S6(0110): x10xx
S7(0111)-->S6(0110): x10xx
S8(1000)-->S9(1001): x1xxx
S9(1001)-->S10(1010): xx0xx
S10(1010)-->S11(1011): xx11x
S10(1010)-->S13(1101): xx10x
S11(1011)-->S11(1011): xxxx1
S11(1011)-->S12(1100): xxxx0
S10(1010)-->S11(1011): xx111
S11(1011)-->S11(1011): xx111
S13(1101)-->S13(1101): xxxxx
S12(1100)-->S0(0000): xxxx1

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 12
Input nets: N55 N115 N759 cnt[3:2] dqsi_move_en init_adj_rdel 
S0(0000)-->S1(0001): xxxxxx1
S0(0000)-->S4(0100): xx1xxxx
S1(0001)-->S2(0010): xxx1xxx
S2(0010)-->S3(0011): xxxx1xx
S3(0011)-->S0(0000): xxxxxxx
S4(0100)-->S5(0101): 0xxxx1x
S4(0100)-->S6(0110): 1xxxx1x
S5(0101)-->S4(0100): xxx1x0x
S6(0110)-->S7(0111): xxx1xxx
S7(0111)-->S8(1000): xxxx10x
S8(1000)-->S9(1001): 0xxxx1x
S8(1000)-->S10(1010): 1xxxx1x
S9(1001)-->S8(1000): xxx1x0x
S10(1010)-->S11(1011): xxx1x0x
S3(0011)-->S0(0000): x1xxxxx
S11(1011)-->S0(0000): x1xxxxx

I: FSM gdet_state_fsm[2:0] inferred.
FSM gdet_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N21 N25 dqs_gate_vld 
S0(000)-->S0(000): xx0
S0(000)-->S1(001): xx1
S1(001)-->S1(001): 00x
S1(001)-->S2(010): 01x
S2(010)-->S2(010): 00x
S2(010)-->S3(011): 01x
S3(011)-->S4(100): xxx
S4(100)-->S4(100): 0xx
S4(100)-->S0(000): 1xx
S1(001)-->S0(000): 1xx
S0(000)-->S0(000): 1x0
S1(001)-->S0(000): 1x0
S4(100)-->S0(000): 1x0
S2(010)-->S0(000): 1xx

I: FSM rdchk_state0_fsm[3:0] inferred.
FSM rdchk_state0_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N81 N84 N223 N235 N247 N259 
S0(0000)-->S1(0001): 1xxxxx
S1(0001)-->S1(0001): x00xxx
S1(0001)-->S2(0010): x01xxx
S2(0010)-->S2(0010): x0x0xx
S2(0010)-->S3(0011): x0x1xx
S3(0011)-->S3(0011): x0xx0x
S3(0011)-->S4(0100): x0xx1x
S2(0010)-->S3(0011): x0x10x
S3(0011)-->S3(0011): x0x10x
S4(0100)-->S4(0100): x0xxx0
S4(0100)-->S5(0101): x0xxx1
S5(0101)-->S6(0110): xxxxxx
S0(0000)-->S0(0000): 0xxxxx
S1(0001)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): xxxxxx
S4(0100)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S2(0010)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S0(0000)-->S0(0000): 01xxxx
S2(0010)-->S0(0000): 01xxxx
S4(0100)-->S0(0000): 01xxxx
S6(0110)-->S0(0000): 01xxxx

I: FSM rdchk_state1_fsm[3:0] inferred.
FSM rdchk_state1_fsm[3:0] STG:
Number of reachable states: 7
Input nets: N81 N84 N294 N306 N318 N330 
S0(0000)-->S1(0001): 1xxxxx
S1(0001)-->S1(0001): x00xxx
S1(0001)-->S2(0010): x01xxx
S2(0010)-->S2(0010): x0x0xx
S2(0010)-->S3(0011): x0x1xx
S3(0011)-->S3(0011): x0xx0x
S3(0011)-->S4(0100): x0xx1x
S2(0010)-->S3(0011): x0x10x
S3(0011)-->S3(0011): x0x10x
S4(0100)-->S4(0100): x0xxx0
S4(0100)-->S5(0101): x0xxx1
S5(0101)-->S6(0110): xxxxxx
S0(0000)-->S0(0000): 0xxxxx
S1(0001)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): xxxxxx
S4(0100)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S2(0010)-->S0(0000): x1xxxx
S3(0011)-->S0(0000): x1xxxx
S6(0110)-->S0(0000): x1xxxx
S0(0000)-->S0(0000): 01xxxx
S2(0010)-->S0(0000): 01xxxx
S4(0100)-->S0(0000): 01xxxx
S6(0110)-->S0(0000): 01xxxx

I: FSM gate_state_fsm[2:0] inferred.
FSM gate_state_fsm[2:0] STG:
Number of reachable states: 6
Input nets: dqs_gate_vld_n gate_move_en gate_value[6] gatecal_start read_pattern_error sample_done 
S0(000)-->S1(001): xxx1xx
S1(001)-->S2(010): xxxxxx
S2(010)-->S2(010): 0xxxxx
S2(010)-->S3(011): 1x0xx0
S2(010)-->S4(100): 1xxxx1
S2(010)-->S5(101): 1x1xx0
S3(011)-->S3(011): x0xxxx
S1(001)-->S2(010): x1xxxx
S3(011)-->S2(010): x1xxxx
S4(100)-->S4(100): xxx10x
S5(101)-->S5(101): xxxxxx
S4(100)-->S5(101): xxx11x
S5(101)-->S5(101): xxx11x
S0(000)-->S0(000): xxx0xx
S4(100)-->S0(000): xxx0xx

Executing : FSM inference successfully. Time elapsed: 0.356s wall, 0.062s user + 0.062s system = 0.125s CPU (35.1%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N63_2 (bmsWIDEMUX).
I: Constant propagation done on N900 (bmsPMUX).
I: Constant propagation done on N500[0] (bmsWIDEMUX).
I: Constant propagation done on N52 (bmsWIDEMUX).
I: Constant propagation done on N924 (bmsPMUX).
I: Constant propagation done on N861_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N630_1 (bmsWIDEMUX).
I: Constant propagation done on N717 (bmsPMUX).
I: Constant propagation done on N551[0] (bmsWIDEMUX).
I: Constant propagation done on N601 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.326s wall, 0.031s user + 0.000s system = 0.031s CPU (9.6%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:10s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Jan  8 10:18:34 2025
Action compile: Peak memory pool usage is 197 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:10s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Jan  8 10:18:34 2025
Compiling architecture definition.
Analyzing project file 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr3.pds'.
License checkout: fabric_ads from D:\pds_2022_1\PDS_2022.1\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148672

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : create_clock -name ref_clk [get_ports free_clk] -period 40.000 -waveform {0.000 20.000}
Executing : create_clock -name ref_clk [get_ports free_clk] -period 40.000 -waveform {0.000 20.000} successfully.
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0 successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name rst_clk -source [get_ports free_clk] [get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 84
Executing : create_generated_clock -name rst_clk -source [get_ports free_clk] [get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 84 successfully.
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0 successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name ddrphy_sysclk -source [get_ports free_clk] [get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 16
Executing : create_generated_clock -name ddrphy_sysclk -source [get_ports free_clk] [get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 16 successfully.
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy} successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name phy_dq_clk_0 -source [get_ports free_clk] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2
Executing : create_generated_clock -name phy_dq_clk_0 -source [get_ports free_clk] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2 successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy} successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT} successfully.
Executing : get_clocks phy_dq_clk_0
Executing : get_clocks phy_dq_clk_0 successfully.
Executing : create_generated_clock -name phy_dq_sysclk_0 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_0] -edges {5 13 21} -edge_shift {0 0 0}
Executing : create_generated_clock -name phy_dq_sysclk_0 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_0] -edges {5 13 21} -edge_shift {0 0 0} successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_0
Executing : get_clocks phy_dq_sysclk_0 successfully.
Executing : set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0]
Executing : set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0] successfully.
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy} successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name phy_dq_clk_1 -source [get_ports free_clk] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2
Executing : create_generated_clock -name phy_dq_clk_1 -source [get_ports free_clk] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2 successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy} successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT} successfully.
Executing : get_clocks phy_dq_clk_1
Executing : get_clocks phy_dq_clk_1 successfully.
Executing : create_generated_clock -name phy_dq_sysclk_1 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_1] -edges {5 13 21} -edge_shift {0 0 0}
Executing : create_generated_clock -name phy_dq_sysclk_1 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_1] -edges {5 13 21} -edge_shift {0 0 0} successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_1
Executing : get_clocks phy_dq_sysclk_1 successfully.
Executing : set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1]
Executing : set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1] successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_0
Executing : get_clocks phy_dq_sysclk_0 successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0] -setup -hold
Executing : set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0] -setup -hold successfully.
Executing : get_clocks phy_dq_sysclk_0
Executing : get_clocks phy_dq_sysclk_0 successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_0] -to [get_clocks ddrphy_sysclk] -setup -hold
Executing : set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_0] -to [get_clocks ddrphy_sysclk] -setup -hold successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_1
Executing : get_clocks phy_dq_sysclk_1 successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1] -setup -hold
Executing : set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1] -setup -hold successfully.
Executing : get_clocks phy_dq_sysclk_1
Executing : get_clocks phy_dq_sysclk_1 successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_1] -to [get_clocks ddrphy_sysclk] -setup -hold
Executing : set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_1] -to [get_clocks ddrphy_sysclk] -setup -hold successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks ref_clk]
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks ref_clk] successfully.
Executing : get_clocks rst_clk
Executing : get_clocks rst_clk successfully.
Executing : set_clock_groups -name rst_clk -asynchronous -group [get_clocks rst_clk]
Executing : set_clock_groups -name rst_clk -asynchronous -group [get_clocks rst_clk] successfully.
Executing : get_clocks phy_dq_clk_0
Executing : get_clocks phy_dq_clk_0 successfully.
Executing : set_clock_groups -name phy_dq_clk_0 -asynchronous -group [get_clocks phy_dq_clk_0]
Executing : set_clock_groups -name phy_dq_clk_0 -asynchronous -group [get_clocks phy_dq_clk_0] successfully.
Executing : get_clocks phy_dq_clk_1
Executing : get_clocks phy_dq_clk_1 successfully.
Executing : set_clock_groups -name phy_dq_clk_1 -asynchronous -group [get_clocks phy_dq_clk_1]
Executing : set_clock_groups -name phy_dq_clk_1 -asynchronous -group [get_clocks phy_dq_clk_1] successfully.
C: ConstraintEditor-2002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 480)] | Port rst_board has been placed at location M15, whose type is share pin.
W: ConstraintEditor-4019: Port 'uart_rxd' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_txd' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
W: Public-4008: Instance 'u_manu_clear_sync/sig_async_r1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_manu_clear_sync/sig_async_r2[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on u_adc_ctrl/ADC_inst/N2 (bmsWIDEMUX).
I: Constant propagation done on u_adc_ctrl/ADC_inst/N12 (bmsWIDEINV).
I: Constant propagation done on I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/N52 (bmsWIDEINV).
I: Constant propagation done on I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/N54 (bmsREDAND).
I: Constant propagation done on I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/N63 (bmsREDAND).
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Constant propagation done on I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/N80 (bmsWIDEMUX).
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Encoding type of FSM 'tx_cs_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'tx_cs_fsm[1:0]':
I: from  u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/tx_cs[1] u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/tx_cs[0]
I: to  u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/tx_cs_reg[3] u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/tx_cs_reg[2] u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/tx_cs_reg[1] u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/tx_cs_reg[0]
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'test_main_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'test_main_state_fsm[3:0]':
I: from  u_axi_bist_top/u_test_main_ctrl/test_main_state[3] u_axi_bist_top/u_test_main_ctrl/test_main_state[2] u_axi_bist_top/u_test_main_ctrl/test_main_state[1] u_axi_bist_top/u_test_main_ctrl/test_main_state[0]
I: to  u_axi_bist_top/u_test_main_ctrl/test_main_state_reg[4] u_axi_bist_top/u_test_main_ctrl/test_main_state_reg[3] u_axi_bist_top/u_test_main_ctrl/test_main_state_reg[2] u_axi_bist_top/u_test_main_ctrl/test_main_state_reg[1] u_axi_bist_top/u_test_main_ctrl/test_main_state_reg[0]
I: 0000 => 00001
I: 0001 => 00010
I: 0010 => 00100
I: 0011 => 01000
I: 0100 => 10000
I: Encoding type of FSM 'test_rd_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'test_rd_state_fsm[2:0]':
I: from  u_axi_bist_top/u_test_rd_ctrl/test_rd_state[2] u_axi_bist_top/u_test_rd_ctrl/test_rd_state[1] u_axi_bist_top/u_test_rd_ctrl/test_rd_state[0]
I: to  u_axi_bist_top/u_test_rd_ctrl/test_rd_state_reg[2] u_axi_bist_top/u_test_rd_ctrl/test_rd_state_reg[1] u_axi_bist_top/u_test_rd_ctrl/test_rd_state_reg[0]
I: 000 => 001
I: 001 => 010
I: 010 => 100
I: Encoding type of FSM 'test_wr_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'test_wr_state_fsm[2:0]':
I: from  u_axi_bist_top/u_test_wr_ctrl/test_wr_state[2] u_axi_bist_top/u_test_wr_ctrl/test_wr_state[1] u_axi_bist_top/u_test_wr_ctrl/test_wr_state[0]
I: to  u_axi_bist_top/u_test_wr_ctrl/test_wr_state_reg[2] u_axi_bist_top/u_test_wr_ctrl/test_wr_state_reg[1] u_axi_bist_top/u_test_wr_ctrl/test_wr_state_reg[0]
I: 000 => 001
I: 001 => 010
I: 010 => 100
I: Encoding type of FSM 'crt_st_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'crt_st_fsm[3:0]':
I: from  u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st[3] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st[2] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st[1] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st[0]
I: to  u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[13] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[12] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[11] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[10] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[9] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[8] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[7] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[6] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[5] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[4] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[3] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[2] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[1] u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_reg[0]
I: 0000 => 00000000000001
I: 0001 => 00000000000010
I: 0010 => 00000000000100
I: 0011 => 00000000001000
I: 0100 => 00000000010000
I: 0101 => 00000000100000
I: 0110 => 00000001000000
I: 0111 => 00000010000000
I: 1000 => 00000100000000
I: 1001 => 00001000000000
I: 1010 => 00010000000000
I: 1011 => 00100000000000
I: 1100 => 01000000000000
I: 1101 => 10000000000000
I: Encoding type of FSM 'init_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'init_state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[0]
I: 0000 => 0000000001
I: 0001 => 0000000010
I: 0010 => 0000000100
I: 0011 => 0000001000
I: 0100 => 0000010000
I: 0101 => 0000100000
I: 0110 => 0001000000
I: 0111 => 0010000000
I: 1000 => 0100000000
I: 1001 => 1000000000
I: Encoding type of FSM 'error_status_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'error_status_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[0]
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'main_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'main_state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[0]
I: 0000 => 00000001
I: 0001 => 00000010
I: 0010 => 00000100
I: 0011 => 00001000
I: 0100 => 00010000
I: 0101 => 00100000
I: 0110 => 01000000
I: 0111 => 10000000
I: Encoding type of FSM 'genblk1.rdcal_state_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'genblk1.rdcal_state_fsm[4:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[19] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[18] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[17] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[16] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[15] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[14] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[13] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[12] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[11] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/genblk1.rdcal_state_reg[0]
I: 00000 => 00000000000000000001
I: 00001 => 00000000000000000010
I: 00010 => 00000000000000000100
I: 00011 => 00000000000000001000
I: 00100 => 00000000000000010000
I: 00101 => 00000000000000100000
I: 00110 => 00000000000001000000
I: 00111 => 00000000000010000000
I: 01000 => 00000000000100000000
I: 01001 => 00000000001000000000
I: 01010 => 00000000010000000000
I: 01011 => 00000000100000000000
I: 01100 => 00000001000000000000
I: 01101 => 00000010000000000000
I: 01110 => 00000100000000000000
I: 01111 => 00001000000000000000
I: 10000 => 00010000000000000000
I: 10001 => 00100000000000000000
I: 10010 => 01000000000000000000
I: 10011 => 10000000000000000000
I: Encoding type of FSM 'upcal_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'upcal_state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state_reg[0]
I: 0000 => 001
I: 0001 => 010
I: 0010 => 100
I: Encoding type of FSM 'wrcal_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'wrcal_state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_state_reg[0]
I: 0000 => 00000001
I: 0001 => 00000010
I: 0010 => 00000100
I: 0011 => 00001000
I: 0100 => 00010000
I: 0101 => 00100000
I: 1001 => 01000000
I: 1010 => 10000000
I: Encoding type of FSM 'wrlvl_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'wrlvl_state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[0]
I: 0000 => 000000001
I: 0001 => 000000010
I: 0010 => 000000100
I: 0011 => 000001000
I: 0100 => 000010000
I: 0101 => 000100000
I: 0110 => 001000000
I: 0111 => 010000000
I: 1000 => 100000000
I: Encoding type of FSM 'eyecal_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'eyecal_state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_state_reg[0]
I: 0000 => 0000000001
I: 0001 => 0000000010
I: 0010 => 0000000100
I: 0011 => 0000001000
I: 0100 => 0000010000
I: 0101 => 0000100000
I: 0110 => 0001000000
I: 0111 => 0010000000
I: 1000 => 0100000000
I: 1001 => 1000000000
I: Encoding type of FSM 'cpd_state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'cpd_state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]
I: 0000 => 0000000001
I: 0001 => 0000000010
I: 0010 => 0000000100
I: 0011 => 0000001000
I: 0100 => 0000010000
I: 0101 => 0000100000
I: 0110 => 0001000000
I: 0111 => 0010000000
I: 1000 => 0100000000
I: 1001 => 1000000000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[0]
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[13] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[12] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[11] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[0]
I: 0000 => 00000000000001
I: 0001 => 00000000000010
I: 0010 => 00000000000100
I: 0011 => 00000000001000
I: 0100 => 00000000010000
I: 0101 => 00000000100000
I: 0110 => 00000001000000
I: 0111 => 00000010000000
I: 1000 => 00000100000000
I: 1001 => 00001000000000
I: 1010 => 00010000000000
I: 1011 => 00100000000000
I: 1100 => 01000000000000
I: 1101 => 10000000000000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[0]
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[0]
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'rdchk_state1_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'rdchk_state1_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[0]
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'rdchk_state0_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'rdchk_state0_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[0]
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[11] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[0]
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/gate_state_reg[0]
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[13] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[12] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[11] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/state_reg[0]
I: 0000 => 00000000000001
I: 0001 => 00000000000010
I: 0010 => 00000000000100
I: 0011 => 00000000001000
I: 0100 => 00000000010000
I: 0101 => 00000000100000
I: 0110 => 00000001000000
I: 0111 => 00000010000000
I: 1000 => 00000100000000
I: 1001 => 00001000000000
I: 1010 => 00010000000000
I: 1011 => 00100000000000
I: 1100 => 01000000000000
I: 1101 => 10000000000000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wl_state_reg[0]
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/gdet_state_reg[0]
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'rdchk_state1_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'rdchk_state1_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state1_reg[0]
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'rdchk_state0_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'rdchk_state0_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdchk_state0_reg[0]
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[11] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/state_reg[0]
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'cpd_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'cpd_state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state[2] I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state[1] I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state[0]
I: to  I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[4] I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[3] I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[2] I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[1] I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/cpd_state_reg[0]
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'cstate_fsm[5:0]' is: onehot.
I: Encoding table of FSM 'cstate_fsm[5:0]':
I: from  I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate[5] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate[4] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate[0]
I: to  I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg[5] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg[4] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg[0]
I: 000001 => 000001
I: 000010 => 000010
I: 000100 => 000100
I: 001000 => 001000
I: 010000 => 010000
I: 100000 => 100000
I: Encoding type of FSM 'mode_state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'mode_state_fsm[1:0]':
I: from  I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_state[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_state[0]
I: to  I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_state_reg[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_state_reg[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_state_reg[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_state_reg[0]
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'dcp2dfi_odt_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'dcp2dfi_odt_fsm[1:0]':
I: from  I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt[0]
I: to  I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[0]
I: 00 => 01
I: 11 => 10
I: Encoding type of FSM 'dcp2dfi_odt_fsm[3:2]' is: onehot.
I: Encoding table of FSM 'dcp2dfi_odt_fsm[3:2]':
I: from  I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt[2]
I: to  I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[0]
I: 00 => 01
I: 11 => 10
I: Encoding type of FSM 'state_fsm[9:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[9:0]':
I: from  I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[9] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[8] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[7] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[6] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[5] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[4] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state[0]
I: to  I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[9] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[8] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[7] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[6] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[5] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[4] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg[0]
I: 0000000001 => 0000000001
I: 0000000010 => 0000000010
I: 0000000100 => 0000000100
I: 0000001000 => 0000001000
I: 0000010000 => 0000010000
I: 0000100000 => 0000100000
I: 0001000000 => 0001000000
I: 0010000000 => 0010000000
I: 0100000000 => 0100000000
I: 1000000000 => 1000000000
I: Encoding type of FSM 'state_fsm[6:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[6:0]':
I: from  I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state[6] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state[5] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state[4] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state[0]
I: to  I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg[6] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg[5] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg[4] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg[0]
I: 0000001 => 0000001
I: 0000010 => 0000010
I: 0000100 => 0000100
I: 0001000 => 0001000
I: 0010000 => 0010000
I: 0100000 => 0100000
I: 1000000 => 1000000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[0]
I: to  I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[6] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[5] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[4] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[3] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[2] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[1] I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[0]
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Constant propagation done on u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/N183 (bmsREDAND).
I: Constant propagation done on u_ips2l_uart_ctrl/u_uart_top/u_ips2l_seu_uart_tx/N182_0 (bmsREDAND).
I: Constant propagation done on u_axi_bist_top/u_test_main_ctrl/test_main_state_fsm[3:0]_10 (bmsREDOR).
I: Constant propagation done on u_axi_bist_top/u_test_wr_ctrl/N627 (bmsREDOR).
W: Removed bmsWIDEDFFPATCE inst paddr[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst paddr[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst paddr[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst paddr[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst paddr[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst paddr[7:0] at 6 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst paddr[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst genblk2.init_ba[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rdcal_address[14:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rdcal_ba[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrcal_address[14:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrlvl_address[14:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrlvl_ba[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst eyecal_address[14:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst phy_ck[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst mr0[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst mr1[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mr2[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mr3[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dqs_gate_pulse_src_nxt_r[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dqs_gate_pulse_src_nxt_r[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst norm_addr_m[14:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst norm_cmd_m[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mux_dfi_cas_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mux_dfi_cs_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mux_dfi_ras_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mux_dfi_we_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst lp_we_n[1:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mrs_bank[2:0] at 2 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.754s wall, 0.297s user + 0.016s system = 0.312s CPU (41.4%)

Start mod-gen.
W: Public-4008: Instance 'I_prbs31_128bit/latch_y_all[128:1]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_prbs31_128bit/error' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/ck_dly_set_bin_tra[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rd_water_level[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wr_water_level[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'timing_prea_pass/r_cnt_almost_pass' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_lock' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/exp_data_out[127:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d2[127:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask_d1[127:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/read_finished_d0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/read_finished_d1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_bit_out[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/result_cnt[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrh[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ips2l_uart_ctrl/u_uart_ctrl/u_cmd_parser/addrm[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/wusro_id[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/wusro_last' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_wid[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_rlast[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d0[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d1[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d2[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d3[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d4[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d5[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/des_p_rdata_hold[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_src_p_rdata[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_src_p_rdy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_enable' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_state_reg' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/busy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/core_apb_rdata[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/ddr_init_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/ddr_init_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/sr_en_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/sr_en_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/sr_status' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mrs_en_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mrs_en_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/pd_en_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/pd_en_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/pd_status' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_last_l' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_last_m' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rvld' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wid[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/fifo_vld' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rd_data_ff1[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.rptr[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_rempty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.syn_wfull' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.raddr_msb' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_ack' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_last' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/insert_er_d[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/insert_er_d[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/insert_er_d[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/axi_araddr[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/axi_araddr[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/axi_araddr[27:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/axi_araddr[27:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/axi_aruser_ap that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/u_force_samp_position_sync/sig_async_r1[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_sel that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/src_p_write that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/axi_awuser_ap that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/u_force_samp_position_sync/sig_async_r2[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_val[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_val[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh_gen[3] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_write that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mrs2dfi_bank[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cs_n_r[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ras_n_r[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cas_n_r[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_we_n_r[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[11:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[11:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[11:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[11:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[11:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_req[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_req[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/trig_en that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/des_dly[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/des_dly[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/ctrl_clear[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/ctrl_clear[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/ctrl_clear[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 5 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 8 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 11 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr0[15:0] at 12 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 2 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mr1[15:0] at 4 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/lp_pd_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mrs_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/norm_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/lp_sr_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/pd_en that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/sr_en that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/sr_en_dly that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/pd_en_dly that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_ap that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_ap that is stuck at constant 0.
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162[9:0]_4 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N46
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/N21_0 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N21_0 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/N21_0 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/N21_0 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/N21_0 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/N21_0 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/N21_0 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_0
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/N1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N3 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N8 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_update_d1 that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/dll_update_d1
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_comp_done that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_comp_done
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/eye_calibration_d that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/eye_calibration_d
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_position_dyn_adj_d1 that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/wrcal_position_dyn_adj_d1
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_en_r[3:0] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_en_r[3:0]
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_cke that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_cke
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_cke
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_cke that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_cke
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r1 that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r1
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/samp_position_dyn_adj_d1 that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/samp_position_dyn_adj_d1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N21_1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/N21_1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/N21_1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/N21_1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/N21_1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/N21_1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsLT inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/N21_1 that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N21_1
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_calibration_d that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_calibration_d
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r2 that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/all_group_ca_dly_r2
I: Removed bmsREDOR inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N127 that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N127
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_cal_vld that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/rdel_cal_vld
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_cke_d[2] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_cke_d[1]
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_cke_d[3] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_cke_d[1]
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[63:0] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[63:0]
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_ba[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_we_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_addr[15:11] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mrs2dfi_address[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mrs2dfi_address[14:11] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_we_n_r[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_cas_n[1:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_cs_n[1:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cs_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_ras_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cas_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cs_n_r[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ras_n_r[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh_gen[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cas_n_r[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 1 that is stuck at constant 0.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_cke_d[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_cke_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh_gen[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh_gen[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh_gen_or_d1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh_gen_or_d2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_refresh_gen_or_d3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dfi_refresh_d[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/des_p_rdy_hold' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_enable' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_sel' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/core_apb_ready' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/delay[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mrs_complete' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_phyupd_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/lp_status that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mrs_en that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/state_reg at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/zqcs_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/dfi_phyupd_ack that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/update_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/update_req_r that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/count[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass/r_cnt_almost_pass that is stuck at constant 0.
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_cs_n[1:0] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_cas_n[1:0]
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_we_n[1:0] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_cas_n[1:0]
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_zqcs that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg at 6 that is stuck at constant 0.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass/cmd_act_d[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dfi_idle' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_cas_n[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/lp_cke[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_lp/r_cmd_trig' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_sample_done which is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff_sample_done (type bmsWIDEDFFCPE)
I: Removed inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_comb_r[1:0] which is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_comb_r[1:0] (type bmsWIDEDFFCPE)
I: Removed inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/wptr which is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/ptr (type bmsWIDEDFFCPE)
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]
Executing : mod-gen successfully. Time elapsed: 1.590s wall, 0.422s user + 0.000s system = 0.422s CPU (26.5%)

Start logic-optimization.
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[0]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [0].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[1]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [1].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[2]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [2].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[3]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [3].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[4]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [4].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[5]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [5].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[6]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [6].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[7]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [7].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[8]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [8].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[9]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [9].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[10]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [10].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[11]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [11].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[12]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [12].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[13]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [13].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[14]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [14].
W: DRC-4010: The internal tri-state buffer driving net 'adc_rdata[15]' is reduced to net u_adc_ctrl/ADC_inst/PRDATA [15].
I: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[7:0] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[7:0]
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[27:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/axi_awaddr[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/axi_awaddr[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/axi_awaddr[27:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/init_addr[28:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/init_addr[28:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/init_addr[28:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cstate_reg at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cnt[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cnt[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/cnt[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mr_addr[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mr_addr[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mr_addr[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_done that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/ref_tri_r that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_a[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_a[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_b[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_b[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_b[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_b[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_b[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_b[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_cfg_apb/mrs_status that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFPATCE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_addr[15:11] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_cmd[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_cmd[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_cmd[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_bank[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/mrs_bank[2:0] at 1 that is stuck at constant 0.
W: pmux inst 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/N255_5' has no active select, tie output to 0
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/prea_tri_r' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/cnt_a[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_mrs/state_reg' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[27:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[27:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[12:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[12:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[12:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[27:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[42:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[42:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[42:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[27:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[27:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[14:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[14:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/update_cal_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[2:0] at 0 that is stuck at constant 0.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[2:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[2:0] at 0 that is stuck at constant 0.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[2:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : logic-optimization successfully. Time elapsed: 6.878s wall, 1.703s user + 0.469s system = 2.172s CPU (31.6%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_addr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_id[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_id[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/pre_id[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/dbg_temp_rd_d[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/dbg_temp_rd_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/dbg_volt_rd_d[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/dbg_volt_rd_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/paddr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/paddr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/paddr[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/paddr[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/paddr[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/paddr[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_ctrl/paddr[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[64]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[80]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[96]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_main_ctrl/I_prbs31_128bit/latch_y[128]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_araddr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_araddr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_araddr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_araddr[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_aruser_id[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_aruser_id[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_aruser_id[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[64]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[80]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[96]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[97]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[98]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[99]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[100]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[101]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[102]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[103]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[112]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[113]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[114]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[115]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[116]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[117]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[118]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[119]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/axi_rdata_d3[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[64]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[80]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[96]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[97]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[98]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[99]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[100]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[101]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[102]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[103]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[112]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[113]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[114]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[115]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[116]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[117]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[118]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[119]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_aft[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[64]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[80]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[96]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[97]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[98]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[99]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[100]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[101]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[102]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[103]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[112]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[113]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[114]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[115]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[116]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[117]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[118]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[119]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/err_data_pre[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/normal_rd_addr[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_exp_d1[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[64]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[80]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[96]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[97]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[98]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[99]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[100]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[101]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[102]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[103]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[112]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[113]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[114]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[115]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[116]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[117]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[118]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[119]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/rddata_mask[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_rd_ctrl/u_prbs15_64bit/O[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/u_prbs15_64bit/O[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/axi_awaddr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/axi_awaddr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/axi_awaddr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/axi_awuser_id[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/axi_awuser_id[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/axi_awuser_id[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/init_addr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/init_addr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/init_addr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_bist_top/u_test_wr_ctrl/normal_wr_addr[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/genblk2.init_ba[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/error_status_reg[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_address[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_ba[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_ba[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[80]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[97]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[98]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[99]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[100]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[101]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[102]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[103]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[112]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[113]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[114]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[115]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[116]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[117]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[118]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[119]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_address[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_val[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_val[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[98]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[99]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[102]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[103]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[114]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[115]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[118]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[119]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_address[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_ba[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke_d[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr2[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr3[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr1[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_we_n_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_we_n_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_we_n_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ba_r[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cas_n_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cas_n_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cas_n_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cs_n_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cs_n_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cs_n_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_odt_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_odt_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_odt_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ras_n_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ras_n_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_ras_n_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_mask_r[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r2[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r3[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r4[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_seq[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[64]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[65]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[66]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[67]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[68]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[69]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[70]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[71]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[80]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[81]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[82]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[83]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[84]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[85]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[86]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[87]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[72]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[73]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[74]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[75]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[76]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[77]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[78]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[79]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[88]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[89]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[90]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[91]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[92]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[93]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[94]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[95]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[104]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[105]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[106]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[107]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[108]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[109]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[110]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[111]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[120]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[121]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[122]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[123]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[124]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[125]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[126]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[127]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_m[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cs_n[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cs_n[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_odt[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_odt[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_ras_n[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_ras_n[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_we_n[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_we_n[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cas_n[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cas_n[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cke[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cke[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cke[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[12]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[8] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_cke[0]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[0] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal/eyecal_cke
I: Removed GTP_DFF_PE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[26] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[16]
I: Removed GTP_DFF_PE inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[27] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/dcp2dfi_address[16]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/calib_done_r
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_wrdata_en[3] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wr_enable_d
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/wr_enable_d that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal/rdcal_wrdata_en[3]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[3] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[2]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[26] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[16]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[27] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dfi/mux_dfi_address[16]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[41] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[31]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[31]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[46] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[6]
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[50] that is redundant to I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_addr_r[6]
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[7] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt2[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/cnt[7] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/update_start that is stuck at constant 0.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state_reg[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[4] that is stuck at constant 0.
W: Removed GTP_DFF_P inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state_reg[0] that is stuck at constant 1.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/upcal_state_reg[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/dqs_gate_comp_en that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_dir[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_dir[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_val[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/comp_val[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/dqs_gate_comp_done that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/update_done that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/ddrphy_update_done that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal/cnt[4] that is stuck at constant 0.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_d1[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_d2[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_d2[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_d1[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_now[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_now[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_now[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_now[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_d1[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_d1[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_d2[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_d2[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/dqift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[3] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.764s wall, 0.141s user + 0.000s system = 0.141s CPU (18.4%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 5.581s wall, 0.703s user + 0.031s system = 0.734s CPU (13.2%)

Start tech-optimization.
I: Removed GTP_DFF_C inst I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[2] that is redundant to I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[2]
Executing : tech-optimization successfully. Time elapsed: 1.153s wall, 0.312s user + 0.000s system = 0.312s CPU (27.1%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 1.081s wall, 0.094s user + 0.000s system = 0.094s CPU (8.7%)

W: Unable to honor max fanout constraint for gtp_inv driven net N142
W: Unable to honor max fanout constraint for gtp_inv driven net N142
W: Unable to honor max fanout constraint for gtp_inv driven net N10
W: Unable to honor max fanout constraint for gtp_inv driven net N10
W: Unable to honor max fanout constraint for gtp_inv driven net N32
W: Unable to honor max fanout constraint for gtp_inv driven net N32
W: Unable to honor max fanout constraint for gtp_inv driven net N26_1
W: Unable to honor max fanout constraint for gtp_inv driven net N26_1
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1
W: syn_maxfan of lutcarry N185.eq_7 is more than 10000 on net row_addr_diff, but wasn't replicated.
W: syn_maxfan of lutcarry N185.eq_7 is more than 10000 on net row_addr_diff, but wasn't replicated.
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1
W: Unable to honor max fanout constraint for gtp_inv driven net N0_1

Cell Usage:
GTP_ADC_E2                    1 use
GTP_CLKBUFG                   3 uses
GTP_CLKBUFM                   1 use
GTP_CLKBUFR                   2 uses
GTP_CLKPD                     1 use
GTP_DDC_E2                    5 uses
GTP_DFF                       3 uses
GTP_DFF_C                  2233 uses
GTP_DFF_CE                 2878 uses
GTP_DFF_P                   103 uses
GTP_DFF_PE                  125 uses
GTP_DLL_E2                    2 uses
GTP_GPLL                      2 uses
GTP_GRS                       1 use
GTP_INV                      20 uses
GTP_IOCLKDIV_E3               2 uses
GTP_IODELAY_E2               41 uses
GTP_ISERDES_E2               16 uses
GTP_LUT1                     19 uses
GTP_LUT2                     64 uses
GTP_LUT3                     67 uses
GTP_LUT4                    313 uses
GTP_LUT5                    678 uses
GTP_LUT6                   1807 uses
GTP_LUT6CARRY               708 uses
GTP_LUT6D                  1127 uses
GTP_MUX2LUT7                139 uses
GTP_MUX2LUT8                  2 uses
GTP_OSERDES_E2               55 uses
GTP_PPLL                      2 uses
GTP_RAM32X1DP                 2 uses
GTP_RAM32X2DP                37 uses

I/O ports: 52
GTP_INBUF                   3 uses
GTP_IOBUF                  16 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                  4 uses
GTP_OUTBUFT                26 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 4822 of 35800 (13.47%)
	LUTs as dram: 39 of 9500 (0.41%)
	LUTs as logic: 4783
Total Registers: 5342 of 71600 (7.46%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 55 of 250 (22.00%)


Overview of Control Sets:

Number of unique control sets : 209

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 33       | 1                 32
  [4, 6)      | 27       | 0                 27
  [6, 8)      | 11       | 0                 11
  [8, 10)     | 43       | 0                 43
  [10, 12)    | 9        | 0                 9
  [12, 14)    | 7        | 0                 7
  [14, 16)    | 23       | 0                 23
  [16, Inf)   | 55       | 0                 55
--------------------------------------------------------------
  The maximum fanout: 1030
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 3
  NO              NO                YES                2336
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                3003
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'test_ddr' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to test_ddr_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4086: Port 'mem_dq[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dqs[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dqs[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'err_flag_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'heart_beat_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cas_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cke' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cs_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_odt' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ras_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_we_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_txd' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_board' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rxd' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:27s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:5s
Current time: Wed Jan  8 10:19:00 2025
Action synthesize: Peak memory pool usage is 569 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:37s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:5s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:6s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Jan  8 10:19:00 2025
Compiling architecture definition.
Analyzing project file 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr3.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148672

W: ConstraintEditor-4019: Port 'uart_rxd' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_txd' unspecified I/O constraint.
Flattening design 'test_ddr'
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[2]' of 'GTP_DFF_P' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/wrcal_move_en[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/write_calibration[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: Const net (pin VAUX[0] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[1] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[2] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[3] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[4] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[5] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[6] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[7] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[8] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[9] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[10] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[11] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[12] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[13] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[14] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[15] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[16] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[17] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[18] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[19] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[20] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[21] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[22] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[23] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[24] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[25] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[26] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[27] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[28] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[29] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[30] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
I: Const net (pin VAUX[31] of inst u_adc_ctrl/ADC_inst/XADC) has been disconnected.
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N149_2_1/gateop, insts:24.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_main_ctrl/N74_1_1/gateop, insts:17.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_rd_ctrl/N84_1_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_rd_ctrl/N110_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_rd_ctrl/N114.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_rd_ctrl/N1101_1/gateop, insts:16.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_wr_ctrl/N21_1_1/gateop, insts:20.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_wr_ctrl/N118_1_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_wr_ctrl/N127_1_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_wr_ctrl/N151_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_wr_ctrl/N159.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_axi_bist_top/u_test_wr_ctrl/N735_1/gateop, insts:16.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/N80.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/N166_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/N189_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_cpd_ctrl/N200_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N64_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/u_ddrphy_gpll_phase/N12_4_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/N81_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/N69_2_0/gateop, insts:26.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_0/gateop, insts:7.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/N185.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_ui_axi/column_addr_end_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N24_1.fsub_0/gateop, insts:7.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/N30.fsub_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_ips2l_uart_ctrl/u_uart_top/u_ips2l_clk_gen/N11_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N4_1_1/gateop, insts:19.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N24_1_1/gateop, insts:19.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N116_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal/N30_1_1/gateop, insts:17.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N11_1_1/gateop, insts:18.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/N37_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N196_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N253_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N255.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_0/gateop, insts:10.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_0/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N132.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N237_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N2_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N4.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N6_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N8.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N277_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N392_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_0/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_0/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N196_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N253_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N255.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N263_1_0/gateop, insts:10.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrcal/N513_7_0/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N132.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_wrlvl/N237_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N2_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N4.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N6_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N8.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N277_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N392_1/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N415.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N875_7_0/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/N975_7_0/gateop, insts:9.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7_0/gateop, insts:8.
I: Infer CARRY group, base inst: I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal/N245_7_0/gateop, insts:8.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_iodelay_dq/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_iodelay_dq/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_odelay_addr/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_odelay_addr/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_outbuft_addr0/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_odelay_ba/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_odelay_ba/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_outbuft_ba/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_odelay_ba/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_odelay_ba/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_outbuft_ba/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_odelay_ba/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_odelay_ba/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_outbuft_ba/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_casn/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_casn/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_cke/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_cke/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_csn/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_csn/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_odt/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_odt/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_rasn/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_rasn/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1" success.
I: Adm-6003: Trying to disconnect un-connected pin 'D_DLY' of instance 'I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_wen/iodelay_inst'.
I: ODLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_odelay_wen/iodelay_inst" has been packed in "ODLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1" success.
I: IDLAY of "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iodelay_dq/iodelay_inst" has been packed in "IDLAY" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_oserdes_dqs/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_2" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_oserdes_dm/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_outbuft_dm/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_oserdes_ck/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_oserdes_addr/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_outbuft_addr0/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_oserdes_ba/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_outbuft_ba/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_oserdes_ba/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_outbuft_ba/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_oserdes_ba/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_outbuft_ba/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_oserdes_casn/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_oserdes_cke/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_oserdes_csn/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_oserdes_odt/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_oserdes_rasn/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_oserdes_wen/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_oserdes_dqs/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_2" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_oserdes_dm/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_outbuft_dm/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1" success.
I: ISERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iserdes_dq/iserdes_inst" has been packed in "IDDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1" success.
I: OSERDES "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_oserdes_dq/oserdes_inst" has been packed in "ODDR" of IOL "I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1" success.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 5327     | 71600         | 8                  
| LUT                   | 4820     | 35800         | 14                 
| Distributed RAM       | 39       | 9500          | 1                  
| DRM                   | 0        | 85            | 0                  
| IO                    | 55       | 250           | 22                 
| RCKB                  | 2        | 20            | 10                 
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 3        | 32            | 10                 
| CCS                   | 1        | 1             | 100                
| ADC                   | 1        | 1             | 100                
| DDR_PHY               | 5        | 20            | 25                 
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 2        | 5             | 40                 
| PPLL                  | 2        | 5             | 40                 
| DDRPHY_CPD            | 1        | 10            | 10                 
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 1        | 10            | 10                 
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 2        | 5             | 40                 
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 10       | 40            | 25                 
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.11 sec.

Design 'test_ddr' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/device_map/test_ddr.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:10s
Action dev_map: CPU time elapsed is 0h:0m:1s
Action dev_map: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Jan  8 10:19:10 2025
Action dev_map: Peak memory pool usage is 410 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:47s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:6s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:7s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Jan  8 10:19:10 2025
Compiling architecture definition.
Analyzing project file 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr3.pds'.
W: Public-4024: Option "-fix_hold_violation" has been locked. The setting is ignored.
W: Public-4024: Option "-optimize_multi_corner_timing" has been locked. The setting is ignored.
W: Public-4024: Option "-fix_hold_violation" has been locked. The setting is ignored.
W: Public-4024: Option "-optimize_multi_corner_timing" has been locked. The setting is ignored.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {mem_dq[0]} LOC=P6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[0]} LOC=P6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[1]} LOC=M5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[1]} LOC=M5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[2]} LOC=M6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[2]} LOC=M6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[3]} LOC=N2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[3]} LOC=N2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[4]} LOC=P2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[4]} LOC=P2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[5]} LOC=P1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[5]} LOC=P1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[6]} LOC=R1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[6]} LOC=R1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[7]} LOC=N4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[7]} LOC=N4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[8]} LOC=J6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[8]} LOC=J6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[9]} LOC=K6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[9]} LOC=K6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[10]} LOC=M2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[10]} LOC=M2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[11]} LOC=M3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[11]} LOC=M3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[12]} LOC=K3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[12]} LOC=K3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[14]} LOC=J4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[14]} LOC=J4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dq[15]} LOC=K4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {mem_dq[15]} LOC=K4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {mem_dqs[0]} LOC=P5 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON DDR_RES=60 CP_DYN_TERM=ON UNUSED=TRUE
Executing : def_port {mem_dqs[0]} LOC=P5 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON DDR_RES=60 CP_DYN_TERM=ON UNUSED=TRUE successfully
Executing : def_port {mem_dqs[1]} LOC=M1 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON DDR_RES=60 CP_DYN_TERM=ON UNUSED=TRUE
Executing : def_port {mem_dqs[1]} LOC=M1 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON DDR_RES=60 CP_DYN_TERM=ON UNUSED=TRUE successfully
Executing : def_port {mem_dqs_n[0]} LOC=P4 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON DDR_RES=60 CP_DYN_TERM=ON UNUSED=TRUE
Executing : def_port {mem_dqs_n[0]} LOC=P4 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON DDR_RES=60 CP_DYN_TERM=ON UNUSED=TRUE successfully
Executing : def_port {mem_dqs_n[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON DDR_RES=60 CP_DYN_TERM=ON UNUSED=TRUE
Executing : def_port {mem_dqs_n[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST VREF_MODE=INT VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON DDR_RES=60 CP_DYN_TERM=ON UNUSED=TRUE successfully
Executing : def_port {err_flag_led} LOC=J16 VCCIO=1.8 IOSTANDARD=LVCMOS18 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {err_flag_led} LOC=J16 VCCIO=1.8 IOSTANDARD=LVCMOS18 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {heart_beat_led} LOC=M17 VCCIO=1.8 IOSTANDARD=LVCMOS18 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {heart_beat_led} LOC=M17 VCCIO=1.8 IOSTANDARD=LVCMOS18 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_a[0]} LOC=T1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[0]} LOC=T1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[1]} LOC=U1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[1]} LOC=U1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[2]} LOC=U2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[2]} LOC=U2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[3]} LOC=V2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[3]} LOC=V2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[4]} LOC=R3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[4]} LOC=R3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[5]} LOC=R2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[5]} LOC=R2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[6]} LOC=W2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[6]} LOC=W2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[7]} LOC=Y2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[7]} LOC=Y2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[8]} LOC=W1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[8]} LOC=W1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[9]} LOC=Y1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[9]} LOC=Y1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[10]} LOC=U3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[10]} LOC=U3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[11]} LOC=AA1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[11]} LOC=AA1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[12]} LOC=AB1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[12]} LOC=AB1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[13]} LOC=AB3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[13]} LOC=AB3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[14]} LOC=AB2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[14]} LOC=AB2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[0]} LOC=AA3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[0]} LOC=AA3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[1]} LOC=AA5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[1]} LOC=AA5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[2]} LOC=AB5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[2]} LOC=AB5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_cas_n} LOC=U6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_cas_n} LOC=U6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ck} LOC=Y4 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ck} LOC=Y4 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ck_n} LOC=AA4 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ck_n} LOC=AA4 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_cke} LOC=W4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_cke} LOC=W4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_cs_n} LOC=V5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_cs_n} LOC=V5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_dm[0]} LOC=N5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_dm[0]} LOC=N5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_dm[1]} LOC=L5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_dm[1]} LOC=L5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_odt} LOC=R6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_odt} LOC=R6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ras_n} LOC=W5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ras_n} LOC=W5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_rst_n} LOC=T3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_rst_n} LOC=T3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_we_n} LOC=W6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_we_n} LOC=W6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=8.9 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {free_clk} LOC=V4 VCCIO=1.5 IOSTANDARD=LVCMOS15 UNUSED=TRUE
Executing : def_port {free_clk} LOC=V4 VCCIO=1.5 IOSTANDARD=LVCMOS15 UNUSED=TRUE successfully
Executing : def_port {rst_board} LOC=M15 VCCIO=1.8 IOSTANDARD=LVCMOS18 UNUSED=TRUE
C: ConstraintEditor-2002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/device_map/test_ddr.pcf(line number: 55)] | Port rst_board has been placed at location M15, whose type is share pin.
Executing : def_port {rst_board} LOC=M15 VCCIO=1.8 IOSTANDARD=LVCMOS18 UNUSED=TRUE successfully
Executing : def_inst_site {I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[0]/opit_0_inv} CLMA_285_54 FF3
Executing : def_inst_site {I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[0]/opit_0_inv} CLMA_285_54 FF3 successfully
Executing : def_inst_site {I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv} CLMA_285_360 FF3
Executing : def_inst_site {I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv} CLMA_285_360 FF3 successfully
Executing : def_inst_site {I_ips_ddr_top/u_ddrphy_top/u_ddrphy_cpd/cpd_inst} DDRPHY_CPD_297_4
Executing : def_inst_site {I_ips_ddr_top/u_ddrphy_top/u_ddrphy_cpd/cpd_inst} DDRPHY_CPD_297_4 successfully
W: ConstraintEditor-4019: Port 'uart_rxd' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_txd' unspecified I/O constraint.
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Mapping instance u_adc_ctrl/ADC_inst/XADC/gopadc to ADC_75_306.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst to GPLL_295_157.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst to DDRPHY_IOCLK_DIV_296_4.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst to PPLL_295_1.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst to DDR_PHY_297_159.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/ddc_inst to DDR_PHY_297_157.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/ddc_inst to DDR_PHY_297_3.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst to DDRPHY_IOCLK_DIV_296_310.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst to PPLL_295_307.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY to DDR_PHY_297_307.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY to DDR_PHY_297_309.
Phase 1.1 1st GP placement started.
Design Utilization : 14%.
First map gop timing takes 0.33 sec
Worst slack after clock region global placement is -554
Wirelength after clock region global placement is 108631 and checksum is 83F990E76CC910F5.
1st GP placement takes 1.30 sec.

Phase 1.2 Clock placement started.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk to RCKB_291_150.
Mapping instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk to RCKB_291_456.
Mapping instance I_ips_ddr_top/u_ddrphy_top/u_clkbufm/clkbufm_inst to MRCKB_289_150.
Mapping instance I_ips_ddr_top/u_ddrphy_top/u_sysclk_bufg/gopclkbufg to USCM_167_270.
Mapping instance free_clk_ibufg/gopclkbufg to USCM_167_273.
Mapping instance I_ips_ddr_top/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst to GPLL_7_157.
Mapping instance I_ips_ddr_top/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg to USCM_167_276.
Clock placement takes 0.02 sec.

Wirelength after Pre Global Placement is 108631 and checksum is 83F990E76CC910F5.
Pre global placement takes 1.39 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1 on IOLHR_292_318.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1 on IOLHR_292_324.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1 on IOLHR_292_330.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1 on IOLHR_292_336.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1 on IOLHR_292_342.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1 on IOLHR_292_360.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1 on IOLHR_292_366.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1 on IOLHR_292_378.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_2 on IOLHR_292_354.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_outbuft_dm/opit_1 on IOLHR_292_312.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1 on IOLHR_292_396.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_1 on IOLHR_292_402.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_1 on IOLHR_292_408.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_1 on IOLHR_292_414.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_1 on IOLHR_292_432.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_1 on IOLHR_292_438.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_1 on IOLHR_292_444.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_1 on IOLHR_292_450.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/genblk1.u_iobufco_dqs/opit_2 on IOLHR_292_426.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_outbuft_dm/opit_1 on IOLHR_292_390.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[0].u_outbuft_addr0/opit_1 on IOLHR_292_294.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[1].u_outbuft_addr0/opit_1 on IOLHR_292_288.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[2].u_outbuft_addr0/opit_1 on IOLHR_292_282.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[3].u_outbuft_addr0/opit_1 on IOLHR_292_276.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[4].u_outbuft_addr0/opit_1 on IOLHR_292_270.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[5].u_outbuft_addr0/opit_1 on IOLHR_292_264.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[6].u_outbuft_addr0/opit_1 on IOLHR_292_258.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[7].u_outbuft_addr0/opit_1 on IOLHR_292_252.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[8].u_outbuft_addr0/opit_1 on IOLHR_292_246.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[9].u_outbuft_addr0/opit_1 on IOLHR_292_240.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[10].u_outbuft_addr0/opit_1 on IOLHR_292_234.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_outbuft_addr0/opit_1 on IOLHR_292_222.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_outbuft_addr0/opit_1 on IOLHR_292_216.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[13].u_outbuft_addr0/opit_1 on IOLHR_292_210.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[14].u_outbuft_addr0/opit_1 on IOLHR_292_204.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[0].u_outbuft_ba/opit_1 on IOLHR_292_192.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[1].u_outbuft_ba/opit_1 on IOLHR_292_186.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/k_mem_ba[2].u_outbuft_ba/opit_1 on IOLHR_292_180.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1 on IOLHR_292_108.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1 on IOLHR_292_156.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1 on IOLHR_292_102.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1 on IOLHR_292_96.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1 on IOLHR_292_114.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1 on IOLHR_292_120.
Placed fixed group with base inst I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3 on IOLHR_292_174.
Placed fixed group with base inst err_flag_led_obuf/opit_1 on IOLHR_16_606.
Placed fixed group with base inst free_clk_ibuf/opit_1 on IOLHR_292_162.
Placed fixed group with base inst heart_beat_led_obuf/opit_1 on IOLHR_16_306.
Placed fixed group with base inst mem_rst_n_obuf/opit_1 on IOLHR_292_300.
Placed fixed group with base inst rst_board_ibuf/opit_1 on IOLHR_16_318.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[0]/opit_0_inv on CLMA_285_54.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate[1]/opit_0_inv on CLMA_285_360.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst on GPLL_295_157.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst on DDR_PHY_297_159.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/ddc_inst on DDR_PHY_297_157.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/ddc_inst on DDR_PHY_297_3.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst on PPLL_295_1.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk on RCKB_291_150.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst on DDRPHY_IOCLK_DIV_296_4.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst on PPLL_295_307.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk on RCKB_291_456.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst on DDRPHY_IOCLK_DIV_296_310.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY on DDR_PHY_297_307.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY on DDR_PHY_297_309.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst on GPLL_7_157.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/u_clkbufm/clkbufm_inst on MRCKB_289_150.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/u_ddrphy_cpd/cpd_inst on DDRPHY_CPD_297_4.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg on USCM_167_276.
Placed fixed instance I_ips_ddr_top/u_ddrphy_top/u_sysclk_bufg/gopclkbufg on USCM_167_270.
Placed fixed instance free_clk_ibufg/gopclkbufg on USCM_167_273.
Placed fixed instance u_adc_ctrl/ADC_inst/XADC/gopadc on ADC_75_306.
Placed fixed instance BKCL_auto_0 on BKCL_1_340.
Placed fixed instance BKCL_auto_1 on BKCL_301_340.
Placed fixed instance BKCL_auto_2 on BKCL_301_34.
Fixed placement takes 0.06 sec.

Phase 2.2 Process placement started.
I: The IO driver of I_ips_ddr_top/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst(CLKIN1) is not constraint at pllpad, its clock path will pass through SRB.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -6169.
	19 iterations finished.
	Final slack 439.
Super clustering done.
Design Utilization : 14%.
Worst slack after global placement is 3344
2nd GP placement takes 0.80 sec.

Wirelength after global placement is 53327 and checksum is BFBC2C3AA4CC9DE.
Global placement takes 0.86 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 2561 LUT6 in collection, pack success:67
Packing LUT6D takes 0.12 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 53633 and checksum is 163FBBEE50175DDC.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -6247.
	18 iterations finished.
	Final slack 476.
Super clustering done.
Design Utilization : 14%.
Worst slack after post global placement is 3089
3rd GP placement takes 0.70 sec.

Wirelength after post global placement is 51231 and checksum is E4F113B2495AC937.
Packing LUT6D started.
I: LUT6D pack result: There are 2427 LUT6 in collection, pack success:2
Packing LUT6D takes 0.19 sec.
Post global placement takes 1.02 sec.

Phase 4 Legalization started.
The average distance in LP is 0.659104.
Wirelength after legalization is 60929 and checksum is C59901C9EFF94DA3.
Legalization takes 0.02 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 2338.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 60929 and checksum is C59901C9EFF94DA3.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 2338, TNS before detailed placement is 0. 
Worst slack after detailed placement is 2338, TNS after detailed placement is 0. 
Swapping placement takes 0.05 sec.

Wirelength after detailed placement is 60929 and checksum is C59901C9EFF94DA3.
Timing-driven detailed placement takes 0.11 sec.

Worst slack is 2338, TNS after placement is 0.
Placement done.
Total placement takes 4.17 sec.
Finished placement.
Executing : def_route -prior_net {I_ips_ddr_top/u_ddrphy_top/ddrphy_ioclk_gate [0]}
Executing : def_route -prior_net {I_ips_ddr_top/u_ddrphy_top/ddrphy_ioclk_gate [0]} successfully.
Executing : def_route -prior_net {I_ips_ddr_top/u_ddrphy_top/ddrphy_ioclk_gate [1]}
Executing : def_route -prior_net {I_ips_ddr_top/u_ddrphy_top/ddrphy_ioclk_gate [1]} successfully.

Routing started.
Enter timing driven router mode.
Route thread size: 3
Building routing graph takes 1.01 sec.
Setup STE netlist take 211 msec.
Dispose control chain take 183 msec.
Collect const net info take 67 msec.
Total nets for routing: 8271.
Total loads for routing: 37795.
Direct connect net size: 1111
Build all design net take 310 msec.
Worst slack is 2338, TNS before route is 0.
Processing design graph takes 0.79 sec.
Delay table total memory: 0.46088982 MB
Route graph total memory: 81.63175011 MB
Route design total memory: 9.81088257 MB
Unrouted nets 0 at the end of iteration 0, which take 0.00 sec.
Global Routing step 1 take 0.01 sec.
Global Routing step 2 take 0.00 sec.
Global Routing step 3 take 0.00 sec.
Global routing takes 0.01 sec.
Total 8269 subnets.
Unrouted clock nets at iteration 0 (0.049 sec): 0
Total route nets size: 8223
Pre route takes 2.160 sec
Unrouted general nets at iteration 2 (MT total route time: 1.386 sec): 7283(overused: 47559)
Unrouted general nets at iteration 3 (MT total route time: 1.242 sec): 6434(overused: 37482)
Unrouted general nets at iteration 4 (MT total route time: 0.992 sec): 5524(overused: 25165)
Unrouted general nets at iteration 5 (MT total route time: 0.804 sec): 4682(overused: 18022)
Unrouted general nets at iteration 6 (MT total route time: 0.677 sec): 4026(overused: 13462)
Unrouted general nets at iteration 7 (MT total route time: 0.473 sec): 3255(overused: 10793)
Unrouted general nets at iteration 8 (MT total route time: 0.451 sec): 2631(overused: 8361)
Unrouted general nets at iteration 9 (MT total route time: 0.414 sec): 2125(overused: 6419)
Unrouted general nets at iteration 10 (MT total route time: 0.409 sec): 1786(overused: 5118)
Unrouted general nets at iteration 11 (MT total route time: 0.376 sec): 1467(overused: 3920)
Unrouted general nets at iteration 12 (MT total route time: 0.258 sec): 1143(overused: 2780)
Unrouted general nets at iteration 13 (MT total route time: 0.221 sec): 1073(overused: 2638)
Unrouted general nets at iteration 14 (MT total route time: 0.212 sec): 1029(overused: 2505)
Unrouted general nets at iteration 15 (MT total route time: 0.216 sec): 953(overused: 2294)
Unrouted general nets at iteration 16 (MT total route time: 0.190 sec): 838(overused: 1940)
Unrouted general nets at iteration 17 (MT total route time: 0.159 sec): 721(overused: 1576)
Unrouted general nets at iteration 18 (MT total route time: 0.143 sec): 640(overused: 1474)
Unrouted general nets at iteration 19 (MT total route time: 0.147 sec): 567(overused: 1245)
Unrouted general nets at iteration 20 (MT total route time: 0.124 sec): 473(overused: 992)
Unrouted general nets at iteration 21 (MT total route time: 0.107 sec): 434(overused: 892)
Unrouted general nets at iteration 22 (MT total route time: 0.116 sec): 378(overused: 762)
Unrouted general nets at iteration 23 (MT total route time: 0.082 sec): 343(overused: 666)
Unrouted general nets at iteration 24 (MT total route time: 0.085 sec): 329(overused: 682)
Unrouted general nets at iteration 25 (MT total route time: 0.089 sec): 271(overused: 530)
Unrouted general nets at iteration 26 (MT total route time: 0.065 sec): 238(overused: 480)
Unrouted general nets at iteration 27 (MT total route time: 0.057 sec): 191(overused: 398)
Unrouted general nets at iteration 28 (MT total route time: 0.055 sec): 179(overused: 348)
Unrouted general nets at iteration 29 (MT total route time: 0.050 sec): 176(overused: 340)
Unrouted general nets at iteration 30 (MT total route time: 0.060 sec): 198(overused: 485)
Unrouted general nets at iteration 31 (MT total route time: 0.059 sec): 213(overused: 412)
Unrouted general nets at iteration 32 (MT total route time: 0.046 sec): 199(overused: 358)
Unrouted general nets at iteration 33 (MT total route time: 0.042 sec): 138(overused: 242)
Unrouted general nets at iteration 34 (MT total route time: 0.044 sec): 126(overused: 263)
Unrouted general nets at iteration 35 (MT total route time: 0.044 sec): 113(overused: 214)
Unrouted general nets at iteration 36 (MT total route time: 0.042 sec): 81(overused: 174)
Unrouted general nets at iteration 37 (MT total route time: 0.029 sec): 59(overused: 102)
Unrouted general nets at iteration 38 (MT total route time: 0.020 sec): 48(overused: 74)
Unrouted general nets at iteration 39 (MT total route time: 0.024 sec): 53(overused: 90)
Unrouted general nets at iteration 40 (MT total route time: 0.030 sec): 53(overused: 82)
Unrouted general nets at iteration 41 (MT total route time: 0.027 sec): 41(overused: 66)
Unrouted general nets at iteration 42 (MT total route time: 0.019 sec): 31(overused: 40)
Unrouted general nets at iteration 43 (MT total route time: 0.018 sec): 28(overused: 46)
Unrouted general nets at iteration 44 (MT total route time: 0.016 sec): 21(overused: 38)
Unrouted general nets at iteration 45 (MT total route time: 0.015 sec): 19(overused: 30)
Unrouted general nets at iteration 46 (MT total route time: 0.015 sec): 15(overused: 22)
Unrouted general nets at iteration 47 (MT total route time: 0.014 sec): 10(overused: 18)
Unrouted general nets at iteration 48 (MT total route time: 0.018 sec): 7(overused: 10)
Unrouted general nets at iteration 49 (MT total route time: 0.016 sec): 4(overused: 6)
Unrouted general nets at iteration 50 (MT total route time: 0.016 sec): 4(overused: 8)
Unrouted general nets at iteration 51 (MT total route time: 0.014 sec): 0(overused: 0)
----General net take 0.014 sec(route net take 0.005 sec, inc cost take 0.009 sec, iter times: 1)
----const net route take 0.029 sec
Unrouted nets at iteration 52 (0.044 sec): 0
Detailed routing takes 16.14 sec.
Fix violation Finished.
No hold violation.
Hold Violation Fix in router takes 5.58 sec.
Sort Original Nets take 0.005 sec
Build solution node for device pins which were mapped to more than one design pin take 0.014 sec
Total net: 8271, route succeed net: 8271
Generate routing result take 0.014 sec
Handle PERMUX permutation take 0.333 sec
Handle const net take 0.014 sec
Handle route through take 0.010 sec
Handle loads' routing node take 0.057 sec
Used SRB routing arc is 86048.
Finish routing takes 0.54 sec.
Total routing takes 25.50 sec.

C: Place-2025: The VCCIO 3.3 in BANK BANKL4 is incompatible.

Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 1        | 1             | 100                
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 3        | 5             | 60                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 1281     | 6575          | 20                 
|   FF                        | 4003     | 52600         | 8                  
|   LUT                       | 3924     | 26300         | 15                 
|   LUT-FF pairs              | 1878     | 26300         | 8                  
| Use of CLMS                 | 391      | 2375          | 17                 
|   FF                        | 1324     | 19000         | 7                  
|   LUT                       | 1158     | 9500          | 13                 
|   LUT-FF pairs              | 530      | 9500          | 6                  
|   Distributed RAM           | 39       | 9500          | 1                  
| Use of DDRPHY_CPD           | 1        | 10            | 10                 
| Use of DDRPHY_IOCLK_DIV     | 2        | 5             | 40                 
| Use of DDR_PHY              | 5        | 20            | 25                 
| Use of DRM                  | 0        | 85            | 0                  
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 2        | 5             | 40                 
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 598      | 5850          | 11                 
| Use of HCKB                 | 13       | 72            | 19                 
|  HCKB dataused              | 0        | 72            | 0                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 55       | 250           | 22                 
|   IOBD                      | 27       | 120           | 23                 
|   IOBS                      | 28       | 130           | 22                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 55       | 250           | 22                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 1        | 10            | 10                 
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 2        | 5             | 40                 
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 2        | 20            | 10                 
|  RCKB dataused              | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of SPAD                 | 0        | 4             | 0                  
| Use of TSERDES              | 10       | 40            | 25                 
| Use of USCM                 | 3        | 32            | 10                 
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'test_ddr' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:59s
Action pnr: CPU time elapsed is 0h:0m:21s
Action pnr: Process CPU time elapsed is 0h:0m:28s
Current time: Wed Jan  8 10:20:08 2025
Action pnr: Peak memory pool usage is 1,886 MB
Action from compile to pnr: Total Real Time elapsed is 0h:1m:46s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:27s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:35s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Jan  8 10:20:09 2025
Compiling architecture definition.
Analyzing project file 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr3.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4086: Port 'mem_dq[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dqs[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dqs[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'err_flag_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'heart_beat_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cas_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cke' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cs_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_odt' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ras_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_we_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_txd' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_board' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rxd' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:12s
Action report_timing: CPU time elapsed is 0h:0m:4s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Wed Jan  8 10:20:20 2025
Action report_timing: Peak memory pool usage is 1,117 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:1m:58s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:31s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:40s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Jan  8 10:20:21 2025
Compiling architecture definition.
Analyzing project file 'D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr3.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.390625 sec.
Generating architecture configuration.
The bitstream file is "D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/generate_bitstream/test_ddr.sbit"
Generate programming file takes 2.140625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:13s
Action gen_bit_stream: CPU time elapsed is 0h:0m:5s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:5s
Current time: Wed Jan  8 10:20:33 2025
Action gen_bit_stream: Peak memory pool usage is 855 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:2m:11s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:36s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:45s
Process "Generate Bitstream" done.
IP Compiler exited.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:06
Loading the device ...
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : create_clock -name ref_clk [get_ports free_clk] -period 40.000 -waveform {0.000 20.000}
Executing : create_clock -name ref_clk [get_ports free_clk] -period 40.000 -waveform {0.000 20.000} successfully.
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0 successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name rst_clk -source [get_ports free_clk] [get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 84
Executing : create_generated_clock -name rst_clk -source [get_ports free_clk] [get_pins I_ips_ddr_top.u_ddrphy_top.rst_clk_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 84 successfully.
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0
Executing : get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0 successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name ddrphy_sysclk -source [get_ports free_clk] [get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 16
Executing : create_generated_clock -name ddrphy_sysclk -source [get_ports free_clk] [get_pins I_ips_ddr_top.u_ddrphy_top.ddrphy_gpll/clkout0] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 16 successfully.
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy} successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name phy_dq_clk_0 -source [get_ports free_clk] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2
Executing : create_generated_clock -name phy_dq_clk_0 -source [get_ports free_clk] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2 successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy} successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT} successfully.
Executing : get_clocks phy_dq_clk_0
Executing : get_clocks phy_dq_clk_0 successfully.
Executing : create_generated_clock -name phy_dq_sysclk_0 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_0] -edges {5 13 21} -edge_shift {0 0 0}
Executing : create_generated_clock -name phy_dq_sysclk_0 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_0] -edges {5 13 21} -edge_shift {0 0 0} successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_0
Executing : get_clocks phy_dq_sysclk_0 successfully.
Executing : set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0]
Executing : set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0] successfully.
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy} successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name phy_dq_clk_1 -source [get_ports free_clk] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2
Executing : create_generated_clock -name phy_dq_clk_1 -source [get_ports free_clk] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] -master_clock [get_clocks ref_clk] -multiply_by 84 -divide_by 2 successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy} successfully.
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT}
Executing : get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT} successfully.
Executing : get_clocks phy_dq_clk_1
Executing : get_clocks phy_dq_clk_1 successfully.
Executing : create_generated_clock -name phy_dq_sysclk_1 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_1] -edges {5 13 21} -edge_shift {0 0 0}
Executing : create_generated_clock -name phy_dq_sysclk_1 -source [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].ddrphy_ppll/clkoutphy}] [get_pins {I_ips_ddr_top.u_ddrphy_top.ddrphy_slice_top.i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT}] -master_clock [get_clocks phy_dq_clk_1] -edges {5 13 21} -edge_shift {0 0 0} successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_1
Executing : get_clocks phy_dq_sysclk_1 successfully.
Executing : set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1]
Executing : set_multicycle_path 2 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1] successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_0
Executing : get_clocks phy_dq_sysclk_0 successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0] -setup -hold
Executing : set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_0] -setup -hold successfully.
Executing : get_clocks phy_dq_sysclk_0
Executing : get_clocks phy_dq_sysclk_0 successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_0] -to [get_clocks ddrphy_sysclk] -setup -hold
Executing : set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_0] -to [get_clocks ddrphy_sysclk] -setup -hold successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : get_clocks phy_dq_sysclk_1
Executing : get_clocks phy_dq_sysclk_1 successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1] -setup -hold
Executing : set_clock_uncertainty 0.4 -from [get_clocks ddrphy_sysclk] -to [get_clocks phy_dq_sysclk_1] -setup -hold successfully.
Executing : get_clocks phy_dq_sysclk_1
Executing : get_clocks phy_dq_sysclk_1 successfully.
Executing : get_clocks ddrphy_sysclk
Executing : get_clocks ddrphy_sysclk successfully.
Executing : set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_1] -to [get_clocks ddrphy_sysclk] -setup -hold
Executing : set_clock_uncertainty 0.4 -from [get_clocks phy_dq_sysclk_1] -to [get_clocks ddrphy_sysclk] -setup -hold successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks ref_clk]
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks ref_clk] successfully.
Executing : get_clocks rst_clk
Executing : get_clocks rst_clk successfully.
Executing : set_clock_groups -name rst_clk -asynchronous -group [get_clocks rst_clk]
Executing : set_clock_groups -name rst_clk -asynchronous -group [get_clocks rst_clk] successfully.
Executing : get_clocks phy_dq_clk_0
Executing : get_clocks phy_dq_clk_0 successfully.
Executing : set_clock_groups -name phy_dq_clk_0 -asynchronous -group [get_clocks phy_dq_clk_0]
Executing : set_clock_groups -name phy_dq_clk_0 -asynchronous -group [get_clocks phy_dq_clk_0] successfully.
Executing : get_clocks phy_dq_clk_1
Executing : get_clocks phy_dq_clk_1 successfully.
Executing : set_clock_groups -name phy_dq_clk_1 -asynchronous -group [get_clocks phy_dq_clk_1]
Executing : set_clock_groups -name phy_dq_clk_1 -asynchronous -group [get_clocks phy_dq_clk_1] successfully.
C: ConstraintEditor-2002: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 480)] | Port rst_board has been placed at location M15, whose type is share pin.
W: ConstraintEditor-4019: Port 'uart_rxd' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_txd' unspecified I/O constraint.
W: UserConstraintEditor-4001: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 32)] Wide inst editing is temporarily not supported.
W: UserConstraintEditor-4001: [D:/fpga_rk/ddr3_test/ddr3_test/ip_core/ddr3/pnr/ddr_test.fdc(line number: 33)] Wide inst editing is temporarily not supported.
Open UCE successfully.
Current device : PG2L50H-6FBG484
Open IP Compiler ...
IP Compiler exited.
Process exit normally.
