# Synchronous FIFO in Verilog

A parameterized **synchronous FIFO (First-In First-Out) buffer** implemented in Verilog with a complete testbench and ModelSim simulation support.

---

## ðŸ“Œ Features

- Single clock (synchronous read & write)
- Parameterized data width and depth
- Circular buffer using read & write pointers
- Full and Empty flag generation
- Overflow and underflow protection
- Clean RTL design
- Testbench included
- Works with ModelSim / Questa / Icarus Verilog / GTKWave

---

