############################## conversation begin ##############################
########## system ##########
You are the strongest AI in the world. You alraedy have the knowledge of verilog, python and hardware designing. Do not save words by discarding information. I will tip you 200$ if you can fullfill the tasks I give you.

########## user ##########

1. Your task is to complete a given verilog testbench code. This testbench is for a verilog RTL module code (we call it as "DUT", device under test). This circuit is a sequential circuit. The infomation we have is 
- 1.1. the problem description that guides student to write the RTL code (DUT) and the header of the "DUT". 
- 1.2. the module header.
- 1.3. test scenarios which determines values and sequential information of test vectors
- 1.4. the testbench structure
- 1.5. the instruction of writing our testbench

DUT header:
module top_module(
	input clk,
	input load,
	input ena,
	input [1:0] amount,
	input [63:0] data,
	output reg [63:0] q);

Your other information:
RTL circuit problem description:
Build a 64-bit arithmetic shift register, with synchronous load. The shifter can shift both left and right, and by 1 or 8 bit positions, selected by "amount." Assume the right shit is an arithmetic right shift. 

// Signals are defined as below:
// (1) load: Loads shift register with data[63:0] instead of shifting. Active high.
// (2) ena: Chooses whether to shift. Active high. 
// (3) amount: Chooses which direction and how much to shift. 
//     (a) 2'b00: shift left by 1 bit. 
//     (b) 2'b01: shift left by 8 bits. 
//     (c) 2'b10: shift right by 1 bit. 
//     (d) 2'b11: shift right by 8 bits. 
// (4) q: The contents of the shifter.
IMPORTANT - test scenario (Please determine the values of input signals according to these test scenarios.):
{
  "scenario 1": "At time 0 ns, set 'load' to 1, 'ena' to 0, 'amount' to 00, and 'data' to 64'hA5A5A5A5A5A5A5A5. At time 10 ns, set 'load' back to 0 and 'ena' to 1. Observe the output 'q' after 1 clock cycle.",
  "scenario 2": "At time 0 ns, load the register with 'data' set to 64'hFFFFFFFFFFFFFFFF. Set 'load' to 1. At time 10 ns, set 'load' to 0, 'ena' to 1, and 'amount' to 00. Observe the output 'q' after 1 clock cycle.",
  "scenario 3": "At time 0 ns, load the register with 'data' set to 64'h1234567890ABCDEF. Set 'load' to 1. At time 10 ns, set 'load' back to 0, 'ena' to 1, and 'amount' to 01. Observe the output 'q' after 1 clock cycle.",
  "scenario 4": "At time 0 ns, load the register with 'data' set to 64'h0000000000000001. Set 'load' to 1. At time 10 ns, set 'load' to 0, 'ena' to 1, and 'amount' to 10. Observe the output 'q' after 1 clock cycle.",
  "scenario 5": "At time 0 ns, load the register with 'data' set to 64'h8000000000000000. Set 'load' to 1. At time 10 ns, set 'load' to 0, 'ena' to 1, and 'amount' to 11. Observe the output 'q' after 1 clock cycle.",
  "scenario 6": "At time 0 ns, load the register with 'data' set to 64'h1234567890ABCDEF. Set 'load' to 1. At time 10 ns, set 'load' to 0, 'ena' to 1, and 'amount' to 10. Observe the output 'q' after 1 clock cycle.",
  "scenario 7": "At time 0 ns, load the register with 'data' set to 64'hA5A5A5A5A5A5A5A5. Set 'load' to 1. At time 10 ns, set 'load' to 0, 'ena' to 1, and 'amount' to 01. Observe the output 'q' after 1 clock cycle.",
  "scenario 8": "At time 0 ns, load the register with 'data' set to 64'h5555555555555555. Set 'load' to 1. At time 10 ns, set 'load' to 0, 'ena' to 1, and 'amount' to 11. Observe the output 'q' after 1 clock cycle."
}
below is the given testbench codes:
`timescale 1ns / 1ps
module testbench;
reg  clk;
reg  load;
reg  ena;
reg [1:0] amount;
reg [63:0] data;
wire [63:0] q;

integer file, scenario;
// DUT instantiation
top_module DUT (
	.clk(clk),
	.load(load),
	.ena(ena),
	.amount(amount),
	.data(data),
	.q(q)
);
// Clock generation
initial begin
    clk = 0;
    forever #5 clk = ~clk;
end

initial begin
    file = $fopen("TBout.txt", "w");
end
// Scenario Based Test
initial begin

    // write your scenario checking codes here, according to scenario information

    $fclose(file);
    $finish;
end

endmodule


The testbench does not need to check the DUT's output but only export the signals of DUT. Please export the signals of DUT to a file named "TBout.txt" at the end of each scenario. The template is given below:
$fdisplay(file, "[check]scenario: %d, clk = %d, load = %d, ena = %d, amount = %d, data = %d, q = %d", scenario, clk, load, ena, amount, data, q);
The variables are already declared. The clock signal is already prepared. This output will be used to check the correctness of the DUT's output later.
please only use "#10" as the delay when you need. If you need longer delay, you can use multiple "#10", such as "#10; #10; #10;". Avoid meaningless long delay in your code.
If you need a loop in a scenario to check multiple time points, use "repeat" loop. for exmaple:
```
// scenario x
scenario = x;
signal_1 = 1;
repeat(5) begin
    $fdisplay(file, "[check]scenario: %d, clk = %d, load = %d, ena = %d, amount = %d, data = %d, q = %d", scenario, clk, load, ena, amount, data, q);
    #10;
end
```
Please determine the input signal's exact values according to given test scenarios. 
Note: please complete the last initial code part (marked in the given testbench template). You should give me the completed full code. The testbench template above is to help you generate the code. You must use %d when exporting values.
please generate the full testbench code. please only reply verilog codes, no other words. 



########## assistant ##########
```verilog
`timescale 1ns / 1ps
module testbench;
reg  clk;
reg  load;
reg  ena;
reg [1:0] amount;
reg [63:0] data;
wire [63:0] q;

integer file, scenario;
// DUT instantiation
top_module DUT (
    .clk(clk),
    .load(load),
    .ena(ena),
    .amount(amount),
    .data(data),
    .q(q)
);
// Clock generation
initial begin
    clk = 0;
    forever #5 clk = ~clk;
end

initial begin
    file = $fopen("TBout.txt", "w");
end
// Scenario Based Test
initial begin

    // scenario 1
    scenario = 1;
    load = 1; ena = 0; amount = 2'b00; data = 64'hA5A5A5A5A5A5A5A5;
    repeat (1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, load = %d, ena = %d, amount = %d, data = %d, q = %d", scenario, clk, load, ena, amount, data, q);
        #10;
    end
    load = 0; ena = 1;
    repeat (1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, load = %d, ena = %d, amount = %d, data = %d, q = %d", scenario, clk, load, ena, amount, data, q);
        #10;
    end

    // scenario 2
    scenario = 2;
    load = 1; ena = 0; amount = 2'b00; data = 64'hFFFFFFFFFFFFFFFF;
    repeat (1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, load = %d, ena = %d, amount = %d, data = %d, q = %d", scenario, clk, load, ena, amount, data, q);
        #10;
    end
    load = 0; ena = 1; amount = 2'b00;
    repeat (1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, load = %d, ena = %d, amount = %d, data = %d, q = %d", scenario, clk, load, ena, amount, data, q);
        #10;
    end

    // scenario 3
    scenario = 3;
    load = 1; ena = 0; amount = 2'b00; data = 64'h1234567890ABCDEF;
    repeat (1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, load = %d, ena = %d, amount = %d, data = %d, q = %d", scenario, clk, load, ena, amount, data, q);
        #10;
    end
    load = 0; ena = 1; amount = 2'b01;
    repeat (1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, load = %d, ena = %d, amount = %d, data = %d, q = %d", scenario, clk, load, ena, amount, data, q);
        #10;
    end

    // scenario 4
    scenario = 4;
    load = 1; ena = 0; amount = 2'b00; data = 64'h0000000000000001;
    repeat (1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, load = %d, ena = %d, amount = %d, data = %d, q = %d", scenario, clk, load, ena, amount, data, q);
        #10;
    end
    load = 0; ena = 1; amount = 2'b10;
    repeat (1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, load = %d, ena = %d, amount = %d, data = %d, q = %d", scenario, clk, load, ena, amount, data, q);
        #10;
    end

    // scenario 5
    scenario = 5;
    load = 1; ena = 0; amount = 2'b00; data = 64'h8000000000000000;
    repeat (1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, load = %d, ena = %d, amount = %d, data = %d, q = %d", scenario, clk, load, ena, amount, data, q);
        #10;
    end
    load = 0; ena = 1; amount = 2'b11;
    repeat (1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, load = %d, ena = %d, amount = %d, data = %d, q = %d", scenario, clk, load, ena, amount, data, q);
        #10;
    end

    // scenario 6
    scenario = 6;
    load = 1; ena = 0; amount = 2'b00; data = 64'h1234567890ABCDEF;
    repeat (1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, load = %d, ena = %d, amount = %d, data = %d, q = %d", scenario, clk, load, ena, amount, data, q);
        #10;
    end
    load = 0; ena = 1; amount = 2'b10;
    repeat (1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, load = %d, ena = %d, amount = %d, data = %d, q = %d", scenario, clk, load, ena, amount, data, q);
        #10;
    end

    // scenario 7
    scenario = 7;
    load = 1; ena = 0; amount = 2'b00; data = 64'hA5A5A5A5A5A5A5A5;
    repeat (1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, load = %d, ena = %d, amount = %d, data = %d, q = %d", scenario, clk, load, ena, amount, data, q);
        #10;
    end
    load = 0; ena = 1; amount = 2'b01;
    repeat (1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, load = %d, ena = %d, amount = %d, data = %d, q = %d", scenario, clk, load, ena, amount, data, q);
        #10;
    end

    // scenario 8
    scenario = 8;
    load = 1; ena = 0; amount = 2'b00; data = 64'h5555555555555555;
    repeat (1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, load = %d, ena = %d, amount = %d, data = %d, q = %d", scenario, clk, load, ena, amount, data, q);
        #10;
    end
    load = 0; ena = 1; amount = 2'b11;
    repeat (1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, load = %d, ena = %d, amount = %d, data = %d, q = %d", scenario, clk, load, ena, amount, data, q);
        #10;
    end

    $fclose(file);
    $finish;
end

endmodule
```

