
39_ServoMotor_PWM_fundamentals.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000033f2  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000118  00800060  000033f2  00003466  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         000020e8  00000000  00000000  00003580  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000ada  00000000  00000000  00005668  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 000001a0  00000000  00000000  00006142  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 000001f2  00000000  00000000  000062e2  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000240b  00000000  00000000  000064d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001386  00000000  00000000  000088df  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000011d6  00000000  00000000  00009c65  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001c0  00000000  00000000  0000ae3c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000002f6  00000000  00000000  0000affc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000096e  00000000  00000000  0000b2f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  0000bc60  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 ef       	ldi	r30, 0xF2	; 242
      68:	f3 e3       	ldi	r31, 0x33	; 51
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 37       	cpi	r26, 0x78	; 120
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 0f 18 	call	0x301e	; 0x301e <main>
      7a:	0c 94 f7 19 	jmp	0x33ee	; 0x33ee <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 ed 03 	call	0x7da	; 0x7da <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 4d 04 	call	0x89a	; 0x89a <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 4d 04 	call	0x89a	; 0x89a <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 c0 19 	jmp	0x3380	; 0x3380 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a0 e6       	ldi	r26, 0x60	; 96
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 dc 19 	jmp	0x33b8	; 0x33b8 <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 cc 19 	jmp	0x3398	; 0x3398 <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 69 05 	call	0xad2	; 0xad2 <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 e8 19 	jmp	0x33d0	; 0x33d0 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 cc 19 	jmp	0x3398	; 0x3398 <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 69 05 	call	0xad2	; 0xad2 <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 e8 19 	jmp	0x33d0	; 0x33d0 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 c0 19 	jmp	0x3380	; 0x3380 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	80 e6       	ldi	r24, 0x60	; 96
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 69 05 	call	0xad2	; 0xad2 <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 dc 19 	jmp	0x33b8	; 0x33b8 <__epilogue_restores__>

00000622 <__divsf3>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 c8 19 	jmp	0x3390	; 0x3390 <__prologue_saves__+0x10>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	b9 e0       	ldi	r27, 0x09	; 9
     640:	eb 2e       	mov	r14, r27
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     662:	29 85       	ldd	r18, Y+9	; 0x09
     664:	22 30       	cpi	r18, 0x02	; 2
     666:	08 f4       	brcc	.+2      	; 0x66a <__divsf3+0x48>
     668:	7e c0       	rjmp	.+252    	; 0x766 <__divsf3+0x144>
     66a:	39 89       	ldd	r19, Y+17	; 0x11
     66c:	32 30       	cpi	r19, 0x02	; 2
     66e:	10 f4       	brcc	.+4      	; 0x674 <__divsf3+0x52>
     670:	b8 01       	movw	r22, r16
     672:	7c c0       	rjmp	.+248    	; 0x76c <__divsf3+0x14a>
     674:	8a 85       	ldd	r24, Y+10	; 0x0a
     676:	9a 89       	ldd	r25, Y+18	; 0x12
     678:	89 27       	eor	r24, r25
     67a:	8a 87       	std	Y+10, r24	; 0x0a
     67c:	24 30       	cpi	r18, 0x04	; 4
     67e:	11 f0       	breq	.+4      	; 0x684 <__divsf3+0x62>
     680:	22 30       	cpi	r18, 0x02	; 2
     682:	31 f4       	brne	.+12     	; 0x690 <__divsf3+0x6e>
     684:	23 17       	cp	r18, r19
     686:	09 f0       	breq	.+2      	; 0x68a <__divsf3+0x68>
     688:	6e c0       	rjmp	.+220    	; 0x766 <__divsf3+0x144>
     68a:	60 e6       	ldi	r22, 0x60	; 96
     68c:	70 e0       	ldi	r23, 0x00	; 0
     68e:	6e c0       	rjmp	.+220    	; 0x76c <__divsf3+0x14a>
     690:	34 30       	cpi	r19, 0x04	; 4
     692:	39 f4       	brne	.+14     	; 0x6a2 <__divsf3+0x80>
     694:	1d 86       	std	Y+13, r1	; 0x0d
     696:	1e 86       	std	Y+14, r1	; 0x0e
     698:	1f 86       	std	Y+15, r1	; 0x0f
     69a:	18 8a       	std	Y+16, r1	; 0x10
     69c:	1c 86       	std	Y+12, r1	; 0x0c
     69e:	1b 86       	std	Y+11, r1	; 0x0b
     6a0:	04 c0       	rjmp	.+8      	; 0x6aa <__divsf3+0x88>
     6a2:	32 30       	cpi	r19, 0x02	; 2
     6a4:	21 f4       	brne	.+8      	; 0x6ae <__divsf3+0x8c>
     6a6:	84 e0       	ldi	r24, 0x04	; 4
     6a8:	89 87       	std	Y+9, r24	; 0x09
     6aa:	b7 01       	movw	r22, r14
     6ac:	5f c0       	rjmp	.+190    	; 0x76c <__divsf3+0x14a>
     6ae:	2b 85       	ldd	r18, Y+11	; 0x0b
     6b0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6b2:	8b 89       	ldd	r24, Y+19	; 0x13
     6b4:	9c 89       	ldd	r25, Y+20	; 0x14
     6b6:	28 1b       	sub	r18, r24
     6b8:	39 0b       	sbc	r19, r25
     6ba:	3c 87       	std	Y+12, r19	; 0x0c
     6bc:	2b 87       	std	Y+11, r18	; 0x0b
     6be:	ed 84       	ldd	r14, Y+13	; 0x0d
     6c0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6c2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6c4:	18 89       	ldd	r17, Y+16	; 0x10
     6c6:	ad 88       	ldd	r10, Y+21	; 0x15
     6c8:	be 88       	ldd	r11, Y+22	; 0x16
     6ca:	cf 88       	ldd	r12, Y+23	; 0x17
     6cc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6ce:	ea 14       	cp	r14, r10
     6d0:	fb 04       	cpc	r15, r11
     6d2:	0c 05       	cpc	r16, r12
     6d4:	1d 05       	cpc	r17, r13
     6d6:	40 f4       	brcc	.+16     	; 0x6e8 <__divsf3+0xc6>
     6d8:	ee 0c       	add	r14, r14
     6da:	ff 1c       	adc	r15, r15
     6dc:	00 1f       	adc	r16, r16
     6de:	11 1f       	adc	r17, r17
     6e0:	21 50       	subi	r18, 0x01	; 1
     6e2:	30 40       	sbci	r19, 0x00	; 0
     6e4:	3c 87       	std	Y+12, r19	; 0x0c
     6e6:	2b 87       	std	Y+11, r18	; 0x0b
     6e8:	20 e0       	ldi	r18, 0x00	; 0
     6ea:	30 e0       	ldi	r19, 0x00	; 0
     6ec:	40 e0       	ldi	r20, 0x00	; 0
     6ee:	50 e0       	ldi	r21, 0x00	; 0
     6f0:	80 e0       	ldi	r24, 0x00	; 0
     6f2:	90 e0       	ldi	r25, 0x00	; 0
     6f4:	a0 e0       	ldi	r26, 0x00	; 0
     6f6:	b0 e4       	ldi	r27, 0x40	; 64
     6f8:	60 e0       	ldi	r22, 0x00	; 0
     6fa:	70 e0       	ldi	r23, 0x00	; 0
     6fc:	ea 14       	cp	r14, r10
     6fe:	fb 04       	cpc	r15, r11
     700:	0c 05       	cpc	r16, r12
     702:	1d 05       	cpc	r17, r13
     704:	40 f0       	brcs	.+16     	; 0x716 <__divsf3+0xf4>
     706:	28 2b       	or	r18, r24
     708:	39 2b       	or	r19, r25
     70a:	4a 2b       	or	r20, r26
     70c:	5b 2b       	or	r21, r27
     70e:	ea 18       	sub	r14, r10
     710:	fb 08       	sbc	r15, r11
     712:	0c 09       	sbc	r16, r12
     714:	1d 09       	sbc	r17, r13
     716:	b6 95       	lsr	r27
     718:	a7 95       	ror	r26
     71a:	97 95       	ror	r25
     71c:	87 95       	ror	r24
     71e:	ee 0c       	add	r14, r14
     720:	ff 1c       	adc	r15, r15
     722:	00 1f       	adc	r16, r16
     724:	11 1f       	adc	r17, r17
     726:	6f 5f       	subi	r22, 0xFF	; 255
     728:	7f 4f       	sbci	r23, 0xFF	; 255
     72a:	6f 31       	cpi	r22, 0x1F	; 31
     72c:	71 05       	cpc	r23, r1
     72e:	31 f7       	brne	.-52     	; 0x6fc <__divsf3+0xda>
     730:	da 01       	movw	r26, r20
     732:	c9 01       	movw	r24, r18
     734:	8f 77       	andi	r24, 0x7F	; 127
     736:	90 70       	andi	r25, 0x00	; 0
     738:	a0 70       	andi	r26, 0x00	; 0
     73a:	b0 70       	andi	r27, 0x00	; 0
     73c:	80 34       	cpi	r24, 0x40	; 64
     73e:	91 05       	cpc	r25, r1
     740:	a1 05       	cpc	r26, r1
     742:	b1 05       	cpc	r27, r1
     744:	61 f4       	brne	.+24     	; 0x75e <__divsf3+0x13c>
     746:	27 fd       	sbrc	r18, 7
     748:	0a c0       	rjmp	.+20     	; 0x75e <__divsf3+0x13c>
     74a:	e1 14       	cp	r14, r1
     74c:	f1 04       	cpc	r15, r1
     74e:	01 05       	cpc	r16, r1
     750:	11 05       	cpc	r17, r1
     752:	29 f0       	breq	.+10     	; 0x75e <__divsf3+0x13c>
     754:	20 5c       	subi	r18, 0xC0	; 192
     756:	3f 4f       	sbci	r19, 0xFF	; 255
     758:	4f 4f       	sbci	r20, 0xFF	; 255
     75a:	5f 4f       	sbci	r21, 0xFF	; 255
     75c:	20 78       	andi	r18, 0x80	; 128
     75e:	2d 87       	std	Y+13, r18	; 0x0d
     760:	3e 87       	std	Y+14, r19	; 0x0e
     762:	4f 87       	std	Y+15, r20	; 0x0f
     764:	58 8b       	std	Y+16, r21	; 0x10
     766:	be 01       	movw	r22, r28
     768:	67 5f       	subi	r22, 0xF7	; 247
     76a:	7f 4f       	sbci	r23, 0xFF	; 255
     76c:	cb 01       	movw	r24, r22
     76e:	0e 94 69 05 	call	0xad2	; 0xad2 <__pack_f>
     772:	68 96       	adiw	r28, 0x18	; 24
     774:	ea e0       	ldi	r30, 0x0A	; 10
     776:	0c 94 e4 19 	jmp	0x33c8	; 0x33c8 <__epilogue_restores__+0x10>

0000077a <__gtsf2>:
     77a:	a8 e1       	ldi	r26, 0x18	; 24
     77c:	b0 e0       	ldi	r27, 0x00	; 0
     77e:	e3 ec       	ldi	r30, 0xC3	; 195
     780:	f3 e0       	ldi	r31, 0x03	; 3
     782:	0c 94 cc 19 	jmp	0x3398	; 0x3398 <__prologue_saves__+0x18>
     786:	69 83       	std	Y+1, r22	; 0x01
     788:	7a 83       	std	Y+2, r23	; 0x02
     78a:	8b 83       	std	Y+3, r24	; 0x03
     78c:	9c 83       	std	Y+4, r25	; 0x04
     78e:	2d 83       	std	Y+5, r18	; 0x05
     790:	3e 83       	std	Y+6, r19	; 0x06
     792:	4f 83       	std	Y+7, r20	; 0x07
     794:	58 87       	std	Y+8, r21	; 0x08
     796:	89 e0       	ldi	r24, 0x09	; 9
     798:	e8 2e       	mov	r14, r24
     79a:	f1 2c       	mov	r15, r1
     79c:	ec 0e       	add	r14, r28
     79e:	fd 1e       	adc	r15, r29
     7a0:	ce 01       	movw	r24, r28
     7a2:	01 96       	adiw	r24, 0x01	; 1
     7a4:	b7 01       	movw	r22, r14
     7a6:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     7aa:	8e 01       	movw	r16, r28
     7ac:	0f 5e       	subi	r16, 0xEF	; 239
     7ae:	1f 4f       	sbci	r17, 0xFF	; 255
     7b0:	ce 01       	movw	r24, r28
     7b2:	05 96       	adiw	r24, 0x05	; 5
     7b4:	b8 01       	movw	r22, r16
     7b6:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     7ba:	89 85       	ldd	r24, Y+9	; 0x09
     7bc:	82 30       	cpi	r24, 0x02	; 2
     7be:	40 f0       	brcs	.+16     	; 0x7d0 <__gtsf2+0x56>
     7c0:	89 89       	ldd	r24, Y+17	; 0x11
     7c2:	82 30       	cpi	r24, 0x02	; 2
     7c4:	28 f0       	brcs	.+10     	; 0x7d0 <__gtsf2+0x56>
     7c6:	c7 01       	movw	r24, r14
     7c8:	b8 01       	movw	r22, r16
     7ca:	0e 94 b6 06 	call	0xd6c	; 0xd6c <__fpcmp_parts_f>
     7ce:	01 c0       	rjmp	.+2      	; 0x7d2 <__gtsf2+0x58>
     7d0:	8f ef       	ldi	r24, 0xFF	; 255
     7d2:	68 96       	adiw	r28, 0x18	; 24
     7d4:	e6 e0       	ldi	r30, 0x06	; 6
     7d6:	0c 94 e8 19 	jmp	0x33d0	; 0x33d0 <__epilogue_restores__+0x18>

000007da <__gesf2>:
     7da:	a8 e1       	ldi	r26, 0x18	; 24
     7dc:	b0 e0       	ldi	r27, 0x00	; 0
     7de:	e3 ef       	ldi	r30, 0xF3	; 243
     7e0:	f3 e0       	ldi	r31, 0x03	; 3
     7e2:	0c 94 cc 19 	jmp	0x3398	; 0x3398 <__prologue_saves__+0x18>
     7e6:	69 83       	std	Y+1, r22	; 0x01
     7e8:	7a 83       	std	Y+2, r23	; 0x02
     7ea:	8b 83       	std	Y+3, r24	; 0x03
     7ec:	9c 83       	std	Y+4, r25	; 0x04
     7ee:	2d 83       	std	Y+5, r18	; 0x05
     7f0:	3e 83       	std	Y+6, r19	; 0x06
     7f2:	4f 83       	std	Y+7, r20	; 0x07
     7f4:	58 87       	std	Y+8, r21	; 0x08
     7f6:	89 e0       	ldi	r24, 0x09	; 9
     7f8:	e8 2e       	mov	r14, r24
     7fa:	f1 2c       	mov	r15, r1
     7fc:	ec 0e       	add	r14, r28
     7fe:	fd 1e       	adc	r15, r29
     800:	ce 01       	movw	r24, r28
     802:	01 96       	adiw	r24, 0x01	; 1
     804:	b7 01       	movw	r22, r14
     806:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     80a:	8e 01       	movw	r16, r28
     80c:	0f 5e       	subi	r16, 0xEF	; 239
     80e:	1f 4f       	sbci	r17, 0xFF	; 255
     810:	ce 01       	movw	r24, r28
     812:	05 96       	adiw	r24, 0x05	; 5
     814:	b8 01       	movw	r22, r16
     816:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     81a:	89 85       	ldd	r24, Y+9	; 0x09
     81c:	82 30       	cpi	r24, 0x02	; 2
     81e:	40 f0       	brcs	.+16     	; 0x830 <__gesf2+0x56>
     820:	89 89       	ldd	r24, Y+17	; 0x11
     822:	82 30       	cpi	r24, 0x02	; 2
     824:	28 f0       	brcs	.+10     	; 0x830 <__gesf2+0x56>
     826:	c7 01       	movw	r24, r14
     828:	b8 01       	movw	r22, r16
     82a:	0e 94 b6 06 	call	0xd6c	; 0xd6c <__fpcmp_parts_f>
     82e:	01 c0       	rjmp	.+2      	; 0x832 <__gesf2+0x58>
     830:	8f ef       	ldi	r24, 0xFF	; 255
     832:	68 96       	adiw	r28, 0x18	; 24
     834:	e6 e0       	ldi	r30, 0x06	; 6
     836:	0c 94 e8 19 	jmp	0x33d0	; 0x33d0 <__epilogue_restores__+0x18>

0000083a <__ltsf2>:
     83a:	a8 e1       	ldi	r26, 0x18	; 24
     83c:	b0 e0       	ldi	r27, 0x00	; 0
     83e:	e3 e2       	ldi	r30, 0x23	; 35
     840:	f4 e0       	ldi	r31, 0x04	; 4
     842:	0c 94 cc 19 	jmp	0x3398	; 0x3398 <__prologue_saves__+0x18>
     846:	69 83       	std	Y+1, r22	; 0x01
     848:	7a 83       	std	Y+2, r23	; 0x02
     84a:	8b 83       	std	Y+3, r24	; 0x03
     84c:	9c 83       	std	Y+4, r25	; 0x04
     84e:	2d 83       	std	Y+5, r18	; 0x05
     850:	3e 83       	std	Y+6, r19	; 0x06
     852:	4f 83       	std	Y+7, r20	; 0x07
     854:	58 87       	std	Y+8, r21	; 0x08
     856:	89 e0       	ldi	r24, 0x09	; 9
     858:	e8 2e       	mov	r14, r24
     85a:	f1 2c       	mov	r15, r1
     85c:	ec 0e       	add	r14, r28
     85e:	fd 1e       	adc	r15, r29
     860:	ce 01       	movw	r24, r28
     862:	01 96       	adiw	r24, 0x01	; 1
     864:	b7 01       	movw	r22, r14
     866:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     86a:	8e 01       	movw	r16, r28
     86c:	0f 5e       	subi	r16, 0xEF	; 239
     86e:	1f 4f       	sbci	r17, 0xFF	; 255
     870:	ce 01       	movw	r24, r28
     872:	05 96       	adiw	r24, 0x05	; 5
     874:	b8 01       	movw	r22, r16
     876:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     87a:	89 85       	ldd	r24, Y+9	; 0x09
     87c:	82 30       	cpi	r24, 0x02	; 2
     87e:	40 f0       	brcs	.+16     	; 0x890 <__stack+0x31>
     880:	89 89       	ldd	r24, Y+17	; 0x11
     882:	82 30       	cpi	r24, 0x02	; 2
     884:	28 f0       	brcs	.+10     	; 0x890 <__stack+0x31>
     886:	c7 01       	movw	r24, r14
     888:	b8 01       	movw	r22, r16
     88a:	0e 94 b6 06 	call	0xd6c	; 0xd6c <__fpcmp_parts_f>
     88e:	01 c0       	rjmp	.+2      	; 0x892 <__stack+0x33>
     890:	81 e0       	ldi	r24, 0x01	; 1
     892:	68 96       	adiw	r28, 0x18	; 24
     894:	e6 e0       	ldi	r30, 0x06	; 6
     896:	0c 94 e8 19 	jmp	0x33d0	; 0x33d0 <__epilogue_restores__+0x18>

0000089a <__fixsfsi>:
     89a:	ac e0       	ldi	r26, 0x0C	; 12
     89c:	b0 e0       	ldi	r27, 0x00	; 0
     89e:	e3 e5       	ldi	r30, 0x53	; 83
     8a0:	f4 e0       	ldi	r31, 0x04	; 4
     8a2:	0c 94 d0 19 	jmp	0x33a0	; 0x33a0 <__prologue_saves__+0x20>
     8a6:	69 83       	std	Y+1, r22	; 0x01
     8a8:	7a 83       	std	Y+2, r23	; 0x02
     8aa:	8b 83       	std	Y+3, r24	; 0x03
     8ac:	9c 83       	std	Y+4, r25	; 0x04
     8ae:	ce 01       	movw	r24, r28
     8b0:	01 96       	adiw	r24, 0x01	; 1
     8b2:	be 01       	movw	r22, r28
     8b4:	6b 5f       	subi	r22, 0xFB	; 251
     8b6:	7f 4f       	sbci	r23, 0xFF	; 255
     8b8:	0e 94 3e 06 	call	0xc7c	; 0xc7c <__unpack_f>
     8bc:	8d 81       	ldd	r24, Y+5	; 0x05
     8be:	82 30       	cpi	r24, 0x02	; 2
     8c0:	61 f1       	breq	.+88     	; 0x91a <__fixsfsi+0x80>
     8c2:	82 30       	cpi	r24, 0x02	; 2
     8c4:	50 f1       	brcs	.+84     	; 0x91a <__fixsfsi+0x80>
     8c6:	84 30       	cpi	r24, 0x04	; 4
     8c8:	21 f4       	brne	.+8      	; 0x8d2 <__fixsfsi+0x38>
     8ca:	8e 81       	ldd	r24, Y+6	; 0x06
     8cc:	88 23       	and	r24, r24
     8ce:	51 f1       	breq	.+84     	; 0x924 <__fixsfsi+0x8a>
     8d0:	2e c0       	rjmp	.+92     	; 0x92e <__fixsfsi+0x94>
     8d2:	2f 81       	ldd	r18, Y+7	; 0x07
     8d4:	38 85       	ldd	r19, Y+8	; 0x08
     8d6:	37 fd       	sbrc	r19, 7
     8d8:	20 c0       	rjmp	.+64     	; 0x91a <__fixsfsi+0x80>
     8da:	6e 81       	ldd	r22, Y+6	; 0x06
     8dc:	2f 31       	cpi	r18, 0x1F	; 31
     8de:	31 05       	cpc	r19, r1
     8e0:	1c f0       	brlt	.+6      	; 0x8e8 <__fixsfsi+0x4e>
     8e2:	66 23       	and	r22, r22
     8e4:	f9 f0       	breq	.+62     	; 0x924 <__fixsfsi+0x8a>
     8e6:	23 c0       	rjmp	.+70     	; 0x92e <__fixsfsi+0x94>
     8e8:	8e e1       	ldi	r24, 0x1E	; 30
     8ea:	90 e0       	ldi	r25, 0x00	; 0
     8ec:	82 1b       	sub	r24, r18
     8ee:	93 0b       	sbc	r25, r19
     8f0:	29 85       	ldd	r18, Y+9	; 0x09
     8f2:	3a 85       	ldd	r19, Y+10	; 0x0a
     8f4:	4b 85       	ldd	r20, Y+11	; 0x0b
     8f6:	5c 85       	ldd	r21, Y+12	; 0x0c
     8f8:	04 c0       	rjmp	.+8      	; 0x902 <__fixsfsi+0x68>
     8fa:	56 95       	lsr	r21
     8fc:	47 95       	ror	r20
     8fe:	37 95       	ror	r19
     900:	27 95       	ror	r18
     902:	8a 95       	dec	r24
     904:	d2 f7       	brpl	.-12     	; 0x8fa <__fixsfsi+0x60>
     906:	66 23       	and	r22, r22
     908:	b1 f0       	breq	.+44     	; 0x936 <__fixsfsi+0x9c>
     90a:	50 95       	com	r21
     90c:	40 95       	com	r20
     90e:	30 95       	com	r19
     910:	21 95       	neg	r18
     912:	3f 4f       	sbci	r19, 0xFF	; 255
     914:	4f 4f       	sbci	r20, 0xFF	; 255
     916:	5f 4f       	sbci	r21, 0xFF	; 255
     918:	0e c0       	rjmp	.+28     	; 0x936 <__fixsfsi+0x9c>
     91a:	20 e0       	ldi	r18, 0x00	; 0
     91c:	30 e0       	ldi	r19, 0x00	; 0
     91e:	40 e0       	ldi	r20, 0x00	; 0
     920:	50 e0       	ldi	r21, 0x00	; 0
     922:	09 c0       	rjmp	.+18     	; 0x936 <__fixsfsi+0x9c>
     924:	2f ef       	ldi	r18, 0xFF	; 255
     926:	3f ef       	ldi	r19, 0xFF	; 255
     928:	4f ef       	ldi	r20, 0xFF	; 255
     92a:	5f e7       	ldi	r21, 0x7F	; 127
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__fixsfsi+0x9c>
     92e:	20 e0       	ldi	r18, 0x00	; 0
     930:	30 e0       	ldi	r19, 0x00	; 0
     932:	40 e0       	ldi	r20, 0x00	; 0
     934:	50 e8       	ldi	r21, 0x80	; 128
     936:	b9 01       	movw	r22, r18
     938:	ca 01       	movw	r24, r20
     93a:	2c 96       	adiw	r28, 0x0c	; 12
     93c:	e2 e0       	ldi	r30, 0x02	; 2
     93e:	0c 94 ec 19 	jmp	0x33d8	; 0x33d8 <__epilogue_restores__+0x20>

00000942 <__floatunsisf>:
     942:	a8 e0       	ldi	r26, 0x08	; 8
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e7 ea       	ldi	r30, 0xA7	; 167
     948:	f4 e0       	ldi	r31, 0x04	; 4
     94a:	0c 94 c8 19 	jmp	0x3390	; 0x3390 <__prologue_saves__+0x10>
     94e:	7b 01       	movw	r14, r22
     950:	8c 01       	movw	r16, r24
     952:	61 15       	cp	r22, r1
     954:	71 05       	cpc	r23, r1
     956:	81 05       	cpc	r24, r1
     958:	91 05       	cpc	r25, r1
     95a:	19 f4       	brne	.+6      	; 0x962 <__floatunsisf+0x20>
     95c:	82 e0       	ldi	r24, 0x02	; 2
     95e:	89 83       	std	Y+1, r24	; 0x01
     960:	60 c0       	rjmp	.+192    	; 0xa22 <__floatunsisf+0xe0>
     962:	83 e0       	ldi	r24, 0x03	; 3
     964:	89 83       	std	Y+1, r24	; 0x01
     966:	8e e1       	ldi	r24, 0x1E	; 30
     968:	c8 2e       	mov	r12, r24
     96a:	d1 2c       	mov	r13, r1
     96c:	dc 82       	std	Y+4, r13	; 0x04
     96e:	cb 82       	std	Y+3, r12	; 0x03
     970:	ed 82       	std	Y+5, r14	; 0x05
     972:	fe 82       	std	Y+6, r15	; 0x06
     974:	0f 83       	std	Y+7, r16	; 0x07
     976:	18 87       	std	Y+8, r17	; 0x08
     978:	c8 01       	movw	r24, r16
     97a:	b7 01       	movw	r22, r14
     97c:	0e 94 1a 05 	call	0xa34	; 0xa34 <__clzsi2>
     980:	fc 01       	movw	r30, r24
     982:	31 97       	sbiw	r30, 0x01	; 1
     984:	f7 ff       	sbrs	r31, 7
     986:	3b c0       	rjmp	.+118    	; 0x9fe <__floatunsisf+0xbc>
     988:	22 27       	eor	r18, r18
     98a:	33 27       	eor	r19, r19
     98c:	2e 1b       	sub	r18, r30
     98e:	3f 0b       	sbc	r19, r31
     990:	57 01       	movw	r10, r14
     992:	68 01       	movw	r12, r16
     994:	02 2e       	mov	r0, r18
     996:	04 c0       	rjmp	.+8      	; 0x9a0 <__floatunsisf+0x5e>
     998:	d6 94       	lsr	r13
     99a:	c7 94       	ror	r12
     99c:	b7 94       	ror	r11
     99e:	a7 94       	ror	r10
     9a0:	0a 94       	dec	r0
     9a2:	d2 f7       	brpl	.-12     	; 0x998 <__floatunsisf+0x56>
     9a4:	40 e0       	ldi	r20, 0x00	; 0
     9a6:	50 e0       	ldi	r21, 0x00	; 0
     9a8:	60 e0       	ldi	r22, 0x00	; 0
     9aa:	70 e0       	ldi	r23, 0x00	; 0
     9ac:	81 e0       	ldi	r24, 0x01	; 1
     9ae:	90 e0       	ldi	r25, 0x00	; 0
     9b0:	a0 e0       	ldi	r26, 0x00	; 0
     9b2:	b0 e0       	ldi	r27, 0x00	; 0
     9b4:	04 c0       	rjmp	.+8      	; 0x9be <__floatunsisf+0x7c>
     9b6:	88 0f       	add	r24, r24
     9b8:	99 1f       	adc	r25, r25
     9ba:	aa 1f       	adc	r26, r26
     9bc:	bb 1f       	adc	r27, r27
     9be:	2a 95       	dec	r18
     9c0:	d2 f7       	brpl	.-12     	; 0x9b6 <__floatunsisf+0x74>
     9c2:	01 97       	sbiw	r24, 0x01	; 1
     9c4:	a1 09       	sbc	r26, r1
     9c6:	b1 09       	sbc	r27, r1
     9c8:	8e 21       	and	r24, r14
     9ca:	9f 21       	and	r25, r15
     9cc:	a0 23       	and	r26, r16
     9ce:	b1 23       	and	r27, r17
     9d0:	00 97       	sbiw	r24, 0x00	; 0
     9d2:	a1 05       	cpc	r26, r1
     9d4:	b1 05       	cpc	r27, r1
     9d6:	21 f0       	breq	.+8      	; 0x9e0 <__floatunsisf+0x9e>
     9d8:	41 e0       	ldi	r20, 0x01	; 1
     9da:	50 e0       	ldi	r21, 0x00	; 0
     9dc:	60 e0       	ldi	r22, 0x00	; 0
     9de:	70 e0       	ldi	r23, 0x00	; 0
     9e0:	4a 29       	or	r20, r10
     9e2:	5b 29       	or	r21, r11
     9e4:	6c 29       	or	r22, r12
     9e6:	7d 29       	or	r23, r13
     9e8:	4d 83       	std	Y+5, r20	; 0x05
     9ea:	5e 83       	std	Y+6, r21	; 0x06
     9ec:	6f 83       	std	Y+7, r22	; 0x07
     9ee:	78 87       	std	Y+8, r23	; 0x08
     9f0:	8e e1       	ldi	r24, 0x1E	; 30
     9f2:	90 e0       	ldi	r25, 0x00	; 0
     9f4:	8e 1b       	sub	r24, r30
     9f6:	9f 0b       	sbc	r25, r31
     9f8:	9c 83       	std	Y+4, r25	; 0x04
     9fa:	8b 83       	std	Y+3, r24	; 0x03
     9fc:	12 c0       	rjmp	.+36     	; 0xa22 <__floatunsisf+0xe0>
     9fe:	30 97       	sbiw	r30, 0x00	; 0
     a00:	81 f0       	breq	.+32     	; 0xa22 <__floatunsisf+0xe0>
     a02:	0e 2e       	mov	r0, r30
     a04:	04 c0       	rjmp	.+8      	; 0xa0e <__floatunsisf+0xcc>
     a06:	ee 0c       	add	r14, r14
     a08:	ff 1c       	adc	r15, r15
     a0a:	00 1f       	adc	r16, r16
     a0c:	11 1f       	adc	r17, r17
     a0e:	0a 94       	dec	r0
     a10:	d2 f7       	brpl	.-12     	; 0xa06 <__floatunsisf+0xc4>
     a12:	ed 82       	std	Y+5, r14	; 0x05
     a14:	fe 82       	std	Y+6, r15	; 0x06
     a16:	0f 83       	std	Y+7, r16	; 0x07
     a18:	18 87       	std	Y+8, r17	; 0x08
     a1a:	ce 1a       	sub	r12, r30
     a1c:	df 0a       	sbc	r13, r31
     a1e:	dc 82       	std	Y+4, r13	; 0x04
     a20:	cb 82       	std	Y+3, r12	; 0x03
     a22:	1a 82       	std	Y+2, r1	; 0x02
     a24:	ce 01       	movw	r24, r28
     a26:	01 96       	adiw	r24, 0x01	; 1
     a28:	0e 94 69 05 	call	0xad2	; 0xad2 <__pack_f>
     a2c:	28 96       	adiw	r28, 0x08	; 8
     a2e:	ea e0       	ldi	r30, 0x0A	; 10
     a30:	0c 94 e4 19 	jmp	0x33c8	; 0x33c8 <__epilogue_restores__+0x10>

00000a34 <__clzsi2>:
     a34:	ef 92       	push	r14
     a36:	ff 92       	push	r15
     a38:	0f 93       	push	r16
     a3a:	1f 93       	push	r17
     a3c:	7b 01       	movw	r14, r22
     a3e:	8c 01       	movw	r16, r24
     a40:	80 e0       	ldi	r24, 0x00	; 0
     a42:	e8 16       	cp	r14, r24
     a44:	80 e0       	ldi	r24, 0x00	; 0
     a46:	f8 06       	cpc	r15, r24
     a48:	81 e0       	ldi	r24, 0x01	; 1
     a4a:	08 07       	cpc	r16, r24
     a4c:	80 e0       	ldi	r24, 0x00	; 0
     a4e:	18 07       	cpc	r17, r24
     a50:	88 f4       	brcc	.+34     	; 0xa74 <__clzsi2+0x40>
     a52:	8f ef       	ldi	r24, 0xFF	; 255
     a54:	e8 16       	cp	r14, r24
     a56:	f1 04       	cpc	r15, r1
     a58:	01 05       	cpc	r16, r1
     a5a:	11 05       	cpc	r17, r1
     a5c:	31 f0       	breq	.+12     	; 0xa6a <__clzsi2+0x36>
     a5e:	28 f0       	brcs	.+10     	; 0xa6a <__clzsi2+0x36>
     a60:	88 e0       	ldi	r24, 0x08	; 8
     a62:	90 e0       	ldi	r25, 0x00	; 0
     a64:	a0 e0       	ldi	r26, 0x00	; 0
     a66:	b0 e0       	ldi	r27, 0x00	; 0
     a68:	17 c0       	rjmp	.+46     	; 0xa98 <__clzsi2+0x64>
     a6a:	80 e0       	ldi	r24, 0x00	; 0
     a6c:	90 e0       	ldi	r25, 0x00	; 0
     a6e:	a0 e0       	ldi	r26, 0x00	; 0
     a70:	b0 e0       	ldi	r27, 0x00	; 0
     a72:	12 c0       	rjmp	.+36     	; 0xa98 <__clzsi2+0x64>
     a74:	80 e0       	ldi	r24, 0x00	; 0
     a76:	e8 16       	cp	r14, r24
     a78:	80 e0       	ldi	r24, 0x00	; 0
     a7a:	f8 06       	cpc	r15, r24
     a7c:	80 e0       	ldi	r24, 0x00	; 0
     a7e:	08 07       	cpc	r16, r24
     a80:	81 e0       	ldi	r24, 0x01	; 1
     a82:	18 07       	cpc	r17, r24
     a84:	28 f0       	brcs	.+10     	; 0xa90 <__clzsi2+0x5c>
     a86:	88 e1       	ldi	r24, 0x18	; 24
     a88:	90 e0       	ldi	r25, 0x00	; 0
     a8a:	a0 e0       	ldi	r26, 0x00	; 0
     a8c:	b0 e0       	ldi	r27, 0x00	; 0
     a8e:	04 c0       	rjmp	.+8      	; 0xa98 <__clzsi2+0x64>
     a90:	80 e1       	ldi	r24, 0x10	; 16
     a92:	90 e0       	ldi	r25, 0x00	; 0
     a94:	a0 e0       	ldi	r26, 0x00	; 0
     a96:	b0 e0       	ldi	r27, 0x00	; 0
     a98:	20 e2       	ldi	r18, 0x20	; 32
     a9a:	30 e0       	ldi	r19, 0x00	; 0
     a9c:	40 e0       	ldi	r20, 0x00	; 0
     a9e:	50 e0       	ldi	r21, 0x00	; 0
     aa0:	28 1b       	sub	r18, r24
     aa2:	39 0b       	sbc	r19, r25
     aa4:	4a 0b       	sbc	r20, r26
     aa6:	5b 0b       	sbc	r21, r27
     aa8:	04 c0       	rjmp	.+8      	; 0xab2 <__clzsi2+0x7e>
     aaa:	16 95       	lsr	r17
     aac:	07 95       	ror	r16
     aae:	f7 94       	ror	r15
     ab0:	e7 94       	ror	r14
     ab2:	8a 95       	dec	r24
     ab4:	d2 f7       	brpl	.-12     	; 0xaaa <__clzsi2+0x76>
     ab6:	f7 01       	movw	r30, r14
     ab8:	e8 59       	subi	r30, 0x98	; 152
     aba:	ff 4f       	sbci	r31, 0xFF	; 255
     abc:	80 81       	ld	r24, Z
     abe:	28 1b       	sub	r18, r24
     ac0:	31 09       	sbc	r19, r1
     ac2:	41 09       	sbc	r20, r1
     ac4:	51 09       	sbc	r21, r1
     ac6:	c9 01       	movw	r24, r18
     ac8:	1f 91       	pop	r17
     aca:	0f 91       	pop	r16
     acc:	ff 90       	pop	r15
     ace:	ef 90       	pop	r14
     ad0:	08 95       	ret

00000ad2 <__pack_f>:
     ad2:	df 92       	push	r13
     ad4:	ef 92       	push	r14
     ad6:	ff 92       	push	r15
     ad8:	0f 93       	push	r16
     ada:	1f 93       	push	r17
     adc:	fc 01       	movw	r30, r24
     ade:	e4 80       	ldd	r14, Z+4	; 0x04
     ae0:	f5 80       	ldd	r15, Z+5	; 0x05
     ae2:	06 81       	ldd	r16, Z+6	; 0x06
     ae4:	17 81       	ldd	r17, Z+7	; 0x07
     ae6:	d1 80       	ldd	r13, Z+1	; 0x01
     ae8:	80 81       	ld	r24, Z
     aea:	82 30       	cpi	r24, 0x02	; 2
     aec:	48 f4       	brcc	.+18     	; 0xb00 <__pack_f+0x2e>
     aee:	80 e0       	ldi	r24, 0x00	; 0
     af0:	90 e0       	ldi	r25, 0x00	; 0
     af2:	a0 e1       	ldi	r26, 0x10	; 16
     af4:	b0 e0       	ldi	r27, 0x00	; 0
     af6:	e8 2a       	or	r14, r24
     af8:	f9 2a       	or	r15, r25
     afa:	0a 2b       	or	r16, r26
     afc:	1b 2b       	or	r17, r27
     afe:	a5 c0       	rjmp	.+330    	; 0xc4a <__pack_f+0x178>
     b00:	84 30       	cpi	r24, 0x04	; 4
     b02:	09 f4       	brne	.+2      	; 0xb06 <__pack_f+0x34>
     b04:	9f c0       	rjmp	.+318    	; 0xc44 <__pack_f+0x172>
     b06:	82 30       	cpi	r24, 0x02	; 2
     b08:	21 f4       	brne	.+8      	; 0xb12 <__pack_f+0x40>
     b0a:	ee 24       	eor	r14, r14
     b0c:	ff 24       	eor	r15, r15
     b0e:	87 01       	movw	r16, r14
     b10:	05 c0       	rjmp	.+10     	; 0xb1c <__pack_f+0x4a>
     b12:	e1 14       	cp	r14, r1
     b14:	f1 04       	cpc	r15, r1
     b16:	01 05       	cpc	r16, r1
     b18:	11 05       	cpc	r17, r1
     b1a:	19 f4       	brne	.+6      	; 0xb22 <__pack_f+0x50>
     b1c:	e0 e0       	ldi	r30, 0x00	; 0
     b1e:	f0 e0       	ldi	r31, 0x00	; 0
     b20:	96 c0       	rjmp	.+300    	; 0xc4e <__pack_f+0x17c>
     b22:	62 81       	ldd	r22, Z+2	; 0x02
     b24:	73 81       	ldd	r23, Z+3	; 0x03
     b26:	9f ef       	ldi	r25, 0xFF	; 255
     b28:	62 38       	cpi	r22, 0x82	; 130
     b2a:	79 07       	cpc	r23, r25
     b2c:	0c f0       	brlt	.+2      	; 0xb30 <__pack_f+0x5e>
     b2e:	5b c0       	rjmp	.+182    	; 0xbe6 <__pack_f+0x114>
     b30:	22 e8       	ldi	r18, 0x82	; 130
     b32:	3f ef       	ldi	r19, 0xFF	; 255
     b34:	26 1b       	sub	r18, r22
     b36:	37 0b       	sbc	r19, r23
     b38:	2a 31       	cpi	r18, 0x1A	; 26
     b3a:	31 05       	cpc	r19, r1
     b3c:	2c f0       	brlt	.+10     	; 0xb48 <__pack_f+0x76>
     b3e:	20 e0       	ldi	r18, 0x00	; 0
     b40:	30 e0       	ldi	r19, 0x00	; 0
     b42:	40 e0       	ldi	r20, 0x00	; 0
     b44:	50 e0       	ldi	r21, 0x00	; 0
     b46:	2a c0       	rjmp	.+84     	; 0xb9c <__pack_f+0xca>
     b48:	b8 01       	movw	r22, r16
     b4a:	a7 01       	movw	r20, r14
     b4c:	02 2e       	mov	r0, r18
     b4e:	04 c0       	rjmp	.+8      	; 0xb58 <__pack_f+0x86>
     b50:	76 95       	lsr	r23
     b52:	67 95       	ror	r22
     b54:	57 95       	ror	r21
     b56:	47 95       	ror	r20
     b58:	0a 94       	dec	r0
     b5a:	d2 f7       	brpl	.-12     	; 0xb50 <__pack_f+0x7e>
     b5c:	81 e0       	ldi	r24, 0x01	; 1
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	a0 e0       	ldi	r26, 0x00	; 0
     b62:	b0 e0       	ldi	r27, 0x00	; 0
     b64:	04 c0       	rjmp	.+8      	; 0xb6e <__pack_f+0x9c>
     b66:	88 0f       	add	r24, r24
     b68:	99 1f       	adc	r25, r25
     b6a:	aa 1f       	adc	r26, r26
     b6c:	bb 1f       	adc	r27, r27
     b6e:	2a 95       	dec	r18
     b70:	d2 f7       	brpl	.-12     	; 0xb66 <__pack_f+0x94>
     b72:	01 97       	sbiw	r24, 0x01	; 1
     b74:	a1 09       	sbc	r26, r1
     b76:	b1 09       	sbc	r27, r1
     b78:	8e 21       	and	r24, r14
     b7a:	9f 21       	and	r25, r15
     b7c:	a0 23       	and	r26, r16
     b7e:	b1 23       	and	r27, r17
     b80:	00 97       	sbiw	r24, 0x00	; 0
     b82:	a1 05       	cpc	r26, r1
     b84:	b1 05       	cpc	r27, r1
     b86:	21 f0       	breq	.+8      	; 0xb90 <__pack_f+0xbe>
     b88:	81 e0       	ldi	r24, 0x01	; 1
     b8a:	90 e0       	ldi	r25, 0x00	; 0
     b8c:	a0 e0       	ldi	r26, 0x00	; 0
     b8e:	b0 e0       	ldi	r27, 0x00	; 0
     b90:	9a 01       	movw	r18, r20
     b92:	ab 01       	movw	r20, r22
     b94:	28 2b       	or	r18, r24
     b96:	39 2b       	or	r19, r25
     b98:	4a 2b       	or	r20, r26
     b9a:	5b 2b       	or	r21, r27
     b9c:	da 01       	movw	r26, r20
     b9e:	c9 01       	movw	r24, r18
     ba0:	8f 77       	andi	r24, 0x7F	; 127
     ba2:	90 70       	andi	r25, 0x00	; 0
     ba4:	a0 70       	andi	r26, 0x00	; 0
     ba6:	b0 70       	andi	r27, 0x00	; 0
     ba8:	80 34       	cpi	r24, 0x40	; 64
     baa:	91 05       	cpc	r25, r1
     bac:	a1 05       	cpc	r26, r1
     bae:	b1 05       	cpc	r27, r1
     bb0:	39 f4       	brne	.+14     	; 0xbc0 <__pack_f+0xee>
     bb2:	27 ff       	sbrs	r18, 7
     bb4:	09 c0       	rjmp	.+18     	; 0xbc8 <__pack_f+0xf6>
     bb6:	20 5c       	subi	r18, 0xC0	; 192
     bb8:	3f 4f       	sbci	r19, 0xFF	; 255
     bba:	4f 4f       	sbci	r20, 0xFF	; 255
     bbc:	5f 4f       	sbci	r21, 0xFF	; 255
     bbe:	04 c0       	rjmp	.+8      	; 0xbc8 <__pack_f+0xf6>
     bc0:	21 5c       	subi	r18, 0xC1	; 193
     bc2:	3f 4f       	sbci	r19, 0xFF	; 255
     bc4:	4f 4f       	sbci	r20, 0xFF	; 255
     bc6:	5f 4f       	sbci	r21, 0xFF	; 255
     bc8:	e0 e0       	ldi	r30, 0x00	; 0
     bca:	f0 e0       	ldi	r31, 0x00	; 0
     bcc:	20 30       	cpi	r18, 0x00	; 0
     bce:	a0 e0       	ldi	r26, 0x00	; 0
     bd0:	3a 07       	cpc	r19, r26
     bd2:	a0 e0       	ldi	r26, 0x00	; 0
     bd4:	4a 07       	cpc	r20, r26
     bd6:	a0 e4       	ldi	r26, 0x40	; 64
     bd8:	5a 07       	cpc	r21, r26
     bda:	10 f0       	brcs	.+4      	; 0xbe0 <__pack_f+0x10e>
     bdc:	e1 e0       	ldi	r30, 0x01	; 1
     bde:	f0 e0       	ldi	r31, 0x00	; 0
     be0:	79 01       	movw	r14, r18
     be2:	8a 01       	movw	r16, r20
     be4:	27 c0       	rjmp	.+78     	; 0xc34 <__pack_f+0x162>
     be6:	60 38       	cpi	r22, 0x80	; 128
     be8:	71 05       	cpc	r23, r1
     bea:	64 f5       	brge	.+88     	; 0xc44 <__pack_f+0x172>
     bec:	fb 01       	movw	r30, r22
     bee:	e1 58       	subi	r30, 0x81	; 129
     bf0:	ff 4f       	sbci	r31, 0xFF	; 255
     bf2:	d8 01       	movw	r26, r16
     bf4:	c7 01       	movw	r24, r14
     bf6:	8f 77       	andi	r24, 0x7F	; 127
     bf8:	90 70       	andi	r25, 0x00	; 0
     bfa:	a0 70       	andi	r26, 0x00	; 0
     bfc:	b0 70       	andi	r27, 0x00	; 0
     bfe:	80 34       	cpi	r24, 0x40	; 64
     c00:	91 05       	cpc	r25, r1
     c02:	a1 05       	cpc	r26, r1
     c04:	b1 05       	cpc	r27, r1
     c06:	39 f4       	brne	.+14     	; 0xc16 <__pack_f+0x144>
     c08:	e7 fe       	sbrs	r14, 7
     c0a:	0d c0       	rjmp	.+26     	; 0xc26 <__pack_f+0x154>
     c0c:	80 e4       	ldi	r24, 0x40	; 64
     c0e:	90 e0       	ldi	r25, 0x00	; 0
     c10:	a0 e0       	ldi	r26, 0x00	; 0
     c12:	b0 e0       	ldi	r27, 0x00	; 0
     c14:	04 c0       	rjmp	.+8      	; 0xc1e <__pack_f+0x14c>
     c16:	8f e3       	ldi	r24, 0x3F	; 63
     c18:	90 e0       	ldi	r25, 0x00	; 0
     c1a:	a0 e0       	ldi	r26, 0x00	; 0
     c1c:	b0 e0       	ldi	r27, 0x00	; 0
     c1e:	e8 0e       	add	r14, r24
     c20:	f9 1e       	adc	r15, r25
     c22:	0a 1f       	adc	r16, r26
     c24:	1b 1f       	adc	r17, r27
     c26:	17 ff       	sbrs	r17, 7
     c28:	05 c0       	rjmp	.+10     	; 0xc34 <__pack_f+0x162>
     c2a:	16 95       	lsr	r17
     c2c:	07 95       	ror	r16
     c2e:	f7 94       	ror	r15
     c30:	e7 94       	ror	r14
     c32:	31 96       	adiw	r30, 0x01	; 1
     c34:	87 e0       	ldi	r24, 0x07	; 7
     c36:	16 95       	lsr	r17
     c38:	07 95       	ror	r16
     c3a:	f7 94       	ror	r15
     c3c:	e7 94       	ror	r14
     c3e:	8a 95       	dec	r24
     c40:	d1 f7       	brne	.-12     	; 0xc36 <__pack_f+0x164>
     c42:	05 c0       	rjmp	.+10     	; 0xc4e <__pack_f+0x17c>
     c44:	ee 24       	eor	r14, r14
     c46:	ff 24       	eor	r15, r15
     c48:	87 01       	movw	r16, r14
     c4a:	ef ef       	ldi	r30, 0xFF	; 255
     c4c:	f0 e0       	ldi	r31, 0x00	; 0
     c4e:	6e 2f       	mov	r22, r30
     c50:	67 95       	ror	r22
     c52:	66 27       	eor	r22, r22
     c54:	67 95       	ror	r22
     c56:	90 2f       	mov	r25, r16
     c58:	9f 77       	andi	r25, 0x7F	; 127
     c5a:	d7 94       	ror	r13
     c5c:	dd 24       	eor	r13, r13
     c5e:	d7 94       	ror	r13
     c60:	8e 2f       	mov	r24, r30
     c62:	86 95       	lsr	r24
     c64:	49 2f       	mov	r20, r25
     c66:	46 2b       	or	r20, r22
     c68:	58 2f       	mov	r21, r24
     c6a:	5d 29       	or	r21, r13
     c6c:	b7 01       	movw	r22, r14
     c6e:	ca 01       	movw	r24, r20
     c70:	1f 91       	pop	r17
     c72:	0f 91       	pop	r16
     c74:	ff 90       	pop	r15
     c76:	ef 90       	pop	r14
     c78:	df 90       	pop	r13
     c7a:	08 95       	ret

00000c7c <__unpack_f>:
     c7c:	fc 01       	movw	r30, r24
     c7e:	db 01       	movw	r26, r22
     c80:	40 81       	ld	r20, Z
     c82:	51 81       	ldd	r21, Z+1	; 0x01
     c84:	22 81       	ldd	r18, Z+2	; 0x02
     c86:	62 2f       	mov	r22, r18
     c88:	6f 77       	andi	r22, 0x7F	; 127
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	22 1f       	adc	r18, r18
     c8e:	22 27       	eor	r18, r18
     c90:	22 1f       	adc	r18, r18
     c92:	93 81       	ldd	r25, Z+3	; 0x03
     c94:	89 2f       	mov	r24, r25
     c96:	88 0f       	add	r24, r24
     c98:	82 2b       	or	r24, r18
     c9a:	28 2f       	mov	r18, r24
     c9c:	30 e0       	ldi	r19, 0x00	; 0
     c9e:	99 1f       	adc	r25, r25
     ca0:	99 27       	eor	r25, r25
     ca2:	99 1f       	adc	r25, r25
     ca4:	11 96       	adiw	r26, 0x01	; 1
     ca6:	9c 93       	st	X, r25
     ca8:	11 97       	sbiw	r26, 0x01	; 1
     caa:	21 15       	cp	r18, r1
     cac:	31 05       	cpc	r19, r1
     cae:	a9 f5       	brne	.+106    	; 0xd1a <__unpack_f+0x9e>
     cb0:	41 15       	cp	r20, r1
     cb2:	51 05       	cpc	r21, r1
     cb4:	61 05       	cpc	r22, r1
     cb6:	71 05       	cpc	r23, r1
     cb8:	11 f4       	brne	.+4      	; 0xcbe <__unpack_f+0x42>
     cba:	82 e0       	ldi	r24, 0x02	; 2
     cbc:	37 c0       	rjmp	.+110    	; 0xd2c <__unpack_f+0xb0>
     cbe:	82 e8       	ldi	r24, 0x82	; 130
     cc0:	9f ef       	ldi	r25, 0xFF	; 255
     cc2:	13 96       	adiw	r26, 0x03	; 3
     cc4:	9c 93       	st	X, r25
     cc6:	8e 93       	st	-X, r24
     cc8:	12 97       	sbiw	r26, 0x02	; 2
     cca:	9a 01       	movw	r18, r20
     ccc:	ab 01       	movw	r20, r22
     cce:	67 e0       	ldi	r22, 0x07	; 7
     cd0:	22 0f       	add	r18, r18
     cd2:	33 1f       	adc	r19, r19
     cd4:	44 1f       	adc	r20, r20
     cd6:	55 1f       	adc	r21, r21
     cd8:	6a 95       	dec	r22
     cda:	d1 f7       	brne	.-12     	; 0xcd0 <__unpack_f+0x54>
     cdc:	83 e0       	ldi	r24, 0x03	; 3
     cde:	8c 93       	st	X, r24
     ce0:	0d c0       	rjmp	.+26     	; 0xcfc <__unpack_f+0x80>
     ce2:	22 0f       	add	r18, r18
     ce4:	33 1f       	adc	r19, r19
     ce6:	44 1f       	adc	r20, r20
     ce8:	55 1f       	adc	r21, r21
     cea:	12 96       	adiw	r26, 0x02	; 2
     cec:	8d 91       	ld	r24, X+
     cee:	9c 91       	ld	r25, X
     cf0:	13 97       	sbiw	r26, 0x03	; 3
     cf2:	01 97       	sbiw	r24, 0x01	; 1
     cf4:	13 96       	adiw	r26, 0x03	; 3
     cf6:	9c 93       	st	X, r25
     cf8:	8e 93       	st	-X, r24
     cfa:	12 97       	sbiw	r26, 0x02	; 2
     cfc:	20 30       	cpi	r18, 0x00	; 0
     cfe:	80 e0       	ldi	r24, 0x00	; 0
     d00:	38 07       	cpc	r19, r24
     d02:	80 e0       	ldi	r24, 0x00	; 0
     d04:	48 07       	cpc	r20, r24
     d06:	80 e4       	ldi	r24, 0x40	; 64
     d08:	58 07       	cpc	r21, r24
     d0a:	58 f3       	brcs	.-42     	; 0xce2 <__unpack_f+0x66>
     d0c:	14 96       	adiw	r26, 0x04	; 4
     d0e:	2d 93       	st	X+, r18
     d10:	3d 93       	st	X+, r19
     d12:	4d 93       	st	X+, r20
     d14:	5c 93       	st	X, r21
     d16:	17 97       	sbiw	r26, 0x07	; 7
     d18:	08 95       	ret
     d1a:	2f 3f       	cpi	r18, 0xFF	; 255
     d1c:	31 05       	cpc	r19, r1
     d1e:	79 f4       	brne	.+30     	; 0xd3e <__unpack_f+0xc2>
     d20:	41 15       	cp	r20, r1
     d22:	51 05       	cpc	r21, r1
     d24:	61 05       	cpc	r22, r1
     d26:	71 05       	cpc	r23, r1
     d28:	19 f4       	brne	.+6      	; 0xd30 <__unpack_f+0xb4>
     d2a:	84 e0       	ldi	r24, 0x04	; 4
     d2c:	8c 93       	st	X, r24
     d2e:	08 95       	ret
     d30:	64 ff       	sbrs	r22, 4
     d32:	03 c0       	rjmp	.+6      	; 0xd3a <__unpack_f+0xbe>
     d34:	81 e0       	ldi	r24, 0x01	; 1
     d36:	8c 93       	st	X, r24
     d38:	12 c0       	rjmp	.+36     	; 0xd5e <__unpack_f+0xe2>
     d3a:	1c 92       	st	X, r1
     d3c:	10 c0       	rjmp	.+32     	; 0xd5e <__unpack_f+0xe2>
     d3e:	2f 57       	subi	r18, 0x7F	; 127
     d40:	30 40       	sbci	r19, 0x00	; 0
     d42:	13 96       	adiw	r26, 0x03	; 3
     d44:	3c 93       	st	X, r19
     d46:	2e 93       	st	-X, r18
     d48:	12 97       	sbiw	r26, 0x02	; 2
     d4a:	83 e0       	ldi	r24, 0x03	; 3
     d4c:	8c 93       	st	X, r24
     d4e:	87 e0       	ldi	r24, 0x07	; 7
     d50:	44 0f       	add	r20, r20
     d52:	55 1f       	adc	r21, r21
     d54:	66 1f       	adc	r22, r22
     d56:	77 1f       	adc	r23, r23
     d58:	8a 95       	dec	r24
     d5a:	d1 f7       	brne	.-12     	; 0xd50 <__unpack_f+0xd4>
     d5c:	70 64       	ori	r23, 0x40	; 64
     d5e:	14 96       	adiw	r26, 0x04	; 4
     d60:	4d 93       	st	X+, r20
     d62:	5d 93       	st	X+, r21
     d64:	6d 93       	st	X+, r22
     d66:	7c 93       	st	X, r23
     d68:	17 97       	sbiw	r26, 0x07	; 7
     d6a:	08 95       	ret

00000d6c <__fpcmp_parts_f>:
     d6c:	1f 93       	push	r17
     d6e:	dc 01       	movw	r26, r24
     d70:	fb 01       	movw	r30, r22
     d72:	9c 91       	ld	r25, X
     d74:	92 30       	cpi	r25, 0x02	; 2
     d76:	08 f4       	brcc	.+2      	; 0xd7a <__fpcmp_parts_f+0xe>
     d78:	47 c0       	rjmp	.+142    	; 0xe08 <__fpcmp_parts_f+0x9c>
     d7a:	80 81       	ld	r24, Z
     d7c:	82 30       	cpi	r24, 0x02	; 2
     d7e:	08 f4       	brcc	.+2      	; 0xd82 <__fpcmp_parts_f+0x16>
     d80:	43 c0       	rjmp	.+134    	; 0xe08 <__fpcmp_parts_f+0x9c>
     d82:	94 30       	cpi	r25, 0x04	; 4
     d84:	51 f4       	brne	.+20     	; 0xd9a <__fpcmp_parts_f+0x2e>
     d86:	11 96       	adiw	r26, 0x01	; 1
     d88:	1c 91       	ld	r17, X
     d8a:	84 30       	cpi	r24, 0x04	; 4
     d8c:	99 f5       	brne	.+102    	; 0xdf4 <__fpcmp_parts_f+0x88>
     d8e:	81 81       	ldd	r24, Z+1	; 0x01
     d90:	68 2f       	mov	r22, r24
     d92:	70 e0       	ldi	r23, 0x00	; 0
     d94:	61 1b       	sub	r22, r17
     d96:	71 09       	sbc	r23, r1
     d98:	3f c0       	rjmp	.+126    	; 0xe18 <__fpcmp_parts_f+0xac>
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	21 f0       	breq	.+8      	; 0xda6 <__fpcmp_parts_f+0x3a>
     d9e:	92 30       	cpi	r25, 0x02	; 2
     da0:	31 f4       	brne	.+12     	; 0xdae <__fpcmp_parts_f+0x42>
     da2:	82 30       	cpi	r24, 0x02	; 2
     da4:	b9 f1       	breq	.+110    	; 0xe14 <__fpcmp_parts_f+0xa8>
     da6:	81 81       	ldd	r24, Z+1	; 0x01
     da8:	88 23       	and	r24, r24
     daa:	89 f1       	breq	.+98     	; 0xe0e <__fpcmp_parts_f+0xa2>
     dac:	2d c0       	rjmp	.+90     	; 0xe08 <__fpcmp_parts_f+0x9c>
     dae:	11 96       	adiw	r26, 0x01	; 1
     db0:	1c 91       	ld	r17, X
     db2:	11 97       	sbiw	r26, 0x01	; 1
     db4:	82 30       	cpi	r24, 0x02	; 2
     db6:	f1 f0       	breq	.+60     	; 0xdf4 <__fpcmp_parts_f+0x88>
     db8:	81 81       	ldd	r24, Z+1	; 0x01
     dba:	18 17       	cp	r17, r24
     dbc:	d9 f4       	brne	.+54     	; 0xdf4 <__fpcmp_parts_f+0x88>
     dbe:	12 96       	adiw	r26, 0x02	; 2
     dc0:	2d 91       	ld	r18, X+
     dc2:	3c 91       	ld	r19, X
     dc4:	13 97       	sbiw	r26, 0x03	; 3
     dc6:	82 81       	ldd	r24, Z+2	; 0x02
     dc8:	93 81       	ldd	r25, Z+3	; 0x03
     dca:	82 17       	cp	r24, r18
     dcc:	93 07       	cpc	r25, r19
     dce:	94 f0       	brlt	.+36     	; 0xdf4 <__fpcmp_parts_f+0x88>
     dd0:	28 17       	cp	r18, r24
     dd2:	39 07       	cpc	r19, r25
     dd4:	bc f0       	brlt	.+46     	; 0xe04 <__fpcmp_parts_f+0x98>
     dd6:	14 96       	adiw	r26, 0x04	; 4
     dd8:	8d 91       	ld	r24, X+
     dda:	9d 91       	ld	r25, X+
     ddc:	0d 90       	ld	r0, X+
     dde:	bc 91       	ld	r27, X
     de0:	a0 2d       	mov	r26, r0
     de2:	24 81       	ldd	r18, Z+4	; 0x04
     de4:	35 81       	ldd	r19, Z+5	; 0x05
     de6:	46 81       	ldd	r20, Z+6	; 0x06
     de8:	57 81       	ldd	r21, Z+7	; 0x07
     dea:	28 17       	cp	r18, r24
     dec:	39 07       	cpc	r19, r25
     dee:	4a 07       	cpc	r20, r26
     df0:	5b 07       	cpc	r21, r27
     df2:	18 f4       	brcc	.+6      	; 0xdfa <__fpcmp_parts_f+0x8e>
     df4:	11 23       	and	r17, r17
     df6:	41 f0       	breq	.+16     	; 0xe08 <__fpcmp_parts_f+0x9c>
     df8:	0a c0       	rjmp	.+20     	; 0xe0e <__fpcmp_parts_f+0xa2>
     dfa:	82 17       	cp	r24, r18
     dfc:	93 07       	cpc	r25, r19
     dfe:	a4 07       	cpc	r26, r20
     e00:	b5 07       	cpc	r27, r21
     e02:	40 f4       	brcc	.+16     	; 0xe14 <__fpcmp_parts_f+0xa8>
     e04:	11 23       	and	r17, r17
     e06:	19 f0       	breq	.+6      	; 0xe0e <__fpcmp_parts_f+0xa2>
     e08:	61 e0       	ldi	r22, 0x01	; 1
     e0a:	70 e0       	ldi	r23, 0x00	; 0
     e0c:	05 c0       	rjmp	.+10     	; 0xe18 <__fpcmp_parts_f+0xac>
     e0e:	6f ef       	ldi	r22, 0xFF	; 255
     e10:	7f ef       	ldi	r23, 0xFF	; 255
     e12:	02 c0       	rjmp	.+4      	; 0xe18 <__fpcmp_parts_f+0xac>
     e14:	60 e0       	ldi	r22, 0x00	; 0
     e16:	70 e0       	ldi	r23, 0x00	; 0
     e18:	cb 01       	movw	r24, r22
     e1a:	1f 91       	pop	r17
     e1c:	08 95       	ret

00000e1e <ADC_Init>:
#include"DDIO.h" // This header file includes the appropriate IO definitions for the device that has been specified by the -MCU= compiler command-line switch.
#include"DADC.h" // This header file includes the appropriate definitions and functions used to initialize the ADC with a pre-specified configurations and to get the data back from the ADC after conversion


void ADC_Init(ADC_CONFIG Config) // This Function used to configure settings of ADC: Reference voltage, Adjustment (Left, Right), Channel (Single: 0, 1...7, Differential), Prescaler (2, 4, 8...128). It takes a structure object of the data type defined as ADC_CONFIG which has 4 variables to be specified (Ref, Adjustment, Channel, Prescaler)
{
     e1e:	df 93       	push	r29
     e20:	cf 93       	push	r28
     e22:	cd b7       	in	r28, 0x3d	; 61
     e24:	de b7       	in	r29, 0x3e	; 62
     e26:	2c 97       	sbiw	r28, 0x0c	; 12
     e28:	0f b6       	in	r0, 0x3f	; 63
     e2a:	f8 94       	cli
     e2c:	de bf       	out	0x3e, r29	; 62
     e2e:	0f be       	out	0x3f, r0	; 63
     e30:	cd bf       	out	0x3d, r28	; 61
     e32:	69 83       	std	Y+1, r22	; 0x01
     e34:	7a 83       	std	Y+2, r23	; 0x02
     e36:	8b 83       	std	Y+3, r24	; 0x03
     e38:	9c 83       	std	Y+4, r25	; 0x04

// Switching on REF (use AREF, AVCC, Internal 2.56V)
	switch(Config.Ref)
     e3a:	89 81       	ldd	r24, Y+1	; 0x01
     e3c:	28 2f       	mov	r18, r24
     e3e:	30 e0       	ldi	r19, 0x00	; 0
     e40:	3c 87       	std	Y+12, r19	; 0x0c
     e42:	2b 87       	std	Y+11, r18	; 0x0b
     e44:	8b 85       	ldd	r24, Y+11	; 0x0b
     e46:	9c 85       	ldd	r25, Y+12	; 0x0c
     e48:	81 30       	cpi	r24, 0x01	; 1
     e4a:	91 05       	cpc	r25, r1
     e4c:	c1 f0       	breq	.+48     	; 0xe7e <ADC_Init+0x60>
     e4e:	2b 85       	ldd	r18, Y+11	; 0x0b
     e50:	3c 85       	ldd	r19, Y+12	; 0x0c
     e52:	22 30       	cpi	r18, 0x02	; 2
     e54:	31 05       	cpc	r19, r1
     e56:	11 f1       	breq	.+68     	; 0xe9c <ADC_Init+0x7e>
     e58:	8b 85       	ldd	r24, Y+11	; 0x0b
     e5a:	9c 85       	ldd	r25, Y+12	; 0x0c
     e5c:	00 97       	sbiw	r24, 0x00	; 0
     e5e:	61 f5       	brne	.+88     	; 0xeb8 <ADC_Init+0x9a>
	{
	// REFS1 | REFS0 	0 | 0           // VREF = Input Voltage on AREF pin
	case (REF_AREF):
	CLR_BIT(ADMUX, REFS1);
     e60:	a7 e2       	ldi	r26, 0x27	; 39
     e62:	b0 e0       	ldi	r27, 0x00	; 0
     e64:	e7 e2       	ldi	r30, 0x27	; 39
     e66:	f0 e0       	ldi	r31, 0x00	; 0
     e68:	80 81       	ld	r24, Z
     e6a:	8f 77       	andi	r24, 0x7F	; 127
     e6c:	8c 93       	st	X, r24
	CLR_BIT(ADMUX, REFS0);
     e6e:	a7 e2       	ldi	r26, 0x27	; 39
     e70:	b0 e0       	ldi	r27, 0x00	; 0
     e72:	e7 e2       	ldi	r30, 0x27	; 39
     e74:	f0 e0       	ldi	r31, 0x00	; 0
     e76:	80 81       	ld	r24, Z
     e78:	8f 7b       	andi	r24, 0xBF	; 191
     e7a:	8c 93       	st	X, r24
     e7c:	1d c0       	rjmp	.+58     	; 0xeb8 <ADC_Init+0x9a>
	break;

	// REFS1 | REFS0 	0 | 1           // VREF = Input Voltage on AVCC pin + cap. on AFER
	case (REF_AVCC):
	CLR_BIT(ADMUX, REFS1);
     e7e:	a7 e2       	ldi	r26, 0x27	; 39
     e80:	b0 e0       	ldi	r27, 0x00	; 0
     e82:	e7 e2       	ldi	r30, 0x27	; 39
     e84:	f0 e0       	ldi	r31, 0x00	; 0
     e86:	80 81       	ld	r24, Z
     e88:	8f 77       	andi	r24, 0x7F	; 127
     e8a:	8c 93       	st	X, r24
	SET_BIT(ADMUX, REFS0);
     e8c:	a7 e2       	ldi	r26, 0x27	; 39
     e8e:	b0 e0       	ldi	r27, 0x00	; 0
     e90:	e7 e2       	ldi	r30, 0x27	; 39
     e92:	f0 e0       	ldi	r31, 0x00	; 0
     e94:	80 81       	ld	r24, Z
     e96:	80 64       	ori	r24, 0x40	; 64
     e98:	8c 93       	st	X, r24
     e9a:	0e c0       	rjmp	.+28     	; 0xeb8 <ADC_Init+0x9a>
	break;

	// REFS1 | REFS0 	1 | 1           // VREF = Internal 2.56V + cap. on AFER
	case (REF_INTERNAL):
	SET_BIT(ADMUX, REFS1);
     e9c:	a7 e2       	ldi	r26, 0x27	; 39
     e9e:	b0 e0       	ldi	r27, 0x00	; 0
     ea0:	e7 e2       	ldi	r30, 0x27	; 39
     ea2:	f0 e0       	ldi	r31, 0x00	; 0
     ea4:	80 81       	ld	r24, Z
     ea6:	80 68       	ori	r24, 0x80	; 128
     ea8:	8c 93       	st	X, r24
	SET_BIT(ADMUX, REFS0);
     eaa:	a7 e2       	ldi	r26, 0x27	; 39
     eac:	b0 e0       	ldi	r27, 0x00	; 0
     eae:	e7 e2       	ldi	r30, 0x27	; 39
     eb0:	f0 e0       	ldi	r31, 0x00	; 0
     eb2:	80 81       	ld	r24, Z
     eb4:	80 64       	ori	r24, 0x40	; 64
     eb6:	8c 93       	st	X, r24
	break;
	}

// Switching on ADJUSTMENT (Left or Right)
	switch(Config.Adjustment)
     eb8:	8a 81       	ldd	r24, Y+2	; 0x02
     eba:	28 2f       	mov	r18, r24
     ebc:	30 e0       	ldi	r19, 0x00	; 0
     ebe:	3a 87       	std	Y+10, r19	; 0x0a
     ec0:	29 87       	std	Y+9, r18	; 0x09
     ec2:	89 85       	ldd	r24, Y+9	; 0x09
     ec4:	9a 85       	ldd	r25, Y+10	; 0x0a
     ec6:	00 97       	sbiw	r24, 0x00	; 0
     ec8:	69 f0       	breq	.+26     	; 0xee4 <ADC_Init+0xc6>
     eca:	29 85       	ldd	r18, Y+9	; 0x09
     ecc:	3a 85       	ldd	r19, Y+10	; 0x0a
     ece:	21 30       	cpi	r18, 0x01	; 1
     ed0:	31 05       	cpc	r19, r1
     ed2:	79 f4       	brne	.+30     	; 0xef2 <ADC_Init+0xd4>
	{
	// Left: Arrange data in this option as: [ADCH(8)] [ADCL(2) 00 0000]
	case (ADJUSTMENT_LEFT):
	SET_BIT(ADMUX, ADLAR);
     ed4:	a7 e2       	ldi	r26, 0x27	; 39
     ed6:	b0 e0       	ldi	r27, 0x00	; 0
     ed8:	e7 e2       	ldi	r30, 0x27	; 39
     eda:	f0 e0       	ldi	r31, 0x00	; 0
     edc:	80 81       	ld	r24, Z
     ede:	80 62       	ori	r24, 0x20	; 32
     ee0:	8c 93       	st	X, r24
     ee2:	07 c0       	rjmp	.+14     	; 0xef2 <ADC_Init+0xd4>
	break;

	// Right: Arrange data in this option as: [ADCH(2) 00 0000] [ADCL(8)]
	case (ADJUSTMENT_RIGHT):
	CLR_BIT(ADMUX, ADLAR);
     ee4:	a7 e2       	ldi	r26, 0x27	; 39
     ee6:	b0 e0       	ldi	r27, 0x00	; 0
     ee8:	e7 e2       	ldi	r30, 0x27	; 39
     eea:	f0 e0       	ldi	r31, 0x00	; 0
     eec:	80 81       	ld	r24, Z
     eee:	8f 7d       	andi	r24, 0xDF	; 223
     ef0:	8c 93       	st	X, r24
	break;
	}

// Switching on CHANNEL (Single Conversion: ADC0, ADC1...ADC7, Differential: )

		switch(Config.Channel)
     ef2:	8b 81       	ldd	r24, Y+3	; 0x03
     ef4:	28 2f       	mov	r18, r24
     ef6:	30 e0       	ldi	r19, 0x00	; 0
     ef8:	38 87       	std	Y+8, r19	; 0x08
     efa:	2f 83       	std	Y+7, r18	; 0x07
     efc:	8f 81       	ldd	r24, Y+7	; 0x07
     efe:	98 85       	ldd	r25, Y+8	; 0x08
     f00:	8e 30       	cpi	r24, 0x0E	; 14
     f02:	91 05       	cpc	r25, r1
     f04:	09 f4       	brne	.+2      	; 0xf08 <ADC_Init+0xea>
     f06:	ad c2       	rjmp	.+1370   	; 0x1462 <ADC_Init+0x644>
     f08:	2f 81       	ldd	r18, Y+7	; 0x07
     f0a:	38 85       	ldd	r19, Y+8	; 0x08
     f0c:	2f 30       	cpi	r18, 0x0F	; 15
     f0e:	31 05       	cpc	r19, r1
     f10:	0c f0       	brlt	.+2      	; 0xf14 <ADC_Init+0xf6>
     f12:	54 c0       	rjmp	.+168    	; 0xfbc <ADC_Init+0x19e>
     f14:	8f 81       	ldd	r24, Y+7	; 0x07
     f16:	98 85       	ldd	r25, Y+8	; 0x08
     f18:	86 30       	cpi	r24, 0x06	; 6
     f1a:	91 05       	cpc	r25, r1
     f1c:	09 f4       	brne	.+2      	; 0xf20 <ADC_Init+0x102>
     f1e:	81 c1       	rjmp	.+770    	; 0x1222 <ADC_Init+0x404>
     f20:	2f 81       	ldd	r18, Y+7	; 0x07
     f22:	38 85       	ldd	r19, Y+8	; 0x08
     f24:	27 30       	cpi	r18, 0x07	; 7
     f26:	31 05       	cpc	r19, r1
     f28:	24 f5       	brge	.+72     	; 0xf72 <ADC_Init+0x154>
     f2a:	8f 81       	ldd	r24, Y+7	; 0x07
     f2c:	98 85       	ldd	r25, Y+8	; 0x08
     f2e:	82 30       	cpi	r24, 0x02	; 2
     f30:	91 05       	cpc	r25, r1
     f32:	09 f4       	brne	.+2      	; 0xf36 <ADC_Init+0x118>
     f34:	e6 c0       	rjmp	.+460    	; 0x1102 <ADC_Init+0x2e4>
     f36:	2f 81       	ldd	r18, Y+7	; 0x07
     f38:	38 85       	ldd	r19, Y+8	; 0x08
     f3a:	23 30       	cpi	r18, 0x03	; 3
     f3c:	31 05       	cpc	r19, r1
     f3e:	64 f4       	brge	.+24     	; 0xf58 <ADC_Init+0x13a>
     f40:	8f 81       	ldd	r24, Y+7	; 0x07
     f42:	98 85       	ldd	r25, Y+8	; 0x08
     f44:	00 97       	sbiw	r24, 0x00	; 0
     f46:	09 f4       	brne	.+2      	; 0xf4a <ADC_Init+0x12c>
     f48:	94 c0       	rjmp	.+296    	; 0x1072 <ADC_Init+0x254>
     f4a:	2f 81       	ldd	r18, Y+7	; 0x07
     f4c:	38 85       	ldd	r19, Y+8	; 0x08
     f4e:	21 30       	cpi	r18, 0x01	; 1
     f50:	31 05       	cpc	r19, r1
     f52:	09 f4       	brne	.+2      	; 0xf56 <ADC_Init+0x138>
     f54:	b2 c0       	rjmp	.+356    	; 0x10ba <ADC_Init+0x29c>
     f56:	c4 c4       	rjmp	.+2440   	; 0x18e0 <ADC_Init+0xac2>
     f58:	8f 81       	ldd	r24, Y+7	; 0x07
     f5a:	98 85       	ldd	r25, Y+8	; 0x08
     f5c:	84 30       	cpi	r24, 0x04	; 4
     f5e:	91 05       	cpc	r25, r1
     f60:	09 f4       	brne	.+2      	; 0xf64 <ADC_Init+0x146>
     f62:	17 c1       	rjmp	.+558    	; 0x1192 <ADC_Init+0x374>
     f64:	2f 81       	ldd	r18, Y+7	; 0x07
     f66:	38 85       	ldd	r19, Y+8	; 0x08
     f68:	25 30       	cpi	r18, 0x05	; 5
     f6a:	31 05       	cpc	r19, r1
     f6c:	0c f0       	brlt	.+2      	; 0xf70 <ADC_Init+0x152>
     f6e:	35 c1       	rjmp	.+618    	; 0x11da <ADC_Init+0x3bc>
     f70:	ec c0       	rjmp	.+472    	; 0x114a <ADC_Init+0x32c>
     f72:	8f 81       	ldd	r24, Y+7	; 0x07
     f74:	98 85       	ldd	r25, Y+8	; 0x08
     f76:	8a 30       	cpi	r24, 0x0A	; 10
     f78:	91 05       	cpc	r25, r1
     f7a:	09 f4       	brne	.+2      	; 0xf7e <ADC_Init+0x160>
     f7c:	e2 c1       	rjmp	.+964    	; 0x1342 <ADC_Init+0x524>
     f7e:	2f 81       	ldd	r18, Y+7	; 0x07
     f80:	38 85       	ldd	r19, Y+8	; 0x08
     f82:	2b 30       	cpi	r18, 0x0B	; 11
     f84:	31 05       	cpc	r19, r1
     f86:	6c f4       	brge	.+26     	; 0xfa2 <ADC_Init+0x184>
     f88:	8f 81       	ldd	r24, Y+7	; 0x07
     f8a:	98 85       	ldd	r25, Y+8	; 0x08
     f8c:	88 30       	cpi	r24, 0x08	; 8
     f8e:	91 05       	cpc	r25, r1
     f90:	09 f4       	brne	.+2      	; 0xf94 <ADC_Init+0x176>
     f92:	8f c1       	rjmp	.+798    	; 0x12b2 <ADC_Init+0x494>
     f94:	2f 81       	ldd	r18, Y+7	; 0x07
     f96:	38 85       	ldd	r19, Y+8	; 0x08
     f98:	29 30       	cpi	r18, 0x09	; 9
     f9a:	31 05       	cpc	r19, r1
     f9c:	0c f0       	brlt	.+2      	; 0xfa0 <ADC_Init+0x182>
     f9e:	ad c1       	rjmp	.+858    	; 0x12fa <ADC_Init+0x4dc>
     fa0:	64 c1       	rjmp	.+712    	; 0x126a <ADC_Init+0x44c>
     fa2:	8f 81       	ldd	r24, Y+7	; 0x07
     fa4:	98 85       	ldd	r25, Y+8	; 0x08
     fa6:	8c 30       	cpi	r24, 0x0C	; 12
     fa8:	91 05       	cpc	r25, r1
     faa:	09 f4       	brne	.+2      	; 0xfae <ADC_Init+0x190>
     fac:	12 c2       	rjmp	.+1060   	; 0x13d2 <ADC_Init+0x5b4>
     fae:	2f 81       	ldd	r18, Y+7	; 0x07
     fb0:	38 85       	ldd	r19, Y+8	; 0x08
     fb2:	2d 30       	cpi	r18, 0x0D	; 13
     fb4:	31 05       	cpc	r19, r1
     fb6:	0c f0       	brlt	.+2      	; 0xfba <ADC_Init+0x19c>
     fb8:	30 c2       	rjmp	.+1120   	; 0x141a <ADC_Init+0x5fc>
     fba:	e7 c1       	rjmp	.+974    	; 0x138a <ADC_Init+0x56c>
     fbc:	8f 81       	ldd	r24, Y+7	; 0x07
     fbe:	98 85       	ldd	r25, Y+8	; 0x08
     fc0:	86 31       	cpi	r24, 0x16	; 22
     fc2:	91 05       	cpc	r25, r1
     fc4:	09 f4       	brne	.+2      	; 0xfc8 <ADC_Init+0x1aa>
     fc6:	6d c3       	rjmp	.+1754   	; 0x16a2 <ADC_Init+0x884>
     fc8:	2f 81       	ldd	r18, Y+7	; 0x07
     fca:	38 85       	ldd	r19, Y+8	; 0x08
     fcc:	27 31       	cpi	r18, 0x17	; 23
     fce:	31 05       	cpc	r19, r1
     fd0:	2c f5       	brge	.+74     	; 0x101c <ADC_Init+0x1fe>
     fd2:	8f 81       	ldd	r24, Y+7	; 0x07
     fd4:	98 85       	ldd	r25, Y+8	; 0x08
     fd6:	82 31       	cpi	r24, 0x12	; 18
     fd8:	91 05       	cpc	r25, r1
     fda:	09 f4       	brne	.+2      	; 0xfde <ADC_Init+0x1c0>
     fdc:	d2 c2       	rjmp	.+1444   	; 0x1582 <ADC_Init+0x764>
     fde:	2f 81       	ldd	r18, Y+7	; 0x07
     fe0:	38 85       	ldd	r19, Y+8	; 0x08
     fe2:	23 31       	cpi	r18, 0x13	; 19
     fe4:	31 05       	cpc	r19, r1
     fe6:	6c f4       	brge	.+26     	; 0x1002 <ADC_Init+0x1e4>
     fe8:	8f 81       	ldd	r24, Y+7	; 0x07
     fea:	98 85       	ldd	r25, Y+8	; 0x08
     fec:	80 31       	cpi	r24, 0x10	; 16
     fee:	91 05       	cpc	r25, r1
     ff0:	09 f4       	brne	.+2      	; 0xff4 <ADC_Init+0x1d6>
     ff2:	7f c2       	rjmp	.+1278   	; 0x14f2 <ADC_Init+0x6d4>
     ff4:	2f 81       	ldd	r18, Y+7	; 0x07
     ff6:	38 85       	ldd	r19, Y+8	; 0x08
     ff8:	21 31       	cpi	r18, 0x11	; 17
     ffa:	31 05       	cpc	r19, r1
     ffc:	0c f0       	brlt	.+2      	; 0x1000 <ADC_Init+0x1e2>
     ffe:	9d c2       	rjmp	.+1338   	; 0x153a <ADC_Init+0x71c>
    1000:	54 c2       	rjmp	.+1192   	; 0x14aa <ADC_Init+0x68c>
    1002:	8f 81       	ldd	r24, Y+7	; 0x07
    1004:	98 85       	ldd	r25, Y+8	; 0x08
    1006:	84 31       	cpi	r24, 0x14	; 20
    1008:	91 05       	cpc	r25, r1
    100a:	09 f4       	brne	.+2      	; 0x100e <ADC_Init+0x1f0>
    100c:	02 c3       	rjmp	.+1540   	; 0x1612 <ADC_Init+0x7f4>
    100e:	2f 81       	ldd	r18, Y+7	; 0x07
    1010:	38 85       	ldd	r19, Y+8	; 0x08
    1012:	25 31       	cpi	r18, 0x15	; 21
    1014:	31 05       	cpc	r19, r1
    1016:	0c f0       	brlt	.+2      	; 0x101a <ADC_Init+0x1fc>
    1018:	20 c3       	rjmp	.+1600   	; 0x165a <ADC_Init+0x83c>
    101a:	d7 c2       	rjmp	.+1454   	; 0x15ca <ADC_Init+0x7ac>
    101c:	8f 81       	ldd	r24, Y+7	; 0x07
    101e:	98 85       	ldd	r25, Y+8	; 0x08
    1020:	8a 31       	cpi	r24, 0x1A	; 26
    1022:	91 05       	cpc	r25, r1
    1024:	09 f4       	brne	.+2      	; 0x1028 <ADC_Init+0x20a>
    1026:	cd c3       	rjmp	.+1946   	; 0x17c2 <ADC_Init+0x9a4>
    1028:	2f 81       	ldd	r18, Y+7	; 0x07
    102a:	38 85       	ldd	r19, Y+8	; 0x08
    102c:	2b 31       	cpi	r18, 0x1B	; 27
    102e:	31 05       	cpc	r19, r1
    1030:	6c f4       	brge	.+26     	; 0x104c <ADC_Init+0x22e>
    1032:	8f 81       	ldd	r24, Y+7	; 0x07
    1034:	98 85       	ldd	r25, Y+8	; 0x08
    1036:	88 31       	cpi	r24, 0x18	; 24
    1038:	91 05       	cpc	r25, r1
    103a:	09 f4       	brne	.+2      	; 0x103e <ADC_Init+0x220>
    103c:	7a c3       	rjmp	.+1780   	; 0x1732 <ADC_Init+0x914>
    103e:	2f 81       	ldd	r18, Y+7	; 0x07
    1040:	38 85       	ldd	r19, Y+8	; 0x08
    1042:	29 31       	cpi	r18, 0x19	; 25
    1044:	31 05       	cpc	r19, r1
    1046:	0c f0       	brlt	.+2      	; 0x104a <ADC_Init+0x22c>
    1048:	98 c3       	rjmp	.+1840   	; 0x177a <ADC_Init+0x95c>
    104a:	4f c3       	rjmp	.+1694   	; 0x16ea <ADC_Init+0x8cc>
    104c:	8f 81       	ldd	r24, Y+7	; 0x07
    104e:	98 85       	ldd	r25, Y+8	; 0x08
    1050:	8c 31       	cpi	r24, 0x1C	; 28
    1052:	91 05       	cpc	r25, r1
    1054:	09 f4       	brne	.+2      	; 0x1058 <ADC_Init+0x23a>
    1056:	fd c3       	rjmp	.+2042   	; 0x1852 <ADC_Init+0xa34>
    1058:	2f 81       	ldd	r18, Y+7	; 0x07
    105a:	38 85       	ldd	r19, Y+8	; 0x08
    105c:	2c 31       	cpi	r18, 0x1C	; 28
    105e:	31 05       	cpc	r19, r1
    1060:	0c f4       	brge	.+2      	; 0x1064 <ADC_Init+0x246>
    1062:	d3 c3       	rjmp	.+1958   	; 0x180a <ADC_Init+0x9ec>
    1064:	8f 81       	ldd	r24, Y+7	; 0x07
    1066:	98 85       	ldd	r25, Y+8	; 0x08
    1068:	8d 31       	cpi	r24, 0x1D	; 29
    106a:	91 05       	cpc	r25, r1
    106c:	09 f4       	brne	.+2      	; 0x1070 <ADC_Init+0x252>
    106e:	15 c4       	rjmp	.+2090   	; 0x189a <ADC_Init+0xa7c>
    1070:	37 c4       	rjmp	.+2158   	; 0x18e0 <ADC_Init+0xac2>

		// Single Conversion Channels

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 0 | 0 | 0		Channel: ADC0
			case (CHANNEL_ADC0):
			CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    1072:	a7 e2       	ldi	r26, 0x27	; 39
    1074:	b0 e0       	ldi	r27, 0x00	; 0
    1076:	e7 e2       	ldi	r30, 0x27	; 39
    1078:	f0 e0       	ldi	r31, 0x00	; 0
    107a:	80 81       	ld	r24, Z
    107c:	8f 7e       	andi	r24, 0xEF	; 239
    107e:	8c 93       	st	X, r24
    1080:	a7 e2       	ldi	r26, 0x27	; 39
    1082:	b0 e0       	ldi	r27, 0x00	; 0
    1084:	e7 e2       	ldi	r30, 0x27	; 39
    1086:	f0 e0       	ldi	r31, 0x00	; 0
    1088:	80 81       	ld	r24, Z
    108a:	87 7f       	andi	r24, 0xF7	; 247
    108c:	8c 93       	st	X, r24
    108e:	a7 e2       	ldi	r26, 0x27	; 39
    1090:	b0 e0       	ldi	r27, 0x00	; 0
    1092:	e7 e2       	ldi	r30, 0x27	; 39
    1094:	f0 e0       	ldi	r31, 0x00	; 0
    1096:	80 81       	ld	r24, Z
    1098:	8b 7f       	andi	r24, 0xFB	; 251
    109a:	8c 93       	st	X, r24
    109c:	a7 e2       	ldi	r26, 0x27	; 39
    109e:	b0 e0       	ldi	r27, 0x00	; 0
    10a0:	e7 e2       	ldi	r30, 0x27	; 39
    10a2:	f0 e0       	ldi	r31, 0x00	; 0
    10a4:	80 81       	ld	r24, Z
    10a6:	8d 7f       	andi	r24, 0xFD	; 253
    10a8:	8c 93       	st	X, r24
    10aa:	a7 e2       	ldi	r26, 0x27	; 39
    10ac:	b0 e0       	ldi	r27, 0x00	; 0
    10ae:	e7 e2       	ldi	r30, 0x27	; 39
    10b0:	f0 e0       	ldi	r31, 0x00	; 0
    10b2:	80 81       	ld	r24, Z
    10b4:	8e 7f       	andi	r24, 0xFE	; 254
    10b6:	8c 93       	st	X, r24
    10b8:	13 c4       	rjmp	.+2086   	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 0 | 0 | 1		Channel: ADC1
			case (CHANNEL_ADC1):
			CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    10ba:	a7 e2       	ldi	r26, 0x27	; 39
    10bc:	b0 e0       	ldi	r27, 0x00	; 0
    10be:	e7 e2       	ldi	r30, 0x27	; 39
    10c0:	f0 e0       	ldi	r31, 0x00	; 0
    10c2:	80 81       	ld	r24, Z
    10c4:	8f 7e       	andi	r24, 0xEF	; 239
    10c6:	8c 93       	st	X, r24
    10c8:	a7 e2       	ldi	r26, 0x27	; 39
    10ca:	b0 e0       	ldi	r27, 0x00	; 0
    10cc:	e7 e2       	ldi	r30, 0x27	; 39
    10ce:	f0 e0       	ldi	r31, 0x00	; 0
    10d0:	80 81       	ld	r24, Z
    10d2:	87 7f       	andi	r24, 0xF7	; 247
    10d4:	8c 93       	st	X, r24
    10d6:	a7 e2       	ldi	r26, 0x27	; 39
    10d8:	b0 e0       	ldi	r27, 0x00	; 0
    10da:	e7 e2       	ldi	r30, 0x27	; 39
    10dc:	f0 e0       	ldi	r31, 0x00	; 0
    10de:	80 81       	ld	r24, Z
    10e0:	8b 7f       	andi	r24, 0xFB	; 251
    10e2:	8c 93       	st	X, r24
    10e4:	a7 e2       	ldi	r26, 0x27	; 39
    10e6:	b0 e0       	ldi	r27, 0x00	; 0
    10e8:	e7 e2       	ldi	r30, 0x27	; 39
    10ea:	f0 e0       	ldi	r31, 0x00	; 0
    10ec:	80 81       	ld	r24, Z
    10ee:	8d 7f       	andi	r24, 0xFD	; 253
    10f0:	8c 93       	st	X, r24
    10f2:	a7 e2       	ldi	r26, 0x27	; 39
    10f4:	b0 e0       	ldi	r27, 0x00	; 0
    10f6:	e7 e2       	ldi	r30, 0x27	; 39
    10f8:	f0 e0       	ldi	r31, 0x00	; 0
    10fa:	80 81       	ld	r24, Z
    10fc:	81 60       	ori	r24, 0x01	; 1
    10fe:	8c 93       	st	X, r24
    1100:	ef c3       	rjmp	.+2014   	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 0 | 1 | 0		Channel: ADC2
			case (CHANNEL_ADC2):
			CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    1102:	a7 e2       	ldi	r26, 0x27	; 39
    1104:	b0 e0       	ldi	r27, 0x00	; 0
    1106:	e7 e2       	ldi	r30, 0x27	; 39
    1108:	f0 e0       	ldi	r31, 0x00	; 0
    110a:	80 81       	ld	r24, Z
    110c:	8f 7e       	andi	r24, 0xEF	; 239
    110e:	8c 93       	st	X, r24
    1110:	a7 e2       	ldi	r26, 0x27	; 39
    1112:	b0 e0       	ldi	r27, 0x00	; 0
    1114:	e7 e2       	ldi	r30, 0x27	; 39
    1116:	f0 e0       	ldi	r31, 0x00	; 0
    1118:	80 81       	ld	r24, Z
    111a:	87 7f       	andi	r24, 0xF7	; 247
    111c:	8c 93       	st	X, r24
    111e:	a7 e2       	ldi	r26, 0x27	; 39
    1120:	b0 e0       	ldi	r27, 0x00	; 0
    1122:	e7 e2       	ldi	r30, 0x27	; 39
    1124:	f0 e0       	ldi	r31, 0x00	; 0
    1126:	80 81       	ld	r24, Z
    1128:	8b 7f       	andi	r24, 0xFB	; 251
    112a:	8c 93       	st	X, r24
    112c:	a7 e2       	ldi	r26, 0x27	; 39
    112e:	b0 e0       	ldi	r27, 0x00	; 0
    1130:	e7 e2       	ldi	r30, 0x27	; 39
    1132:	f0 e0       	ldi	r31, 0x00	; 0
    1134:	80 81       	ld	r24, Z
    1136:	82 60       	ori	r24, 0x02	; 2
    1138:	8c 93       	st	X, r24
    113a:	a7 e2       	ldi	r26, 0x27	; 39
    113c:	b0 e0       	ldi	r27, 0x00	; 0
    113e:	e7 e2       	ldi	r30, 0x27	; 39
    1140:	f0 e0       	ldi	r31, 0x00	; 0
    1142:	80 81       	ld	r24, Z
    1144:	8e 7f       	andi	r24, 0xFE	; 254
    1146:	8c 93       	st	X, r24
    1148:	cb c3       	rjmp	.+1942   	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 0 | 1 | 1		Channel: ADC3
			case (CHANNEL_ADC3):
			CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    114a:	a7 e2       	ldi	r26, 0x27	; 39
    114c:	b0 e0       	ldi	r27, 0x00	; 0
    114e:	e7 e2       	ldi	r30, 0x27	; 39
    1150:	f0 e0       	ldi	r31, 0x00	; 0
    1152:	80 81       	ld	r24, Z
    1154:	8f 7e       	andi	r24, 0xEF	; 239
    1156:	8c 93       	st	X, r24
    1158:	a7 e2       	ldi	r26, 0x27	; 39
    115a:	b0 e0       	ldi	r27, 0x00	; 0
    115c:	e7 e2       	ldi	r30, 0x27	; 39
    115e:	f0 e0       	ldi	r31, 0x00	; 0
    1160:	80 81       	ld	r24, Z
    1162:	87 7f       	andi	r24, 0xF7	; 247
    1164:	8c 93       	st	X, r24
    1166:	a7 e2       	ldi	r26, 0x27	; 39
    1168:	b0 e0       	ldi	r27, 0x00	; 0
    116a:	e7 e2       	ldi	r30, 0x27	; 39
    116c:	f0 e0       	ldi	r31, 0x00	; 0
    116e:	80 81       	ld	r24, Z
    1170:	8b 7f       	andi	r24, 0xFB	; 251
    1172:	8c 93       	st	X, r24
    1174:	a7 e2       	ldi	r26, 0x27	; 39
    1176:	b0 e0       	ldi	r27, 0x00	; 0
    1178:	e7 e2       	ldi	r30, 0x27	; 39
    117a:	f0 e0       	ldi	r31, 0x00	; 0
    117c:	80 81       	ld	r24, Z
    117e:	82 60       	ori	r24, 0x02	; 2
    1180:	8c 93       	st	X, r24
    1182:	a7 e2       	ldi	r26, 0x27	; 39
    1184:	b0 e0       	ldi	r27, 0x00	; 0
    1186:	e7 e2       	ldi	r30, 0x27	; 39
    1188:	f0 e0       	ldi	r31, 0x00	; 0
    118a:	80 81       	ld	r24, Z
    118c:	81 60       	ori	r24, 0x01	; 1
    118e:	8c 93       	st	X, r24
    1190:	a7 c3       	rjmp	.+1870   	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 1 | 0 | 0		Channel: ADC4
			case (CHANNEL_ADC4):
			CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    1192:	a7 e2       	ldi	r26, 0x27	; 39
    1194:	b0 e0       	ldi	r27, 0x00	; 0
    1196:	e7 e2       	ldi	r30, 0x27	; 39
    1198:	f0 e0       	ldi	r31, 0x00	; 0
    119a:	80 81       	ld	r24, Z
    119c:	8f 7e       	andi	r24, 0xEF	; 239
    119e:	8c 93       	st	X, r24
    11a0:	a7 e2       	ldi	r26, 0x27	; 39
    11a2:	b0 e0       	ldi	r27, 0x00	; 0
    11a4:	e7 e2       	ldi	r30, 0x27	; 39
    11a6:	f0 e0       	ldi	r31, 0x00	; 0
    11a8:	80 81       	ld	r24, Z
    11aa:	87 7f       	andi	r24, 0xF7	; 247
    11ac:	8c 93       	st	X, r24
    11ae:	a7 e2       	ldi	r26, 0x27	; 39
    11b0:	b0 e0       	ldi	r27, 0x00	; 0
    11b2:	e7 e2       	ldi	r30, 0x27	; 39
    11b4:	f0 e0       	ldi	r31, 0x00	; 0
    11b6:	80 81       	ld	r24, Z
    11b8:	84 60       	ori	r24, 0x04	; 4
    11ba:	8c 93       	st	X, r24
    11bc:	a7 e2       	ldi	r26, 0x27	; 39
    11be:	b0 e0       	ldi	r27, 0x00	; 0
    11c0:	e7 e2       	ldi	r30, 0x27	; 39
    11c2:	f0 e0       	ldi	r31, 0x00	; 0
    11c4:	80 81       	ld	r24, Z
    11c6:	8d 7f       	andi	r24, 0xFD	; 253
    11c8:	8c 93       	st	X, r24
    11ca:	a7 e2       	ldi	r26, 0x27	; 39
    11cc:	b0 e0       	ldi	r27, 0x00	; 0
    11ce:	e7 e2       	ldi	r30, 0x27	; 39
    11d0:	f0 e0       	ldi	r31, 0x00	; 0
    11d2:	80 81       	ld	r24, Z
    11d4:	8e 7f       	andi	r24, 0xFE	; 254
    11d6:	8c 93       	st	X, r24
    11d8:	83 c3       	rjmp	.+1798   	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 0 | 0 | 0		Channel: ADC5
			case (CHANNEL_ADC5):
			CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    11da:	a7 e2       	ldi	r26, 0x27	; 39
    11dc:	b0 e0       	ldi	r27, 0x00	; 0
    11de:	e7 e2       	ldi	r30, 0x27	; 39
    11e0:	f0 e0       	ldi	r31, 0x00	; 0
    11e2:	80 81       	ld	r24, Z
    11e4:	8f 7e       	andi	r24, 0xEF	; 239
    11e6:	8c 93       	st	X, r24
    11e8:	a7 e2       	ldi	r26, 0x27	; 39
    11ea:	b0 e0       	ldi	r27, 0x00	; 0
    11ec:	e7 e2       	ldi	r30, 0x27	; 39
    11ee:	f0 e0       	ldi	r31, 0x00	; 0
    11f0:	80 81       	ld	r24, Z
    11f2:	87 7f       	andi	r24, 0xF7	; 247
    11f4:	8c 93       	st	X, r24
    11f6:	a7 e2       	ldi	r26, 0x27	; 39
    11f8:	b0 e0       	ldi	r27, 0x00	; 0
    11fa:	e7 e2       	ldi	r30, 0x27	; 39
    11fc:	f0 e0       	ldi	r31, 0x00	; 0
    11fe:	80 81       	ld	r24, Z
    1200:	84 60       	ori	r24, 0x04	; 4
    1202:	8c 93       	st	X, r24
    1204:	a7 e2       	ldi	r26, 0x27	; 39
    1206:	b0 e0       	ldi	r27, 0x00	; 0
    1208:	e7 e2       	ldi	r30, 0x27	; 39
    120a:	f0 e0       	ldi	r31, 0x00	; 0
    120c:	80 81       	ld	r24, Z
    120e:	8d 7f       	andi	r24, 0xFD	; 253
    1210:	8c 93       	st	X, r24
    1212:	a7 e2       	ldi	r26, 0x27	; 39
    1214:	b0 e0       	ldi	r27, 0x00	; 0
    1216:	e7 e2       	ldi	r30, 0x27	; 39
    1218:	f0 e0       	ldi	r31, 0x00	; 0
    121a:	80 81       	ld	r24, Z
    121c:	81 60       	ori	r24, 0x01	; 1
    121e:	8c 93       	st	X, r24
    1220:	5f c3       	rjmp	.+1726   	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 1 | 1 | 0		Channel: ADC6
			case (CHANNEL_ADC6):
			CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    1222:	a7 e2       	ldi	r26, 0x27	; 39
    1224:	b0 e0       	ldi	r27, 0x00	; 0
    1226:	e7 e2       	ldi	r30, 0x27	; 39
    1228:	f0 e0       	ldi	r31, 0x00	; 0
    122a:	80 81       	ld	r24, Z
    122c:	8f 7e       	andi	r24, 0xEF	; 239
    122e:	8c 93       	st	X, r24
    1230:	a7 e2       	ldi	r26, 0x27	; 39
    1232:	b0 e0       	ldi	r27, 0x00	; 0
    1234:	e7 e2       	ldi	r30, 0x27	; 39
    1236:	f0 e0       	ldi	r31, 0x00	; 0
    1238:	80 81       	ld	r24, Z
    123a:	87 7f       	andi	r24, 0xF7	; 247
    123c:	8c 93       	st	X, r24
    123e:	a7 e2       	ldi	r26, 0x27	; 39
    1240:	b0 e0       	ldi	r27, 0x00	; 0
    1242:	e7 e2       	ldi	r30, 0x27	; 39
    1244:	f0 e0       	ldi	r31, 0x00	; 0
    1246:	80 81       	ld	r24, Z
    1248:	84 60       	ori	r24, 0x04	; 4
    124a:	8c 93       	st	X, r24
    124c:	a7 e2       	ldi	r26, 0x27	; 39
    124e:	b0 e0       	ldi	r27, 0x00	; 0
    1250:	e7 e2       	ldi	r30, 0x27	; 39
    1252:	f0 e0       	ldi	r31, 0x00	; 0
    1254:	80 81       	ld	r24, Z
    1256:	82 60       	ori	r24, 0x02	; 2
    1258:	8c 93       	st	X, r24
    125a:	a7 e2       	ldi	r26, 0x27	; 39
    125c:	b0 e0       	ldi	r27, 0x00	; 0
    125e:	e7 e2       	ldi	r30, 0x27	; 39
    1260:	f0 e0       	ldi	r31, 0x00	; 0
    1262:	80 81       	ld	r24, Z
    1264:	8e 7f       	andi	r24, 0xFE	; 254
    1266:	8c 93       	st	X, r24
    1268:	3b c3       	rjmp	.+1654   	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 1 | 1 | 1		Channel: ADC7
			case (CHANNEL_ADC7): // 00111
			CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    126a:	a7 e2       	ldi	r26, 0x27	; 39
    126c:	b0 e0       	ldi	r27, 0x00	; 0
    126e:	e7 e2       	ldi	r30, 0x27	; 39
    1270:	f0 e0       	ldi	r31, 0x00	; 0
    1272:	80 81       	ld	r24, Z
    1274:	8f 7e       	andi	r24, 0xEF	; 239
    1276:	8c 93       	st	X, r24
    1278:	a7 e2       	ldi	r26, 0x27	; 39
    127a:	b0 e0       	ldi	r27, 0x00	; 0
    127c:	e7 e2       	ldi	r30, 0x27	; 39
    127e:	f0 e0       	ldi	r31, 0x00	; 0
    1280:	80 81       	ld	r24, Z
    1282:	87 7f       	andi	r24, 0xF7	; 247
    1284:	8c 93       	st	X, r24
    1286:	a7 e2       	ldi	r26, 0x27	; 39
    1288:	b0 e0       	ldi	r27, 0x00	; 0
    128a:	e7 e2       	ldi	r30, 0x27	; 39
    128c:	f0 e0       	ldi	r31, 0x00	; 0
    128e:	80 81       	ld	r24, Z
    1290:	84 60       	ori	r24, 0x04	; 4
    1292:	8c 93       	st	X, r24
    1294:	a7 e2       	ldi	r26, 0x27	; 39
    1296:	b0 e0       	ldi	r27, 0x00	; 0
    1298:	e7 e2       	ldi	r30, 0x27	; 39
    129a:	f0 e0       	ldi	r31, 0x00	; 0
    129c:	80 81       	ld	r24, Z
    129e:	82 60       	ori	r24, 0x02	; 2
    12a0:	8c 93       	st	X, r24
    12a2:	a7 e2       	ldi	r26, 0x27	; 39
    12a4:	b0 e0       	ldi	r27, 0x00	; 0
    12a6:	e7 e2       	ldi	r30, 0x27	; 39
    12a8:	f0 e0       	ldi	r31, 0x00	; 0
    12aa:	80 81       	ld	r24, Z
    12ac:	81 60       	ori	r24, 0x01	; 1
    12ae:	8c 93       	st	X, r24
    12b0:	17 c3       	rjmp	.+1582   	; 0x18e0 <ADC_Init+0xac2>

		// Differential (1st Signal - 2nd Signal) * Gain

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 1 | 0 | 0 | 0		Channel: (ADC0 - ADC0)*10
			case (CHANNEL_ADC0_ADC0_10):
			CLR_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    12b2:	a7 e2       	ldi	r26, 0x27	; 39
    12b4:	b0 e0       	ldi	r27, 0x00	; 0
    12b6:	e7 e2       	ldi	r30, 0x27	; 39
    12b8:	f0 e0       	ldi	r31, 0x00	; 0
    12ba:	80 81       	ld	r24, Z
    12bc:	8f 7e       	andi	r24, 0xEF	; 239
    12be:	8c 93       	st	X, r24
    12c0:	a7 e2       	ldi	r26, 0x27	; 39
    12c2:	b0 e0       	ldi	r27, 0x00	; 0
    12c4:	e7 e2       	ldi	r30, 0x27	; 39
    12c6:	f0 e0       	ldi	r31, 0x00	; 0
    12c8:	80 81       	ld	r24, Z
    12ca:	88 60       	ori	r24, 0x08	; 8
    12cc:	8c 93       	st	X, r24
    12ce:	a7 e2       	ldi	r26, 0x27	; 39
    12d0:	b0 e0       	ldi	r27, 0x00	; 0
    12d2:	e7 e2       	ldi	r30, 0x27	; 39
    12d4:	f0 e0       	ldi	r31, 0x00	; 0
    12d6:	80 81       	ld	r24, Z
    12d8:	8b 7f       	andi	r24, 0xFB	; 251
    12da:	8c 93       	st	X, r24
    12dc:	a7 e2       	ldi	r26, 0x27	; 39
    12de:	b0 e0       	ldi	r27, 0x00	; 0
    12e0:	e7 e2       	ldi	r30, 0x27	; 39
    12e2:	f0 e0       	ldi	r31, 0x00	; 0
    12e4:	80 81       	ld	r24, Z
    12e6:	8d 7f       	andi	r24, 0xFD	; 253
    12e8:	8c 93       	st	X, r24
    12ea:	a7 e2       	ldi	r26, 0x27	; 39
    12ec:	b0 e0       	ldi	r27, 0x00	; 0
    12ee:	e7 e2       	ldi	r30, 0x27	; 39
    12f0:	f0 e0       	ldi	r31, 0x00	; 0
    12f2:	80 81       	ld	r24, Z
    12f4:	8e 7f       	andi	r24, 0xFE	; 254
    12f6:	8c 93       	st	X, r24
    12f8:	f3 c2       	rjmp	.+1510   	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 1 | 0 | 0 | 1		Channel: (ADC1 - ADC0)*10
			case (CHANNEL_ADC1_ADC0_10):
			CLR_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    12fa:	a7 e2       	ldi	r26, 0x27	; 39
    12fc:	b0 e0       	ldi	r27, 0x00	; 0
    12fe:	e7 e2       	ldi	r30, 0x27	; 39
    1300:	f0 e0       	ldi	r31, 0x00	; 0
    1302:	80 81       	ld	r24, Z
    1304:	8f 7e       	andi	r24, 0xEF	; 239
    1306:	8c 93       	st	X, r24
    1308:	a7 e2       	ldi	r26, 0x27	; 39
    130a:	b0 e0       	ldi	r27, 0x00	; 0
    130c:	e7 e2       	ldi	r30, 0x27	; 39
    130e:	f0 e0       	ldi	r31, 0x00	; 0
    1310:	80 81       	ld	r24, Z
    1312:	88 60       	ori	r24, 0x08	; 8
    1314:	8c 93       	st	X, r24
    1316:	a7 e2       	ldi	r26, 0x27	; 39
    1318:	b0 e0       	ldi	r27, 0x00	; 0
    131a:	e7 e2       	ldi	r30, 0x27	; 39
    131c:	f0 e0       	ldi	r31, 0x00	; 0
    131e:	80 81       	ld	r24, Z
    1320:	8b 7f       	andi	r24, 0xFB	; 251
    1322:	8c 93       	st	X, r24
    1324:	a7 e2       	ldi	r26, 0x27	; 39
    1326:	b0 e0       	ldi	r27, 0x00	; 0
    1328:	e7 e2       	ldi	r30, 0x27	; 39
    132a:	f0 e0       	ldi	r31, 0x00	; 0
    132c:	80 81       	ld	r24, Z
    132e:	8d 7f       	andi	r24, 0xFD	; 253
    1330:	8c 93       	st	X, r24
    1332:	a7 e2       	ldi	r26, 0x27	; 39
    1334:	b0 e0       	ldi	r27, 0x00	; 0
    1336:	e7 e2       	ldi	r30, 0x27	; 39
    1338:	f0 e0       	ldi	r31, 0x00	; 0
    133a:	80 81       	ld	r24, Z
    133c:	81 60       	ori	r24, 0x01	; 1
    133e:	8c 93       	st	X, r24
    1340:	cf c2       	rjmp	.+1438   	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 1 | 0 | 1 | 0		Channel: (ADC0 - ADC0)*200
			case (CHANNEL_ADC0_ADC0_200):
			CLR_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    1342:	a7 e2       	ldi	r26, 0x27	; 39
    1344:	b0 e0       	ldi	r27, 0x00	; 0
    1346:	e7 e2       	ldi	r30, 0x27	; 39
    1348:	f0 e0       	ldi	r31, 0x00	; 0
    134a:	80 81       	ld	r24, Z
    134c:	8f 7e       	andi	r24, 0xEF	; 239
    134e:	8c 93       	st	X, r24
    1350:	a7 e2       	ldi	r26, 0x27	; 39
    1352:	b0 e0       	ldi	r27, 0x00	; 0
    1354:	e7 e2       	ldi	r30, 0x27	; 39
    1356:	f0 e0       	ldi	r31, 0x00	; 0
    1358:	80 81       	ld	r24, Z
    135a:	88 60       	ori	r24, 0x08	; 8
    135c:	8c 93       	st	X, r24
    135e:	a7 e2       	ldi	r26, 0x27	; 39
    1360:	b0 e0       	ldi	r27, 0x00	; 0
    1362:	e7 e2       	ldi	r30, 0x27	; 39
    1364:	f0 e0       	ldi	r31, 0x00	; 0
    1366:	80 81       	ld	r24, Z
    1368:	8b 7f       	andi	r24, 0xFB	; 251
    136a:	8c 93       	st	X, r24
    136c:	a7 e2       	ldi	r26, 0x27	; 39
    136e:	b0 e0       	ldi	r27, 0x00	; 0
    1370:	e7 e2       	ldi	r30, 0x27	; 39
    1372:	f0 e0       	ldi	r31, 0x00	; 0
    1374:	80 81       	ld	r24, Z
    1376:	82 60       	ori	r24, 0x02	; 2
    1378:	8c 93       	st	X, r24
    137a:	a7 e2       	ldi	r26, 0x27	; 39
    137c:	b0 e0       	ldi	r27, 0x00	; 0
    137e:	e7 e2       	ldi	r30, 0x27	; 39
    1380:	f0 e0       	ldi	r31, 0x00	; 0
    1382:	80 81       	ld	r24, Z
    1384:	8e 7f       	andi	r24, 0xFE	; 254
    1386:	8c 93       	st	X, r24
    1388:	ab c2       	rjmp	.+1366   	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 1 | 0 | 1 | 1		Channel: (ADC1 - ADC0)*200
			case (CHANNEL_ADC1_ADC0_200):
			CLR_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    138a:	a7 e2       	ldi	r26, 0x27	; 39
    138c:	b0 e0       	ldi	r27, 0x00	; 0
    138e:	e7 e2       	ldi	r30, 0x27	; 39
    1390:	f0 e0       	ldi	r31, 0x00	; 0
    1392:	80 81       	ld	r24, Z
    1394:	8f 7e       	andi	r24, 0xEF	; 239
    1396:	8c 93       	st	X, r24
    1398:	a7 e2       	ldi	r26, 0x27	; 39
    139a:	b0 e0       	ldi	r27, 0x00	; 0
    139c:	e7 e2       	ldi	r30, 0x27	; 39
    139e:	f0 e0       	ldi	r31, 0x00	; 0
    13a0:	80 81       	ld	r24, Z
    13a2:	88 60       	ori	r24, 0x08	; 8
    13a4:	8c 93       	st	X, r24
    13a6:	a7 e2       	ldi	r26, 0x27	; 39
    13a8:	b0 e0       	ldi	r27, 0x00	; 0
    13aa:	e7 e2       	ldi	r30, 0x27	; 39
    13ac:	f0 e0       	ldi	r31, 0x00	; 0
    13ae:	80 81       	ld	r24, Z
    13b0:	8b 7f       	andi	r24, 0xFB	; 251
    13b2:	8c 93       	st	X, r24
    13b4:	a7 e2       	ldi	r26, 0x27	; 39
    13b6:	b0 e0       	ldi	r27, 0x00	; 0
    13b8:	e7 e2       	ldi	r30, 0x27	; 39
    13ba:	f0 e0       	ldi	r31, 0x00	; 0
    13bc:	80 81       	ld	r24, Z
    13be:	82 60       	ori	r24, 0x02	; 2
    13c0:	8c 93       	st	X, r24
    13c2:	a7 e2       	ldi	r26, 0x27	; 39
    13c4:	b0 e0       	ldi	r27, 0x00	; 0
    13c6:	e7 e2       	ldi	r30, 0x27	; 39
    13c8:	f0 e0       	ldi	r31, 0x00	; 0
    13ca:	80 81       	ld	r24, Z
    13cc:	81 60       	ori	r24, 0x01	; 1
    13ce:	8c 93       	st	X, r24
    13d0:	87 c2       	rjmp	.+1294   	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 1 | 1 | 0 | 0		Channel: (ADC2 - ADC2)*10
			case (CHANNEL_ADC2_ADC2_10):
			CLR_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    13d2:	a7 e2       	ldi	r26, 0x27	; 39
    13d4:	b0 e0       	ldi	r27, 0x00	; 0
    13d6:	e7 e2       	ldi	r30, 0x27	; 39
    13d8:	f0 e0       	ldi	r31, 0x00	; 0
    13da:	80 81       	ld	r24, Z
    13dc:	8f 7e       	andi	r24, 0xEF	; 239
    13de:	8c 93       	st	X, r24
    13e0:	a7 e2       	ldi	r26, 0x27	; 39
    13e2:	b0 e0       	ldi	r27, 0x00	; 0
    13e4:	e7 e2       	ldi	r30, 0x27	; 39
    13e6:	f0 e0       	ldi	r31, 0x00	; 0
    13e8:	80 81       	ld	r24, Z
    13ea:	88 60       	ori	r24, 0x08	; 8
    13ec:	8c 93       	st	X, r24
    13ee:	a7 e2       	ldi	r26, 0x27	; 39
    13f0:	b0 e0       	ldi	r27, 0x00	; 0
    13f2:	e7 e2       	ldi	r30, 0x27	; 39
    13f4:	f0 e0       	ldi	r31, 0x00	; 0
    13f6:	80 81       	ld	r24, Z
    13f8:	84 60       	ori	r24, 0x04	; 4
    13fa:	8c 93       	st	X, r24
    13fc:	a7 e2       	ldi	r26, 0x27	; 39
    13fe:	b0 e0       	ldi	r27, 0x00	; 0
    1400:	e7 e2       	ldi	r30, 0x27	; 39
    1402:	f0 e0       	ldi	r31, 0x00	; 0
    1404:	80 81       	ld	r24, Z
    1406:	8d 7f       	andi	r24, 0xFD	; 253
    1408:	8c 93       	st	X, r24
    140a:	a7 e2       	ldi	r26, 0x27	; 39
    140c:	b0 e0       	ldi	r27, 0x00	; 0
    140e:	e7 e2       	ldi	r30, 0x27	; 39
    1410:	f0 e0       	ldi	r31, 0x00	; 0
    1412:	80 81       	ld	r24, Z
    1414:	8e 7f       	andi	r24, 0xFE	; 254
    1416:	8c 93       	st	X, r24
    1418:	63 c2       	rjmp	.+1222   	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 1 | 1 | 0 | 1		Channel: (ADC3 - ADC2)*10
			case (CHANNEL_ADC3_ADC2_10):
			CLR_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    141a:	a7 e2       	ldi	r26, 0x27	; 39
    141c:	b0 e0       	ldi	r27, 0x00	; 0
    141e:	e7 e2       	ldi	r30, 0x27	; 39
    1420:	f0 e0       	ldi	r31, 0x00	; 0
    1422:	80 81       	ld	r24, Z
    1424:	8f 7e       	andi	r24, 0xEF	; 239
    1426:	8c 93       	st	X, r24
    1428:	a7 e2       	ldi	r26, 0x27	; 39
    142a:	b0 e0       	ldi	r27, 0x00	; 0
    142c:	e7 e2       	ldi	r30, 0x27	; 39
    142e:	f0 e0       	ldi	r31, 0x00	; 0
    1430:	80 81       	ld	r24, Z
    1432:	88 60       	ori	r24, 0x08	; 8
    1434:	8c 93       	st	X, r24
    1436:	a7 e2       	ldi	r26, 0x27	; 39
    1438:	b0 e0       	ldi	r27, 0x00	; 0
    143a:	e7 e2       	ldi	r30, 0x27	; 39
    143c:	f0 e0       	ldi	r31, 0x00	; 0
    143e:	80 81       	ld	r24, Z
    1440:	84 60       	ori	r24, 0x04	; 4
    1442:	8c 93       	st	X, r24
    1444:	a7 e2       	ldi	r26, 0x27	; 39
    1446:	b0 e0       	ldi	r27, 0x00	; 0
    1448:	e7 e2       	ldi	r30, 0x27	; 39
    144a:	f0 e0       	ldi	r31, 0x00	; 0
    144c:	80 81       	ld	r24, Z
    144e:	8d 7f       	andi	r24, 0xFD	; 253
    1450:	8c 93       	st	X, r24
    1452:	a7 e2       	ldi	r26, 0x27	; 39
    1454:	b0 e0       	ldi	r27, 0x00	; 0
    1456:	e7 e2       	ldi	r30, 0x27	; 39
    1458:	f0 e0       	ldi	r31, 0x00	; 0
    145a:	80 81       	ld	r24, Z
    145c:	81 60       	ori	r24, 0x01	; 1
    145e:	8c 93       	st	X, r24
    1460:	3f c2       	rjmp	.+1150   	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 1 | 1 | 1 | 0		Channel: (ADC2 - ADC2)*200
			case (CHANNEL_ADC2_ADC2_200):
			CLR_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    1462:	a7 e2       	ldi	r26, 0x27	; 39
    1464:	b0 e0       	ldi	r27, 0x00	; 0
    1466:	e7 e2       	ldi	r30, 0x27	; 39
    1468:	f0 e0       	ldi	r31, 0x00	; 0
    146a:	80 81       	ld	r24, Z
    146c:	8f 7e       	andi	r24, 0xEF	; 239
    146e:	8c 93       	st	X, r24
    1470:	a7 e2       	ldi	r26, 0x27	; 39
    1472:	b0 e0       	ldi	r27, 0x00	; 0
    1474:	e7 e2       	ldi	r30, 0x27	; 39
    1476:	f0 e0       	ldi	r31, 0x00	; 0
    1478:	80 81       	ld	r24, Z
    147a:	88 60       	ori	r24, 0x08	; 8
    147c:	8c 93       	st	X, r24
    147e:	a7 e2       	ldi	r26, 0x27	; 39
    1480:	b0 e0       	ldi	r27, 0x00	; 0
    1482:	e7 e2       	ldi	r30, 0x27	; 39
    1484:	f0 e0       	ldi	r31, 0x00	; 0
    1486:	80 81       	ld	r24, Z
    1488:	84 60       	ori	r24, 0x04	; 4
    148a:	8c 93       	st	X, r24
    148c:	a7 e2       	ldi	r26, 0x27	; 39
    148e:	b0 e0       	ldi	r27, 0x00	; 0
    1490:	e7 e2       	ldi	r30, 0x27	; 39
    1492:	f0 e0       	ldi	r31, 0x00	; 0
    1494:	80 81       	ld	r24, Z
    1496:	82 60       	ori	r24, 0x02	; 2
    1498:	8c 93       	st	X, r24
    149a:	a7 e2       	ldi	r26, 0x27	; 39
    149c:	b0 e0       	ldi	r27, 0x00	; 0
    149e:	e7 e2       	ldi	r30, 0x27	; 39
    14a0:	f0 e0       	ldi	r31, 0x00	; 0
    14a2:	80 81       	ld	r24, Z
    14a4:	8e 7f       	andi	r24, 0xFE	; 254
    14a6:	8c 93       	st	X, r24
    14a8:	1b c2       	rjmp	.+1078   	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 1 | 1 | 1 | 1		Channel: (ADC3 - ADC2)*200
			case (CHANNEL_ADC3_ADC2_200):
			CLR_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    14aa:	a7 e2       	ldi	r26, 0x27	; 39
    14ac:	b0 e0       	ldi	r27, 0x00	; 0
    14ae:	e7 e2       	ldi	r30, 0x27	; 39
    14b0:	f0 e0       	ldi	r31, 0x00	; 0
    14b2:	80 81       	ld	r24, Z
    14b4:	8f 7e       	andi	r24, 0xEF	; 239
    14b6:	8c 93       	st	X, r24
    14b8:	a7 e2       	ldi	r26, 0x27	; 39
    14ba:	b0 e0       	ldi	r27, 0x00	; 0
    14bc:	e7 e2       	ldi	r30, 0x27	; 39
    14be:	f0 e0       	ldi	r31, 0x00	; 0
    14c0:	80 81       	ld	r24, Z
    14c2:	88 60       	ori	r24, 0x08	; 8
    14c4:	8c 93       	st	X, r24
    14c6:	a7 e2       	ldi	r26, 0x27	; 39
    14c8:	b0 e0       	ldi	r27, 0x00	; 0
    14ca:	e7 e2       	ldi	r30, 0x27	; 39
    14cc:	f0 e0       	ldi	r31, 0x00	; 0
    14ce:	80 81       	ld	r24, Z
    14d0:	84 60       	ori	r24, 0x04	; 4
    14d2:	8c 93       	st	X, r24
    14d4:	a7 e2       	ldi	r26, 0x27	; 39
    14d6:	b0 e0       	ldi	r27, 0x00	; 0
    14d8:	e7 e2       	ldi	r30, 0x27	; 39
    14da:	f0 e0       	ldi	r31, 0x00	; 0
    14dc:	80 81       	ld	r24, Z
    14de:	82 60       	ori	r24, 0x02	; 2
    14e0:	8c 93       	st	X, r24
    14e2:	a7 e2       	ldi	r26, 0x27	; 39
    14e4:	b0 e0       	ldi	r27, 0x00	; 0
    14e6:	e7 e2       	ldi	r30, 0x27	; 39
    14e8:	f0 e0       	ldi	r31, 0x00	; 0
    14ea:	80 81       	ld	r24, Z
    14ec:	81 60       	ori	r24, 0x01	; 1
    14ee:	8c 93       	st	X, r24
    14f0:	f7 c1       	rjmp	.+1006   	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 0 | 0 | 0 | 0		Channel: (ADC0 - ADC1)*1
			case (CHANNEL_ADC0_ADC1_1):
			SET_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    14f2:	a7 e2       	ldi	r26, 0x27	; 39
    14f4:	b0 e0       	ldi	r27, 0x00	; 0
    14f6:	e7 e2       	ldi	r30, 0x27	; 39
    14f8:	f0 e0       	ldi	r31, 0x00	; 0
    14fa:	80 81       	ld	r24, Z
    14fc:	80 61       	ori	r24, 0x10	; 16
    14fe:	8c 93       	st	X, r24
    1500:	a7 e2       	ldi	r26, 0x27	; 39
    1502:	b0 e0       	ldi	r27, 0x00	; 0
    1504:	e7 e2       	ldi	r30, 0x27	; 39
    1506:	f0 e0       	ldi	r31, 0x00	; 0
    1508:	80 81       	ld	r24, Z
    150a:	87 7f       	andi	r24, 0xF7	; 247
    150c:	8c 93       	st	X, r24
    150e:	a7 e2       	ldi	r26, 0x27	; 39
    1510:	b0 e0       	ldi	r27, 0x00	; 0
    1512:	e7 e2       	ldi	r30, 0x27	; 39
    1514:	f0 e0       	ldi	r31, 0x00	; 0
    1516:	80 81       	ld	r24, Z
    1518:	8b 7f       	andi	r24, 0xFB	; 251
    151a:	8c 93       	st	X, r24
    151c:	a7 e2       	ldi	r26, 0x27	; 39
    151e:	b0 e0       	ldi	r27, 0x00	; 0
    1520:	e7 e2       	ldi	r30, 0x27	; 39
    1522:	f0 e0       	ldi	r31, 0x00	; 0
    1524:	80 81       	ld	r24, Z
    1526:	8d 7f       	andi	r24, 0xFD	; 253
    1528:	8c 93       	st	X, r24
    152a:	a7 e2       	ldi	r26, 0x27	; 39
    152c:	b0 e0       	ldi	r27, 0x00	; 0
    152e:	e7 e2       	ldi	r30, 0x27	; 39
    1530:	f0 e0       	ldi	r31, 0x00	; 0
    1532:	80 81       	ld	r24, Z
    1534:	8e 7f       	andi	r24, 0xFE	; 254
    1536:	8c 93       	st	X, r24
    1538:	d3 c1       	rjmp	.+934    	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 0 | 0 | 0 | 1		Channel: (ADC1 - ADC1)*1
			case (CHANNEL_ADC1_ADC1_1):
			SET_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    153a:	a7 e2       	ldi	r26, 0x27	; 39
    153c:	b0 e0       	ldi	r27, 0x00	; 0
    153e:	e7 e2       	ldi	r30, 0x27	; 39
    1540:	f0 e0       	ldi	r31, 0x00	; 0
    1542:	80 81       	ld	r24, Z
    1544:	80 61       	ori	r24, 0x10	; 16
    1546:	8c 93       	st	X, r24
    1548:	a7 e2       	ldi	r26, 0x27	; 39
    154a:	b0 e0       	ldi	r27, 0x00	; 0
    154c:	e7 e2       	ldi	r30, 0x27	; 39
    154e:	f0 e0       	ldi	r31, 0x00	; 0
    1550:	80 81       	ld	r24, Z
    1552:	87 7f       	andi	r24, 0xF7	; 247
    1554:	8c 93       	st	X, r24
    1556:	a7 e2       	ldi	r26, 0x27	; 39
    1558:	b0 e0       	ldi	r27, 0x00	; 0
    155a:	e7 e2       	ldi	r30, 0x27	; 39
    155c:	f0 e0       	ldi	r31, 0x00	; 0
    155e:	80 81       	ld	r24, Z
    1560:	8b 7f       	andi	r24, 0xFB	; 251
    1562:	8c 93       	st	X, r24
    1564:	a7 e2       	ldi	r26, 0x27	; 39
    1566:	b0 e0       	ldi	r27, 0x00	; 0
    1568:	e7 e2       	ldi	r30, 0x27	; 39
    156a:	f0 e0       	ldi	r31, 0x00	; 0
    156c:	80 81       	ld	r24, Z
    156e:	8d 7f       	andi	r24, 0xFD	; 253
    1570:	8c 93       	st	X, r24
    1572:	a7 e2       	ldi	r26, 0x27	; 39
    1574:	b0 e0       	ldi	r27, 0x00	; 0
    1576:	e7 e2       	ldi	r30, 0x27	; 39
    1578:	f0 e0       	ldi	r31, 0x00	; 0
    157a:	80 81       	ld	r24, Z
    157c:	81 60       	ori	r24, 0x01	; 1
    157e:	8c 93       	st	X, r24
    1580:	af c1       	rjmp	.+862    	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 0 | 0 | 1 | 0		Channel: (ADC2 - ADC1)*1
			case (CHANNEL_ADC2_ADC1_1):
			SET_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    1582:	a7 e2       	ldi	r26, 0x27	; 39
    1584:	b0 e0       	ldi	r27, 0x00	; 0
    1586:	e7 e2       	ldi	r30, 0x27	; 39
    1588:	f0 e0       	ldi	r31, 0x00	; 0
    158a:	80 81       	ld	r24, Z
    158c:	80 61       	ori	r24, 0x10	; 16
    158e:	8c 93       	st	X, r24
    1590:	a7 e2       	ldi	r26, 0x27	; 39
    1592:	b0 e0       	ldi	r27, 0x00	; 0
    1594:	e7 e2       	ldi	r30, 0x27	; 39
    1596:	f0 e0       	ldi	r31, 0x00	; 0
    1598:	80 81       	ld	r24, Z
    159a:	87 7f       	andi	r24, 0xF7	; 247
    159c:	8c 93       	st	X, r24
    159e:	a7 e2       	ldi	r26, 0x27	; 39
    15a0:	b0 e0       	ldi	r27, 0x00	; 0
    15a2:	e7 e2       	ldi	r30, 0x27	; 39
    15a4:	f0 e0       	ldi	r31, 0x00	; 0
    15a6:	80 81       	ld	r24, Z
    15a8:	8b 7f       	andi	r24, 0xFB	; 251
    15aa:	8c 93       	st	X, r24
    15ac:	a7 e2       	ldi	r26, 0x27	; 39
    15ae:	b0 e0       	ldi	r27, 0x00	; 0
    15b0:	e7 e2       	ldi	r30, 0x27	; 39
    15b2:	f0 e0       	ldi	r31, 0x00	; 0
    15b4:	80 81       	ld	r24, Z
    15b6:	82 60       	ori	r24, 0x02	; 2
    15b8:	8c 93       	st	X, r24
    15ba:	a7 e2       	ldi	r26, 0x27	; 39
    15bc:	b0 e0       	ldi	r27, 0x00	; 0
    15be:	e7 e2       	ldi	r30, 0x27	; 39
    15c0:	f0 e0       	ldi	r31, 0x00	; 0
    15c2:	80 81       	ld	r24, Z
    15c4:	8e 7f       	andi	r24, 0xFE	; 254
    15c6:	8c 93       	st	X, r24
    15c8:	8b c1       	rjmp	.+790    	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 0 | 0 | 1 | 1		Channel: (ADC3 - ADC1)*1
			case (CHANNEL_ADC3_ADC1_1):
			SET_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    15ca:	a7 e2       	ldi	r26, 0x27	; 39
    15cc:	b0 e0       	ldi	r27, 0x00	; 0
    15ce:	e7 e2       	ldi	r30, 0x27	; 39
    15d0:	f0 e0       	ldi	r31, 0x00	; 0
    15d2:	80 81       	ld	r24, Z
    15d4:	80 61       	ori	r24, 0x10	; 16
    15d6:	8c 93       	st	X, r24
    15d8:	a7 e2       	ldi	r26, 0x27	; 39
    15da:	b0 e0       	ldi	r27, 0x00	; 0
    15dc:	e7 e2       	ldi	r30, 0x27	; 39
    15de:	f0 e0       	ldi	r31, 0x00	; 0
    15e0:	80 81       	ld	r24, Z
    15e2:	87 7f       	andi	r24, 0xF7	; 247
    15e4:	8c 93       	st	X, r24
    15e6:	a7 e2       	ldi	r26, 0x27	; 39
    15e8:	b0 e0       	ldi	r27, 0x00	; 0
    15ea:	e7 e2       	ldi	r30, 0x27	; 39
    15ec:	f0 e0       	ldi	r31, 0x00	; 0
    15ee:	80 81       	ld	r24, Z
    15f0:	8b 7f       	andi	r24, 0xFB	; 251
    15f2:	8c 93       	st	X, r24
    15f4:	a7 e2       	ldi	r26, 0x27	; 39
    15f6:	b0 e0       	ldi	r27, 0x00	; 0
    15f8:	e7 e2       	ldi	r30, 0x27	; 39
    15fa:	f0 e0       	ldi	r31, 0x00	; 0
    15fc:	80 81       	ld	r24, Z
    15fe:	82 60       	ori	r24, 0x02	; 2
    1600:	8c 93       	st	X, r24
    1602:	a7 e2       	ldi	r26, 0x27	; 39
    1604:	b0 e0       	ldi	r27, 0x00	; 0
    1606:	e7 e2       	ldi	r30, 0x27	; 39
    1608:	f0 e0       	ldi	r31, 0x00	; 0
    160a:	80 81       	ld	r24, Z
    160c:	81 60       	ori	r24, 0x01	; 1
    160e:	8c 93       	st	X, r24
    1610:	67 c1       	rjmp	.+718    	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 0 | 1 | 0 | 0		Channel: (ADC4 - ADC1)*1
			case (CHANNEL_ADC4_ADC1_1):
			SET_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    1612:	a7 e2       	ldi	r26, 0x27	; 39
    1614:	b0 e0       	ldi	r27, 0x00	; 0
    1616:	e7 e2       	ldi	r30, 0x27	; 39
    1618:	f0 e0       	ldi	r31, 0x00	; 0
    161a:	80 81       	ld	r24, Z
    161c:	80 61       	ori	r24, 0x10	; 16
    161e:	8c 93       	st	X, r24
    1620:	a7 e2       	ldi	r26, 0x27	; 39
    1622:	b0 e0       	ldi	r27, 0x00	; 0
    1624:	e7 e2       	ldi	r30, 0x27	; 39
    1626:	f0 e0       	ldi	r31, 0x00	; 0
    1628:	80 81       	ld	r24, Z
    162a:	87 7f       	andi	r24, 0xF7	; 247
    162c:	8c 93       	st	X, r24
    162e:	a7 e2       	ldi	r26, 0x27	; 39
    1630:	b0 e0       	ldi	r27, 0x00	; 0
    1632:	e7 e2       	ldi	r30, 0x27	; 39
    1634:	f0 e0       	ldi	r31, 0x00	; 0
    1636:	80 81       	ld	r24, Z
    1638:	84 60       	ori	r24, 0x04	; 4
    163a:	8c 93       	st	X, r24
    163c:	a7 e2       	ldi	r26, 0x27	; 39
    163e:	b0 e0       	ldi	r27, 0x00	; 0
    1640:	e7 e2       	ldi	r30, 0x27	; 39
    1642:	f0 e0       	ldi	r31, 0x00	; 0
    1644:	80 81       	ld	r24, Z
    1646:	8d 7f       	andi	r24, 0xFD	; 253
    1648:	8c 93       	st	X, r24
    164a:	a7 e2       	ldi	r26, 0x27	; 39
    164c:	b0 e0       	ldi	r27, 0x00	; 0
    164e:	e7 e2       	ldi	r30, 0x27	; 39
    1650:	f0 e0       	ldi	r31, 0x00	; 0
    1652:	80 81       	ld	r24, Z
    1654:	8e 7f       	andi	r24, 0xFE	; 254
    1656:	8c 93       	st	X, r24
    1658:	43 c1       	rjmp	.+646    	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 0 | 1 | 0 | 1		Channel: (ADC5 - ADC1)*1
			case (CHANNEL_ADC5_ADC1_1):
			SET_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    165a:	a7 e2       	ldi	r26, 0x27	; 39
    165c:	b0 e0       	ldi	r27, 0x00	; 0
    165e:	e7 e2       	ldi	r30, 0x27	; 39
    1660:	f0 e0       	ldi	r31, 0x00	; 0
    1662:	80 81       	ld	r24, Z
    1664:	80 61       	ori	r24, 0x10	; 16
    1666:	8c 93       	st	X, r24
    1668:	a7 e2       	ldi	r26, 0x27	; 39
    166a:	b0 e0       	ldi	r27, 0x00	; 0
    166c:	e7 e2       	ldi	r30, 0x27	; 39
    166e:	f0 e0       	ldi	r31, 0x00	; 0
    1670:	80 81       	ld	r24, Z
    1672:	87 7f       	andi	r24, 0xF7	; 247
    1674:	8c 93       	st	X, r24
    1676:	a7 e2       	ldi	r26, 0x27	; 39
    1678:	b0 e0       	ldi	r27, 0x00	; 0
    167a:	e7 e2       	ldi	r30, 0x27	; 39
    167c:	f0 e0       	ldi	r31, 0x00	; 0
    167e:	80 81       	ld	r24, Z
    1680:	84 60       	ori	r24, 0x04	; 4
    1682:	8c 93       	st	X, r24
    1684:	a7 e2       	ldi	r26, 0x27	; 39
    1686:	b0 e0       	ldi	r27, 0x00	; 0
    1688:	e7 e2       	ldi	r30, 0x27	; 39
    168a:	f0 e0       	ldi	r31, 0x00	; 0
    168c:	80 81       	ld	r24, Z
    168e:	8d 7f       	andi	r24, 0xFD	; 253
    1690:	8c 93       	st	X, r24
    1692:	a7 e2       	ldi	r26, 0x27	; 39
    1694:	b0 e0       	ldi	r27, 0x00	; 0
    1696:	e7 e2       	ldi	r30, 0x27	; 39
    1698:	f0 e0       	ldi	r31, 0x00	; 0
    169a:	80 81       	ld	r24, Z
    169c:	81 60       	ori	r24, 0x01	; 1
    169e:	8c 93       	st	X, r24
    16a0:	1f c1       	rjmp	.+574    	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 0 | 1 | 1 | 0		Channel: (ADC6 - ADC1)*1
			case (CHANNEL_ADC6_ADC1_1):
			SET_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    16a2:	a7 e2       	ldi	r26, 0x27	; 39
    16a4:	b0 e0       	ldi	r27, 0x00	; 0
    16a6:	e7 e2       	ldi	r30, 0x27	; 39
    16a8:	f0 e0       	ldi	r31, 0x00	; 0
    16aa:	80 81       	ld	r24, Z
    16ac:	80 61       	ori	r24, 0x10	; 16
    16ae:	8c 93       	st	X, r24
    16b0:	a7 e2       	ldi	r26, 0x27	; 39
    16b2:	b0 e0       	ldi	r27, 0x00	; 0
    16b4:	e7 e2       	ldi	r30, 0x27	; 39
    16b6:	f0 e0       	ldi	r31, 0x00	; 0
    16b8:	80 81       	ld	r24, Z
    16ba:	87 7f       	andi	r24, 0xF7	; 247
    16bc:	8c 93       	st	X, r24
    16be:	a7 e2       	ldi	r26, 0x27	; 39
    16c0:	b0 e0       	ldi	r27, 0x00	; 0
    16c2:	e7 e2       	ldi	r30, 0x27	; 39
    16c4:	f0 e0       	ldi	r31, 0x00	; 0
    16c6:	80 81       	ld	r24, Z
    16c8:	84 60       	ori	r24, 0x04	; 4
    16ca:	8c 93       	st	X, r24
    16cc:	a7 e2       	ldi	r26, 0x27	; 39
    16ce:	b0 e0       	ldi	r27, 0x00	; 0
    16d0:	e7 e2       	ldi	r30, 0x27	; 39
    16d2:	f0 e0       	ldi	r31, 0x00	; 0
    16d4:	80 81       	ld	r24, Z
    16d6:	82 60       	ori	r24, 0x02	; 2
    16d8:	8c 93       	st	X, r24
    16da:	a7 e2       	ldi	r26, 0x27	; 39
    16dc:	b0 e0       	ldi	r27, 0x00	; 0
    16de:	e7 e2       	ldi	r30, 0x27	; 39
    16e0:	f0 e0       	ldi	r31, 0x00	; 0
    16e2:	80 81       	ld	r24, Z
    16e4:	8e 7f       	andi	r24, 0xFE	; 254
    16e6:	8c 93       	st	X, r24
    16e8:	fb c0       	rjmp	.+502    	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 0 | 1 | 1 | 1		Channel: (ADC7 - ADC1)*1
			case (CHANNEL_ADC7_ADC1_1):
			SET_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    16ea:	a7 e2       	ldi	r26, 0x27	; 39
    16ec:	b0 e0       	ldi	r27, 0x00	; 0
    16ee:	e7 e2       	ldi	r30, 0x27	; 39
    16f0:	f0 e0       	ldi	r31, 0x00	; 0
    16f2:	80 81       	ld	r24, Z
    16f4:	80 61       	ori	r24, 0x10	; 16
    16f6:	8c 93       	st	X, r24
    16f8:	a7 e2       	ldi	r26, 0x27	; 39
    16fa:	b0 e0       	ldi	r27, 0x00	; 0
    16fc:	e7 e2       	ldi	r30, 0x27	; 39
    16fe:	f0 e0       	ldi	r31, 0x00	; 0
    1700:	80 81       	ld	r24, Z
    1702:	87 7f       	andi	r24, 0xF7	; 247
    1704:	8c 93       	st	X, r24
    1706:	a7 e2       	ldi	r26, 0x27	; 39
    1708:	b0 e0       	ldi	r27, 0x00	; 0
    170a:	e7 e2       	ldi	r30, 0x27	; 39
    170c:	f0 e0       	ldi	r31, 0x00	; 0
    170e:	80 81       	ld	r24, Z
    1710:	84 60       	ori	r24, 0x04	; 4
    1712:	8c 93       	st	X, r24
    1714:	a7 e2       	ldi	r26, 0x27	; 39
    1716:	b0 e0       	ldi	r27, 0x00	; 0
    1718:	e7 e2       	ldi	r30, 0x27	; 39
    171a:	f0 e0       	ldi	r31, 0x00	; 0
    171c:	80 81       	ld	r24, Z
    171e:	82 60       	ori	r24, 0x02	; 2
    1720:	8c 93       	st	X, r24
    1722:	a7 e2       	ldi	r26, 0x27	; 39
    1724:	b0 e0       	ldi	r27, 0x00	; 0
    1726:	e7 e2       	ldi	r30, 0x27	; 39
    1728:	f0 e0       	ldi	r31, 0x00	; 0
    172a:	80 81       	ld	r24, Z
    172c:	81 60       	ori	r24, 0x01	; 1
    172e:	8c 93       	st	X, r24
    1730:	d7 c0       	rjmp	.+430    	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 1 | 0 | 0 | 0		Channel: (ADC0 - ADC2)*1
			case (CHANNEL_ADC0_ADC2_1):
			SET_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    1732:	a7 e2       	ldi	r26, 0x27	; 39
    1734:	b0 e0       	ldi	r27, 0x00	; 0
    1736:	e7 e2       	ldi	r30, 0x27	; 39
    1738:	f0 e0       	ldi	r31, 0x00	; 0
    173a:	80 81       	ld	r24, Z
    173c:	80 61       	ori	r24, 0x10	; 16
    173e:	8c 93       	st	X, r24
    1740:	a7 e2       	ldi	r26, 0x27	; 39
    1742:	b0 e0       	ldi	r27, 0x00	; 0
    1744:	e7 e2       	ldi	r30, 0x27	; 39
    1746:	f0 e0       	ldi	r31, 0x00	; 0
    1748:	80 81       	ld	r24, Z
    174a:	88 60       	ori	r24, 0x08	; 8
    174c:	8c 93       	st	X, r24
    174e:	a7 e2       	ldi	r26, 0x27	; 39
    1750:	b0 e0       	ldi	r27, 0x00	; 0
    1752:	e7 e2       	ldi	r30, 0x27	; 39
    1754:	f0 e0       	ldi	r31, 0x00	; 0
    1756:	80 81       	ld	r24, Z
    1758:	8b 7f       	andi	r24, 0xFB	; 251
    175a:	8c 93       	st	X, r24
    175c:	a7 e2       	ldi	r26, 0x27	; 39
    175e:	b0 e0       	ldi	r27, 0x00	; 0
    1760:	e7 e2       	ldi	r30, 0x27	; 39
    1762:	f0 e0       	ldi	r31, 0x00	; 0
    1764:	80 81       	ld	r24, Z
    1766:	8d 7f       	andi	r24, 0xFD	; 253
    1768:	8c 93       	st	X, r24
    176a:	a7 e2       	ldi	r26, 0x27	; 39
    176c:	b0 e0       	ldi	r27, 0x00	; 0
    176e:	e7 e2       	ldi	r30, 0x27	; 39
    1770:	f0 e0       	ldi	r31, 0x00	; 0
    1772:	80 81       	ld	r24, Z
    1774:	8e 7f       	andi	r24, 0xFE	; 254
    1776:	8c 93       	st	X, r24
    1778:	b3 c0       	rjmp	.+358    	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 1 | 0 | 0 | 1		Channel: (ADC1 - ADC2)*1
			case (CHANNEL_ADC1_ADC2_1):
			SET_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    177a:	a7 e2       	ldi	r26, 0x27	; 39
    177c:	b0 e0       	ldi	r27, 0x00	; 0
    177e:	e7 e2       	ldi	r30, 0x27	; 39
    1780:	f0 e0       	ldi	r31, 0x00	; 0
    1782:	80 81       	ld	r24, Z
    1784:	80 61       	ori	r24, 0x10	; 16
    1786:	8c 93       	st	X, r24
    1788:	a7 e2       	ldi	r26, 0x27	; 39
    178a:	b0 e0       	ldi	r27, 0x00	; 0
    178c:	e7 e2       	ldi	r30, 0x27	; 39
    178e:	f0 e0       	ldi	r31, 0x00	; 0
    1790:	80 81       	ld	r24, Z
    1792:	88 60       	ori	r24, 0x08	; 8
    1794:	8c 93       	st	X, r24
    1796:	a7 e2       	ldi	r26, 0x27	; 39
    1798:	b0 e0       	ldi	r27, 0x00	; 0
    179a:	e7 e2       	ldi	r30, 0x27	; 39
    179c:	f0 e0       	ldi	r31, 0x00	; 0
    179e:	80 81       	ld	r24, Z
    17a0:	8b 7f       	andi	r24, 0xFB	; 251
    17a2:	8c 93       	st	X, r24
    17a4:	a7 e2       	ldi	r26, 0x27	; 39
    17a6:	b0 e0       	ldi	r27, 0x00	; 0
    17a8:	e7 e2       	ldi	r30, 0x27	; 39
    17aa:	f0 e0       	ldi	r31, 0x00	; 0
    17ac:	80 81       	ld	r24, Z
    17ae:	8d 7f       	andi	r24, 0xFD	; 253
    17b0:	8c 93       	st	X, r24
    17b2:	a7 e2       	ldi	r26, 0x27	; 39
    17b4:	b0 e0       	ldi	r27, 0x00	; 0
    17b6:	e7 e2       	ldi	r30, 0x27	; 39
    17b8:	f0 e0       	ldi	r31, 0x00	; 0
    17ba:	80 81       	ld	r24, Z
    17bc:	81 60       	ori	r24, 0x01	; 1
    17be:	8c 93       	st	X, r24
    17c0:	8f c0       	rjmp	.+286    	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 1 | 0 | 1 | 0		Channel: (ADC2 - ADC2)*1
			case (CHANNEL_ADC2_ADC2_1):
			SET_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    17c2:	a7 e2       	ldi	r26, 0x27	; 39
    17c4:	b0 e0       	ldi	r27, 0x00	; 0
    17c6:	e7 e2       	ldi	r30, 0x27	; 39
    17c8:	f0 e0       	ldi	r31, 0x00	; 0
    17ca:	80 81       	ld	r24, Z
    17cc:	80 61       	ori	r24, 0x10	; 16
    17ce:	8c 93       	st	X, r24
    17d0:	a7 e2       	ldi	r26, 0x27	; 39
    17d2:	b0 e0       	ldi	r27, 0x00	; 0
    17d4:	e7 e2       	ldi	r30, 0x27	; 39
    17d6:	f0 e0       	ldi	r31, 0x00	; 0
    17d8:	80 81       	ld	r24, Z
    17da:	88 60       	ori	r24, 0x08	; 8
    17dc:	8c 93       	st	X, r24
    17de:	a7 e2       	ldi	r26, 0x27	; 39
    17e0:	b0 e0       	ldi	r27, 0x00	; 0
    17e2:	e7 e2       	ldi	r30, 0x27	; 39
    17e4:	f0 e0       	ldi	r31, 0x00	; 0
    17e6:	80 81       	ld	r24, Z
    17e8:	8b 7f       	andi	r24, 0xFB	; 251
    17ea:	8c 93       	st	X, r24
    17ec:	a7 e2       	ldi	r26, 0x27	; 39
    17ee:	b0 e0       	ldi	r27, 0x00	; 0
    17f0:	e7 e2       	ldi	r30, 0x27	; 39
    17f2:	f0 e0       	ldi	r31, 0x00	; 0
    17f4:	80 81       	ld	r24, Z
    17f6:	82 60       	ori	r24, 0x02	; 2
    17f8:	8c 93       	st	X, r24
    17fa:	a7 e2       	ldi	r26, 0x27	; 39
    17fc:	b0 e0       	ldi	r27, 0x00	; 0
    17fe:	e7 e2       	ldi	r30, 0x27	; 39
    1800:	f0 e0       	ldi	r31, 0x00	; 0
    1802:	80 81       	ld	r24, Z
    1804:	8e 7f       	andi	r24, 0xFE	; 254
    1806:	8c 93       	st	X, r24
    1808:	6b c0       	rjmp	.+214    	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 1 | 0 | 1 | 1		Channel: (ADC3 - ADC2)*1
			case (CHANNEL_ADC3_ADC2_1):
			SET_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    180a:	a7 e2       	ldi	r26, 0x27	; 39
    180c:	b0 e0       	ldi	r27, 0x00	; 0
    180e:	e7 e2       	ldi	r30, 0x27	; 39
    1810:	f0 e0       	ldi	r31, 0x00	; 0
    1812:	80 81       	ld	r24, Z
    1814:	80 61       	ori	r24, 0x10	; 16
    1816:	8c 93       	st	X, r24
    1818:	a7 e2       	ldi	r26, 0x27	; 39
    181a:	b0 e0       	ldi	r27, 0x00	; 0
    181c:	e7 e2       	ldi	r30, 0x27	; 39
    181e:	f0 e0       	ldi	r31, 0x00	; 0
    1820:	80 81       	ld	r24, Z
    1822:	88 60       	ori	r24, 0x08	; 8
    1824:	8c 93       	st	X, r24
    1826:	a7 e2       	ldi	r26, 0x27	; 39
    1828:	b0 e0       	ldi	r27, 0x00	; 0
    182a:	e7 e2       	ldi	r30, 0x27	; 39
    182c:	f0 e0       	ldi	r31, 0x00	; 0
    182e:	80 81       	ld	r24, Z
    1830:	8b 7f       	andi	r24, 0xFB	; 251
    1832:	8c 93       	st	X, r24
    1834:	a7 e2       	ldi	r26, 0x27	; 39
    1836:	b0 e0       	ldi	r27, 0x00	; 0
    1838:	e7 e2       	ldi	r30, 0x27	; 39
    183a:	f0 e0       	ldi	r31, 0x00	; 0
    183c:	80 81       	ld	r24, Z
    183e:	82 60       	ori	r24, 0x02	; 2
    1840:	8c 93       	st	X, r24
    1842:	a7 e2       	ldi	r26, 0x27	; 39
    1844:	b0 e0       	ldi	r27, 0x00	; 0
    1846:	e7 e2       	ldi	r30, 0x27	; 39
    1848:	f0 e0       	ldi	r31, 0x00	; 0
    184a:	80 81       	ld	r24, Z
    184c:	81 60       	ori	r24, 0x01	; 1
    184e:	8c 93       	st	X, r24
    1850:	47 c0       	rjmp	.+142    	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 1 | 1 | 0 | 0		Channel: (ADC4 - ADC2)*1
			case (CHANNEL_ADC4_ADC2_1):
			SET_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    1852:	a7 e2       	ldi	r26, 0x27	; 39
    1854:	b0 e0       	ldi	r27, 0x00	; 0
    1856:	e7 e2       	ldi	r30, 0x27	; 39
    1858:	f0 e0       	ldi	r31, 0x00	; 0
    185a:	80 81       	ld	r24, Z
    185c:	80 61       	ori	r24, 0x10	; 16
    185e:	8c 93       	st	X, r24
    1860:	a7 e2       	ldi	r26, 0x27	; 39
    1862:	b0 e0       	ldi	r27, 0x00	; 0
    1864:	e7 e2       	ldi	r30, 0x27	; 39
    1866:	f0 e0       	ldi	r31, 0x00	; 0
    1868:	80 81       	ld	r24, Z
    186a:	88 60       	ori	r24, 0x08	; 8
    186c:	8c 93       	st	X, r24
    186e:	a7 e2       	ldi	r26, 0x27	; 39
    1870:	b0 e0       	ldi	r27, 0x00	; 0
    1872:	e7 e2       	ldi	r30, 0x27	; 39
    1874:	f0 e0       	ldi	r31, 0x00	; 0
    1876:	80 81       	ld	r24, Z
    1878:	84 60       	ori	r24, 0x04	; 4
    187a:	8c 93       	st	X, r24
    187c:	a7 e2       	ldi	r26, 0x27	; 39
    187e:	b0 e0       	ldi	r27, 0x00	; 0
    1880:	e7 e2       	ldi	r30, 0x27	; 39
    1882:	f0 e0       	ldi	r31, 0x00	; 0
    1884:	80 81       	ld	r24, Z
    1886:	8d 7f       	andi	r24, 0xFD	; 253
    1888:	8c 93       	st	X, r24
    188a:	a7 e2       	ldi	r26, 0x27	; 39
    188c:	b0 e0       	ldi	r27, 0x00	; 0
    188e:	e7 e2       	ldi	r30, 0x27	; 39
    1890:	f0 e0       	ldi	r31, 0x00	; 0
    1892:	80 81       	ld	r24, Z
    1894:	8e 7f       	andi	r24, 0xFE	; 254
    1896:	8c 93       	st	X, r24
    1898:	23 c0       	rjmp	.+70     	; 0x18e0 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 1 | 1 | 0 | 1		Channel: (ADC5 - ADC2)*1
			case (CHANNEL_ADC5_ADC2_1):
			SET_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    189a:	a7 e2       	ldi	r26, 0x27	; 39
    189c:	b0 e0       	ldi	r27, 0x00	; 0
    189e:	e7 e2       	ldi	r30, 0x27	; 39
    18a0:	f0 e0       	ldi	r31, 0x00	; 0
    18a2:	80 81       	ld	r24, Z
    18a4:	80 61       	ori	r24, 0x10	; 16
    18a6:	8c 93       	st	X, r24
    18a8:	a7 e2       	ldi	r26, 0x27	; 39
    18aa:	b0 e0       	ldi	r27, 0x00	; 0
    18ac:	e7 e2       	ldi	r30, 0x27	; 39
    18ae:	f0 e0       	ldi	r31, 0x00	; 0
    18b0:	80 81       	ld	r24, Z
    18b2:	88 60       	ori	r24, 0x08	; 8
    18b4:	8c 93       	st	X, r24
    18b6:	a7 e2       	ldi	r26, 0x27	; 39
    18b8:	b0 e0       	ldi	r27, 0x00	; 0
    18ba:	e7 e2       	ldi	r30, 0x27	; 39
    18bc:	f0 e0       	ldi	r31, 0x00	; 0
    18be:	80 81       	ld	r24, Z
    18c0:	84 60       	ori	r24, 0x04	; 4
    18c2:	8c 93       	st	X, r24
    18c4:	a7 e2       	ldi	r26, 0x27	; 39
    18c6:	b0 e0       	ldi	r27, 0x00	; 0
    18c8:	e7 e2       	ldi	r30, 0x27	; 39
    18ca:	f0 e0       	ldi	r31, 0x00	; 0
    18cc:	80 81       	ld	r24, Z
    18ce:	8d 7f       	andi	r24, 0xFD	; 253
    18d0:	8c 93       	st	X, r24
    18d2:	a7 e2       	ldi	r26, 0x27	; 39
    18d4:	b0 e0       	ldi	r27, 0x00	; 0
    18d6:	e7 e2       	ldi	r30, 0x27	; 39
    18d8:	f0 e0       	ldi	r31, 0x00	; 0
    18da:	80 81       	ld	r24, Z
    18dc:	81 60       	ori	r24, 0x01	; 1
    18de:	8c 93       	st	X, r24
		}



// Switching on PRESCALER (2, 4, 8, 16, 32, 64, 128)
	switch(Config.Prescaler)
    18e0:	8c 81       	ldd	r24, Y+4	; 0x04
    18e2:	28 2f       	mov	r18, r24
    18e4:	30 e0       	ldi	r19, 0x00	; 0
    18e6:	3e 83       	std	Y+6, r19	; 0x06
    18e8:	2d 83       	std	Y+5, r18	; 0x05
    18ea:	8d 81       	ldd	r24, Y+5	; 0x05
    18ec:	9e 81       	ldd	r25, Y+6	; 0x06
    18ee:	83 30       	cpi	r24, 0x03	; 3
    18f0:	91 05       	cpc	r25, r1
    18f2:	09 f4       	brne	.+2      	; 0x18f6 <ADC_Init+0xad8>
    18f4:	6a c0       	rjmp	.+212    	; 0x19ca <ADC_Init+0xbac>
    18f6:	2d 81       	ldd	r18, Y+5	; 0x05
    18f8:	3e 81       	ldd	r19, Y+6	; 0x06
    18fa:	24 30       	cpi	r18, 0x04	; 4
    18fc:	31 05       	cpc	r19, r1
    18fe:	84 f4       	brge	.+32     	; 0x1920 <ADC_Init+0xb02>
    1900:	8d 81       	ldd	r24, Y+5	; 0x05
    1902:	9e 81       	ldd	r25, Y+6	; 0x06
    1904:	81 30       	cpi	r24, 0x01	; 1
    1906:	91 05       	cpc	r25, r1
    1908:	a1 f1       	breq	.+104    	; 0x1972 <ADC_Init+0xb54>
    190a:	2d 81       	ldd	r18, Y+5	; 0x05
    190c:	3e 81       	ldd	r19, Y+6	; 0x06
    190e:	22 30       	cpi	r18, 0x02	; 2
    1910:	31 05       	cpc	r19, r1
    1912:	0c f0       	brlt	.+2      	; 0x1916 <ADC_Init+0xaf8>
    1914:	44 c0       	rjmp	.+136    	; 0x199e <ADC_Init+0xb80>
    1916:	8d 81       	ldd	r24, Y+5	; 0x05
    1918:	9e 81       	ldd	r25, Y+6	; 0x06
    191a:	00 97       	sbiw	r24, 0x00	; 0
    191c:	a1 f0       	breq	.+40     	; 0x1946 <ADC_Init+0xb28>
    191e:	ac c0       	rjmp	.+344    	; 0x1a78 <ADC_Init+0xc5a>
    1920:	2d 81       	ldd	r18, Y+5	; 0x05
    1922:	3e 81       	ldd	r19, Y+6	; 0x06
    1924:	25 30       	cpi	r18, 0x05	; 5
    1926:	31 05       	cpc	r19, r1
    1928:	09 f4       	brne	.+2      	; 0x192c <ADC_Init+0xb0e>
    192a:	7b c0       	rjmp	.+246    	; 0x1a22 <ADC_Init+0xc04>
    192c:	8d 81       	ldd	r24, Y+5	; 0x05
    192e:	9e 81       	ldd	r25, Y+6	; 0x06
    1930:	85 30       	cpi	r24, 0x05	; 5
    1932:	91 05       	cpc	r25, r1
    1934:	0c f4       	brge	.+2      	; 0x1938 <ADC_Init+0xb1a>
    1936:	5f c0       	rjmp	.+190    	; 0x19f6 <ADC_Init+0xbd8>
    1938:	2d 81       	ldd	r18, Y+5	; 0x05
    193a:	3e 81       	ldd	r19, Y+6	; 0x06
    193c:	26 30       	cpi	r18, 0x06	; 6
    193e:	31 05       	cpc	r19, r1
    1940:	09 f4       	brne	.+2      	; 0x1944 <ADC_Init+0xb26>
    1942:	85 c0       	rjmp	.+266    	; 0x1a4e <ADC_Init+0xc30>
    1944:	99 c0       	rjmp	.+306    	; 0x1a78 <ADC_Init+0xc5a>
	{
		// ADPS2 | ADPS1 | ADPS0		0 | 0 | 0				Prescaler  = 2
		case (PRESCALER_2):
		CLR_BIT(ADCSRA, ADPS2); CLR_BIT(ADCSRA, ADPS1); CLR_BIT(ADCSRA, ADPS0);
    1946:	a6 e2       	ldi	r26, 0x26	; 38
    1948:	b0 e0       	ldi	r27, 0x00	; 0
    194a:	e6 e2       	ldi	r30, 0x26	; 38
    194c:	f0 e0       	ldi	r31, 0x00	; 0
    194e:	80 81       	ld	r24, Z
    1950:	8b 7f       	andi	r24, 0xFB	; 251
    1952:	8c 93       	st	X, r24
    1954:	a6 e2       	ldi	r26, 0x26	; 38
    1956:	b0 e0       	ldi	r27, 0x00	; 0
    1958:	e6 e2       	ldi	r30, 0x26	; 38
    195a:	f0 e0       	ldi	r31, 0x00	; 0
    195c:	80 81       	ld	r24, Z
    195e:	8d 7f       	andi	r24, 0xFD	; 253
    1960:	8c 93       	st	X, r24
    1962:	a6 e2       	ldi	r26, 0x26	; 38
    1964:	b0 e0       	ldi	r27, 0x00	; 0
    1966:	e6 e2       	ldi	r30, 0x26	; 38
    1968:	f0 e0       	ldi	r31, 0x00	; 0
    196a:	80 81       	ld	r24, Z
    196c:	8e 7f       	andi	r24, 0xFE	; 254
    196e:	8c 93       	st	X, r24
    1970:	83 c0       	rjmp	.+262    	; 0x1a78 <ADC_Init+0xc5a>
		break;

		// ADPS2 | ADPS1 | ADPS0		0 | 1 | 0				Prescaler  = 4
		case (PRESCALER_4):
		CLR_BIT(ADCSRA, ADPS2); SET_BIT(ADCSRA, ADPS1); CLR_BIT(ADCSRA, ADPS0);
    1972:	a6 e2       	ldi	r26, 0x26	; 38
    1974:	b0 e0       	ldi	r27, 0x00	; 0
    1976:	e6 e2       	ldi	r30, 0x26	; 38
    1978:	f0 e0       	ldi	r31, 0x00	; 0
    197a:	80 81       	ld	r24, Z
    197c:	8b 7f       	andi	r24, 0xFB	; 251
    197e:	8c 93       	st	X, r24
    1980:	a6 e2       	ldi	r26, 0x26	; 38
    1982:	b0 e0       	ldi	r27, 0x00	; 0
    1984:	e6 e2       	ldi	r30, 0x26	; 38
    1986:	f0 e0       	ldi	r31, 0x00	; 0
    1988:	80 81       	ld	r24, Z
    198a:	82 60       	ori	r24, 0x02	; 2
    198c:	8c 93       	st	X, r24
    198e:	a6 e2       	ldi	r26, 0x26	; 38
    1990:	b0 e0       	ldi	r27, 0x00	; 0
    1992:	e6 e2       	ldi	r30, 0x26	; 38
    1994:	f0 e0       	ldi	r31, 0x00	; 0
    1996:	80 81       	ld	r24, Z
    1998:	8e 7f       	andi	r24, 0xFE	; 254
    199a:	8c 93       	st	X, r24
    199c:	6d c0       	rjmp	.+218    	; 0x1a78 <ADC_Init+0xc5a>
		break;

		// ADPS2 | ADPS1 | ADPS0		0 | 1 | 1				Prescaler  = 8
		case (PRESCALER_8):
		CLR_BIT(ADCSRA, ADPS2); SET_BIT(ADCSRA, ADPS1); SET_BIT(ADCSRA, ADPS0);
    199e:	a6 e2       	ldi	r26, 0x26	; 38
    19a0:	b0 e0       	ldi	r27, 0x00	; 0
    19a2:	e6 e2       	ldi	r30, 0x26	; 38
    19a4:	f0 e0       	ldi	r31, 0x00	; 0
    19a6:	80 81       	ld	r24, Z
    19a8:	8b 7f       	andi	r24, 0xFB	; 251
    19aa:	8c 93       	st	X, r24
    19ac:	a6 e2       	ldi	r26, 0x26	; 38
    19ae:	b0 e0       	ldi	r27, 0x00	; 0
    19b0:	e6 e2       	ldi	r30, 0x26	; 38
    19b2:	f0 e0       	ldi	r31, 0x00	; 0
    19b4:	80 81       	ld	r24, Z
    19b6:	82 60       	ori	r24, 0x02	; 2
    19b8:	8c 93       	st	X, r24
    19ba:	a6 e2       	ldi	r26, 0x26	; 38
    19bc:	b0 e0       	ldi	r27, 0x00	; 0
    19be:	e6 e2       	ldi	r30, 0x26	; 38
    19c0:	f0 e0       	ldi	r31, 0x00	; 0
    19c2:	80 81       	ld	r24, Z
    19c4:	81 60       	ori	r24, 0x01	; 1
    19c6:	8c 93       	st	X, r24
    19c8:	57 c0       	rjmp	.+174    	; 0x1a78 <ADC_Init+0xc5a>
		break;

		// ADPS2 | ADPS1 | ADPS0		1 | 0 | 0				Prescaler  = 16
		case (PRESCALER_16): //
		SET_BIT(ADCSRA, ADPS2); CLR_BIT(ADCSRA, ADPS1); CLR_BIT(ADCSRA, ADPS0);
    19ca:	a6 e2       	ldi	r26, 0x26	; 38
    19cc:	b0 e0       	ldi	r27, 0x00	; 0
    19ce:	e6 e2       	ldi	r30, 0x26	; 38
    19d0:	f0 e0       	ldi	r31, 0x00	; 0
    19d2:	80 81       	ld	r24, Z
    19d4:	84 60       	ori	r24, 0x04	; 4
    19d6:	8c 93       	st	X, r24
    19d8:	a6 e2       	ldi	r26, 0x26	; 38
    19da:	b0 e0       	ldi	r27, 0x00	; 0
    19dc:	e6 e2       	ldi	r30, 0x26	; 38
    19de:	f0 e0       	ldi	r31, 0x00	; 0
    19e0:	80 81       	ld	r24, Z
    19e2:	8d 7f       	andi	r24, 0xFD	; 253
    19e4:	8c 93       	st	X, r24
    19e6:	a6 e2       	ldi	r26, 0x26	; 38
    19e8:	b0 e0       	ldi	r27, 0x00	; 0
    19ea:	e6 e2       	ldi	r30, 0x26	; 38
    19ec:	f0 e0       	ldi	r31, 0x00	; 0
    19ee:	80 81       	ld	r24, Z
    19f0:	8e 7f       	andi	r24, 0xFE	; 254
    19f2:	8c 93       	st	X, r24
    19f4:	41 c0       	rjmp	.+130    	; 0x1a78 <ADC_Init+0xc5a>
		break;

		// ADPS2 | ADPS1 | ADPS0		1 | 0 | 1				Prescaler  = 32
		case (PRESCALER_32): //
		SET_BIT(ADCSRA, ADPS2); CLR_BIT(ADCSRA, ADPS1); SET_BIT(ADCSRA, ADPS0);
    19f6:	a6 e2       	ldi	r26, 0x26	; 38
    19f8:	b0 e0       	ldi	r27, 0x00	; 0
    19fa:	e6 e2       	ldi	r30, 0x26	; 38
    19fc:	f0 e0       	ldi	r31, 0x00	; 0
    19fe:	80 81       	ld	r24, Z
    1a00:	84 60       	ori	r24, 0x04	; 4
    1a02:	8c 93       	st	X, r24
    1a04:	a6 e2       	ldi	r26, 0x26	; 38
    1a06:	b0 e0       	ldi	r27, 0x00	; 0
    1a08:	e6 e2       	ldi	r30, 0x26	; 38
    1a0a:	f0 e0       	ldi	r31, 0x00	; 0
    1a0c:	80 81       	ld	r24, Z
    1a0e:	8d 7f       	andi	r24, 0xFD	; 253
    1a10:	8c 93       	st	X, r24
    1a12:	a6 e2       	ldi	r26, 0x26	; 38
    1a14:	b0 e0       	ldi	r27, 0x00	; 0
    1a16:	e6 e2       	ldi	r30, 0x26	; 38
    1a18:	f0 e0       	ldi	r31, 0x00	; 0
    1a1a:	80 81       	ld	r24, Z
    1a1c:	81 60       	ori	r24, 0x01	; 1
    1a1e:	8c 93       	st	X, r24
    1a20:	2b c0       	rjmp	.+86     	; 0x1a78 <ADC_Init+0xc5a>
		break;

		// ADPS2 | ADPS1 | ADPS0		1 | 1 | 0				Prescaler  = 64
		case (PRESCALER_64):
		SET_BIT(ADCSRA, ADPS2); SET_BIT(ADCSRA, ADPS1); CLR_BIT(ADCSRA, ADPS0);
    1a22:	a6 e2       	ldi	r26, 0x26	; 38
    1a24:	b0 e0       	ldi	r27, 0x00	; 0
    1a26:	e6 e2       	ldi	r30, 0x26	; 38
    1a28:	f0 e0       	ldi	r31, 0x00	; 0
    1a2a:	80 81       	ld	r24, Z
    1a2c:	84 60       	ori	r24, 0x04	; 4
    1a2e:	8c 93       	st	X, r24
    1a30:	a6 e2       	ldi	r26, 0x26	; 38
    1a32:	b0 e0       	ldi	r27, 0x00	; 0
    1a34:	e6 e2       	ldi	r30, 0x26	; 38
    1a36:	f0 e0       	ldi	r31, 0x00	; 0
    1a38:	80 81       	ld	r24, Z
    1a3a:	82 60       	ori	r24, 0x02	; 2
    1a3c:	8c 93       	st	X, r24
    1a3e:	a6 e2       	ldi	r26, 0x26	; 38
    1a40:	b0 e0       	ldi	r27, 0x00	; 0
    1a42:	e6 e2       	ldi	r30, 0x26	; 38
    1a44:	f0 e0       	ldi	r31, 0x00	; 0
    1a46:	80 81       	ld	r24, Z
    1a48:	8e 7f       	andi	r24, 0xFE	; 254
    1a4a:	8c 93       	st	X, r24
    1a4c:	15 c0       	rjmp	.+42     	; 0x1a78 <ADC_Init+0xc5a>
		break;

		// ADPS2 | ADPS1 | ADPS0		1 | 1 | 1				Prescaler  = 128
		case (PRESCALER_128):
		SET_BIT(ADCSRA, ADPS2); SET_BIT(ADCSRA, ADPS1); SET_BIT(ADCSRA, ADPS0);
    1a4e:	a6 e2       	ldi	r26, 0x26	; 38
    1a50:	b0 e0       	ldi	r27, 0x00	; 0
    1a52:	e6 e2       	ldi	r30, 0x26	; 38
    1a54:	f0 e0       	ldi	r31, 0x00	; 0
    1a56:	80 81       	ld	r24, Z
    1a58:	84 60       	ori	r24, 0x04	; 4
    1a5a:	8c 93       	st	X, r24
    1a5c:	a6 e2       	ldi	r26, 0x26	; 38
    1a5e:	b0 e0       	ldi	r27, 0x00	; 0
    1a60:	e6 e2       	ldi	r30, 0x26	; 38
    1a62:	f0 e0       	ldi	r31, 0x00	; 0
    1a64:	80 81       	ld	r24, Z
    1a66:	82 60       	ori	r24, 0x02	; 2
    1a68:	8c 93       	st	X, r24
    1a6a:	a6 e2       	ldi	r26, 0x26	; 38
    1a6c:	b0 e0       	ldi	r27, 0x00	; 0
    1a6e:	e6 e2       	ldi	r30, 0x26	; 38
    1a70:	f0 e0       	ldi	r31, 0x00	; 0
    1a72:	80 81       	ld	r24, Z
    1a74:	81 60       	ori	r24, 0x01	; 1
    1a76:	8c 93       	st	X, r24
		break;
	}

// Enabling ADC to start, give power only not starting conversion
	SET_BIT(ADCSRA, ADEN);
    1a78:	a6 e2       	ldi	r26, 0x26	; 38
    1a7a:	b0 e0       	ldi	r27, 0x00	; 0
    1a7c:	e6 e2       	ldi	r30, 0x26	; 38
    1a7e:	f0 e0       	ldi	r31, 0x00	; 0
    1a80:	80 81       	ld	r24, Z
    1a82:	80 68       	ori	r24, 0x80	; 128
    1a84:	8c 93       	st	X, r24
}
    1a86:	2c 96       	adiw	r28, 0x0c	; 12
    1a88:	0f b6       	in	r0, 0x3f	; 63
    1a8a:	f8 94       	cli
    1a8c:	de bf       	out	0x3e, r29	; 62
    1a8e:	0f be       	out	0x3f, r0	; 63
    1a90:	cd bf       	out	0x3d, r28	; 61
    1a92:	cf 91       	pop	r28
    1a94:	df 91       	pop	r29
    1a96:	08 95       	ret

00001a98 <ADC_GetData>:


// Want to return all the resolution of 10 bits, so need u16
u16 ADC_GetData(void) // This Function is used to get the data from the ADC data registers (ADCH(8-bit), ADCL(8-bit) == 16-bit) after the ADC conversion process completes
{
    1a98:	df 93       	push	r29
    1a9a:	cf 93       	push	r28
    1a9c:	00 d0       	rcall	.+0      	; 0x1a9e <ADC_GetData+0x6>
    1a9e:	cd b7       	in	r28, 0x3d	; 61
    1aa0:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ADCSRA, ADSC); // Start Conversion
    1aa2:	a6 e2       	ldi	r26, 0x26	; 38
    1aa4:	b0 e0       	ldi	r27, 0x00	; 0
    1aa6:	e6 e2       	ldi	r30, 0x26	; 38
    1aa8:	f0 e0       	ldi	r31, 0x00	; 0
    1aaa:	80 81       	ld	r24, Z
    1aac:	80 64       	ori	r24, 0x40	; 64
    1aae:	8c 93       	st	X, r24

	while(ADCIF == 0); // wait here as the ADC interrupt flag is not 1. If 1, it ADC finished conversion
    1ab0:	e6 e2       	ldi	r30, 0x26	; 38
    1ab2:	f0 e0       	ldi	r31, 0x00	; 0
    1ab4:	80 81       	ld	r24, Z
    1ab6:	82 95       	swap	r24
    1ab8:	8f 70       	andi	r24, 0x0F	; 15
    1aba:	88 2f       	mov	r24, r24
    1abc:	90 e0       	ldi	r25, 0x00	; 0
    1abe:	81 70       	andi	r24, 0x01	; 1
    1ac0:	90 70       	andi	r25, 0x00	; 0
    1ac2:	00 97       	sbiw	r24, 0x00	; 0
    1ac4:	a9 f3       	breq	.-22     	; 0x1ab0 <ADC_GetData+0x18>

	u16 data = 0; // used to store the data got from ADC after Conversion
    1ac6:	1a 82       	std	Y+2, r1	; 0x02
    1ac8:	19 82       	std	Y+1, r1	; 0x01
	data = ADCL; // 0000 0000 [ADCL (2) 00 0000]
    1aca:	e4 e2       	ldi	r30, 0x24	; 36
    1acc:	f0 e0       	ldi	r31, 0x00	; 0
    1ace:	80 81       	ld	r24, Z
    1ad0:	88 2f       	mov	r24, r24
    1ad2:	90 e0       	ldi	r25, 0x00	; 0
    1ad4:	9a 83       	std	Y+2, r25	; 0x02
    1ad6:	89 83       	std	Y+1, r24	; 0x01
	data = data | (ADCH << 8); // [ADCH (8)] | [ADCL (2) 00 0000]
    1ad8:	e5 e2       	ldi	r30, 0x25	; 37
    1ada:	f0 e0       	ldi	r31, 0x00	; 0
    1adc:	80 81       	ld	r24, Z
    1ade:	88 2f       	mov	r24, r24
    1ae0:	90 e0       	ldi	r25, 0x00	; 0
    1ae2:	98 2f       	mov	r25, r24
    1ae4:	88 27       	eor	r24, r24
    1ae6:	9c 01       	movw	r18, r24
    1ae8:	89 81       	ldd	r24, Y+1	; 0x01
    1aea:	9a 81       	ldd	r25, Y+2	; 0x02
    1aec:	82 2b       	or	r24, r18
    1aee:	93 2b       	or	r25, r19
    1af0:	9a 83       	std	Y+2, r25	; 0x02
    1af2:	89 83       	std	Y+1, r24	; 0x01

	SET_BIT(ADCSRA, ADIF); // Clear Interrupt Flag by writing 1
    1af4:	a6 e2       	ldi	r26, 0x26	; 38
    1af6:	b0 e0       	ldi	r27, 0x00	; 0
    1af8:	e6 e2       	ldi	r30, 0x26	; 38
    1afa:	f0 e0       	ldi	r31, 0x00	; 0
    1afc:	80 81       	ld	r24, Z
    1afe:	80 61       	ori	r24, 0x10	; 16
    1b00:	8c 93       	st	X, r24

	return data; // return the data after conversion
    1b02:	89 81       	ldd	r24, Y+1	; 0x01
    1b04:	9a 81       	ldd	r25, Y+2	; 0x02
}
    1b06:	0f 90       	pop	r0
    1b08:	0f 90       	pop	r0
    1b0a:	cf 91       	pop	r28
    1b0c:	df 91       	pop	r29
    1b0e:	08 95       	ret

00001b10 <SetPinDirection>:
*/
#include"DDIO.h" // This header file includes the appropriate IO definitions for the device that has been specified by the -MCU= compiler command-line switch.

// Function (1):  to set the pin number (0 to 31) direction as Input(floating)/Output/Input(pull up)
void SetPinDirection(u8 PinNumber, u8 PinDirection)
{
    1b10:	df 93       	push	r29
    1b12:	cf 93       	push	r28
    1b14:	00 d0       	rcall	.+0      	; 0x1b16 <SetPinDirection+0x6>
    1b16:	0f 92       	push	r0
    1b18:	cd b7       	in	r28, 0x3d	; 61
    1b1a:	de b7       	in	r29, 0x3e	; 62
    1b1c:	8a 83       	std	Y+2, r24	; 0x02
    1b1e:	6b 83       	std	Y+3, r22	; 0x03
	u8 PortLetter = PinNumber/NUM; // to get the Port letter (0 for A, 1 for B, 2 for C, 3 for D)
    1b20:	8a 81       	ldd	r24, Y+2	; 0x02
    1b22:	86 95       	lsr	r24
    1b24:	86 95       	lsr	r24
    1b26:	86 95       	lsr	r24
    1b28:	89 83       	std	Y+1, r24	; 0x01
	// PinNumber%NUM gives the number of the pin in the port from 0 to 7

	// 0 for port A
		if (PortLetter == PortA_Letter)
    1b2a:	89 81       	ldd	r24, Y+1	; 0x01
    1b2c:	88 23       	and	r24, r24
    1b2e:	09 f0       	breq	.+2      	; 0x1b32 <SetPinDirection+0x22>
    1b30:	66 c0       	rjmp	.+204    	; 0x1bfe <SetPinDirection+0xee>
		{
			//DDRA
			if (PinDirection == INPUT) // Input (floating)
    1b32:	8b 81       	ldd	r24, Y+3	; 0x03
    1b34:	88 23       	and	r24, r24
    1b36:	c1 f4       	brne	.+48     	; 0x1b68 <SetPinDirection+0x58>
			{
				CLR_BIT(DDRA, PinNumber%NUM);
    1b38:	aa e3       	ldi	r26, 0x3A	; 58
    1b3a:	b0 e0       	ldi	r27, 0x00	; 0
    1b3c:	ea e3       	ldi	r30, 0x3A	; 58
    1b3e:	f0 e0       	ldi	r31, 0x00	; 0
    1b40:	80 81       	ld	r24, Z
    1b42:	48 2f       	mov	r20, r24
    1b44:	8a 81       	ldd	r24, Y+2	; 0x02
    1b46:	88 2f       	mov	r24, r24
    1b48:	90 e0       	ldi	r25, 0x00	; 0
    1b4a:	9c 01       	movw	r18, r24
    1b4c:	27 70       	andi	r18, 0x07	; 7
    1b4e:	30 70       	andi	r19, 0x00	; 0
    1b50:	81 e0       	ldi	r24, 0x01	; 1
    1b52:	90 e0       	ldi	r25, 0x00	; 0
    1b54:	02 2e       	mov	r0, r18
    1b56:	02 c0       	rjmp	.+4      	; 0x1b5c <SetPinDirection+0x4c>
    1b58:	88 0f       	add	r24, r24
    1b5a:	99 1f       	adc	r25, r25
    1b5c:	0a 94       	dec	r0
    1b5e:	e2 f7       	brpl	.-8      	; 0x1b58 <SetPinDirection+0x48>
    1b60:	80 95       	com	r24
    1b62:	84 23       	and	r24, r20
    1b64:	8c 93       	st	X, r24
    1b66:	87 c1       	rjmp	.+782    	; 0x1e76 <SetPinDirection+0x366>
			}
			else if (PinDirection == OUTPUT) // Output
    1b68:	8b 81       	ldd	r24, Y+3	; 0x03
    1b6a:	81 30       	cpi	r24, 0x01	; 1
    1b6c:	b9 f4       	brne	.+46     	; 0x1b9c <SetPinDirection+0x8c>
			{
				SET_BIT(DDRA, PinNumber%NUM);
    1b6e:	aa e3       	ldi	r26, 0x3A	; 58
    1b70:	b0 e0       	ldi	r27, 0x00	; 0
    1b72:	ea e3       	ldi	r30, 0x3A	; 58
    1b74:	f0 e0       	ldi	r31, 0x00	; 0
    1b76:	80 81       	ld	r24, Z
    1b78:	48 2f       	mov	r20, r24
    1b7a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b7c:	88 2f       	mov	r24, r24
    1b7e:	90 e0       	ldi	r25, 0x00	; 0
    1b80:	9c 01       	movw	r18, r24
    1b82:	27 70       	andi	r18, 0x07	; 7
    1b84:	30 70       	andi	r19, 0x00	; 0
    1b86:	81 e0       	ldi	r24, 0x01	; 1
    1b88:	90 e0       	ldi	r25, 0x00	; 0
    1b8a:	02 2e       	mov	r0, r18
    1b8c:	02 c0       	rjmp	.+4      	; 0x1b92 <SetPinDirection+0x82>
    1b8e:	88 0f       	add	r24, r24
    1b90:	99 1f       	adc	r25, r25
    1b92:	0a 94       	dec	r0
    1b94:	e2 f7       	brpl	.-8      	; 0x1b8e <SetPinDirection+0x7e>
    1b96:	84 2b       	or	r24, r20
    1b98:	8c 93       	st	X, r24
    1b9a:	6d c1       	rjmp	.+730    	; 0x1e76 <SetPinDirection+0x366>
			}
			else if (PinDirection == INPUT_PU)
    1b9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b9e:	82 30       	cpi	r24, 0x02	; 2
    1ba0:	09 f0       	breq	.+2      	; 0x1ba4 <SetPinDirection+0x94>
    1ba2:	69 c1       	rjmp	.+722    	; 0x1e76 <SetPinDirection+0x366>
			{
				CLR_BIT(DDRA, PinNumber%NUM); // define as input
    1ba4:	aa e3       	ldi	r26, 0x3A	; 58
    1ba6:	b0 e0       	ldi	r27, 0x00	; 0
    1ba8:	ea e3       	ldi	r30, 0x3A	; 58
    1baa:	f0 e0       	ldi	r31, 0x00	; 0
    1bac:	80 81       	ld	r24, Z
    1bae:	48 2f       	mov	r20, r24
    1bb0:	8a 81       	ldd	r24, Y+2	; 0x02
    1bb2:	88 2f       	mov	r24, r24
    1bb4:	90 e0       	ldi	r25, 0x00	; 0
    1bb6:	9c 01       	movw	r18, r24
    1bb8:	27 70       	andi	r18, 0x07	; 7
    1bba:	30 70       	andi	r19, 0x00	; 0
    1bbc:	81 e0       	ldi	r24, 0x01	; 1
    1bbe:	90 e0       	ldi	r25, 0x00	; 0
    1bc0:	02 c0       	rjmp	.+4      	; 0x1bc6 <SetPinDirection+0xb6>
    1bc2:	88 0f       	add	r24, r24
    1bc4:	99 1f       	adc	r25, r25
    1bc6:	2a 95       	dec	r18
    1bc8:	e2 f7       	brpl	.-8      	; 0x1bc2 <SetPinDirection+0xb2>
    1bca:	80 95       	com	r24
    1bcc:	84 23       	and	r24, r20
    1bce:	8c 93       	st	X, r24
				SET_BIT(PORTA, PinNumber%NUM); // write high to be Input (pull up)
    1bd0:	ab e3       	ldi	r26, 0x3B	; 59
    1bd2:	b0 e0       	ldi	r27, 0x00	; 0
    1bd4:	eb e3       	ldi	r30, 0x3B	; 59
    1bd6:	f0 e0       	ldi	r31, 0x00	; 0
    1bd8:	80 81       	ld	r24, Z
    1bda:	48 2f       	mov	r20, r24
    1bdc:	8a 81       	ldd	r24, Y+2	; 0x02
    1bde:	88 2f       	mov	r24, r24
    1be0:	90 e0       	ldi	r25, 0x00	; 0
    1be2:	9c 01       	movw	r18, r24
    1be4:	27 70       	andi	r18, 0x07	; 7
    1be6:	30 70       	andi	r19, 0x00	; 0
    1be8:	81 e0       	ldi	r24, 0x01	; 1
    1bea:	90 e0       	ldi	r25, 0x00	; 0
    1bec:	02 2e       	mov	r0, r18
    1bee:	02 c0       	rjmp	.+4      	; 0x1bf4 <SetPinDirection+0xe4>
    1bf0:	88 0f       	add	r24, r24
    1bf2:	99 1f       	adc	r25, r25
    1bf4:	0a 94       	dec	r0
    1bf6:	e2 f7       	brpl	.-8      	; 0x1bf0 <SetPinDirection+0xe0>
    1bf8:	84 2b       	or	r24, r20
    1bfa:	8c 93       	st	X, r24
    1bfc:	3c c1       	rjmp	.+632    	; 0x1e76 <SetPinDirection+0x366>
			}
		}

	// 1 for port B
		else if (PortLetter == PortB_Letter)
    1bfe:	89 81       	ldd	r24, Y+1	; 0x01
    1c00:	81 30       	cpi	r24, 0x01	; 1
    1c02:	09 f0       	breq	.+2      	; 0x1c06 <SetPinDirection+0xf6>
    1c04:	66 c0       	rjmp	.+204    	; 0x1cd2 <SetPinDirection+0x1c2>
		{
			//DDRB
			if (PinDirection == INPUT) // Input (floating)
    1c06:	8b 81       	ldd	r24, Y+3	; 0x03
    1c08:	88 23       	and	r24, r24
    1c0a:	c1 f4       	brne	.+48     	; 0x1c3c <SetPinDirection+0x12c>
			{
				CLR_BIT(DDRB, PinNumber%NUM);
    1c0c:	a7 e3       	ldi	r26, 0x37	; 55
    1c0e:	b0 e0       	ldi	r27, 0x00	; 0
    1c10:	e7 e3       	ldi	r30, 0x37	; 55
    1c12:	f0 e0       	ldi	r31, 0x00	; 0
    1c14:	80 81       	ld	r24, Z
    1c16:	48 2f       	mov	r20, r24
    1c18:	8a 81       	ldd	r24, Y+2	; 0x02
    1c1a:	88 2f       	mov	r24, r24
    1c1c:	90 e0       	ldi	r25, 0x00	; 0
    1c1e:	9c 01       	movw	r18, r24
    1c20:	27 70       	andi	r18, 0x07	; 7
    1c22:	30 70       	andi	r19, 0x00	; 0
    1c24:	81 e0       	ldi	r24, 0x01	; 1
    1c26:	90 e0       	ldi	r25, 0x00	; 0
    1c28:	02 2e       	mov	r0, r18
    1c2a:	02 c0       	rjmp	.+4      	; 0x1c30 <SetPinDirection+0x120>
    1c2c:	88 0f       	add	r24, r24
    1c2e:	99 1f       	adc	r25, r25
    1c30:	0a 94       	dec	r0
    1c32:	e2 f7       	brpl	.-8      	; 0x1c2c <SetPinDirection+0x11c>
    1c34:	80 95       	com	r24
    1c36:	84 23       	and	r24, r20
    1c38:	8c 93       	st	X, r24
    1c3a:	1d c1       	rjmp	.+570    	; 0x1e76 <SetPinDirection+0x366>
			}
			else if (PinDirection == OUTPUT) // Output
    1c3c:	8b 81       	ldd	r24, Y+3	; 0x03
    1c3e:	81 30       	cpi	r24, 0x01	; 1
    1c40:	b9 f4       	brne	.+46     	; 0x1c70 <SetPinDirection+0x160>
			{
				SET_BIT(DDRB, PinNumber%NUM);
    1c42:	a7 e3       	ldi	r26, 0x37	; 55
    1c44:	b0 e0       	ldi	r27, 0x00	; 0
    1c46:	e7 e3       	ldi	r30, 0x37	; 55
    1c48:	f0 e0       	ldi	r31, 0x00	; 0
    1c4a:	80 81       	ld	r24, Z
    1c4c:	48 2f       	mov	r20, r24
    1c4e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c50:	88 2f       	mov	r24, r24
    1c52:	90 e0       	ldi	r25, 0x00	; 0
    1c54:	9c 01       	movw	r18, r24
    1c56:	27 70       	andi	r18, 0x07	; 7
    1c58:	30 70       	andi	r19, 0x00	; 0
    1c5a:	81 e0       	ldi	r24, 0x01	; 1
    1c5c:	90 e0       	ldi	r25, 0x00	; 0
    1c5e:	02 2e       	mov	r0, r18
    1c60:	02 c0       	rjmp	.+4      	; 0x1c66 <SetPinDirection+0x156>
    1c62:	88 0f       	add	r24, r24
    1c64:	99 1f       	adc	r25, r25
    1c66:	0a 94       	dec	r0
    1c68:	e2 f7       	brpl	.-8      	; 0x1c62 <SetPinDirection+0x152>
    1c6a:	84 2b       	or	r24, r20
    1c6c:	8c 93       	st	X, r24
    1c6e:	03 c1       	rjmp	.+518    	; 0x1e76 <SetPinDirection+0x366>
			}
			else if (PinDirection == INPUT_PU)
    1c70:	8b 81       	ldd	r24, Y+3	; 0x03
    1c72:	82 30       	cpi	r24, 0x02	; 2
    1c74:	09 f0       	breq	.+2      	; 0x1c78 <SetPinDirection+0x168>
    1c76:	ff c0       	rjmp	.+510    	; 0x1e76 <SetPinDirection+0x366>
			{
				CLR_BIT(DDRB, PinNumber%NUM); // define as input
    1c78:	a7 e3       	ldi	r26, 0x37	; 55
    1c7a:	b0 e0       	ldi	r27, 0x00	; 0
    1c7c:	e7 e3       	ldi	r30, 0x37	; 55
    1c7e:	f0 e0       	ldi	r31, 0x00	; 0
    1c80:	80 81       	ld	r24, Z
    1c82:	48 2f       	mov	r20, r24
    1c84:	8a 81       	ldd	r24, Y+2	; 0x02
    1c86:	88 2f       	mov	r24, r24
    1c88:	90 e0       	ldi	r25, 0x00	; 0
    1c8a:	9c 01       	movw	r18, r24
    1c8c:	27 70       	andi	r18, 0x07	; 7
    1c8e:	30 70       	andi	r19, 0x00	; 0
    1c90:	81 e0       	ldi	r24, 0x01	; 1
    1c92:	90 e0       	ldi	r25, 0x00	; 0
    1c94:	02 c0       	rjmp	.+4      	; 0x1c9a <SetPinDirection+0x18a>
    1c96:	88 0f       	add	r24, r24
    1c98:	99 1f       	adc	r25, r25
    1c9a:	2a 95       	dec	r18
    1c9c:	e2 f7       	brpl	.-8      	; 0x1c96 <SetPinDirection+0x186>
    1c9e:	80 95       	com	r24
    1ca0:	84 23       	and	r24, r20
    1ca2:	8c 93       	st	X, r24
				SET_BIT(PORTB, PinNumber%NUM); // write high to be Input (pull up)
    1ca4:	a8 e3       	ldi	r26, 0x38	; 56
    1ca6:	b0 e0       	ldi	r27, 0x00	; 0
    1ca8:	e8 e3       	ldi	r30, 0x38	; 56
    1caa:	f0 e0       	ldi	r31, 0x00	; 0
    1cac:	80 81       	ld	r24, Z
    1cae:	48 2f       	mov	r20, r24
    1cb0:	8a 81       	ldd	r24, Y+2	; 0x02
    1cb2:	88 2f       	mov	r24, r24
    1cb4:	90 e0       	ldi	r25, 0x00	; 0
    1cb6:	9c 01       	movw	r18, r24
    1cb8:	27 70       	andi	r18, 0x07	; 7
    1cba:	30 70       	andi	r19, 0x00	; 0
    1cbc:	81 e0       	ldi	r24, 0x01	; 1
    1cbe:	90 e0       	ldi	r25, 0x00	; 0
    1cc0:	02 2e       	mov	r0, r18
    1cc2:	02 c0       	rjmp	.+4      	; 0x1cc8 <SetPinDirection+0x1b8>
    1cc4:	88 0f       	add	r24, r24
    1cc6:	99 1f       	adc	r25, r25
    1cc8:	0a 94       	dec	r0
    1cca:	e2 f7       	brpl	.-8      	; 0x1cc4 <SetPinDirection+0x1b4>
    1ccc:	84 2b       	or	r24, r20
    1cce:	8c 93       	st	X, r24
    1cd0:	d2 c0       	rjmp	.+420    	; 0x1e76 <SetPinDirection+0x366>
			}
		}

	// 2 for port C
		else if (PortLetter == PortC_Letter)
    1cd2:	89 81       	ldd	r24, Y+1	; 0x01
    1cd4:	82 30       	cpi	r24, 0x02	; 2
    1cd6:	09 f0       	breq	.+2      	; 0x1cda <SetPinDirection+0x1ca>
    1cd8:	66 c0       	rjmp	.+204    	; 0x1da6 <SetPinDirection+0x296>
		{
			//DDRC
			if (PinDirection == INPUT) // Input (floating)
    1cda:	8b 81       	ldd	r24, Y+3	; 0x03
    1cdc:	88 23       	and	r24, r24
    1cde:	c1 f4       	brne	.+48     	; 0x1d10 <SetPinDirection+0x200>
			{
				CLR_BIT(DDRC, PinNumber%NUM);
    1ce0:	a4 e3       	ldi	r26, 0x34	; 52
    1ce2:	b0 e0       	ldi	r27, 0x00	; 0
    1ce4:	e4 e3       	ldi	r30, 0x34	; 52
    1ce6:	f0 e0       	ldi	r31, 0x00	; 0
    1ce8:	80 81       	ld	r24, Z
    1cea:	48 2f       	mov	r20, r24
    1cec:	8a 81       	ldd	r24, Y+2	; 0x02
    1cee:	88 2f       	mov	r24, r24
    1cf0:	90 e0       	ldi	r25, 0x00	; 0
    1cf2:	9c 01       	movw	r18, r24
    1cf4:	27 70       	andi	r18, 0x07	; 7
    1cf6:	30 70       	andi	r19, 0x00	; 0
    1cf8:	81 e0       	ldi	r24, 0x01	; 1
    1cfa:	90 e0       	ldi	r25, 0x00	; 0
    1cfc:	02 2e       	mov	r0, r18
    1cfe:	02 c0       	rjmp	.+4      	; 0x1d04 <SetPinDirection+0x1f4>
    1d00:	88 0f       	add	r24, r24
    1d02:	99 1f       	adc	r25, r25
    1d04:	0a 94       	dec	r0
    1d06:	e2 f7       	brpl	.-8      	; 0x1d00 <SetPinDirection+0x1f0>
    1d08:	80 95       	com	r24
    1d0a:	84 23       	and	r24, r20
    1d0c:	8c 93       	st	X, r24
    1d0e:	b3 c0       	rjmp	.+358    	; 0x1e76 <SetPinDirection+0x366>
			}
			else if (PinDirection == OUTPUT) // Output
    1d10:	8b 81       	ldd	r24, Y+3	; 0x03
    1d12:	81 30       	cpi	r24, 0x01	; 1
    1d14:	b9 f4       	brne	.+46     	; 0x1d44 <SetPinDirection+0x234>
			{
				SET_BIT(DDRC, PinNumber%NUM);
    1d16:	a4 e3       	ldi	r26, 0x34	; 52
    1d18:	b0 e0       	ldi	r27, 0x00	; 0
    1d1a:	e4 e3       	ldi	r30, 0x34	; 52
    1d1c:	f0 e0       	ldi	r31, 0x00	; 0
    1d1e:	80 81       	ld	r24, Z
    1d20:	48 2f       	mov	r20, r24
    1d22:	8a 81       	ldd	r24, Y+2	; 0x02
    1d24:	88 2f       	mov	r24, r24
    1d26:	90 e0       	ldi	r25, 0x00	; 0
    1d28:	9c 01       	movw	r18, r24
    1d2a:	27 70       	andi	r18, 0x07	; 7
    1d2c:	30 70       	andi	r19, 0x00	; 0
    1d2e:	81 e0       	ldi	r24, 0x01	; 1
    1d30:	90 e0       	ldi	r25, 0x00	; 0
    1d32:	02 2e       	mov	r0, r18
    1d34:	02 c0       	rjmp	.+4      	; 0x1d3a <SetPinDirection+0x22a>
    1d36:	88 0f       	add	r24, r24
    1d38:	99 1f       	adc	r25, r25
    1d3a:	0a 94       	dec	r0
    1d3c:	e2 f7       	brpl	.-8      	; 0x1d36 <SetPinDirection+0x226>
    1d3e:	84 2b       	or	r24, r20
    1d40:	8c 93       	st	X, r24
    1d42:	99 c0       	rjmp	.+306    	; 0x1e76 <SetPinDirection+0x366>
			}
			else if (PinDirection == INPUT_PU)
    1d44:	8b 81       	ldd	r24, Y+3	; 0x03
    1d46:	82 30       	cpi	r24, 0x02	; 2
    1d48:	09 f0       	breq	.+2      	; 0x1d4c <SetPinDirection+0x23c>
    1d4a:	95 c0       	rjmp	.+298    	; 0x1e76 <SetPinDirection+0x366>
			{
				CLR_BIT(DDRC, PinNumber%NUM); // define as input
    1d4c:	a4 e3       	ldi	r26, 0x34	; 52
    1d4e:	b0 e0       	ldi	r27, 0x00	; 0
    1d50:	e4 e3       	ldi	r30, 0x34	; 52
    1d52:	f0 e0       	ldi	r31, 0x00	; 0
    1d54:	80 81       	ld	r24, Z
    1d56:	48 2f       	mov	r20, r24
    1d58:	8a 81       	ldd	r24, Y+2	; 0x02
    1d5a:	88 2f       	mov	r24, r24
    1d5c:	90 e0       	ldi	r25, 0x00	; 0
    1d5e:	9c 01       	movw	r18, r24
    1d60:	27 70       	andi	r18, 0x07	; 7
    1d62:	30 70       	andi	r19, 0x00	; 0
    1d64:	81 e0       	ldi	r24, 0x01	; 1
    1d66:	90 e0       	ldi	r25, 0x00	; 0
    1d68:	02 c0       	rjmp	.+4      	; 0x1d6e <SetPinDirection+0x25e>
    1d6a:	88 0f       	add	r24, r24
    1d6c:	99 1f       	adc	r25, r25
    1d6e:	2a 95       	dec	r18
    1d70:	e2 f7       	brpl	.-8      	; 0x1d6a <SetPinDirection+0x25a>
    1d72:	80 95       	com	r24
    1d74:	84 23       	and	r24, r20
    1d76:	8c 93       	st	X, r24
				SET_BIT(PORTC, PinNumber%NUM); // write high to be Input (pull up)
    1d78:	a5 e3       	ldi	r26, 0x35	; 53
    1d7a:	b0 e0       	ldi	r27, 0x00	; 0
    1d7c:	e5 e3       	ldi	r30, 0x35	; 53
    1d7e:	f0 e0       	ldi	r31, 0x00	; 0
    1d80:	80 81       	ld	r24, Z
    1d82:	48 2f       	mov	r20, r24
    1d84:	8a 81       	ldd	r24, Y+2	; 0x02
    1d86:	88 2f       	mov	r24, r24
    1d88:	90 e0       	ldi	r25, 0x00	; 0
    1d8a:	9c 01       	movw	r18, r24
    1d8c:	27 70       	andi	r18, 0x07	; 7
    1d8e:	30 70       	andi	r19, 0x00	; 0
    1d90:	81 e0       	ldi	r24, 0x01	; 1
    1d92:	90 e0       	ldi	r25, 0x00	; 0
    1d94:	02 2e       	mov	r0, r18
    1d96:	02 c0       	rjmp	.+4      	; 0x1d9c <SetPinDirection+0x28c>
    1d98:	88 0f       	add	r24, r24
    1d9a:	99 1f       	adc	r25, r25
    1d9c:	0a 94       	dec	r0
    1d9e:	e2 f7       	brpl	.-8      	; 0x1d98 <SetPinDirection+0x288>
    1da0:	84 2b       	or	r24, r20
    1da2:	8c 93       	st	X, r24
    1da4:	68 c0       	rjmp	.+208    	; 0x1e76 <SetPinDirection+0x366>
			}
		}

	// 3 for port D
		else if (PortLetter == PortD_Letter)
    1da6:	89 81       	ldd	r24, Y+1	; 0x01
    1da8:	83 30       	cpi	r24, 0x03	; 3
    1daa:	09 f0       	breq	.+2      	; 0x1dae <SetPinDirection+0x29e>
    1dac:	64 c0       	rjmp	.+200    	; 0x1e76 <SetPinDirection+0x366>
		{
			//DDRA
			if (PinDirection == INPUT) // Input (floating)
    1dae:	8b 81       	ldd	r24, Y+3	; 0x03
    1db0:	88 23       	and	r24, r24
    1db2:	c1 f4       	brne	.+48     	; 0x1de4 <SetPinDirection+0x2d4>
			{
				CLR_BIT(DDRD, PinNumber%NUM);
    1db4:	a1 e3       	ldi	r26, 0x31	; 49
    1db6:	b0 e0       	ldi	r27, 0x00	; 0
    1db8:	e1 e3       	ldi	r30, 0x31	; 49
    1dba:	f0 e0       	ldi	r31, 0x00	; 0
    1dbc:	80 81       	ld	r24, Z
    1dbe:	48 2f       	mov	r20, r24
    1dc0:	8a 81       	ldd	r24, Y+2	; 0x02
    1dc2:	88 2f       	mov	r24, r24
    1dc4:	90 e0       	ldi	r25, 0x00	; 0
    1dc6:	9c 01       	movw	r18, r24
    1dc8:	27 70       	andi	r18, 0x07	; 7
    1dca:	30 70       	andi	r19, 0x00	; 0
    1dcc:	81 e0       	ldi	r24, 0x01	; 1
    1dce:	90 e0       	ldi	r25, 0x00	; 0
    1dd0:	02 2e       	mov	r0, r18
    1dd2:	02 c0       	rjmp	.+4      	; 0x1dd8 <SetPinDirection+0x2c8>
    1dd4:	88 0f       	add	r24, r24
    1dd6:	99 1f       	adc	r25, r25
    1dd8:	0a 94       	dec	r0
    1dda:	e2 f7       	brpl	.-8      	; 0x1dd4 <SetPinDirection+0x2c4>
    1ddc:	80 95       	com	r24
    1dde:	84 23       	and	r24, r20
    1de0:	8c 93       	st	X, r24
    1de2:	49 c0       	rjmp	.+146    	; 0x1e76 <SetPinDirection+0x366>
			}
			else if (PinDirection == OUTPUT) // Output
    1de4:	8b 81       	ldd	r24, Y+3	; 0x03
    1de6:	81 30       	cpi	r24, 0x01	; 1
    1de8:	b9 f4       	brne	.+46     	; 0x1e18 <SetPinDirection+0x308>
			{
				SET_BIT(DDRD, PinNumber%NUM);
    1dea:	a1 e3       	ldi	r26, 0x31	; 49
    1dec:	b0 e0       	ldi	r27, 0x00	; 0
    1dee:	e1 e3       	ldi	r30, 0x31	; 49
    1df0:	f0 e0       	ldi	r31, 0x00	; 0
    1df2:	80 81       	ld	r24, Z
    1df4:	48 2f       	mov	r20, r24
    1df6:	8a 81       	ldd	r24, Y+2	; 0x02
    1df8:	88 2f       	mov	r24, r24
    1dfa:	90 e0       	ldi	r25, 0x00	; 0
    1dfc:	9c 01       	movw	r18, r24
    1dfe:	27 70       	andi	r18, 0x07	; 7
    1e00:	30 70       	andi	r19, 0x00	; 0
    1e02:	81 e0       	ldi	r24, 0x01	; 1
    1e04:	90 e0       	ldi	r25, 0x00	; 0
    1e06:	02 2e       	mov	r0, r18
    1e08:	02 c0       	rjmp	.+4      	; 0x1e0e <SetPinDirection+0x2fe>
    1e0a:	88 0f       	add	r24, r24
    1e0c:	99 1f       	adc	r25, r25
    1e0e:	0a 94       	dec	r0
    1e10:	e2 f7       	brpl	.-8      	; 0x1e0a <SetPinDirection+0x2fa>
    1e12:	84 2b       	or	r24, r20
    1e14:	8c 93       	st	X, r24
    1e16:	2f c0       	rjmp	.+94     	; 0x1e76 <SetPinDirection+0x366>
			}
			else if (PinDirection == INPUT_PU)
    1e18:	8b 81       	ldd	r24, Y+3	; 0x03
    1e1a:	82 30       	cpi	r24, 0x02	; 2
    1e1c:	61 f5       	brne	.+88     	; 0x1e76 <SetPinDirection+0x366>
			{
				CLR_BIT(DDRD, PinNumber%NUM); // define as input
    1e1e:	a1 e3       	ldi	r26, 0x31	; 49
    1e20:	b0 e0       	ldi	r27, 0x00	; 0
    1e22:	e1 e3       	ldi	r30, 0x31	; 49
    1e24:	f0 e0       	ldi	r31, 0x00	; 0
    1e26:	80 81       	ld	r24, Z
    1e28:	48 2f       	mov	r20, r24
    1e2a:	8a 81       	ldd	r24, Y+2	; 0x02
    1e2c:	88 2f       	mov	r24, r24
    1e2e:	90 e0       	ldi	r25, 0x00	; 0
    1e30:	9c 01       	movw	r18, r24
    1e32:	27 70       	andi	r18, 0x07	; 7
    1e34:	30 70       	andi	r19, 0x00	; 0
    1e36:	81 e0       	ldi	r24, 0x01	; 1
    1e38:	90 e0       	ldi	r25, 0x00	; 0
    1e3a:	02 c0       	rjmp	.+4      	; 0x1e40 <SetPinDirection+0x330>
    1e3c:	88 0f       	add	r24, r24
    1e3e:	99 1f       	adc	r25, r25
    1e40:	2a 95       	dec	r18
    1e42:	e2 f7       	brpl	.-8      	; 0x1e3c <SetPinDirection+0x32c>
    1e44:	80 95       	com	r24
    1e46:	84 23       	and	r24, r20
    1e48:	8c 93       	st	X, r24
				SET_BIT(PORTD, PinNumber%NUM); // write high to be Input (pull up)
    1e4a:	a2 e3       	ldi	r26, 0x32	; 50
    1e4c:	b0 e0       	ldi	r27, 0x00	; 0
    1e4e:	e2 e3       	ldi	r30, 0x32	; 50
    1e50:	f0 e0       	ldi	r31, 0x00	; 0
    1e52:	80 81       	ld	r24, Z
    1e54:	48 2f       	mov	r20, r24
    1e56:	8a 81       	ldd	r24, Y+2	; 0x02
    1e58:	88 2f       	mov	r24, r24
    1e5a:	90 e0       	ldi	r25, 0x00	; 0
    1e5c:	9c 01       	movw	r18, r24
    1e5e:	27 70       	andi	r18, 0x07	; 7
    1e60:	30 70       	andi	r19, 0x00	; 0
    1e62:	81 e0       	ldi	r24, 0x01	; 1
    1e64:	90 e0       	ldi	r25, 0x00	; 0
    1e66:	02 2e       	mov	r0, r18
    1e68:	02 c0       	rjmp	.+4      	; 0x1e6e <SetPinDirection+0x35e>
    1e6a:	88 0f       	add	r24, r24
    1e6c:	99 1f       	adc	r25, r25
    1e6e:	0a 94       	dec	r0
    1e70:	e2 f7       	brpl	.-8      	; 0x1e6a <SetPinDirection+0x35a>
    1e72:	84 2b       	or	r24, r20
    1e74:	8c 93       	st	X, r24
			}
		}

}
    1e76:	0f 90       	pop	r0
    1e78:	0f 90       	pop	r0
    1e7a:	0f 90       	pop	r0
    1e7c:	cf 91       	pop	r28
    1e7e:	df 91       	pop	r29
    1e80:	08 95       	ret

00001e82 <SetPinValue>:

// Function (2): to set the output of the output pins (0-31)
void SetPinValue(u8 PinNumber, u8 PinValue)
{
    1e82:	df 93       	push	r29
    1e84:	cf 93       	push	r28
    1e86:	00 d0       	rcall	.+0      	; 0x1e88 <SetPinValue+0x6>
    1e88:	0f 92       	push	r0
    1e8a:	cd b7       	in	r28, 0x3d	; 61
    1e8c:	de b7       	in	r29, 0x3e	; 62
    1e8e:	8a 83       	std	Y+2, r24	; 0x02
    1e90:	6b 83       	std	Y+3, r22	; 0x03
	u8 PortLetter = PinNumber/NUM; // to get the Port letter (0 for A, 1 for B, 2 for C, 3 for D)
    1e92:	8a 81       	ldd	r24, Y+2	; 0x02
    1e94:	86 95       	lsr	r24
    1e96:	86 95       	lsr	r24
    1e98:	86 95       	lsr	r24
    1e9a:	89 83       	std	Y+1, r24	; 0x01
	// PinNumber%NUM gives the number of the pin in the port from 0 to 7


	if (PortLetter == PortA_Letter) // 0 for port A
    1e9c:	89 81       	ldd	r24, Y+1	; 0x01
    1e9e:	88 23       	and	r24, r24
    1ea0:	b1 f5       	brne	.+108    	; 0x1f0e <SetPinValue+0x8c>
	{
		//PORTA
		if (PinValue == LOW) // Low
    1ea2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ea4:	88 23       	and	r24, r24
    1ea6:	c1 f4       	brne	.+48     	; 0x1ed8 <SetPinValue+0x56>
		{
			CLR_BIT(PORTA, PinNumber%NUM);
    1ea8:	ab e3       	ldi	r26, 0x3B	; 59
    1eaa:	b0 e0       	ldi	r27, 0x00	; 0
    1eac:	eb e3       	ldi	r30, 0x3B	; 59
    1eae:	f0 e0       	ldi	r31, 0x00	; 0
    1eb0:	80 81       	ld	r24, Z
    1eb2:	48 2f       	mov	r20, r24
    1eb4:	8a 81       	ldd	r24, Y+2	; 0x02
    1eb6:	88 2f       	mov	r24, r24
    1eb8:	90 e0       	ldi	r25, 0x00	; 0
    1eba:	9c 01       	movw	r18, r24
    1ebc:	27 70       	andi	r18, 0x07	; 7
    1ebe:	30 70       	andi	r19, 0x00	; 0
    1ec0:	81 e0       	ldi	r24, 0x01	; 1
    1ec2:	90 e0       	ldi	r25, 0x00	; 0
    1ec4:	02 2e       	mov	r0, r18
    1ec6:	02 c0       	rjmp	.+4      	; 0x1ecc <SetPinValue+0x4a>
    1ec8:	88 0f       	add	r24, r24
    1eca:	99 1f       	adc	r25, r25
    1ecc:	0a 94       	dec	r0
    1ece:	e2 f7       	brpl	.-8      	; 0x1ec8 <SetPinValue+0x46>
    1ed0:	80 95       	com	r24
    1ed2:	84 23       	and	r24, r20
    1ed4:	8c 93       	st	X, r24
    1ed6:	c4 c0       	rjmp	.+392    	; 0x2060 <SetPinValue+0x1de>
		}
		else if (PinValue == HIGH) // High
    1ed8:	8b 81       	ldd	r24, Y+3	; 0x03
    1eda:	81 30       	cpi	r24, 0x01	; 1
    1edc:	09 f0       	breq	.+2      	; 0x1ee0 <SetPinValue+0x5e>
    1ede:	c0 c0       	rjmp	.+384    	; 0x2060 <SetPinValue+0x1de>
		{
			SET_BIT(PORTA, PinNumber%NUM);
    1ee0:	ab e3       	ldi	r26, 0x3B	; 59
    1ee2:	b0 e0       	ldi	r27, 0x00	; 0
    1ee4:	eb e3       	ldi	r30, 0x3B	; 59
    1ee6:	f0 e0       	ldi	r31, 0x00	; 0
    1ee8:	80 81       	ld	r24, Z
    1eea:	48 2f       	mov	r20, r24
    1eec:	8a 81       	ldd	r24, Y+2	; 0x02
    1eee:	88 2f       	mov	r24, r24
    1ef0:	90 e0       	ldi	r25, 0x00	; 0
    1ef2:	9c 01       	movw	r18, r24
    1ef4:	27 70       	andi	r18, 0x07	; 7
    1ef6:	30 70       	andi	r19, 0x00	; 0
    1ef8:	81 e0       	ldi	r24, 0x01	; 1
    1efa:	90 e0       	ldi	r25, 0x00	; 0
    1efc:	02 2e       	mov	r0, r18
    1efe:	02 c0       	rjmp	.+4      	; 0x1f04 <SetPinValue+0x82>
    1f00:	88 0f       	add	r24, r24
    1f02:	99 1f       	adc	r25, r25
    1f04:	0a 94       	dec	r0
    1f06:	e2 f7       	brpl	.-8      	; 0x1f00 <SetPinValue+0x7e>
    1f08:	84 2b       	or	r24, r20
    1f0a:	8c 93       	st	X, r24
    1f0c:	a9 c0       	rjmp	.+338    	; 0x2060 <SetPinValue+0x1de>
		}
	}

	else if (PortLetter == PortB_Letter) // 1 for port B
    1f0e:	89 81       	ldd	r24, Y+1	; 0x01
    1f10:	81 30       	cpi	r24, 0x01	; 1
    1f12:	b1 f5       	brne	.+108    	; 0x1f80 <SetPinValue+0xfe>
	{
		//PORTB
		if (PinValue == LOW) // Low
    1f14:	8b 81       	ldd	r24, Y+3	; 0x03
    1f16:	88 23       	and	r24, r24
    1f18:	c1 f4       	brne	.+48     	; 0x1f4a <SetPinValue+0xc8>
		{
			CLR_BIT(PORTB, PinNumber%NUM);
    1f1a:	a8 e3       	ldi	r26, 0x38	; 56
    1f1c:	b0 e0       	ldi	r27, 0x00	; 0
    1f1e:	e8 e3       	ldi	r30, 0x38	; 56
    1f20:	f0 e0       	ldi	r31, 0x00	; 0
    1f22:	80 81       	ld	r24, Z
    1f24:	48 2f       	mov	r20, r24
    1f26:	8a 81       	ldd	r24, Y+2	; 0x02
    1f28:	88 2f       	mov	r24, r24
    1f2a:	90 e0       	ldi	r25, 0x00	; 0
    1f2c:	9c 01       	movw	r18, r24
    1f2e:	27 70       	andi	r18, 0x07	; 7
    1f30:	30 70       	andi	r19, 0x00	; 0
    1f32:	81 e0       	ldi	r24, 0x01	; 1
    1f34:	90 e0       	ldi	r25, 0x00	; 0
    1f36:	02 2e       	mov	r0, r18
    1f38:	02 c0       	rjmp	.+4      	; 0x1f3e <SetPinValue+0xbc>
    1f3a:	88 0f       	add	r24, r24
    1f3c:	99 1f       	adc	r25, r25
    1f3e:	0a 94       	dec	r0
    1f40:	e2 f7       	brpl	.-8      	; 0x1f3a <SetPinValue+0xb8>
    1f42:	80 95       	com	r24
    1f44:	84 23       	and	r24, r20
    1f46:	8c 93       	st	X, r24
    1f48:	8b c0       	rjmp	.+278    	; 0x2060 <SetPinValue+0x1de>
		}
		else if (PinValue == HIGH) // High
    1f4a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f4c:	81 30       	cpi	r24, 0x01	; 1
    1f4e:	09 f0       	breq	.+2      	; 0x1f52 <SetPinValue+0xd0>
    1f50:	87 c0       	rjmp	.+270    	; 0x2060 <SetPinValue+0x1de>
		{
			SET_BIT(PORTB, PinNumber%NUM);
    1f52:	a8 e3       	ldi	r26, 0x38	; 56
    1f54:	b0 e0       	ldi	r27, 0x00	; 0
    1f56:	e8 e3       	ldi	r30, 0x38	; 56
    1f58:	f0 e0       	ldi	r31, 0x00	; 0
    1f5a:	80 81       	ld	r24, Z
    1f5c:	48 2f       	mov	r20, r24
    1f5e:	8a 81       	ldd	r24, Y+2	; 0x02
    1f60:	88 2f       	mov	r24, r24
    1f62:	90 e0       	ldi	r25, 0x00	; 0
    1f64:	9c 01       	movw	r18, r24
    1f66:	27 70       	andi	r18, 0x07	; 7
    1f68:	30 70       	andi	r19, 0x00	; 0
    1f6a:	81 e0       	ldi	r24, 0x01	; 1
    1f6c:	90 e0       	ldi	r25, 0x00	; 0
    1f6e:	02 2e       	mov	r0, r18
    1f70:	02 c0       	rjmp	.+4      	; 0x1f76 <SetPinValue+0xf4>
    1f72:	88 0f       	add	r24, r24
    1f74:	99 1f       	adc	r25, r25
    1f76:	0a 94       	dec	r0
    1f78:	e2 f7       	brpl	.-8      	; 0x1f72 <SetPinValue+0xf0>
    1f7a:	84 2b       	or	r24, r20
    1f7c:	8c 93       	st	X, r24
    1f7e:	70 c0       	rjmp	.+224    	; 0x2060 <SetPinValue+0x1de>
		}
	}


	else if (PortLetter == PortC_Letter) // 2 for port C
    1f80:	89 81       	ldd	r24, Y+1	; 0x01
    1f82:	82 30       	cpi	r24, 0x02	; 2
    1f84:	b1 f5       	brne	.+108    	; 0x1ff2 <SetPinValue+0x170>
	{
		//PORTC
		if (PinValue == LOW) // Low
    1f86:	8b 81       	ldd	r24, Y+3	; 0x03
    1f88:	88 23       	and	r24, r24
    1f8a:	c1 f4       	brne	.+48     	; 0x1fbc <SetPinValue+0x13a>
		{
			CLR_BIT(PORTC, PinNumber%NUM);
    1f8c:	a5 e3       	ldi	r26, 0x35	; 53
    1f8e:	b0 e0       	ldi	r27, 0x00	; 0
    1f90:	e5 e3       	ldi	r30, 0x35	; 53
    1f92:	f0 e0       	ldi	r31, 0x00	; 0
    1f94:	80 81       	ld	r24, Z
    1f96:	48 2f       	mov	r20, r24
    1f98:	8a 81       	ldd	r24, Y+2	; 0x02
    1f9a:	88 2f       	mov	r24, r24
    1f9c:	90 e0       	ldi	r25, 0x00	; 0
    1f9e:	9c 01       	movw	r18, r24
    1fa0:	27 70       	andi	r18, 0x07	; 7
    1fa2:	30 70       	andi	r19, 0x00	; 0
    1fa4:	81 e0       	ldi	r24, 0x01	; 1
    1fa6:	90 e0       	ldi	r25, 0x00	; 0
    1fa8:	02 2e       	mov	r0, r18
    1faa:	02 c0       	rjmp	.+4      	; 0x1fb0 <SetPinValue+0x12e>
    1fac:	88 0f       	add	r24, r24
    1fae:	99 1f       	adc	r25, r25
    1fb0:	0a 94       	dec	r0
    1fb2:	e2 f7       	brpl	.-8      	; 0x1fac <SetPinValue+0x12a>
    1fb4:	80 95       	com	r24
    1fb6:	84 23       	and	r24, r20
    1fb8:	8c 93       	st	X, r24
    1fba:	52 c0       	rjmp	.+164    	; 0x2060 <SetPinValue+0x1de>
		}
		else if (PinValue == HIGH) // High
    1fbc:	8b 81       	ldd	r24, Y+3	; 0x03
    1fbe:	81 30       	cpi	r24, 0x01	; 1
    1fc0:	09 f0       	breq	.+2      	; 0x1fc4 <SetPinValue+0x142>
    1fc2:	4e c0       	rjmp	.+156    	; 0x2060 <SetPinValue+0x1de>
		{
			SET_BIT(PORTC, PinNumber%NUM);
    1fc4:	a5 e3       	ldi	r26, 0x35	; 53
    1fc6:	b0 e0       	ldi	r27, 0x00	; 0
    1fc8:	e5 e3       	ldi	r30, 0x35	; 53
    1fca:	f0 e0       	ldi	r31, 0x00	; 0
    1fcc:	80 81       	ld	r24, Z
    1fce:	48 2f       	mov	r20, r24
    1fd0:	8a 81       	ldd	r24, Y+2	; 0x02
    1fd2:	88 2f       	mov	r24, r24
    1fd4:	90 e0       	ldi	r25, 0x00	; 0
    1fd6:	9c 01       	movw	r18, r24
    1fd8:	27 70       	andi	r18, 0x07	; 7
    1fda:	30 70       	andi	r19, 0x00	; 0
    1fdc:	81 e0       	ldi	r24, 0x01	; 1
    1fde:	90 e0       	ldi	r25, 0x00	; 0
    1fe0:	02 2e       	mov	r0, r18
    1fe2:	02 c0       	rjmp	.+4      	; 0x1fe8 <SetPinValue+0x166>
    1fe4:	88 0f       	add	r24, r24
    1fe6:	99 1f       	adc	r25, r25
    1fe8:	0a 94       	dec	r0
    1fea:	e2 f7       	brpl	.-8      	; 0x1fe4 <SetPinValue+0x162>
    1fec:	84 2b       	or	r24, r20
    1fee:	8c 93       	st	X, r24
    1ff0:	37 c0       	rjmp	.+110    	; 0x2060 <SetPinValue+0x1de>
		}
	}

	else if (PortLetter == PortD_Letter) // 3 for port D
    1ff2:	89 81       	ldd	r24, Y+1	; 0x01
    1ff4:	83 30       	cpi	r24, 0x03	; 3
    1ff6:	a1 f5       	brne	.+104    	; 0x2060 <SetPinValue+0x1de>
	{
		//PORTD
		if (PinValue == LOW) // Low
    1ff8:	8b 81       	ldd	r24, Y+3	; 0x03
    1ffa:	88 23       	and	r24, r24
    1ffc:	c1 f4       	brne	.+48     	; 0x202e <SetPinValue+0x1ac>
		{
			CLR_BIT(PORTD, PinNumber%NUM);
    1ffe:	a2 e3       	ldi	r26, 0x32	; 50
    2000:	b0 e0       	ldi	r27, 0x00	; 0
    2002:	e2 e3       	ldi	r30, 0x32	; 50
    2004:	f0 e0       	ldi	r31, 0x00	; 0
    2006:	80 81       	ld	r24, Z
    2008:	48 2f       	mov	r20, r24
    200a:	8a 81       	ldd	r24, Y+2	; 0x02
    200c:	88 2f       	mov	r24, r24
    200e:	90 e0       	ldi	r25, 0x00	; 0
    2010:	9c 01       	movw	r18, r24
    2012:	27 70       	andi	r18, 0x07	; 7
    2014:	30 70       	andi	r19, 0x00	; 0
    2016:	81 e0       	ldi	r24, 0x01	; 1
    2018:	90 e0       	ldi	r25, 0x00	; 0
    201a:	02 2e       	mov	r0, r18
    201c:	02 c0       	rjmp	.+4      	; 0x2022 <SetPinValue+0x1a0>
    201e:	88 0f       	add	r24, r24
    2020:	99 1f       	adc	r25, r25
    2022:	0a 94       	dec	r0
    2024:	e2 f7       	brpl	.-8      	; 0x201e <SetPinValue+0x19c>
    2026:	80 95       	com	r24
    2028:	84 23       	and	r24, r20
    202a:	8c 93       	st	X, r24
    202c:	19 c0       	rjmp	.+50     	; 0x2060 <SetPinValue+0x1de>
		}
		else if (PinValue == HIGH) // High
    202e:	8b 81       	ldd	r24, Y+3	; 0x03
    2030:	81 30       	cpi	r24, 0x01	; 1
    2032:	b1 f4       	brne	.+44     	; 0x2060 <SetPinValue+0x1de>
		{
			SET_BIT(PORTD, PinNumber%NUM);
    2034:	a2 e3       	ldi	r26, 0x32	; 50
    2036:	b0 e0       	ldi	r27, 0x00	; 0
    2038:	e2 e3       	ldi	r30, 0x32	; 50
    203a:	f0 e0       	ldi	r31, 0x00	; 0
    203c:	80 81       	ld	r24, Z
    203e:	48 2f       	mov	r20, r24
    2040:	8a 81       	ldd	r24, Y+2	; 0x02
    2042:	88 2f       	mov	r24, r24
    2044:	90 e0       	ldi	r25, 0x00	; 0
    2046:	9c 01       	movw	r18, r24
    2048:	27 70       	andi	r18, 0x07	; 7
    204a:	30 70       	andi	r19, 0x00	; 0
    204c:	81 e0       	ldi	r24, 0x01	; 1
    204e:	90 e0       	ldi	r25, 0x00	; 0
    2050:	02 2e       	mov	r0, r18
    2052:	02 c0       	rjmp	.+4      	; 0x2058 <SetPinValue+0x1d6>
    2054:	88 0f       	add	r24, r24
    2056:	99 1f       	adc	r25, r25
    2058:	0a 94       	dec	r0
    205a:	e2 f7       	brpl	.-8      	; 0x2054 <SetPinValue+0x1d2>
    205c:	84 2b       	or	r24, r20
    205e:	8c 93       	st	X, r24
		}
	}
}
    2060:	0f 90       	pop	r0
    2062:	0f 90       	pop	r0
    2064:	0f 90       	pop	r0
    2066:	cf 91       	pop	r28
    2068:	df 91       	pop	r29
    206a:	08 95       	ret

0000206c <GetPinValue>:



// Fucntion (3): to get the value of the input pin
u8 GetPinValue(u8 PinNumber) // return the value of pin 0 - 31
{
    206c:	df 93       	push	r29
    206e:	cf 93       	push	r28
    2070:	00 d0       	rcall	.+0      	; 0x2072 <GetPinValue+0x6>
    2072:	00 d0       	rcall	.+0      	; 0x2074 <GetPinValue+0x8>
    2074:	cd b7       	in	r28, 0x3d	; 61
    2076:	de b7       	in	r29, 0x3e	; 62
    2078:	8a 83       	std	Y+2, r24	; 0x02
	u8 PortLetter = PinNumber/NUM; // to get the Port letter (0 for A, 1 for B, 2 for C, 3 for D)
    207a:	8a 81       	ldd	r24, Y+2	; 0x02
    207c:	86 95       	lsr	r24
    207e:	86 95       	lsr	r24
    2080:	86 95       	lsr	r24
    2082:	89 83       	std	Y+1, r24	; 0x01
	// PinNumber%NUM gives the number of the pin in the port from 0 to 7

	if (PortLetter == PortA_Letter) // 0 for port A
    2084:	89 81       	ldd	r24, Y+1	; 0x01
    2086:	88 23       	and	r24, r24
    2088:	a9 f4       	brne	.+42     	; 0x20b4 <GetPinValue+0x48>
	{
		//PINA
		return GET_BIT(PINA, PinNumber%NUM);
    208a:	e9 e3       	ldi	r30, 0x39	; 57
    208c:	f0 e0       	ldi	r31, 0x00	; 0
    208e:	80 81       	ld	r24, Z
    2090:	28 2f       	mov	r18, r24
    2092:	30 e0       	ldi	r19, 0x00	; 0
    2094:	8a 81       	ldd	r24, Y+2	; 0x02
    2096:	88 2f       	mov	r24, r24
    2098:	90 e0       	ldi	r25, 0x00	; 0
    209a:	87 70       	andi	r24, 0x07	; 7
    209c:	90 70       	andi	r25, 0x00	; 0
    209e:	a9 01       	movw	r20, r18
    20a0:	02 c0       	rjmp	.+4      	; 0x20a6 <GetPinValue+0x3a>
    20a2:	55 95       	asr	r21
    20a4:	47 95       	ror	r20
    20a6:	8a 95       	dec	r24
    20a8:	e2 f7       	brpl	.-8      	; 0x20a2 <GetPinValue+0x36>
    20aa:	ca 01       	movw	r24, r20
    20ac:	58 2f       	mov	r21, r24
    20ae:	51 70       	andi	r21, 0x01	; 1
    20b0:	5b 83       	std	Y+3, r21	; 0x03
    20b2:	49 c0       	rjmp	.+146    	; 0x2146 <GetPinValue+0xda>
	}
	else if (PortLetter == PortB_Letter) // 1 for port B
    20b4:	89 81       	ldd	r24, Y+1	; 0x01
    20b6:	81 30       	cpi	r24, 0x01	; 1
    20b8:	a9 f4       	brne	.+42     	; 0x20e4 <GetPinValue+0x78>
	{
		//PINB
		return GET_BIT(PINB, PinNumber%NUM);
    20ba:	e6 e3       	ldi	r30, 0x36	; 54
    20bc:	f0 e0       	ldi	r31, 0x00	; 0
    20be:	80 81       	ld	r24, Z
    20c0:	28 2f       	mov	r18, r24
    20c2:	30 e0       	ldi	r19, 0x00	; 0
    20c4:	8a 81       	ldd	r24, Y+2	; 0x02
    20c6:	88 2f       	mov	r24, r24
    20c8:	90 e0       	ldi	r25, 0x00	; 0
    20ca:	87 70       	andi	r24, 0x07	; 7
    20cc:	90 70       	andi	r25, 0x00	; 0
    20ce:	a9 01       	movw	r20, r18
    20d0:	02 c0       	rjmp	.+4      	; 0x20d6 <GetPinValue+0x6a>
    20d2:	55 95       	asr	r21
    20d4:	47 95       	ror	r20
    20d6:	8a 95       	dec	r24
    20d8:	e2 f7       	brpl	.-8      	; 0x20d2 <GetPinValue+0x66>
    20da:	ca 01       	movw	r24, r20
    20dc:	58 2f       	mov	r21, r24
    20de:	51 70       	andi	r21, 0x01	; 1
    20e0:	5b 83       	std	Y+3, r21	; 0x03
    20e2:	31 c0       	rjmp	.+98     	; 0x2146 <GetPinValue+0xda>
	}

	else if (PortLetter == PortC_Letter) // 2 for port C
    20e4:	89 81       	ldd	r24, Y+1	; 0x01
    20e6:	82 30       	cpi	r24, 0x02	; 2
    20e8:	a9 f4       	brne	.+42     	; 0x2114 <GetPinValue+0xa8>
	{
		//PINC
		return GET_BIT(PINC, PinNumber%NUM);
    20ea:	e3 e3       	ldi	r30, 0x33	; 51
    20ec:	f0 e0       	ldi	r31, 0x00	; 0
    20ee:	80 81       	ld	r24, Z
    20f0:	28 2f       	mov	r18, r24
    20f2:	30 e0       	ldi	r19, 0x00	; 0
    20f4:	8a 81       	ldd	r24, Y+2	; 0x02
    20f6:	88 2f       	mov	r24, r24
    20f8:	90 e0       	ldi	r25, 0x00	; 0
    20fa:	87 70       	andi	r24, 0x07	; 7
    20fc:	90 70       	andi	r25, 0x00	; 0
    20fe:	a9 01       	movw	r20, r18
    2100:	02 c0       	rjmp	.+4      	; 0x2106 <GetPinValue+0x9a>
    2102:	55 95       	asr	r21
    2104:	47 95       	ror	r20
    2106:	8a 95       	dec	r24
    2108:	e2 f7       	brpl	.-8      	; 0x2102 <GetPinValue+0x96>
    210a:	ca 01       	movw	r24, r20
    210c:	58 2f       	mov	r21, r24
    210e:	51 70       	andi	r21, 0x01	; 1
    2110:	5b 83       	std	Y+3, r21	; 0x03
    2112:	19 c0       	rjmp	.+50     	; 0x2146 <GetPinValue+0xda>
	}

	else if (PortLetter == PortD_Letter) // 3 for port D
    2114:	89 81       	ldd	r24, Y+1	; 0x01
    2116:	83 30       	cpi	r24, 0x03	; 3
    2118:	a9 f4       	brne	.+42     	; 0x2144 <GetPinValue+0xd8>
	{
		//PIND
		return GET_BIT(PIND, PinNumber%NUM);
    211a:	e0 e3       	ldi	r30, 0x30	; 48
    211c:	f0 e0       	ldi	r31, 0x00	; 0
    211e:	80 81       	ld	r24, Z
    2120:	28 2f       	mov	r18, r24
    2122:	30 e0       	ldi	r19, 0x00	; 0
    2124:	8a 81       	ldd	r24, Y+2	; 0x02
    2126:	88 2f       	mov	r24, r24
    2128:	90 e0       	ldi	r25, 0x00	; 0
    212a:	87 70       	andi	r24, 0x07	; 7
    212c:	90 70       	andi	r25, 0x00	; 0
    212e:	a9 01       	movw	r20, r18
    2130:	02 c0       	rjmp	.+4      	; 0x2136 <GetPinValue+0xca>
    2132:	55 95       	asr	r21
    2134:	47 95       	ror	r20
    2136:	8a 95       	dec	r24
    2138:	e2 f7       	brpl	.-8      	; 0x2132 <GetPinValue+0xc6>
    213a:	ca 01       	movw	r24, r20
    213c:	58 2f       	mov	r21, r24
    213e:	51 70       	andi	r21, 0x01	; 1
    2140:	5b 83       	std	Y+3, r21	; 0x03
    2142:	01 c0       	rjmp	.+2      	; 0x2146 <GetPinValue+0xda>
    2144:	02 c0       	rjmp	.+4      	; 0x214a <GetPinValue+0xde>
	}
}
    2146:	8b 81       	ldd	r24, Y+3	; 0x03
    2148:	8c 83       	std	Y+4, r24	; 0x04
    214a:	8c 81       	ldd	r24, Y+4	; 0x04
    214c:	0f 90       	pop	r0
    214e:	0f 90       	pop	r0
    2150:	0f 90       	pop	r0
    2152:	0f 90       	pop	r0
    2154:	cf 91       	pop	r28
    2156:	df 91       	pop	r29
    2158:	08 95       	ret

0000215a <KPD_vidInit>:
		{3, 7, 11, 15}, // 3rd column(its rows)
		{4, 8, 12, 16}  // 4th column(its rows)
};

void KPD_vidInit(void)
{
    215a:	df 93       	push	r29
    215c:	cf 93       	push	r28
    215e:	00 d0       	rcall	.+0      	; 0x2160 <KPD_vidInit+0x6>
    2160:	cd b7       	in	r28, 0x3d	; 61
    2162:	de b7       	in	r29, 0x3e	; 62
	// Configure Keypad pins

		// Columns --> output, high
		u8 colIndex; // column index (0, 1...(COL_NUMBER-1))

		for(colIndex = COL_FIRST_PIN; colIndex < (COL_NUMBER + COL_FIRST_PIN); colIndex++)
    2164:	1a 82       	std	Y+2, r1	; 0x02
    2166:	0b c0       	rjmp	.+22     	; 0x217e <KPD_vidInit+0x24>
		{
			SetPinDirection(colIndex, OUTPUT); // output
    2168:	8a 81       	ldd	r24, Y+2	; 0x02
    216a:	61 e0       	ldi	r22, 0x01	; 1
    216c:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
			SetPinValue(colIndex, HIGH); // high
    2170:	8a 81       	ldd	r24, Y+2	; 0x02
    2172:	61 e0       	ldi	r22, 0x01	; 1
    2174:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
	// Configure Keypad pins

		// Columns --> output, high
		u8 colIndex; // column index (0, 1...(COL_NUMBER-1))

		for(colIndex = COL_FIRST_PIN; colIndex < (COL_NUMBER + COL_FIRST_PIN); colIndex++)
    2178:	8a 81       	ldd	r24, Y+2	; 0x02
    217a:	8f 5f       	subi	r24, 0xFF	; 255
    217c:	8a 83       	std	Y+2, r24	; 0x02
    217e:	8a 81       	ldd	r24, Y+2	; 0x02
    2180:	84 30       	cpi	r24, 0x04	; 4
    2182:	90 f3       	brcs	.-28     	; 0x2168 <KPD_vidInit+0xe>
		}

		// Rows --> inputs, pulled up
		u8 rowIndex; // row index (0, 1...(ROW_NUMBER-1))

		for(rowIndex = ROW_FIRST_PIN; rowIndex < (ROW_NUMBER + ROW_FIRST_PIN); rowIndex++)
    2184:	84 e0       	ldi	r24, 0x04	; 4
    2186:	89 83       	std	Y+1, r24	; 0x01
    2188:	07 c0       	rjmp	.+14     	; 0x2198 <KPD_vidInit+0x3e>
		{
			SetPinDirection(rowIndex, INPUT_PU); // Define as output and activate internal pull up resistor
    218a:	89 81       	ldd	r24, Y+1	; 0x01
    218c:	62 e0       	ldi	r22, 0x02	; 2
    218e:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
		}

		// Rows --> inputs, pulled up
		u8 rowIndex; // row index (0, 1...(ROW_NUMBER-1))

		for(rowIndex = ROW_FIRST_PIN; rowIndex < (ROW_NUMBER + ROW_FIRST_PIN); rowIndex++)
    2192:	89 81       	ldd	r24, Y+1	; 0x01
    2194:	8f 5f       	subi	r24, 0xFF	; 255
    2196:	89 83       	std	Y+1, r24	; 0x01
    2198:	89 81       	ldd	r24, Y+1	; 0x01
    219a:	88 30       	cpi	r24, 0x08	; 8
    219c:	b0 f3       	brcs	.-20     	; 0x218a <KPD_vidInit+0x30>
		{
			SetPinDirection(rowIndex, INPUT_PU); // Define as output and activate internal pull up resistor
		}
}
    219e:	0f 90       	pop	r0
    21a0:	0f 90       	pop	r0
    21a2:	cf 91       	pop	r28
    21a4:	df 91       	pop	r29
    21a6:	08 95       	ret

000021a8 <KPD_u8GetPressedKey>:



u8 KPD_u8GetPressedKey(void) // used to activate/deactivate columns to search for pressed column switches continuously
{
    21a8:	df 93       	push	r29
    21aa:	cf 93       	push	r28
    21ac:	cd b7       	in	r28, 0x3d	; 61
    21ae:	de b7       	in	r29, 0x3e	; 62
    21b0:	61 97       	sbiw	r28, 0x11	; 17
    21b2:	0f b6       	in	r0, 0x3f	; 63
    21b4:	f8 94       	cli
    21b6:	de bf       	out	0x3e, r29	; 62
    21b8:	0f be       	out	0x3f, r0	; 63
    21ba:	cd bf       	out	0x3d, r28	; 61
	// if (read row input after the column activating loop) = 0 --> return the value from the KPD_au8Keys

	u8 colIndex; // column index (0, 1...(COL_NUMBER-1))
	u8 rowIndex; // row index (0, 1...(ROW_NUMBER-1))

	u8  RetValue = 0; // to return the value of the pressed key according to the array KPD_au8Keys
    21bc:	1f 86       	std	Y+15, r1	; 0x0f

/************Column Activating Loop (outer)-Searching pressed button in the activated column loop (inner)*************/

	/**************************** Start of Outer Loop (Column Activating) *************************/
	for(colIndex = COL_FIRST_PIN; colIndex < (COL_NUMBER + COL_FIRST_PIN); colIndex++) // Activating column loop
    21be:	19 8a       	std	Y+17, r1	; 0x11
    21c0:	a7 c0       	rjmp	.+334    	; 0x2310 <KPD_u8GetPressedKey+0x168>
	{
		SetPinValue(colIndex, LOW); // Activate column number colIndex (0 then 1 then 2,.....)
    21c2:	89 89       	ldd	r24, Y+17	; 0x11
    21c4:	60 e0       	ldi	r22, 0x00	; 0
    21c6:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>

		// each time you activate a column --> search for the activated column pressed key

		/**************************** Start of Inner Loop (Activated Column pressed keys) *************************/
		for(rowIndex = ROW_FIRST_PIN; rowIndex < (ROW_NUMBER + ROW_FIRST_PIN); rowIndex++) // Searching pressed activated column keys
    21ca:	84 e0       	ldi	r24, 0x04	; 4
    21cc:	88 8b       	std	Y+16, r24	; 0x10
    21ce:	95 c0       	rjmp	.+298    	; 0x22fa <KPD_u8GetPressedKey+0x152>
		{
			if(GetPinValue(rowIndex) == LOW) // when Low --> key is pressed --> [0][0], [0][1], [0][2], [0][3].....
    21d0:	88 89       	ldd	r24, Y+16	; 0x10
    21d2:	0e 94 36 10 	call	0x206c	; 0x206c <GetPinValue>
    21d6:	88 23       	and	r24, r24
    21d8:	09 f0       	breq	.+2      	; 0x21dc <KPD_u8GetPressedKey+0x34>
    21da:	8c c0       	rjmp	.+280    	; 0x22f4 <KPD_u8GetPressedKey+0x14c>
    21dc:	80 e0       	ldi	r24, 0x00	; 0
    21de:	90 e0       	ldi	r25, 0x00	; 0
    21e0:	a8 e4       	ldi	r26, 0x48	; 72
    21e2:	b2 e4       	ldi	r27, 0x42	; 66
    21e4:	8b 87       	std	Y+11, r24	; 0x0b
    21e6:	9c 87       	std	Y+12, r25	; 0x0c
    21e8:	ad 87       	std	Y+13, r26	; 0x0d
    21ea:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    21ec:	6b 85       	ldd	r22, Y+11	; 0x0b
    21ee:	7c 85       	ldd	r23, Y+12	; 0x0c
    21f0:	8d 85       	ldd	r24, Y+13	; 0x0d
    21f2:	9e 85       	ldd	r25, Y+14	; 0x0e
    21f4:	20 e0       	ldi	r18, 0x00	; 0
    21f6:	30 e0       	ldi	r19, 0x00	; 0
    21f8:	4a ef       	ldi	r20, 0xFA	; 250
    21fa:	54 e4       	ldi	r21, 0x44	; 68
    21fc:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2200:	dc 01       	movw	r26, r24
    2202:	cb 01       	movw	r24, r22
    2204:	8f 83       	std	Y+7, r24	; 0x07
    2206:	98 87       	std	Y+8, r25	; 0x08
    2208:	a9 87       	std	Y+9, r26	; 0x09
    220a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    220c:	6f 81       	ldd	r22, Y+7	; 0x07
    220e:	78 85       	ldd	r23, Y+8	; 0x08
    2210:	89 85       	ldd	r24, Y+9	; 0x09
    2212:	9a 85       	ldd	r25, Y+10	; 0x0a
    2214:	20 e0       	ldi	r18, 0x00	; 0
    2216:	30 e0       	ldi	r19, 0x00	; 0
    2218:	40 e8       	ldi	r20, 0x80	; 128
    221a:	5f e3       	ldi	r21, 0x3F	; 63
    221c:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    2220:	88 23       	and	r24, r24
    2222:	2c f4       	brge	.+10     	; 0x222e <KPD_u8GetPressedKey+0x86>
		__ticks = 1;
    2224:	81 e0       	ldi	r24, 0x01	; 1
    2226:	90 e0       	ldi	r25, 0x00	; 0
    2228:	9e 83       	std	Y+6, r25	; 0x06
    222a:	8d 83       	std	Y+5, r24	; 0x05
    222c:	3f c0       	rjmp	.+126    	; 0x22ac <KPD_u8GetPressedKey+0x104>
	else if (__tmp > 65535)
    222e:	6f 81       	ldd	r22, Y+7	; 0x07
    2230:	78 85       	ldd	r23, Y+8	; 0x08
    2232:	89 85       	ldd	r24, Y+9	; 0x09
    2234:	9a 85       	ldd	r25, Y+10	; 0x0a
    2236:	20 e0       	ldi	r18, 0x00	; 0
    2238:	3f ef       	ldi	r19, 0xFF	; 255
    223a:	4f e7       	ldi	r20, 0x7F	; 127
    223c:	57 e4       	ldi	r21, 0x47	; 71
    223e:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    2242:	18 16       	cp	r1, r24
    2244:	4c f5       	brge	.+82     	; 0x2298 <KPD_u8GetPressedKey+0xf0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2246:	6b 85       	ldd	r22, Y+11	; 0x0b
    2248:	7c 85       	ldd	r23, Y+12	; 0x0c
    224a:	8d 85       	ldd	r24, Y+13	; 0x0d
    224c:	9e 85       	ldd	r25, Y+14	; 0x0e
    224e:	20 e0       	ldi	r18, 0x00	; 0
    2250:	30 e0       	ldi	r19, 0x00	; 0
    2252:	40 e2       	ldi	r20, 0x20	; 32
    2254:	51 e4       	ldi	r21, 0x41	; 65
    2256:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    225a:	dc 01       	movw	r26, r24
    225c:	cb 01       	movw	r24, r22
    225e:	bc 01       	movw	r22, r24
    2260:	cd 01       	movw	r24, r26
    2262:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2266:	dc 01       	movw	r26, r24
    2268:	cb 01       	movw	r24, r22
    226a:	9e 83       	std	Y+6, r25	; 0x06
    226c:	8d 83       	std	Y+5, r24	; 0x05
    226e:	0f c0       	rjmp	.+30     	; 0x228e <KPD_u8GetPressedKey+0xe6>
    2270:	88 ec       	ldi	r24, 0xC8	; 200
    2272:	90 e0       	ldi	r25, 0x00	; 0
    2274:	9c 83       	std	Y+4, r25	; 0x04
    2276:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2278:	8b 81       	ldd	r24, Y+3	; 0x03
    227a:	9c 81       	ldd	r25, Y+4	; 0x04
    227c:	01 97       	sbiw	r24, 0x01	; 1
    227e:	f1 f7       	brne	.-4      	; 0x227c <KPD_u8GetPressedKey+0xd4>
    2280:	9c 83       	std	Y+4, r25	; 0x04
    2282:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2284:	8d 81       	ldd	r24, Y+5	; 0x05
    2286:	9e 81       	ldd	r25, Y+6	; 0x06
    2288:	01 97       	sbiw	r24, 0x01	; 1
    228a:	9e 83       	std	Y+6, r25	; 0x06
    228c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    228e:	8d 81       	ldd	r24, Y+5	; 0x05
    2290:	9e 81       	ldd	r25, Y+6	; 0x06
    2292:	00 97       	sbiw	r24, 0x00	; 0
    2294:	69 f7       	brne	.-38     	; 0x2270 <KPD_u8GetPressedKey+0xc8>
    2296:	14 c0       	rjmp	.+40     	; 0x22c0 <KPD_u8GetPressedKey+0x118>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2298:	6f 81       	ldd	r22, Y+7	; 0x07
    229a:	78 85       	ldd	r23, Y+8	; 0x08
    229c:	89 85       	ldd	r24, Y+9	; 0x09
    229e:	9a 85       	ldd	r25, Y+10	; 0x0a
    22a0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    22a4:	dc 01       	movw	r26, r24
    22a6:	cb 01       	movw	r24, r22
    22a8:	9e 83       	std	Y+6, r25	; 0x06
    22aa:	8d 83       	std	Y+5, r24	; 0x05
    22ac:	8d 81       	ldd	r24, Y+5	; 0x05
    22ae:	9e 81       	ldd	r25, Y+6	; 0x06
    22b0:	9a 83       	std	Y+2, r25	; 0x02
    22b2:	89 83       	std	Y+1, r24	; 0x01
    22b4:	89 81       	ldd	r24, Y+1	; 0x01
    22b6:	9a 81       	ldd	r25, Y+2	; 0x02
    22b8:	01 97       	sbiw	r24, 0x01	; 1
    22ba:	f1 f7       	brne	.-4      	; 0x22b8 <KPD_u8GetPressedKey+0x110>
    22bc:	9a 83       	std	Y+2, r25	; 0x02
    22be:	89 83       	std	Y+1, r24	; 0x01
			{
				_delay_ms(50); // to avoid bouncing (50-250)ms
				if(GetPinValue(rowIndex) == HIGH) //to make sure you get back to the un-pressed state
    22c0:	88 89       	ldd	r24, Y+16	; 0x10
    22c2:	0e 94 36 10 	call	0x206c	; 0x206c <GetPinValue>
    22c6:	81 30       	cpi	r24, 0x01	; 1
    22c8:	a9 f4       	brne	.+42     	; 0x22f4 <KPD_u8GetPressedKey+0x14c>
				{
				RetValue= KPD_au8Keys[colIndex-COL_FIRST_PIN][rowIndex-ROW_FIRST_PIN]; // get the pressed key
    22ca:	89 89       	ldd	r24, Y+17	; 0x11
    22cc:	48 2f       	mov	r20, r24
    22ce:	50 e0       	ldi	r21, 0x00	; 0
    22d0:	88 89       	ldd	r24, Y+16	; 0x10
    22d2:	88 2f       	mov	r24, r24
    22d4:	90 e0       	ldi	r25, 0x00	; 0
    22d6:	9c 01       	movw	r18, r24
    22d8:	24 50       	subi	r18, 0x04	; 4
    22da:	30 40       	sbci	r19, 0x00	; 0
    22dc:	ca 01       	movw	r24, r20
    22de:	88 0f       	add	r24, r24
    22e0:	99 1f       	adc	r25, r25
    22e2:	88 0f       	add	r24, r24
    22e4:	99 1f       	adc	r25, r25
    22e6:	82 0f       	add	r24, r18
    22e8:	93 1f       	adc	r25, r19
    22ea:	fc 01       	movw	r30, r24
    22ec:	e8 59       	subi	r30, 0x98	; 152
    22ee:	fe 4f       	sbci	r31, 0xFE	; 254
    22f0:	80 81       	ld	r24, Z
    22f2:	8f 87       	std	Y+15, r24	; 0x0f
		SetPinValue(colIndex, LOW); // Activate column number colIndex (0 then 1 then 2,.....)

		// each time you activate a column --> search for the activated column pressed key

		/**************************** Start of Inner Loop (Activated Column pressed keys) *************************/
		for(rowIndex = ROW_FIRST_PIN; rowIndex < (ROW_NUMBER + ROW_FIRST_PIN); rowIndex++) // Searching pressed activated column keys
    22f4:	88 89       	ldd	r24, Y+16	; 0x10
    22f6:	8f 5f       	subi	r24, 0xFF	; 255
    22f8:	88 8b       	std	Y+16, r24	; 0x10
    22fa:	88 89       	ldd	r24, Y+16	; 0x10
    22fc:	88 30       	cpi	r24, 0x08	; 8
    22fe:	08 f4       	brcc	.+2      	; 0x2302 <KPD_u8GetPressedKey+0x15a>
    2300:	67 cf       	rjmp	.-306    	; 0x21d0 <KPD_u8GetPressedKey+0x28>
		/**************************** End of Inner Loop (Activated Column pressed keys) *************************/

	/****************************** End of Outer Loop (Column Activating) ****************************/

/*************************************************************************************************************/
		SetPinValue(colIndex, HIGH); // Deactivate column
    2302:	89 89       	ldd	r24, Y+17	; 0x11
    2304:	61 e0       	ldi	r22, 0x01	; 1
    2306:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
	u8  RetValue = 0; // to return the value of the pressed key according to the array KPD_au8Keys

/************Column Activating Loop (outer)-Searching pressed button in the activated column loop (inner)*************/

	/**************************** Start of Outer Loop (Column Activating) *************************/
	for(colIndex = COL_FIRST_PIN; colIndex < (COL_NUMBER + COL_FIRST_PIN); colIndex++) // Activating column loop
    230a:	89 89       	ldd	r24, Y+17	; 0x11
    230c:	8f 5f       	subi	r24, 0xFF	; 255
    230e:	89 8b       	std	Y+17, r24	; 0x11
    2310:	89 89       	ldd	r24, Y+17	; 0x11
    2312:	84 30       	cpi	r24, 0x04	; 4
    2314:	08 f4       	brcc	.+2      	; 0x2318 <KPD_u8GetPressedKey+0x170>
    2316:	55 cf       	rjmp	.-342    	; 0x21c2 <KPD_u8GetPressedKey+0x1a>

/*************************************************************************************************************/
		SetPinValue(colIndex, HIGH); // Deactivate column
	}

	return RetValue; // get the value of the pressed key (if any)
    2318:	8f 85       	ldd	r24, Y+15	; 0x0f
}
    231a:	61 96       	adiw	r28, 0x11	; 17
    231c:	0f b6       	in	r0, 0x3f	; 63
    231e:	f8 94       	cli
    2320:	de bf       	out	0x3e, r29	; 62
    2322:	0f be       	out	0x3f, r0	; 63
    2324:	cd bf       	out	0x3d, r28	; 61
    2326:	cf 91       	pop	r28
    2328:	df 91       	pop	r29
    232a:	08 95       	ret

0000232c <LCD_vidwriteCommand>:

#include"HLCD.h" // This header file includes the set of pins selected to connect LCD with MCU and 3 function prototypes above that used to control and display commands and data on LCD screen, repectively


void LCD_vidwriteCommand(u8 command)
{
    232c:	df 93       	push	r29
    232e:	cf 93       	push	r28
    2330:	cd b7       	in	r28, 0x3d	; 61
    2332:	de b7       	in	r29, 0x3e	; 62
    2334:	2f 97       	sbiw	r28, 0x0f	; 15
    2336:	0f b6       	in	r0, 0x3f	; 63
    2338:	f8 94       	cli
    233a:	de bf       	out	0x3e, r29	; 62
    233c:	0f be       	out	0x3f, r0	; 63
    233e:	cd bf       	out	0x3d, r28	; 61
    2340:	8f 87       	std	Y+15, r24	; 0x0f
	//RS=0
	SetPinDirection(LCD_RS, OUTPUT);
    2342:	80 e1       	ldi	r24, 0x10	; 16
    2344:	61 e0       	ldi	r22, 0x01	; 1
    2346:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinValue(LCD_RS, LOW);
    234a:	80 e1       	ldi	r24, 0x10	; 16
    234c:	60 e0       	ldi	r22, 0x00	; 0
    234e:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>

	//RW=0
	SetPinDirection(LCD_RW, OUTPUT);
    2352:	81 e1       	ldi	r24, 0x11	; 17
    2354:	61 e0       	ldi	r22, 0x01	; 1
    2356:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinValue(LCD_RW, LOW);
    235a:	81 e1       	ldi	r24, 0x11	; 17
    235c:	60 e0       	ldi	r22, 0x00	; 0
    235e:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>

	//command: writing command to the pins defined and connected to the data pins to send commands to the LCD
	SetPinDirection(LCD_D0, OUTPUT); // declare D0 as output
    2362:	88 e1       	ldi	r24, 0x18	; 24
    2364:	61 e0       	ldi	r22, 0x01	; 1
    2366:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinValue(LCD_D0, GET_BIT(command, 0)); // get the value of the 1st bit of "command" var. and put it at D0 which is the 1st bit/pin of the data pins/bits
    236a:	8f 85       	ldd	r24, Y+15	; 0x0f
    236c:	98 2f       	mov	r25, r24
    236e:	91 70       	andi	r25, 0x01	; 1
    2370:	88 e1       	ldi	r24, 0x18	; 24
    2372:	69 2f       	mov	r22, r25
    2374:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>

	SetPinDirection(LCD_D1, OUTPUT); // declare D1 as output
    2378:	89 e1       	ldi	r24, 0x19	; 25
    237a:	61 e0       	ldi	r22, 0x01	; 1
    237c:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinValue(LCD_D1, GET_BIT(command, 1)); // get the value of the 1st bit of "command" var. and put it at D1 which is the 2nd bit/pin of the data pins/bits
    2380:	8f 85       	ldd	r24, Y+15	; 0x0f
    2382:	86 95       	lsr	r24
    2384:	98 2f       	mov	r25, r24
    2386:	91 70       	andi	r25, 0x01	; 1
    2388:	89 e1       	ldi	r24, 0x19	; 25
    238a:	69 2f       	mov	r22, r25
    238c:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>

	SetPinDirection(LCD_D2, OUTPUT); // declare D2 as output
    2390:	8a e1       	ldi	r24, 0x1A	; 26
    2392:	61 e0       	ldi	r22, 0x01	; 1
    2394:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinValue(LCD_D2, GET_BIT(command, 2)); // get the value of the 1st bit of "command" var. and put it at D2 which is the 3rd bit/pin of the data pins/bits
    2398:	8f 85       	ldd	r24, Y+15	; 0x0f
    239a:	86 95       	lsr	r24
    239c:	86 95       	lsr	r24
    239e:	98 2f       	mov	r25, r24
    23a0:	91 70       	andi	r25, 0x01	; 1
    23a2:	8a e1       	ldi	r24, 0x1A	; 26
    23a4:	69 2f       	mov	r22, r25
    23a6:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>

	SetPinDirection(LCD_D3, OUTPUT); // declare D3 as output
    23aa:	8b e1       	ldi	r24, 0x1B	; 27
    23ac:	61 e0       	ldi	r22, 0x01	; 1
    23ae:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinValue(LCD_D3, GET_BIT(command, 3)); // get the value of the 1st bit of "command" var. and put it at D3 which is the 4th bit/pin of the data pins/bits
    23b2:	8f 85       	ldd	r24, Y+15	; 0x0f
    23b4:	86 95       	lsr	r24
    23b6:	86 95       	lsr	r24
    23b8:	86 95       	lsr	r24
    23ba:	98 2f       	mov	r25, r24
    23bc:	91 70       	andi	r25, 0x01	; 1
    23be:	8b e1       	ldi	r24, 0x1B	; 27
    23c0:	69 2f       	mov	r22, r25
    23c2:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>

	SetPinDirection(LCD_D4, OUTPUT); // declare D4 as output
    23c6:	8c e1       	ldi	r24, 0x1C	; 28
    23c8:	61 e0       	ldi	r22, 0x01	; 1
    23ca:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinValue(LCD_D4, GET_BIT(command, 4)); // get the value of the 1st bit of "command" var. and put it at D4 which is the 5th bit/pin of the data pins/bits
    23ce:	8f 85       	ldd	r24, Y+15	; 0x0f
    23d0:	82 95       	swap	r24
    23d2:	8f 70       	andi	r24, 0x0F	; 15
    23d4:	98 2f       	mov	r25, r24
    23d6:	91 70       	andi	r25, 0x01	; 1
    23d8:	8c e1       	ldi	r24, 0x1C	; 28
    23da:	69 2f       	mov	r22, r25
    23dc:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>

	SetPinDirection(LCD_D5, OUTPUT); // declare D5 as output
    23e0:	8d e1       	ldi	r24, 0x1D	; 29
    23e2:	61 e0       	ldi	r22, 0x01	; 1
    23e4:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinValue(LCD_D5, GET_BIT(command, 5)); // get the value of the 1st bit of "command" var. and put it at D5 which is the 6th bit/pin of the data pins/bits
    23e8:	8f 85       	ldd	r24, Y+15	; 0x0f
    23ea:	82 95       	swap	r24
    23ec:	86 95       	lsr	r24
    23ee:	87 70       	andi	r24, 0x07	; 7
    23f0:	98 2f       	mov	r25, r24
    23f2:	91 70       	andi	r25, 0x01	; 1
    23f4:	8d e1       	ldi	r24, 0x1D	; 29
    23f6:	69 2f       	mov	r22, r25
    23f8:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>

	SetPinDirection(LCD_D6, OUTPUT); // declare D6 as output
    23fc:	8e e1       	ldi	r24, 0x1E	; 30
    23fe:	61 e0       	ldi	r22, 0x01	; 1
    2400:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinValue(LCD_D6, GET_BIT(command, 6)); // get the value of the 1st bit of "command" var. and put it at D6 which is the 7th bit/pin of the data pins/bits
    2404:	8f 85       	ldd	r24, Y+15	; 0x0f
    2406:	82 95       	swap	r24
    2408:	86 95       	lsr	r24
    240a:	86 95       	lsr	r24
    240c:	83 70       	andi	r24, 0x03	; 3
    240e:	98 2f       	mov	r25, r24
    2410:	91 70       	andi	r25, 0x01	; 1
    2412:	8e e1       	ldi	r24, 0x1E	; 30
    2414:	69 2f       	mov	r22, r25
    2416:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>

	SetPinDirection(LCD_D7, OUTPUT); // declare D7 as output
    241a:	8f e1       	ldi	r24, 0x1F	; 31
    241c:	61 e0       	ldi	r22, 0x01	; 1
    241e:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinValue(LCD_D7, GET_BIT(command, 7)); // get the value of the 1st bit of "command" var. and put it at D7 which is the 8th bit/pin of the data pins/bits
    2422:	8f 85       	ldd	r24, Y+15	; 0x0f
    2424:	98 2f       	mov	r25, r24
    2426:	99 1f       	adc	r25, r25
    2428:	99 27       	eor	r25, r25
    242a:	99 1f       	adc	r25, r25
    242c:	8f e1       	ldi	r24, 0x1F	; 31
    242e:	69 2f       	mov	r22, r25
    2430:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>

	// Enable Pulse
		//Enable high
		SetPinDirection(LCD_EN, OUTPUT);
    2434:	82 e1       	ldi	r24, 0x12	; 18
    2436:	61 e0       	ldi	r22, 0x01	; 1
    2438:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
		SetPinValue(LCD_EN,HIGH);
    243c:	82 e1       	ldi	r24, 0x12	; 18
    243e:	61 e0       	ldi	r22, 0x01	; 1
    2440:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2444:	80 e0       	ldi	r24, 0x00	; 0
    2446:	90 e0       	ldi	r25, 0x00	; 0
    2448:	a0 e0       	ldi	r26, 0x00	; 0
    244a:	b0 e4       	ldi	r27, 0x40	; 64
    244c:	8b 87       	std	Y+11, r24	; 0x0b
    244e:	9c 87       	std	Y+12, r25	; 0x0c
    2450:	ad 87       	std	Y+13, r26	; 0x0d
    2452:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2454:	6b 85       	ldd	r22, Y+11	; 0x0b
    2456:	7c 85       	ldd	r23, Y+12	; 0x0c
    2458:	8d 85       	ldd	r24, Y+13	; 0x0d
    245a:	9e 85       	ldd	r25, Y+14	; 0x0e
    245c:	20 e0       	ldi	r18, 0x00	; 0
    245e:	30 e0       	ldi	r19, 0x00	; 0
    2460:	4a ef       	ldi	r20, 0xFA	; 250
    2462:	54 e4       	ldi	r21, 0x44	; 68
    2464:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2468:	dc 01       	movw	r26, r24
    246a:	cb 01       	movw	r24, r22
    246c:	8f 83       	std	Y+7, r24	; 0x07
    246e:	98 87       	std	Y+8, r25	; 0x08
    2470:	a9 87       	std	Y+9, r26	; 0x09
    2472:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2474:	6f 81       	ldd	r22, Y+7	; 0x07
    2476:	78 85       	ldd	r23, Y+8	; 0x08
    2478:	89 85       	ldd	r24, Y+9	; 0x09
    247a:	9a 85       	ldd	r25, Y+10	; 0x0a
    247c:	20 e0       	ldi	r18, 0x00	; 0
    247e:	30 e0       	ldi	r19, 0x00	; 0
    2480:	40 e8       	ldi	r20, 0x80	; 128
    2482:	5f e3       	ldi	r21, 0x3F	; 63
    2484:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    2488:	88 23       	and	r24, r24
    248a:	2c f4       	brge	.+10     	; 0x2496 <LCD_vidwriteCommand+0x16a>
		__ticks = 1;
    248c:	81 e0       	ldi	r24, 0x01	; 1
    248e:	90 e0       	ldi	r25, 0x00	; 0
    2490:	9e 83       	std	Y+6, r25	; 0x06
    2492:	8d 83       	std	Y+5, r24	; 0x05
    2494:	3f c0       	rjmp	.+126    	; 0x2514 <LCD_vidwriteCommand+0x1e8>
	else if (__tmp > 65535)
    2496:	6f 81       	ldd	r22, Y+7	; 0x07
    2498:	78 85       	ldd	r23, Y+8	; 0x08
    249a:	89 85       	ldd	r24, Y+9	; 0x09
    249c:	9a 85       	ldd	r25, Y+10	; 0x0a
    249e:	20 e0       	ldi	r18, 0x00	; 0
    24a0:	3f ef       	ldi	r19, 0xFF	; 255
    24a2:	4f e7       	ldi	r20, 0x7F	; 127
    24a4:	57 e4       	ldi	r21, 0x47	; 71
    24a6:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    24aa:	18 16       	cp	r1, r24
    24ac:	4c f5       	brge	.+82     	; 0x2500 <LCD_vidwriteCommand+0x1d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    24ae:	6b 85       	ldd	r22, Y+11	; 0x0b
    24b0:	7c 85       	ldd	r23, Y+12	; 0x0c
    24b2:	8d 85       	ldd	r24, Y+13	; 0x0d
    24b4:	9e 85       	ldd	r25, Y+14	; 0x0e
    24b6:	20 e0       	ldi	r18, 0x00	; 0
    24b8:	30 e0       	ldi	r19, 0x00	; 0
    24ba:	40 e2       	ldi	r20, 0x20	; 32
    24bc:	51 e4       	ldi	r21, 0x41	; 65
    24be:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    24c2:	dc 01       	movw	r26, r24
    24c4:	cb 01       	movw	r24, r22
    24c6:	bc 01       	movw	r22, r24
    24c8:	cd 01       	movw	r24, r26
    24ca:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    24ce:	dc 01       	movw	r26, r24
    24d0:	cb 01       	movw	r24, r22
    24d2:	9e 83       	std	Y+6, r25	; 0x06
    24d4:	8d 83       	std	Y+5, r24	; 0x05
    24d6:	0f c0       	rjmp	.+30     	; 0x24f6 <LCD_vidwriteCommand+0x1ca>
    24d8:	88 ec       	ldi	r24, 0xC8	; 200
    24da:	90 e0       	ldi	r25, 0x00	; 0
    24dc:	9c 83       	std	Y+4, r25	; 0x04
    24de:	8b 83       	std	Y+3, r24	; 0x03
    24e0:	8b 81       	ldd	r24, Y+3	; 0x03
    24e2:	9c 81       	ldd	r25, Y+4	; 0x04
    24e4:	01 97       	sbiw	r24, 0x01	; 1
    24e6:	f1 f7       	brne	.-4      	; 0x24e4 <LCD_vidwriteCommand+0x1b8>
    24e8:	9c 83       	std	Y+4, r25	; 0x04
    24ea:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    24ec:	8d 81       	ldd	r24, Y+5	; 0x05
    24ee:	9e 81       	ldd	r25, Y+6	; 0x06
    24f0:	01 97       	sbiw	r24, 0x01	; 1
    24f2:	9e 83       	std	Y+6, r25	; 0x06
    24f4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    24f6:	8d 81       	ldd	r24, Y+5	; 0x05
    24f8:	9e 81       	ldd	r25, Y+6	; 0x06
    24fa:	00 97       	sbiw	r24, 0x00	; 0
    24fc:	69 f7       	brne	.-38     	; 0x24d8 <LCD_vidwriteCommand+0x1ac>
    24fe:	14 c0       	rjmp	.+40     	; 0x2528 <LCD_vidwriteCommand+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2500:	6f 81       	ldd	r22, Y+7	; 0x07
    2502:	78 85       	ldd	r23, Y+8	; 0x08
    2504:	89 85       	ldd	r24, Y+9	; 0x09
    2506:	9a 85       	ldd	r25, Y+10	; 0x0a
    2508:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    250c:	dc 01       	movw	r26, r24
    250e:	cb 01       	movw	r24, r22
    2510:	9e 83       	std	Y+6, r25	; 0x06
    2512:	8d 83       	std	Y+5, r24	; 0x05
    2514:	8d 81       	ldd	r24, Y+5	; 0x05
    2516:	9e 81       	ldd	r25, Y+6	; 0x06
    2518:	9a 83       	std	Y+2, r25	; 0x02
    251a:	89 83       	std	Y+1, r24	; 0x01
    251c:	89 81       	ldd	r24, Y+1	; 0x01
    251e:	9a 81       	ldd	r25, Y+2	; 0x02
    2520:	01 97       	sbiw	r24, 0x01	; 1
    2522:	f1 f7       	brne	.-4      	; 0x2520 <LCD_vidwriteCommand+0x1f4>
    2524:	9a 83       	std	Y+2, r25	; 0x02
    2526:	89 83       	std	Y+1, r24	; 0x01
		//delay 2ms
		_delay_ms(2);
		//Enable low
		SetPinValue(LCD_EN,LOW);
    2528:	82 e1       	ldi	r24, 0x12	; 18
    252a:	60 e0       	ldi	r22, 0x00	; 0
    252c:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
}
    2530:	2f 96       	adiw	r28, 0x0f	; 15
    2532:	0f b6       	in	r0, 0x3f	; 63
    2534:	f8 94       	cli
    2536:	de bf       	out	0x3e, r29	; 62
    2538:	0f be       	out	0x3f, r0	; 63
    253a:	cd bf       	out	0x3d, r28	; 61
    253c:	cf 91       	pop	r28
    253e:	df 91       	pop	r29
    2540:	08 95       	ret

00002542 <LCD_vidwriteData>:

void LCD_vidwriteData(u8 data)
{
    2542:	df 93       	push	r29
    2544:	cf 93       	push	r28
    2546:	cd b7       	in	r28, 0x3d	; 61
    2548:	de b7       	in	r29, 0x3e	; 62
    254a:	2f 97       	sbiw	r28, 0x0f	; 15
    254c:	0f b6       	in	r0, 0x3f	; 63
    254e:	f8 94       	cli
    2550:	de bf       	out	0x3e, r29	; 62
    2552:	0f be       	out	0x3f, r0	; 63
    2554:	cd bf       	out	0x3d, r28	; 61
    2556:	8f 87       	std	Y+15, r24	; 0x0f
	//RS=1
	SetPinDirection(LCD_RS,OUTPUT);
    2558:	80 e1       	ldi	r24, 0x10	; 16
    255a:	61 e0       	ldi	r22, 0x01	; 1
    255c:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinValue(LCD_RS,HIGH);
    2560:	80 e1       	ldi	r24, 0x10	; 16
    2562:	61 e0       	ldi	r22, 0x01	; 1
    2564:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>

	//RW=0
	SetPinDirection(LCD_RW,OUTPUT);
    2568:	81 e1       	ldi	r24, 0x11	; 17
    256a:	61 e0       	ldi	r22, 0x01	; 1
    256c:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinValue(LCD_RW,LOW);
    2570:	81 e1       	ldi	r24, 0x11	; 17
    2572:	60 e0       	ldi	r22, 0x00	; 0
    2574:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>

	//data
	SetPinDirection(LCD_D0, OUTPUT); // declare D0 as output
    2578:	88 e1       	ldi	r24, 0x18	; 24
    257a:	61 e0       	ldi	r22, 0x01	; 1
    257c:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinValue(LCD_D0,GET_BIT(data,0)); // get the value of the 1st bit of "data" var. and put it at D0 which is the 1st bit/pin of the data pins/bits
    2580:	8f 85       	ldd	r24, Y+15	; 0x0f
    2582:	98 2f       	mov	r25, r24
    2584:	91 70       	andi	r25, 0x01	; 1
    2586:	88 e1       	ldi	r24, 0x18	; 24
    2588:	69 2f       	mov	r22, r25
    258a:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>

	SetPinDirection(LCD_D1, OUTPUT); // declare D1 as output
    258e:	89 e1       	ldi	r24, 0x19	; 25
    2590:	61 e0       	ldi	r22, 0x01	; 1
    2592:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinValue(LCD_D1,GET_BIT(data,1)); // get the value of the 1st bit of "data" var. and put it at D1 which is the 2nd bit/pin of the data pins/bits
    2596:	8f 85       	ldd	r24, Y+15	; 0x0f
    2598:	86 95       	lsr	r24
    259a:	98 2f       	mov	r25, r24
    259c:	91 70       	andi	r25, 0x01	; 1
    259e:	89 e1       	ldi	r24, 0x19	; 25
    25a0:	69 2f       	mov	r22, r25
    25a2:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>

	SetPinDirection(LCD_D2, OUTPUT); // declare D2 as output
    25a6:	8a e1       	ldi	r24, 0x1A	; 26
    25a8:	61 e0       	ldi	r22, 0x01	; 1
    25aa:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinValue(LCD_D2,GET_BIT(data,2)); // get the value of the 1st bit of "data" var. and put it at D2 which is the 3rd bit/pin of the data pins/bits
    25ae:	8f 85       	ldd	r24, Y+15	; 0x0f
    25b0:	86 95       	lsr	r24
    25b2:	86 95       	lsr	r24
    25b4:	98 2f       	mov	r25, r24
    25b6:	91 70       	andi	r25, 0x01	; 1
    25b8:	8a e1       	ldi	r24, 0x1A	; 26
    25ba:	69 2f       	mov	r22, r25
    25bc:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>

	SetPinDirection(LCD_D3, OUTPUT); // declare D3 as output
    25c0:	8b e1       	ldi	r24, 0x1B	; 27
    25c2:	61 e0       	ldi	r22, 0x01	; 1
    25c4:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinValue(LCD_D3,GET_BIT(data,3)); // get the value of the 1st bit of "data" var. and put it at D3 which is the 4th bit/pin of the data pins/bits
    25c8:	8f 85       	ldd	r24, Y+15	; 0x0f
    25ca:	86 95       	lsr	r24
    25cc:	86 95       	lsr	r24
    25ce:	86 95       	lsr	r24
    25d0:	98 2f       	mov	r25, r24
    25d2:	91 70       	andi	r25, 0x01	; 1
    25d4:	8b e1       	ldi	r24, 0x1B	; 27
    25d6:	69 2f       	mov	r22, r25
    25d8:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>

	SetPinDirection(LCD_D4, OUTPUT); // declare D4 as output
    25dc:	8c e1       	ldi	r24, 0x1C	; 28
    25de:	61 e0       	ldi	r22, 0x01	; 1
    25e0:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinValue(LCD_D4,GET_BIT(data,4)); // get the value of the 1st bit of "data" var. and put it at D4 which is the 5th bit/pin of the data pins/bits
    25e4:	8f 85       	ldd	r24, Y+15	; 0x0f
    25e6:	82 95       	swap	r24
    25e8:	8f 70       	andi	r24, 0x0F	; 15
    25ea:	98 2f       	mov	r25, r24
    25ec:	91 70       	andi	r25, 0x01	; 1
    25ee:	8c e1       	ldi	r24, 0x1C	; 28
    25f0:	69 2f       	mov	r22, r25
    25f2:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>

	SetPinDirection(LCD_D5, OUTPUT); // declare D5 as output
    25f6:	8d e1       	ldi	r24, 0x1D	; 29
    25f8:	61 e0       	ldi	r22, 0x01	; 1
    25fa:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinValue(LCD_D5,GET_BIT(data,5)); // get the value of the 1st bit of "data" var. and put it at D5 which is the 6th bit/pin of the data pins/bits
    25fe:	8f 85       	ldd	r24, Y+15	; 0x0f
    2600:	82 95       	swap	r24
    2602:	86 95       	lsr	r24
    2604:	87 70       	andi	r24, 0x07	; 7
    2606:	98 2f       	mov	r25, r24
    2608:	91 70       	andi	r25, 0x01	; 1
    260a:	8d e1       	ldi	r24, 0x1D	; 29
    260c:	69 2f       	mov	r22, r25
    260e:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>

	SetPinDirection(LCD_D6, OUTPUT); // declare D6 as output
    2612:	8e e1       	ldi	r24, 0x1E	; 30
    2614:	61 e0       	ldi	r22, 0x01	; 1
    2616:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinValue(LCD_D6,GET_BIT(data,6)); // get the value of the 1st bit of "data" var. and put it at D6 which is the 7th bit/pin of the data pins/bits
    261a:	8f 85       	ldd	r24, Y+15	; 0x0f
    261c:	82 95       	swap	r24
    261e:	86 95       	lsr	r24
    2620:	86 95       	lsr	r24
    2622:	83 70       	andi	r24, 0x03	; 3
    2624:	98 2f       	mov	r25, r24
    2626:	91 70       	andi	r25, 0x01	; 1
    2628:	8e e1       	ldi	r24, 0x1E	; 30
    262a:	69 2f       	mov	r22, r25
    262c:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>

	SetPinDirection(LCD_D7, OUTPUT); // declare D7 as output
    2630:	8f e1       	ldi	r24, 0x1F	; 31
    2632:	61 e0       	ldi	r22, 0x01	; 1
    2634:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinValue(LCD_D7,GET_BIT(data,7)); // get the value of the 1st bit of "data" var. and put it at D7 which is the 8th bit/pin of the data pins/bits
    2638:	8f 85       	ldd	r24, Y+15	; 0x0f
    263a:	98 2f       	mov	r25, r24
    263c:	99 1f       	adc	r25, r25
    263e:	99 27       	eor	r25, r25
    2640:	99 1f       	adc	r25, r25
    2642:	8f e1       	ldi	r24, 0x1F	; 31
    2644:	69 2f       	mov	r22, r25
    2646:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>


	// Enable Pulse
		//Enable high
		SetPinDirection(LCD_EN, OUTPUT);
    264a:	82 e1       	ldi	r24, 0x12	; 18
    264c:	61 e0       	ldi	r22, 0x01	; 1
    264e:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
		SetPinValue(LCD_EN,HIGH);
    2652:	82 e1       	ldi	r24, 0x12	; 18
    2654:	61 e0       	ldi	r22, 0x01	; 1
    2656:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    265a:	80 e0       	ldi	r24, 0x00	; 0
    265c:	90 e0       	ldi	r25, 0x00	; 0
    265e:	a0 e0       	ldi	r26, 0x00	; 0
    2660:	b0 e4       	ldi	r27, 0x40	; 64
    2662:	8b 87       	std	Y+11, r24	; 0x0b
    2664:	9c 87       	std	Y+12, r25	; 0x0c
    2666:	ad 87       	std	Y+13, r26	; 0x0d
    2668:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    266a:	6b 85       	ldd	r22, Y+11	; 0x0b
    266c:	7c 85       	ldd	r23, Y+12	; 0x0c
    266e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2670:	9e 85       	ldd	r25, Y+14	; 0x0e
    2672:	20 e0       	ldi	r18, 0x00	; 0
    2674:	30 e0       	ldi	r19, 0x00	; 0
    2676:	4a ef       	ldi	r20, 0xFA	; 250
    2678:	54 e4       	ldi	r21, 0x44	; 68
    267a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    267e:	dc 01       	movw	r26, r24
    2680:	cb 01       	movw	r24, r22
    2682:	8f 83       	std	Y+7, r24	; 0x07
    2684:	98 87       	std	Y+8, r25	; 0x08
    2686:	a9 87       	std	Y+9, r26	; 0x09
    2688:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    268a:	6f 81       	ldd	r22, Y+7	; 0x07
    268c:	78 85       	ldd	r23, Y+8	; 0x08
    268e:	89 85       	ldd	r24, Y+9	; 0x09
    2690:	9a 85       	ldd	r25, Y+10	; 0x0a
    2692:	20 e0       	ldi	r18, 0x00	; 0
    2694:	30 e0       	ldi	r19, 0x00	; 0
    2696:	40 e8       	ldi	r20, 0x80	; 128
    2698:	5f e3       	ldi	r21, 0x3F	; 63
    269a:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    269e:	88 23       	and	r24, r24
    26a0:	2c f4       	brge	.+10     	; 0x26ac <LCD_vidwriteData+0x16a>
		__ticks = 1;
    26a2:	81 e0       	ldi	r24, 0x01	; 1
    26a4:	90 e0       	ldi	r25, 0x00	; 0
    26a6:	9e 83       	std	Y+6, r25	; 0x06
    26a8:	8d 83       	std	Y+5, r24	; 0x05
    26aa:	3f c0       	rjmp	.+126    	; 0x272a <LCD_vidwriteData+0x1e8>
	else if (__tmp > 65535)
    26ac:	6f 81       	ldd	r22, Y+7	; 0x07
    26ae:	78 85       	ldd	r23, Y+8	; 0x08
    26b0:	89 85       	ldd	r24, Y+9	; 0x09
    26b2:	9a 85       	ldd	r25, Y+10	; 0x0a
    26b4:	20 e0       	ldi	r18, 0x00	; 0
    26b6:	3f ef       	ldi	r19, 0xFF	; 255
    26b8:	4f e7       	ldi	r20, 0x7F	; 127
    26ba:	57 e4       	ldi	r21, 0x47	; 71
    26bc:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    26c0:	18 16       	cp	r1, r24
    26c2:	4c f5       	brge	.+82     	; 0x2716 <LCD_vidwriteData+0x1d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    26c4:	6b 85       	ldd	r22, Y+11	; 0x0b
    26c6:	7c 85       	ldd	r23, Y+12	; 0x0c
    26c8:	8d 85       	ldd	r24, Y+13	; 0x0d
    26ca:	9e 85       	ldd	r25, Y+14	; 0x0e
    26cc:	20 e0       	ldi	r18, 0x00	; 0
    26ce:	30 e0       	ldi	r19, 0x00	; 0
    26d0:	40 e2       	ldi	r20, 0x20	; 32
    26d2:	51 e4       	ldi	r21, 0x41	; 65
    26d4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    26d8:	dc 01       	movw	r26, r24
    26da:	cb 01       	movw	r24, r22
    26dc:	bc 01       	movw	r22, r24
    26de:	cd 01       	movw	r24, r26
    26e0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    26e4:	dc 01       	movw	r26, r24
    26e6:	cb 01       	movw	r24, r22
    26e8:	9e 83       	std	Y+6, r25	; 0x06
    26ea:	8d 83       	std	Y+5, r24	; 0x05
    26ec:	0f c0       	rjmp	.+30     	; 0x270c <LCD_vidwriteData+0x1ca>
    26ee:	88 ec       	ldi	r24, 0xC8	; 200
    26f0:	90 e0       	ldi	r25, 0x00	; 0
    26f2:	9c 83       	std	Y+4, r25	; 0x04
    26f4:	8b 83       	std	Y+3, r24	; 0x03
    26f6:	8b 81       	ldd	r24, Y+3	; 0x03
    26f8:	9c 81       	ldd	r25, Y+4	; 0x04
    26fa:	01 97       	sbiw	r24, 0x01	; 1
    26fc:	f1 f7       	brne	.-4      	; 0x26fa <LCD_vidwriteData+0x1b8>
    26fe:	9c 83       	std	Y+4, r25	; 0x04
    2700:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2702:	8d 81       	ldd	r24, Y+5	; 0x05
    2704:	9e 81       	ldd	r25, Y+6	; 0x06
    2706:	01 97       	sbiw	r24, 0x01	; 1
    2708:	9e 83       	std	Y+6, r25	; 0x06
    270a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    270c:	8d 81       	ldd	r24, Y+5	; 0x05
    270e:	9e 81       	ldd	r25, Y+6	; 0x06
    2710:	00 97       	sbiw	r24, 0x00	; 0
    2712:	69 f7       	brne	.-38     	; 0x26ee <LCD_vidwriteData+0x1ac>
    2714:	14 c0       	rjmp	.+40     	; 0x273e <LCD_vidwriteData+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2716:	6f 81       	ldd	r22, Y+7	; 0x07
    2718:	78 85       	ldd	r23, Y+8	; 0x08
    271a:	89 85       	ldd	r24, Y+9	; 0x09
    271c:	9a 85       	ldd	r25, Y+10	; 0x0a
    271e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2722:	dc 01       	movw	r26, r24
    2724:	cb 01       	movw	r24, r22
    2726:	9e 83       	std	Y+6, r25	; 0x06
    2728:	8d 83       	std	Y+5, r24	; 0x05
    272a:	8d 81       	ldd	r24, Y+5	; 0x05
    272c:	9e 81       	ldd	r25, Y+6	; 0x06
    272e:	9a 83       	std	Y+2, r25	; 0x02
    2730:	89 83       	std	Y+1, r24	; 0x01
    2732:	89 81       	ldd	r24, Y+1	; 0x01
    2734:	9a 81       	ldd	r25, Y+2	; 0x02
    2736:	01 97       	sbiw	r24, 0x01	; 1
    2738:	f1 f7       	brne	.-4      	; 0x2736 <LCD_vidwriteData+0x1f4>
    273a:	9a 83       	std	Y+2, r25	; 0x02
    273c:	89 83       	std	Y+1, r24	; 0x01
		//delay 2ms
		_delay_ms(2);
		//Enable low
		SetPinValue(LCD_EN,LOW);
    273e:	82 e1       	ldi	r24, 0x12	; 18
    2740:	60 e0       	ldi	r22, 0x00	; 0
    2742:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
}
    2746:	2f 96       	adiw	r28, 0x0f	; 15
    2748:	0f b6       	in	r0, 0x3f	; 63
    274a:	f8 94       	cli
    274c:	de bf       	out	0x3e, r29	; 62
    274e:	0f be       	out	0x3f, r0	; 63
    2750:	cd bf       	out	0x3d, r28	; 61
    2752:	cf 91       	pop	r28
    2754:	df 91       	pop	r29
    2756:	08 95       	ret

00002758 <LCD_vidInit>:

void LCD_vidInit(void)
{
    2758:	df 93       	push	r29
    275a:	cf 93       	push	r28
    275c:	cd b7       	in	r28, 0x3d	; 61
    275e:	de b7       	in	r29, 0x3e	; 62
    2760:	e8 97       	sbiw	r28, 0x38	; 56
    2762:	0f b6       	in	r0, 0x3f	; 63
    2764:	f8 94       	cli
    2766:	de bf       	out	0x3e, r29	; 62
    2768:	0f be       	out	0x3f, r0	; 63
    276a:	cd bf       	out	0x3d, r28	; 61
    276c:	80 e0       	ldi	r24, 0x00	; 0
    276e:	90 e0       	ldi	r25, 0x00	; 0
    2770:	a8 e4       	ldi	r26, 0x48	; 72
    2772:	b2 e4       	ldi	r27, 0x42	; 66
    2774:	8d ab       	std	Y+53, r24	; 0x35
    2776:	9e ab       	std	Y+54, r25	; 0x36
    2778:	af ab       	std	Y+55, r26	; 0x37
    277a:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    277c:	6d a9       	ldd	r22, Y+53	; 0x35
    277e:	7e a9       	ldd	r23, Y+54	; 0x36
    2780:	8f a9       	ldd	r24, Y+55	; 0x37
    2782:	98 ad       	ldd	r25, Y+56	; 0x38
    2784:	20 e0       	ldi	r18, 0x00	; 0
    2786:	30 e0       	ldi	r19, 0x00	; 0
    2788:	4a ef       	ldi	r20, 0xFA	; 250
    278a:	54 e4       	ldi	r21, 0x44	; 68
    278c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2790:	dc 01       	movw	r26, r24
    2792:	cb 01       	movw	r24, r22
    2794:	89 ab       	std	Y+49, r24	; 0x31
    2796:	9a ab       	std	Y+50, r25	; 0x32
    2798:	ab ab       	std	Y+51, r26	; 0x33
    279a:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    279c:	69 a9       	ldd	r22, Y+49	; 0x31
    279e:	7a a9       	ldd	r23, Y+50	; 0x32
    27a0:	8b a9       	ldd	r24, Y+51	; 0x33
    27a2:	9c a9       	ldd	r25, Y+52	; 0x34
    27a4:	20 e0       	ldi	r18, 0x00	; 0
    27a6:	30 e0       	ldi	r19, 0x00	; 0
    27a8:	40 e8       	ldi	r20, 0x80	; 128
    27aa:	5f e3       	ldi	r21, 0x3F	; 63
    27ac:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    27b0:	88 23       	and	r24, r24
    27b2:	2c f4       	brge	.+10     	; 0x27be <LCD_vidInit+0x66>
		__ticks = 1;
    27b4:	81 e0       	ldi	r24, 0x01	; 1
    27b6:	90 e0       	ldi	r25, 0x00	; 0
    27b8:	98 ab       	std	Y+48, r25	; 0x30
    27ba:	8f a7       	std	Y+47, r24	; 0x2f
    27bc:	3f c0       	rjmp	.+126    	; 0x283c <LCD_vidInit+0xe4>
	else if (__tmp > 65535)
    27be:	69 a9       	ldd	r22, Y+49	; 0x31
    27c0:	7a a9       	ldd	r23, Y+50	; 0x32
    27c2:	8b a9       	ldd	r24, Y+51	; 0x33
    27c4:	9c a9       	ldd	r25, Y+52	; 0x34
    27c6:	20 e0       	ldi	r18, 0x00	; 0
    27c8:	3f ef       	ldi	r19, 0xFF	; 255
    27ca:	4f e7       	ldi	r20, 0x7F	; 127
    27cc:	57 e4       	ldi	r21, 0x47	; 71
    27ce:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    27d2:	18 16       	cp	r1, r24
    27d4:	4c f5       	brge	.+82     	; 0x2828 <LCD_vidInit+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    27d6:	6d a9       	ldd	r22, Y+53	; 0x35
    27d8:	7e a9       	ldd	r23, Y+54	; 0x36
    27da:	8f a9       	ldd	r24, Y+55	; 0x37
    27dc:	98 ad       	ldd	r25, Y+56	; 0x38
    27de:	20 e0       	ldi	r18, 0x00	; 0
    27e0:	30 e0       	ldi	r19, 0x00	; 0
    27e2:	40 e2       	ldi	r20, 0x20	; 32
    27e4:	51 e4       	ldi	r21, 0x41	; 65
    27e6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    27ea:	dc 01       	movw	r26, r24
    27ec:	cb 01       	movw	r24, r22
    27ee:	bc 01       	movw	r22, r24
    27f0:	cd 01       	movw	r24, r26
    27f2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    27f6:	dc 01       	movw	r26, r24
    27f8:	cb 01       	movw	r24, r22
    27fa:	98 ab       	std	Y+48, r25	; 0x30
    27fc:	8f a7       	std	Y+47, r24	; 0x2f
    27fe:	0f c0       	rjmp	.+30     	; 0x281e <LCD_vidInit+0xc6>
    2800:	88 ec       	ldi	r24, 0xC8	; 200
    2802:	90 e0       	ldi	r25, 0x00	; 0
    2804:	9e a7       	std	Y+46, r25	; 0x2e
    2806:	8d a7       	std	Y+45, r24	; 0x2d
    2808:	8d a5       	ldd	r24, Y+45	; 0x2d
    280a:	9e a5       	ldd	r25, Y+46	; 0x2e
    280c:	01 97       	sbiw	r24, 0x01	; 1
    280e:	f1 f7       	brne	.-4      	; 0x280c <LCD_vidInit+0xb4>
    2810:	9e a7       	std	Y+46, r25	; 0x2e
    2812:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2814:	8f a5       	ldd	r24, Y+47	; 0x2f
    2816:	98 a9       	ldd	r25, Y+48	; 0x30
    2818:	01 97       	sbiw	r24, 0x01	; 1
    281a:	98 ab       	std	Y+48, r25	; 0x30
    281c:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    281e:	8f a5       	ldd	r24, Y+47	; 0x2f
    2820:	98 a9       	ldd	r25, Y+48	; 0x30
    2822:	00 97       	sbiw	r24, 0x00	; 0
    2824:	69 f7       	brne	.-38     	; 0x2800 <LCD_vidInit+0xa8>
    2826:	14 c0       	rjmp	.+40     	; 0x2850 <LCD_vidInit+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2828:	69 a9       	ldd	r22, Y+49	; 0x31
    282a:	7a a9       	ldd	r23, Y+50	; 0x32
    282c:	8b a9       	ldd	r24, Y+51	; 0x33
    282e:	9c a9       	ldd	r25, Y+52	; 0x34
    2830:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2834:	dc 01       	movw	r26, r24
    2836:	cb 01       	movw	r24, r22
    2838:	98 ab       	std	Y+48, r25	; 0x30
    283a:	8f a7       	std	Y+47, r24	; 0x2f
    283c:	8f a5       	ldd	r24, Y+47	; 0x2f
    283e:	98 a9       	ldd	r25, Y+48	; 0x30
    2840:	9c a7       	std	Y+44, r25	; 0x2c
    2842:	8b a7       	std	Y+43, r24	; 0x2b
    2844:	8b a5       	ldd	r24, Y+43	; 0x2b
    2846:	9c a5       	ldd	r25, Y+44	; 0x2c
    2848:	01 97       	sbiw	r24, 0x01	; 1
    284a:	f1 f7       	brne	.-4      	; 0x2848 <LCD_vidInit+0xf0>
    284c:	9c a7       	std	Y+44, r25	; 0x2c
    284e:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(50);

	//Function Set
	//Data length DL (0 -> 4pins, 1 -> 8 pins), Number of Lines N (0 -> 1 line, 1 -> 2 lines), and Font resolution (0 -> 58, 1 -> 511), - -> don't care
	// 0b|0|0|1|DL|N|F|-|-|
	LCD_vidwriteCommand(0b00111000);
    2850:	88 e3       	ldi	r24, 0x38	; 56
    2852:	0e 94 96 11 	call	0x232c	; 0x232c <LCD_vidwriteCommand>
    2856:	80 e0       	ldi	r24, 0x00	; 0
    2858:	90 e0       	ldi	r25, 0x00	; 0
    285a:	a0 e0       	ldi	r26, 0x00	; 0
    285c:	b0 e4       	ldi	r27, 0x40	; 64
    285e:	8f a3       	std	Y+39, r24	; 0x27
    2860:	98 a7       	std	Y+40, r25	; 0x28
    2862:	a9 a7       	std	Y+41, r26	; 0x29
    2864:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2866:	6f a1       	ldd	r22, Y+39	; 0x27
    2868:	78 a5       	ldd	r23, Y+40	; 0x28
    286a:	89 a5       	ldd	r24, Y+41	; 0x29
    286c:	9a a5       	ldd	r25, Y+42	; 0x2a
    286e:	20 e0       	ldi	r18, 0x00	; 0
    2870:	30 e0       	ldi	r19, 0x00	; 0
    2872:	4a ef       	ldi	r20, 0xFA	; 250
    2874:	54 e4       	ldi	r21, 0x44	; 68
    2876:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    287a:	dc 01       	movw	r26, r24
    287c:	cb 01       	movw	r24, r22
    287e:	8b a3       	std	Y+35, r24	; 0x23
    2880:	9c a3       	std	Y+36, r25	; 0x24
    2882:	ad a3       	std	Y+37, r26	; 0x25
    2884:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2886:	6b a1       	ldd	r22, Y+35	; 0x23
    2888:	7c a1       	ldd	r23, Y+36	; 0x24
    288a:	8d a1       	ldd	r24, Y+37	; 0x25
    288c:	9e a1       	ldd	r25, Y+38	; 0x26
    288e:	20 e0       	ldi	r18, 0x00	; 0
    2890:	30 e0       	ldi	r19, 0x00	; 0
    2892:	40 e8       	ldi	r20, 0x80	; 128
    2894:	5f e3       	ldi	r21, 0x3F	; 63
    2896:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    289a:	88 23       	and	r24, r24
    289c:	2c f4       	brge	.+10     	; 0x28a8 <LCD_vidInit+0x150>
		__ticks = 1;
    289e:	81 e0       	ldi	r24, 0x01	; 1
    28a0:	90 e0       	ldi	r25, 0x00	; 0
    28a2:	9a a3       	std	Y+34, r25	; 0x22
    28a4:	89 a3       	std	Y+33, r24	; 0x21
    28a6:	3f c0       	rjmp	.+126    	; 0x2926 <LCD_vidInit+0x1ce>
	else if (__tmp > 65535)
    28a8:	6b a1       	ldd	r22, Y+35	; 0x23
    28aa:	7c a1       	ldd	r23, Y+36	; 0x24
    28ac:	8d a1       	ldd	r24, Y+37	; 0x25
    28ae:	9e a1       	ldd	r25, Y+38	; 0x26
    28b0:	20 e0       	ldi	r18, 0x00	; 0
    28b2:	3f ef       	ldi	r19, 0xFF	; 255
    28b4:	4f e7       	ldi	r20, 0x7F	; 127
    28b6:	57 e4       	ldi	r21, 0x47	; 71
    28b8:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    28bc:	18 16       	cp	r1, r24
    28be:	4c f5       	brge	.+82     	; 0x2912 <LCD_vidInit+0x1ba>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    28c0:	6f a1       	ldd	r22, Y+39	; 0x27
    28c2:	78 a5       	ldd	r23, Y+40	; 0x28
    28c4:	89 a5       	ldd	r24, Y+41	; 0x29
    28c6:	9a a5       	ldd	r25, Y+42	; 0x2a
    28c8:	20 e0       	ldi	r18, 0x00	; 0
    28ca:	30 e0       	ldi	r19, 0x00	; 0
    28cc:	40 e2       	ldi	r20, 0x20	; 32
    28ce:	51 e4       	ldi	r21, 0x41	; 65
    28d0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    28d4:	dc 01       	movw	r26, r24
    28d6:	cb 01       	movw	r24, r22
    28d8:	bc 01       	movw	r22, r24
    28da:	cd 01       	movw	r24, r26
    28dc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    28e0:	dc 01       	movw	r26, r24
    28e2:	cb 01       	movw	r24, r22
    28e4:	9a a3       	std	Y+34, r25	; 0x22
    28e6:	89 a3       	std	Y+33, r24	; 0x21
    28e8:	0f c0       	rjmp	.+30     	; 0x2908 <LCD_vidInit+0x1b0>
    28ea:	88 ec       	ldi	r24, 0xC8	; 200
    28ec:	90 e0       	ldi	r25, 0x00	; 0
    28ee:	98 a3       	std	Y+32, r25	; 0x20
    28f0:	8f 8f       	std	Y+31, r24	; 0x1f
    28f2:	8f 8d       	ldd	r24, Y+31	; 0x1f
    28f4:	98 a1       	ldd	r25, Y+32	; 0x20
    28f6:	01 97       	sbiw	r24, 0x01	; 1
    28f8:	f1 f7       	brne	.-4      	; 0x28f6 <LCD_vidInit+0x19e>
    28fa:	98 a3       	std	Y+32, r25	; 0x20
    28fc:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    28fe:	89 a1       	ldd	r24, Y+33	; 0x21
    2900:	9a a1       	ldd	r25, Y+34	; 0x22
    2902:	01 97       	sbiw	r24, 0x01	; 1
    2904:	9a a3       	std	Y+34, r25	; 0x22
    2906:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2908:	89 a1       	ldd	r24, Y+33	; 0x21
    290a:	9a a1       	ldd	r25, Y+34	; 0x22
    290c:	00 97       	sbiw	r24, 0x00	; 0
    290e:	69 f7       	brne	.-38     	; 0x28ea <LCD_vidInit+0x192>
    2910:	14 c0       	rjmp	.+40     	; 0x293a <LCD_vidInit+0x1e2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2912:	6b a1       	ldd	r22, Y+35	; 0x23
    2914:	7c a1       	ldd	r23, Y+36	; 0x24
    2916:	8d a1       	ldd	r24, Y+37	; 0x25
    2918:	9e a1       	ldd	r25, Y+38	; 0x26
    291a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    291e:	dc 01       	movw	r26, r24
    2920:	cb 01       	movw	r24, r22
    2922:	9a a3       	std	Y+34, r25	; 0x22
    2924:	89 a3       	std	Y+33, r24	; 0x21
    2926:	89 a1       	ldd	r24, Y+33	; 0x21
    2928:	9a a1       	ldd	r25, Y+34	; 0x22
    292a:	9e 8f       	std	Y+30, r25	; 0x1e
    292c:	8d 8f       	std	Y+29, r24	; 0x1d
    292e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2930:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2932:	01 97       	sbiw	r24, 0x01	; 1
    2934:	f1 f7       	brne	.-4      	; 0x2932 <LCD_vidInit+0x1da>
    2936:	9e 8f       	std	Y+30, r25	; 0x1e
    2938:	8d 8f       	std	Y+29, r24	; 0x1d

	//Display on/off D (0 off, 1 on)
	//Cursor on/off C (0 off, 1 on)
	//Cursor Blink on/off B (0 off, 1 on)
	// 0b|0|0|0|0|1|D|C|B|
	LCD_vidwriteCommand(0b00001100);
    293a:	8c e0       	ldi	r24, 0x0C	; 12
    293c:	0e 94 96 11 	call	0x232c	; 0x232c <LCD_vidwriteCommand>
    2940:	80 e0       	ldi	r24, 0x00	; 0
    2942:	90 e0       	ldi	r25, 0x00	; 0
    2944:	a0 e0       	ldi	r26, 0x00	; 0
    2946:	b0 e4       	ldi	r27, 0x40	; 64
    2948:	89 8f       	std	Y+25, r24	; 0x19
    294a:	9a 8f       	std	Y+26, r25	; 0x1a
    294c:	ab 8f       	std	Y+27, r26	; 0x1b
    294e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2950:	69 8d       	ldd	r22, Y+25	; 0x19
    2952:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2954:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2956:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2958:	20 e0       	ldi	r18, 0x00	; 0
    295a:	30 e0       	ldi	r19, 0x00	; 0
    295c:	4a ef       	ldi	r20, 0xFA	; 250
    295e:	54 e4       	ldi	r21, 0x44	; 68
    2960:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2964:	dc 01       	movw	r26, r24
    2966:	cb 01       	movw	r24, r22
    2968:	8d 8b       	std	Y+21, r24	; 0x15
    296a:	9e 8b       	std	Y+22, r25	; 0x16
    296c:	af 8b       	std	Y+23, r26	; 0x17
    296e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2970:	6d 89       	ldd	r22, Y+21	; 0x15
    2972:	7e 89       	ldd	r23, Y+22	; 0x16
    2974:	8f 89       	ldd	r24, Y+23	; 0x17
    2976:	98 8d       	ldd	r25, Y+24	; 0x18
    2978:	20 e0       	ldi	r18, 0x00	; 0
    297a:	30 e0       	ldi	r19, 0x00	; 0
    297c:	40 e8       	ldi	r20, 0x80	; 128
    297e:	5f e3       	ldi	r21, 0x3F	; 63
    2980:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    2984:	88 23       	and	r24, r24
    2986:	2c f4       	brge	.+10     	; 0x2992 <LCD_vidInit+0x23a>
		__ticks = 1;
    2988:	81 e0       	ldi	r24, 0x01	; 1
    298a:	90 e0       	ldi	r25, 0x00	; 0
    298c:	9c 8b       	std	Y+20, r25	; 0x14
    298e:	8b 8b       	std	Y+19, r24	; 0x13
    2990:	3f c0       	rjmp	.+126    	; 0x2a10 <LCD_vidInit+0x2b8>
	else if (__tmp > 65535)
    2992:	6d 89       	ldd	r22, Y+21	; 0x15
    2994:	7e 89       	ldd	r23, Y+22	; 0x16
    2996:	8f 89       	ldd	r24, Y+23	; 0x17
    2998:	98 8d       	ldd	r25, Y+24	; 0x18
    299a:	20 e0       	ldi	r18, 0x00	; 0
    299c:	3f ef       	ldi	r19, 0xFF	; 255
    299e:	4f e7       	ldi	r20, 0x7F	; 127
    29a0:	57 e4       	ldi	r21, 0x47	; 71
    29a2:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    29a6:	18 16       	cp	r1, r24
    29a8:	4c f5       	brge	.+82     	; 0x29fc <LCD_vidInit+0x2a4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    29aa:	69 8d       	ldd	r22, Y+25	; 0x19
    29ac:	7a 8d       	ldd	r23, Y+26	; 0x1a
    29ae:	8b 8d       	ldd	r24, Y+27	; 0x1b
    29b0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    29b2:	20 e0       	ldi	r18, 0x00	; 0
    29b4:	30 e0       	ldi	r19, 0x00	; 0
    29b6:	40 e2       	ldi	r20, 0x20	; 32
    29b8:	51 e4       	ldi	r21, 0x41	; 65
    29ba:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    29be:	dc 01       	movw	r26, r24
    29c0:	cb 01       	movw	r24, r22
    29c2:	bc 01       	movw	r22, r24
    29c4:	cd 01       	movw	r24, r26
    29c6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    29ca:	dc 01       	movw	r26, r24
    29cc:	cb 01       	movw	r24, r22
    29ce:	9c 8b       	std	Y+20, r25	; 0x14
    29d0:	8b 8b       	std	Y+19, r24	; 0x13
    29d2:	0f c0       	rjmp	.+30     	; 0x29f2 <LCD_vidInit+0x29a>
    29d4:	88 ec       	ldi	r24, 0xC8	; 200
    29d6:	90 e0       	ldi	r25, 0x00	; 0
    29d8:	9a 8b       	std	Y+18, r25	; 0x12
    29da:	89 8b       	std	Y+17, r24	; 0x11
    29dc:	89 89       	ldd	r24, Y+17	; 0x11
    29de:	9a 89       	ldd	r25, Y+18	; 0x12
    29e0:	01 97       	sbiw	r24, 0x01	; 1
    29e2:	f1 f7       	brne	.-4      	; 0x29e0 <LCD_vidInit+0x288>
    29e4:	9a 8b       	std	Y+18, r25	; 0x12
    29e6:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    29e8:	8b 89       	ldd	r24, Y+19	; 0x13
    29ea:	9c 89       	ldd	r25, Y+20	; 0x14
    29ec:	01 97       	sbiw	r24, 0x01	; 1
    29ee:	9c 8b       	std	Y+20, r25	; 0x14
    29f0:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    29f2:	8b 89       	ldd	r24, Y+19	; 0x13
    29f4:	9c 89       	ldd	r25, Y+20	; 0x14
    29f6:	00 97       	sbiw	r24, 0x00	; 0
    29f8:	69 f7       	brne	.-38     	; 0x29d4 <LCD_vidInit+0x27c>
    29fa:	14 c0       	rjmp	.+40     	; 0x2a24 <LCD_vidInit+0x2cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    29fc:	6d 89       	ldd	r22, Y+21	; 0x15
    29fe:	7e 89       	ldd	r23, Y+22	; 0x16
    2a00:	8f 89       	ldd	r24, Y+23	; 0x17
    2a02:	98 8d       	ldd	r25, Y+24	; 0x18
    2a04:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2a08:	dc 01       	movw	r26, r24
    2a0a:	cb 01       	movw	r24, r22
    2a0c:	9c 8b       	std	Y+20, r25	; 0x14
    2a0e:	8b 8b       	std	Y+19, r24	; 0x13
    2a10:	8b 89       	ldd	r24, Y+19	; 0x13
    2a12:	9c 89       	ldd	r25, Y+20	; 0x14
    2a14:	98 8b       	std	Y+16, r25	; 0x10
    2a16:	8f 87       	std	Y+15, r24	; 0x0f
    2a18:	8f 85       	ldd	r24, Y+15	; 0x0f
    2a1a:	98 89       	ldd	r25, Y+16	; 0x10
    2a1c:	01 97       	sbiw	r24, 0x01	; 1
    2a1e:	f1 f7       	brne	.-4      	; 0x2a1c <LCD_vidInit+0x2c4>
    2a20:	98 8b       	std	Y+16, r25	; 0x10
    2a22:	8f 87       	std	Y+15, r24	; 0x0f

	_delay_ms(2);

	//Clear Screen
	LCD_vidwriteCommand(1);
    2a24:	81 e0       	ldi	r24, 0x01	; 1
    2a26:	0e 94 96 11 	call	0x232c	; 0x232c <LCD_vidwriteCommand>
    2a2a:	80 e0       	ldi	r24, 0x00	; 0
    2a2c:	90 e0       	ldi	r25, 0x00	; 0
    2a2e:	a0 e0       	ldi	r26, 0x00	; 0
    2a30:	b0 e4       	ldi	r27, 0x40	; 64
    2a32:	8b 87       	std	Y+11, r24	; 0x0b
    2a34:	9c 87       	std	Y+12, r25	; 0x0c
    2a36:	ad 87       	std	Y+13, r26	; 0x0d
    2a38:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2a3a:	6b 85       	ldd	r22, Y+11	; 0x0b
    2a3c:	7c 85       	ldd	r23, Y+12	; 0x0c
    2a3e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2a40:	9e 85       	ldd	r25, Y+14	; 0x0e
    2a42:	20 e0       	ldi	r18, 0x00	; 0
    2a44:	30 e0       	ldi	r19, 0x00	; 0
    2a46:	4a ef       	ldi	r20, 0xFA	; 250
    2a48:	54 e4       	ldi	r21, 0x44	; 68
    2a4a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2a4e:	dc 01       	movw	r26, r24
    2a50:	cb 01       	movw	r24, r22
    2a52:	8f 83       	std	Y+7, r24	; 0x07
    2a54:	98 87       	std	Y+8, r25	; 0x08
    2a56:	a9 87       	std	Y+9, r26	; 0x09
    2a58:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2a5a:	6f 81       	ldd	r22, Y+7	; 0x07
    2a5c:	78 85       	ldd	r23, Y+8	; 0x08
    2a5e:	89 85       	ldd	r24, Y+9	; 0x09
    2a60:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a62:	20 e0       	ldi	r18, 0x00	; 0
    2a64:	30 e0       	ldi	r19, 0x00	; 0
    2a66:	40 e8       	ldi	r20, 0x80	; 128
    2a68:	5f e3       	ldi	r21, 0x3F	; 63
    2a6a:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    2a6e:	88 23       	and	r24, r24
    2a70:	2c f4       	brge	.+10     	; 0x2a7c <LCD_vidInit+0x324>
		__ticks = 1;
    2a72:	81 e0       	ldi	r24, 0x01	; 1
    2a74:	90 e0       	ldi	r25, 0x00	; 0
    2a76:	9e 83       	std	Y+6, r25	; 0x06
    2a78:	8d 83       	std	Y+5, r24	; 0x05
    2a7a:	3f c0       	rjmp	.+126    	; 0x2afa <LCD_vidInit+0x3a2>
	else if (__tmp > 65535)
    2a7c:	6f 81       	ldd	r22, Y+7	; 0x07
    2a7e:	78 85       	ldd	r23, Y+8	; 0x08
    2a80:	89 85       	ldd	r24, Y+9	; 0x09
    2a82:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a84:	20 e0       	ldi	r18, 0x00	; 0
    2a86:	3f ef       	ldi	r19, 0xFF	; 255
    2a88:	4f e7       	ldi	r20, 0x7F	; 127
    2a8a:	57 e4       	ldi	r21, 0x47	; 71
    2a8c:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    2a90:	18 16       	cp	r1, r24
    2a92:	4c f5       	brge	.+82     	; 0x2ae6 <LCD_vidInit+0x38e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2a94:	6b 85       	ldd	r22, Y+11	; 0x0b
    2a96:	7c 85       	ldd	r23, Y+12	; 0x0c
    2a98:	8d 85       	ldd	r24, Y+13	; 0x0d
    2a9a:	9e 85       	ldd	r25, Y+14	; 0x0e
    2a9c:	20 e0       	ldi	r18, 0x00	; 0
    2a9e:	30 e0       	ldi	r19, 0x00	; 0
    2aa0:	40 e2       	ldi	r20, 0x20	; 32
    2aa2:	51 e4       	ldi	r21, 0x41	; 65
    2aa4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2aa8:	dc 01       	movw	r26, r24
    2aaa:	cb 01       	movw	r24, r22
    2aac:	bc 01       	movw	r22, r24
    2aae:	cd 01       	movw	r24, r26
    2ab0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2ab4:	dc 01       	movw	r26, r24
    2ab6:	cb 01       	movw	r24, r22
    2ab8:	9e 83       	std	Y+6, r25	; 0x06
    2aba:	8d 83       	std	Y+5, r24	; 0x05
    2abc:	0f c0       	rjmp	.+30     	; 0x2adc <LCD_vidInit+0x384>
    2abe:	88 ec       	ldi	r24, 0xC8	; 200
    2ac0:	90 e0       	ldi	r25, 0x00	; 0
    2ac2:	9c 83       	std	Y+4, r25	; 0x04
    2ac4:	8b 83       	std	Y+3, r24	; 0x03
    2ac6:	8b 81       	ldd	r24, Y+3	; 0x03
    2ac8:	9c 81       	ldd	r25, Y+4	; 0x04
    2aca:	01 97       	sbiw	r24, 0x01	; 1
    2acc:	f1 f7       	brne	.-4      	; 0x2aca <LCD_vidInit+0x372>
    2ace:	9c 83       	std	Y+4, r25	; 0x04
    2ad0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2ad2:	8d 81       	ldd	r24, Y+5	; 0x05
    2ad4:	9e 81       	ldd	r25, Y+6	; 0x06
    2ad6:	01 97       	sbiw	r24, 0x01	; 1
    2ad8:	9e 83       	std	Y+6, r25	; 0x06
    2ada:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2adc:	8d 81       	ldd	r24, Y+5	; 0x05
    2ade:	9e 81       	ldd	r25, Y+6	; 0x06
    2ae0:	00 97       	sbiw	r24, 0x00	; 0
    2ae2:	69 f7       	brne	.-38     	; 0x2abe <LCD_vidInit+0x366>
    2ae4:	14 c0       	rjmp	.+40     	; 0x2b0e <LCD_vidInit+0x3b6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2ae6:	6f 81       	ldd	r22, Y+7	; 0x07
    2ae8:	78 85       	ldd	r23, Y+8	; 0x08
    2aea:	89 85       	ldd	r24, Y+9	; 0x09
    2aec:	9a 85       	ldd	r25, Y+10	; 0x0a
    2aee:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2af2:	dc 01       	movw	r26, r24
    2af4:	cb 01       	movw	r24, r22
    2af6:	9e 83       	std	Y+6, r25	; 0x06
    2af8:	8d 83       	std	Y+5, r24	; 0x05
    2afa:	8d 81       	ldd	r24, Y+5	; 0x05
    2afc:	9e 81       	ldd	r25, Y+6	; 0x06
    2afe:	9a 83       	std	Y+2, r25	; 0x02
    2b00:	89 83       	std	Y+1, r24	; 0x01
    2b02:	89 81       	ldd	r24, Y+1	; 0x01
    2b04:	9a 81       	ldd	r25, Y+2	; 0x02
    2b06:	01 97       	sbiw	r24, 0x01	; 1
    2b08:	f1 f7       	brne	.-4      	; 0x2b06 <LCD_vidInit+0x3ae>
    2b0a:	9a 83       	std	Y+2, r25	; 0x02
    2b0c:	89 83       	std	Y+1, r24	; 0x01

	_delay_ms(2);
}
    2b0e:	e8 96       	adiw	r28, 0x38	; 56
    2b10:	0f b6       	in	r0, 0x3f	; 63
    2b12:	f8 94       	cli
    2b14:	de bf       	out	0x3e, r29	; 62
    2b16:	0f be       	out	0x3f, r0	; 63
    2b18:	cd bf       	out	0x3d, r28	; 61
    2b1a:	cf 91       	pop	r28
    2b1c:	df 91       	pop	r29
    2b1e:	08 95       	ret

00002b20 <SevSeg_ShowNumber>:

#include"DDIO.h" // This header file includes the appropriate IO definitions for the device that has been specified by the -MCU= compiler command-line switch.
#include"HSeven_Segment_DDIO.h" // This Header file includes the function prototype of SevSeg_ShowNumber(int i) function and selection of SPN and EN_PIN

void SevSeg_ShowNumber(int i)
{
    2b20:	df 93       	push	r29
    2b22:	cf 93       	push	r28
    2b24:	00 d0       	rcall	.+0      	; 0x2b26 <SevSeg_ShowNumber+0x6>
    2b26:	00 d0       	rcall	.+0      	; 0x2b28 <SevSeg_ShowNumber+0x8>
    2b28:	cd b7       	in	r28, 0x3d	; 61
    2b2a:	de b7       	in	r29, 0x3e	; 62
    2b2c:	9a 83       	std	Y+2, r25	; 0x02
    2b2e:	89 83       	std	Y+1, r24	; 0x01
	// Declare Seven segment pins as output
	SetPinDirection(SPN+0, OUTPUT); SetPinDirection(SPN+1, OUTPUT); SetPinDirection(SPN+2, OUTPUT); SetPinDirection(SPN+3, OUTPUT);
    2b30:	88 e1       	ldi	r24, 0x18	; 24
    2b32:	61 e0       	ldi	r22, 0x01	; 1
    2b34:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
    2b38:	89 e1       	ldi	r24, 0x19	; 25
    2b3a:	61 e0       	ldi	r22, 0x01	; 1
    2b3c:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
    2b40:	8a e1       	ldi	r24, 0x1A	; 26
    2b42:	61 e0       	ldi	r22, 0x01	; 1
    2b44:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
    2b48:	8b e1       	ldi	r24, 0x1B	; 27
    2b4a:	61 e0       	ldi	r22, 0x01	; 1
    2b4c:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinDirection(SPN+4, OUTPUT); SetPinDirection(SPN+5, OUTPUT); SetPinDirection(SPN+6, OUTPUT); SetPinDirection(SPN+7, OUTPUT);
    2b50:	8c e1       	ldi	r24, 0x1C	; 28
    2b52:	61 e0       	ldi	r22, 0x01	; 1
    2b54:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
    2b58:	8d e1       	ldi	r24, 0x1D	; 29
    2b5a:	61 e0       	ldi	r22, 0x01	; 1
    2b5c:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
    2b60:	8e e1       	ldi	r24, 0x1E	; 30
    2b62:	61 e0       	ldi	r22, 0x01	; 1
    2b64:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
    2b68:	8f e1       	ldi	r24, 0x1F	; 31
    2b6a:	61 e0       	ldi	r22, 0x01	; 1
    2b6c:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>

	// Declare a pin for the power of the seven segment to be output high
	SetPinDirection(EN_PIN, OUTPUT);
    2b70:	86 e0       	ldi	r24, 0x06	; 6
    2b72:	61 e0       	ldi	r22, 0x01	; 1
    2b74:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinValue(EN_PIN, HIGH);
    2b78:	86 e0       	ldi	r24, 0x06	; 6
    2b7a:	61 e0       	ldi	r22, 0x01	; 1
    2b7c:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>

	switch (i)
    2b80:	89 81       	ldd	r24, Y+1	; 0x01
    2b82:	9a 81       	ldd	r25, Y+2	; 0x02
    2b84:	9c 83       	std	Y+4, r25	; 0x04
    2b86:	8b 83       	std	Y+3, r24	; 0x03
    2b88:	8b 81       	ldd	r24, Y+3	; 0x03
    2b8a:	9c 81       	ldd	r25, Y+4	; 0x04
    2b8c:	85 30       	cpi	r24, 0x05	; 5
    2b8e:	91 05       	cpc	r25, r1
    2b90:	09 f4       	brne	.+2      	; 0x2b94 <SevSeg_ShowNumber+0x74>
    2b92:	f2 c0       	rjmp	.+484    	; 0x2d78 <SevSeg_ShowNumber+0x258>
    2b94:	8b 81       	ldd	r24, Y+3	; 0x03
    2b96:	9c 81       	ldd	r25, Y+4	; 0x04
    2b98:	86 30       	cpi	r24, 0x06	; 6
    2b9a:	91 05       	cpc	r25, r1
    2b9c:	1c f5       	brge	.+70     	; 0x2be4 <SevSeg_ShowNumber+0xc4>
    2b9e:	8b 81       	ldd	r24, Y+3	; 0x03
    2ba0:	9c 81       	ldd	r25, Y+4	; 0x04
    2ba2:	82 30       	cpi	r24, 0x02	; 2
    2ba4:	91 05       	cpc	r25, r1
    2ba6:	09 f4       	brne	.+2      	; 0x2baa <SevSeg_ShowNumber+0x8a>
    2ba8:	84 c0       	rjmp	.+264    	; 0x2cb2 <SevSeg_ShowNumber+0x192>
    2baa:	8b 81       	ldd	r24, Y+3	; 0x03
    2bac:	9c 81       	ldd	r25, Y+4	; 0x04
    2bae:	83 30       	cpi	r24, 0x03	; 3
    2bb0:	91 05       	cpc	r25, r1
    2bb2:	5c f4       	brge	.+22     	; 0x2bca <SevSeg_ShowNumber+0xaa>
    2bb4:	8b 81       	ldd	r24, Y+3	; 0x03
    2bb6:	9c 81       	ldd	r25, Y+4	; 0x04
    2bb8:	00 97       	sbiw	r24, 0x00	; 0
    2bba:	c9 f1       	breq	.+114    	; 0x2c2e <SevSeg_ShowNumber+0x10e>
    2bbc:	8b 81       	ldd	r24, Y+3	; 0x03
    2bbe:	9c 81       	ldd	r25, Y+4	; 0x04
    2bc0:	81 30       	cpi	r24, 0x01	; 1
    2bc2:	91 05       	cpc	r25, r1
    2bc4:	09 f4       	brne	.+2      	; 0x2bc8 <SevSeg_ShowNumber+0xa8>
    2bc6:	54 c0       	rjmp	.+168    	; 0x2c70 <SevSeg_ShowNumber+0x150>
    2bc8:	9c c1       	rjmp	.+824    	; 0x2f02 <SevSeg_ShowNumber+0x3e2>
    2bca:	8b 81       	ldd	r24, Y+3	; 0x03
    2bcc:	9c 81       	ldd	r25, Y+4	; 0x04
    2bce:	83 30       	cpi	r24, 0x03	; 3
    2bd0:	91 05       	cpc	r25, r1
    2bd2:	09 f4       	brne	.+2      	; 0x2bd6 <SevSeg_ShowNumber+0xb6>
    2bd4:	8f c0       	rjmp	.+286    	; 0x2cf4 <SevSeg_ShowNumber+0x1d4>
    2bd6:	8b 81       	ldd	r24, Y+3	; 0x03
    2bd8:	9c 81       	ldd	r25, Y+4	; 0x04
    2bda:	84 30       	cpi	r24, 0x04	; 4
    2bdc:	91 05       	cpc	r25, r1
    2bde:	09 f4       	brne	.+2      	; 0x2be2 <SevSeg_ShowNumber+0xc2>
    2be0:	aa c0       	rjmp	.+340    	; 0x2d36 <SevSeg_ShowNumber+0x216>
    2be2:	8f c1       	rjmp	.+798    	; 0x2f02 <SevSeg_ShowNumber+0x3e2>
    2be4:	8b 81       	ldd	r24, Y+3	; 0x03
    2be6:	9c 81       	ldd	r25, Y+4	; 0x04
    2be8:	88 30       	cpi	r24, 0x08	; 8
    2bea:	91 05       	cpc	r25, r1
    2bec:	09 f4       	brne	.+2      	; 0x2bf0 <SevSeg_ShowNumber+0xd0>
    2bee:	27 c1       	rjmp	.+590    	; 0x2e3e <SevSeg_ShowNumber+0x31e>
    2bf0:	8b 81       	ldd	r24, Y+3	; 0x03
    2bf2:	9c 81       	ldd	r25, Y+4	; 0x04
    2bf4:	89 30       	cpi	r24, 0x09	; 9
    2bf6:	91 05       	cpc	r25, r1
    2bf8:	6c f4       	brge	.+26     	; 0x2c14 <SevSeg_ShowNumber+0xf4>
    2bfa:	8b 81       	ldd	r24, Y+3	; 0x03
    2bfc:	9c 81       	ldd	r25, Y+4	; 0x04
    2bfe:	86 30       	cpi	r24, 0x06	; 6
    2c00:	91 05       	cpc	r25, r1
    2c02:	09 f4       	brne	.+2      	; 0x2c06 <SevSeg_ShowNumber+0xe6>
    2c04:	da c0       	rjmp	.+436    	; 0x2dba <SevSeg_ShowNumber+0x29a>
    2c06:	8b 81       	ldd	r24, Y+3	; 0x03
    2c08:	9c 81       	ldd	r25, Y+4	; 0x04
    2c0a:	87 30       	cpi	r24, 0x07	; 7
    2c0c:	91 05       	cpc	r25, r1
    2c0e:	09 f4       	brne	.+2      	; 0x2c12 <SevSeg_ShowNumber+0xf2>
    2c10:	f5 c0       	rjmp	.+490    	; 0x2dfc <SevSeg_ShowNumber+0x2dc>
    2c12:	77 c1       	rjmp	.+750    	; 0x2f02 <SevSeg_ShowNumber+0x3e2>
    2c14:	8b 81       	ldd	r24, Y+3	; 0x03
    2c16:	9c 81       	ldd	r25, Y+4	; 0x04
    2c18:	89 30       	cpi	r24, 0x09	; 9
    2c1a:	91 05       	cpc	r25, r1
    2c1c:	09 f4       	brne	.+2      	; 0x2c20 <SevSeg_ShowNumber+0x100>
    2c1e:	30 c1       	rjmp	.+608    	; 0x2e80 <SevSeg_ShowNumber+0x360>
    2c20:	8b 81       	ldd	r24, Y+3	; 0x03
    2c22:	9c 81       	ldd	r25, Y+4	; 0x04
    2c24:	8a 30       	cpi	r24, 0x0A	; 10
    2c26:	91 05       	cpc	r25, r1
    2c28:	09 f4       	brne	.+2      	; 0x2c2c <SevSeg_ShowNumber+0x10c>
    2c2a:	4b c1       	rjmp	.+662    	; 0x2ec2 <SevSeg_ShowNumber+0x3a2>
    2c2c:	6a c1       	rjmp	.+724    	; 0x2f02 <SevSeg_ShowNumber+0x3e2>
	{
		case 0: // number 0
		SetPinValue(SPN+0, 0); SetPinValue(SPN+1, 0); SetPinValue(SPN+2, 0); SetPinValue(SPN+3, 0);
    2c2e:	88 e1       	ldi	r24, 0x18	; 24
    2c30:	60 e0       	ldi	r22, 0x00	; 0
    2c32:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2c36:	89 e1       	ldi	r24, 0x19	; 25
    2c38:	60 e0       	ldi	r22, 0x00	; 0
    2c3a:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2c3e:	8a e1       	ldi	r24, 0x1A	; 26
    2c40:	60 e0       	ldi	r22, 0x00	; 0
    2c42:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2c46:	8b e1       	ldi	r24, 0x1B	; 27
    2c48:	60 e0       	ldi	r22, 0x00	; 0
    2c4a:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
		SetPinValue(SPN+4, 0); SetPinValue(SPN+5, 1); SetPinValue(SPN+6, 0); SetPinValue(SPN+7, 1);
    2c4e:	8c e1       	ldi	r24, 0x1C	; 28
    2c50:	60 e0       	ldi	r22, 0x00	; 0
    2c52:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2c56:	8d e1       	ldi	r24, 0x1D	; 29
    2c58:	61 e0       	ldi	r22, 0x01	; 1
    2c5a:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2c5e:	8e e1       	ldi	r24, 0x1E	; 30
    2c60:	60 e0       	ldi	r22, 0x00	; 0
    2c62:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2c66:	8f e1       	ldi	r24, 0x1F	; 31
    2c68:	61 e0       	ldi	r22, 0x01	; 1
    2c6a:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2c6e:	49 c1       	rjmp	.+658    	; 0x2f02 <SevSeg_ShowNumber+0x3e2>
		break;

		case 1: // number 1
		SetPinValue(SPN+0, 1); SetPinValue(SPN+1, 0); SetPinValue(SPN+2, 0); SetPinValue(SPN+3, 1);
    2c70:	88 e1       	ldi	r24, 0x18	; 24
    2c72:	61 e0       	ldi	r22, 0x01	; 1
    2c74:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2c78:	89 e1       	ldi	r24, 0x19	; 25
    2c7a:	60 e0       	ldi	r22, 0x00	; 0
    2c7c:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2c80:	8a e1       	ldi	r24, 0x1A	; 26
    2c82:	60 e0       	ldi	r22, 0x00	; 0
    2c84:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2c88:	8b e1       	ldi	r24, 0x1B	; 27
    2c8a:	61 e0       	ldi	r22, 0x01	; 1
    2c8c:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
		SetPinValue(SPN+4, 1); SetPinValue(SPN+5, 1); SetPinValue(SPN+6, 1); SetPinValue(SPN+7, 1);
    2c90:	8c e1       	ldi	r24, 0x1C	; 28
    2c92:	61 e0       	ldi	r22, 0x01	; 1
    2c94:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2c98:	8d e1       	ldi	r24, 0x1D	; 29
    2c9a:	61 e0       	ldi	r22, 0x01	; 1
    2c9c:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2ca0:	8e e1       	ldi	r24, 0x1E	; 30
    2ca2:	61 e0       	ldi	r22, 0x01	; 1
    2ca4:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2ca8:	8f e1       	ldi	r24, 0x1F	; 31
    2caa:	61 e0       	ldi	r22, 0x01	; 1
    2cac:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2cb0:	28 c1       	rjmp	.+592    	; 0x2f02 <SevSeg_ShowNumber+0x3e2>
		break;

		case 2: // number 2
		SetPinValue(SPN+0, 0); SetPinValue(SPN+1, 0); SetPinValue(SPN+2, 1); SetPinValue(SPN+3, 0);
    2cb2:	88 e1       	ldi	r24, 0x18	; 24
    2cb4:	60 e0       	ldi	r22, 0x00	; 0
    2cb6:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2cba:	89 e1       	ldi	r24, 0x19	; 25
    2cbc:	60 e0       	ldi	r22, 0x00	; 0
    2cbe:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2cc2:	8a e1       	ldi	r24, 0x1A	; 26
    2cc4:	61 e0       	ldi	r22, 0x01	; 1
    2cc6:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2cca:	8b e1       	ldi	r24, 0x1B	; 27
    2ccc:	60 e0       	ldi	r22, 0x00	; 0
    2cce:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
		SetPinValue(SPN+4, 0); SetPinValue(SPN+5, 0); SetPinValue(SPN+6, 1); SetPinValue(SPN+7, 1);
    2cd2:	8c e1       	ldi	r24, 0x1C	; 28
    2cd4:	60 e0       	ldi	r22, 0x00	; 0
    2cd6:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2cda:	8d e1       	ldi	r24, 0x1D	; 29
    2cdc:	60 e0       	ldi	r22, 0x00	; 0
    2cde:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2ce2:	8e e1       	ldi	r24, 0x1E	; 30
    2ce4:	61 e0       	ldi	r22, 0x01	; 1
    2ce6:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2cea:	8f e1       	ldi	r24, 0x1F	; 31
    2cec:	61 e0       	ldi	r22, 0x01	; 1
    2cee:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2cf2:	07 c1       	rjmp	.+526    	; 0x2f02 <SevSeg_ShowNumber+0x3e2>
		break;

		case 3: // number 3
		SetPinValue(SPN+0, 0); SetPinValue(SPN+1, 0); SetPinValue(SPN+2, 0); SetPinValue(SPN+3, 0);
    2cf4:	88 e1       	ldi	r24, 0x18	; 24
    2cf6:	60 e0       	ldi	r22, 0x00	; 0
    2cf8:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2cfc:	89 e1       	ldi	r24, 0x19	; 25
    2cfe:	60 e0       	ldi	r22, 0x00	; 0
    2d00:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2d04:	8a e1       	ldi	r24, 0x1A	; 26
    2d06:	60 e0       	ldi	r22, 0x00	; 0
    2d08:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2d0c:	8b e1       	ldi	r24, 0x1B	; 27
    2d0e:	60 e0       	ldi	r22, 0x00	; 0
    2d10:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
		SetPinValue(SPN+4, 1); SetPinValue(SPN+5, 0); SetPinValue(SPN+6, 1); SetPinValue(SPN+7, 1);
    2d14:	8c e1       	ldi	r24, 0x1C	; 28
    2d16:	61 e0       	ldi	r22, 0x01	; 1
    2d18:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2d1c:	8d e1       	ldi	r24, 0x1D	; 29
    2d1e:	60 e0       	ldi	r22, 0x00	; 0
    2d20:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2d24:	8e e1       	ldi	r24, 0x1E	; 30
    2d26:	61 e0       	ldi	r22, 0x01	; 1
    2d28:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2d2c:	8f e1       	ldi	r24, 0x1F	; 31
    2d2e:	61 e0       	ldi	r22, 0x01	; 1
    2d30:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2d34:	e6 c0       	rjmp	.+460    	; 0x2f02 <SevSeg_ShowNumber+0x3e2>
		break;

		case 4: // number 4
		SetPinValue(SPN+0, 1); SetPinValue(SPN+1, 0); SetPinValue(SPN+2, 0); SetPinValue(SPN+3, 1);
    2d36:	88 e1       	ldi	r24, 0x18	; 24
    2d38:	61 e0       	ldi	r22, 0x01	; 1
    2d3a:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2d3e:	89 e1       	ldi	r24, 0x19	; 25
    2d40:	60 e0       	ldi	r22, 0x00	; 0
    2d42:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2d46:	8a e1       	ldi	r24, 0x1A	; 26
    2d48:	60 e0       	ldi	r22, 0x00	; 0
    2d4a:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2d4e:	8b e1       	ldi	r24, 0x1B	; 27
    2d50:	61 e0       	ldi	r22, 0x01	; 1
    2d52:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
		SetPinValue(SPN+4, 1); SetPinValue(SPN+5, 0); SetPinValue(SPN+6, 0); SetPinValue(SPN+7, 1);
    2d56:	8c e1       	ldi	r24, 0x1C	; 28
    2d58:	61 e0       	ldi	r22, 0x01	; 1
    2d5a:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2d5e:	8d e1       	ldi	r24, 0x1D	; 29
    2d60:	60 e0       	ldi	r22, 0x00	; 0
    2d62:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2d66:	8e e1       	ldi	r24, 0x1E	; 30
    2d68:	60 e0       	ldi	r22, 0x00	; 0
    2d6a:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2d6e:	8f e1       	ldi	r24, 0x1F	; 31
    2d70:	61 e0       	ldi	r22, 0x01	; 1
    2d72:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2d76:	c5 c0       	rjmp	.+394    	; 0x2f02 <SevSeg_ShowNumber+0x3e2>
		break;

		case 5: // number 5
		SetPinValue(SPN+0, 0); SetPinValue(SPN+1, 1); SetPinValue(SPN+2, 0); SetPinValue(SPN+3, 0);
    2d78:	88 e1       	ldi	r24, 0x18	; 24
    2d7a:	60 e0       	ldi	r22, 0x00	; 0
    2d7c:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2d80:	89 e1       	ldi	r24, 0x19	; 25
    2d82:	61 e0       	ldi	r22, 0x01	; 1
    2d84:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2d88:	8a e1       	ldi	r24, 0x1A	; 26
    2d8a:	60 e0       	ldi	r22, 0x00	; 0
    2d8c:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2d90:	8b e1       	ldi	r24, 0x1B	; 27
    2d92:	60 e0       	ldi	r22, 0x00	; 0
    2d94:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
		SetPinValue(SPN+4, 1); SetPinValue(SPN+5, 0); SetPinValue(SPN+6, 0); SetPinValue(SPN+7, 1);
    2d98:	8c e1       	ldi	r24, 0x1C	; 28
    2d9a:	61 e0       	ldi	r22, 0x01	; 1
    2d9c:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2da0:	8d e1       	ldi	r24, 0x1D	; 29
    2da2:	60 e0       	ldi	r22, 0x00	; 0
    2da4:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2da8:	8e e1       	ldi	r24, 0x1E	; 30
    2daa:	60 e0       	ldi	r22, 0x00	; 0
    2dac:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2db0:	8f e1       	ldi	r24, 0x1F	; 31
    2db2:	61 e0       	ldi	r22, 0x01	; 1
    2db4:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2db8:	a4 c0       	rjmp	.+328    	; 0x2f02 <SevSeg_ShowNumber+0x3e2>
		break;

		case 6: // number 6
		SetPinValue(SPN+0, 0); SetPinValue(SPN+1, 1); SetPinValue(SPN+2, 0); SetPinValue(SPN+3, 0);
    2dba:	88 e1       	ldi	r24, 0x18	; 24
    2dbc:	60 e0       	ldi	r22, 0x00	; 0
    2dbe:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2dc2:	89 e1       	ldi	r24, 0x19	; 25
    2dc4:	61 e0       	ldi	r22, 0x01	; 1
    2dc6:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2dca:	8a e1       	ldi	r24, 0x1A	; 26
    2dcc:	60 e0       	ldi	r22, 0x00	; 0
    2dce:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2dd2:	8b e1       	ldi	r24, 0x1B	; 27
    2dd4:	60 e0       	ldi	r22, 0x00	; 0
    2dd6:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
		SetPinValue(SPN+4, 0); SetPinValue(SPN+5, 0); SetPinValue(SPN+6, 0); SetPinValue(SPN+7, 1);
    2dda:	8c e1       	ldi	r24, 0x1C	; 28
    2ddc:	60 e0       	ldi	r22, 0x00	; 0
    2dde:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2de2:	8d e1       	ldi	r24, 0x1D	; 29
    2de4:	60 e0       	ldi	r22, 0x00	; 0
    2de6:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2dea:	8e e1       	ldi	r24, 0x1E	; 30
    2dec:	60 e0       	ldi	r22, 0x00	; 0
    2dee:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2df2:	8f e1       	ldi	r24, 0x1F	; 31
    2df4:	61 e0       	ldi	r22, 0x01	; 1
    2df6:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2dfa:	83 c0       	rjmp	.+262    	; 0x2f02 <SevSeg_ShowNumber+0x3e2>
		break;

		case 7: // number 7
		SetPinValue(SPN+0, 0); SetPinValue(SPN+1, 0); SetPinValue(SPN+2, 0); SetPinValue(SPN+3, 1);
    2dfc:	88 e1       	ldi	r24, 0x18	; 24
    2dfe:	60 e0       	ldi	r22, 0x00	; 0
    2e00:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2e04:	89 e1       	ldi	r24, 0x19	; 25
    2e06:	60 e0       	ldi	r22, 0x00	; 0
    2e08:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2e0c:	8a e1       	ldi	r24, 0x1A	; 26
    2e0e:	60 e0       	ldi	r22, 0x00	; 0
    2e10:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2e14:	8b e1       	ldi	r24, 0x1B	; 27
    2e16:	61 e0       	ldi	r22, 0x01	; 1
    2e18:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
		SetPinValue(SPN+4, 1); SetPinValue(SPN+5, 1); SetPinValue(SPN+6, 1); SetPinValue(SPN+7, 1);
    2e1c:	8c e1       	ldi	r24, 0x1C	; 28
    2e1e:	61 e0       	ldi	r22, 0x01	; 1
    2e20:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2e24:	8d e1       	ldi	r24, 0x1D	; 29
    2e26:	61 e0       	ldi	r22, 0x01	; 1
    2e28:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2e2c:	8e e1       	ldi	r24, 0x1E	; 30
    2e2e:	61 e0       	ldi	r22, 0x01	; 1
    2e30:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2e34:	8f e1       	ldi	r24, 0x1F	; 31
    2e36:	61 e0       	ldi	r22, 0x01	; 1
    2e38:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2e3c:	62 c0       	rjmp	.+196    	; 0x2f02 <SevSeg_ShowNumber+0x3e2>
		break;

		case 8: // number 8
		SetPinValue(SPN+0, 0); SetPinValue(SPN+1, 0); SetPinValue(SPN+2, 0); SetPinValue(SPN+3, 0);
    2e3e:	88 e1       	ldi	r24, 0x18	; 24
    2e40:	60 e0       	ldi	r22, 0x00	; 0
    2e42:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2e46:	89 e1       	ldi	r24, 0x19	; 25
    2e48:	60 e0       	ldi	r22, 0x00	; 0
    2e4a:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2e4e:	8a e1       	ldi	r24, 0x1A	; 26
    2e50:	60 e0       	ldi	r22, 0x00	; 0
    2e52:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2e56:	8b e1       	ldi	r24, 0x1B	; 27
    2e58:	60 e0       	ldi	r22, 0x00	; 0
    2e5a:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
		SetPinValue(SPN+4, 0); SetPinValue(SPN+5, 0); SetPinValue(SPN+6, 0); SetPinValue(SPN+7, 1);
    2e5e:	8c e1       	ldi	r24, 0x1C	; 28
    2e60:	60 e0       	ldi	r22, 0x00	; 0
    2e62:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2e66:	8d e1       	ldi	r24, 0x1D	; 29
    2e68:	60 e0       	ldi	r22, 0x00	; 0
    2e6a:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2e6e:	8e e1       	ldi	r24, 0x1E	; 30
    2e70:	60 e0       	ldi	r22, 0x00	; 0
    2e72:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2e76:	8f e1       	ldi	r24, 0x1F	; 31
    2e78:	61 e0       	ldi	r22, 0x01	; 1
    2e7a:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2e7e:	41 c0       	rjmp	.+130    	; 0x2f02 <SevSeg_ShowNumber+0x3e2>
		break;

		case 9: // number 9
		SetPinValue(SPN+0, 0); SetPinValue(SPN+1, 0); SetPinValue(SPN+2, 0); SetPinValue(SPN+3, 0);
    2e80:	88 e1       	ldi	r24, 0x18	; 24
    2e82:	60 e0       	ldi	r22, 0x00	; 0
    2e84:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2e88:	89 e1       	ldi	r24, 0x19	; 25
    2e8a:	60 e0       	ldi	r22, 0x00	; 0
    2e8c:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2e90:	8a e1       	ldi	r24, 0x1A	; 26
    2e92:	60 e0       	ldi	r22, 0x00	; 0
    2e94:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2e98:	8b e1       	ldi	r24, 0x1B	; 27
    2e9a:	60 e0       	ldi	r22, 0x00	; 0
    2e9c:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
		SetPinValue(SPN+4, 1); SetPinValue(SPN+5, 0); SetPinValue(SPN+6, 0); SetPinValue(SPN+7, 1);
    2ea0:	8c e1       	ldi	r24, 0x1C	; 28
    2ea2:	61 e0       	ldi	r22, 0x01	; 1
    2ea4:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2ea8:	8d e1       	ldi	r24, 0x1D	; 29
    2eaa:	60 e0       	ldi	r22, 0x00	; 0
    2eac:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2eb0:	8e e1       	ldi	r24, 0x1E	; 30
    2eb2:	60 e0       	ldi	r22, 0x00	; 0
    2eb4:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2eb8:	8f e1       	ldi	r24, 0x1F	; 31
    2eba:	61 e0       	ldi	r22, 0x01	; 1
    2ebc:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2ec0:	20 c0       	rjmp	.+64     	; 0x2f02 <SevSeg_ShowNumber+0x3e2>
		break;

		case 10: // dot
		SetPinValue(SPN+0, 1); SetPinValue(SPN+1, 1); SetPinValue(SPN+2, 1); SetPinValue(SPN+3, 1);
    2ec2:	88 e1       	ldi	r24, 0x18	; 24
    2ec4:	61 e0       	ldi	r22, 0x01	; 1
    2ec6:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2eca:	89 e1       	ldi	r24, 0x19	; 25
    2ecc:	61 e0       	ldi	r22, 0x01	; 1
    2ece:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2ed2:	8a e1       	ldi	r24, 0x1A	; 26
    2ed4:	61 e0       	ldi	r22, 0x01	; 1
    2ed6:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2eda:	8b e1       	ldi	r24, 0x1B	; 27
    2edc:	61 e0       	ldi	r22, 0x01	; 1
    2ede:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
		SetPinValue(SPN+4, 1); SetPinValue(SPN+5, 1); SetPinValue(SPN+6, 1); SetPinValue(SPN+7, 0);
    2ee2:	8c e1       	ldi	r24, 0x1C	; 28
    2ee4:	61 e0       	ldi	r22, 0x01	; 1
    2ee6:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2eea:	8d e1       	ldi	r24, 0x1D	; 29
    2eec:	61 e0       	ldi	r22, 0x01	; 1
    2eee:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2ef2:	8e e1       	ldi	r24, 0x1E	; 30
    2ef4:	61 e0       	ldi	r22, 0x01	; 1
    2ef6:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
    2efa:	8f e1       	ldi	r24, 0x1F	; 31
    2efc:	60 e0       	ldi	r22, 0x00	; 0
    2efe:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
		break;
	}
}
    2f02:	0f 90       	pop	r0
    2f04:	0f 90       	pop	r0
    2f06:	0f 90       	pop	r0
    2f08:	0f 90       	pop	r0
    2f0a:	cf 91       	pop	r28
    2f0c:	df 91       	pop	r29
    2f0e:	08 95       	ret

00002f10 <H_vid_StepperMotortInitialize>:
 */
#include"DDIO.h" // This header file includes the appropriate IO definitions for the device that has been specified by the -MCU= compiler command-line switch.
#include"HStepper_Motor.h"

void H_vid_StepperMotortInitialize()
{
    2f10:	df 93       	push	r29
    2f12:	cf 93       	push	r28
    2f14:	cd b7       	in	r28, 0x3d	; 61
    2f16:	de b7       	in	r29, 0x3e	; 62
	// Set Motor Pins as output
	SetPinDirection(Blue_Pin, OUTPUT); 		// Blue
    2f18:	80 e1       	ldi	r24, 0x10	; 16
    2f1a:	61 e0       	ldi	r22, 0x01	; 1
    2f1c:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinDirection(Pink_Pin, OUTPUT); 		// Pink
    2f20:	81 e1       	ldi	r24, 0x11	; 17
    2f22:	61 e0       	ldi	r22, 0x01	; 1
    2f24:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinDirection(Yellow_Pin, OUTPUT); 	// Yellow
    2f28:	82 e1       	ldi	r24, 0x12	; 18
    2f2a:	61 e0       	ldi	r22, 0x01	; 1
    2f2c:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinDirection(Orange_Pin, OUTPUT); 	// Orange
    2f30:	83 e1       	ldi	r24, 0x13	; 19
    2f32:	61 e0       	ldi	r22, 0x01	; 1
    2f34:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>

	// Initialize the pins with zeros (no motion)
	SetPinValue(Blue_Pin, LOW);		// Blue
    2f38:	80 e1       	ldi	r24, 0x10	; 16
    2f3a:	60 e0       	ldi	r22, 0x00	; 0
    2f3c:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
	SetPinValue(Pink_Pin, LOW);		// Pink
    2f40:	81 e1       	ldi	r24, 0x11	; 17
    2f42:	60 e0       	ldi	r22, 0x00	; 0
    2f44:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
	SetPinValue(Yellow_Pin, LOW);	// Yellow
    2f48:	82 e1       	ldi	r24, 0x12	; 18
    2f4a:	60 e0       	ldi	r22, 0x00	; 0
    2f4c:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
	SetPinValue(Orange_Pin, LOW);	// Orange
    2f50:	83 e1       	ldi	r24, 0x13	; 19
    2f52:	60 e0       	ldi	r22, 0x00	; 0
    2f54:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
}
    2f58:	cf 91       	pop	r28
    2f5a:	df 91       	pop	r29
    2f5c:	08 95       	ret

00002f5e <H_vid_SetStepperMotor>:

void H_vid_SetStepperMotor(char orient, int steps, int delay_time)
{
    2f5e:	df 93       	push	r29
    2f60:	cf 93       	push	r28
    2f62:	00 d0       	rcall	.+0      	; 0x2f64 <H_vid_SetStepperMotor+0x6>
    2f64:	00 d0       	rcall	.+0      	; 0x2f66 <H_vid_SetStepperMotor+0x8>
    2f66:	0f 92       	push	r0
    2f68:	cd b7       	in	r28, 0x3d	; 61
    2f6a:	de b7       	in	r29, 0x3e	; 62
    2f6c:	89 83       	std	Y+1, r24	; 0x01
    2f6e:	7b 83       	std	Y+3, r23	; 0x03
    2f70:	6a 83       	std	Y+2, r22	; 0x02
    2f72:	5d 83       	std	Y+5, r21	; 0x05
    2f74:	4c 83       	std	Y+4, r20	; 0x04
			break;
		}
	}


}
    2f76:	0f 90       	pop	r0
    2f78:	0f 90       	pop	r0
    2f7a:	0f 90       	pop	r0
    2f7c:	0f 90       	pop	r0
    2f7e:	0f 90       	pop	r0
    2f80:	cf 91       	pop	r28
    2f82:	df 91       	pop	r29
    2f84:	08 95       	ret

00002f86 <SCompareArrays>:
 the same size and that size is an input to the function.
 */
#include"SCompareArrays.h"// This header file contains the function prototype of SCompareArrays(int Arr1[ ], int Arr2[ ], int Arr_Size) function

int SCompareArrays(int Arr1[ ], int Arr2[ ], int Arr_Size)
{
    2f86:	df 93       	push	r29
    2f88:	cf 93       	push	r28
    2f8a:	cd b7       	in	r28, 0x3d	; 61
    2f8c:	de b7       	in	r29, 0x3e	; 62
    2f8e:	2a 97       	sbiw	r28, 0x0a	; 10
    2f90:	0f b6       	in	r0, 0x3f	; 63
    2f92:	f8 94       	cli
    2f94:	de bf       	out	0x3e, r29	; 62
    2f96:	0f be       	out	0x3f, r0	; 63
    2f98:	cd bf       	out	0x3d, r28	; 61
    2f9a:	9c 83       	std	Y+4, r25	; 0x04
    2f9c:	8b 83       	std	Y+3, r24	; 0x03
    2f9e:	7e 83       	std	Y+6, r23	; 0x06
    2fa0:	6d 83       	std	Y+5, r22	; 0x05
    2fa2:	58 87       	std	Y+8, r21	; 0x08
    2fa4:	4f 83       	std	Y+7, r20	; 0x07
	int j;
	for (j = 0; j<Arr_Size; j++)
    2fa6:	1a 82       	std	Y+2, r1	; 0x02
    2fa8:	19 82       	std	Y+1, r1	; 0x01
    2faa:	23 c0       	rjmp	.+70     	; 0x2ff2 <SCompareArrays+0x6c>
	{
		if (Arr1[j] != Arr2[j])
    2fac:	89 81       	ldd	r24, Y+1	; 0x01
    2fae:	9a 81       	ldd	r25, Y+2	; 0x02
    2fb0:	9c 01       	movw	r18, r24
    2fb2:	22 0f       	add	r18, r18
    2fb4:	33 1f       	adc	r19, r19
    2fb6:	8b 81       	ldd	r24, Y+3	; 0x03
    2fb8:	9c 81       	ldd	r25, Y+4	; 0x04
    2fba:	fc 01       	movw	r30, r24
    2fbc:	e2 0f       	add	r30, r18
    2fbe:	f3 1f       	adc	r31, r19
    2fc0:	40 81       	ld	r20, Z
    2fc2:	51 81       	ldd	r21, Z+1	; 0x01
    2fc4:	89 81       	ldd	r24, Y+1	; 0x01
    2fc6:	9a 81       	ldd	r25, Y+2	; 0x02
    2fc8:	9c 01       	movw	r18, r24
    2fca:	22 0f       	add	r18, r18
    2fcc:	33 1f       	adc	r19, r19
    2fce:	8d 81       	ldd	r24, Y+5	; 0x05
    2fd0:	9e 81       	ldd	r25, Y+6	; 0x06
    2fd2:	fc 01       	movw	r30, r24
    2fd4:	e2 0f       	add	r30, r18
    2fd6:	f3 1f       	adc	r31, r19
    2fd8:	80 81       	ld	r24, Z
    2fda:	91 81       	ldd	r25, Z+1	; 0x01
    2fdc:	48 17       	cp	r20, r24
    2fde:	59 07       	cpc	r21, r25
    2fe0:	19 f0       	breq	.+6      	; 0x2fe8 <SCompareArrays+0x62>
		{
			return 0;
    2fe2:	1a 86       	std	Y+10, r1	; 0x0a
    2fe4:	19 86       	std	Y+9, r1	; 0x09
    2fe6:	10 c0       	rjmp	.+32     	; 0x3008 <SCompareArrays+0x82>
#include"SCompareArrays.h"// This header file contains the function prototype of SCompareArrays(int Arr1[ ], int Arr2[ ], int Arr_Size) function

int SCompareArrays(int Arr1[ ], int Arr2[ ], int Arr_Size)
{
	int j;
	for (j = 0; j<Arr_Size; j++)
    2fe8:	89 81       	ldd	r24, Y+1	; 0x01
    2fea:	9a 81       	ldd	r25, Y+2	; 0x02
    2fec:	01 96       	adiw	r24, 0x01	; 1
    2fee:	9a 83       	std	Y+2, r25	; 0x02
    2ff0:	89 83       	std	Y+1, r24	; 0x01
    2ff2:	29 81       	ldd	r18, Y+1	; 0x01
    2ff4:	3a 81       	ldd	r19, Y+2	; 0x02
    2ff6:	8f 81       	ldd	r24, Y+7	; 0x07
    2ff8:	98 85       	ldd	r25, Y+8	; 0x08
    2ffa:	28 17       	cp	r18, r24
    2ffc:	39 07       	cpc	r19, r25
    2ffe:	b4 f2       	brlt	.-84     	; 0x2fac <SCompareArrays+0x26>
			break;
		}


	}
	return 1;
    3000:	81 e0       	ldi	r24, 0x01	; 1
    3002:	90 e0       	ldi	r25, 0x00	; 0
    3004:	9a 87       	std	Y+10, r25	; 0x0a
    3006:	89 87       	std	Y+9, r24	; 0x09
    3008:	89 85       	ldd	r24, Y+9	; 0x09
    300a:	9a 85       	ldd	r25, Y+10	; 0x0a
}
    300c:	2a 96       	adiw	r28, 0x0a	; 10
    300e:	0f b6       	in	r0, 0x3f	; 63
    3010:	f8 94       	cli
    3012:	de bf       	out	0x3e, r29	; 62
    3014:	0f be       	out	0x3f, r0	; 63
    3016:	cd bf       	out	0x3d, r28	; 61
    3018:	cf 91       	pop	r28
    301a:	df 91       	pop	r29
    301c:	08 95       	ret

0000301e <main>:
// Declared Functions
// Global variables (Declaration and Initialization)
// Enum

void main(void)
{
    301e:	df 93       	push	r29
    3020:	cf 93       	push	r28
    3022:	cd b7       	in	r28, 0x3d	; 61
    3024:	de b7       	in	r29, 0x3e	; 62
    3026:	e2 97       	sbiw	r28, 0x32	; 50
    3028:	0f b6       	in	r0, 0x3f	; 63
    302a:	f8 94       	cli
    302c:	de bf       	out	0x3e, r29	; 62
    302e:	0f be       	out	0x3f, r0	; 63
    3030:	cd bf       	out	0x3d, r28	; 61
	// Declaration and Initialization (executed once)
	SetPinDirection(ServoMotor_Pin, OUTPUT);
    3032:	80 e0       	ldi	r24, 0x00	; 0
    3034:	61 e0       	ldi	r22, 0x01	; 1
    3036:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>
	SetPinDirection(ServoMotorEN_Pin, OUTPUT);
    303a:	81 e0       	ldi	r24, 0x01	; 1
    303c:	61 e0       	ldi	r22, 0x01	; 1
    303e:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <SetPinDirection>

	SetPinValue(ServoMotorEN_Pin, HIGH); // enable servo motor
    3042:	81 e0       	ldi	r24, 0x01	; 1
    3044:	61 e0       	ldi	r22, 0x01	; 1
    3046:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
		// Program Variables

	u8 T_on = 1000; // between 1000 (-90 deg) 1500 ( 0 deg) 2000 ( 90 deg)
    304a:	88 ee       	ldi	r24, 0xE8	; 232
    304c:	8a ab       	std	Y+50, r24	; 0x32
	u8 T_off = 20000 - T_on;
    304e:	90 e2       	ldi	r25, 0x20	; 32
    3050:	8a a9       	ldd	r24, Y+50	; 0x32
    3052:	29 2f       	mov	r18, r25
    3054:	28 1b       	sub	r18, r24
    3056:	82 2f       	mov	r24, r18
    3058:	89 ab       	std	Y+49, r24	; 0x31


	while(1)
	{
		// Write your instructions here.
		SetPinValue(ServoMotor_Pin, HIGH);
    305a:	80 e0       	ldi	r24, 0x00	; 0
    305c:	61 e0       	ldi	r22, 0x01	; 1
    305e:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
		_delay_us(T_on);
    3062:	8a a9       	ldd	r24, Y+50	; 0x32
    3064:	88 2f       	mov	r24, r24
    3066:	90 e0       	ldi	r25, 0x00	; 0
    3068:	a0 e0       	ldi	r26, 0x00	; 0
    306a:	b0 e0       	ldi	r27, 0x00	; 0
    306c:	bc 01       	movw	r22, r24
    306e:	cd 01       	movw	r24, r26
    3070:	0e 94 a1 04 	call	0x942	; 0x942 <__floatunsisf>
    3074:	dc 01       	movw	r26, r24
    3076:	cb 01       	movw	r24, r22
    3078:	8d a7       	std	Y+45, r24	; 0x2d
    307a:	9e a7       	std	Y+46, r25	; 0x2e
    307c:	af a7       	std	Y+47, r26	; 0x2f
    307e:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    3080:	6d a5       	ldd	r22, Y+45	; 0x2d
    3082:	7e a5       	ldd	r23, Y+46	; 0x2e
    3084:	8f a5       	ldd	r24, Y+47	; 0x2f
    3086:	98 a9       	ldd	r25, Y+48	; 0x30
    3088:	2b ea       	ldi	r18, 0xAB	; 171
    308a:	3a ea       	ldi	r19, 0xAA	; 170
    308c:	4a e2       	ldi	r20, 0x2A	; 42
    308e:	50 e4       	ldi	r21, 0x40	; 64
    3090:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    3094:	dc 01       	movw	r26, r24
    3096:	cb 01       	movw	r24, r22
    3098:	89 a7       	std	Y+41, r24	; 0x29
    309a:	9a a7       	std	Y+42, r25	; 0x2a
    309c:	ab a7       	std	Y+43, r26	; 0x2b
    309e:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    30a0:	69 a5       	ldd	r22, Y+41	; 0x29
    30a2:	7a a5       	ldd	r23, Y+42	; 0x2a
    30a4:	8b a5       	ldd	r24, Y+43	; 0x2b
    30a6:	9c a5       	ldd	r25, Y+44	; 0x2c
    30a8:	20 e0       	ldi	r18, 0x00	; 0
    30aa:	30 e0       	ldi	r19, 0x00	; 0
    30ac:	40 e8       	ldi	r20, 0x80	; 128
    30ae:	5f e3       	ldi	r21, 0x3F	; 63
    30b0:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    30b4:	88 23       	and	r24, r24
    30b6:	1c f4       	brge	.+6      	; 0x30be <main+0xa0>
		__ticks = 1;
    30b8:	81 e0       	ldi	r24, 0x01	; 1
    30ba:	88 a7       	std	Y+40, r24	; 0x28
    30bc:	91 c0       	rjmp	.+290    	; 0x31e0 <main+0x1c2>
	else if (__tmp > 255)
    30be:	69 a5       	ldd	r22, Y+41	; 0x29
    30c0:	7a a5       	ldd	r23, Y+42	; 0x2a
    30c2:	8b a5       	ldd	r24, Y+43	; 0x2b
    30c4:	9c a5       	ldd	r25, Y+44	; 0x2c
    30c6:	20 e0       	ldi	r18, 0x00	; 0
    30c8:	30 e0       	ldi	r19, 0x00	; 0
    30ca:	4f e7       	ldi	r20, 0x7F	; 127
    30cc:	53 e4       	ldi	r21, 0x43	; 67
    30ce:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    30d2:	18 16       	cp	r1, r24
    30d4:	0c f0       	brlt	.+2      	; 0x30d8 <main+0xba>
    30d6:	7b c0       	rjmp	.+246    	; 0x31ce <main+0x1b0>
	{
		_delay_ms(__us / 1000.0);
    30d8:	6d a5       	ldd	r22, Y+45	; 0x2d
    30da:	7e a5       	ldd	r23, Y+46	; 0x2e
    30dc:	8f a5       	ldd	r24, Y+47	; 0x2f
    30de:	98 a9       	ldd	r25, Y+48	; 0x30
    30e0:	20 e0       	ldi	r18, 0x00	; 0
    30e2:	30 e0       	ldi	r19, 0x00	; 0
    30e4:	4a e7       	ldi	r20, 0x7A	; 122
    30e6:	54 e4       	ldi	r21, 0x44	; 68
    30e8:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    30ec:	dc 01       	movw	r26, r24
    30ee:	cb 01       	movw	r24, r22
    30f0:	8c a3       	std	Y+36, r24	; 0x24
    30f2:	9d a3       	std	Y+37, r25	; 0x25
    30f4:	ae a3       	std	Y+38, r26	; 0x26
    30f6:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    30f8:	6c a1       	ldd	r22, Y+36	; 0x24
    30fa:	7d a1       	ldd	r23, Y+37	; 0x25
    30fc:	8e a1       	ldd	r24, Y+38	; 0x26
    30fe:	9f a1       	ldd	r25, Y+39	; 0x27
    3100:	20 e0       	ldi	r18, 0x00	; 0
    3102:	30 e0       	ldi	r19, 0x00	; 0
    3104:	4a ef       	ldi	r20, 0xFA	; 250
    3106:	54 e4       	ldi	r21, 0x44	; 68
    3108:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    310c:	dc 01       	movw	r26, r24
    310e:	cb 01       	movw	r24, r22
    3110:	88 a3       	std	Y+32, r24	; 0x20
    3112:	99 a3       	std	Y+33, r25	; 0x21
    3114:	aa a3       	std	Y+34, r26	; 0x22
    3116:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    3118:	68 a1       	ldd	r22, Y+32	; 0x20
    311a:	79 a1       	ldd	r23, Y+33	; 0x21
    311c:	8a a1       	ldd	r24, Y+34	; 0x22
    311e:	9b a1       	ldd	r25, Y+35	; 0x23
    3120:	20 e0       	ldi	r18, 0x00	; 0
    3122:	30 e0       	ldi	r19, 0x00	; 0
    3124:	40 e8       	ldi	r20, 0x80	; 128
    3126:	5f e3       	ldi	r21, 0x3F	; 63
    3128:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    312c:	88 23       	and	r24, r24
    312e:	2c f4       	brge	.+10     	; 0x313a <main+0x11c>
		__ticks = 1;
    3130:	81 e0       	ldi	r24, 0x01	; 1
    3132:	90 e0       	ldi	r25, 0x00	; 0
    3134:	9f 8f       	std	Y+31, r25	; 0x1f
    3136:	8e 8f       	std	Y+30, r24	; 0x1e
    3138:	3f c0       	rjmp	.+126    	; 0x31b8 <main+0x19a>
	else if (__tmp > 65535)
    313a:	68 a1       	ldd	r22, Y+32	; 0x20
    313c:	79 a1       	ldd	r23, Y+33	; 0x21
    313e:	8a a1       	ldd	r24, Y+34	; 0x22
    3140:	9b a1       	ldd	r25, Y+35	; 0x23
    3142:	20 e0       	ldi	r18, 0x00	; 0
    3144:	3f ef       	ldi	r19, 0xFF	; 255
    3146:	4f e7       	ldi	r20, 0x7F	; 127
    3148:	57 e4       	ldi	r21, 0x47	; 71
    314a:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    314e:	18 16       	cp	r1, r24
    3150:	4c f5       	brge	.+82     	; 0x31a4 <main+0x186>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3152:	6c a1       	ldd	r22, Y+36	; 0x24
    3154:	7d a1       	ldd	r23, Y+37	; 0x25
    3156:	8e a1       	ldd	r24, Y+38	; 0x26
    3158:	9f a1       	ldd	r25, Y+39	; 0x27
    315a:	20 e0       	ldi	r18, 0x00	; 0
    315c:	30 e0       	ldi	r19, 0x00	; 0
    315e:	40 e2       	ldi	r20, 0x20	; 32
    3160:	51 e4       	ldi	r21, 0x41	; 65
    3162:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    3166:	dc 01       	movw	r26, r24
    3168:	cb 01       	movw	r24, r22
    316a:	bc 01       	movw	r22, r24
    316c:	cd 01       	movw	r24, r26
    316e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    3172:	dc 01       	movw	r26, r24
    3174:	cb 01       	movw	r24, r22
    3176:	9f 8f       	std	Y+31, r25	; 0x1f
    3178:	8e 8f       	std	Y+30, r24	; 0x1e
    317a:	0f c0       	rjmp	.+30     	; 0x319a <main+0x17c>
    317c:	88 ec       	ldi	r24, 0xC8	; 200
    317e:	90 e0       	ldi	r25, 0x00	; 0
    3180:	9d 8f       	std	Y+29, r25	; 0x1d
    3182:	8c 8f       	std	Y+28, r24	; 0x1c
    3184:	8c 8d       	ldd	r24, Y+28	; 0x1c
    3186:	9d 8d       	ldd	r25, Y+29	; 0x1d
    3188:	01 97       	sbiw	r24, 0x01	; 1
    318a:	f1 f7       	brne	.-4      	; 0x3188 <main+0x16a>
    318c:	9d 8f       	std	Y+29, r25	; 0x1d
    318e:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3190:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3192:	9f 8d       	ldd	r25, Y+31	; 0x1f
    3194:	01 97       	sbiw	r24, 0x01	; 1
    3196:	9f 8f       	std	Y+31, r25	; 0x1f
    3198:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    319a:	8e 8d       	ldd	r24, Y+30	; 0x1e
    319c:	9f 8d       	ldd	r25, Y+31	; 0x1f
    319e:	00 97       	sbiw	r24, 0x00	; 0
    31a0:	69 f7       	brne	.-38     	; 0x317c <main+0x15e>
    31a2:	24 c0       	rjmp	.+72     	; 0x31ec <main+0x1ce>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    31a4:	68 a1       	ldd	r22, Y+32	; 0x20
    31a6:	79 a1       	ldd	r23, Y+33	; 0x21
    31a8:	8a a1       	ldd	r24, Y+34	; 0x22
    31aa:	9b a1       	ldd	r25, Y+35	; 0x23
    31ac:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    31b0:	dc 01       	movw	r26, r24
    31b2:	cb 01       	movw	r24, r22
    31b4:	9f 8f       	std	Y+31, r25	; 0x1f
    31b6:	8e 8f       	std	Y+30, r24	; 0x1e
    31b8:	8e 8d       	ldd	r24, Y+30	; 0x1e
    31ba:	9f 8d       	ldd	r25, Y+31	; 0x1f
    31bc:	9b 8f       	std	Y+27, r25	; 0x1b
    31be:	8a 8f       	std	Y+26, r24	; 0x1a
    31c0:	8a 8d       	ldd	r24, Y+26	; 0x1a
    31c2:	9b 8d       	ldd	r25, Y+27	; 0x1b
    31c4:	01 97       	sbiw	r24, 0x01	; 1
    31c6:	f1 f7       	brne	.-4      	; 0x31c4 <main+0x1a6>
    31c8:	9b 8f       	std	Y+27, r25	; 0x1b
    31ca:	8a 8f       	std	Y+26, r24	; 0x1a
    31cc:	0f c0       	rjmp	.+30     	; 0x31ec <main+0x1ce>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    31ce:	69 a5       	ldd	r22, Y+41	; 0x29
    31d0:	7a a5       	ldd	r23, Y+42	; 0x2a
    31d2:	8b a5       	ldd	r24, Y+43	; 0x2b
    31d4:	9c a5       	ldd	r25, Y+44	; 0x2c
    31d6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    31da:	dc 01       	movw	r26, r24
    31dc:	cb 01       	movw	r24, r22
    31de:	88 a7       	std	Y+40, r24	; 0x28
    31e0:	88 a5       	ldd	r24, Y+40	; 0x28
    31e2:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    31e4:	89 8d       	ldd	r24, Y+25	; 0x19
    31e6:	8a 95       	dec	r24
    31e8:	f1 f7       	brne	.-4      	; 0x31e6 <main+0x1c8>
    31ea:	89 8f       	std	Y+25, r24	; 0x19


		SetPinValue(ServoMotor_Pin, LOW);
    31ec:	80 e0       	ldi	r24, 0x00	; 0
    31ee:	60 e0       	ldi	r22, 0x00	; 0
    31f0:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <SetPinValue>
		_delay_us(T_off);
    31f4:	89 a9       	ldd	r24, Y+49	; 0x31
    31f6:	88 2f       	mov	r24, r24
    31f8:	90 e0       	ldi	r25, 0x00	; 0
    31fa:	a0 e0       	ldi	r26, 0x00	; 0
    31fc:	b0 e0       	ldi	r27, 0x00	; 0
    31fe:	bc 01       	movw	r22, r24
    3200:	cd 01       	movw	r24, r26
    3202:	0e 94 a1 04 	call	0x942	; 0x942 <__floatunsisf>
    3206:	dc 01       	movw	r26, r24
    3208:	cb 01       	movw	r24, r22
    320a:	8d 8b       	std	Y+21, r24	; 0x15
    320c:	9e 8b       	std	Y+22, r25	; 0x16
    320e:	af 8b       	std	Y+23, r26	; 0x17
    3210:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    3212:	6d 89       	ldd	r22, Y+21	; 0x15
    3214:	7e 89       	ldd	r23, Y+22	; 0x16
    3216:	8f 89       	ldd	r24, Y+23	; 0x17
    3218:	98 8d       	ldd	r25, Y+24	; 0x18
    321a:	2b ea       	ldi	r18, 0xAB	; 171
    321c:	3a ea       	ldi	r19, 0xAA	; 170
    321e:	4a e2       	ldi	r20, 0x2A	; 42
    3220:	50 e4       	ldi	r21, 0x40	; 64
    3222:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    3226:	dc 01       	movw	r26, r24
    3228:	cb 01       	movw	r24, r22
    322a:	89 8b       	std	Y+17, r24	; 0x11
    322c:	9a 8b       	std	Y+18, r25	; 0x12
    322e:	ab 8b       	std	Y+19, r26	; 0x13
    3230:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    3232:	69 89       	ldd	r22, Y+17	; 0x11
    3234:	7a 89       	ldd	r23, Y+18	; 0x12
    3236:	8b 89       	ldd	r24, Y+19	; 0x13
    3238:	9c 89       	ldd	r25, Y+20	; 0x14
    323a:	20 e0       	ldi	r18, 0x00	; 0
    323c:	30 e0       	ldi	r19, 0x00	; 0
    323e:	40 e8       	ldi	r20, 0x80	; 128
    3240:	5f e3       	ldi	r21, 0x3F	; 63
    3242:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    3246:	88 23       	and	r24, r24
    3248:	1c f4       	brge	.+6      	; 0x3250 <main+0x232>
		__ticks = 1;
    324a:	81 e0       	ldi	r24, 0x01	; 1
    324c:	88 8b       	std	Y+16, r24	; 0x10
    324e:	91 c0       	rjmp	.+290    	; 0x3372 <main+0x354>
	else if (__tmp > 255)
    3250:	69 89       	ldd	r22, Y+17	; 0x11
    3252:	7a 89       	ldd	r23, Y+18	; 0x12
    3254:	8b 89       	ldd	r24, Y+19	; 0x13
    3256:	9c 89       	ldd	r25, Y+20	; 0x14
    3258:	20 e0       	ldi	r18, 0x00	; 0
    325a:	30 e0       	ldi	r19, 0x00	; 0
    325c:	4f e7       	ldi	r20, 0x7F	; 127
    325e:	53 e4       	ldi	r21, 0x43	; 67
    3260:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    3264:	18 16       	cp	r1, r24
    3266:	0c f0       	brlt	.+2      	; 0x326a <main+0x24c>
    3268:	7b c0       	rjmp	.+246    	; 0x3360 <main+0x342>
	{
		_delay_ms(__us / 1000.0);
    326a:	6d 89       	ldd	r22, Y+21	; 0x15
    326c:	7e 89       	ldd	r23, Y+22	; 0x16
    326e:	8f 89       	ldd	r24, Y+23	; 0x17
    3270:	98 8d       	ldd	r25, Y+24	; 0x18
    3272:	20 e0       	ldi	r18, 0x00	; 0
    3274:	30 e0       	ldi	r19, 0x00	; 0
    3276:	4a e7       	ldi	r20, 0x7A	; 122
    3278:	54 e4       	ldi	r21, 0x44	; 68
    327a:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    327e:	dc 01       	movw	r26, r24
    3280:	cb 01       	movw	r24, r22
    3282:	8c 87       	std	Y+12, r24	; 0x0c
    3284:	9d 87       	std	Y+13, r25	; 0x0d
    3286:	ae 87       	std	Y+14, r26	; 0x0e
    3288:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    328a:	6c 85       	ldd	r22, Y+12	; 0x0c
    328c:	7d 85       	ldd	r23, Y+13	; 0x0d
    328e:	8e 85       	ldd	r24, Y+14	; 0x0e
    3290:	9f 85       	ldd	r25, Y+15	; 0x0f
    3292:	20 e0       	ldi	r18, 0x00	; 0
    3294:	30 e0       	ldi	r19, 0x00	; 0
    3296:	4a ef       	ldi	r20, 0xFA	; 250
    3298:	54 e4       	ldi	r21, 0x44	; 68
    329a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    329e:	dc 01       	movw	r26, r24
    32a0:	cb 01       	movw	r24, r22
    32a2:	88 87       	std	Y+8, r24	; 0x08
    32a4:	99 87       	std	Y+9, r25	; 0x09
    32a6:	aa 87       	std	Y+10, r26	; 0x0a
    32a8:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    32aa:	68 85       	ldd	r22, Y+8	; 0x08
    32ac:	79 85       	ldd	r23, Y+9	; 0x09
    32ae:	8a 85       	ldd	r24, Y+10	; 0x0a
    32b0:	9b 85       	ldd	r25, Y+11	; 0x0b
    32b2:	20 e0       	ldi	r18, 0x00	; 0
    32b4:	30 e0       	ldi	r19, 0x00	; 0
    32b6:	40 e8       	ldi	r20, 0x80	; 128
    32b8:	5f e3       	ldi	r21, 0x3F	; 63
    32ba:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    32be:	88 23       	and	r24, r24
    32c0:	2c f4       	brge	.+10     	; 0x32cc <main+0x2ae>
		__ticks = 1;
    32c2:	81 e0       	ldi	r24, 0x01	; 1
    32c4:	90 e0       	ldi	r25, 0x00	; 0
    32c6:	9f 83       	std	Y+7, r25	; 0x07
    32c8:	8e 83       	std	Y+6, r24	; 0x06
    32ca:	3f c0       	rjmp	.+126    	; 0x334a <main+0x32c>
	else if (__tmp > 65535)
    32cc:	68 85       	ldd	r22, Y+8	; 0x08
    32ce:	79 85       	ldd	r23, Y+9	; 0x09
    32d0:	8a 85       	ldd	r24, Y+10	; 0x0a
    32d2:	9b 85       	ldd	r25, Y+11	; 0x0b
    32d4:	20 e0       	ldi	r18, 0x00	; 0
    32d6:	3f ef       	ldi	r19, 0xFF	; 255
    32d8:	4f e7       	ldi	r20, 0x7F	; 127
    32da:	57 e4       	ldi	r21, 0x47	; 71
    32dc:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    32e0:	18 16       	cp	r1, r24
    32e2:	4c f5       	brge	.+82     	; 0x3336 <main+0x318>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    32e4:	6c 85       	ldd	r22, Y+12	; 0x0c
    32e6:	7d 85       	ldd	r23, Y+13	; 0x0d
    32e8:	8e 85       	ldd	r24, Y+14	; 0x0e
    32ea:	9f 85       	ldd	r25, Y+15	; 0x0f
    32ec:	20 e0       	ldi	r18, 0x00	; 0
    32ee:	30 e0       	ldi	r19, 0x00	; 0
    32f0:	40 e2       	ldi	r20, 0x20	; 32
    32f2:	51 e4       	ldi	r21, 0x41	; 65
    32f4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    32f8:	dc 01       	movw	r26, r24
    32fa:	cb 01       	movw	r24, r22
    32fc:	bc 01       	movw	r22, r24
    32fe:	cd 01       	movw	r24, r26
    3300:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    3304:	dc 01       	movw	r26, r24
    3306:	cb 01       	movw	r24, r22
    3308:	9f 83       	std	Y+7, r25	; 0x07
    330a:	8e 83       	std	Y+6, r24	; 0x06
    330c:	0f c0       	rjmp	.+30     	; 0x332c <main+0x30e>
    330e:	88 ec       	ldi	r24, 0xC8	; 200
    3310:	90 e0       	ldi	r25, 0x00	; 0
    3312:	9d 83       	std	Y+5, r25	; 0x05
    3314:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3316:	8c 81       	ldd	r24, Y+4	; 0x04
    3318:	9d 81       	ldd	r25, Y+5	; 0x05
    331a:	01 97       	sbiw	r24, 0x01	; 1
    331c:	f1 f7       	brne	.-4      	; 0x331a <main+0x2fc>
    331e:	9d 83       	std	Y+5, r25	; 0x05
    3320:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3322:	8e 81       	ldd	r24, Y+6	; 0x06
    3324:	9f 81       	ldd	r25, Y+7	; 0x07
    3326:	01 97       	sbiw	r24, 0x01	; 1
    3328:	9f 83       	std	Y+7, r25	; 0x07
    332a:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    332c:	8e 81       	ldd	r24, Y+6	; 0x06
    332e:	9f 81       	ldd	r25, Y+7	; 0x07
    3330:	00 97       	sbiw	r24, 0x00	; 0
    3332:	69 f7       	brne	.-38     	; 0x330e <main+0x2f0>
    3334:	92 ce       	rjmp	.-732    	; 0x305a <main+0x3c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3336:	68 85       	ldd	r22, Y+8	; 0x08
    3338:	79 85       	ldd	r23, Y+9	; 0x09
    333a:	8a 85       	ldd	r24, Y+10	; 0x0a
    333c:	9b 85       	ldd	r25, Y+11	; 0x0b
    333e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    3342:	dc 01       	movw	r26, r24
    3344:	cb 01       	movw	r24, r22
    3346:	9f 83       	std	Y+7, r25	; 0x07
    3348:	8e 83       	std	Y+6, r24	; 0x06
    334a:	8e 81       	ldd	r24, Y+6	; 0x06
    334c:	9f 81       	ldd	r25, Y+7	; 0x07
    334e:	9b 83       	std	Y+3, r25	; 0x03
    3350:	8a 83       	std	Y+2, r24	; 0x02
    3352:	8a 81       	ldd	r24, Y+2	; 0x02
    3354:	9b 81       	ldd	r25, Y+3	; 0x03
    3356:	01 97       	sbiw	r24, 0x01	; 1
    3358:	f1 f7       	brne	.-4      	; 0x3356 <main+0x338>
    335a:	9b 83       	std	Y+3, r25	; 0x03
    335c:	8a 83       	std	Y+2, r24	; 0x02
    335e:	7d ce       	rjmp	.-774    	; 0x305a <main+0x3c>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    3360:	69 89       	ldd	r22, Y+17	; 0x11
    3362:	7a 89       	ldd	r23, Y+18	; 0x12
    3364:	8b 89       	ldd	r24, Y+19	; 0x13
    3366:	9c 89       	ldd	r25, Y+20	; 0x14
    3368:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    336c:	dc 01       	movw	r26, r24
    336e:	cb 01       	movw	r24, r22
    3370:	88 8b       	std	Y+16, r24	; 0x10
    3372:	88 89       	ldd	r24, Y+16	; 0x10
    3374:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    3376:	89 81       	ldd	r24, Y+1	; 0x01
    3378:	8a 95       	dec	r24
    337a:	f1 f7       	brne	.-4      	; 0x3378 <main+0x35a>
    337c:	89 83       	std	Y+1, r24	; 0x01
    337e:	6d ce       	rjmp	.-806    	; 0x305a <main+0x3c>

00003380 <__prologue_saves__>:
    3380:	2f 92       	push	r2
    3382:	3f 92       	push	r3
    3384:	4f 92       	push	r4
    3386:	5f 92       	push	r5
    3388:	6f 92       	push	r6
    338a:	7f 92       	push	r7
    338c:	8f 92       	push	r8
    338e:	9f 92       	push	r9
    3390:	af 92       	push	r10
    3392:	bf 92       	push	r11
    3394:	cf 92       	push	r12
    3396:	df 92       	push	r13
    3398:	ef 92       	push	r14
    339a:	ff 92       	push	r15
    339c:	0f 93       	push	r16
    339e:	1f 93       	push	r17
    33a0:	cf 93       	push	r28
    33a2:	df 93       	push	r29
    33a4:	cd b7       	in	r28, 0x3d	; 61
    33a6:	de b7       	in	r29, 0x3e	; 62
    33a8:	ca 1b       	sub	r28, r26
    33aa:	db 0b       	sbc	r29, r27
    33ac:	0f b6       	in	r0, 0x3f	; 63
    33ae:	f8 94       	cli
    33b0:	de bf       	out	0x3e, r29	; 62
    33b2:	0f be       	out	0x3f, r0	; 63
    33b4:	cd bf       	out	0x3d, r28	; 61
    33b6:	09 94       	ijmp

000033b8 <__epilogue_restores__>:
    33b8:	2a 88       	ldd	r2, Y+18	; 0x12
    33ba:	39 88       	ldd	r3, Y+17	; 0x11
    33bc:	48 88       	ldd	r4, Y+16	; 0x10
    33be:	5f 84       	ldd	r5, Y+15	; 0x0f
    33c0:	6e 84       	ldd	r6, Y+14	; 0x0e
    33c2:	7d 84       	ldd	r7, Y+13	; 0x0d
    33c4:	8c 84       	ldd	r8, Y+12	; 0x0c
    33c6:	9b 84       	ldd	r9, Y+11	; 0x0b
    33c8:	aa 84       	ldd	r10, Y+10	; 0x0a
    33ca:	b9 84       	ldd	r11, Y+9	; 0x09
    33cc:	c8 84       	ldd	r12, Y+8	; 0x08
    33ce:	df 80       	ldd	r13, Y+7	; 0x07
    33d0:	ee 80       	ldd	r14, Y+6	; 0x06
    33d2:	fd 80       	ldd	r15, Y+5	; 0x05
    33d4:	0c 81       	ldd	r16, Y+4	; 0x04
    33d6:	1b 81       	ldd	r17, Y+3	; 0x03
    33d8:	aa 81       	ldd	r26, Y+2	; 0x02
    33da:	b9 81       	ldd	r27, Y+1	; 0x01
    33dc:	ce 0f       	add	r28, r30
    33de:	d1 1d       	adc	r29, r1
    33e0:	0f b6       	in	r0, 0x3f	; 63
    33e2:	f8 94       	cli
    33e4:	de bf       	out	0x3e, r29	; 62
    33e6:	0f be       	out	0x3f, r0	; 63
    33e8:	cd bf       	out	0x3d, r28	; 61
    33ea:	ed 01       	movw	r28, r26
    33ec:	08 95       	ret

000033ee <_exit>:
    33ee:	f8 94       	cli

000033f0 <__stop_program>:
    33f0:	ff cf       	rjmp	.-2      	; 0x33f0 <__stop_program>
