Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Apr  5 04:06:47 2020
| Host         : DESKTOP-5E95DDI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 49 register/latch pins with no clock driven by root clock pin: CLK1/NEWCLOCK_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: CLK2/COUNT_reg[23]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: CLK2/COUNT_reg[25]/Q (HIGH)

 There are 154 register/latch pins with no clock driven by root clock pin: CLK2/COUNT_reg[3]/Q (HIGH)

 There are 196 register/latch pins with no clock driven by root clock pin: CLK2/COUNT_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: DISPLAY_AND_AUDIO/sclk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: EST/db/dut1/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: EST/db/dut2/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: EST/mode_indicater_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: mi1/max_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: mi1/max_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: mi1/max_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: mi1/max_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: mi1/max_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: mi1/max_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: mi1/max_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: mi1/max_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: mi1/max_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: mi1/max_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: mi1/max_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: mi1/max_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 843 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.625        0.000                      0                   75        0.252        0.000                      0                   75        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.625        0.000                      0                   75        0.252        0.000                      0                   75        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 DISPLAY_AND_AUDIO/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY_AND_AUDIO/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 1.656ns (30.986%)  route 3.688ns (69.014%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.625     5.146    DISPLAY_AND_AUDIO/CLOCK
    SLICE_X3Y91          FDRE                                         r  DISPLAY_AND_AUDIO/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  DISPLAY_AND_AUDIO/count2_reg[10]/Q
                         net (fo=9, routed)           0.898     6.500    DISPLAY_AND_AUDIO/count2_reg[10]
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.146     6.646 r  DISPLAY_AND_AUDIO/sclk_i_26/O
                         net (fo=2, routed)           0.989     7.634    DISPLAY_AND_AUDIO/sclk_i_26_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I2_O)        0.354     7.988 r  DISPLAY_AND_AUDIO/sclk_i_35/O
                         net (fo=2, routed)           0.558     8.546    DISPLAY_AND_AUDIO/sclk_i_35_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.328     8.874 r  DISPLAY_AND_AUDIO/sclk_i_39/O
                         net (fo=1, routed)           0.263     9.137    DISPLAY_AND_AUDIO/sclk_i_39_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I0_O)        0.124     9.261 r  DISPLAY_AND_AUDIO/sclk_i_24/O
                         net (fo=1, routed)           0.574     9.835    DISPLAY_AND_AUDIO/sclk_i_24_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     9.959 r  DISPLAY_AND_AUDIO/sclk_i_4/O
                         net (fo=1, routed)           0.407    10.366    DISPLAY_AND_AUDIO/sclk_i_4_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I2_O)        0.124    10.490 r  DISPLAY_AND_AUDIO/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.490    DISPLAY_AND_AUDIO/sclk_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  DISPLAY_AND_AUDIO/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507    14.848    DISPLAY_AND_AUDIO/CLOCK
    SLICE_X1Y89          FDRE                                         r  DISPLAY_AND_AUDIO/sclk_reg/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y89          FDRE (Setup_fdre_C_D)        0.031    15.116    DISPLAY_AND_AUDIO/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 CLK2/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2/COUNT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 1.998ns (40.075%)  route 2.988ns (59.925%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.550     5.071    CLK2/CLOCK
    SLICE_X35Y28         FDRE                                         r  CLK2/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  CLK2/COUNT_reg[4]/Q
                         net (fo=1, routed)           1.286     6.814    clk3125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.910 r  clk3125_BUFG_inst/O
                         net (fo=197, routed)         1.701     8.611    CLK2/COUNT_reg[4]_0[0]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.267 r  CLK2/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.267    CLK2/COUNT_reg[4]_i_1__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.381 r  CLK2/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.381    CLK2/COUNT_reg[8]_i_1__0_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  CLK2/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.495    CLK2/COUNT_reg[12]_i_1__0_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  CLK2/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.609    CLK2/COUNT_reg[16]_i_1__0_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.723 r  CLK2/COUNT_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.723    CLK2/COUNT_reg[20]_i_1__0_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.057 r  CLK2/COUNT_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.057    CLK2/COUNT_reg[24]_i_1_n_6
    SLICE_X35Y33         FDRE                                         r  CLK2/COUNT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.437    14.778    CLK2/CLOCK
    SLICE_X35Y33         FDRE                                         r  CLK2/COUNT_reg[25]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X35Y33         FDRE (Setup_fdre_C_D)        0.062    15.080    CLK2/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 CLK2/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 1.887ns (38.711%)  route 2.988ns (61.289%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.550     5.071    CLK2/CLOCK
    SLICE_X35Y28         FDRE                                         r  CLK2/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  CLK2/COUNT_reg[4]/Q
                         net (fo=1, routed)           1.286     6.814    clk3125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.910 r  clk3125_BUFG_inst/O
                         net (fo=197, routed)         1.701     8.611    CLK2/COUNT_reg[4]_0[0]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.267 r  CLK2/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.267    CLK2/COUNT_reg[4]_i_1__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.381 r  CLK2/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.381    CLK2/COUNT_reg[8]_i_1__0_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  CLK2/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.495    CLK2/COUNT_reg[12]_i_1__0_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  CLK2/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.609    CLK2/COUNT_reg[16]_i_1__0_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.723 r  CLK2/COUNT_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.723    CLK2/COUNT_reg[20]_i_1__0_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.946 r  CLK2/COUNT_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.946    CLK2/COUNT_reg[24]_i_1_n_7
    SLICE_X35Y33         FDRE                                         r  CLK2/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.437    14.778    CLK2/CLOCK
    SLICE_X35Y33         FDRE                                         r  CLK2/COUNT_reg[24]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X35Y33         FDRE (Setup_fdre_C_D)        0.062    15.080    CLK2/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 CLK2/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 1.884ns (38.673%)  route 2.988ns (61.327%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.550     5.071    CLK2/CLOCK
    SLICE_X35Y28         FDRE                                         r  CLK2/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  CLK2/COUNT_reg[4]/Q
                         net (fo=1, routed)           1.286     6.814    clk3125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.910 r  clk3125_BUFG_inst/O
                         net (fo=197, routed)         1.701     8.611    CLK2/COUNT_reg[4]_0[0]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.267 r  CLK2/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.267    CLK2/COUNT_reg[4]_i_1__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.381 r  CLK2/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.381    CLK2/COUNT_reg[8]_i_1__0_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  CLK2/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.495    CLK2/COUNT_reg[12]_i_1__0_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  CLK2/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.609    CLK2/COUNT_reg[16]_i_1__0_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.943 r  CLK2/COUNT_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.943    CLK2/COUNT_reg[20]_i_1__0_n_6
    SLICE_X35Y32         FDRE                                         r  CLK2/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.436    14.777    CLK2/CLOCK
    SLICE_X35Y32         FDRE                                         r  CLK2/COUNT_reg[21]/C
                         clock pessimism              0.275    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.062    15.079    CLK2/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.157ns  (required time - arrival time)
  Source:                 CLK2/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.863ns (38.407%)  route 2.988ns (61.592%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.550     5.071    CLK2/CLOCK
    SLICE_X35Y28         FDRE                                         r  CLK2/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  CLK2/COUNT_reg[4]/Q
                         net (fo=1, routed)           1.286     6.814    clk3125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.910 r  clk3125_BUFG_inst/O
                         net (fo=197, routed)         1.701     8.611    CLK2/COUNT_reg[4]_0[0]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.267 r  CLK2/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.267    CLK2/COUNT_reg[4]_i_1__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.381 r  CLK2/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.381    CLK2/COUNT_reg[8]_i_1__0_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  CLK2/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.495    CLK2/COUNT_reg[12]_i_1__0_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  CLK2/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.609    CLK2/COUNT_reg[16]_i_1__0_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.922 r  CLK2/COUNT_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.922    CLK2/COUNT_reg[20]_i_1__0_n_4
    SLICE_X35Y32         FDRE                                         r  CLK2/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.436    14.777    CLK2/CLOCK
    SLICE_X35Y32         FDRE                                         r  CLK2/COUNT_reg[23]/C
                         clock pessimism              0.275    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.062    15.079    CLK2/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  5.157    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 CLK2/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 1.789ns (37.453%)  route 2.988ns (62.547%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.550     5.071    CLK2/CLOCK
    SLICE_X35Y28         FDRE                                         r  CLK2/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  CLK2/COUNT_reg[4]/Q
                         net (fo=1, routed)           1.286     6.814    clk3125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.910 r  clk3125_BUFG_inst/O
                         net (fo=197, routed)         1.701     8.611    CLK2/COUNT_reg[4]_0[0]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.267 r  CLK2/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.267    CLK2/COUNT_reg[4]_i_1__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.381 r  CLK2/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.381    CLK2/COUNT_reg[8]_i_1__0_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  CLK2/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.495    CLK2/COUNT_reg[12]_i_1__0_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  CLK2/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.609    CLK2/COUNT_reg[16]_i_1__0_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.848 r  CLK2/COUNT_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.848    CLK2/COUNT_reg[20]_i_1__0_n_5
    SLICE_X35Y32         FDRE                                         r  CLK2/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.436    14.777    CLK2/CLOCK
    SLICE_X35Y32         FDRE                                         r  CLK2/COUNT_reg[22]/C
                         clock pessimism              0.275    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.062    15.079    CLK2/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 CLK2/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 1.773ns (37.243%)  route 2.988ns (62.757%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.550     5.071    CLK2/CLOCK
    SLICE_X35Y28         FDRE                                         r  CLK2/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  CLK2/COUNT_reg[4]/Q
                         net (fo=1, routed)           1.286     6.814    clk3125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.910 r  clk3125_BUFG_inst/O
                         net (fo=197, routed)         1.701     8.611    CLK2/COUNT_reg[4]_0[0]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.267 r  CLK2/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.267    CLK2/COUNT_reg[4]_i_1__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.381 r  CLK2/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.381    CLK2/COUNT_reg[8]_i_1__0_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  CLK2/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.495    CLK2/COUNT_reg[12]_i_1__0_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.609 r  CLK2/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.609    CLK2/COUNT_reg[16]_i_1__0_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.832 r  CLK2/COUNT_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.832    CLK2/COUNT_reg[20]_i_1__0_n_7
    SLICE_X35Y32         FDRE                                         r  CLK2/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.436    14.777    CLK2/CLOCK
    SLICE_X35Y32         FDRE                                         r  CLK2/COUNT_reg[20]/C
                         clock pessimism              0.275    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.062    15.079    CLK2/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 CLK2/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2/COUNT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.770ns (37.203%)  route 2.988ns (62.796%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.550     5.071    CLK2/CLOCK
    SLICE_X35Y28         FDRE                                         r  CLK2/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  CLK2/COUNT_reg[4]/Q
                         net (fo=1, routed)           1.286     6.814    clk3125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.910 r  clk3125_BUFG_inst/O
                         net (fo=197, routed)         1.701     8.611    CLK2/COUNT_reg[4]_0[0]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.267 r  CLK2/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.267    CLK2/COUNT_reg[4]_i_1__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.381 r  CLK2/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.381    CLK2/COUNT_reg[8]_i_1__0_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  CLK2/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.495    CLK2/COUNT_reg[12]_i_1__0_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.829 r  CLK2/COUNT_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.829    CLK2/COUNT_reg[16]_i_1__0_n_6
    SLICE_X35Y31         FDRE                                         r  CLK2/COUNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.434    14.775    CLK2/CLOCK
    SLICE_X35Y31         FDRE                                         r  CLK2/COUNT_reg[17]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.062    15.077    CLK2/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 CLK2/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 1.749ns (36.925%)  route 2.988ns (63.075%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.550     5.071    CLK2/CLOCK
    SLICE_X35Y28         FDRE                                         r  CLK2/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  CLK2/COUNT_reg[4]/Q
                         net (fo=1, routed)           1.286     6.814    clk3125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.910 r  clk3125_BUFG_inst/O
                         net (fo=197, routed)         1.701     8.611    CLK2/COUNT_reg[4]_0[0]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.267 r  CLK2/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.267    CLK2/COUNT_reg[4]_i_1__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.381 r  CLK2/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.381    CLK2/COUNT_reg[8]_i_1__0_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  CLK2/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.495    CLK2/COUNT_reg[12]_i_1__0_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.808 r  CLK2/COUNT_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.808    CLK2/COUNT_reg[16]_i_1__0_n_4
    SLICE_X35Y31         FDRE                                         r  CLK2/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.434    14.775    CLK2/CLOCK
    SLICE_X35Y31         FDRE                                         r  CLK2/COUNT_reg[19]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.062    15.077    CLK2/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 CLK2/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.675ns (35.924%)  route 2.988ns (64.076%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.550     5.071    CLK2/CLOCK
    SLICE_X35Y28         FDRE                                         r  CLK2/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  CLK2/COUNT_reg[4]/Q
                         net (fo=1, routed)           1.286     6.814    clk3125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.910 r  clk3125_BUFG_inst/O
                         net (fo=197, routed)         1.701     8.611    CLK2/COUNT_reg[4]_0[0]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.267 r  CLK2/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.267    CLK2/COUNT_reg[4]_i_1__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.381 r  CLK2/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.381    CLK2/COUNT_reg[8]_i_1__0_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.495 r  CLK2/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.495    CLK2/COUNT_reg[12]_i_1__0_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.734 r  CLK2/COUNT_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.734    CLK2/COUNT_reg[16]_i_1__0_n_5
    SLICE_X35Y31         FDRE                                         r  CLK2/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.434    14.775    CLK2/CLOCK
    SLICE_X35Y31         FDRE                                         r  CLK2/COUNT_reg[18]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.062    15.077    CLK2/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  5.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLK2/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.554     1.437    CLK2/CLOCK
    SLICE_X35Y30         FDRE                                         r  CLK2/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  CLK2/COUNT_reg[15]/Q
                         net (fo=1, routed)           0.108     1.686    CLK2/COUNT_reg_n_0_[15]
    SLICE_X35Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  CLK2/COUNT_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.794    CLK2/COUNT_reg[12]_i_1__0_n_4
    SLICE_X35Y30         FDRE                                         r  CLK2/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.821     1.948    CLK2/CLOCK
    SLICE_X35Y30         FDRE                                         r  CLK2/COUNT_reg[15]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.105     1.542    CLK2/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLK2/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.555     1.438    CLK2/CLOCK
    SLICE_X35Y31         FDRE                                         r  CLK2/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  CLK2/COUNT_reg[19]/Q
                         net (fo=1, routed)           0.108     1.687    CLK2/COUNT_reg_n_0_[19]
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.795 r  CLK2/COUNT_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.795    CLK2/COUNT_reg[16]_i_1__0_n_4
    SLICE_X35Y31         FDRE                                         r  CLK2/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.822     1.949    CLK2/CLOCK
    SLICE_X35Y31         FDRE                                         r  CLK2/COUNT_reg[19]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.105     1.543    CLK2/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLK2/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.552     1.435    CLK2/CLOCK
    SLICE_X35Y28         FDRE                                         r  CLK2/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  CLK2/COUNT_reg[7]/Q
                         net (fo=1, routed)           0.108     1.684    CLK2/COUNT_reg_n_0_[7]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.792 r  CLK2/COUNT_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.792    CLK2/COUNT_reg[4]_i_1__0_n_4
    SLICE_X35Y28         FDRE                                         r  CLK2/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.819     1.946    CLK2/CLOCK
    SLICE_X35Y28         FDRE                                         r  CLK2/COUNT_reg[7]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.105     1.540    CLK2/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLK2/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.553     1.436    CLK2/CLOCK
    SLICE_X35Y29         FDRE                                         r  CLK2/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CLK2/COUNT_reg[11]/Q
                         net (fo=1, routed)           0.108     1.685    CLK2/COUNT_reg_n_0_[11]
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  CLK2/COUNT_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.793    CLK2/COUNT_reg[8]_i_1__0_n_4
    SLICE_X35Y29         FDRE                                         r  CLK2/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.820     1.947    CLK2/CLOCK
    SLICE_X35Y29         FDRE                                         r  CLK2/COUNT_reg[11]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.105     1.541    CLK2/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CLK2/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.554     1.437    CLK2/CLOCK
    SLICE_X35Y30         FDRE                                         r  CLK2/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  CLK2/COUNT_reg[12]/Q
                         net (fo=1, routed)           0.105     1.683    CLK2/COUNT_reg_n_0_[12]
    SLICE_X35Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.798 r  CLK2/COUNT_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.798    CLK2/COUNT_reg[12]_i_1__0_n_7
    SLICE_X35Y30         FDRE                                         r  CLK2/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.821     1.948    CLK2/CLOCK
    SLICE_X35Y30         FDRE                                         r  CLK2/COUNT_reg[12]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.105     1.542    CLK2/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CLK2/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.555     1.438    CLK2/CLOCK
    SLICE_X35Y31         FDRE                                         r  CLK2/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  CLK2/COUNT_reg[16]/Q
                         net (fo=1, routed)           0.105     1.684    CLK2/COUNT_reg_n_0_[16]
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.799 r  CLK2/COUNT_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.799    CLK2/COUNT_reg[16]_i_1__0_n_7
    SLICE_X35Y31         FDRE                                         r  CLK2/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.822     1.949    CLK2/CLOCK
    SLICE_X35Y31         FDRE                                         r  CLK2/COUNT_reg[16]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.105     1.543    CLK2/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CLK2/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.557     1.440    CLK2/CLOCK
    SLICE_X35Y33         FDRE                                         r  CLK2/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  CLK2/COUNT_reg[24]/Q
                         net (fo=1, routed)           0.105     1.686    CLK2/COUNT_reg_n_0_[24]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.801 r  CLK2/COUNT_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.801    CLK2/COUNT_reg[24]_i_1_n_7
    SLICE_X35Y33         FDRE                                         r  CLK2/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.824     1.951    CLK2/CLOCK
    SLICE_X35Y33         FDRE                                         r  CLK2/COUNT_reg[24]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.105     1.545    CLK2/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CLK2/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.556     1.439    CLK2/CLOCK
    SLICE_X35Y32         FDRE                                         r  CLK2/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  CLK2/COUNT_reg[20]/Q
                         net (fo=1, routed)           0.105     1.685    CLK2/COUNT_reg_n_0_[20]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.800 r  CLK2/COUNT_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.800    CLK2/COUNT_reg[20]_i_1__0_n_7
    SLICE_X35Y32         FDRE                                         r  CLK2/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.823     1.950    CLK2/CLOCK
    SLICE_X35Y32         FDRE                                         r  CLK2/COUNT_reg[20]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.105     1.544    CLK2/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CLK2/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.553     1.436    CLK2/CLOCK
    SLICE_X35Y29         FDRE                                         r  CLK2/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CLK2/COUNT_reg[8]/Q
                         net (fo=1, routed)           0.105     1.682    CLK2/COUNT_reg_n_0_[8]
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.797 r  CLK2/COUNT_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.797    CLK2/COUNT_reg[8]_i_1__0_n_7
    SLICE_X35Y29         FDRE                                         r  CLK2/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.820     1.947    CLK2/CLOCK
    SLICE_X35Y29         FDRE                                         r  CLK2/COUNT_reg[8]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.105     1.541    CLK2/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CLK2/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK2/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.554     1.437    CLK2/CLOCK
    SLICE_X35Y30         FDRE                                         r  CLK2/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  CLK2/COUNT_reg[14]/Q
                         net (fo=1, routed)           0.109     1.688    CLK2/COUNT_reg_n_0_[14]
    SLICE_X35Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.799 r  CLK2/COUNT_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.799    CLK2/COUNT_reg[12]_i_1__0_n_5
    SLICE_X35Y30         FDRE                                         r  CLK2/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.821     1.948    CLK2/CLOCK
    SLICE_X35Y30         FDRE                                         r  CLK2/COUNT_reg[14]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.105     1.542    CLK2/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y44   CLK1/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46   CLK1/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46   CLK1/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y44   CLK1/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y44   CLK1/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y44   CLK1/COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y44   CLK1/COUNT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y45   CLK1/COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y45   CLK1/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y44   CLK1/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   CLK1/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   CLK1/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y44   CLK1/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y44   CLK1/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y44   CLK1/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y44   CLK1/COUNT_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   CLK1/COUNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   CLK1/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   CLK1/COUNT_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y33   CLK2/COUNT_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y33   CLK2/COUNT_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28   CLK2/COUNT_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28   CLK2/COUNT_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28   CLK2/COUNT_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28   CLK2/COUNT_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91    DISPLAY_AND_AUDIO/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91    DISPLAY_AND_AUDIO/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91    DISPLAY_AND_AUDIO/count2_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91    DISPLAY_AND_AUDIO/count2_reg[9]/C



