#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '+vc' '-Mupdate' '-line' '-full64' '+define+' 'testbench/cnter_test.sv' 'design/common.sv' 'design/cnter/top.sv' '-o' 'simv' 2>&1
