No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\mapping.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\mapping.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\mapping.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm(51): as2 : Error 46: Illegal undefined label 'PE_CR2, #%00100000'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm(52): as2 : Error 46: Illegal undefined label 'EXTI_CR2, #$1'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm(53): as2 : Error 46: Illegal undefined label 'PE_CR1, #$0'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm(54): as2 : Error 46: Illegal undefined label 'PE_CR2, #$0'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm(57): as2 : Error 46: Illegal undefined label 'PC_DDR, #$0'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm(58): as2 : Error 46: Illegal undefined label 'PC_CR1, #$0'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm(59): as2 : Error 46: Illegal undefined label 'PC_CR2, #$0'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm(62): as2 : Error 46: Illegal undefined label 'PD_DDR, #$01'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm(63): as2 : Error 46: Illegal undefined label 'PD_CR1, #$01'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm(64): as2 : Error 46: Illegal undefined label 'PD_CR2, #$0'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm(70): as2 : Error 46: Illegal undefined label 'PC_IDR, #2, E2_pressed'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm(74): as2 : Error 46: Illegal undefined label 'PD_ODR, #%10101010'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm(83): as2 : Error 46: Illegal undefined label 'PD_ODR'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm(86): as2 : Error 46: Illegal undefined label 'PD_ODR'
14 errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm(71): as2 : Error 46: Illegal undefined label 'E2_pressed'
1 error on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\stm8s105k.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\stm8s105k.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(111): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1H, XH'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(113): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1L, XL'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(120): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1H, XH'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(122): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1L, XL'
4 errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\mapping.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\mapping.asm'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(111): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1H, XH'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(113): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1L, XL'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(120): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1H, XH'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(122): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1L, XL'
4 errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(111): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1H, XH'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(113): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1L, XL'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(120): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1H, XH'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(122): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1L, XL'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(54): as2 : Error 46: Illegal undefined label 'PD_DDR, #$08'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(55): as2 : Error 46: Illegal undefined label 'PD_CR1, #$08'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(56): as2 : Error 46: Illegal undefined label 'PD_ODR, #$08'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(57): as2 : Error 46: Illegal undefined label 'TIM2_CR1,#%0000001 ; counter enable ON '
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(58): as2 : Error 46: Illegal undefined label 'TIM2_IER,#$00 ; no interrupts are required for PWM '
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(59): as2 : Error 46: Illegal undefined label 'TIM2_CCMR1,#%01100000 ; PWM mode 1 + CC1 as output '
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(60): as2 : Error 46: Illegal undefined label 'TIM2_CCER1,#%00000000 ; CC1 output disabled '
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(63): as2 : Error 46: Illegal undefined label 'TIM2_ARRH, A'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(65): as2 : Error 46: Illegal undefined label 'TIM2_ARRL, A'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(69): as2 : Error 46: Illegal undefined label 'TIM3_CR1, #$0'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(70): as2 : Error 46: Illegal undefined label 'TIM3_PSCR, #$07'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(71): as2 : Error 46: Illegal undefined label 'TIM3_EGR, #$01'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(72): as2 : Error 46: Illegal undefined label 'TIM3_IER, #$01'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(73): as2 : Error 46: Illegal undefined label 'TIM3_ARRH, #$7A'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(74): as2 : Error 46: Illegal undefined label 'TIM3_ARRL, #$12'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(75): as2 : Error 46: Illegal undefined label 'TIM3_SR1, #$00'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(78): as2 : Error 46: Illegal undefined label 'PE_DDR, #$0'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(79): as2 : Error 46: Illegal undefined label 'PE_CR1, #5'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(80): as2 : Error 46: Illegal undefined label 'PE_CR2, #5'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(81): as2 : Error 46: Illegal undefined label 'EXTI_CR2, #$01'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(86): as2 : Error 46: Illegal undefined label 'TIM3_CR1'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(89): as2 : Error 46: Illegal undefined label 'TIM3_CR1, #0'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(98): as2 : Error 46: Illegal undefined label 'TIM3_SR1, #0'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(99): as2 : Error 46: Illegal undefined label 'TIM3_CR1, #0'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(111): as2 : Error 46: Illegal undefined label 'TIM2_CCR1H, XH'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(113): as2 : Error 46: Illegal undefined label 'TIM2_CCR1L, XL'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(120): as2 : Error 46: Illegal undefined label 'TIM2_CCR1H, XH'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(122): as2 : Error 46: Illegal undefined label 'TIM2_CCR1L, XL'
32 errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(113): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1H, XH'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(115): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1L, XL'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(122): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1H, XH'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(124): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1L, XL'
4 errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(113): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1H, XH'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(115): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1L, XL'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(122): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1H, XH'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(124): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1L, XL'
4 errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(113): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1H, XH'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(115): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1L, XL'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(122): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1H, XH'
c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm(124): as1 : Error 54: Can't match Addressing mode '	ld TIM2_CCR1L, XL'
4 errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\stm8s105k.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\stm8s105k.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\mapping.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\stm8s105k.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\mapping.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\stm8s105k.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab5_exam\main_ex2.asm'
