 
****************************************
Report : area
Design : core
Version: R-2020.09-SP5
Date   : Wed Dec  4 15:33:15 2024
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'core' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    saed32rvt_tt1p05v125c (File: /home/m110/m110063553/DFT/testcase_dftmax_ultra/libs/db/saed32rvt_tt1p05v125c.db)

Number of ports:                         2186
Number of nets:                         27222
Number of cells:                        23166
Number of combinational cells:          21111
Number of sequential cells:              1024
Number of macros/black boxes:               0
Number of buf/inv:                       3867
Number of references:                       6

Combinational area:              66568.699644
Buf/Inv area:                     7294.441339
Noncombinational area:            8854.376804
Macro/Black Box area:                0.000000
Net Interconnect area:           22346.699506

Total cell area:                 75423.076449
Total area:                      97769.775955
1
