advisory_id: CVE-2025-45006
datasource_id: nvd_importer_v2/CVE-2025-45006
datasource_url: https://nvd.nist.gov/vuln/detail/CVE-2025-45006
aliases: []
summary: Improper mstatus.SUM bit retention (non-zero) in Open-Source RISC-V Processor commit
  f517abb violates privileged spec constraints, enabling potential physical memory access attacks.
impacted_packages: []
severities:
  - score: '9.1'
    scoring_system: cvssv3.1
    scoring_elements: CVSS:3.1/AV:N/AC:L/PR:N/UI:N/S:U/C:H/I:N/A:H
    published_at: None
    url: https://nvd.nist.gov/vuln/detail/CVE-2025-45006
weaknesses:
  - CWE-266
references:
  - url: https://github.com/chipsalliance/rocket-chip.git
    reference_type:
    reference_id:
  - url: https://github.com/heyfenny/Vulnerability_disclosure/blob/main/RISCV/Rocket-chip/CVE-2025-45006/details.md
    reference_type:
    reference_id:
  - url: https://lf-riscv.atlassian.net/wiki/spaces/HOME/pages/16154769/RISC-V+Technical+Specifications#ISA-Specifications
    reference_type:
    reference_id:
  - url: https://nvd.nist.gov/vuln/detail/CVE-2025-45006
    reference_type:
    reference_id: CVE-2025-45006
