<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.4"/>
<title>OpenWSN Firmware: SCB_MemMap Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Firmware
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_s_c_b___mem_map.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SCB_MemMap Struct Reference<div class="ingroups"><a class="el" href="group___s_c_b___peripheral.html">SCB</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m_k20_d7_8h_source.html">MK20D7.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a8f5f4153f4c381f333b726268b540e24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___mem_map.html#a8f5f4153f4c381f333b726268b540e24">RESERVED_0</a> [8]</td></tr>
<tr class="separator:a8f5f4153f4c381f333b726268b540e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afffeb2c080fb652c45dcccbc9432945c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___mem_map.html#afffeb2c080fb652c45dcccbc9432945c">ACTLR</a></td></tr>
<tr class="separator:afffeb2c080fb652c45dcccbc9432945c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0d3c03463d25299ec5d42470f256480"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___mem_map.html#ae0d3c03463d25299ec5d42470f256480">RESERVED_1</a> [3316]</td></tr>
<tr class="separator:ae0d3c03463d25299ec5d42470f256480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e5baee14946bb64bd1e68e481f6d6b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___mem_map.html#a1e5baee14946bb64bd1e68e481f6d6b0">CPUID</a></td></tr>
<tr class="separator:a1e5baee14946bb64bd1e68e481f6d6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66ceabdaf0762f2f5935c87b80e0b246"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___mem_map.html#a66ceabdaf0762f2f5935c87b80e0b246">ICSR</a></td></tr>
<tr class="separator:a66ceabdaf0762f2f5935c87b80e0b246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3799e3af2b9f5d2f0740354953ba509d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___mem_map.html#a3799e3af2b9f5d2f0740354953ba509d">VTOR</a></td></tr>
<tr class="separator:a3799e3af2b9f5d2f0740354953ba509d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad69a7e2aba70bd9fa6924533a23a062a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___mem_map.html#ad69a7e2aba70bd9fa6924533a23a062a">AIRCR</a></td></tr>
<tr class="separator:ad69a7e2aba70bd9fa6924533a23a062a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6694fb5a69483450401814d4d2aadae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___mem_map.html#ae6694fb5a69483450401814d4d2aadae">SCR</a></td></tr>
<tr class="separator:ae6694fb5a69483450401814d4d2aadae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f5754479885a80651e6ce99ce44fbeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___mem_map.html#a9f5754479885a80651e6ce99ce44fbeb">CCR</a></td></tr>
<tr class="separator:a9f5754479885a80651e6ce99ce44fbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e4e345925acf20c2d5703d466514390"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___mem_map.html#a0e4e345925acf20c2d5703d466514390">SHPR1</a></td></tr>
<tr class="separator:a0e4e345925acf20c2d5703d466514390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fa6448cb8510e61433afa5f024a1579"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___mem_map.html#a4fa6448cb8510e61433afa5f024a1579">SHPR2</a></td></tr>
<tr class="separator:a4fa6448cb8510e61433afa5f024a1579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7e2c4b036de2b98b1b578b4e638978c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___mem_map.html#aa7e2c4b036de2b98b1b578b4e638978c">SHPR3</a></td></tr>
<tr class="separator:aa7e2c4b036de2b98b1b578b4e638978c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb6b7677f7a0a50ce6fae3b63eb943d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___mem_map.html#aabb6b7677f7a0a50ce6fae3b63eb943d">SHCSR</a></td></tr>
<tr class="separator:aabb6b7677f7a0a50ce6fae3b63eb943d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07fa982352a7382850ac29ad3e181b2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___mem_map.html#a07fa982352a7382850ac29ad3e181b2d">CFSR</a></td></tr>
<tr class="separator:a07fa982352a7382850ac29ad3e181b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b5519d571d58cc389ee2862629f325f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___mem_map.html#a7b5519d571d58cc389ee2862629f325f">HFSR</a></td></tr>
<tr class="separator:a7b5519d571d58cc389ee2862629f325f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d2d700d6a9735423a52a48a62b50b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___mem_map.html#ae8d2d700d6a9735423a52a48a62b50b6">DFSR</a></td></tr>
<tr class="separator:ae8d2d700d6a9735423a52a48a62b50b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cbdc7968b441ac9bc3be938b9faa98d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___mem_map.html#a5cbdc7968b441ac9bc3be938b9faa98d">MMFAR</a></td></tr>
<tr class="separator:a5cbdc7968b441ac9bc3be938b9faa98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee8ac8e55f00f609eea87a02c05b62dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___mem_map.html#aee8ac8e55f00f609eea87a02c05b62dd">BFAR</a></td></tr>
<tr class="separator:aee8ac8e55f00f609eea87a02c05b62dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2ab4153b2a2a2ae20d920d8c8e2a73b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___mem_map.html#ad2ab4153b2a2a2ae20d920d8c8e2a73b">AFSR</a></td></tr>
<tr class="separator:ad2ab4153b2a2a2ae20d920d8c8e2a73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SCB - Peripheral register structure </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="afffeb2c080fb652c45dcccbc9432945c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ACTLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auxiliary Control Register,, offset: 0x8 </p>

</div>
</div>
<a class="anchor" id="ad2ab4153b2a2a2ae20d920d8c8e2a73b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> AFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auxiliary Fault Status Register, offset: 0xD3C </p>

</div>
</div>
<a class="anchor" id="ad69a7e2aba70bd9fa6924533a23a062a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> AIRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Application Interrupt and Reset Control Register, offset: 0xD0C </p>

</div>
</div>
<a class="anchor" id="aee8ac8e55f00f609eea87a02c05b62dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> BFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BusFault Address Register, offset: 0xD38 </p>

</div>
</div>
<a class="anchor" id="a9f5754479885a80651e6ce99ce44fbeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configuration and Control Register, offset: 0xD14 </p>

</div>
</div>
<a class="anchor" id="a07fa982352a7382850ac29ad3e181b2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configurable Fault Status Registers, offset: 0xD28 </p>

</div>
</div>
<a class="anchor" id="a1e5baee14946bb64bd1e68e481f6d6b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CPUID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Base Register, offset: 0xD00 </p>

</div>
</div>
<a class="anchor" id="ae8d2d700d6a9735423a52a48a62b50b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> DFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug Fault Status Register, offset: 0xD30 </p>

</div>
</div>
<a class="anchor" id="a7b5519d571d58cc389ee2862629f325f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> HFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HardFault Status register, offset: 0xD2C </p>

</div>
</div>
<a class="anchor" id="a66ceabdaf0762f2f5935c87b80e0b246"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ICSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Control and State Register, offset: 0xD04 </p>

</div>
</div>
<a class="anchor" id="a5cbdc7968b441ac9bc3be938b9faa98d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> MMFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MemManage Address Register, offset: 0xD34 </p>

</div>
</div>
<a class="anchor" id="a8f5f4153f4c381f333b726268b540e24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae0d3c03463d25299ec5d42470f256480"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae6694fb5a69483450401814d4d2aadae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Control Register, offset: 0xD10 </p>

</div>
</div>
<a class="anchor" id="aabb6b7677f7a0a50ce6fae3b63eb943d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SHCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Handler Control and State Register, offset: 0xD24 </p>

</div>
</div>
<a class="anchor" id="a0e4e345925acf20c2d5703d466514390"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SHPR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Handler Priority Register 1, offset: 0xD18 </p>

</div>
</div>
<a class="anchor" id="a4fa6448cb8510e61433afa5f024a1579"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SHPR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Handler Priority Register 2, offset: 0xD1C </p>

</div>
</div>
<a class="anchor" id="aa7e2c4b036de2b98b1b578b4e638978c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SHPR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Handler Priority Register 3, offset: 0xD20 </p>

</div>
</div>
<a class="anchor" id="a3799e3af2b9f5d2f0740354953ba509d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> VTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Vector Table Offset Register, offset: 0xD08 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>C:/Jenkins/jobs/Firmware Docs/workspace/firmware/openos/bsp/boards/k20/cpu/headers/<a class="el" href="_m_k20_d7_8h_source.html">MK20D7.h</a></li>
<li>C:/Jenkins/jobs/Firmware Docs/workspace/firmware/openos/bsp/boards/k20/cpu/headers/<a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_s_c_b___mem_map.html">SCB_MemMap</a></li>
    <li class="footer">Generated on Tue Sep 10 2013 04:38:58 for OpenWSN Firmware by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.4 </li>
  </ul>
</div>
</body>
</html>
