// dxc_ss_top_dec_dly_comp_DUT_0.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module dxc_ss_top_dec_dly_comp_DUT_0 (
		input  wire        clk,                  //           clock.clk
		input  wire        areset,               //     clock_reset.reset
		input  wire        bus_clk,              //       bus_clock.clk
		input  wire        bus_areset,           // bus_clock_reset.reset
		input  wire [13:0] busIn_address,        //             bus.address
		input  wire [0:0]  busIn_read,           //                .read
		input  wire [0:0]  busIn_write,          //                .write
		input  wire [31:0] busIn_writedata,      //                .writedata
		output wire [31:0] busOut_readdata,      //                .readdata
		output wire [0:0]  busOut_readdatavalid, //                .readdatavalid
		output wire [0:0]  busOut_waitrequest,   //                .waitrequest
		input  wire [0:0]  DDC_Valid_In_s,       //             exp.valid_DDC_Valid_In_s
		input  wire [7:0]  DDC_Chan_In_s,        //                .channel_DDC_Chan_In_s
		input  wire [15:0] DDC_Ant_Data_In_0im,  //                .data_DDC_Ant_Data_In_0im
		input  wire [15:0] DDC_Ant_Data_In_0re,  //                .data_DDC_Ant_Data_In_0re
		input  wire [15:0] DDC_Ant_Data_In_1im,  //                .data_DDC_Ant_Data_In_1im
		input  wire [15:0] DDC_Ant_Data_In_1re,  //                .data_DDC_Ant_Data_In_1re
		input  wire [15:0] DDC_Ant_Data_In_2im,  //                .data_DDC_Ant_Data_In_2im
		input  wire [15:0] DDC_Ant_Data_In_2re,  //                .data_DDC_Ant_Data_In_2re
		input  wire [15:0] DDC_Ant_Data_In_3im,  //                .data_DDC_Ant_Data_In_3im
		input  wire [15:0] DDC_Ant_Data_In_3re,  //                .data_DDC_Ant_Data_In_3re
		input  wire [15:0] DDC_Ant_Data_In_4im,  //                .data_DDC_Ant_Data_In_4im
		input  wire [15:0] DDC_Ant_Data_In_4re,  //                .data_DDC_Ant_Data_In_4re
		input  wire [15:0] DDC_Ant_Data_In_5im,  //                .data_DDC_Ant_Data_In_5im
		input  wire [15:0] DDC_Ant_Data_In_5re,  //                .data_DDC_Ant_Data_In_5re
		input  wire [15:0] DDC_Ant_Data_In_6im,  //                .data_DDC_Ant_Data_In_6im
		input  wire [15:0] DDC_Ant_Data_In_6re,  //                .data_DDC_Ant_Data_In_6re
		input  wire [15:0] DDC_Ant_Data_In_7im,  //                .data_DDC_Ant_Data_In_7im
		input  wire [15:0] DDC_Ant_Data_In_7re,  //                .data_DDC_Ant_Data_In_7re
		output wire [31:0] alq_l1_dout_0im,      //                .data_alq_l1_dout_0im
		output wire [31:0] alq_l1_dout_0re,      //                .data_alq_l1_dout_0re
		output wire [31:0] alq_l1_dout_1im,      //                .data_alq_l1_dout_1im
		output wire [31:0] alq_l1_dout_1re,      //                .data_alq_l1_dout_1re
		output wire [31:0] alq_l1_dout_2im,      //                .data_alq_l1_dout_2im
		output wire [31:0] alq_l1_dout_2re,      //                .data_alq_l1_dout_2re
		output wire [31:0] alq_l1_dout_3im,      //                .data_alq_l1_dout_3im
		output wire [31:0] alq_l1_dout_3re,      //                .data_alq_l1_dout_3re
		output wire [0:0]  alq_l1_vout_s,        //                .valid_alq_l1_vout_s
		output wire [7:0]  alq_l1_cout_s,        //                .channel_alq_l1_cout_s
		output wire [31:0] alq_l2_dout_0im,      //                .data_alq_l2_dout_0im
		output wire [31:0] alq_l2_dout_0re,      //                .data_alq_l2_dout_0re
		output wire [31:0] alq_l2_dout_1im,      //                .data_alq_l2_dout_1im
		output wire [31:0] alq_l2_dout_1re,      //                .data_alq_l2_dout_1re
		output wire [31:0] alq_l2_dout_2im,      //                .data_alq_l2_dout_2im
		output wire [31:0] alq_l2_dout_2re,      //                .data_alq_l2_dout_2re
		output wire [31:0] alq_l2_dout_3im,      //                .data_alq_l2_dout_3im
		output wire [31:0] alq_l2_dout_3re,      //                .data_alq_l2_dout_3re
		output wire [0:0]  alq_l2_vout_s,        //                .valid_alq_l2_vout_s
		output wire [7:0]  alq_l2_cout_s         //                .channel_alq_l2_cout_s
	);

	dec_dly_comp_DUT dec_dly_comp_dut_0 (
		.clk                  (clk),                  //   input,   width = 1,           clock.clk
		.areset               (areset),               //   input,   width = 1,     clock_reset.reset
		.bus_clk              (bus_clk),              //   input,   width = 1,       bus_clock.clk
		.bus_areset           (bus_areset),           //   input,   width = 1, bus_clock_reset.reset
		.busIn_address        (busIn_address),        //   input,  width = 14,             bus.address
		.busIn_read           (busIn_read),           //   input,   width = 1,                .read
		.busIn_write          (busIn_write),          //   input,   width = 1,                .write
		.busIn_writedata      (busIn_writedata),      //   input,  width = 32,                .writedata
		.busOut_readdata      (busOut_readdata),      //  output,  width = 32,                .readdata
		.busOut_readdatavalid (busOut_readdatavalid), //  output,   width = 1,                .readdatavalid
		.busOut_waitrequest   (busOut_waitrequest),   //  output,   width = 1,                .waitrequest
		.DDC_Valid_In_s       (DDC_Valid_In_s),       //   input,   width = 1,             exp.valid_DDC_Valid_In_s
		.DDC_Chan_In_s        (DDC_Chan_In_s),        //   input,   width = 8,                .channel_DDC_Chan_In_s
		.DDC_Ant_Data_In_0im  (DDC_Ant_Data_In_0im),  //   input,  width = 16,                .data_DDC_Ant_Data_In_0im
		.DDC_Ant_Data_In_0re  (DDC_Ant_Data_In_0re),  //   input,  width = 16,                .data_DDC_Ant_Data_In_0re
		.DDC_Ant_Data_In_1im  (DDC_Ant_Data_In_1im),  //   input,  width = 16,                .data_DDC_Ant_Data_In_1im
		.DDC_Ant_Data_In_1re  (DDC_Ant_Data_In_1re),  //   input,  width = 16,                .data_DDC_Ant_Data_In_1re
		.DDC_Ant_Data_In_2im  (DDC_Ant_Data_In_2im),  //   input,  width = 16,                .data_DDC_Ant_Data_In_2im
		.DDC_Ant_Data_In_2re  (DDC_Ant_Data_In_2re),  //   input,  width = 16,                .data_DDC_Ant_Data_In_2re
		.DDC_Ant_Data_In_3im  (DDC_Ant_Data_In_3im),  //   input,  width = 16,                .data_DDC_Ant_Data_In_3im
		.DDC_Ant_Data_In_3re  (DDC_Ant_Data_In_3re),  //   input,  width = 16,                .data_DDC_Ant_Data_In_3re
		.DDC_Ant_Data_In_4im  (DDC_Ant_Data_In_4im),  //   input,  width = 16,                .data_DDC_Ant_Data_In_4im
		.DDC_Ant_Data_In_4re  (DDC_Ant_Data_In_4re),  //   input,  width = 16,                .data_DDC_Ant_Data_In_4re
		.DDC_Ant_Data_In_5im  (DDC_Ant_Data_In_5im),  //   input,  width = 16,                .data_DDC_Ant_Data_In_5im
		.DDC_Ant_Data_In_5re  (DDC_Ant_Data_In_5re),  //   input,  width = 16,                .data_DDC_Ant_Data_In_5re
		.DDC_Ant_Data_In_6im  (DDC_Ant_Data_In_6im),  //   input,  width = 16,                .data_DDC_Ant_Data_In_6im
		.DDC_Ant_Data_In_6re  (DDC_Ant_Data_In_6re),  //   input,  width = 16,                .data_DDC_Ant_Data_In_6re
		.DDC_Ant_Data_In_7im  (DDC_Ant_Data_In_7im),  //   input,  width = 16,                .data_DDC_Ant_Data_In_7im
		.DDC_Ant_Data_In_7re  (DDC_Ant_Data_In_7re),  //   input,  width = 16,                .data_DDC_Ant_Data_In_7re
		.alq_l1_dout_0im      (alq_l1_dout_0im),      //  output,  width = 32,                .data_alq_l1_dout_0im
		.alq_l1_dout_0re      (alq_l1_dout_0re),      //  output,  width = 32,                .data_alq_l1_dout_0re
		.alq_l1_dout_1im      (alq_l1_dout_1im),      //  output,  width = 32,                .data_alq_l1_dout_1im
		.alq_l1_dout_1re      (alq_l1_dout_1re),      //  output,  width = 32,                .data_alq_l1_dout_1re
		.alq_l1_dout_2im      (alq_l1_dout_2im),      //  output,  width = 32,                .data_alq_l1_dout_2im
		.alq_l1_dout_2re      (alq_l1_dout_2re),      //  output,  width = 32,                .data_alq_l1_dout_2re
		.alq_l1_dout_3im      (alq_l1_dout_3im),      //  output,  width = 32,                .data_alq_l1_dout_3im
		.alq_l1_dout_3re      (alq_l1_dout_3re),      //  output,  width = 32,                .data_alq_l1_dout_3re
		.alq_l1_vout_s        (alq_l1_vout_s),        //  output,   width = 1,                .valid_alq_l1_vout_s
		.alq_l1_cout_s        (alq_l1_cout_s),        //  output,   width = 8,                .channel_alq_l1_cout_s
		.alq_l2_dout_0im      (alq_l2_dout_0im),      //  output,  width = 32,                .data_alq_l2_dout_0im
		.alq_l2_dout_0re      (alq_l2_dout_0re),      //  output,  width = 32,                .data_alq_l2_dout_0re
		.alq_l2_dout_1im      (alq_l2_dout_1im),      //  output,  width = 32,                .data_alq_l2_dout_1im
		.alq_l2_dout_1re      (alq_l2_dout_1re),      //  output,  width = 32,                .data_alq_l2_dout_1re
		.alq_l2_dout_2im      (alq_l2_dout_2im),      //  output,  width = 32,                .data_alq_l2_dout_2im
		.alq_l2_dout_2re      (alq_l2_dout_2re),      //  output,  width = 32,                .data_alq_l2_dout_2re
		.alq_l2_dout_3im      (alq_l2_dout_3im),      //  output,  width = 32,                .data_alq_l2_dout_3im
		.alq_l2_dout_3re      (alq_l2_dout_3re),      //  output,  width = 32,                .data_alq_l2_dout_3re
		.alq_l2_vout_s        (alq_l2_vout_s),        //  output,   width = 1,                .valid_alq_l2_vout_s
		.alq_l2_cout_s        (alq_l2_cout_s)         //  output,   width = 8,                .channel_alq_l2_cout_s
	);

endmodule
