set_family {RTG4}
read_sdc {D:\Sandbox\RISCV_Libero\RTG4_RV-32IMA_AHB_VlogBaseDesign\constraint\RTG4_RV32_BaseDesign_derived_constraints.sdc}
write_clock_list {D:\Sandbox\RISCV_Libero\RTG4_RV-32IMA_AHB_VlogBaseDesign\designer\RTG4_RV32_BaseDesign\clocklist.txt}

