0.6
2018.2
Jun 14 2018
20:07:38
/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.sim/sim_1/synth/func/xsim/Test_Controller_func_synth.v,1669969564,verilog,,,,Collision;Controller;LFSR;Memory;Receiver;Transmitter;glbl;xil_defaultlib_CRC32;xil_defaultlib_CRC32_0,,,,,,,,
/home/heusse/Documents/4A-VHDL-S2/VHDL_Ethernet_Controller/VHDL_Ethernet_Controller.srcs/sim_1/new/Test_Controller.vhd,1669798949,vhdl,,,,test_controller,,,,,,,,
