-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4 (win64) Build 1412921 Wed
--               Nov 18 09:43:45 MST 2015
-- Date        : Thu Sep 21 19:36:34 2017
-- Host        : running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -mode funcsim {C:\NIFPGA\iptemp\ipin945DD43CFA444A7A8D531EAAB16C7299\Vivado\checkpoint_3.vhd}
-- Design      : d_microblaze_wrapper
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k410tffg900-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Byte_Doublet_Handle_gti is
  port (
    wb_read_msb_doublet_sel : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WB_Fwd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \EX_Branch_CMP_Op1_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trace_data_write_value_i_reg[0]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \LOCKSTEP_Out_reg[3792]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    ex_reverse_byteorder : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ex_doublet_access : in STD_LOGIC;
    ex_byte_access : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    of_op3_sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    GPR_Op3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    of_op1_sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    GPR_Op1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Use_DLMB.wb_dlmb_valid_read_data_reg[23]\ : in STD_LOGIC;
    wb_databus_read_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \WB_MEM_Result_reg[24]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Use_DLMB.wb_dlmb_valid_read_data_reg[22]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[21]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[20]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[19]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[18]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[17]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[16]\ : in STD_LOGIC;
    \EX_Op3_reg[24]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end Byte_Doublet_Handle_gti;

architecture STRUCTURE of Byte_Doublet_Handle_gti is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wb_fwd\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mem_Byte_Access : STD_LOGIC;
  signal mem_Doublet_Access : STD_LOGIC;
  signal mem_byte_selects : STD_LOGIC_VECTOR ( 0 to 1 );
  signal mem_reverse_byteorder : STD_LOGIC;
  signal \wb_read_lsb_1_sel[0]_i_1_n_0\ : STD_LOGIC;
  signal \wb_read_lsb_sel[0]_i_1_n_0\ : STD_LOGIC;
  signal \wb_read_lsb_sel[1]_i_1_n_0\ : STD_LOGIC;
  signal \wb_read_lsb_sel_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wb_read_lsb_1_sel[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \wb_read_lsb_sel[0]_i_1\ : label is "soft_lutpair104";
begin
  Q(0) <= \^q\(0);
  WB_Fwd(7 downto 0) <= \^wb_fwd\(7 downto 0);
\EX_Op3[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^wb_fwd\(4),
      I1 => EX_Fwd(3),
      I2 => \Using_FPGA.Native\(3),
      I3 => of_op3_sel(0),
      I4 => GPR_Op3(3),
      I5 => of_op3_sel(1),
      O => D(3)
    );
\EX_Op3[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^wb_fwd\(3),
      I1 => EX_Fwd(2),
      I2 => \Using_FPGA.Native\(2),
      I3 => of_op3_sel(0),
      I4 => GPR_Op3(2),
      I5 => of_op3_sel(1),
      O => D(2)
    );
\EX_Op3[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^wb_fwd\(2),
      I1 => EX_Fwd(1),
      I2 => \Using_FPGA.Native\(1),
      I3 => of_op3_sel(0),
      I4 => GPR_Op3(1),
      I5 => of_op3_sel(1),
      O => D(1)
    );
\EX_Op3[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^wb_fwd\(1),
      I1 => EX_Fwd(0),
      I2 => \Using_FPGA.Native\(0),
      I3 => of_op3_sel(0),
      I4 => GPR_Op3(0),
      I5 => of_op3_sel(1),
      O => D(0)
    );
\MEM_DataBus_Byte_Enable_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \Using_FPGA.Native_0\(3),
      Q => \trace_data_write_value_i_reg[0]\(3),
      R => \out\(0)
    );
\MEM_DataBus_Byte_Enable_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \Using_FPGA.Native_0\(2),
      Q => \trace_data_write_value_i_reg[0]\(2),
      R => \out\(0)
    );
\MEM_DataBus_Byte_Enable_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \Using_FPGA.Native_0\(1),
      Q => \trace_data_write_value_i_reg[0]\(1),
      R => \out\(0)
    );
\MEM_DataBus_Byte_Enable_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \Using_FPGA.Native_0\(0),
      Q => \trace_data_write_value_i_reg[0]\(0),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(31),
      Q => \trace_data_write_value_i_reg[0]\(35),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(21),
      Q => \trace_data_write_value_i_reg[0]\(25),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(20),
      Q => \trace_data_write_value_i_reg[0]\(24),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(19),
      Q => \trace_data_write_value_i_reg[0]\(23),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(18),
      Q => \trace_data_write_value_i_reg[0]\(22),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(17),
      Q => \trace_data_write_value_i_reg[0]\(21),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(16),
      Q => \trace_data_write_value_i_reg[0]\(20),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(15),
      Q => \trace_data_write_value_i_reg[0]\(19),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(14),
      Q => \trace_data_write_value_i_reg[0]\(18),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(13),
      Q => \trace_data_write_value_i_reg[0]\(17),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(12),
      Q => \trace_data_write_value_i_reg[0]\(16),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(30),
      Q => \trace_data_write_value_i_reg[0]\(34),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(11),
      Q => \trace_data_write_value_i_reg[0]\(15),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(10),
      Q => \trace_data_write_value_i_reg[0]\(14),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(9),
      Q => \trace_data_write_value_i_reg[0]\(13),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(8),
      Q => \trace_data_write_value_i_reg[0]\(12),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(7),
      Q => \trace_data_write_value_i_reg[0]\(11),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(6),
      Q => \trace_data_write_value_i_reg[0]\(10),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(5),
      Q => \trace_data_write_value_i_reg[0]\(9),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(4),
      Q => \trace_data_write_value_i_reg[0]\(8),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(3),
      Q => \trace_data_write_value_i_reg[0]\(7),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(2),
      Q => \trace_data_write_value_i_reg[0]\(6),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(29),
      Q => \trace_data_write_value_i_reg[0]\(33),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(1),
      Q => \trace_data_write_value_i_reg[0]\(5),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(0),
      Q => \trace_data_write_value_i_reg[0]\(4),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(28),
      Q => \trace_data_write_value_i_reg[0]\(32),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(27),
      Q => \trace_data_write_value_i_reg[0]\(31),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(26),
      Q => \trace_data_write_value_i_reg[0]\(30),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(25),
      Q => \trace_data_write_value_i_reg[0]\(29),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(24),
      Q => \trace_data_write_value_i_reg[0]\(28),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(23),
      Q => \trace_data_write_value_i_reg[0]\(27),
      R => \out\(0)
    );
\MEM_DataBus_Write_Data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[24]\(22),
      Q => \trace_data_write_value_i_reg[0]\(26),
      R => \out\(0)
    );
\Trace_New_Reg_Value[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE444E4"
    )
        port map (
      I0 => \wb_read_lsb_sel_reg_n_0_[1]\,
      I1 => \Use_DLMB.wb_dlmb_valid_read_data_reg[16]\,
      I2 => wb_databus_read_data(15),
      I3 => \^q\(0),
      I4 => wb_databus_read_data(7),
      I5 => \WB_MEM_Result_reg[24]\(7),
      O => \^wb_fwd\(7)
    );
\Trace_New_Reg_Value[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE444E4"
    )
        port map (
      I0 => \wb_read_lsb_sel_reg_n_0_[1]\,
      I1 => \Use_DLMB.wb_dlmb_valid_read_data_reg[17]\,
      I2 => wb_databus_read_data(14),
      I3 => \^q\(0),
      I4 => wb_databus_read_data(6),
      I5 => \WB_MEM_Result_reg[24]\(6),
      O => \^wb_fwd\(6)
    );
\Trace_New_Reg_Value[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE444E4"
    )
        port map (
      I0 => \wb_read_lsb_sel_reg_n_0_[1]\,
      I1 => \Use_DLMB.wb_dlmb_valid_read_data_reg[18]\,
      I2 => wb_databus_read_data(13),
      I3 => \^q\(0),
      I4 => wb_databus_read_data(5),
      I5 => \WB_MEM_Result_reg[24]\(5),
      O => \^wb_fwd\(5)
    );
\Trace_New_Reg_Value[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE444E4"
    )
        port map (
      I0 => \wb_read_lsb_sel_reg_n_0_[1]\,
      I1 => \Use_DLMB.wb_dlmb_valid_read_data_reg[19]\,
      I2 => wb_databus_read_data(12),
      I3 => \^q\(0),
      I4 => wb_databus_read_data(4),
      I5 => \WB_MEM_Result_reg[24]\(4),
      O => \^wb_fwd\(4)
    );
\Trace_New_Reg_Value[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE444E4"
    )
        port map (
      I0 => \wb_read_lsb_sel_reg_n_0_[1]\,
      I1 => \Use_DLMB.wb_dlmb_valid_read_data_reg[20]\,
      I2 => wb_databus_read_data(11),
      I3 => \^q\(0),
      I4 => wb_databus_read_data(3),
      I5 => \WB_MEM_Result_reg[24]\(3),
      O => \^wb_fwd\(3)
    );
\Trace_New_Reg_Value[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE444E4"
    )
        port map (
      I0 => \wb_read_lsb_sel_reg_n_0_[1]\,
      I1 => \Use_DLMB.wb_dlmb_valid_read_data_reg[21]\,
      I2 => wb_databus_read_data(10),
      I3 => \^q\(0),
      I4 => wb_databus_read_data(2),
      I5 => \WB_MEM_Result_reg[24]\(2),
      O => \^wb_fwd\(2)
    );
\Trace_New_Reg_Value[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE444E4"
    )
        port map (
      I0 => \wb_read_lsb_sel_reg_n_0_[1]\,
      I1 => \Use_DLMB.wb_dlmb_valid_read_data_reg[22]\,
      I2 => wb_databus_read_data(9),
      I3 => \^q\(0),
      I4 => wb_databus_read_data(1),
      I5 => \WB_MEM_Result_reg[24]\(1),
      O => \^wb_fwd\(1)
    );
\Trace_New_Reg_Value[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE444E4"
    )
        port map (
      I0 => \wb_read_lsb_sel_reg_n_0_[1]\,
      I1 => \Use_DLMB.wb_dlmb_valid_read_data_reg[23]\,
      I2 => wb_databus_read_data(8),
      I3 => \^q\(0),
      I4 => wb_databus_read_data(0),
      I5 => \WB_MEM_Result_reg[24]\(0),
      O => \^wb_fwd\(0)
    );
\Using_FPGA.Native_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^wb_fwd\(1),
      I1 => EX_Fwd(0),
      I2 => \Using_FPGA.Native\(0),
      I3 => of_op1_sel(0),
      I4 => GPR_Op1(0),
      I5 => of_op1_sel(1),
      O => \EX_Branch_CMP_Op1_reg[27]\(0)
    );
\Using_FPGA.Native_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^wb_fwd\(2),
      I1 => EX_Fwd(1),
      I2 => \Using_FPGA.Native\(1),
      I3 => of_op1_sel(0),
      I4 => GPR_Op1(1),
      I5 => of_op1_sel(1),
      O => \EX_Branch_CMP_Op1_reg[27]\(1)
    );
\Using_FPGA.Native_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^wb_fwd\(3),
      I1 => EX_Fwd(2),
      I2 => \Using_FPGA.Native\(2),
      I3 => of_op1_sel(0),
      I4 => GPR_Op1(2),
      I5 => of_op1_sel(1),
      O => \EX_Branch_CMP_Op1_reg[27]\(2)
    );
\Using_FPGA.Native_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^wb_fwd\(4),
      I1 => EX_Fwd(3),
      I2 => \Using_FPGA.Native\(3),
      I3 => of_op1_sel(0),
      I4 => GPR_Op1(3),
      I5 => of_op1_sel(1),
      O => \EX_Branch_CMP_Op1_reg[27]\(3)
    );
mem_Byte_Access_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_byte_access,
      Q => mem_Byte_Access,
      R => \out\(0)
    );
mem_Doublet_Access_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_doublet_access,
      Q => mem_Doublet_Access,
      R => \out\(0)
    );
\mem_byte_selects_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \Using_FPGA.Native_1\(1),
      Q => mem_byte_selects(0),
      R => \out\(0)
    );
\mem_byte_selects_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \Using_FPGA.Native_1\(0),
      Q => mem_byte_selects(1),
      R => \out\(0)
    );
mem_reverse_byteorder_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_reverse_byteorder,
      Q => mem_reverse_byteorder,
      R => \out\(0)
    );
\wb_read_lsb_1_sel[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => mem_byte_selects(0),
      I1 => mem_Doublet_Access,
      I2 => mem_reverse_byteorder,
      O => \wb_read_lsb_1_sel[0]_i_1_n_0\
    );
\wb_read_lsb_1_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \wb_read_lsb_1_sel[0]_i_1_n_0\,
      Q => \LOCKSTEP_Out_reg[3792]\(1),
      R => \out\(0)
    );
\wb_read_lsb_1_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => mem_reverse_byteorder,
      Q => \LOCKSTEP_Out_reg[3792]\(0),
      R => \out\(0)
    );
\wb_read_lsb_sel[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AB"
    )
        port map (
      I0 => mem_byte_selects(0),
      I1 => mem_Byte_Access,
      I2 => mem_Doublet_Access,
      I3 => mem_reverse_byteorder,
      O => \wb_read_lsb_sel[0]_i_1_n_0\
    );
\wb_read_lsb_sel[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => mem_byte_selects(1),
      I1 => mem_Byte_Access,
      I2 => mem_reverse_byteorder,
      O => \wb_read_lsb_sel[1]_i_1_n_0\
    );
\wb_read_lsb_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \wb_read_lsb_sel[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \out\(0)
    );
\wb_read_lsb_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \wb_read_lsb_sel[1]_i_1_n_0\,
      Q => \wb_read_lsb_sel_reg_n_0_[1]\,
      R => \out\(0)
    );
wb_read_msb_doublet_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => mem_reverse_byteorder,
      Q => wb_read_msb_doublet_sel,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DAXI_interface is
  port (
    active_access_d1 : out STD_LOGIC;
    \wb_instr_reg[31]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \LOCKSTEP_Out_reg[3800]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3799]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3798]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3797]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3796]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3795]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3794]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[3793]\ : out STD_LOGIC;
    wb_databus_read_data : out STD_LOGIC_VECTOR ( 0 to 31 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    DReady : in STD_LOGIC;
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_RVALID : in STD_LOGIC;
    wb_byte_access : in STD_LOGIC;
    \wb_read_lsb_1_sel_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WB_MEM_Result_reg[16]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \wb_read_lsb_sel_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_AWVALID_i1 : in STD_LOGIC;
    M_AXI_DP_AWVALID_i : in STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    mem_databus_write : in STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end DAXI_interface;

architecture STRUCTURE of DAXI_interface is
  signal \^d\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal MEM_DAXI_Data_Strobe : STD_LOGIC;
  signal M_AXI_DP_ARVALID_i_i_1_n_0 : STD_LOGIC;
  signal M_AXI_DP_AWVALID_i_i_1_n_0 : STD_LOGIC;
  signal M_AXI_DP_WVALID_i_i_1_n_0 : STD_LOGIC;
  signal \Trace_New_Reg_Value[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \Trace_New_Reg_Value[16]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \Trace_New_Reg_Value[17]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \Trace_New_Reg_Value[17]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \Trace_New_Reg_Value[18]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \Trace_New_Reg_Value[18]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \Trace_New_Reg_Value[19]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \Trace_New_Reg_Value[19]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \Trace_New_Reg_Value[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \Trace_New_Reg_Value[20]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \Trace_New_Reg_Value[21]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \Trace_New_Reg_Value[21]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \Trace_New_Reg_Value[22]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \Trace_New_Reg_Value[22]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \Trace_New_Reg_Value[23]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \Trace_New_Reg_Value[23]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal active_access : STD_LOGIC;
  signal active_access_i_1_n_0 : STD_LOGIC;
  signal mem_access_completed0 : STD_LOGIC;
  signal wb_dext_Data_Strobe : STD_LOGIC;
  signal wb_dext_read_data : STD_LOGIC_VECTOR ( 0 to 31 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[0]_INST_0_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[0]_INST_0_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[10]_INST_0_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[10]_INST_0_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[11]_INST_0_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[11]_INST_0_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[12]_INST_0_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[12]_INST_0_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[13]_INST_0_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[13]_INST_0_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[14]_INST_0_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[14]_INST_0_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[15]_INST_0_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[15]_INST_0_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[1]_INST_0_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[1]_INST_0_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[2]_INST_0_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[2]_INST_0_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[3]_INST_0_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[3]_INST_0_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[4]_INST_0_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[4]_INST_0_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[5]_INST_0_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[5]_INST_0_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[6]_INST_0_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[6]_INST_0_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[7]_INST_0_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[7]_INST_0_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[8]_INST_0_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[8]_INST_0_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[9]_INST_0_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \Trace_New_Reg_Value[9]_INST_0_i_2\ : label is "soft_lutpair150";
begin
  D(10 downto 0) <= \^d\(10 downto 0);
M_AXI_DP_ARVALID_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F44"
    )
        port map (
      I0 => mem_databus_write,
      I1 => M_AXI_DP_AWVALID_i1,
      I2 => M_AXI_DP_ARREADY,
      I3 => \^d\(8),
      I4 => \out\(0),
      O => M_AXI_DP_ARVALID_i_i_1_n_0
    );
M_AXI_DP_ARVALID_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => M_AXI_DP_ARVALID_i_i_1_n_0,
      Q => \^d\(8),
      R => '0'
    );
M_AXI_DP_AWVALID_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003A"
    )
        port map (
      I0 => M_AXI_DP_AWVALID_i,
      I1 => M_AXI_DP_AWREADY,
      I2 => \^d\(10),
      I3 => \out\(0),
      O => M_AXI_DP_AWVALID_i_i_1_n_0
    );
M_AXI_DP_AWVALID_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => M_AXI_DP_AWVALID_i_i_1_n_0,
      Q => \^d\(10),
      R => '0'
    );
M_AXI_DP_WVALID_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003A"
    )
        port map (
      I0 => M_AXI_DP_AWVALID_i,
      I1 => M_AXI_DP_WREADY,
      I2 => \^d\(9),
      I3 => \out\(0),
      O => M_AXI_DP_WVALID_i_i_1_n_0
    );
M_AXI_DP_WVALID_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => M_AXI_DP_WVALID_i_i_1_n_0,
      Q => \^d\(9),
      R => '0'
    );
\Trace_New_Reg_Value[0]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(7),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(24),
      O => wb_databus_read_data(24)
    );
\Trace_New_Reg_Value[0]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(31),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(0),
      O => wb_databus_read_data(0)
    );
\Trace_New_Reg_Value[10]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(13),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(18),
      O => wb_databus_read_data(18)
    );
\Trace_New_Reg_Value[10]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(21),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(10),
      O => wb_databus_read_data(10)
    );
\Trace_New_Reg_Value[11]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(12),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(19),
      O => wb_databus_read_data(19)
    );
\Trace_New_Reg_Value[11]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(20),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(11),
      O => wb_databus_read_data(11)
    );
\Trace_New_Reg_Value[12]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(11),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(20),
      O => wb_databus_read_data(20)
    );
\Trace_New_Reg_Value[12]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(19),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(12),
      O => wb_databus_read_data(12)
    );
\Trace_New_Reg_Value[13]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(10),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(21),
      O => wb_databus_read_data(21)
    );
\Trace_New_Reg_Value[13]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(18),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(13),
      O => wb_databus_read_data(13)
    );
\Trace_New_Reg_Value[14]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(9),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(22),
      O => wb_databus_read_data(22)
    );
\Trace_New_Reg_Value[14]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(17),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(14),
      O => wb_databus_read_data(14)
    );
\Trace_New_Reg_Value[15]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(8),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(23),
      O => wb_databus_read_data(23)
    );
\Trace_New_Reg_Value[15]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(16),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(15),
      O => wb_databus_read_data(15)
    );
\Trace_New_Reg_Value[16]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4450"
    )
        port map (
      I0 => wb_byte_access,
      I1 => \Trace_New_Reg_Value[16]_INST_0_i_1_n_0\,
      I2 => \Trace_New_Reg_Value[16]_INST_0_i_2_n_0\,
      I3 => \wb_read_lsb_1_sel_reg[0]\(0),
      I4 => \WB_MEM_Result_reg[16]\(7),
      O => \^d\(7)
    );
\Trace_New_Reg_Value[16]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(7),
      I1 => wb_dext_read_data(24),
      I2 => \wb_read_lsb_1_sel_reg[0]\(1),
      I3 => Q(23),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(8),
      O => \Trace_New_Reg_Value[16]_INST_0_i_1_n_0\
    );
\Trace_New_Reg_Value[16]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(15),
      I1 => wb_dext_read_data(16),
      I2 => \wb_read_lsb_1_sel_reg[0]\(1),
      I3 => Q(31),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(0),
      O => \Trace_New_Reg_Value[16]_INST_0_i_2_n_0\
    );
\Trace_New_Reg_Value[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4450"
    )
        port map (
      I0 => wb_byte_access,
      I1 => \Trace_New_Reg_Value[17]_INST_0_i_1_n_0\,
      I2 => \Trace_New_Reg_Value[17]_INST_0_i_2_n_0\,
      I3 => \wb_read_lsb_1_sel_reg[0]\(0),
      I4 => \WB_MEM_Result_reg[16]\(6),
      O => \^d\(6)
    );
\Trace_New_Reg_Value[17]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(6),
      I1 => wb_dext_read_data(25),
      I2 => \wb_read_lsb_1_sel_reg[0]\(1),
      I3 => Q(22),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(9),
      O => \Trace_New_Reg_Value[17]_INST_0_i_1_n_0\
    );
\Trace_New_Reg_Value[17]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(14),
      I1 => wb_dext_read_data(17),
      I2 => \wb_read_lsb_1_sel_reg[0]\(1),
      I3 => Q(30),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(1),
      O => \Trace_New_Reg_Value[17]_INST_0_i_2_n_0\
    );
\Trace_New_Reg_Value[18]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4450"
    )
        port map (
      I0 => wb_byte_access,
      I1 => \Trace_New_Reg_Value[18]_INST_0_i_1_n_0\,
      I2 => \Trace_New_Reg_Value[18]_INST_0_i_2_n_0\,
      I3 => \wb_read_lsb_1_sel_reg[0]\(0),
      I4 => \WB_MEM_Result_reg[16]\(5),
      O => \^d\(5)
    );
\Trace_New_Reg_Value[18]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(5),
      I1 => wb_dext_read_data(26),
      I2 => \wb_read_lsb_1_sel_reg[0]\(1),
      I3 => Q(21),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(10),
      O => \Trace_New_Reg_Value[18]_INST_0_i_1_n_0\
    );
\Trace_New_Reg_Value[18]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(13),
      I1 => wb_dext_read_data(18),
      I2 => \wb_read_lsb_1_sel_reg[0]\(1),
      I3 => Q(29),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(2),
      O => \Trace_New_Reg_Value[18]_INST_0_i_2_n_0\
    );
\Trace_New_Reg_Value[19]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4450"
    )
        port map (
      I0 => wb_byte_access,
      I1 => \Trace_New_Reg_Value[19]_INST_0_i_1_n_0\,
      I2 => \Trace_New_Reg_Value[19]_INST_0_i_2_n_0\,
      I3 => \wb_read_lsb_1_sel_reg[0]\(0),
      I4 => \WB_MEM_Result_reg[16]\(4),
      O => \^d\(4)
    );
\Trace_New_Reg_Value[19]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(4),
      I1 => wb_dext_read_data(27),
      I2 => \wb_read_lsb_1_sel_reg[0]\(1),
      I3 => Q(20),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(11),
      O => \Trace_New_Reg_Value[19]_INST_0_i_1_n_0\
    );
\Trace_New_Reg_Value[19]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(12),
      I1 => wb_dext_read_data(19),
      I2 => \wb_read_lsb_1_sel_reg[0]\(1),
      I3 => Q(28),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(3),
      O => \Trace_New_Reg_Value[19]_INST_0_i_2_n_0\
    );
\Trace_New_Reg_Value[1]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(6),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(25),
      O => wb_databus_read_data(25)
    );
\Trace_New_Reg_Value[1]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(30),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(1),
      O => wb_databus_read_data(1)
    );
\Trace_New_Reg_Value[20]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4450"
    )
        port map (
      I0 => wb_byte_access,
      I1 => \Trace_New_Reg_Value[20]_INST_0_i_1_n_0\,
      I2 => \Trace_New_Reg_Value[20]_INST_0_i_2_n_0\,
      I3 => \wb_read_lsb_1_sel_reg[0]\(0),
      I4 => \WB_MEM_Result_reg[16]\(3),
      O => \^d\(3)
    );
\Trace_New_Reg_Value[20]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(3),
      I1 => wb_dext_read_data(28),
      I2 => \wb_read_lsb_1_sel_reg[0]\(1),
      I3 => Q(19),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(12),
      O => \Trace_New_Reg_Value[20]_INST_0_i_1_n_0\
    );
\Trace_New_Reg_Value[20]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(11),
      I1 => wb_dext_read_data(20),
      I2 => \wb_read_lsb_1_sel_reg[0]\(1),
      I3 => Q(27),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(4),
      O => \Trace_New_Reg_Value[20]_INST_0_i_2_n_0\
    );
\Trace_New_Reg_Value[21]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4450"
    )
        port map (
      I0 => wb_byte_access,
      I1 => \Trace_New_Reg_Value[21]_INST_0_i_1_n_0\,
      I2 => \Trace_New_Reg_Value[21]_INST_0_i_2_n_0\,
      I3 => \wb_read_lsb_1_sel_reg[0]\(0),
      I4 => \WB_MEM_Result_reg[16]\(2),
      O => \^d\(2)
    );
\Trace_New_Reg_Value[21]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(2),
      I1 => wb_dext_read_data(29),
      I2 => \wb_read_lsb_1_sel_reg[0]\(1),
      I3 => Q(18),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(13),
      O => \Trace_New_Reg_Value[21]_INST_0_i_1_n_0\
    );
\Trace_New_Reg_Value[21]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(10),
      I1 => wb_dext_read_data(21),
      I2 => \wb_read_lsb_1_sel_reg[0]\(1),
      I3 => Q(26),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(5),
      O => \Trace_New_Reg_Value[21]_INST_0_i_2_n_0\
    );
\Trace_New_Reg_Value[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4450"
    )
        port map (
      I0 => wb_byte_access,
      I1 => \Trace_New_Reg_Value[22]_INST_0_i_1_n_0\,
      I2 => \Trace_New_Reg_Value[22]_INST_0_i_2_n_0\,
      I3 => \wb_read_lsb_1_sel_reg[0]\(0),
      I4 => \WB_MEM_Result_reg[16]\(1),
      O => \^d\(1)
    );
\Trace_New_Reg_Value[22]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(1),
      I1 => wb_dext_read_data(30),
      I2 => \wb_read_lsb_1_sel_reg[0]\(1),
      I3 => Q(17),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(14),
      O => \Trace_New_Reg_Value[22]_INST_0_i_1_n_0\
    );
\Trace_New_Reg_Value[22]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(9),
      I1 => wb_dext_read_data(22),
      I2 => \wb_read_lsb_1_sel_reg[0]\(1),
      I3 => Q(25),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(6),
      O => \Trace_New_Reg_Value[22]_INST_0_i_2_n_0\
    );
\Trace_New_Reg_Value[23]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4450"
    )
        port map (
      I0 => wb_byte_access,
      I1 => \Trace_New_Reg_Value[23]_INST_0_i_1_n_0\,
      I2 => \Trace_New_Reg_Value[23]_INST_0_i_2_n_0\,
      I3 => \wb_read_lsb_1_sel_reg[0]\(0),
      I4 => \WB_MEM_Result_reg[16]\(0),
      O => \^d\(0)
    );
\Trace_New_Reg_Value[23]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(0),
      I1 => wb_dext_read_data(31),
      I2 => \wb_read_lsb_1_sel_reg[0]\(1),
      I3 => Q(16),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(15),
      O => \Trace_New_Reg_Value[23]_INST_0_i_1_n_0\
    );
\Trace_New_Reg_Value[23]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(8),
      I1 => wb_dext_read_data(23),
      I2 => \wb_read_lsb_1_sel_reg[0]\(1),
      I3 => Q(24),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(7),
      O => \Trace_New_Reg_Value[23]_INST_0_i_2_n_0\
    );
\Trace_New_Reg_Value[24]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(15),
      I1 => wb_dext_read_data(16),
      I2 => \wb_read_lsb_sel_reg[0]\(0),
      I3 => Q(31),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(0),
      O => \LOCKSTEP_Out_reg[3793]\
    );
\Trace_New_Reg_Value[25]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(14),
      I1 => wb_dext_read_data(17),
      I2 => \wb_read_lsb_sel_reg[0]\(0),
      I3 => Q(30),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(1),
      O => \LOCKSTEP_Out_reg[3794]\
    );
\Trace_New_Reg_Value[26]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(13),
      I1 => wb_dext_read_data(18),
      I2 => \wb_read_lsb_sel_reg[0]\(0),
      I3 => Q(29),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(2),
      O => \LOCKSTEP_Out_reg[3795]\
    );
\Trace_New_Reg_Value[27]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(12),
      I1 => wb_dext_read_data(19),
      I2 => \wb_read_lsb_sel_reg[0]\(0),
      I3 => Q(28),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(3),
      O => \LOCKSTEP_Out_reg[3796]\
    );
\Trace_New_Reg_Value[28]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(11),
      I1 => wb_dext_read_data(20),
      I2 => \wb_read_lsb_sel_reg[0]\(0),
      I3 => Q(27),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(4),
      O => \LOCKSTEP_Out_reg[3797]\
    );
\Trace_New_Reg_Value[29]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(10),
      I1 => wb_dext_read_data(21),
      I2 => \wb_read_lsb_sel_reg[0]\(0),
      I3 => Q(26),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(5),
      O => \LOCKSTEP_Out_reg[3798]\
    );
\Trace_New_Reg_Value[2]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(5),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(26),
      O => wb_databus_read_data(26)
    );
\Trace_New_Reg_Value[2]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(29),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(2),
      O => wb_databus_read_data(2)
    );
\Trace_New_Reg_Value[30]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(9),
      I1 => wb_dext_read_data(22),
      I2 => \wb_read_lsb_sel_reg[0]\(0),
      I3 => Q(25),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(6),
      O => \LOCKSTEP_Out_reg[3799]\
    );
\Trace_New_Reg_Value[31]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => Q(8),
      I1 => wb_dext_read_data(23),
      I2 => \wb_read_lsb_sel_reg[0]\(0),
      I3 => Q(24),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dext_read_data(7),
      O => \LOCKSTEP_Out_reg[3800]\
    );
\Trace_New_Reg_Value[3]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(4),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(27),
      O => wb_databus_read_data(27)
    );
\Trace_New_Reg_Value[3]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(28),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(3),
      O => wb_databus_read_data(3)
    );
\Trace_New_Reg_Value[4]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(3),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(28),
      O => wb_databus_read_data(28)
    );
\Trace_New_Reg_Value[4]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(27),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(4),
      O => wb_databus_read_data(4)
    );
\Trace_New_Reg_Value[5]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(2),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(29),
      O => wb_databus_read_data(29)
    );
\Trace_New_Reg_Value[5]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(26),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(5),
      O => wb_databus_read_data(5)
    );
\Trace_New_Reg_Value[6]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(1),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(30),
      O => wb_databus_read_data(30)
    );
\Trace_New_Reg_Value[6]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(25),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(6),
      O => wb_databus_read_data(6)
    );
\Trace_New_Reg_Value[7]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(0),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(31),
      O => wb_databus_read_data(31)
    );
\Trace_New_Reg_Value[7]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(24),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(7),
      O => wb_databus_read_data(7)
    );
\Trace_New_Reg_Value[8]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(15),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(16),
      O => wb_databus_read_data(16)
    );
\Trace_New_Reg_Value[8]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(23),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(8),
      O => wb_databus_read_data(8)
    );
\Trace_New_Reg_Value[9]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(14),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(17),
      O => wb_databus_read_data(17)
    );
\Trace_New_Reg_Value[9]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(22),
      I1 => wb_dext_Data_Strobe,
      I2 => wb_dext_read_data(9),
      O => wb_databus_read_data(9)
    );
\Using_FPGA.Native_i_1__181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DReady,
      I1 => MEM_DAXI_Data_Strobe,
      O => \wb_instr_reg[31]\
    );
WB_DAXI_Data_Strobe_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => MEM_DAXI_Data_Strobe,
      Q => wb_dext_Data_Strobe,
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(31),
      Q => wb_dext_read_data(0),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(21),
      Q => wb_dext_read_data(10),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(20),
      Q => wb_dext_read_data(11),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(19),
      Q => wb_dext_read_data(12),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(18),
      Q => wb_dext_read_data(13),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(17),
      Q => wb_dext_read_data(14),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(16),
      Q => wb_dext_read_data(15),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(15),
      Q => wb_dext_read_data(16),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(14),
      Q => wb_dext_read_data(17),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(13),
      Q => wb_dext_read_data(18),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(12),
      Q => wb_dext_read_data(19),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(30),
      Q => wb_dext_read_data(1),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(11),
      Q => wb_dext_read_data(20),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(10),
      Q => wb_dext_read_data(21),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(9),
      Q => wb_dext_read_data(22),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(8),
      Q => wb_dext_read_data(23),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(7),
      Q => wb_dext_read_data(24),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(6),
      Q => wb_dext_read_data(25),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(5),
      Q => wb_dext_read_data(26),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(4),
      Q => wb_dext_read_data(27),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(3),
      Q => wb_dext_read_data(28),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(2),
      Q => wb_dext_read_data(29),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(29),
      Q => wb_dext_read_data(2),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(1),
      Q => wb_dext_read_data(30),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(0),
      Q => wb_dext_read_data(31),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(28),
      Q => wb_dext_read_data(3),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(27),
      Q => wb_dext_read_data(4),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(26),
      Q => wb_dext_read_data(5),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(25),
      Q => wb_dext_read_data(6),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(24),
      Q => wb_dext_read_data(7),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(23),
      Q => wb_dext_read_data(8),
      R => \out\(0)
    );
\WB_DAXI_Read_Data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => M_AXI_DP_RVALID,
      D => M_AXI_DP_RDATA(22),
      Q => wb_dext_read_data(9),
      R => \out\(0)
    );
active_access_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => active_access,
      Q => active_access_d1,
      R => \out\(0)
    );
active_access_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
        port map (
      I0 => active_access,
      I1 => M_AXI_DP_AWVALID_i1,
      I2 => \out\(0),
      I3 => M_AXI_DP_RVALID,
      I4 => M_AXI_DP_BVALID,
      O => active_access_i_1_n_0
    );
active_access_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => active_access_i_1_n_0,
      Q => active_access,
      R => '0'
    );
mem_access_completed_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => M_AXI_DP_BVALID,
      I1 => M_AXI_DP_RVALID,
      O => mem_access_completed0
    );
mem_access_completed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => mem_access_completed0,
      Q => MEM_DAXI_Data_Strobe,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_AND2B1L is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SRI : in STD_LOGIC
  );
end MB_AND2B1L;

architecture STRUCTURE of MB_AND2B1L is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.AND2B1L
    generic map(
      IS_SRI_INVERTED => '0'
    )
        port map (
      DI => E(0),
      O => D(0),
      SRI => SRI
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE is
  port (
    \LOCKSTEP_Out_reg[3708]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_31 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
end MB_FDE;

architecture STRUCTURE of MB_FDE is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_31,
      Q => \LOCKSTEP_Out_reg[3708]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_269 is
  port (
    \LOCKSTEP_Out_reg[3718]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_21 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_269 : entity is "MB_FDE";
end MB_FDE_269;

architecture STRUCTURE of MB_FDE_269 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_21,
      Q => \LOCKSTEP_Out_reg[3718]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_270 is
  port (
    \LOCKSTEP_Out_reg[3719]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_20 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_270 : entity is "MB_FDE";
end MB_FDE_270;

architecture STRUCTURE of MB_FDE_270 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_20,
      Q => \LOCKSTEP_Out_reg[3719]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_271 is
  port (
    \LOCKSTEP_Out_reg[3720]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_19 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_271 : entity is "MB_FDE";
end MB_FDE_271;

architecture STRUCTURE of MB_FDE_271 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_19,
      Q => \LOCKSTEP_Out_reg[3720]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_272 is
  port (
    \LOCKSTEP_Out_reg[3721]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_18 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_272 : entity is "MB_FDE";
end MB_FDE_272;

architecture STRUCTURE of MB_FDE_272 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_18,
      Q => \LOCKSTEP_Out_reg[3721]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_273 is
  port (
    \LOCKSTEP_Out_reg[3722]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_17 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_273 : entity is "MB_FDE";
end MB_FDE_273;

architecture STRUCTURE of MB_FDE_273 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_17,
      Q => \LOCKSTEP_Out_reg[3722]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_274 is
  port (
    \LOCKSTEP_Out_reg[3723]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_16 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_274 : entity is "MB_FDE";
end MB_FDE_274;

architecture STRUCTURE of MB_FDE_274 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_16,
      Q => \LOCKSTEP_Out_reg[3723]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_275 is
  port (
    \LOCKSTEP_Out_reg[3724]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_15 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_275 : entity is "MB_FDE";
end MB_FDE_275;

architecture STRUCTURE of MB_FDE_275 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_15,
      Q => \LOCKSTEP_Out_reg[3724]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_276 is
  port (
    \LOCKSTEP_Out_reg[3725]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_14 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_276 : entity is "MB_FDE";
end MB_FDE_276;

architecture STRUCTURE of MB_FDE_276 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_14,
      Q => \LOCKSTEP_Out_reg[3725]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_277 is
  port (
    \LOCKSTEP_Out_reg[3726]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_13 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_277 : entity is "MB_FDE";
end MB_FDE_277;

architecture STRUCTURE of MB_FDE_277 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_13,
      Q => \LOCKSTEP_Out_reg[3726]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_278 is
  port (
    \LOCKSTEP_Out_reg[3727]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_12 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_278 : entity is "MB_FDE";
end MB_FDE_278;

architecture STRUCTURE of MB_FDE_278 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_12,
      Q => \LOCKSTEP_Out_reg[3727]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_279 is
  port (
    \LOCKSTEP_Out_reg[3709]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_30 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_279 : entity is "MB_FDE";
end MB_FDE_279;

architecture STRUCTURE of MB_FDE_279 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_30,
      Q => \LOCKSTEP_Out_reg[3709]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_280 is
  port (
    \LOCKSTEP_Out_reg[3728]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_11 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_280 : entity is "MB_FDE";
end MB_FDE_280;

architecture STRUCTURE of MB_FDE_280 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_11,
      Q => \LOCKSTEP_Out_reg[3728]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_281 is
  port (
    \LOCKSTEP_Out_reg[3729]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_10 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_281 : entity is "MB_FDE";
end MB_FDE_281;

architecture STRUCTURE of MB_FDE_281 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_10,
      Q => \LOCKSTEP_Out_reg[3729]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_282 is
  port (
    \LOCKSTEP_Out_reg[3730]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_9 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_282 : entity is "MB_FDE";
end MB_FDE_282;

architecture STRUCTURE of MB_FDE_282 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_9,
      Q => \LOCKSTEP_Out_reg[3730]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_283 is
  port (
    \LOCKSTEP_Out_reg[3731]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_8 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_283 : entity is "MB_FDE";
end MB_FDE_283;

architecture STRUCTURE of MB_FDE_283 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_8,
      Q => \LOCKSTEP_Out_reg[3731]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_284 is
  port (
    \LOCKSTEP_Out_reg[3732]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_7 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_284 : entity is "MB_FDE";
end MB_FDE_284;

architecture STRUCTURE of MB_FDE_284 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_7,
      Q => \LOCKSTEP_Out_reg[3732]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_285 is
  port (
    \LOCKSTEP_Out_reg[3733]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_6 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_285 : entity is "MB_FDE";
end MB_FDE_285;

architecture STRUCTURE of MB_FDE_285 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_6,
      Q => \LOCKSTEP_Out_reg[3733]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_286 is
  port (
    \LOCKSTEP_Out_reg[3734]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_5 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_286 : entity is "MB_FDE";
end MB_FDE_286;

architecture STRUCTURE of MB_FDE_286 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_5,
      Q => \LOCKSTEP_Out_reg[3734]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_287 is
  port (
    \LOCKSTEP_Out_reg[3735]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_4 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_287 : entity is "MB_FDE";
end MB_FDE_287;

architecture STRUCTURE of MB_FDE_287 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_4,
      Q => \LOCKSTEP_Out_reg[3735]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_288 is
  port (
    \LOCKSTEP_Out_reg[3736]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_3 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_288 : entity is "MB_FDE";
end MB_FDE_288;

architecture STRUCTURE of MB_FDE_288 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_3,
      Q => \LOCKSTEP_Out_reg[3736]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_289 is
  port (
    \LOCKSTEP_Out_reg[3737]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_2 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_289 : entity is "MB_FDE";
end MB_FDE_289;

architecture STRUCTURE of MB_FDE_289 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_2,
      Q => \LOCKSTEP_Out_reg[3737]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_290 is
  port (
    \LOCKSTEP_Out_reg[3710]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_29 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_290 : entity is "MB_FDE";
end MB_FDE_290;

architecture STRUCTURE of MB_FDE_290 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_29,
      Q => \LOCKSTEP_Out_reg[3710]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_291 is
  port (
    \LOCKSTEP_Out_reg[3738]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_1 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_291 : entity is "MB_FDE";
end MB_FDE_291;

architecture STRUCTURE of MB_FDE_291 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_1,
      Q => \LOCKSTEP_Out_reg[3738]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_292 is
  port (
    \LOCKSTEP_Out_reg[3739]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_0 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_292 : entity is "MB_FDE";
end MB_FDE_292;

architecture STRUCTURE of MB_FDE_292 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_0,
      Q => \LOCKSTEP_Out_reg[3739]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_293 is
  port (
    \LOCKSTEP_Out_reg[3711]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_28 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_293 : entity is "MB_FDE";
end MB_FDE_293;

architecture STRUCTURE of MB_FDE_293 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_28,
      Q => \LOCKSTEP_Out_reg[3711]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_294 is
  port (
    \LOCKSTEP_Out_reg[3712]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_27 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_294 : entity is "MB_FDE";
end MB_FDE_294;

architecture STRUCTURE of MB_FDE_294 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_27,
      Q => \LOCKSTEP_Out_reg[3712]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_295 is
  port (
    \LOCKSTEP_Out_reg[3713]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_26 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_295 : entity is "MB_FDE";
end MB_FDE_295;

architecture STRUCTURE of MB_FDE_295 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_26,
      Q => \LOCKSTEP_Out_reg[3713]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_296 is
  port (
    \LOCKSTEP_Out_reg[3714]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_25 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_296 : entity is "MB_FDE";
end MB_FDE_296;

architecture STRUCTURE of MB_FDE_296 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_25,
      Q => \LOCKSTEP_Out_reg[3714]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_297 is
  port (
    \LOCKSTEP_Out_reg[3715]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_24 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_297 : entity is "MB_FDE";
end MB_FDE_297;

architecture STRUCTURE of MB_FDE_297 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_24,
      Q => \LOCKSTEP_Out_reg[3715]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_298 is
  port (
    \LOCKSTEP_Out_reg[3716]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_23 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_298 : entity is "MB_FDE";
end MB_FDE_298;

architecture STRUCTURE of MB_FDE_298 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_23,
      Q => \LOCKSTEP_Out_reg[3716]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDE_299 is
  port (
    \LOCKSTEP_Out_reg[3717]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_22 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDE_299 : entity is "MB_FDE";
end MB_FDE_299;

architecture STRUCTURE of MB_FDE_299 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_22,
      Q => \LOCKSTEP_Out_reg[3717]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_0_in82_in : in STD_LOGIC;
    ex_valid : in STD_LOGIC
  );
end MB_FDR;

architecture STRUCTURE of MB_FDR is
  signal \Using_FPGA.Native_i_1__175_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__80_n_0\ : STD_LOGIC;
  signal of_clear_MSR_BIP : STD_LOGIC;
  signal of_clear_MSR_BIP_hold_s : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_i_1__175_n_0\,
      Q => of_clear_MSR_BIP_hold_s,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => of_clear_MSR_BIP_hold_s,
      I1 => of_clear_MSR_BIP,
      I2 => ex_branch_with_delayslot_reg,
      I3 => E(0),
      O => \Using_FPGA.Native_i_1__175_n_0\
    );
\Using_FPGA.Native_i_1__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(5),
      I2 => Q(4),
      I3 => \Using_FPGA.Native_i_2__80_n_0\,
      I4 => p_0_in82_in,
      I5 => of_clear_MSR_BIP_hold_s,
      O => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_i_2__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => p_0_in82_in,
      I1 => \Using_FPGA.Native_i_2__80_n_0\,
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(1),
      O => of_clear_MSR_BIP
    );
\Using_FPGA.Native_i_2__80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => ex_valid,
      O => \Using_FPGA.Native_i_2__80_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_101 is
  port (
    \ex_instr_reg[1]\ : out STD_LOGIC;
    ex_branch_with_delayslot_i_reg : out STD_LOGIC;
    of_branch_with_delayslot35_out : out STD_LOGIC;
    \Using_FSL.ex_fsl_put_reg\ : out STD_LOGIC;
    ex_alu_sel_logic_i_reg : out STD_LOGIC;
    ex_op1_cmp_eq_n5_out : out STD_LOGIC;
    force2_reg : out STD_LOGIC;
    use_Reg_Neg_DI1_out : out STD_LOGIC;
    force_Val10_out : out STD_LOGIC;
    use_Reg_Neg_S3_out : out STD_LOGIC;
    force12_out : out STD_LOGIC;
    I0165_out : out STD_LOGIC;
    ex_op1_cmp_eq : out STD_LOGIC;
    ex_enable_sext_shift_i0 : out STD_LOGIC;
    \EX_Sext_Op_reg[0]\ : out STD_LOGIC;
    \Using_FSL.ex_fsl_control_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_41 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I4 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    M0_AXIS_TREADY : in STD_LOGIC;
    \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\ : in STD_LOGIC;
    ex_fsl_put : in STD_LOGIC;
    ex_valid : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    EX_ALU_Op165_out : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_101 : entity is "MB_FDR";
end MB_FDR_101;

architecture STRUCTURE of MB_FDR_101 is
  signal \Using_FSL.ex_fsl_put_i_3_n_0\ : STD_LOGIC;
  signal ex_fsl_put30_out : STD_LOGIC;
  signal \^ex_instr_reg[1]\ : STD_LOGIC;
  signal \^force2_reg\ : STD_LOGIC;
  signal \^of_branch_with_delayslot35_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EX_Sext_Op[0]_i_2\ : label is "soft_lutpair113";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Using_FSL.ex_fsl_put_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of ex_alu_sel_logic_i_i_1 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of ex_branch_with_delayslot_i_1 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of ex_enable_sext_shift_i_i_1 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of ex_op1_cmp_eq_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of ex_op1_cmp_eq_n_i_1 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of force1_i_1 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of force2_i_1 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of force_Val1_i_1 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of use_Reg_Neg_DI_i_1 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of use_Reg_Neg_S_i_1 : label is "soft_lutpair112";
begin
  \ex_instr_reg[1]\ <= \^ex_instr_reg[1]\;
  force2_reg <= \^force2_reg\;
  of_branch_with_delayslot35_out <= \^of_branch_with_delayslot35_out\;
\EX_Sext_Op[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^ex_instr_reg[1]\,
      I1 => \Using_FPGA.Native_10\,
      I2 => \Using_FPGA.Native_9\,
      I3 => \Using_FPGA.Native_1\,
      O => \EX_Sext_Op_reg[0]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_41,
      Q => \^ex_instr_reg[1]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[1]\,
      I2 => \Using_FPGA.Native_7\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I0165_out
    );
\Using_FSL.ex_fsl_control_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \^ex_instr_reg[1]\,
      I1 => \Using_FPGA.Native_10\,
      I2 => \Using_FPGA.Native_9\,
      I3 => \Using_FPGA.Native_1\,
      O => \Using_FSL.ex_fsl_control_reg\
    );
\Using_FSL.ex_fsl_put_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAA8888BBBB8888"
    )
        port map (
      I0 => ex_fsl_put30_out,
      I1 => E(0),
      I2 => M0_AXIS_TREADY,
      I3 => \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\,
      I4 => ex_fsl_put,
      I5 => ex_valid,
      O => \Using_FSL.ex_fsl_put_reg\
    );
\Using_FSL.ex_fsl_put_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => E(0),
      I1 => \Using_FSL.ex_fsl_put_i_3_n_0\,
      I2 => \Using_FPGA.Native_0\,
      I3 => \Using_FPGA.Native_5\(0),
      I4 => \Using_FPGA.Native_6\,
      O => ex_fsl_put30_out
    );
\Using_FSL.ex_fsl_put_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \^ex_instr_reg[1]\,
      I1 => \Using_FPGA.Native_10\,
      I2 => \Using_FPGA.Native_9\,
      I3 => \Using_FPGA.Native_1\,
      O => \Using_FSL.ex_fsl_put_i_3_n_0\
    );
ex_alu_sel_logic_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => \^ex_instr_reg[1]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => EX_ALU_Op165_out,
      O => ex_alu_sel_logic_i_reg
    );
ex_branch_with_delayslot_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^ex_instr_reg[1]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_8\,
      O => \^of_branch_with_delayslot35_out\
    );
ex_branch_with_delayslot_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => I4,
      I1 => E(0),
      I2 => \^of_branch_with_delayslot35_out\,
      I3 => \out\(0),
      O => ex_branch_with_delayslot_i_reg
    );
ex_enable_sext_shift_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ex_instr_reg[1]\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_0\,
      O => ex_enable_sext_shift_i0
    );
ex_op1_cmp_eq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDF"
    )
        port map (
      I0 => \^force2_reg\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_3\,
      I3 => \Using_FPGA.Native_4\,
      O => ex_op1_cmp_eq
    );
ex_op1_cmp_eq_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \^force2_reg\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_3\,
      I3 => \Using_FPGA.Native_4\,
      O => ex_op1_cmp_eq_n5_out
    );
force1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^force2_reg\,
      I1 => \Using_FPGA.Native_4\,
      I2 => \Using_FPGA.Native_2\,
      O => force12_out
    );
force2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^ex_instr_reg[1]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_6\,
      I4 => \Using_FPGA.Native_9\,
      O => \^force2_reg\
    );
force_Val1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^force2_reg\,
      I1 => \Using_FPGA.Native_4\,
      I2 => \Using_FPGA.Native_2\,
      O => force_Val10_out
    );
use_Reg_Neg_DI_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0820"
    )
        port map (
      I0 => \^force2_reg\,
      I1 => \Using_FPGA.Native_4\,
      I2 => \Using_FPGA.Native_2\,
      I3 => \Using_FPGA.Native_3\,
      O => use_Reg_Neg_DI1_out
    );
use_Reg_Neg_S_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0820"
    )
        port map (
      I0 => \^force2_reg\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_4\,
      I3 => \Using_FPGA.Native_3\,
      O => use_Reg_Neg_S3_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_103 is
  port (
    \ex_instr_reg[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op2_reg[20]\ : out STD_LOGIC;
    I089_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_22 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    GPR_Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_op2_sel_imm : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_103 : entity is "MB_FDR";
end MB_FDR_103;

architecture STRUCTURE of MB_FDR_103 is
  signal \^ex_instr_reg[20]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[20]\(0) <= \^ex_instr_reg[20]\(0);
\EX_Op2[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ex_instr_reg[20]\(0),
      I1 => GPR_Op2(0),
      I2 => of_op2_sel_imm,
      O => \EX_Op2_reg[20]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_22,
      Q => \^ex_instr_reg[20]\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[20]\(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I089_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_105 is
  port (
    \ex_instr_reg[21]\ : out STD_LOGIC;
    \EX_Op2_reg[21]\ : out STD_LOGIC;
    I085_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_21 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    GPR_Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_op2_sel_imm : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_105 : entity is "MB_FDR";
end MB_FDR_105;

architecture STRUCTURE of MB_FDR_105 is
  signal \^ex_instr_reg[21]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[21]\ <= \^ex_instr_reg[21]\;
\EX_Op2[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ex_instr_reg[21]\,
      I1 => GPR_Op2(0),
      I2 => of_op2_sel_imm,
      O => \EX_Op2_reg[21]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_21,
      Q => \^ex_instr_reg[21]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[21]\,
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I085_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_107 is
  port (
    \ex_instr_reg[22]\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \EX_Op2_reg[22]\ : out STD_LOGIC;
    I081_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_20 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    GPR_Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_op2_sel_imm : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_107 : entity is "MB_FDR";
end MB_FDR_107;

architecture STRUCTURE of MB_FDR_107 is
  signal \^ex_instr_reg[22]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EX_Op2[22]_i_2\ : label is "soft_lutpair115";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__180\ : label is "soft_lutpair115";
begin
  \ex_instr_reg[22]\ <= \^ex_instr_reg[22]\;
\EX_Op2[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ex_instr_reg[22]\,
      I1 => GPR_Op2(0),
      I2 => of_op2_sel_imm,
      O => \EX_Op2_reg[22]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_20,
      Q => \^ex_instr_reg[22]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[22]\,
      I2 => \Using_FPGA.Native_2\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I081_out
    );
\Using_FPGA.Native_i_1__180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ex_instr_reg[22]\,
      I1 => \Using_FPGA.Native_1\,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_109 is
  port (
    \ex_instr_reg[23]\ : out STD_LOGIC;
    \EX_Op2_reg[23]\ : out STD_LOGIC;
    I077_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_19 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    GPR_Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_op2_sel_imm : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_109 : entity is "MB_FDR";
end MB_FDR_109;

architecture STRUCTURE of MB_FDR_109 is
  signal \^ex_instr_reg[23]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[23]\ <= \^ex_instr_reg[23]\;
\EX_Op2[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ex_instr_reg[23]\,
      I1 => GPR_Op2(0),
      I2 => of_op2_sel_imm,
      O => \EX_Op2_reg[23]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_19,
      Q => \^ex_instr_reg[23]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[23]\,
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I077_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_111 is
  port (
    \ex_instr_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op2_reg[24]\ : out STD_LOGIC;
    I073_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_18 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    GPR_Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_op2_sel_imm : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_111 : entity is "MB_FDR";
end MB_FDR_111;

architecture STRUCTURE of MB_FDR_111 is
  signal \^ex_instr_reg[24]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[24]\(0) <= \^ex_instr_reg[24]\(0);
\EX_Op2[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ex_instr_reg[24]\(0),
      I1 => GPR_Op2(0),
      I2 => of_op2_sel_imm,
      O => \EX_Op2_reg[24]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_18,
      Q => \^ex_instr_reg[24]\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[24]\(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I073_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_113 is
  port (
    \EX_Shift_Op_reg[0]\ : out STD_LOGIC;
    \EX_Op2_reg[25]\ : out STD_LOGIC;
    I069_out : out STD_LOGIC;
    \EX_Sext_Op_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_17 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    GPR_Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_op2_sel_imm : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_113 : entity is "MB_FDR";
end MB_FDR_113;

architecture STRUCTURE of MB_FDR_113 is
  signal \^ex_shift_op_reg[0]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \EX_Shift_Op_reg[0]\ <= \^ex_shift_op_reg[0]\;
\EX_Op2[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ex_shift_op_reg[0]\,
      I1 => GPR_Op2(0),
      I2 => of_op2_sel_imm,
      O => \EX_Op2_reg[25]\
    );
\EX_Sext_Op[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \^ex_shift_op_reg[0]\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => \Using_FPGA.Native_3\,
      I4 => \Using_FPGA.Native_4\,
      O => \EX_Sext_Op_reg[0]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_17,
      Q => \^ex_shift_op_reg[0]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_shift_op_reg[0]\,
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I069_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_115 is
  port (
    \EX_Shift_Op_reg[1]\ : out STD_LOGIC;
    \EX_Op2_reg[26]\ : out STD_LOGIC;
    EX_SWAP_Instr_reg : out STD_LOGIC;
    I065_out : out STD_LOGIC;
    \EX_Sext_Op_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_16 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    of_op2_sel_imm : in STD_LOGIC;
    GPR_Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_115 : entity is "MB_FDR";
end MB_FDR_115;

architecture STRUCTURE of MB_FDR_115 is
  signal EX_SWAP_Instr_i_2_n_0 : STD_LOGIC;
  signal \EX_Sext_Op[1]_i_2_n_0\ : STD_LOGIC;
  signal \^ex_shift_op_reg[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \EX_Shift_Op_reg[1]\ <= \^ex_shift_op_reg[1]\;
\EX_Op2[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^ex_shift_op_reg[1]\,
      I1 => of_op2_sel_imm,
      I2 => GPR_Op2(0),
      O => \EX_Op2_reg[26]\
    );
EX_SWAP_Instr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => EX_SWAP_Instr_i_2_n_0,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_3\,
      O => EX_SWAP_Instr_reg
    );
EX_SWAP_Instr_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^ex_shift_op_reg[1]\,
      I1 => \Using_FPGA.Native_4\,
      I2 => \Using_FPGA.Native_5\(1),
      I3 => \Using_FPGA.Native_6\,
      I4 => \Using_FPGA.Native_7\,
      O => EX_SWAP_Instr_i_2_n_0
    );
\EX_Sext_Op[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \EX_Sext_Op[1]_i_2_n_0\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_3\,
      O => \EX_Sext_Op_reg[1]\(0)
    );
\EX_Sext_Op[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FFFFFF"
    )
        port map (
      I0 => \^ex_shift_op_reg[1]\,
      I1 => \Using_FPGA.Native_4\,
      I2 => \Using_FPGA.Native_5\(0),
      I3 => \Using_FPGA.Native_6\,
      I4 => \Using_FPGA.Native_7\,
      O => \EX_Sext_Op[1]_i_2_n_0\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_16,
      Q => \^ex_shift_op_reg[1]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_shift_op_reg[1]\,
      I2 => \Using_FPGA.Native_8\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I065_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_117 is
  port (
    \ex_instr_reg[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op2_reg[27]\ : out STD_LOGIC;
    I061_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_15 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    GPR_Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_op2_sel_imm : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_117 : entity is "MB_FDR";
end MB_FDR_117;

architecture STRUCTURE of MB_FDR_117 is
  signal \^ex_instr_reg[27]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[27]\(0) <= \^ex_instr_reg[27]\(0);
\EX_Op2[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ex_instr_reg[27]\(0),
      I1 => GPR_Op2(0),
      I2 => of_op2_sel_imm,
      O => \EX_Op2_reg[27]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_15,
      Q => \^ex_instr_reg[27]\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[27]\(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I061_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_119 is
  port (
    \ex_instr_reg[28]\ : out STD_LOGIC;
    \EX_Op2_reg[28]\ : out STD_LOGIC;
    I057_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_14 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    GPR_Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_op2_sel_imm : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_119 : entity is "MB_FDR";
end MB_FDR_119;

architecture STRUCTURE of MB_FDR_119 is
  signal \^ex_instr_reg[28]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[28]\ <= \^ex_instr_reg[28]\;
\EX_Op2[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \^ex_instr_reg[28]\,
      I1 => GPR_Op2(0),
      I2 => of_op2_sel_imm,
      O => \EX_Op2_reg[28]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_14,
      Q => \^ex_instr_reg[28]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[28]\,
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I057_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_121 is
  port (
    \ex_instr_reg[29]\ : out STD_LOGIC;
    ex_move_to_MSR_instr10_out : out STD_LOGIC;
    \EX_Op2_reg[29]\ : out STD_LOGIC;
    I053_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_13 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    GPR_Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_op2_sel_imm : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_121 : entity is "MB_FDR";
end MB_FDR_121;

architecture STRUCTURE of MB_FDR_121 is
  signal \^ex_instr_reg[29]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[29]\ <= \^ex_instr_reg[29]\;
\EX_Op2[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ex_instr_reg[29]\,
      I1 => GPR_Op2(0),
      I2 => of_op2_sel_imm,
      O => \EX_Op2_reg[29]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_13,
      Q => \^ex_instr_reg[29]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[29]\,
      I2 => \Using_FPGA.Native_5\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I053_out
    );
ex_move_to_MSR_instr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \^ex_instr_reg[29]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_3\,
      I5 => \Using_FPGA.Native_4\(0),
      O => ex_move_to_MSR_instr10_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_123 is
  port (
    \ex_instr_reg[2]\ : out STD_LOGIC;
    \EX_ALU_Op_reg[1]\ : out STD_LOGIC;
    I0161_out : out STD_LOGIC;
    ex_move_to_MSR_instr_reg : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_40 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_123 : entity is "MB_FDR";
end MB_FDR_123;

architecture STRUCTURE of MB_FDR_123 is
  signal \^ex_instr_reg[2]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[2]\ <= \^ex_instr_reg[2]\;
\EX_ALU_Op[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ex_instr_reg[2]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      O => \EX_ALU_Op_reg[1]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_40,
      Q => \^ex_instr_reg[2]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[2]\,
      I2 => \Using_FPGA.Native_2\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I0161_out
    );
ex_move_to_MSR_instr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^ex_instr_reg[2]\,
      I1 => \Using_FPGA.Native_3\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_4\,
      I4 => \Using_FPGA.Native_5\,
      I5 => \Using_FPGA.Native_6\,
      O => ex_move_to_MSR_instr_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_125 is
  port (
    \ex_instr_reg[30]\ : out STD_LOGIC;
    \EX_Op2_reg[30]\ : out STD_LOGIC;
    EX_SWAP_BYTE_Instr_reg : out STD_LOGIC;
    I049_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_12 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    GPR_Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_op2_sel_imm : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_125 : entity is "MB_FDR";
end MB_FDR_125;

architecture STRUCTURE of MB_FDR_125 is
  signal \^ex_instr_reg[30]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EX_Op2[30]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of EX_SWAP_BYTE_Instr_i_1 : label is "soft_lutpair116";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[30]\ <= \^ex_instr_reg[30]\;
\EX_Op2[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ex_instr_reg[30]\,
      I1 => GPR_Op2(0),
      I2 => of_op2_sel_imm,
      O => \EX_Op2_reg[30]\
    );
EX_SWAP_BYTE_Instr_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ex_instr_reg[30]\,
      O => EX_SWAP_BYTE_Instr_reg
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_12,
      Q => \^ex_instr_reg[30]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[30]\,
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I049_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_127 is
  port (
    \ex_instr_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op2_reg[31]\ : out STD_LOGIC;
    I045_out : out STD_LOGIC;
    of_Sel_SPR_MSR5_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_11 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    GPR_Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_op2_sel_imm : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_127 : entity is "MB_FDR";
end MB_FDR_127;

architecture STRUCTURE of MB_FDR_127 is
  signal \^ex_instr_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[31]\(0) <= \^ex_instr_reg[31]\(0);
\EX_Op2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ex_instr_reg[31]\(0),
      I1 => GPR_Op2(0),
      I2 => of_op2_sel_imm,
      O => \EX_Op2_reg[31]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_11,
      Q => \^ex_instr_reg[31]\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[31]\(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I045_out
    );
ex_mfsmsr_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^ex_instr_reg[31]\(0),
      I1 => \Using_FPGA.Native_1\(1),
      I2 => \Using_FPGA.Native_1\(0),
      I3 => \Using_FPGA.Native_1\(2),
      I4 => \Using_FPGA.Native_2\,
      O => of_Sel_SPR_MSR5_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_129 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \EX_Op3_reg[31]\ : out STD_LOGIC;
    \EX_Op3_reg[31]_0\ : out STD_LOGIC;
    I041_out : out STD_LOGIC;
    of_pipe_ctrl : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_10 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    mem_gpr_write : in STD_LOGIC;
    mem_valid_instr : in STD_LOGIC;
    ex_valid : in STD_LOGIC;
    ex_gpr_write_reg : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    if_missed_fetch_reg : in STD_LOGIC;
    ex_is_multi_or_load_instr : in STD_LOGIC;
    of_read_ex_write_op3_conflict_part1 : in STD_LOGIC;
    of_read_ex_write_op3_conflict_part2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_129 : entity is "MB_FDR";
end MB_FDR_129;

architecture STRUCTURE of MB_FDR_129 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EX_Op3[0]_i_10\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \EX_Op3[0]_i_8\ : label is "soft_lutpair117";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\EX_Op3[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => mem_gpr_write,
      I2 => mem_valid_instr,
      O => \EX_Op3_reg[31]\
    );
\EX_Op3[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => ex_valid,
      I2 => ex_gpr_write_reg,
      O => \EX_Op3_reg[31]_0\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_10,
      Q => \^using_fpga.native_0\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^using_fpga.native_0\,
      I1 => ex_is_multi_or_load_instr,
      I2 => of_read_ex_write_op3_conflict_part1,
      I3 => of_read_ex_write_op3_conflict_part2,
      O => of_pipe_ctrl(0)
    );
\Using_FPGA.Native_i_1__94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080FF00FF00FF00"
    )
        port map (
      I0 => Instr(2),
      I1 => Instr(0),
      I2 => Instr(1),
      I3 => \^using_fpga.native_0\,
      I4 => \Using_FPGA.Native_1\,
      I5 => if_missed_fetch_reg,
      O => I041_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_131 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[0]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \EX_Branch_CMP_Op1_reg[31]\ : out STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[31]_0\ : out STD_LOGIC;
    I037_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_9 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ex_sel_alu_i_reg : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    GPR_Op1 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    EX_Fwd : in STD_LOGIC_VECTOR ( 26 downto 0 );
    WB_Byte_Access_reg : in STD_LOGIC;
    WB_Byte_Access_reg_0 : in STD_LOGIC;
    WB_Byte_Access_reg_1 : in STD_LOGIC;
    WB_Byte_Access_reg_2 : in STD_LOGIC;
    WB_Byte_Access_reg_3 : in STD_LOGIC;
    WB_Byte_Access_reg_4 : in STD_LOGIC;
    WB_Byte_Access_reg_5 : in STD_LOGIC;
    WB_Byte_Access_reg_6 : in STD_LOGIC;
    WB_Doublet_Access_reg : in STD_LOGIC;
    WB_Doublet_Access_reg_0 : in STD_LOGIC;
    WB_Doublet_Access_reg_1 : in STD_LOGIC;
    WB_Doublet_Access_reg_2 : in STD_LOGIC;
    WB_Doublet_Access_reg_3 : in STD_LOGIC;
    WB_Doublet_Access_reg_4 : in STD_LOGIC;
    WB_Doublet_Access_reg_5 : in STD_LOGIC;
    WB_Doublet_Access_reg_6 : in STD_LOGIC;
    WB_Doublet_Access_reg_7 : in STD_LOGIC;
    WB_Doublet_Access_reg_8 : in STD_LOGIC;
    WB_Doublet_Access_reg_9 : in STD_LOGIC;
    WB_Doublet_Access_reg_10 : in STD_LOGIC;
    WB_Doublet_Access_reg_11 : in STD_LOGIC;
    WB_Doublet_Access_reg_12 : in STD_LOGIC;
    WB_Doublet_Access_reg_13 : in STD_LOGIC;
    WB_Doublet_Access_reg_14 : in STD_LOGIC;
    MEM_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    p_107_in : in STD_LOGIC;
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wb_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    \ex_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ex_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    p_110_in : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_131 : entity is "MB_FDR";
end MB_FDR_131;

architecture STRUCTURE of MB_FDR_131 is
  signal \^ex_branch_cmp_op1_reg[31]\ : STD_LOGIC;
  signal \^ex_branch_cmp_op1_reg[31]_0\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal of_read_ex_write_op1_conflict : STD_LOGIC;
  signal of_read_mem_write_op1_conflict : STD_LOGIC;
  signal of_read_wb_write_op1_conflict : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_4__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_5\ : label is "soft_lutpair118";
begin
  \EX_Branch_CMP_Op1_reg[31]\ <= \^ex_branch_cmp_op1_reg[31]\;
  \EX_Branch_CMP_Op1_reg[31]_0\ <= \^ex_branch_cmp_op1_reg[31]_0\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_9,
      Q => \^using_fpga.native_0\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \wb_read_lsb_sel_reg[1]\(0),
      I1 => ex_sel_alu_i_reg,
      I2 => \Using_FPGA.Native_1\(0),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(0),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(0)
    );
\Using_FPGA.Native_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \wb_read_lsb_sel_reg[1]\(1),
      I1 => EX_Fwd(0),
      I2 => \Using_FPGA.Native_1\(1),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(1),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(1)
    );
\Using_FPGA.Native_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \wb_read_lsb_sel_reg[1]\(2),
      I1 => EX_Fwd(1),
      I2 => \Using_FPGA.Native_1\(2),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(2),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(2)
    );
\Using_FPGA.Native_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \wb_read_lsb_sel_reg[1]\(3),
      I1 => EX_Fwd(2),
      I2 => \Using_FPGA.Native_1\(3),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(3),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(3)
    );
\Using_FPGA.Native_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg,
      I1 => EX_Fwd(3),
      I2 => \Using_FPGA.Native_1\(4),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(4),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(4)
    );
\Using_FPGA.Native_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg_0,
      I1 => EX_Fwd(4),
      I2 => \Using_FPGA.Native_1\(5),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(5),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(5)
    );
\Using_FPGA.Native_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg_1,
      I1 => EX_Fwd(5),
      I2 => \Using_FPGA.Native_1\(6),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(6),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(6)
    );
\Using_FPGA.Native_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg_2,
      I1 => EX_Fwd(6),
      I2 => \Using_FPGA.Native_1\(7),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(7),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(7)
    );
\Using_FPGA.Native_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg_3,
      I1 => EX_Fwd(7),
      I2 => \Using_FPGA.Native_1\(8),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(8),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(8)
    );
\Using_FPGA.Native_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg_4,
      I1 => EX_Fwd(8),
      I2 => \Using_FPGA.Native_1\(9),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(9),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(9)
    );
\Using_FPGA.Native_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg_5,
      I1 => EX_Fwd(9),
      I2 => \Using_FPGA.Native_1\(10),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(10),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(10)
    );
\Using_FPGA.Native_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg_6,
      I1 => EX_Fwd(10),
      I2 => \Using_FPGA.Native_1\(11),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(11),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(11)
    );
\Using_FPGA.Native_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg,
      I1 => EX_Fwd(11),
      I2 => \Using_FPGA.Native_1\(12),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(12),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(12)
    );
\Using_FPGA.Native_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_0,
      I1 => EX_Fwd(12),
      I2 => \Using_FPGA.Native_1\(13),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(13),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(13)
    );
\Using_FPGA.Native_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_1,
      I1 => EX_Fwd(13),
      I2 => \Using_FPGA.Native_1\(14),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(14),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(14)
    );
\Using_FPGA.Native_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_2,
      I1 => EX_Fwd(14),
      I2 => \Using_FPGA.Native_1\(15),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(15),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(15)
    );
\Using_FPGA.Native_i_1__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_3,
      I1 => EX_Fwd(15),
      I2 => \Using_FPGA.Native_1\(16),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(16),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(16)
    );
\Using_FPGA.Native_i_1__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_4,
      I1 => EX_Fwd(16),
      I2 => \Using_FPGA.Native_1\(17),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(17),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(17)
    );
\Using_FPGA.Native_i_1__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_5,
      I1 => EX_Fwd(17),
      I2 => \Using_FPGA.Native_1\(18),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(18),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(18)
    );
\Using_FPGA.Native_i_1__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_6,
      I1 => EX_Fwd(18),
      I2 => \Using_FPGA.Native_1\(19),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(19),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(19)
    );
\Using_FPGA.Native_i_1__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_7,
      I1 => EX_Fwd(19),
      I2 => \Using_FPGA.Native_1\(20),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(20),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(20)
    );
\Using_FPGA.Native_i_1__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_8,
      I1 => EX_Fwd(20),
      I2 => \Using_FPGA.Native_1\(21),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(21),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(21)
    );
\Using_FPGA.Native_i_1__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_9,
      I1 => EX_Fwd(21),
      I2 => \Using_FPGA.Native_1\(22),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(22),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(22)
    );
\Using_FPGA.Native_i_1__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_10,
      I1 => EX_Fwd(22),
      I2 => \Using_FPGA.Native_1\(23),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(23),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(23)
    );
\Using_FPGA.Native_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_11,
      I1 => EX_Fwd(23),
      I2 => \Using_FPGA.Native_1\(24),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(24),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(24)
    );
\Using_FPGA.Native_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_12,
      I1 => EX_Fwd(24),
      I2 => \Using_FPGA.Native_1\(25),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(25),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(25)
    );
\Using_FPGA.Native_i_1__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_13,
      I1 => EX_Fwd(25),
      I2 => \Using_FPGA.Native_1\(26),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(26),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(26)
    );
\Using_FPGA.Native_i_1__93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^using_fpga.native_0\,
      I2 => \Using_FPGA.Native_3\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I037_out
    );
\Using_FPGA.Native_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_14,
      I1 => EX_Fwd(26),
      I2 => MEM_Fwd(0),
      I3 => \^ex_branch_cmp_op1_reg[31]\,
      I4 => GPR_Op1(27),
      I5 => \^ex_branch_cmp_op1_reg[31]_0\,
      O => \EX_Branch_CMP_Op1_reg[0]\(27)
    );
\Using_FPGA.Native_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => of_read_ex_write_op1_conflict,
      I1 => of_read_mem_write_op1_conflict,
      I2 => of_read_wb_write_op1_conflict,
      O => \^ex_branch_cmp_op1_reg[31]\
    );
\Using_FPGA.Native_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => of_read_ex_write_op1_conflict,
      I1 => of_read_mem_write_op1_conflict,
      I2 => of_read_wb_write_op1_conflict,
      O => \^ex_branch_cmp_op1_reg[31]_0\
    );
\Using_FPGA.Native_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000009000000000"
    )
        port map (
      I0 => \ex_gpr_write_addr_reg[0]\(1),
      I1 => \^using_fpga.native_0\,
      I2 => \ex_gpr_write_addr_reg[4]\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \ex_gpr_write_addr_reg[0]\(0),
      I5 => p_110_in,
      O => of_read_ex_write_op1_conflict
    );
\Using_FPGA.Native_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000009000000000"
    )
        port map (
      I0 => Q(1),
      I1 => \^using_fpga.native_0\,
      I2 => \mem_gpr_write_addr_reg[4]\,
      I3 => \Using_FPGA.Native_2\,
      I4 => Q(0),
      I5 => p_107_in,
      O => of_read_mem_write_op1_conflict
    );
\Using_FPGA.Native_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000009000000000"
    )
        port map (
      I0 => \wb_gpr_write_addr_reg[0]\(1),
      I1 => \^using_fpga.native_0\,
      I2 => \wb_gpr_write_addr_reg[4]\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \wb_gpr_write_addr_reg[0]\(0),
      I5 => wb_reset_reg,
      O => of_read_wb_write_op1_conflict
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_133 is
  port (
    of_predecode : out STD_LOGIC_VECTOR ( 0 to 0 );
    I033_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_8 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_133 : entity is "MB_FDR";
end MB_FDR_133;

architecture STRUCTURE of MB_FDR_133 is
  signal \^of_predecode\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  of_predecode(0) <= \^of_predecode\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_8,
      Q => \^of_predecode\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^of_predecode\(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I033_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_135 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    I029_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_7 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_135 : entity is "MB_FDR";
end MB_FDR_135;

architecture STRUCTURE of MB_FDR_135 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_7,
      Q => \^using_fpga.native_0\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^using_fpga.native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I029_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_137 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    I025_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_6 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_137 : entity is "MB_FDR";
end MB_FDR_137;

architecture STRUCTURE of MB_FDR_137 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_6,
      Q => \^using_fpga.native_0\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^using_fpga.native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I025_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_139 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    I021_out : out STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[31]\ : out STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[31]_0\ : out STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[31]_1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_5 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \wb_gpr_write_addr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ex_gpr_write_addr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_139 : entity is "MB_FDR";
end MB_FDR_139;

architecture STRUCTURE of MB_FDR_139 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_5,
      Q => \^using_fpga.native_0\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ex_gpr_write_addr_reg[2]\(0),
      I1 => \^using_fpga.native_0\,
      I2 => \Using_FPGA.Native_2\,
      I3 => \ex_gpr_write_addr_reg[2]\(2),
      I4 => \Using_FPGA.Native_3\,
      I5 => \ex_gpr_write_addr_reg[2]\(1),
      O => \EX_Branch_CMP_Op1_reg[31]_1\
    );
\Using_FPGA.Native_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => \^using_fpga.native_0\,
      I2 => \Using_FPGA.Native_2\,
      I3 => Q(2),
      I4 => \Using_FPGA.Native_3\,
      I5 => Q(1),
      O => \EX_Branch_CMP_Op1_reg[31]\
    );
\Using_FPGA.Native_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wb_gpr_write_addr_reg[2]\(0),
      I1 => \^using_fpga.native_0\,
      I2 => \Using_FPGA.Native_2\,
      I3 => \wb_gpr_write_addr_reg[2]\(2),
      I4 => \Using_FPGA.Native_3\,
      I5 => \wb_gpr_write_addr_reg[2]\(1),
      O => \EX_Branch_CMP_Op1_reg[31]_0\
    );
\Using_FPGA.Native_i_1__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^using_fpga.native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I021_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_141 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \EX_Op2_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I017_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ex_sel_alu_i_reg : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 30 downto 0 );
    MEM_Fwd : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    WB_Byte_Access_reg : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    WB_Byte_Access_reg_0 : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC;
    WB_Byte_Access_reg_1 : in STD_LOGIC;
    \Using_FPGA.Native_12\ : in STD_LOGIC;
    WB_Byte_Access_reg_2 : in STD_LOGIC;
    \Using_FPGA.Native_13\ : in STD_LOGIC;
    WB_Byte_Access_reg_3 : in STD_LOGIC;
    \Using_FPGA.Native_14\ : in STD_LOGIC;
    WB_Byte_Access_reg_4 : in STD_LOGIC;
    \Using_FPGA.Native_15\ : in STD_LOGIC;
    WB_Byte_Access_reg_5 : in STD_LOGIC;
    \Using_FPGA.Native_16\ : in STD_LOGIC;
    WB_Byte_Access_reg_6 : in STD_LOGIC;
    \Using_FPGA.Native_17\ : in STD_LOGIC;
    WB_Doublet_Access_reg : in STD_LOGIC;
    \imm_reg_reg[15]\ : in STD_LOGIC;
    WB_Doublet_Access_reg_0 : in STD_LOGIC;
    \imm_reg_reg[14]\ : in STD_LOGIC;
    WB_Doublet_Access_reg_1 : in STD_LOGIC;
    \imm_reg_reg[13]\ : in STD_LOGIC;
    WB_Doublet_Access_reg_2 : in STD_LOGIC;
    \imm_reg_reg[12]\ : in STD_LOGIC;
    WB_Doublet_Access_reg_3 : in STD_LOGIC;
    \imm_reg_reg[11]\ : in STD_LOGIC;
    WB_Doublet_Access_reg_4 : in STD_LOGIC;
    \imm_reg_reg[10]\ : in STD_LOGIC;
    WB_Doublet_Access_reg_5 : in STD_LOGIC;
    \imm_reg_reg[9]\ : in STD_LOGIC;
    WB_Doublet_Access_reg_6 : in STD_LOGIC;
    \imm_reg_reg[8]\ : in STD_LOGIC;
    WB_Doublet_Access_reg_7 : in STD_LOGIC;
    \imm_reg_reg[7]\ : in STD_LOGIC;
    WB_Doublet_Access_reg_8 : in STD_LOGIC;
    \imm_reg_reg[6]\ : in STD_LOGIC;
    WB_Doublet_Access_reg_9 : in STD_LOGIC;
    \imm_reg_reg[5]\ : in STD_LOGIC;
    WB_Doublet_Access_reg_10 : in STD_LOGIC;
    \imm_reg_reg[4]\ : in STD_LOGIC;
    WB_Doublet_Access_reg_11 : in STD_LOGIC;
    \imm_reg_reg[3]\ : in STD_LOGIC;
    WB_Doublet_Access_reg_12 : in STD_LOGIC;
    \imm_reg_reg[2]\ : in STD_LOGIC;
    WB_Doublet_Access_reg_13 : in STD_LOGIC;
    \imm_reg_reg[1]\ : in STD_LOGIC;
    WB_Doublet_Access_reg_14 : in STD_LOGIC;
    \imm_reg_reg[0]\ : in STD_LOGIC;
    of_use_op2_s : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    \Using_FPGA.Native_18\ : in STD_LOGIC;
    p_107_in : in STD_LOGIC;
    \ex_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ex_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    p_110_in : in STD_LOGIC;
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wb_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_19\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_141 : entity is "MB_FDR";
end MB_FDR_141;

architecture STRUCTURE of MB_FDR_141 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal of_op2_sel : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \of_op2_sel__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal of_read_ex_write_op2_conflict : STD_LOGIC;
  signal of_read_mem_write_op2_conflict : STD_LOGIC;
  signal of_read_wb_write_op2_conflict : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\EX_Op2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0AAAACCCCFF00"
    )
        port map (
      I0 => MEM_Fwd(4),
      I1 => EX_Fwd(30),
      I2 => WB_Doublet_Access_reg_14,
      I3 => \imm_reg_reg[0]\,
      I4 => \of_op2_sel__0\(1),
      I5 => of_op2_sel(0),
      O => \EX_Op2_reg[0]\(31)
    );
\EX_Op2[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => of_use_op2_s,
      I1 => of_read_wb_write_op2_conflict,
      I2 => of_read_mem_write_op2_conflict,
      I3 => of_read_ex_write_op2_conflict,
      O => \of_op2_sel__0\(1)
    );
\EX_Op2[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => of_read_ex_write_op2_conflict,
      I1 => of_read_wb_write_op2_conflict,
      I2 => of_read_mem_write_op2_conflict,
      I3 => of_use_op2_s,
      O => of_op2_sel(0)
    );
\EX_Op2[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000009000000000"
    )
        port map (
      I0 => \wb_gpr_write_addr_reg[0]\(1),
      I1 => \^using_fpga.native_0\,
      I2 => \wb_gpr_write_addr_reg[4]\,
      I3 => \Using_FPGA.Native_18\,
      I4 => \wb_gpr_write_addr_reg[0]\(0),
      I5 => wb_reset_reg,
      O => of_read_wb_write_op2_conflict
    );
\EX_Op2[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000009000000000"
    )
        port map (
      I0 => Q(1),
      I1 => \^using_fpga.native_0\,
      I2 => \mem_gpr_write_addr_reg[4]\,
      I3 => \Using_FPGA.Native_18\,
      I4 => Q(0),
      I5 => p_107_in,
      O => of_read_mem_write_op2_conflict
    );
\EX_Op2[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000009000000000"
    )
        port map (
      I0 => \ex_gpr_write_addr_reg[0]\(1),
      I1 => \^using_fpga.native_0\,
      I2 => \ex_gpr_write_addr_reg[4]\,
      I3 => \Using_FPGA.Native_18\,
      I4 => \ex_gpr_write_addr_reg[0]\(0),
      I5 => p_110_in,
      O => of_read_ex_write_op2_conflict
    );
\EX_Op2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0AAAACCCCFF00"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(17),
      I1 => EX_Fwd(20),
      I2 => WB_Doublet_Access_reg_4,
      I3 => \imm_reg_reg[10]\,
      I4 => \of_op2_sel__0\(1),
      I5 => of_op2_sel(0),
      O => \EX_Op2_reg[0]\(21)
    );
\EX_Op2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0AAAACCCCFF00"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(16),
      I1 => EX_Fwd(19),
      I2 => WB_Doublet_Access_reg_3,
      I3 => \imm_reg_reg[11]\,
      I4 => \of_op2_sel__0\(1),
      I5 => of_op2_sel(0),
      O => \EX_Op2_reg[0]\(20)
    );
\EX_Op2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0AAAACCCCFF00"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(15),
      I1 => EX_Fwd(18),
      I2 => WB_Doublet_Access_reg_2,
      I3 => \imm_reg_reg[12]\,
      I4 => \of_op2_sel__0\(1),
      I5 => of_op2_sel(0),
      O => \EX_Op2_reg[0]\(19)
    );
\EX_Op2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0AAAACCCCFF00"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(14),
      I1 => EX_Fwd(17),
      I2 => WB_Doublet_Access_reg_1,
      I3 => \imm_reg_reg[13]\,
      I4 => \of_op2_sel__0\(1),
      I5 => of_op2_sel(0),
      O => \EX_Op2_reg[0]\(18)
    );
\EX_Op2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0AAAACCCCFF00"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(13),
      I1 => EX_Fwd(16),
      I2 => WB_Doublet_Access_reg_0,
      I3 => \imm_reg_reg[14]\,
      I4 => \of_op2_sel__0\(1),
      I5 => of_op2_sel(0),
      O => \EX_Op2_reg[0]\(17)
    );
\EX_Op2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0AAAACCCCFF00"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(12),
      I1 => EX_Fwd(15),
      I2 => WB_Doublet_Access_reg,
      I3 => \imm_reg_reg[15]\,
      I4 => \of_op2_sel__0\(1),
      I5 => of_op2_sel(0),
      O => \EX_Op2_reg[0]\(16)
    );
\EX_Op2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg_6,
      I1 => EX_Fwd(14),
      I2 => \Using_FPGA.Native_1\(11),
      I3 => of_op2_sel(0),
      I4 => \Using_FPGA.Native_17\,
      I5 => \of_op2_sel__0\(1),
      O => \EX_Op2_reg[0]\(15)
    );
\EX_Op2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg_5,
      I1 => EX_Fwd(13),
      I2 => \Using_FPGA.Native_1\(10),
      I3 => of_op2_sel(0),
      I4 => \Using_FPGA.Native_16\,
      I5 => \of_op2_sel__0\(1),
      O => \EX_Op2_reg[0]\(14)
    );
\EX_Op2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg_4,
      I1 => EX_Fwd(12),
      I2 => \Using_FPGA.Native_1\(9),
      I3 => of_op2_sel(0),
      I4 => \Using_FPGA.Native_15\,
      I5 => \of_op2_sel__0\(1),
      O => \EX_Op2_reg[0]\(13)
    );
\EX_Op2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg_3,
      I1 => EX_Fwd(11),
      I2 => \Using_FPGA.Native_1\(8),
      I3 => of_op2_sel(0),
      I4 => \Using_FPGA.Native_14\,
      I5 => \of_op2_sel__0\(1),
      O => \EX_Op2_reg[0]\(12)
    );
\EX_Op2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0AAAACCCCFF00"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(26),
      I1 => EX_Fwd(29),
      I2 => WB_Doublet_Access_reg_13,
      I3 => \imm_reg_reg[1]\,
      I4 => \of_op2_sel__0\(1),
      I5 => of_op2_sel(0),
      O => \EX_Op2_reg[0]\(30)
    );
\EX_Op2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg_2,
      I1 => EX_Fwd(10),
      I2 => \Using_FPGA.Native_1\(7),
      I3 => of_op2_sel(0),
      I4 => \Using_FPGA.Native_13\,
      I5 => \of_op2_sel__0\(1),
      O => \EX_Op2_reg[0]\(11)
    );
\EX_Op2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg_1,
      I1 => EX_Fwd(9),
      I2 => \Using_FPGA.Native_1\(6),
      I3 => of_op2_sel(0),
      I4 => \Using_FPGA.Native_12\,
      I5 => \of_op2_sel__0\(1),
      O => \EX_Op2_reg[0]\(10)
    );
\EX_Op2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg_0,
      I1 => EX_Fwd(8),
      I2 => \Using_FPGA.Native_1\(5),
      I3 => of_op2_sel(0),
      I4 => \Using_FPGA.Native_11\,
      I5 => \of_op2_sel__0\(1),
      O => \EX_Op2_reg[0]\(9)
    );
\EX_Op2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg,
      I1 => EX_Fwd(7),
      I2 => \Using_FPGA.Native_1\(4),
      I3 => of_op2_sel(0),
      I4 => \Using_FPGA.Native_10\,
      I5 => \of_op2_sel__0\(1),
      O => \EX_Op2_reg[0]\(8)
    );
\EX_Op2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \wb_read_lsb_sel_reg[1]\(7),
      I1 => EX_Fwd(6),
      I2 => \Using_FPGA.Native_1\(3),
      I3 => of_op2_sel(0),
      I4 => \Using_FPGA.Native_9\,
      I5 => \of_op2_sel__0\(1),
      O => \EX_Op2_reg[0]\(7)
    );
\EX_Op2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \wb_read_lsb_sel_reg[1]\(6),
      I1 => EX_Fwd(5),
      I2 => \Using_FPGA.Native_1\(2),
      I3 => of_op2_sel(0),
      I4 => \Using_FPGA.Native_8\,
      I5 => \of_op2_sel__0\(1),
      O => \EX_Op2_reg[0]\(6)
    );
\EX_Op2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACC00F0AACCFF"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(1),
      I1 => EX_Fwd(4),
      I2 => \wb_read_lsb_sel_reg[1]\(5),
      I3 => \of_op2_sel__0\(1),
      I4 => of_op2_sel(0),
      I5 => \Using_FPGA.Native_7\,
      O => \EX_Op2_reg[0]\(5)
    );
\EX_Op2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCF0F0FF00"
    )
        port map (
      I0 => \wb_read_lsb_sel_reg[1]\(4),
      I1 => EX_Fwd(3),
      I2 => MEM_Fwd(3),
      I3 => \Using_FPGA.Native_6\,
      I4 => of_op2_sel(0),
      I5 => \of_op2_sel__0\(1),
      O => \EX_Op2_reg[0]\(4)
    );
\EX_Op2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AACC00F0AACCFF"
    )
        port map (
      I0 => MEM_Fwd(2),
      I1 => EX_Fwd(2),
      I2 => \wb_read_lsb_sel_reg[1]\(3),
      I3 => \of_op2_sel__0\(1),
      I4 => of_op2_sel(0),
      I5 => \Using_FPGA.Native_5\,
      O => \EX_Op2_reg[0]\(3)
    );
\EX_Op2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \wb_read_lsb_sel_reg[1]\(2),
      I1 => EX_Fwd(1),
      I2 => MEM_Fwd(1),
      I3 => of_op2_sel(0),
      I4 => \Using_FPGA.Native_4\,
      I5 => \of_op2_sel__0\(1),
      O => \EX_Op2_reg[0]\(2)
    );
\EX_Op2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0AAAACCCCFF00"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(25),
      I1 => EX_Fwd(28),
      I2 => WB_Doublet_Access_reg_12,
      I3 => \imm_reg_reg[2]\,
      I4 => \of_op2_sel__0\(1),
      I5 => of_op2_sel(0),
      O => \EX_Op2_reg[0]\(29)
    );
\EX_Op2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \wb_read_lsb_sel_reg[1]\(1),
      I1 => EX_Fwd(0),
      I2 => MEM_Fwd(0),
      I3 => of_op2_sel(0),
      I4 => \Using_FPGA.Native_3\,
      I5 => \of_op2_sel__0\(1),
      O => \EX_Op2_reg[0]\(1)
    );
\EX_Op2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \wb_read_lsb_sel_reg[1]\(0),
      I1 => ex_sel_alu_i_reg,
      I2 => \Using_FPGA.Native_1\(0),
      I3 => of_op2_sel(0),
      I4 => \Using_FPGA.Native_2\,
      I5 => \of_op2_sel__0\(1),
      O => \EX_Op2_reg[0]\(0)
    );
\EX_Op2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0AAAACCCCFF00"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(24),
      I1 => EX_Fwd(27),
      I2 => WB_Doublet_Access_reg_11,
      I3 => \imm_reg_reg[3]\,
      I4 => \of_op2_sel__0\(1),
      I5 => of_op2_sel(0),
      O => \EX_Op2_reg[0]\(28)
    );
\EX_Op2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0AAAACCCCFF00"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(23),
      I1 => EX_Fwd(26),
      I2 => WB_Doublet_Access_reg_10,
      I3 => \imm_reg_reg[4]\,
      I4 => \of_op2_sel__0\(1),
      I5 => of_op2_sel(0),
      O => \EX_Op2_reg[0]\(27)
    );
\EX_Op2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0AAAACCCCFF00"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(22),
      I1 => EX_Fwd(25),
      I2 => WB_Doublet_Access_reg_9,
      I3 => \imm_reg_reg[5]\,
      I4 => \of_op2_sel__0\(1),
      I5 => of_op2_sel(0),
      O => \EX_Op2_reg[0]\(26)
    );
\EX_Op2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0AAAACCCCFF00"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(21),
      I1 => EX_Fwd(24),
      I2 => WB_Doublet_Access_reg_8,
      I3 => \imm_reg_reg[6]\,
      I4 => \of_op2_sel__0\(1),
      I5 => of_op2_sel(0),
      O => \EX_Op2_reg[0]\(25)
    );
\EX_Op2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0AAAACCCCFF00"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(20),
      I1 => EX_Fwd(23),
      I2 => WB_Doublet_Access_reg_7,
      I3 => \imm_reg_reg[7]\,
      I4 => \of_op2_sel__0\(1),
      I5 => of_op2_sel(0),
      O => \EX_Op2_reg[0]\(24)
    );
\EX_Op2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0AAAACCCCFF00"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(19),
      I1 => EX_Fwd(22),
      I2 => WB_Doublet_Access_reg_6,
      I3 => \imm_reg_reg[8]\,
      I4 => \of_op2_sel__0\(1),
      I5 => of_op2_sel(0),
      O => \EX_Op2_reg[0]\(23)
    );
\EX_Op2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0AAAACCCCFF00"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(18),
      I1 => EX_Fwd(21),
      I2 => WB_Doublet_Access_reg_5,
      I3 => \imm_reg_reg[9]\,
      I4 => \of_op2_sel__0\(1),
      I5 => of_op2_sel(0),
      O => \EX_Op2_reg[0]\(22)
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_4,
      Q => \^using_fpga.native_0\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^using_fpga.native_0\,
      I2 => \Using_FPGA.Native_19\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I017_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_143 is
  port (
    of_predecode : out STD_LOGIC_VECTOR ( 0 to 0 );
    I013_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_3 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_143 : entity is "MB_FDR";
end MB_FDR_143;

architecture STRUCTURE of MB_FDR_143 is
  signal \^of_predecode\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  of_predecode(0) <= \^of_predecode\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_3,
      Q => \^of_predecode\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^of_predecode\(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I013_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_145 is
  port (
    \ex_instr_reg[3]\ : out STD_LOGIC;
    ex_load_alu_carry_reg : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    I0157_out : out STD_LOGIC;
    ex_sel_alu_i0 : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_39 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    EX_ALU_Op165_out : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_145 : entity is "MB_FDR";
end MB_FDR_145;

architecture STRUCTURE of MB_FDR_145 is
  signal \^ex_instr_reg[3]\ : STD_LOGIC;
  signal p_1_in90_in : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__73\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of ex_sel_alu_i_i_1 : label is "soft_lutpair119";
begin
  \ex_instr_reg[3]\ <= \^ex_instr_reg[3]\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_39,
      Q => \^ex_instr_reg[3]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[3]\,
      I2 => \Using_FPGA.Native_4\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I0157_out
    );
\Using_FPGA.Native_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in90_in,
      I1 => \Using_FPGA.Native_3\,
      O => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_i_2__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \^ex_instr_reg[3]\,
      I1 => \Using_FPGA.Native_6\,
      I2 => \Using_FPGA.Native_5\,
      I3 => \Using_FPGA.Native_1\,
      I4 => \Using_FPGA.Native_7\,
      I5 => \Using_FPGA.Native_2\,
      O => p_1_in90_in
    );
ex_load_alu_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^ex_instr_reg[3]\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => EX_ALU_Op165_out,
      O => ex_load_alu_carry_reg
    );
ex_sel_alu_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F1F"
    )
        port map (
      I0 => \^ex_instr_reg[3]\,
      I1 => \Using_FPGA.Native_3\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_5\,
      O => ex_sel_alu_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_147 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    I09_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_2 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_147 : entity is "MB_FDR";
end MB_FDR_147;

architecture STRUCTURE of MB_FDR_147 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_2,
      Q => \^using_fpga.native_0\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^using_fpga.native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I09_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_149 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    I05_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_149 : entity is "MB_FDR";
end MB_FDR_149;

architecture STRUCTURE of MB_FDR_149 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_1,
      Q => \^using_fpga.native_0\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^using_fpga.native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I05_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_151 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \EX_Op2_reg[0]\ : out STD_LOGIC;
    \EX_Op2_reg[0]_0\ : out STD_LOGIC;
    \EX_Op2_reg[0]_1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_0 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \wb_gpr_write_addr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ex_gpr_write_addr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_151 : entity is "MB_FDR";
end MB_FDR_151;

architecture STRUCTURE of MB_FDR_151 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\EX_Op2[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => \^using_fpga.native_0\,
      I2 => \Using_FPGA.Native_3\,
      I3 => Q(2),
      I4 => \Using_FPGA.Native_4\,
      I5 => Q(1),
      O => \EX_Op2_reg[0]\
    );
\EX_Op2[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ex_gpr_write_addr_reg[2]\(0),
      I1 => \^using_fpga.native_0\,
      I2 => \Using_FPGA.Native_3\,
      I3 => \ex_gpr_write_addr_reg[2]\(2),
      I4 => \Using_FPGA.Native_4\,
      I5 => \ex_gpr_write_addr_reg[2]\(1),
      O => \EX_Op2_reg[0]_1\
    );
\EX_Op2[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wb_gpr_write_addr_reg[2]\(0),
      I1 => \^using_fpga.native_0\,
      I2 => \Using_FPGA.Native_3\,
      I3 => \wb_gpr_write_addr_reg[2]\(2),
      I4 => \Using_FPGA.Native_4\,
      I5 => \wb_gpr_write_addr_reg[2]\(1),
      O => \EX_Op2_reg[0]_0\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_0,
      Q => \^using_fpga.native_0\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^using_fpga.native_0\,
      I2 => \Using_FPGA.Native_2\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => \Using_FPGA.Native_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_153 is
  port (
    \ex_instr_reg[4]\ : out STD_LOGIC;
    ex_is_multi_instr2_reg : out STD_LOGIC;
    I1 : out STD_LOGIC;
    \EX_Op1_reg[27]\ : out STD_LOGIC;
    \EX_Op1_reg[28]\ : out STD_LOGIC;
    \EX_Op1_reg[29]\ : out STD_LOGIC;
    \EX_Op1_reg[30]\ : out STD_LOGIC;
    \EX_Op1_reg[31]\ : out STD_LOGIC;
    \EX_Op1_reg[26]\ : out STD_LOGIC;
    \EX_Op1_reg[25]\ : out STD_LOGIC;
    \EX_Op1_reg[24]\ : out STD_LOGIC;
    \EX_Op1_reg[23]\ : out STD_LOGIC;
    \EX_Op1_reg[22]\ : out STD_LOGIC;
    \EX_Op1_reg[21]\ : out STD_LOGIC;
    \EX_Op1_reg[20]\ : out STD_LOGIC;
    \EX_Op1_reg[19]\ : out STD_LOGIC;
    \EX_Op1_reg[18]\ : out STD_LOGIC;
    \EX_Op1_reg[17]\ : out STD_LOGIC;
    \EX_Op1_reg[16]\ : out STD_LOGIC;
    \EX_Op1_reg[15]\ : out STD_LOGIC;
    \EX_Op1_reg[14]\ : out STD_LOGIC;
    \EX_Op1_reg[13]\ : out STD_LOGIC;
    \EX_Op1_reg[12]\ : out STD_LOGIC;
    \EX_Op1_reg[11]\ : out STD_LOGIC;
    \EX_Op1_reg[10]\ : out STD_LOGIC;
    \EX_Op1_reg[9]\ : out STD_LOGIC;
    \EX_Op1_reg[8]\ : out STD_LOGIC;
    \EX_Op1_reg[7]\ : out STD_LOGIC;
    \EX_Op1_reg[6]\ : out STD_LOGIC;
    \EX_Op1_reg[5]\ : out STD_LOGIC;
    \EX_Op1_reg[4]\ : out STD_LOGIC;
    \EX_Op1_reg[3]\ : out STD_LOGIC;
    \EX_Op1_reg[2]\ : out STD_LOGIC;
    \EX_Op1_reg[1]\ : out STD_LOGIC;
    force_Val2_N_reg : out STD_LOGIC;
    of_pipe_ctrl : out STD_LOGIC_VECTOR ( 1 downto 0 );
    of_use_op2_s : out STD_LOGIC;
    of_op2_sel_imm : out STD_LOGIC;
    \imm_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    I0153_out : out STD_LOGIC;
    ex_set_bip_reg : out STD_LOGIC;
    of_sel_fsl_i : out STD_LOGIC;
    p_1_in15_in : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_38 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_7\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ex_MSR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    ex_is_multi_or_load_instr : in STD_LOGIC;
    of_read_ex_write_op2_conflict_part2 : in STD_LOGIC;
    of_read_ex_write_op2_conflict_part1 : in STD_LOGIC;
    mem_is_multi_or_load_instr : in STD_LOGIC;
    of_read_mem_write_op2_conflict_part2 : in STD_LOGIC;
    of_read_mem_write_op2_conflict_part1 : in STD_LOGIC;
    of_valid : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_153 : entity is "MB_FDR";
end MB_FDR_153;

architecture STRUCTURE of MB_FDR_153 is
  signal OF_Op1_Sel_SPR_PC0 : STD_LOGIC;
  signal \^ex_instr_reg[4]\ : STD_LOGIC;
  signal \^ex_is_multi_instr2_reg\ : STD_LOGIC;
  signal \^of_use_op2_s\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[4]\ <= \^ex_instr_reg[4]\;
  ex_is_multi_instr2_reg <= \^ex_is_multi_instr2_reg\;
  of_use_op2_s <= \^of_use_op2_s\;
\EX_Op2[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => \^ex_instr_reg[4]\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => \Using_FPGA.Native_9\,
      I4 => \Using_FPGA.Native_8\,
      I5 => \Using_FPGA.Native_4\,
      O => of_op2_sel_imm
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_38,
      Q => \^ex_instr_reg[4]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__122\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[4]\,
      I2 => \Using_FPGA.Native_10\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I0153_out
    );
\Using_FPGA.Native_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ex_is_multi_or_load_instr,
      I1 => \^of_use_op2_s\,
      I2 => of_read_ex_write_op2_conflict_part2,
      I3 => of_read_ex_write_op2_conflict_part1,
      O => of_pipe_ctrl(1)
    );
\Using_FPGA.Native_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^of_use_op2_s\,
      I1 => mem_is_multi_or_load_instr,
      I2 => of_read_mem_write_op2_conflict_part2,
      I3 => of_read_mem_write_op2_conflict_part1,
      O => of_pipe_ctrl(0)
    );
\Using_FPGA.Native_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ex_instr_reg[4]\,
      I1 => \Using_FPGA.Native_1\,
      O => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_i_2__115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32333333"
    )
        port map (
      I0 => \^ex_instr_reg[4]\,
      I1 => \Using_FPGA.Native_4\,
      I2 => \Using_FPGA.Native_2\,
      I3 => \Using_FPGA.Native_9\,
      I4 => \Using_FPGA.Native_8\,
      O => \^of_use_op2_s\
    );
\Using_FPGA.Native_i_2__118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(4),
      I4 => ex_MSR(3),
      O => \EX_Op1_reg[27]\
    );
\Using_FPGA.Native_i_2__119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(3),
      I4 => ex_MSR(2),
      O => \EX_Op1_reg[28]\
    );
\Using_FPGA.Native_i_2__120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(2),
      I4 => ex_MSR(1),
      O => \EX_Op1_reg[29]\
    );
\Using_FPGA.Native_i_2__121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(1),
      I4 => ex_MSR(0),
      O => \EX_Op1_reg[30]\
    );
\Using_FPGA.Native_i_2__122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(0),
      O => \EX_Op1_reg[31]\
    );
\Using_FPGA.Native_i_2__123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(5),
      O => \EX_Op1_reg[26]\
    );
\Using_FPGA.Native_i_2__124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(6),
      O => \EX_Op1_reg[25]\
    );
\Using_FPGA.Native_i_2__125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(7),
      O => \EX_Op1_reg[24]\
    );
\Using_FPGA.Native_i_2__126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(8),
      O => \EX_Op1_reg[23]\
    );
\Using_FPGA.Native_i_2__127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(9),
      O => \EX_Op1_reg[22]\
    );
\Using_FPGA.Native_i_2__128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(10),
      O => \EX_Op1_reg[21]\
    );
\Using_FPGA.Native_i_2__129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(11),
      O => \EX_Op1_reg[20]\
    );
\Using_FPGA.Native_i_2__130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(12),
      O => \EX_Op1_reg[19]\
    );
\Using_FPGA.Native_i_2__131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(13),
      O => \EX_Op1_reg[18]\
    );
\Using_FPGA.Native_i_2__132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(14),
      O => \EX_Op1_reg[17]\
    );
\Using_FPGA.Native_i_2__133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(15),
      O => \EX_Op1_reg[16]\
    );
\Using_FPGA.Native_i_2__134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(16),
      O => \EX_Op1_reg[15]\
    );
\Using_FPGA.Native_i_2__135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(17),
      O => \EX_Op1_reg[14]\
    );
\Using_FPGA.Native_i_2__136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(18),
      O => \EX_Op1_reg[13]\
    );
\Using_FPGA.Native_i_2__137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(19),
      O => \EX_Op1_reg[12]\
    );
\Using_FPGA.Native_i_2__138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(20),
      O => \EX_Op1_reg[11]\
    );
\Using_FPGA.Native_i_2__139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(21),
      O => \EX_Op1_reg[10]\
    );
\Using_FPGA.Native_i_2__140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(22),
      O => \EX_Op1_reg[9]\
    );
\Using_FPGA.Native_i_2__141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(23),
      O => \EX_Op1_reg[8]\
    );
\Using_FPGA.Native_i_2__142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(24),
      O => \EX_Op1_reg[7]\
    );
\Using_FPGA.Native_i_2__143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(25),
      O => \EX_Op1_reg[6]\
    );
\Using_FPGA.Native_i_2__144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(26),
      O => \EX_Op1_reg[5]\
    );
\Using_FPGA.Native_i_2__145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(27),
      O => \EX_Op1_reg[4]\
    );
\Using_FPGA.Native_i_2__146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(28),
      O => \EX_Op1_reg[3]\
    );
\Using_FPGA.Native_i_2__147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(29),
      O => \EX_Op1_reg[2]\
    );
\Using_FPGA.Native_i_2__148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(30),
      O => \EX_Op1_reg[1]\
    );
\Using_FPGA.Native_i_3__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45BA00"
    )
        port map (
      I0 => OF_Op1_Sel_SPR_PC0,
      I1 => \Using_FPGA.Native_6\(0),
      I2 => \^ex_is_multi_instr2_reg\,
      I3 => \Using_FPGA.Native_7\(31),
      I4 => ex_MSR(1),
      O => I1
    );
\Using_FPGA.Native_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^ex_instr_reg[4]\,
      I1 => \Using_FPGA.Native_8\,
      I2 => \Using_FPGA.Native_9\,
      I3 => \Using_FPGA.Native_2\,
      O => OF_Op1_Sel_SPR_PC0
    );
\Using_FSL.ex_fsl_get_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => \^ex_instr_reg[4]\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_8\,
      I3 => \Using_FPGA.Native_9\,
      I4 => \Using_FPGA.Native_4\,
      I5 => \Using_FPGA.Native_1\,
      O => of_sel_fsl_i
    );
ex_is_multi_instr2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^ex_instr_reg[4]\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => \Using_FPGA.Native_3\,
      I4 => \Using_FPGA.Native_4\,
      I5 => \Using_FPGA.Native_5\,
      O => \^ex_is_multi_instr2_reg\
    );
ex_mbar_decode_cmb_inferred_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^ex_instr_reg[4]\,
      I1 => \Using_FPGA.Native_4\,
      I2 => \Using_FPGA.Native_8\,
      I3 => \Using_FPGA.Native_9\,
      I4 => \Using_FPGA.Native_2\,
      I5 => \Using_FPGA.Native_1\,
      O => p_1_in15_in
    );
ex_set_bip_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \^ex_instr_reg[4]\,
      I1 => \Using_FPGA.Native_8\,
      I2 => \Using_FPGA.Native_11\(1),
      I3 => \Using_FPGA.Native_11\(0),
      I4 => \Using_FPGA.Native_11\(2),
      I5 => \Using_FPGA.Native_9\,
      O => ex_set_bip_reg
    );
force_Val2_N_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF5FFFFFFFFFFFF"
    )
        port map (
      I0 => \^ex_instr_reg[4]\,
      I1 => \Using_FPGA.Native_4\,
      I2 => \Using_FPGA.Native_2\,
      I3 => \Using_FPGA.Native_1\,
      I4 => \Using_FPGA.Native_8\,
      I5 => \Using_FPGA.Native_9\,
      O => force_Val2_N_reg
    );
\imm_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \^ex_instr_reg[4]\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_3\,
      I3 => \Using_FPGA.Native_4\,
      I4 => \Using_FPGA.Native_1\,
      I5 => of_valid,
      O => \imm_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_155 is
  port (
    \ex_instr_reg[5]\ : out STD_LOGIC;
    ex_gpr_write_reg : out STD_LOGIC;
    ex_is_div_instr_I_reg : out STD_LOGIC;
    ex_load_shift_carry_reg : out STD_LOGIC;
    D119_out : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    I0149_out : out STD_LOGIC;
    ex_set_bip : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    of_fsl_control : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_37 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ex_gpr_write_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_gpr_write29_out : in STD_LOGIC;
    EX_Is_Div_Instr : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_155 : entity is "MB_FDR";
end MB_FDR_155;

architecture STRUCTURE of MB_FDR_155 is
  signal ex_gpr_write : STD_LOGIC;
  signal ex_gpr_write_i_4_n_0 : STD_LOGIC;
  signal \^ex_instr_reg[5]\ : STD_LOGIC;
  signal ex_is_div_instr_I0 : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_1_in19_in : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__79\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \Using_FSL.ex_fsl_control_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of ex_gpr_write_i_5 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of ex_is_div_instr_I_i_2 : label is "soft_lutpair120";
begin
  \ex_instr_reg[5]\ <= \^ex_instr_reg[5]\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_37,
      Q => \^ex_instr_reg[5]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[5]\,
      I2 => \Using_FPGA.Native_8\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I0149_out
    );
\Using_FPGA.Native_i_1__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \^ex_instr_reg[5]\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_3\,
      I3 => \Using_FPGA.Native_4\,
      I4 => \Using_FPGA.Native_5\,
      I5 => \Using_FPGA.Native_1\(4),
      O => D119_out
    );
\Using_FPGA.Native_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ex_instr_reg[5]\,
      I1 => \Using_FPGA.Native_5\,
      O => \Using_FPGA.Native_0\
    );
\Using_FSL.ex_fsl_control_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^ex_instr_reg[5]\,
      I1 => \Using_FPGA.Native_1\(5),
      I2 => \Using_FPGA.Native_7\,
      I3 => \Using_FPGA.Native_10\,
      O => of_fsl_control
    );
ex_gpr_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => ex_gpr_write_reg_0,
      I1 => E(0),
      I2 => ex_gpr_write,
      I3 => ex_gpr_write29_out,
      I4 => \out\(0),
      O => ex_gpr_write_reg
    );
ex_gpr_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E2E2E2"
    )
        port map (
      I0 => ex_gpr_write_i_4_n_0,
      I1 => p_17_in,
      I2 => \Using_FPGA.Native_1\(7),
      I3 => \Using_FPGA.Native_1\(0),
      I4 => \Using_FPGA.Native_1\(1),
      I5 => p_1_in19_in,
      O => ex_gpr_write
    );
ex_gpr_write_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA5FF01FFA5FF03"
    )
        port map (
      I0 => \^ex_instr_reg[5]\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_3\,
      I3 => \Using_FPGA.Native_4\,
      I4 => \Using_FPGA.Native_5\,
      I5 => \Using_FPGA.Native_1\(6),
      O => ex_gpr_write_i_4_n_0
    );
ex_gpr_write_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^ex_instr_reg[5]\,
      I1 => \Using_FPGA.Native_3\,
      I2 => \Using_FPGA.Native_6\,
      I3 => \Using_FPGA.Native_7\,
      I4 => \Using_FPGA.Native_5\,
      O => p_17_in
    );
ex_is_div_instr_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CC0A"
    )
        port map (
      I0 => EX_Is_Div_Instr,
      I1 => ex_is_div_instr_I0,
      I2 => ex_branch_with_delayslot_reg,
      I3 => E(0),
      I4 => \out\(0),
      O => ex_is_div_instr_I_reg
    );
ex_is_div_instr_I_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^ex_instr_reg[5]\,
      I1 => \Using_FPGA.Native_6\,
      I2 => \Using_FPGA.Native_5\,
      I3 => \Using_FPGA.Native_3\,
      I4 => \Using_FPGA.Native_7\,
      O => ex_is_div_instr_I0
    );
ex_load_shift_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => p_1_in19_in,
      I1 => \Using_FPGA.Native_1\(3),
      I2 => \Using_FPGA.Native_1\(2),
      O => ex_load_shift_carry_reg
    );
ex_load_shift_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^ex_instr_reg[5]\,
      I1 => \Using_FPGA.Native_7\,
      I2 => \Using_FPGA.Native_6\,
      I3 => \Using_FPGA.Native_3\,
      I4 => \Using_FPGA.Native_2\,
      I5 => \Using_FPGA.Native_5\,
      O => p_1_in19_in
    );
ex_set_bip_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ex_instr_reg[5]\,
      I1 => \Using_FPGA.Native_3\,
      I2 => \Using_FPGA.Native_9\,
      O => ex_set_bip
    );
of_read_imm_reg_ii_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \^ex_instr_reg[5]\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \Using_FPGA.Native_7\,
      I3 => \Using_FPGA.Native_6\,
      I4 => \Using_FPGA.Native_3\,
      I5 => \Using_FPGA.Native_5\,
      O => p_9_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_157 is
  port (
    \ex_gpr_write_addr_reg[0]\ : out STD_LOGIC;
    \EX_Op3_reg[0]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \EX_Op3_reg[31]\ : out STD_LOGIC;
    \EX_Op3_reg[31]_0\ : out STD_LOGIC;
    ex_mbar_is_sleep_reg : out STD_LOGIC;
    I0145_out : out STD_LOGIC;
    ex_branch_with_delayslot_reg : out STD_LOGIC;
    \EX_Op3_reg[31]_1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_36 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ex_sel_alu_i_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    GPR_Op3 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    EX_Fwd : in STD_LOGIC_VECTOR ( 26 downto 0 );
    WB_Byte_Access_reg : in STD_LOGIC;
    WB_Byte_Access_reg_0 : in STD_LOGIC;
    WB_Byte_Access_reg_1 : in STD_LOGIC;
    WB_Byte_Access_reg_2 : in STD_LOGIC;
    WB_Byte_Access_reg_3 : in STD_LOGIC;
    WB_Byte_Access_reg_4 : in STD_LOGIC;
    WB_Byte_Access_reg_5 : in STD_LOGIC;
    WB_Byte_Access_reg_6 : in STD_LOGIC;
    WB_Doublet_Access_reg : in STD_LOGIC;
    WB_Doublet_Access_reg_0 : in STD_LOGIC;
    WB_Doublet_Access_reg_1 : in STD_LOGIC;
    WB_Doublet_Access_reg_2 : in STD_LOGIC;
    WB_Doublet_Access_reg_3 : in STD_LOGIC;
    WB_Doublet_Access_reg_4 : in STD_LOGIC;
    WB_Doublet_Access_reg_5 : in STD_LOGIC;
    WB_Doublet_Access_reg_6 : in STD_LOGIC;
    WB_Doublet_Access_reg_7 : in STD_LOGIC;
    WB_Doublet_Access_reg_8 : in STD_LOGIC;
    WB_Doublet_Access_reg_9 : in STD_LOGIC;
    WB_Doublet_Access_reg_10 : in STD_LOGIC;
    WB_Doublet_Access_reg_11 : in STD_LOGIC;
    WB_Doublet_Access_reg_12 : in STD_LOGIC;
    WB_Doublet_Access_reg_13 : in STD_LOGIC;
    WB_Doublet_Access_reg_14 : in STD_LOGIC;
    MEM_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_read_wb_write_op3_conflict : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \ex_gpr_write_addr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ex_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_mbar_is_sleep : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_157 : entity is "MB_FDR";
end MB_FDR_157;

architecture STRUCTURE of MB_FDR_157 is
  signal \^ex_op3_reg[31]\ : STD_LOGIC;
  signal \^ex_op3_reg[31]_0\ : STD_LOGIC;
  signal \^ex_gpr_write_addr_reg[0]\ : STD_LOGIC;
  signal of_read_ex_write_op3_conflict : STD_LOGIC;
  signal of_read_mem_write_op3_conflict : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EX_Op3[0]_i_12\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \EX_Op3[0]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \EX_Op3[0]_i_3\ : label is "soft_lutpair122";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of ex_mbar_is_sleep_cmb_inferred_i_1 : label is "soft_lutpair123";
begin
  \EX_Op3_reg[31]\ <= \^ex_op3_reg[31]\;
  \EX_Op3_reg[31]_0\ <= \^ex_op3_reg[31]_0\;
  \ex_gpr_write_addr_reg[0]\ <= \^ex_gpr_write_addr_reg[0]\;
\EX_Op3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_14,
      I1 => EX_Fwd(26),
      I2 => MEM_Fwd(0),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(27),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(27)
    );
\EX_Op3[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^ex_gpr_write_addr_reg[0]\,
      I1 => \wb_gpr_write_addr_reg[0]\(0),
      O => \EX_Op3_reg[31]_1\
    );
\EX_Op3[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => of_read_ex_write_op3_conflict,
      I1 => of_read_mem_write_op3_conflict,
      I2 => of_read_wb_write_op3_conflict,
      O => \^ex_op3_reg[31]\
    );
\EX_Op3[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => of_read_ex_write_op3_conflict,
      I1 => of_read_mem_write_op3_conflict,
      I2 => of_read_wb_write_op3_conflict,
      O => \^ex_op3_reg[31]_0\
    );
\EX_Op3[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000009000000000"
    )
        port map (
      I0 => \ex_gpr_write_addr_reg[0]_0\(1),
      I1 => \^ex_gpr_write_addr_reg[0]\,
      I2 => \ex_gpr_write_addr_reg[4]\,
      I3 => \Using_FPGA.Native_1\,
      I4 => \ex_gpr_write_addr_reg[0]_0\(0),
      I5 => \Using_FPGA.Native_3\,
      O => of_read_ex_write_op3_conflict
    );
\EX_Op3[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000009000000000"
    )
        port map (
      I0 => Q(1),
      I1 => \^ex_gpr_write_addr_reg[0]\,
      I2 => \mem_gpr_write_addr_reg[4]\,
      I3 => \Using_FPGA.Native_1\,
      I4 => Q(0),
      I5 => \Using_FPGA.Native_2\,
      O => of_read_mem_write_op3_conflict
    );
\EX_Op3[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_4,
      I1 => EX_Fwd(16),
      I2 => \Using_FPGA.Native_0\(17),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(17),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(17)
    );
\EX_Op3[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_3,
      I1 => EX_Fwd(15),
      I2 => \Using_FPGA.Native_0\(16),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(16),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(16)
    );
\EX_Op3[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_2,
      I1 => EX_Fwd(14),
      I2 => \Using_FPGA.Native_0\(15),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(15),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(15)
    );
\EX_Op3[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_1,
      I1 => EX_Fwd(13),
      I2 => \Using_FPGA.Native_0\(14),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(14),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(14)
    );
\EX_Op3[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_0,
      I1 => EX_Fwd(12),
      I2 => \Using_FPGA.Native_0\(13),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(13),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(13)
    );
\EX_Op3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg,
      I1 => EX_Fwd(11),
      I2 => \Using_FPGA.Native_0\(12),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(12),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(12)
    );
\EX_Op3[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg_6,
      I1 => EX_Fwd(10),
      I2 => \Using_FPGA.Native_0\(11),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(11),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(11)
    );
\EX_Op3[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg_5,
      I1 => EX_Fwd(9),
      I2 => \Using_FPGA.Native_0\(10),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(10),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(10)
    );
\EX_Op3[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg_4,
      I1 => EX_Fwd(8),
      I2 => \Using_FPGA.Native_0\(9),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(9),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(9)
    );
\EX_Op3[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg_3,
      I1 => EX_Fwd(7),
      I2 => \Using_FPGA.Native_0\(8),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(8),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(8)
    );
\EX_Op3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_13,
      I1 => EX_Fwd(25),
      I2 => \Using_FPGA.Native_0\(26),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(26),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(26)
    );
\EX_Op3[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg_2,
      I1 => EX_Fwd(6),
      I2 => \Using_FPGA.Native_0\(7),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(7),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(7)
    );
\EX_Op3[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg_1,
      I1 => EX_Fwd(5),
      I2 => \Using_FPGA.Native_0\(6),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(6),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(6)
    );
\EX_Op3[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg_0,
      I1 => EX_Fwd(4),
      I2 => \Using_FPGA.Native_0\(5),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(5),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(5)
    );
\EX_Op3[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Byte_Access_reg,
      I1 => EX_Fwd(3),
      I2 => \Using_FPGA.Native_0\(4),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(4),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(4)
    );
\EX_Op3[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \wb_read_lsb_sel_reg[1]\(3),
      I1 => EX_Fwd(2),
      I2 => \Using_FPGA.Native_0\(3),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(3),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(3)
    );
\EX_Op3[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \wb_read_lsb_sel_reg[1]\(2),
      I1 => EX_Fwd(1),
      I2 => \Using_FPGA.Native_0\(2),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(2),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(2)
    );
\EX_Op3[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \wb_read_lsb_sel_reg[1]\(1),
      I1 => EX_Fwd(0),
      I2 => \Using_FPGA.Native_0\(1),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(1),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(1)
    );
\EX_Op3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_12,
      I1 => EX_Fwd(24),
      I2 => \Using_FPGA.Native_0\(25),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(25),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(25)
    );
\EX_Op3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \wb_read_lsb_sel_reg[1]\(0),
      I1 => ex_sel_alu_i_reg,
      I2 => \Using_FPGA.Native_0\(0),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(0),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(0)
    );
\EX_Op3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_11,
      I1 => EX_Fwd(23),
      I2 => \Using_FPGA.Native_0\(24),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(24),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(24)
    );
\EX_Op3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_10,
      I1 => EX_Fwd(22),
      I2 => \Using_FPGA.Native_0\(23),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(23),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(23)
    );
\EX_Op3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_9,
      I1 => EX_Fwd(21),
      I2 => \Using_FPGA.Native_0\(22),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(22),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(22)
    );
\EX_Op3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_8,
      I1 => EX_Fwd(20),
      I2 => \Using_FPGA.Native_0\(21),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(21),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(21)
    );
\EX_Op3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_7,
      I1 => EX_Fwd(19),
      I2 => \Using_FPGA.Native_0\(20),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(20),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(20)
    );
\EX_Op3[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_6,
      I1 => EX_Fwd(18),
      I2 => \Using_FPGA.Native_0\(19),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(19),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(19)
    );
\EX_Op3[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => WB_Doublet_Access_reg_5,
      I1 => EX_Fwd(17),
      I2 => \Using_FPGA.Native_0\(18),
      I3 => \^ex_op3_reg[31]\,
      I4 => GPR_Op3(18),
      I5 => \^ex_op3_reg[31]_0\,
      O => \EX_Op3_reg[0]\(18)
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_36,
      Q => \^ex_gpr_write_addr_reg[0]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_gpr_write_addr_reg[0]\,
      I2 => \Using_FPGA.Native_4\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I0145_out
    );
ex_branch_with_delayslot_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^ex_gpr_write_addr_reg[0]\,
      I1 => \Using_FPGA.Native_5\,
      I2 => \Using_FPGA.Native_6\,
      I3 => \Using_FPGA.Native_7\,
      I4 => \Using_FPGA.Native_8\(0),
      O => ex_branch_with_delayslot_reg
    );
ex_mbar_is_sleep_cmb_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ex_gpr_write_addr_reg[0]\,
      I1 => E(0),
      I2 => ex_mbar_is_sleep,
      O => ex_mbar_is_sleep_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_159 is
  port (
    \ex_gpr_write_addr_reg[1]\ : out STD_LOGIC;
    I0141_out : out STD_LOGIC;
    of_read_wb_write_op3_conflict : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_35 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    \wb_gpr_write_addr_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wb_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    of_predecode : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_159 : entity is "MB_FDR";
end MB_FDR_159;

architecture STRUCTURE of MB_FDR_159 is
  signal \^ex_gpr_write_addr_reg[1]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_gpr_write_addr_reg[1]\ <= \^ex_gpr_write_addr_reg[1]\;
\EX_Op3[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000000000"
    )
        port map (
      I0 => wb_reset_reg,
      I1 => \wb_gpr_write_addr_reg[1]\(0),
      I2 => \^ex_gpr_write_addr_reg[1]\,
      I3 => \wb_gpr_write_addr_reg[4]\,
      I4 => \Using_FPGA.Native_1\,
      I5 => of_predecode(0),
      O => of_read_wb_write_op3_conflict
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_35,
      Q => \^ex_gpr_write_addr_reg[1]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_gpr_write_addr_reg[1]\,
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I0141_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_161 is
  port (
    \ex_gpr_write_addr_reg[2]\ : out STD_LOGIC;
    ex_gpr_write29_out : out STD_LOGIC;
    I0137_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_34 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_161 : entity is "MB_FDR";
end MB_FDR_161;

architecture STRUCTURE of MB_FDR_161 is
  signal \^ex_gpr_write_addr_reg[2]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_gpr_write_addr_reg[2]\ <= \^ex_gpr_write_addr_reg[2]\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_34,
      Q => \^ex_gpr_write_addr_reg[2]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_gpr_write_addr_reg[2]\,
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I0137_out
    );
ex_gpr_write_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => E(0),
      I1 => \^ex_gpr_write_addr_reg[2]\,
      I2 => D(3),
      I3 => D(0),
      I4 => D(1),
      I5 => D(2),
      O => ex_gpr_write29_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_163 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I0133_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_33 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_163 : entity is "MB_FDR";
end MB_FDR_163;

architecture STRUCTURE of MB_FDR_163 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_33,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^d\(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I0133_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_165 is
  port (
    of_valid : out STD_LOGIC;
    mem_jump_taken_reg : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_Valid_II : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ex_branch_with_delayslot : in STD_LOGIC;
    ex_jump_q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_165 : entity is "MB_FDR";
end MB_FDR_165;

architecture STRUCTURE of MB_FDR_165 is
  signal \^of_valid\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  of_valid <= \^of_valid\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_Valid_II,
      Q => \^of_valid\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__178\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => ex_branch_with_delayslot,
      I1 => \^of_valid\,
      I2 => ex_jump_q,
      O => mem_jump_taken_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_195 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I0125_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_31 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_195 : entity is "MB_FDR";
end MB_FDR_195;

architecture STRUCTURE of MB_FDR_195 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_31,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I0125_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_197 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I085_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_21 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_197 : entity is "MB_FDR";
end MB_FDR_197;

architecture STRUCTURE of MB_FDR_197 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_21,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I085_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_199 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I081_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_20 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_199 : entity is "MB_FDR";
end MB_FDR_199;

architecture STRUCTURE of MB_FDR_199 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_20,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I081_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_201 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I077_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_19 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_201 : entity is "MB_FDR";
end MB_FDR_201;

architecture STRUCTURE of MB_FDR_201 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_19,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I077_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_203 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I073_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_18 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_203 : entity is "MB_FDR";
end MB_FDR_203;

architecture STRUCTURE of MB_FDR_203 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_18,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I073_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_205 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I069_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_17 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_205 : entity is "MB_FDR";
end MB_FDR_205;

architecture STRUCTURE of MB_FDR_205 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_17,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I069_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_207 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I065_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_16 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_207 : entity is "MB_FDR";
end MB_FDR_207;

architecture STRUCTURE of MB_FDR_207 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_16,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I065_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_209 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I061_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_15 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_209 : entity is "MB_FDR";
end MB_FDR_209;

architecture STRUCTURE of MB_FDR_209 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_15,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I061_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_211 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I057_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_14 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_211 : entity is "MB_FDR";
end MB_FDR_211;

architecture STRUCTURE of MB_FDR_211 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_14,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I057_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_213 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I053_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_13 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_213 : entity is "MB_FDR";
end MB_FDR_213;

architecture STRUCTURE of MB_FDR_213 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_13,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I053_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_215 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I049_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_12 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_215 : entity is "MB_FDR";
end MB_FDR_215;

architecture STRUCTURE of MB_FDR_215 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_12,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I049_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_217 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I0121_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_30 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_217 : entity is "MB_FDR";
end MB_FDR_217;

architecture STRUCTURE of MB_FDR_217 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_30,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I0121_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_219 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I045_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_11 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_219 : entity is "MB_FDR";
end MB_FDR_219;

architecture STRUCTURE of MB_FDR_219 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_11,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I045_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_221 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I041_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_10 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_221 : entity is "MB_FDR";
end MB_FDR_221;

architecture STRUCTURE of MB_FDR_221 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_10,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I041_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_223 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I037_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_9 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_223 : entity is "MB_FDR";
end MB_FDR_223;

architecture STRUCTURE of MB_FDR_223 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_9,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I037_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_225 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I033_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_8 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_225 : entity is "MB_FDR";
end MB_FDR_225;

architecture STRUCTURE of MB_FDR_225 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_8,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I033_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_227 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I029_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_7 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_227 : entity is "MB_FDR";
end MB_FDR_227;

architecture STRUCTURE of MB_FDR_227 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_7,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I029_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_229 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I025_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_6 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_229 : entity is "MB_FDR";
end MB_FDR_229;

architecture STRUCTURE of MB_FDR_229 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_6,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I025_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_231 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I021_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_5 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_231 : entity is "MB_FDR";
end MB_FDR_231;

architecture STRUCTURE of MB_FDR_231 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_5,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I021_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_233 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I017_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_233 : entity is "MB_FDR";
end MB_FDR_233;

architecture STRUCTURE of MB_FDR_233 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_4,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I017_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_235 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I013_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_3 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_235 : entity is "MB_FDR";
end MB_FDR_235;

architecture STRUCTURE of MB_FDR_235 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_3,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I013_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_237 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I09_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_2 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_237 : entity is "MB_FDR";
end MB_FDR_237;

architecture STRUCTURE of MB_FDR_237 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_2,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I09_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_239 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I0117_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_29 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_239 : entity is "MB_FDR";
end MB_FDR_239;

architecture STRUCTURE of MB_FDR_239 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_29,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I0117_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_241 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I05_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_241 : entity is "MB_FDR";
end MB_FDR_241;

architecture STRUCTURE of MB_FDR_241 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_1,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I05_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_243 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I0 : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_0 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_243 : entity is "MB_FDR";
end MB_FDR_243;

architecture STRUCTURE of MB_FDR_243 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_0,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_245 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I0113_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_28 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_245 : entity is "MB_FDR";
end MB_FDR_245;

architecture STRUCTURE of MB_FDR_245 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_28,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I0113_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_247 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I0109_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_27 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_247 : entity is "MB_FDR";
end MB_FDR_247;

architecture STRUCTURE of MB_FDR_247 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_27,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I0109_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_249 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I0105_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_26 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_249 : entity is "MB_FDR";
end MB_FDR_249;

architecture STRUCTURE of MB_FDR_249 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_26,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I0105_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_251 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I0101_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_25 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_251 : entity is "MB_FDR";
end MB_FDR_251;

architecture STRUCTURE of MB_FDR_251 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_25,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I0101_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_253 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I097_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_24 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_253 : entity is "MB_FDR";
end MB_FDR_253;

architecture STRUCTURE of MB_FDR_253 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_24,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I097_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_255 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I093_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_23 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_255 : entity is "MB_FDR";
end MB_FDR_255;

architecture STRUCTURE of MB_FDR_255 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_23,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I093_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_257 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    I089_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pc_ii_22 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_257 : entity is "MB_FDR";
end MB_FDR_257;

architecture STRUCTURE of MB_FDR_257 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_22,
      Q => \^d\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => if_missed_fetch,
      I3 => IReady,
      I4 => \^d\(0),
      O => I089_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_261 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_Fwd : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    MEM_FSL_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_Sel_FSL : in STD_LOGIC;
    Q3_out : in STD_LOGIC;
    mem_sel_msr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_261 : entity is "MB_FDR";
end MB_FDR_261;

architecture STRUCTURE of MB_FDR_261 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_0\,
      Q => \^d\(0),
      R => \out\(0)
    );
\WB_MEM_Result[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(0),
      I1 => MEM_FSL_Result(0),
      I2 => MEM_Sel_FSL,
      I3 => Q3_out,
      I4 => mem_sel_msr,
      O => MEM_Fwd(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_262 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_Fwd : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    MEM_FSL_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_Sel_FSL : in STD_LOGIC;
    Q2_out : in STD_LOGIC;
    mem_sel_msr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_262 : entity is "MB_FDR";
end MB_FDR_262;

architecture STRUCTURE of MB_FDR_262 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_0\,
      Q => \^d\(0),
      R => \out\(0)
    );
\WB_MEM_Result[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(0),
      I1 => MEM_FSL_Result(0),
      I2 => MEM_Sel_FSL,
      I3 => Q2_out,
      I4 => mem_sel_msr,
      O => MEM_Fwd(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_263 is
  port (
    mem_MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_Fwd : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    MEM_FSL_Result : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MEM_Sel_FSL : in STD_LOGIC;
    Q1_out : in STD_LOGIC;
    mem_sel_msr : in STD_LOGIC;
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_263 : entity is "MB_FDR";
end MB_FDR_263;

architecture STRUCTURE of MB_FDR_263 is
  signal \^mem_msr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  mem_MSR(0) <= \^mem_msr\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_0\,
      Q => \^mem_msr\(0),
      R => \out\(0)
    );
\WB_MEM_Result[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^mem_msr\(0),
      I1 => MEM_FSL_Result(1),
      I2 => MEM_Sel_FSL,
      I3 => Q,
      I4 => mem_sel_msr,
      O => MEM_Fwd(1)
    );
\WB_MEM_Result[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^mem_msr\(0),
      I1 => MEM_FSL_Result(0),
      I2 => MEM_Sel_FSL,
      I3 => Q1_out,
      I4 => mem_sel_msr,
      O => MEM_Fwd(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_264 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_Fwd : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    MEM_FSL_Result : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_Sel_FSL : in STD_LOGIC;
    Q0_out : in STD_LOGIC;
    mem_sel_msr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_264 : entity is "MB_FDR";
end MB_FDR_264;

architecture STRUCTURE of MB_FDR_264 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_0\,
      Q => \^d\(0),
      R => \out\(0)
    );
\WB_MEM_Result[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \^d\(0),
      I1 => MEM_FSL_Result(0),
      I2 => MEM_Sel_FSL,
      I3 => Q0_out,
      I4 => mem_sel_msr,
      O => MEM_Fwd(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_265 is
  port (
    ex_MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_move_to_MSR_instr_reg : in STD_LOGIC;
    Clk : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_265 : entity is "MB_FDR";
end MB_FDR_265;

architecture STRUCTURE of MB_FDR_265 is
  signal \^ex_msr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  ex_MSR(0) <= \^ex_msr\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => ex_move_to_MSR_instr_reg,
      Q => \^ex_msr\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ex_msr\(0),
      I1 => mem_valid_reg,
      I2 => D(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_266 is
  port (
    ex_MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_266 : entity is "MB_FDR";
end MB_FDR_266;

architecture STRUCTURE of MB_FDR_266 is
  signal \^ex_msr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  ex_MSR(0) <= \^ex_msr\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_1\,
      Q => \^ex_msr\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ex_msr\(0),
      I1 => mem_valid_reg,
      I2 => D(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_267 is
  port (
    ex_MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_267 : entity is "MB_FDR";
end MB_FDR_267;

architecture STRUCTURE of MB_FDR_267 is
  signal \^ex_msr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  ex_MSR(0) <= \^ex_msr\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_1\,
      Q => \^ex_msr\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ex_msr\(0),
      I1 => mem_valid_reg,
      I2 => D(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_268 is
  port (
    ex_MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op1_reg[30]\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_268 : entity is "MB_FDR";
end MB_FDR_268;

architecture STRUCTURE of MB_FDR_268 is
  signal \^ex_msr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  ex_MSR(0) <= \^ex_msr\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \EX_Op1_reg[30]\,
      Q => \^ex_msr\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ex_msr\(0),
      I1 => mem_valid_reg,
      I2 => D(0),
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_72 is
  port (
    \LOCKSTEP_Out_reg[2]\ : out STD_LOGIC;
    if_missed_fetch_reg : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    if_fetch_for_timing_optimization1 : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel_input_iii_3 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    IReady : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    ex_delayslot_Instr2 : in STD_LOGIC;
    p_0_in42_in : in STD_LOGIC;
    if_fetch_in_progress : in STD_LOGIC;
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    in00 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_72 : entity is "MB_FDR";
end MB_FDR_72;

architecture STRUCTURE of MB_FDR_72 is
  signal \^lockstep_out_reg[2]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \LOCKSTEP_Out_reg[2]\ <= \^lockstep_out_reg[2]\;
  \LOCKSTEP_Out_reg[2]_0\(1 downto 0) <= \^lockstep_out_reg[2]_0\(1 downto 0);
IFetch_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFAAAA"
    )
        port map (
      I0 => if_fetch_in_progress,
      I1 => ex_delayslot_Instr2,
      I2 => \^lockstep_out_reg[2]\,
      I3 => if_sel_input(0),
      I4 => in00,
      O => \^lockstep_out_reg[2]_0\(1)
    );
I_AS_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A008A008A008A8A"
    )
        port map (
      I0 => p_0_in42_in,
      I1 => IReady,
      I2 => if_fetch_in_progress,
      I3 => ex_delayslot_Instr2,
      I4 => \^lockstep_out_reg[2]\,
      I5 => if_sel_input(0),
      O => \^lockstep_out_reg[2]_0\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sel_input_iii_3,
      Q => \^lockstep_out_reg[2]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^lockstep_out_reg[2]\,
      I1 => if_sel_input(0),
      O => if_fetch_for_timing_optimization1
    );
if_missed_fetch_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1310"
    )
        port map (
      I0 => IReady,
      I1 => \^lockstep_out_reg[2]_0\(0),
      I2 => if_missed_fetch,
      I3 => ex_delayslot_Instr2,
      O => if_missed_fetch_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_73 is
  port (
    if_sel_input : out STD_LOGIC_VECTOR ( 0 to 0 );
    if_fetch_in_progress_reg : out STD_LOGIC;
    addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel_input_iii_2 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    ex_delayslot_Instr2 : in STD_LOGIC;
    p_0_in42_in : in STD_LOGIC;
    IReady : in STD_LOGIC;
    if_fetch_in_progress : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_73 : entity is "MB_FDR";
end MB_FDR_73;

architecture STRUCTURE of MB_FDR_73 is
  signal \^if_sel_input\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  if_sel_input(0) <= \^if_sel_input\(0);
\PC_Buffer_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^if_sel_input\(0),
      I1 => \Using_FPGA.Native_0\,
      O => addr(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sel_input_iii_2,
      Q => \^if_sel_input\(0),
      R => \out\(0)
    );
if_fetch_in_progress_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F100FFFFF100F100"
    )
        port map (
      I0 => \^if_sel_input\(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => ex_delayslot_Instr2,
      I3 => p_0_in42_in,
      I4 => IReady,
      I5 => if_fetch_in_progress,
      O => if_fetch_in_progress_reg
    );
\if_pc[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F0F1F0F0F0F0"
    )
        port map (
      I0 => \^if_sel_input\(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => ex_delayslot_Instr2,
      I3 => if_fetch_in_progress,
      I4 => IReady,
      I5 => p_0_in42_in,
      O => \if_pc_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_75 is
  port (
    if_sel_input : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel_input_iii_1 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_75 : entity is "MB_FDR";
end MB_FDR_75;

architecture STRUCTURE of MB_FDR_75 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sel_input_iii_1,
      Q => if_sel_input(0),
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_77 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    I13_out : out STD_LOGIC;
    I17_out : out STD_LOGIC;
    I111_out : out STD_LOGIC;
    I115_out : out STD_LOGIC;
    I119_out : out STD_LOGIC;
    I123_out : out STD_LOGIC;
    I127_out : out STD_LOGIC;
    I131_out : out STD_LOGIC;
    I135_out : out STD_LOGIC;
    I139_out : out STD_LOGIC;
    I143_out : out STD_LOGIC;
    I147_out : out STD_LOGIC;
    I151_out : out STD_LOGIC;
    I155_out : out STD_LOGIC;
    I159_out : out STD_LOGIC;
    I163_out : out STD_LOGIC;
    I167_out : out STD_LOGIC;
    I171_out : out STD_LOGIC;
    I175_out : out STD_LOGIC;
    I179_out : out STD_LOGIC;
    I183_out : out STD_LOGIC;
    I187_out : out STD_LOGIC;
    I191_out : out STD_LOGIC;
    I195_out : out STD_LOGIC;
    I199_out : out STD_LOGIC;
    I1103_out : out STD_LOGIC;
    I1107_out : out STD_LOGIC;
    I1111_out : out STD_LOGIC;
    I1115_out : out STD_LOGIC;
    I1119_out : out STD_LOGIC;
    I1123_out : out STD_LOGIC;
    I1127_out : out STD_LOGIC;
    I1131_out : out STD_LOGIC;
    I1135_out : out STD_LOGIC;
    I1139_out : out STD_LOGIC;
    I1143_out : out STD_LOGIC;
    I1147_out : out STD_LOGIC;
    I1151_out : out STD_LOGIC;
    I1155_out : out STD_LOGIC;
    I1159_out : out STD_LOGIC;
    I1163_out : out STD_LOGIC;
    I1167_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel_input_i_1 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC_VECTOR ( 42 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_77 : entity is "MB_FDR";
end MB_FDR_77;

architecture STRUCTURE of MB_FDR_77 is
  signal \^using_fpga.native_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sel_input_i_1,
      Q => \^using_fpga.native_0\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_2__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(20),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(0),
      I2 => \^using_fpga.native_0\,
      O => \Using_FPGA.Native_1\
    );
\Using_FPGA.Native_i_2__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(19),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(1),
      I2 => \^using_fpga.native_0\,
      O => I13_out
    );
\Using_FPGA.Native_i_2__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(18),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(2),
      I2 => \^using_fpga.native_0\,
      O => I17_out
    );
\Using_FPGA.Native_i_2__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(17),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(3),
      I2 => \^using_fpga.native_0\,
      O => I111_out
    );
\Using_FPGA.Native_i_2__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(16),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(4),
      I2 => \^using_fpga.native_0\,
      O => I115_out
    );
\Using_FPGA.Native_i_2__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(15),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(5),
      I2 => \^using_fpga.native_0\,
      O => I119_out
    );
\Using_FPGA.Native_i_2__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(14),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(6),
      I2 => \^using_fpga.native_0\,
      O => I123_out
    );
\Using_FPGA.Native_i_2__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(13),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(7),
      I2 => \^using_fpga.native_0\,
      O => I127_out
    );
\Using_FPGA.Native_i_2__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(12),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(8),
      I2 => \^using_fpga.native_0\,
      O => I131_out
    );
\Using_FPGA.Native_i_2__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(11),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(9),
      I2 => \^using_fpga.native_0\,
      O => I135_out
    );
\Using_FPGA.Native_i_2__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080FF00"
    )
        port map (
      I0 => Instr(0),
      I1 => Instr(3),
      I2 => Instr(1),
      I3 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(10),
      I4 => \^using_fpga.native_0\,
      O => I139_out
    );
\Using_FPGA.Native_i_2__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(31),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(11),
      I2 => \^using_fpga.native_0\,
      O => I143_out
    );
\Using_FPGA.Native_i_2__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(30),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(12),
      I2 => \^using_fpga.native_0\,
      O => I147_out
    );
\Using_FPGA.Native_i_2__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(29),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(13),
      I2 => \^using_fpga.native_0\,
      O => I151_out
    );
\Using_FPGA.Native_i_2__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(28),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(14),
      I2 => \^using_fpga.native_0\,
      O => I155_out
    );
\Using_FPGA.Native_i_2__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(27),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(15),
      I2 => \^using_fpga.native_0\,
      O => I159_out
    );
\Using_FPGA.Native_i_2__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(26),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(16),
      I2 => \^using_fpga.native_0\,
      O => I163_out
    );
\Using_FPGA.Native_i_2__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(25),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(17),
      I2 => \^using_fpga.native_0\,
      O => I167_out
    );
\Using_FPGA.Native_i_2__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(24),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(18),
      I2 => \^using_fpga.native_0\,
      O => I171_out
    );
\Using_FPGA.Native_i_2__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(23),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(19),
      I2 => \^using_fpga.native_0\,
      O => I175_out
    );
\Using_FPGA.Native_i_2__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(22),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(20),
      I2 => \^using_fpga.native_0\,
      O => I179_out
    );
\Using_FPGA.Native_i_2__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(21),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(21),
      I2 => \^using_fpga.native_0\,
      O => I183_out
    );
\Using_FPGA.Native_i_2__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(20),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(22),
      I2 => \^using_fpga.native_0\,
      O => I187_out
    );
\Using_FPGA.Native_i_2__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(19),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(23),
      I2 => \^using_fpga.native_0\,
      O => I191_out
    );
\Using_FPGA.Native_i_2__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(18),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(24),
      I2 => \^using_fpga.native_0\,
      O => I195_out
    );
\Using_FPGA.Native_i_2__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(17),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(25),
      I2 => \^using_fpga.native_0\,
      O => I199_out
    );
\Using_FPGA.Native_i_2__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(16),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(26),
      I2 => \^using_fpga.native_0\,
      O => I1103_out
    );
\Using_FPGA.Native_i_2__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(15),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(27),
      I2 => \^using_fpga.native_0\,
      O => I1107_out
    );
\Using_FPGA.Native_i_2__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(14),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(28),
      I2 => \^using_fpga.native_0\,
      O => I1111_out
    );
\Using_FPGA.Native_i_2__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(13),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(29),
      I2 => \^using_fpga.native_0\,
      O => I1115_out
    );
\Using_FPGA.Native_i_2__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(12),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(30),
      I2 => \^using_fpga.native_0\,
      O => I1119_out
    );
\Using_FPGA.Native_i_2__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(11),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(31),
      I2 => \^using_fpga.native_0\,
      O => I1123_out
    );
\Using_FPGA.Native_i_2__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(10),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(32),
      I2 => \^using_fpga.native_0\,
      O => I1127_out
    );
\Using_FPGA.Native_i_2__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(9),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(33),
      I2 => \^using_fpga.native_0\,
      O => I1131_out
    );
\Using_FPGA.Native_i_2__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(8),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(34),
      I2 => \^using_fpga.native_0\,
      O => I1135_out
    );
\Using_FPGA.Native_i_2__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(7),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(35),
      I2 => \^using_fpga.native_0\,
      O => I1139_out
    );
\Using_FPGA.Native_i_2__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(6),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(36),
      I2 => \^using_fpga.native_0\,
      O => I1143_out
    );
\Using_FPGA.Native_i_2__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(5),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(37),
      I2 => \^using_fpga.native_0\,
      O => I1147_out
    );
\Using_FPGA.Native_i_2__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(4),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(38),
      I2 => \^using_fpga.native_0\,
      O => I1151_out
    );
\Using_FPGA.Native_i_2__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(3),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(39),
      I2 => \^using_fpga.native_0\,
      O => I1155_out
    );
\Using_FPGA.Native_i_2__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(2),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(40),
      I2 => \^using_fpga.native_0\,
      O => I1159_out
    );
\Using_FPGA.Native_i_2__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(1),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(41),
      I2 => \^using_fpga.native_0\,
      O => I1163_out
    );
\Using_FPGA.Native_i_2__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Instr(0),
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(42),
      I2 => \^using_fpga.native_0\,
      O => I1167_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_79 is
  port (
    \ex_instr_reg[0]\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    EX_CMP_Op_reg : out STD_LOGIC;
    EX_Unsigned_Op_reg : out STD_LOGIC;
    EX_Use_Carry_reg : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    ex_is_multi_or_load_instr0 : out STD_LOGIC;
    I0169_out : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_42 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    ex_jump_nodelay : in STD_LOGIC;
    ex_delayslot_Instr2 : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    EX_ALU_Op165_out : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    EX_Is_Div_Instr : in STD_LOGIC;
    ex_load_store_instr_s : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_79 : entity is "MB_FDR";
end MB_FDR_79;

architecture STRUCTURE of MB_FDR_79 is
  signal \^ex_instr_reg[0]\ : STD_LOGIC;
  signal ex_is_multi_or_load_instr5 : STD_LOGIC;
  signal ex_is_multi_or_load_instr_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of EX_Use_Carry_i_1 : label is "soft_lutpair108";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__179\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_2__81\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of ex_is_multi_or_load_instr_i_1 : label is "soft_lutpair107";
begin
  \ex_instr_reg[0]\ <= \^ex_instr_reg[0]\;
EX_CMP_Op_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^ex_instr_reg[0]\,
      I1 => \Using_FPGA.Native_3\,
      I2 => \Using_FPGA.Native_4\,
      I3 => \Using_FPGA.Native_5\,
      I4 => EX_ALU_Op165_out,
      O => EX_CMP_Op_reg
    );
EX_Unsigned_Op_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^ex_instr_reg[0]\,
      I1 => \Using_FPGA.Native_3\,
      I2 => \Using_FPGA.Native_6\,
      I3 => \Using_FPGA.Native_5\,
      I4 => EX_ALU_Op165_out,
      O => EX_Unsigned_Op_reg
    );
EX_Use_Carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^ex_instr_reg[0]\,
      I1 => \Using_FPGA.Native_3\,
      I2 => \Using_FPGA.Native_7\,
      I3 => EX_ALU_Op165_out,
      O => EX_Use_Carry_reg
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_42,
      Q => \^ex_instr_reg[0]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[0]\,
      I2 => \Using_FPGA.Native_10\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I0169_out
    );
\Using_FPGA.Native_i_1__173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^ex_instr_reg[0]\,
      I1 => \Using_FPGA.Native_3\,
      I2 => ex_jump_nodelay,
      I3 => ex_delayslot_Instr2,
      O => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_i_1__179\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ex_instr_reg[0]\,
      I1 => \Using_FPGA.Native_3\,
      I2 => \Using_FPGA.Native_8\,
      O => \Using_FPGA.Native_1\
    );
\Using_FPGA.Native_i_2__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ex_instr_reg[0]\,
      I1 => \Using_FPGA.Native_8\,
      O => \Using_FPGA.Native_2\
    );
ex_is_multi_or_load_instr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAEA"
    )
        port map (
      I0 => \Using_FPGA.Native_9\,
      I1 => \^ex_instr_reg[0]\,
      I2 => \Using_FPGA.Native_3\,
      I3 => \Using_FPGA.Native_8\,
      I4 => ex_is_multi_or_load_instr_i_2_n_0,
      O => ex_is_multi_or_load_instr0
    );
ex_is_multi_or_load_instr_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0EFE0"
    )
        port map (
      I0 => EX_Is_Div_Instr,
      I1 => ex_load_store_instr_s,
      I2 => ex_is_multi_or_load_instr5,
      I3 => \Using_FPGA.Native_3\,
      I4 => \^ex_instr_reg[0]\,
      O => ex_is_multi_or_load_instr_i_2_n_0
    );
ex_is_multi_or_load_instr_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^ex_instr_reg[0]\,
      I1 => \Using_FPGA.Native_3\,
      I2 => \Using_FPGA.Native_8\,
      I3 => \Using_FPGA.Native_5\,
      I4 => \Using_FPGA.Native_11\,
      I5 => \Using_FPGA.Native_7\,
      O => ex_is_multi_or_load_instr5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_81 is
  port (
    \ex_gpr_write_addr_reg[4]\ : out STD_LOGIC;
    I0129_out : out STD_LOGIC;
    \EX_Op3_reg[31]\ : out STD_LOGIC;
    \EX_Op3_reg[31]_0\ : out STD_LOGIC;
    \EX_Op3_reg[31]_1\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_32 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \wb_gpr_write_addr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ex_gpr_write_addr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_81 : entity is "MB_FDR";
end MB_FDR_81;

architecture STRUCTURE of MB_FDR_81 is
  signal \^ex_gpr_write_addr_reg[4]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_gpr_write_addr_reg[4]\ <= \^ex_gpr_write_addr_reg[4]\;
\EX_Op3[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wb_gpr_write_addr_reg[2]\(0),
      I1 => \^ex_gpr_write_addr_reg[4]\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \wb_gpr_write_addr_reg[2]\(2),
      I4 => \Using_FPGA.Native_2\,
      I5 => \wb_gpr_write_addr_reg[2]\(1),
      O => \EX_Op3_reg[31]_0\
    );
\EX_Op3[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ex_gpr_write_addr_reg[2]\(0),
      I1 => \^ex_gpr_write_addr_reg[4]\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \ex_gpr_write_addr_reg[2]\(2),
      I4 => \Using_FPGA.Native_2\,
      I5 => \ex_gpr_write_addr_reg[2]\(1),
      O => \EX_Op3_reg[31]_1\
    );
\EX_Op3[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => \^ex_gpr_write_addr_reg[4]\,
      I2 => \Using_FPGA.Native_1\,
      I3 => Q(2),
      I4 => \Using_FPGA.Native_2\,
      I5 => Q(1),
      O => \EX_Op3_reg[31]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_32,
      Q => \^ex_gpr_write_addr_reg[4]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_gpr_write_addr_reg[4]\,
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I0129_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_83 is
  port (
    \ex_instr_reg[11]\ : out STD_LOGIC;
    I0125_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_31 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_83 : entity is "MB_FDR";
end MB_FDR_83;

architecture STRUCTURE of MB_FDR_83 is
  signal \^ex_instr_reg[11]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[11]\ <= \^ex_instr_reg[11]\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_31,
      Q => \^ex_instr_reg[11]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[11]\,
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I0125_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_85 is
  port (
    \ex_instr_reg[12]\ : out STD_LOGIC;
    \EX_ALU_Op_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_ALU_Op165_out : out STD_LOGIC;
    ex_enable_alu_i_reg : out STD_LOGIC;
    I0121_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_30 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_85 : entity is "MB_FDR";
end MB_FDR_85;

architecture STRUCTURE of MB_FDR_85 is
  signal \^ex_alu_op165_out\ : STD_LOGIC;
  signal \^ex_instr_reg[12]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  EX_ALU_Op165_out <= \^ex_alu_op165_out\;
  \ex_instr_reg[12]\ <= \^ex_instr_reg[12]\;
\EX_ALU_Op[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555445"
    )
        port map (
      I0 => \^ex_alu_op165_out\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_4\,
      I3 => \Using_FPGA.Native_3\,
      I4 => \Using_FPGA.Native_0\,
      I5 => \Using_FPGA.Native_5\,
      O => \EX_ALU_Op_reg[0]\(1)
    );
\EX_ALU_Op[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAABAAFFAA"
    )
        port map (
      I0 => \^ex_alu_op165_out\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_3\,
      I5 => \Using_FPGA.Native_4\,
      O => \EX_ALU_Op_reg[0]\(0)
    );
EX_CMP_Op_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^ex_instr_reg[12]\,
      I1 => \Using_FPGA.Native_5\,
      I2 => \Using_FPGA.Native_9\,
      I3 => \Using_FPGA.Native_3\,
      I4 => \Using_FPGA.Native_2\,
      O => \^ex_alu_op165_out\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_30,
      Q => \^ex_instr_reg[12]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[12]\,
      I2 => \Using_FPGA.Native_8\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I0121_out
    );
ex_enable_alu_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEBFFFF"
    )
        port map (
      I0 => \^ex_alu_op165_out\,
      I1 => \Using_FPGA.Native_3\,
      I2 => \Using_FPGA.Native_4\,
      I3 => \Using_FPGA.Native_6\,
      I4 => \Using_FPGA.Native_7\,
      I5 => \Using_FPGA.Native_0\,
      O => ex_enable_alu_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_87 is
  port (
    \ex_instr_reg[13]\ : out STD_LOGIC;
    I0117_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_29 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_87 : entity is "MB_FDR";
end MB_FDR_87;

architecture STRUCTURE of MB_FDR_87 is
  signal \^ex_instr_reg[13]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[13]\ <= \^ex_instr_reg[13]\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_29,
      Q => \^ex_instr_reg[13]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[13]\,
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I0117_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_89 is
  port (
    \ex_instr_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ex_mbar_decode_reg : out STD_LOGIC;
    I0113_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_28 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    p_1_in15_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_mbar_decode : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_89 : entity is "MB_FDR";
end MB_FDR_89;

architecture STRUCTURE of MB_FDR_89 is
  signal \^ex_instr_reg[14]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[14]\(0) <= \^ex_instr_reg[14]\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_28,
      Q => \^ex_instr_reg[14]\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[14]\(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I0113_out
    );
ex_mbar_decode_cmb_inferred_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808F80"
    )
        port map (
      I0 => \^ex_instr_reg[14]\(0),
      I1 => p_1_in15_in,
      I2 => E(0),
      I3 => ex_mbar_decode,
      I4 => ex_branch_with_delayslot_reg,
      O => ex_mbar_decode_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_91 is
  port (
    \ex_instr_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    I0109_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_27 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_91 : entity is "MB_FDR";
end MB_FDR_91;

architecture STRUCTURE of MB_FDR_91 is
  signal \^ex_instr_reg[15]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[15]\(0) <= \^ex_instr_reg[15]\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_27,
      Q => \^ex_instr_reg[15]\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[15]\(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I0109_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_93 is
  port (
    \ex_instr_reg[16]\ : out STD_LOGIC;
    \Using_FSL.ex_fsl_get_reg\ : out STD_LOGIC;
    \Using_FSL.ex_sel_fsl_i_reg\ : out STD_LOGIC;
    \EX_Op2_reg[16]\ : out STD_LOGIC;
    \EX_Op2_reg[15]\ : out STD_LOGIC;
    \EX_Op2_reg[14]\ : out STD_LOGIC;
    \EX_Op2_reg[13]\ : out STD_LOGIC;
    \EX_Op2_reg[12]\ : out STD_LOGIC;
    \EX_Op2_reg[11]\ : out STD_LOGIC;
    \EX_Op2_reg[10]\ : out STD_LOGIC;
    \EX_Op2_reg[9]\ : out STD_LOGIC;
    \EX_Op2_reg[8]\ : out STD_LOGIC;
    \EX_Op2_reg[7]\ : out STD_LOGIC;
    \EX_Op2_reg[6]\ : out STD_LOGIC;
    \EX_Op2_reg[5]\ : out STD_LOGIC;
    \EX_Op2_reg[4]\ : out STD_LOGIC;
    \EX_Op2_reg[3]\ : out STD_LOGIC;
    \EX_Op2_reg[2]\ : out STD_LOGIC;
    \EX_Op2_reg[1]\ : out STD_LOGIC;
    \EX_Op2_reg[0]\ : out STD_LOGIC;
    I0105_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_26 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ex_fsl_get : in STD_LOGIC;
    of_sel_fsl_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    ex_sel_fsl : in STD_LOGIC;
    GPR_Op2 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    of_op2_sel_imm : in STD_LOGIC;
    \imm_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    of_read_imm_reg : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_93 : entity is "MB_FDR";
end MB_FDR_93;

architecture STRUCTURE of MB_FDR_93 is
  signal \^ex_instr_reg[16]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[16]\ <= \^ex_instr_reg[16]\;
\EX_Op2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \imm_reg_reg[0]\(15),
      I1 => of_read_imm_reg,
      I2 => \^ex_instr_reg[16]\,
      I3 => GPR_Op2(16),
      I4 => of_op2_sel_imm,
      O => \EX_Op2_reg[0]\
    );
\EX_Op2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \imm_reg_reg[0]\(5),
      I1 => of_read_imm_reg,
      I2 => \^ex_instr_reg[16]\,
      I3 => GPR_Op2(6),
      I4 => of_op2_sel_imm,
      O => \EX_Op2_reg[10]\
    );
\EX_Op2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \imm_reg_reg[0]\(4),
      I1 => of_read_imm_reg,
      I2 => \^ex_instr_reg[16]\,
      I3 => GPR_Op2(5),
      I4 => of_op2_sel_imm,
      O => \EX_Op2_reg[11]\
    );
\EX_Op2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \imm_reg_reg[0]\(3),
      I1 => of_read_imm_reg,
      I2 => \^ex_instr_reg[16]\,
      I3 => GPR_Op2(4),
      I4 => of_op2_sel_imm,
      O => \EX_Op2_reg[12]\
    );
\EX_Op2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \imm_reg_reg[0]\(2),
      I1 => of_read_imm_reg,
      I2 => \^ex_instr_reg[16]\,
      I3 => GPR_Op2(3),
      I4 => of_op2_sel_imm,
      O => \EX_Op2_reg[13]\
    );
\EX_Op2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \imm_reg_reg[0]\(1),
      I1 => of_read_imm_reg,
      I2 => \^ex_instr_reg[16]\,
      I3 => GPR_Op2(2),
      I4 => of_op2_sel_imm,
      O => \EX_Op2_reg[14]\
    );
\EX_Op2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \imm_reg_reg[0]\(0),
      I1 => of_read_imm_reg,
      I2 => \^ex_instr_reg[16]\,
      I3 => GPR_Op2(1),
      I4 => of_op2_sel_imm,
      O => \EX_Op2_reg[15]\
    );
\EX_Op2[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ex_instr_reg[16]\,
      I1 => GPR_Op2(0),
      I2 => of_op2_sel_imm,
      O => \EX_Op2_reg[16]\
    );
\EX_Op2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \imm_reg_reg[0]\(14),
      I1 => of_read_imm_reg,
      I2 => \^ex_instr_reg[16]\,
      I3 => GPR_Op2(15),
      I4 => of_op2_sel_imm,
      O => \EX_Op2_reg[1]\
    );
\EX_Op2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \imm_reg_reg[0]\(13),
      I1 => of_read_imm_reg,
      I2 => \^ex_instr_reg[16]\,
      I3 => GPR_Op2(14),
      I4 => of_op2_sel_imm,
      O => \EX_Op2_reg[2]\
    );
\EX_Op2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \imm_reg_reg[0]\(12),
      I1 => of_read_imm_reg,
      I2 => \^ex_instr_reg[16]\,
      I3 => GPR_Op2(13),
      I4 => of_op2_sel_imm,
      O => \EX_Op2_reg[3]\
    );
\EX_Op2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \imm_reg_reg[0]\(11),
      I1 => of_read_imm_reg,
      I2 => \^ex_instr_reg[16]\,
      I3 => GPR_Op2(12),
      I4 => of_op2_sel_imm,
      O => \EX_Op2_reg[4]\
    );
\EX_Op2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \imm_reg_reg[0]\(10),
      I1 => of_read_imm_reg,
      I2 => \^ex_instr_reg[16]\,
      I3 => GPR_Op2(11),
      I4 => of_op2_sel_imm,
      O => \EX_Op2_reg[5]\
    );
\EX_Op2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \imm_reg_reg[0]\(9),
      I1 => of_read_imm_reg,
      I2 => \^ex_instr_reg[16]\,
      I3 => GPR_Op2(10),
      I4 => of_op2_sel_imm,
      O => \EX_Op2_reg[6]\
    );
\EX_Op2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \imm_reg_reg[0]\(8),
      I1 => of_read_imm_reg,
      I2 => \^ex_instr_reg[16]\,
      I3 => GPR_Op2(9),
      I4 => of_op2_sel_imm,
      O => \EX_Op2_reg[7]\
    );
\EX_Op2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \imm_reg_reg[0]\(7),
      I1 => of_read_imm_reg,
      I2 => \^ex_instr_reg[16]\,
      I3 => GPR_Op2(8),
      I4 => of_op2_sel_imm,
      O => \EX_Op2_reg[8]\
    );
\EX_Op2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \imm_reg_reg[0]\(6),
      I1 => of_read_imm_reg,
      I2 => \^ex_instr_reg[16]\,
      I3 => GPR_Op2(7),
      I4 => of_op2_sel_imm,
      O => \EX_Op2_reg[9]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_26,
      Q => \^ex_instr_reg[16]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[16]\,
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I0105_out
    );
\Using_FSL.ex_fsl_get_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000030003AA"
    )
        port map (
      I0 => ex_fsl_get,
      I1 => \^ex_instr_reg[16]\,
      I2 => of_sel_fsl_i,
      I3 => E(0),
      I4 => FSL_Get_Succesful,
      I5 => \out\(0),
      O => \Using_FSL.ex_fsl_get_reg\
    );
\Using_FSL.ex_sel_fsl_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000A3A"
    )
        port map (
      I0 => ex_sel_fsl,
      I1 => \^ex_instr_reg[16]\,
      I2 => E(0),
      I3 => of_sel_fsl_i,
      I4 => \out\(0),
      O => \Using_FSL.ex_sel_fsl_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_95 is
  port (
    \ex_instr_reg[17]\ : out STD_LOGIC;
    \Using_FSL.ex_fsl_blocking_reg\ : out STD_LOGIC;
    of_op1_sel_spr : out STD_LOGIC;
    \EX_Op2_reg[17]\ : out STD_LOGIC;
    I0101_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_25 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    FSL_Put_Blocking : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_sel_fsl_i : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    GPR_Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_op2_sel_imm : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_95 : entity is "MB_FDR";
end MB_FDR_95;

architecture STRUCTURE of MB_FDR_95 is
  signal \^ex_instr_reg[17]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[17]\ <= \^ex_instr_reg[17]\;
\EX_Op2[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ex_instr_reg[17]\,
      I1 => GPR_Op2(0),
      I2 => of_op2_sel_imm,
      O => \EX_Op2_reg[17]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_25,
      Q => \^ex_instr_reg[17]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[17]\,
      I2 => \Using_FPGA.Native_5\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I0101_out
    );
\Using_FPGA.Native_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF00000004"
    )
        port map (
      I0 => \^ex_instr_reg[17]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_3\,
      I5 => \Using_FPGA.Native_4\,
      O => of_op1_sel_spr
    );
\Using_FSL.ex_fsl_blocking_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000A3A"
    )
        port map (
      I0 => FSL_Put_Blocking,
      I1 => \^ex_instr_reg[17]\,
      I2 => E(0),
      I3 => of_sel_fsl_i,
      I4 => \out\(0),
      O => \Using_FSL.ex_fsl_blocking_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_97 is
  port (
    \ex_instr_reg[18]\ : out STD_LOGIC;
    \EX_Op2_reg[18]\ : out STD_LOGIC;
    I097_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_24 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    GPR_Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_op2_sel_imm : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_97 : entity is "MB_FDR";
end MB_FDR_97;

architecture STRUCTURE of MB_FDR_97 is
  signal \^ex_instr_reg[18]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[18]\ <= \^ex_instr_reg[18]\;
\EX_Op2[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ex_instr_reg[18]\,
      I1 => GPR_Op2(0),
      I2 => of_op2_sel_imm,
      O => \EX_Op2_reg[18]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_24,
      Q => \^ex_instr_reg[18]\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[18]\,
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I097_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDR_99 is
  port (
    \ex_instr_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op2_reg[19]\ : out STD_LOGIC;
    I093_out : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_instr_ii_23 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    GPR_Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_op2_sel_imm : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_FDR_99 : entity is "MB_FDR";
end MB_FDR_99;

architecture STRUCTURE of MB_FDR_99 is
  signal \^ex_instr_reg[19]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[19]\(0) <= \^ex_instr_reg[19]\(0);
\EX_Op2[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^ex_instr_reg[19]\(0),
      I1 => GPR_Op2(0),
      I2 => of_op2_sel_imm,
      O => \EX_Op2_reg[19]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_23,
      Q => \^ex_instr_reg[19]\(0),
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => Instr(0),
      I1 => \^ex_instr_reg[19]\(0),
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch,
      I4 => IReady,
      O => I093_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_FDS is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel_input_i_0 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
end MB_FDS;

architecture STRUCTURE of MB_FDS is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDS";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sel_input_i_0,
      Q => \Using_FPGA.Native_0\,
      S => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT4 is
  port (
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_CMP_Op_reg : in STD_LOGIC;
    alu_AddSub_1 : in STD_LOGIC
  );
end MB_LUT4;

architecture STRUCTURE of MB_LUT4 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA0A"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(0),
      I2 => EX_CMP_Op_reg,
      I3 => alu_AddSub_1,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
end MB_LUT6_2;

architecture STRUCTURE of MB_LUT6_2 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[9]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_418 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_418 : entity is "MB_LUT6_2";
end MB_LUT6_2_418;

architecture STRUCTURE of MB_LUT6_2_418 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[8]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_420 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_420 : entity is "MB_LUT6_2";
end MB_LUT6_2_420;

architecture STRUCTURE of MB_LUT6_2_420 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[7]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_422 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_422 : entity is "MB_LUT6_2";
end MB_LUT6_2_422;

architecture STRUCTURE of MB_LUT6_2_422 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[6]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_424 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_424 : entity is "MB_LUT6_2";
end MB_LUT6_2_424;

architecture STRUCTURE of MB_LUT6_2_424 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[5]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_426 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_426 : entity is "MB_LUT6_2";
end MB_LUT6_2_426;

architecture STRUCTURE of MB_LUT6_2_426 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[4]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_428 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_428 : entity is "MB_LUT6_2";
end MB_LUT6_2_428;

architecture STRUCTURE of MB_LUT6_2_428 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[3]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_430 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_430 : entity is "MB_LUT6_2";
end MB_LUT6_2_430;

architecture STRUCTURE of MB_LUT6_2_430 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[31]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_432 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_432 : entity is "MB_LUT6_2";
end MB_LUT6_2_432;

architecture STRUCTURE of MB_LUT6_2_432 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[30]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_434 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_434 : entity is "MB_LUT6_2";
end MB_LUT6_2_434;

architecture STRUCTURE of MB_LUT6_2_434 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[2]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_436 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[29]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_436 : entity is "MB_LUT6_2";
end MB_LUT6_2_436;

architecture STRUCTURE of MB_LUT6_2_436 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[29]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_438 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_438 : entity is "MB_LUT6_2";
end MB_LUT6_2_438;

architecture STRUCTURE of MB_LUT6_2_438 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[28]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_440 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[27]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_440 : entity is "MB_LUT6_2";
end MB_LUT6_2_440;

architecture STRUCTURE of MB_LUT6_2_440 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[27]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_442 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_442 : entity is "MB_LUT6_2";
end MB_LUT6_2_442;

architecture STRUCTURE of MB_LUT6_2_442 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[26]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_444 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[25]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_444 : entity is "MB_LUT6_2";
end MB_LUT6_2_444;

architecture STRUCTURE of MB_LUT6_2_444 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[25]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_446 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[24]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_446 : entity is "MB_LUT6_2";
end MB_LUT6_2_446;

architecture STRUCTURE of MB_LUT6_2_446 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[24]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_448 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_448 : entity is "MB_LUT6_2";
end MB_LUT6_2_448;

architecture STRUCTURE of MB_LUT6_2_448 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[23]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_450 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_450 : entity is "MB_LUT6_2";
end MB_LUT6_2_450;

architecture STRUCTURE of MB_LUT6_2_450 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[22]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_452 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_452 : entity is "MB_LUT6_2";
end MB_LUT6_2_452;

architecture STRUCTURE of MB_LUT6_2_452 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[21]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_454 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[20]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_454 : entity is "MB_LUT6_2";
end MB_LUT6_2_454;

architecture STRUCTURE of MB_LUT6_2_454 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[20]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_456 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_456 : entity is "MB_LUT6_2";
end MB_LUT6_2_456;

architecture STRUCTURE of MB_LUT6_2_456 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[1]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_458 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_458 : entity is "MB_LUT6_2";
end MB_LUT6_2_458;

architecture STRUCTURE of MB_LUT6_2_458 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[19]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_460 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_460 : entity is "MB_LUT6_2";
end MB_LUT6_2_460;

architecture STRUCTURE of MB_LUT6_2_460 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[18]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_462 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[17]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_462 : entity is "MB_LUT6_2";
end MB_LUT6_2_462;

architecture STRUCTURE of MB_LUT6_2_462 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[17]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_464 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_464 : entity is "MB_LUT6_2";
end MB_LUT6_2_464;

architecture STRUCTURE of MB_LUT6_2_464 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[16]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_466 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_466 : entity is "MB_LUT6_2";
end MB_LUT6_2_466;

architecture STRUCTURE of MB_LUT6_2_466 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[15]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_468 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_468 : entity is "MB_LUT6_2";
end MB_LUT6_2_468;

architecture STRUCTURE of MB_LUT6_2_468 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[14]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_470 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_470 : entity is "MB_LUT6_2";
end MB_LUT6_2_470;

architecture STRUCTURE of MB_LUT6_2_470 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[13]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_472 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_472 : entity is "MB_LUT6_2";
end MB_LUT6_2_472;

architecture STRUCTURE of MB_LUT6_2_472 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[12]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_474 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_474 : entity is "MB_LUT6_2";
end MB_LUT6_2_474;

architecture STRUCTURE of MB_LUT6_2_474 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[11]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_LUT6_2_476 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_LUT6_2_476 : entity is "MB_LUT6_2";
end MB_LUT6_2_476;

architecture STRUCTURE of MB_LUT6_2_476 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[10]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized1\ is
  port (
    muxcy_di : out STD_LOGIC;
    muxcy_sel : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized1\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized1\;

architecture STRUCTURE of \MB_LUT6_2__parameterized1\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"00FF00FFFEFEFEFE"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '1',
      O5 => muxcy_di,
      O6 => muxcy_sel
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized35\ is
  port (
    wb_PC_II_0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized35\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized35\;

architecture STRUCTURE of \MB_LUT6_2__parameterized35\ is
  signal addr_AddSub_0 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[31]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_0,
      O6 => addr_AddSub_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized37\ is
  port (
    wb_PC_II_1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized37\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized37\;

architecture STRUCTURE of \MB_LUT6_2__parameterized37\ is
  signal addr_AddSub_1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[30]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_1,
      O6 => addr_AddSub_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized39\ is
  port (
    wb_PC_II_2 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[29]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized39\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized39\;

architecture STRUCTURE of \MB_LUT6_2__parameterized39\ is
  signal addr_AddSub_2 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '1',
      I2 => '0',
      I3 => \mem_pc_i_reg[29]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_2,
      O6 => addr_AddSub_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized41\ is
  port (
    wb_PC_II_3 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized41\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized41\;

architecture STRUCTURE of \MB_LUT6_2__parameterized41\ is
  signal addr_AddSub_3 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[28]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_3,
      O6 => addr_AddSub_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized43\ is
  port (
    wb_PC_II_4 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[27]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized43\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized43\;

architecture STRUCTURE of \MB_LUT6_2__parameterized43\ is
  signal addr_AddSub_4 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[27]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_4,
      O6 => addr_AddSub_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized45\ is
  port (
    wb_PC_II_5 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized45\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized45\;

architecture STRUCTURE of \MB_LUT6_2__parameterized45\ is
  signal addr_AddSub_5 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[26]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_5,
      O6 => addr_AddSub_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized47\ is
  port (
    wb_PC_II_6 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[25]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized47\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized47\;

architecture STRUCTURE of \MB_LUT6_2__parameterized47\ is
  signal addr_AddSub_6 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[25]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_6,
      O6 => addr_AddSub_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized49\ is
  port (
    wb_PC_II_7 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[24]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized49\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized49\;

architecture STRUCTURE of \MB_LUT6_2__parameterized49\ is
  signal addr_AddSub_7 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[24]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_7,
      O6 => addr_AddSub_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized51\ is
  port (
    wb_PC_II_8 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized51\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized51\;

architecture STRUCTURE of \MB_LUT6_2__parameterized51\ is
  signal addr_AddSub_8 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[23]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_8,
      O6 => addr_AddSub_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized53\ is
  port (
    wb_PC_II_9 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized53\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized53\;

architecture STRUCTURE of \MB_LUT6_2__parameterized53\ is
  signal addr_AddSub_9 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[22]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_9,
      O6 => addr_AddSub_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized55\ is
  port (
    wb_PC_II_10 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized55\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized55\;

architecture STRUCTURE of \MB_LUT6_2__parameterized55\ is
  signal addr_AddSub_10 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[21]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_10,
      O6 => addr_AddSub_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized57\ is
  port (
    wb_PC_II_11 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[20]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized57\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized57\;

architecture STRUCTURE of \MB_LUT6_2__parameterized57\ is
  signal addr_AddSub_11 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[20]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_11,
      O6 => addr_AddSub_11
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized59\ is
  port (
    wb_PC_II_12 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized59\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized59\;

architecture STRUCTURE of \MB_LUT6_2__parameterized59\ is
  signal addr_AddSub_12 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[19]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_12,
      O6 => addr_AddSub_12
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized61\ is
  port (
    wb_PC_II_13 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized61\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized61\;

architecture STRUCTURE of \MB_LUT6_2__parameterized61\ is
  signal addr_AddSub_13 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[18]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_13,
      O6 => addr_AddSub_13
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized63\ is
  port (
    wb_PC_II_14 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[17]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized63\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized63\;

architecture STRUCTURE of \MB_LUT6_2__parameterized63\ is
  signal addr_AddSub_14 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[17]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_14,
      O6 => addr_AddSub_14
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized65\ is
  port (
    wb_PC_II_15 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized65\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized65\;

architecture STRUCTURE of \MB_LUT6_2__parameterized65\ is
  signal addr_AddSub_15 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[16]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_15,
      O6 => addr_AddSub_15
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized67\ is
  port (
    wb_PC_II_16 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized67\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized67\;

architecture STRUCTURE of \MB_LUT6_2__parameterized67\ is
  signal addr_AddSub_16 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[15]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_16,
      O6 => addr_AddSub_16
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized69\ is
  port (
    wb_PC_II_17 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized69\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized69\;

architecture STRUCTURE of \MB_LUT6_2__parameterized69\ is
  signal addr_AddSub_17 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[14]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_17,
      O6 => addr_AddSub_17
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized71\ is
  port (
    wb_PC_II_18 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized71\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized71\;

architecture STRUCTURE of \MB_LUT6_2__parameterized71\ is
  signal addr_AddSub_18 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[13]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_18,
      O6 => addr_AddSub_18
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized73\ is
  port (
    wb_PC_II_19 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized73\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized73\;

architecture STRUCTURE of \MB_LUT6_2__parameterized73\ is
  signal addr_AddSub_19 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[12]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_19,
      O6 => addr_AddSub_19
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized75\ is
  port (
    wb_PC_II_20 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized75\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized75\;

architecture STRUCTURE of \MB_LUT6_2__parameterized75\ is
  signal addr_AddSub_20 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[11]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_20,
      O6 => addr_AddSub_20
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized77\ is
  port (
    wb_PC_II_21 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized77\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized77\;

architecture STRUCTURE of \MB_LUT6_2__parameterized77\ is
  signal addr_AddSub_21 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[10]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_21,
      O6 => addr_AddSub_21
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized79\ is
  port (
    wb_PC_II_22 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized79\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized79\;

architecture STRUCTURE of \MB_LUT6_2__parameterized79\ is
  signal addr_AddSub_22 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[9]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_22,
      O6 => addr_AddSub_22
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized81\ is
  port (
    wb_PC_II_23 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized81\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized81\;

architecture STRUCTURE of \MB_LUT6_2__parameterized81\ is
  signal addr_AddSub_23 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[8]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_23,
      O6 => addr_AddSub_23
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized83\ is
  port (
    wb_PC_II_24 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized83\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized83\;

architecture STRUCTURE of \MB_LUT6_2__parameterized83\ is
  signal addr_AddSub_24 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[7]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_24,
      O6 => addr_AddSub_24
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized85\ is
  port (
    wb_PC_II_25 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized85\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized85\;

architecture STRUCTURE of \MB_LUT6_2__parameterized85\ is
  signal addr_AddSub_25 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[6]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_25,
      O6 => addr_AddSub_25
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized87\ is
  port (
    wb_PC_II_26 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized87\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized87\;

architecture STRUCTURE of \MB_LUT6_2__parameterized87\ is
  signal addr_AddSub_26 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[5]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_26,
      O6 => addr_AddSub_26
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized89\ is
  port (
    wb_PC_II_27 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized89\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized89\;

architecture STRUCTURE of \MB_LUT6_2__parameterized89\ is
  signal addr_AddSub_27 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[4]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_27,
      O6 => addr_AddSub_27
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized91\ is
  port (
    wb_PC_II_28 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized91\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized91\;

architecture STRUCTURE of \MB_LUT6_2__parameterized91\ is
  signal addr_AddSub_28 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[3]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_28,
      O6 => addr_AddSub_28
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized93\ is
  port (
    wb_PC_II_29 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized93\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized93\;

architecture STRUCTURE of \MB_LUT6_2__parameterized93\ is
  signal addr_AddSub_29 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[2]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_29,
      O6 => addr_AddSub_29
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized95\ is
  port (
    wb_PC_II_30 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized95\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized95\;

architecture STRUCTURE of \MB_LUT6_2__parameterized95\ is
  signal addr_AddSub_30 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[1]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_30,
      O6 => addr_AddSub_30
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MB_LUT6_2__parameterized97\ is
  port (
    wb_PC_II_31 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MB_LUT6_2__parameterized97\ : entity is "MB_LUT6_2";
end \MB_LUT6_2__parameterized97\;

architecture STRUCTURE of \MB_LUT6_2__parameterized97\ is
  signal addr_AddSub_31 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => '0',
      I2 => '0',
      I3 => \mem_pc_i_reg[0]\(0),
      I4 => '1',
      I5 => '1',
      O5 => wb_PC_II_31,
      O6 => addr_AddSub_31
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MULT_AND is
  port (
    DI : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end MB_MULT_AND;

architecture STRUCTURE of MB_MULT_AND is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "MULT_AND";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(0),
      O => DI
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY is
  port (
    \if_pc_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC;
    \EX_Op2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
end MB_MUXCY_XORCY;

architecture STRUCTURE of MB_MUXCY_XORCY is
  signal O28_in : STD_LOGIC;
begin
  O28_in <= lopt;
\Instr_Addr[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(0),
      I1 => O28_in,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_166 is
  port (
    \if_pc_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[11]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : in STD_LOGIC;
    lopt_11 : in STD_LOGIC;
    lopt_12 : out STD_LOGIC;
    lopt_13 : out STD_LOGIC;
    lopt_14 : out STD_LOGIC;
    lopt_15 : in STD_LOGIC;
    lopt_16 : in STD_LOGIC;
    lopt_17 : out STD_LOGIC;
    lopt_18 : in STD_LOGIC;
    lopt_19 : in STD_LOGIC;
    lopt_20 : out STD_LOGIC;
    lopt_21 : in STD_LOGIC;
    lopt_22 : in STD_LOGIC;
    lopt_23 : out STD_LOGIC;
    lopt_24 : in STD_LOGIC;
    lopt_25 : in STD_LOGIC;
    lopt_26 : out STD_LOGIC;
    lopt_27 : out STD_LOGIC;
    lopt_28 : out STD_LOGIC;
    lopt_29 : out STD_LOGIC;
    lopt_30 : out STD_LOGIC;
    lopt_31 : in STD_LOGIC;
    lopt_32 : in STD_LOGIC;
    lopt_33 : out STD_LOGIC;
    lopt_34 : in STD_LOGIC;
    lopt_35 : in STD_LOGIC;
    lopt_36 : out STD_LOGIC;
    lopt_37 : in STD_LOGIC;
    lopt_38 : in STD_LOGIC;
    lopt_39 : out STD_LOGIC;
    lopt_40 : in STD_LOGIC;
    lopt_41 : in STD_LOGIC;
    lopt_42 : out STD_LOGIC;
    lopt_43 : out STD_LOGIC;
    lopt_44 : out STD_LOGIC;
    lopt_45 : out STD_LOGIC;
    lopt_46 : out STD_LOGIC;
    lopt_47 : in STD_LOGIC;
    lopt_48 : in STD_LOGIC;
    lopt_49 : out STD_LOGIC;
    lopt_50 : in STD_LOGIC;
    lopt_51 : in STD_LOGIC;
    lopt_52 : out STD_LOGIC;
    lopt_53 : in STD_LOGIC;
    lopt_54 : in STD_LOGIC;
    lopt_55 : out STD_LOGIC;
    lopt_56 : in STD_LOGIC;
    lopt_57 : in STD_LOGIC;
    lopt_58 : out STD_LOGIC;
    lopt_59 : out STD_LOGIC;
    lopt_60 : out STD_LOGIC;
    lopt_61 : out STD_LOGIC;
    lopt_62 : out STD_LOGIC;
    lopt_63 : in STD_LOGIC;
    lopt_64 : in STD_LOGIC;
    lopt_65 : out STD_LOGIC;
    lopt_66 : in STD_LOGIC;
    lopt_67 : in STD_LOGIC;
    lopt_68 : out STD_LOGIC;
    lopt_69 : in STD_LOGIC;
    lopt_70 : in STD_LOGIC;
    lopt_71 : out STD_LOGIC;
    lopt_72 : in STD_LOGIC;
    lopt_73 : in STD_LOGIC;
    lopt_74 : out STD_LOGIC;
    lopt_75 : out STD_LOGIC;
    lopt_76 : out STD_LOGIC;
    lopt_77 : out STD_LOGIC;
    lopt_78 : out STD_LOGIC;
    lopt_79 : in STD_LOGIC;
    lopt_80 : in STD_LOGIC;
    lopt_81 : out STD_LOGIC;
    lopt_82 : in STD_LOGIC;
    lopt_83 : in STD_LOGIC;
    lopt_84 : out STD_LOGIC;
    lopt_85 : in STD_LOGIC;
    lopt_86 : in STD_LOGIC;
    lopt_87 : out STD_LOGIC;
    lopt_88 : out STD_LOGIC;
    lopt_89 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_166 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_166;

architecture STRUCTURE of MB_MUXCY_XORCY_166 is
  signal O48_out : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal \^lopt_12\ : STD_LOGIC;
  signal \^lopt_13\ : STD_LOGIC;
  signal \^lopt_14\ : STD_LOGIC;
  signal \^lopt_15\ : STD_LOGIC;
  signal \^lopt_17\ : STD_LOGIC;
  signal \^lopt_18\ : STD_LOGIC;
  signal \^lopt_19\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_20\ : STD_LOGIC;
  signal \^lopt_21\ : STD_LOGIC;
  signal \^lopt_22\ : STD_LOGIC;
  signal \^lopt_23\ : STD_LOGIC;
  signal \^lopt_24\ : STD_LOGIC;
  signal \^lopt_25\ : STD_LOGIC;
  signal \^lopt_26\ : STD_LOGIC;
  signal \^lopt_27\ : STD_LOGIC;
  signal \^lopt_28\ : STD_LOGIC;
  signal \^lopt_29\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_30\ : STD_LOGIC;
  signal \^lopt_31\ : STD_LOGIC;
  signal \^lopt_32\ : STD_LOGIC;
  signal \^lopt_34\ : STD_LOGIC;
  signal \^lopt_35\ : STD_LOGIC;
  signal \^lopt_36\ : STD_LOGIC;
  signal \^lopt_37\ : STD_LOGIC;
  signal \^lopt_38\ : STD_LOGIC;
  signal \^lopt_39\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_40\ : STD_LOGIC;
  signal \^lopt_41\ : STD_LOGIC;
  signal \^lopt_42\ : STD_LOGIC;
  signal \^lopt_43\ : STD_LOGIC;
  signal \^lopt_44\ : STD_LOGIC;
  signal \^lopt_45\ : STD_LOGIC;
  signal \^lopt_46\ : STD_LOGIC;
  signal \^lopt_47\ : STD_LOGIC;
  signal \^lopt_48\ : STD_LOGIC;
  signal \^lopt_49\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_51\ : STD_LOGIC;
  signal \^lopt_52\ : STD_LOGIC;
  signal \^lopt_53\ : STD_LOGIC;
  signal \^lopt_54\ : STD_LOGIC;
  signal \^lopt_55\ : STD_LOGIC;
  signal \^lopt_56\ : STD_LOGIC;
  signal \^lopt_57\ : STD_LOGIC;
  signal \^lopt_58\ : STD_LOGIC;
  signal \^lopt_59\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_60\ : STD_LOGIC;
  signal \^lopt_61\ : STD_LOGIC;
  signal \^lopt_62\ : STD_LOGIC;
  signal \^lopt_63\ : STD_LOGIC;
  signal \^lopt_64\ : STD_LOGIC;
  signal \^lopt_65\ : STD_LOGIC;
  signal \^lopt_66\ : STD_LOGIC;
  signal \^lopt_68\ : STD_LOGIC;
  signal \^lopt_69\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_70\ : STD_LOGIC;
  signal \^lopt_71\ : STD_LOGIC;
  signal \^lopt_72\ : STD_LOGIC;
  signal \^lopt_73\ : STD_LOGIC;
  signal \^lopt_74\ : STD_LOGIC;
  signal \^lopt_75\ : STD_LOGIC;
  signal \^lopt_76\ : STD_LOGIC;
  signal \^lopt_77\ : STD_LOGIC;
  signal \^lopt_78\ : STD_LOGIC;
  signal \^lopt_79\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_80\ : STD_LOGIC;
  signal \^lopt_81\ : STD_LOGIC;
  signal \^lopt_82\ : STD_LOGIC;
  signal \^lopt_83\ : STD_LOGIC;
  signal \^lopt_85\ : STD_LOGIC;
  signal \^lopt_86\ : STD_LOGIC;
  signal \^lopt_87\ : STD_LOGIC;
  signal \^lopt_88\ : STD_LOGIC;
  signal \^lopt_89\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal lopt_90 : STD_LOGIC;
  signal lopt_91 : STD_LOGIC;
  signal lopt_92 : STD_LOGIC;
  signal lopt_93 : STD_LOGIC;
  signal lopt_94 : STD_LOGIC;
  signal lopt_95 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of CARRY4 : label is "LO:O";
  attribute box_type : string;
  attribute box_type of CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of CARRY4_1 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of CARRY4_1 : label is "LO:O";
  attribute box_type of CARRY4_1 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of CARRY4_2 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of CARRY4_2 : label is "LO:O";
  attribute box_type of CARRY4_2 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of CARRY4_3 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of CARRY4_3 : label is "LO:O";
  attribute box_type of CARRY4_3 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_11\ <= lopt_10;
  \^lopt_12\ <= lopt_11;
  \^lopt_17\ <= lopt_15;
  \^lopt_18\ <= lopt_16;
  \^lopt_2\ <= lopt_1;
  \^lopt_20\ <= lopt_18;
  \^lopt_21\ <= lopt_19;
  \^lopt_23\ <= lopt_21;
  \^lopt_24\ <= lopt_22;
  \^lopt_26\ <= lopt_24;
  \^lopt_27\ <= lopt_25;
  \^lopt_3\ <= lopt_2;
  \^lopt_34\ <= lopt_31;
  \^lopt_35\ <= lopt_32;
  \^lopt_37\ <= lopt_34;
  \^lopt_38\ <= lopt_35;
  \^lopt_40\ <= lopt_37;
  \^lopt_41\ <= lopt_38;
  \^lopt_43\ <= lopt_40;
  \^lopt_44\ <= lopt_41;
  \^lopt_5\ <= lopt_4;
  \^lopt_51\ <= lopt_47;
  \^lopt_52\ <= lopt_48;
  \^lopt_54\ <= lopt_50;
  \^lopt_55\ <= lopt_51;
  \^lopt_57\ <= lopt_53;
  \^lopt_58\ <= lopt_54;
  \^lopt_6\ <= lopt_5;
  \^lopt_60\ <= lopt_56;
  \^lopt_61\ <= lopt_57;
  \^lopt_68\ <= lopt_63;
  \^lopt_69\ <= lopt_64;
  \^lopt_71\ <= lopt_66;
  \^lopt_72\ <= lopt_67;
  \^lopt_74\ <= lopt_69;
  \^lopt_75\ <= lopt_70;
  \^lopt_77\ <= lopt_72;
  \^lopt_78\ <= lopt_73;
  \^lopt_8\ <= lopt_7;
  \^lopt_85\ <= lopt_79;
  \^lopt_86\ <= lopt_80;
  \^lopt_88\ <= lopt_82;
  \^lopt_89\ <= lopt_83;
  \^lopt_9\ <= lopt_8;
  lopt_12 <= \^lopt_13\;
  lopt_13 <= \^lopt_14\;
  lopt_14 <= \^lopt_15\;
  lopt_17 <= \^lopt_19\;
  lopt_20 <= \^lopt_22\;
  lopt_23 <= \^lopt_25\;
  lopt_26 <= \^lopt_28\;
  lopt_27 <= \^lopt_29\;
  lopt_28 <= \^lopt_30\;
  lopt_29 <= \^lopt_31\;
  lopt_3 <= \^lopt_4\;
  lopt_30 <= \^lopt_32\;
  lopt_33 <= \^lopt_36\;
  lopt_36 <= \^lopt_39\;
  lopt_39 <= \^lopt_42\;
  lopt_42 <= \^lopt_45\;
  lopt_43 <= \^lopt_46\;
  lopt_44 <= \^lopt_47\;
  lopt_45 <= \^lopt_48\;
  lopt_46 <= \^lopt_49\;
  lopt_49 <= \^lopt_53\;
  lopt_52 <= \^lopt_56\;
  lopt_55 <= \^lopt_59\;
  lopt_58 <= \^lopt_62\;
  lopt_59 <= \^lopt_63\;
  lopt_6 <= \^lopt_7\;
  lopt_60 <= \^lopt_64\;
  lopt_61 <= \^lopt_65\;
  lopt_62 <= \^lopt_66\;
  lopt_65 <= \^lopt_70\;
  lopt_68 <= \^lopt_73\;
  lopt_71 <= \^lopt_76\;
  lopt_74 <= \^lopt_79\;
  lopt_75 <= \^lopt_80\;
  lopt_76 <= \^lopt_81\;
  lopt_77 <= \^lopt_82\;
  lopt_78 <= \^lopt_83\;
  lopt_81 <= \^lopt_87\;
  lopt_84 <= lopt_90;
  lopt_87 <= lopt_93;
  lopt_88 <= lopt_94;
  lopt_89 <= lopt_95;
  lopt_9 <= \^lopt_10\;
  lopt_91 <= lopt_85;
  lopt_92 <= lopt_86;
CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_25\,
      CO(3) => \^lopt_42\,
      CO(2) => \^lopt_39\,
      CO(1) => \^lopt_36\,
      CO(0) => \^lopt_32\,
      CYINIT => '0',
      DI(3) => \^lopt_43\,
      DI(2) => \^lopt_40\,
      DI(1) => \^lopt_37\,
      DI(0) => \^lopt_34\,
      O(3) => \^lopt_48\,
      O(2) => \^lopt_47\,
      O(1) => \^lopt_46\,
      O(0) => \^lopt_45\,
      S(3) => \^lopt_44\,
      S(2) => \^lopt_41\,
      S(1) => \^lopt_38\,
      S(0) => \^lopt_35\
    );
CARRY4_1: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_42\,
      CO(3) => \^lopt_59\,
      CO(2) => \^lopt_56\,
      CO(1) => \^lopt_53\,
      CO(0) => \^lopt_49\,
      CYINIT => '0',
      DI(3) => \^lopt_60\,
      DI(2) => \^lopt_57\,
      DI(1) => \^lopt_54\,
      DI(0) => \^lopt_51\,
      O(3) => \^lopt_65\,
      O(2) => \^lopt_64\,
      O(1) => \^lopt_63\,
      O(0) => \^lopt_62\,
      S(3) => \^lopt_61\,
      S(2) => \^lopt_58\,
      S(1) => \^lopt_55\,
      S(0) => \^lopt_52\
    );
CARRY4_2: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_59\,
      CO(3) => \^lopt_76\,
      CO(2) => \^lopt_73\,
      CO(1) => \^lopt_70\,
      CO(0) => \^lopt_66\,
      CYINIT => '0',
      DI(3) => \^lopt_77\,
      DI(2) => \^lopt_74\,
      DI(1) => \^lopt_71\,
      DI(0) => \^lopt_68\,
      O(3) => \^lopt_82\,
      O(2) => \^lopt_81\,
      O(1) => \^lopt_80\,
      O(0) => \^lopt_79\,
      S(3) => \^lopt_78\,
      S(2) => \^lopt_75\,
      S(1) => \^lopt_72\,
      S(0) => \^lopt_69\
    );
CARRY4_3: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_76\,
      CO(3) => lopt_90,
      CO(2) => \^lopt_87\,
      CO(1) => LO,
      CO(0) => \^lopt_83\,
      CYINIT => '0',
      DI(3) => lopt_91,
      DI(2) => \^lopt_88\,
      DI(1) => '0',
      DI(0) => \^lopt_85\,
      O(3) => lopt_95,
      O(2) => lopt_94,
      O(1) => O48_out,
      O(0) => lopt_93,
      S(3) => lopt_92,
      S(2) => \^lopt_89\,
      S(1) => Q(0),
      S(0) => \^lopt_86\
    );
\Instr_Addr[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[10]\(0),
      I1 => O48_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[10]\(0)
    );
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_10\,
      CO(2) => \^lopt_7\,
      CO(1) => \^lopt_4\,
      CO(0) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(0),
      CYINIT => lopt,
      DI(3) => \^lopt_11\,
      DI(2) => \^lopt_8\,
      DI(1) => \^lopt_5\,
      DI(0) => \^lopt_2\,
      O(3) => \^lopt_14\,
      O(2) => \^lopt_13\,
      O(1 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(1 downto 0),
      S(3) => \^lopt_12\,
      S(2) => \^lopt_9\,
      S(1) => \^lopt_6\,
      S(0) => \^lopt_3\
    );
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_10\,
      CO(3) => \^lopt_25\,
      CO(2) => \^lopt_22\,
      CO(1) => \^lopt_19\,
      CO(0) => \^lopt_15\,
      CYINIT => '0',
      DI(3) => \^lopt_26\,
      DI(2) => \^lopt_23\,
      DI(1) => \^lopt_20\,
      DI(0) => \^lopt_17\,
      O(3) => \^lopt_31\,
      O(2) => \^lopt_30\,
      O(1) => \^lopt_29\,
      O(0) => \^lopt_28\,
      S(3) => \^lopt_27\,
      S(2) => \^lopt_24\,
      S(1) => \^lopt_21\,
      S(0) => \^lopt_18\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_167 is
  port (
    \if_pc_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[12]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_167 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_167;

architecture STRUCTURE of MB_MUXCY_XORCY_167 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O50_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O50_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[11]\(0),
      I1 => O50_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[11]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_168 is
  port (
    \if_pc_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[13]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_168 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_168;

architecture STRUCTURE of MB_MUXCY_XORCY_168 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O52_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O52_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[12]\(0),
      I1 => O52_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[12]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_169 is
  port (
    \if_pc_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[14]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_169 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_169;

architecture STRUCTURE of MB_MUXCY_XORCY_169 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O54_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O54_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[13]\(0),
      I1 => O54_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[13]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_170 is
  port (
    \if_pc_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[15]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_170 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_170;

architecture STRUCTURE of MB_MUXCY_XORCY_170 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O56_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O56_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[14]\(0),
      I1 => O56_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[14]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_171 is
  port (
    \if_pc_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[16]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_171 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_171;

architecture STRUCTURE of MB_MUXCY_XORCY_171 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O58_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O58_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[15]\(0),
      I1 => O58_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_172 is
  port (
    \if_pc_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[17]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_172 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_172;

architecture STRUCTURE of MB_MUXCY_XORCY_172 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O60_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O60_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[16]\(0),
      I1 => O60_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[16]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_173 is
  port (
    \if_pc_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[17]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[18]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_173 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_173;

architecture STRUCTURE of MB_MUXCY_XORCY_173 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O62_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O62_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[17]\(0),
      I1 => O62_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[17]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_174 is
  port (
    \if_pc_reg[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[19]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_174 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_174;

architecture STRUCTURE of MB_MUXCY_XORCY_174 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O64_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O64_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[18]\(0),
      I1 => O64_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[18]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_175 is
  port (
    \if_pc_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[20]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_175 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_175;

architecture STRUCTURE of MB_MUXCY_XORCY_175 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O66_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O66_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[19]\(0),
      I1 => O66_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[19]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_176 is
  port (
    \if_pc_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[2]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : in STD_LOGIC;
    lopt_7 : out STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : in STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : in STD_LOGIC;
    lopt_12 : in STD_LOGIC;
    lopt_13 : out STD_LOGIC;
    lopt_14 : out STD_LOGIC;
    lopt_15 : out STD_LOGIC;
    lopt_16 : out STD_LOGIC;
    lopt_17 : out STD_LOGIC;
    lopt_18 : in STD_LOGIC;
    lopt_19 : in STD_LOGIC;
    lopt_20 : out STD_LOGIC;
    lopt_21 : in STD_LOGIC;
    lopt_22 : in STD_LOGIC;
    lopt_23 : out STD_LOGIC;
    lopt_24 : out STD_LOGIC;
    lopt_25 : out STD_LOGIC;
    lopt_26 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_176 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_176;

architecture STRUCTURE of MB_MUXCY_XORCY_176 is
  signal O30_out : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal \^lopt_12\ : STD_LOGIC;
  signal \^lopt_13\ : STD_LOGIC;
  signal \^lopt_14\ : STD_LOGIC;
  signal \^lopt_15\ : STD_LOGIC;
  signal \^lopt_16\ : STD_LOGIC;
  signal \^lopt_17\ : STD_LOGIC;
  signal \^lopt_18\ : STD_LOGIC;
  signal \^lopt_20\ : STD_LOGIC;
  signal \^lopt_21\ : STD_LOGIC;
  signal \^lopt_22\ : STD_LOGIC;
  signal \^lopt_23\ : STD_LOGIC;
  signal \^lopt_24\ : STD_LOGIC;
  signal \^lopt_25\ : STD_LOGIC;
  signal \^lopt_26\ : STD_LOGIC;
  signal lopt_27 : STD_LOGIC;
  signal lopt_28 : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal NLW_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of CARRY4 : label is "LO:O";
  attribute box_type : string;
  attribute box_type of CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_10\ <= lopt_9;
  \^lopt_12\ <= lopt_11;
  \^lopt_13\ <= lopt_12;
  \^lopt_20\ <= lopt_18;
  \^lopt_21\ <= lopt_19;
  \^lopt_23\ <= lopt_21;
  \^lopt_24\ <= lopt_22;
  \^lopt_3\ <= lopt_2;
  \^lopt_4\ <= lopt_3;
  \^lopt_6\ <= lopt_5;
  \^lopt_7\ <= lopt_6;
  \^lopt_9\ <= lopt_8;
  lopt_10 <= \^lopt_11\;
  lopt_13 <= \^lopt_14\;
  lopt_14 <= \^lopt_15\;
  lopt_15 <= \^lopt_16\;
  lopt_16 <= \^lopt_17\;
  lopt_17 <= \^lopt_18\;
  lopt_20 <= \^lopt_22\;
  lopt_23 <= \^lopt_25\;
  lopt_24 <= \^lopt_26\;
  lopt_25 <= lopt_27;
  lopt_28 <= lopt_26;
  lopt_4 <= \^lopt_5\;
  lopt_7 <= \^lopt_8\;
  LO <= 'Z';
CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_11\,
      CO(3 downto 2) => NLW_CARRY4_CO_UNCONNECTED(3 downto 2),
      CO(1) => \^lopt_22\,
      CO(0) => \^lopt_18\,
      CYINIT => '0',
      DI(3) => NLW_CARRY4_DI_UNCONNECTED(3),
      DI(2) => '0',
      DI(1) => \^lopt_23\,
      DI(0) => \^lopt_20\,
      O(3) => lopt_27,
      O(2) => O30_out,
      O(1) => \^lopt_26\,
      O(0) => \^lopt_25\,
      S(3) => lopt_28,
      S(2) => Q(0),
      S(1) => \^lopt_24\,
      S(0) => \^lopt_21\
    );
\Instr_Addr[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[1]\(0),
      I1 => O30_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[1]\(0)
    );
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => lopt_1,
      CO(3) => \^lopt_11\,
      CO(2) => \^lopt_8\,
      CO(1) => \^lopt_5\,
      CO(0) => lopt,
      CYINIT => '0',
      DI(3) => \^lopt_12\,
      DI(2) => \^lopt_9\,
      DI(1) => \^lopt_6\,
      DI(0) => \^lopt_3\,
      O(3) => \^lopt_17\,
      O(2) => \^lopt_16\,
      O(1) => \^lopt_15\,
      O(0) => \^lopt_14\,
      S(3) => \^lopt_13\,
      S(2) => \^lopt_10\,
      S(1) => \^lopt_7\,
      S(0) => \^lopt_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_177 is
  port (
    \if_pc_reg[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[20]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[21]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_177 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_177;

architecture STRUCTURE of MB_MUXCY_XORCY_177 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O68_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O68_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[20]\(0),
      I1 => O68_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[20]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_178 is
  port (
    \if_pc_reg[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[22]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_178 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_178;

architecture STRUCTURE of MB_MUXCY_XORCY_178 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O70_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O70_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[21]\(0),
      I1 => O70_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[21]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_179 is
  port (
    \if_pc_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[23]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_179 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_179;

architecture STRUCTURE of MB_MUXCY_XORCY_179 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O72_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O72_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[22]\(0),
      I1 => O72_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[22]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_180 is
  port (
    \if_pc_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[24]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_180 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_180;

architecture STRUCTURE of MB_MUXCY_XORCY_180 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O74_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O74_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[23]\(0),
      I1 => O74_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[23]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_181 is
  port (
    \if_pc_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[24]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[25]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_181 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_181;

architecture STRUCTURE of MB_MUXCY_XORCY_181 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O76_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O76_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[24]\(0),
      I1 => O76_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[24]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_182 is
  port (
    \if_pc_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[25]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[26]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_182 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_182;

architecture STRUCTURE of MB_MUXCY_XORCY_182 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O78_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O78_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[25]\(0),
      I1 => O78_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[25]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_183 is
  port (
    \if_pc_reg[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[27]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_183 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_183;

architecture STRUCTURE of MB_MUXCY_XORCY_183 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O80_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O80_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[26]\(0),
      I1 => O80_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[26]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_184 is
  port (
    \if_pc_reg[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[27]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[28]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_184 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_184;

architecture STRUCTURE of MB_MUXCY_XORCY_184 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O82_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O82_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[27]\(0),
      I1 => O82_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[27]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_185 is
  port (
    \if_pc_reg[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[29]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_185 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_185;

architecture STRUCTURE of MB_MUXCY_XORCY_185 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O84_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O84_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[28]\(0),
      I1 => O84_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[28]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_186 is
  port (
    \if_pc_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[29]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_186 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_186;

architecture STRUCTURE of MB_MUXCY_XORCY_186 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[29]\(0),
      I1 => O,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[29]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_187 is
  port (
    \if_pc_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[3]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_187 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_187;

architecture STRUCTURE of MB_MUXCY_XORCY_187 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O32_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O32_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[2]\(0),
      I1 => O32_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[2]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_188 is
  port (
    \if_pc_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[4]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_188 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_188;

architecture STRUCTURE of MB_MUXCY_XORCY_188 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O34_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O34_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[3]\(0),
      I1 => O34_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_189 is
  port (
    \if_pc_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[5]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_189 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_189;

architecture STRUCTURE of MB_MUXCY_XORCY_189 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O36_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O36_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[4]\(0),
      I1 => O36_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[4]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_190 is
  port (
    \if_pc_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[6]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_190 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_190;

architecture STRUCTURE of MB_MUXCY_XORCY_190 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O38_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O38_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[5]\(0),
      I1 => O38_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[5]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_191 is
  port (
    \if_pc_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[7]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_191 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_191;

architecture STRUCTURE of MB_MUXCY_XORCY_191 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O40_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O40_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[6]\(0),
      I1 => O40_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[6]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_192 is
  port (
    \if_pc_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[8]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_192 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_192;

architecture STRUCTURE of MB_MUXCY_XORCY_192 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O42_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O42_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[7]\(0),
      I1 => O42_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_193 is
  port (
    \if_pc_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[9]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_193 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_193;

architecture STRUCTURE of MB_MUXCY_XORCY_193 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O44_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O44_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[8]\(0),
      I1 => O44_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_194 is
  port (
    \if_pc_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_194 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_194;

architecture STRUCTURE of MB_MUXCY_XORCY_194 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal O46_out : STD_LOGIC;
begin
  LO <= \^lo\;
  O46_out <= lopt_2;
  \^lo\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Instr_Addr[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[9]\(0),
      I1 => O46_out,
      I2 => ex_delayslot_Instr2,
      O => \if_pc_reg[9]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_417 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryIn : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_417 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_417;

architecture STRUCTURE of MB_MUXCY_XORCY_417 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[9]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[9]\(0) <= \^mem_databus_addr_reg[9]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[9]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_419 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_419 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_419;

architecture STRUCTURE of MB_MUXCY_XORCY_419 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[8]\(0) <= \^mem_databus_addr_reg[8]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[8]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_421 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_421 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_421;

architecture STRUCTURE of MB_MUXCY_XORCY_421 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[7]\(0) <= \^mem_databus_addr_reg[7]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[7]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_423 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_423 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_423;

architecture STRUCTURE of MB_MUXCY_XORCY_423 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[6]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[6]\(0) <= \^mem_databus_addr_reg[6]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[6]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_425 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_425 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_425;

architecture STRUCTURE of MB_MUXCY_XORCY_425 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[5]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[5]\(0) <= \^mem_databus_addr_reg[5]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[5]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_427 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_427 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_427;

architecture STRUCTURE of MB_MUXCY_XORCY_427 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[4]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[4]\(0) <= \^mem_databus_addr_reg[4]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[4]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_429 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_429 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_429;

architecture STRUCTURE of MB_MUXCY_XORCY_429 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[3]\(0) <= \^mem_databus_addr_reg[3]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[3]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_431 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryIn : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_431 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_431;

architecture STRUCTURE of MB_MUXCY_XORCY_431 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[31]\(0) <= \^mem_databus_addr_reg[31]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[31]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_433 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_433 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_433;

architecture STRUCTURE of MB_MUXCY_XORCY_433 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[30]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[30]\(0) <= \^mem_databus_addr_reg[30]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[30]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_435 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_435 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_435;

architecture STRUCTURE of MB_MUXCY_XORCY_435 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[2]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[2]\(0) <= \^mem_databus_addr_reg[2]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[2]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_437 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_437 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_437;

architecture STRUCTURE of MB_MUXCY_XORCY_437 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[29]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[29]\(0) <= \^mem_databus_addr_reg[29]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[29]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_439 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_439 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_439;

architecture STRUCTURE of MB_MUXCY_XORCY_439 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[28]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[28]\(0) <= \^mem_databus_addr_reg[28]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[28]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_441 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_441 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_441;

architecture STRUCTURE of MB_MUXCY_XORCY_441 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[27]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[27]\(0) <= \^mem_databus_addr_reg[27]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[27]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_443 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_443 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_443;

architecture STRUCTURE of MB_MUXCY_XORCY_443 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[26]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[26]\(0) <= \^mem_databus_addr_reg[26]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[26]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_445 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_445 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_445;

architecture STRUCTURE of MB_MUXCY_XORCY_445 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[25]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[25]\(0) <= \^mem_databus_addr_reg[25]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[25]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_447 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_447 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_447;

architecture STRUCTURE of MB_MUXCY_XORCY_447 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[24]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[24]\(0) <= \^mem_databus_addr_reg[24]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[24]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_449 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_449 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_449;

architecture STRUCTURE of MB_MUXCY_XORCY_449 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[23]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[23]\(0) <= \^mem_databus_addr_reg[23]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[23]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_451 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_451 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_451;

architecture STRUCTURE of MB_MUXCY_XORCY_451 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[22]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[22]\(0) <= \^mem_databus_addr_reg[22]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[22]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_453 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_453 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_453;

architecture STRUCTURE of MB_MUXCY_XORCY_453 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[21]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[21]\(0) <= \^mem_databus_addr_reg[21]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[21]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_455 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_455 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_455;

architecture STRUCTURE of MB_MUXCY_XORCY_455 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[20]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[20]\(0) <= \^mem_databus_addr_reg[20]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[20]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_457 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_457 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_457;

architecture STRUCTURE of MB_MUXCY_XORCY_457 is
  signal \^mem_databus_addr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \MEM_DataBus_Addr_reg[1]\(0) <= \^mem_databus_addr_reg[1]\(0);
  \^mem_databus_addr_reg[1]\(0) <= lopt;
  EX_CarryOut <= 'Z';
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_459 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_459 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_459;

architecture STRUCTURE of MB_MUXCY_XORCY_459 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[19]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[19]\(0) <= \^mem_databus_addr_reg[19]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[19]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_461 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_461 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_461;

architecture STRUCTURE of MB_MUXCY_XORCY_461 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[18]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[18]\(0) <= \^mem_databus_addr_reg[18]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[18]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_463 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_463 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_463;

architecture STRUCTURE of MB_MUXCY_XORCY_463 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[17]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[17]\(0) <= \^mem_databus_addr_reg[17]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[17]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_465 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_465 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_465;

architecture STRUCTURE of MB_MUXCY_XORCY_465 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[16]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[16]\(0) <= \^mem_databus_addr_reg[16]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[16]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_467 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_467 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_467;

architecture STRUCTURE of MB_MUXCY_XORCY_467 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[15]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[15]\(0) <= \^mem_databus_addr_reg[15]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[15]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_469 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_469 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_469;

architecture STRUCTURE of MB_MUXCY_XORCY_469 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[14]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[14]\(0) <= \^mem_databus_addr_reg[14]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[14]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_471 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_471 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_471;

architecture STRUCTURE of MB_MUXCY_XORCY_471 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[13]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[13]\(0) <= \^mem_databus_addr_reg[13]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[13]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_473 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_473 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_473;

architecture STRUCTURE of MB_MUXCY_XORCY_473 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[12]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[12]\(0) <= \^mem_databus_addr_reg[12]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[12]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_475 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_475 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_475;

architecture STRUCTURE of MB_MUXCY_XORCY_475 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[11]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[11]\(0) <= \^mem_databus_addr_reg[11]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[11]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_477 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_477 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_477;

architecture STRUCTURE of MB_MUXCY_XORCY_477 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[10]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[10]\(0) <= \^mem_databus_addr_reg[10]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[10]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_MUXCY_XORCY_478 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : out STD_LOGIC;
    lopt_6 : in STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : out STD_LOGIC;
    lopt_9 : in STD_LOGIC;
    lopt_10 : in STD_LOGIC;
    lopt_11 : out STD_LOGIC;
    lopt_12 : out STD_LOGIC;
    lopt_13 : in STD_LOGIC;
    lopt_14 : in STD_LOGIC;
    lopt_15 : out STD_LOGIC;
    lopt_16 : in STD_LOGIC;
    lopt_17 : in STD_LOGIC;
    lopt_18 : out STD_LOGIC;
    lopt_19 : in STD_LOGIC;
    lopt_20 : in STD_LOGIC;
    lopt_21 : out STD_LOGIC;
    lopt_22 : in STD_LOGIC;
    lopt_23 : in STD_LOGIC;
    lopt_24 : out STD_LOGIC;
    lopt_25 : out STD_LOGIC;
    lopt_26 : out STD_LOGIC;
    lopt_27 : out STD_LOGIC;
    lopt_28 : out STD_LOGIC;
    lopt_29 : in STD_LOGIC;
    lopt_30 : in STD_LOGIC;
    lopt_31 : out STD_LOGIC;
    lopt_32 : in STD_LOGIC;
    lopt_33 : in STD_LOGIC;
    lopt_34 : out STD_LOGIC;
    lopt_35 : in STD_LOGIC;
    lopt_36 : in STD_LOGIC;
    lopt_37 : out STD_LOGIC;
    lopt_38 : in STD_LOGIC;
    lopt_39 : in STD_LOGIC;
    lopt_40 : out STD_LOGIC;
    lopt_41 : out STD_LOGIC;
    lopt_42 : out STD_LOGIC;
    lopt_43 : out STD_LOGIC;
    lopt_44 : out STD_LOGIC;
    lopt_45 : in STD_LOGIC;
    lopt_46 : in STD_LOGIC;
    lopt_47 : out STD_LOGIC;
    lopt_48 : in STD_LOGIC;
    lopt_49 : in STD_LOGIC;
    lopt_50 : out STD_LOGIC;
    lopt_51 : in STD_LOGIC;
    lopt_52 : in STD_LOGIC;
    lopt_53 : out STD_LOGIC;
    lopt_54 : in STD_LOGIC;
    lopt_55 : in STD_LOGIC;
    lopt_56 : out STD_LOGIC;
    lopt_57 : out STD_LOGIC;
    lopt_58 : out STD_LOGIC;
    lopt_59 : out STD_LOGIC;
    lopt_60 : out STD_LOGIC;
    lopt_61 : in STD_LOGIC;
    lopt_62 : in STD_LOGIC;
    lopt_63 : out STD_LOGIC;
    lopt_64 : in STD_LOGIC;
    lopt_65 : in STD_LOGIC;
    lopt_66 : out STD_LOGIC;
    lopt_67 : in STD_LOGIC;
    lopt_68 : in STD_LOGIC;
    lopt_69 : out STD_LOGIC;
    lopt_70 : in STD_LOGIC;
    lopt_71 : in STD_LOGIC;
    lopt_72 : out STD_LOGIC;
    lopt_73 : out STD_LOGIC;
    lopt_74 : out STD_LOGIC;
    lopt_75 : out STD_LOGIC;
    lopt_76 : out STD_LOGIC;
    lopt_77 : in STD_LOGIC;
    lopt_78 : in STD_LOGIC;
    lopt_79 : out STD_LOGIC;
    lopt_80 : in STD_LOGIC;
    lopt_81 : in STD_LOGIC;
    lopt_82 : out STD_LOGIC;
    lopt_83 : in STD_LOGIC;
    lopt_84 : in STD_LOGIC;
    lopt_85 : out STD_LOGIC;
    lopt_86 : in STD_LOGIC;
    lopt_87 : in STD_LOGIC;
    lopt_88 : out STD_LOGIC;
    lopt_89 : out STD_LOGIC;
    lopt_90 : out STD_LOGIC;
    lopt_91 : out STD_LOGIC;
    lopt_92 : out STD_LOGIC;
    lopt_93 : in STD_LOGIC;
    lopt_94 : in STD_LOGIC;
    lopt_95 : out STD_LOGIC;
    lopt_96 : in STD_LOGIC;
    lopt_97 : in STD_LOGIC;
    lopt_98 : out STD_LOGIC;
    lopt_99 : in STD_LOGIC;
    lopt_100 : in STD_LOGIC;
    lopt_101 : out STD_LOGIC;
    lopt_102 : in STD_LOGIC;
    lopt_103 : in STD_LOGIC;
    lopt_104 : out STD_LOGIC;
    lopt_105 : out STD_LOGIC;
    lopt_106 : out STD_LOGIC;
    lopt_107 : out STD_LOGIC;
    lopt_108 : out STD_LOGIC;
    lopt_109 : in STD_LOGIC;
    lopt_110 : in STD_LOGIC;
    lopt_111 : out STD_LOGIC;
    lopt_112 : in STD_LOGIC;
    lopt_113 : in STD_LOGIC;
    lopt_114 : out STD_LOGIC;
    lopt_115 : in STD_LOGIC;
    lopt_116 : in STD_LOGIC;
    lopt_117 : out STD_LOGIC;
    lopt_118 : in STD_LOGIC;
    lopt_119 : in STD_LOGIC;
    lopt_120 : out STD_LOGIC;
    lopt_121 : out STD_LOGIC;
    lopt_122 : out STD_LOGIC;
    lopt_123 : out STD_LOGIC;
    lopt_124 : out STD_LOGIC;
    lopt_125 : in STD_LOGIC;
    lopt_126 : in STD_LOGIC;
    lopt_127 : in STD_LOGIC;
    lopt_128 : in STD_LOGIC;
    lopt_129 : out STD_LOGIC;
    lopt_130 : in STD_LOGIC;
    lopt_131 : in STD_LOGIC;
    lopt_132 : out STD_LOGIC;
    lopt_133 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_MUXCY_XORCY_478 : entity is "MB_MUXCY_XORCY";
end MB_MUXCY_XORCY_478;

architecture STRUCTURE of MB_MUXCY_XORCY_478 is
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_100\ : STD_LOGIC;
  signal \^lopt_101\ : STD_LOGIC;
  signal \^lopt_102\ : STD_LOGIC;
  signal \^lopt_103\ : STD_LOGIC;
  signal \^lopt_104\ : STD_LOGIC;
  signal \^lopt_105\ : STD_LOGIC;
  signal \^lopt_106\ : STD_LOGIC;
  signal \^lopt_107\ : STD_LOGIC;
  signal \^lopt_108\ : STD_LOGIC;
  signal \^lopt_109\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal \^lopt_110\ : STD_LOGIC;
  signal \^lopt_111\ : STD_LOGIC;
  signal \^lopt_112\ : STD_LOGIC;
  signal \^lopt_113\ : STD_LOGIC;
  signal \^lopt_114\ : STD_LOGIC;
  signal \^lopt_115\ : STD_LOGIC;
  signal \^lopt_117\ : STD_LOGIC;
  signal \^lopt_118\ : STD_LOGIC;
  signal \^lopt_119\ : STD_LOGIC;
  signal \^lopt_12\ : STD_LOGIC;
  signal \^lopt_120\ : STD_LOGIC;
  signal \^lopt_121\ : STD_LOGIC;
  signal \^lopt_122\ : STD_LOGIC;
  signal \^lopt_123\ : STD_LOGIC;
  signal \^lopt_124\ : STD_LOGIC;
  signal \^lopt_125\ : STD_LOGIC;
  signal \^lopt_126\ : STD_LOGIC;
  signal \^lopt_127\ : STD_LOGIC;
  signal \^lopt_128\ : STD_LOGIC;
  signal \^lopt_129\ : STD_LOGIC;
  signal \^lopt_13\ : STD_LOGIC;
  signal \^lopt_130\ : STD_LOGIC;
  signal \^lopt_131\ : STD_LOGIC;
  signal \^lopt_132\ : STD_LOGIC;
  signal lopt_134 : STD_LOGIC;
  signal lopt_135 : STD_LOGIC;
  signal lopt_136 : STD_LOGIC;
  signal lopt_137 : STD_LOGIC;
  signal lopt_138 : STD_LOGIC;
  signal lopt_139 : STD_LOGIC;
  signal lopt_140 : STD_LOGIC;
  signal lopt_141 : STD_LOGIC;
  signal lopt_142 : STD_LOGIC;
  signal \^lopt_15\ : STD_LOGIC;
  signal \^lopt_16\ : STD_LOGIC;
  signal \^lopt_17\ : STD_LOGIC;
  signal \^lopt_18\ : STD_LOGIC;
  signal \^lopt_19\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_20\ : STD_LOGIC;
  signal \^lopt_21\ : STD_LOGIC;
  signal \^lopt_22\ : STD_LOGIC;
  signal \^lopt_23\ : STD_LOGIC;
  signal \^lopt_24\ : STD_LOGIC;
  signal \^lopt_25\ : STD_LOGIC;
  signal \^lopt_26\ : STD_LOGIC;
  signal \^lopt_27\ : STD_LOGIC;
  signal \^lopt_28\ : STD_LOGIC;
  signal \^lopt_29\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_30\ : STD_LOGIC;
  signal \^lopt_32\ : STD_LOGIC;
  signal \^lopt_33\ : STD_LOGIC;
  signal \^lopt_34\ : STD_LOGIC;
  signal \^lopt_35\ : STD_LOGIC;
  signal \^lopt_36\ : STD_LOGIC;
  signal \^lopt_37\ : STD_LOGIC;
  signal \^lopt_38\ : STD_LOGIC;
  signal \^lopt_39\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_40\ : STD_LOGIC;
  signal \^lopt_41\ : STD_LOGIC;
  signal \^lopt_42\ : STD_LOGIC;
  signal \^lopt_43\ : STD_LOGIC;
  signal \^lopt_44\ : STD_LOGIC;
  signal \^lopt_45\ : STD_LOGIC;
  signal \^lopt_46\ : STD_LOGIC;
  signal \^lopt_47\ : STD_LOGIC;
  signal \^lopt_49\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_50\ : STD_LOGIC;
  signal \^lopt_51\ : STD_LOGIC;
  signal \^lopt_52\ : STD_LOGIC;
  signal \^lopt_53\ : STD_LOGIC;
  signal \^lopt_54\ : STD_LOGIC;
  signal \^lopt_55\ : STD_LOGIC;
  signal \^lopt_56\ : STD_LOGIC;
  signal \^lopt_57\ : STD_LOGIC;
  signal \^lopt_58\ : STD_LOGIC;
  signal \^lopt_59\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_60\ : STD_LOGIC;
  signal \^lopt_61\ : STD_LOGIC;
  signal \^lopt_62\ : STD_LOGIC;
  signal \^lopt_63\ : STD_LOGIC;
  signal \^lopt_64\ : STD_LOGIC;
  signal \^lopt_66\ : STD_LOGIC;
  signal \^lopt_67\ : STD_LOGIC;
  signal \^lopt_68\ : STD_LOGIC;
  signal \^lopt_69\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_70\ : STD_LOGIC;
  signal \^lopt_71\ : STD_LOGIC;
  signal \^lopt_72\ : STD_LOGIC;
  signal \^lopt_73\ : STD_LOGIC;
  signal \^lopt_74\ : STD_LOGIC;
  signal \^lopt_75\ : STD_LOGIC;
  signal \^lopt_76\ : STD_LOGIC;
  signal \^lopt_77\ : STD_LOGIC;
  signal \^lopt_78\ : STD_LOGIC;
  signal \^lopt_79\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_80\ : STD_LOGIC;
  signal \^lopt_81\ : STD_LOGIC;
  signal \^lopt_83\ : STD_LOGIC;
  signal \^lopt_84\ : STD_LOGIC;
  signal \^lopt_85\ : STD_LOGIC;
  signal \^lopt_86\ : STD_LOGIC;
  signal \^lopt_87\ : STD_LOGIC;
  signal \^lopt_88\ : STD_LOGIC;
  signal \^lopt_89\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal \^lopt_90\ : STD_LOGIC;
  signal \^lopt_91\ : STD_LOGIC;
  signal \^lopt_92\ : STD_LOGIC;
  signal \^lopt_93\ : STD_LOGIC;
  signal \^lopt_94\ : STD_LOGIC;
  signal \^lopt_95\ : STD_LOGIC;
  signal \^lopt_96\ : STD_LOGIC;
  signal \^lopt_97\ : STD_LOGIC;
  signal \^lopt_98\ : STD_LOGIC;
  signal NLW_CARRY4_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_CARRY4_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of CARRY4 : label is "LO:O";
  attribute box_type : string;
  attribute box_type of CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of CARRY4_1 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of CARRY4_1 : label is "LO:O";
  attribute box_type of CARRY4_1 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of CARRY4_2 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of CARRY4_2 : label is "LO:O";
  attribute box_type of CARRY4_2 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of CARRY4_3 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of CARRY4_3 : label is "LO:O";
  attribute box_type of CARRY4_3 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of CARRY4_4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of CARRY4_4 : label is "LO:O";
  attribute box_type of CARRY4_4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of CARRY4_5 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of CARRY4_5 : label is "LO:O";
  attribute box_type of CARRY4_5 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of CARRY4_6 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of CARRY4_6 : label is "LO:O";
  attribute box_type of CARRY4_6 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_10\ <= lopt_9;
  \^lopt_100\ <= lopt_93;
  \^lopt_101\ <= lopt_94;
  \^lopt_103\ <= lopt_96;
  \^lopt_104\ <= lopt_97;
  \^lopt_106\ <= lopt_99;
  \^lopt_107\ <= lopt_100;
  \^lopt_109\ <= lopt_102;
  \^lopt_11\ <= lopt_10;
  \^lopt_110\ <= lopt_103;
  \^lopt_117\ <= lopt_109;
  \^lopt_118\ <= lopt_110;
  \^lopt_120\ <= lopt_112;
  \^lopt_121\ <= lopt_113;
  \^lopt_123\ <= lopt_115;
  \^lopt_124\ <= lopt_116;
  \^lopt_126\ <= lopt_118;
  \^lopt_127\ <= lopt_119;
  \^lopt_15\ <= lopt_13;
  \^lopt_16\ <= lopt_14;
  \^lopt_18\ <= lopt_16;
  \^lopt_19\ <= lopt_17;
  \^lopt_2\ <= lopt_1;
  \^lopt_21\ <= lopt_19;
  \^lopt_22\ <= lopt_20;
  \^lopt_24\ <= lopt_22;
  \^lopt_25\ <= lopt_23;
  \^lopt_3\ <= lopt_2;
  \^lopt_32\ <= lopt_29;
  \^lopt_33\ <= lopt_30;
  \^lopt_35\ <= lopt_32;
  \^lopt_36\ <= lopt_33;
  \^lopt_38\ <= lopt_35;
  \^lopt_39\ <= lopt_36;
  \^lopt_4\ <= lopt_3;
  \^lopt_41\ <= lopt_38;
  \^lopt_42\ <= lopt_39;
  \^lopt_49\ <= lopt_45;
  \^lopt_5\ <= lopt_4;
  \^lopt_50\ <= lopt_46;
  \^lopt_52\ <= lopt_48;
  \^lopt_53\ <= lopt_49;
  \^lopt_55\ <= lopt_51;
  \^lopt_56\ <= lopt_52;
  \^lopt_58\ <= lopt_54;
  \^lopt_59\ <= lopt_55;
  \^lopt_66\ <= lopt_61;
  \^lopt_67\ <= lopt_62;
  \^lopt_69\ <= lopt_64;
  \^lopt_7\ <= lopt_6;
  \^lopt_70\ <= lopt_65;
  \^lopt_72\ <= lopt_67;
  \^lopt_73\ <= lopt_68;
  \^lopt_75\ <= lopt_70;
  \^lopt_76\ <= lopt_71;
  \^lopt_8\ <= lopt_7;
  \^lopt_83\ <= lopt_77;
  \^lopt_84\ <= lopt_78;
  \^lopt_86\ <= lopt_80;
  \^lopt_87\ <= lopt_81;
  \^lopt_89\ <= lopt_83;
  \^lopt_90\ <= lopt_84;
  \^lopt_92\ <= lopt_86;
  \^lopt_93\ <= lopt_87;
  lopt_101 <= \^lopt_108\;
  lopt_104 <= \^lopt_111\;
  lopt_105 <= \^lopt_112\;
  lopt_106 <= \^lopt_113\;
  lopt_107 <= \^lopt_114\;
  lopt_108 <= \^lopt_115\;
  lopt_11 <= \^lopt_12\;
  lopt_111 <= \^lopt_119\;
  lopt_114 <= \^lopt_122\;
  lopt_117 <= \^lopt_125\;
  lopt_12 <= \^lopt_13\;
  lopt_120 <= \^lopt_128\;
  lopt_121 <= \^lopt_129\;
  lopt_122 <= \^lopt_130\;
  lopt_123 <= \^lopt_131\;
  lopt_124 <= \^lopt_132\;
  lopt_129 <= lopt_138;
  lopt_132 <= lopt_141;
  lopt_133 <= lopt_142;
  lopt_134 <= lopt_125;
  lopt_135 <= lopt_126;
  lopt_136 <= lopt_127;
  lopt_137 <= lopt_128;
  lopt_139 <= lopt_130;
  lopt_140 <= lopt_131;
  lopt_15 <= \^lopt_17\;
  lopt_18 <= \^lopt_20\;
  lopt_21 <= \^lopt_23\;
  lopt_24 <= \^lopt_26\;
  lopt_25 <= \^lopt_27\;
  lopt_26 <= \^lopt_28\;
  lopt_27 <= \^lopt_29\;
  lopt_28 <= \^lopt_30\;
  lopt_31 <= \^lopt_34\;
  lopt_34 <= \^lopt_37\;
  lopt_37 <= \^lopt_40\;
  lopt_40 <= \^lopt_43\;
  lopt_41 <= \^lopt_44\;
  lopt_42 <= \^lopt_45\;
  lopt_43 <= \^lopt_46\;
  lopt_44 <= \^lopt_47\;
  lopt_47 <= \^lopt_51\;
  lopt_5 <= \^lopt_6\;
  lopt_50 <= \^lopt_54\;
  lopt_53 <= \^lopt_57\;
  lopt_56 <= \^lopt_60\;
  lopt_57 <= \^lopt_61\;
  lopt_58 <= \^lopt_62\;
  lopt_59 <= \^lopt_63\;
  lopt_60 <= \^lopt_64\;
  lopt_63 <= \^lopt_68\;
  lopt_66 <= \^lopt_71\;
  lopt_69 <= \^lopt_74\;
  lopt_72 <= \^lopt_77\;
  lopt_73 <= \^lopt_78\;
  lopt_74 <= \^lopt_79\;
  lopt_75 <= \^lopt_80\;
  lopt_76 <= \^lopt_81\;
  lopt_79 <= \^lopt_85\;
  lopt_8 <= \^lopt_9\;
  lopt_82 <= \^lopt_88\;
  lopt_85 <= \^lopt_91\;
  lopt_88 <= \^lopt_94\;
  lopt_89 <= \^lopt_95\;
  lopt_90 <= \^lopt_96\;
  lopt_91 <= \^lopt_97\;
  lopt_92 <= \^lopt_98\;
  lopt_95 <= \^lopt_102\;
  lopt_98 <= \^lopt_105\;
CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_23\,
      CO(3) => \^lopt_40\,
      CO(2) => \^lopt_37\,
      CO(1) => \^lopt_34\,
      CO(0) => \^lopt_30\,
      CYINIT => '0',
      DI(3) => \^lopt_41\,
      DI(2) => \^lopt_38\,
      DI(1) => \^lopt_35\,
      DI(0) => \^lopt_32\,
      O(3) => \^lopt_46\,
      O(2) => \^lopt_45\,
      O(1) => \^lopt_44\,
      O(0) => \^lopt_43\,
      S(3) => \^lopt_42\,
      S(2) => \^lopt_39\,
      S(1) => \^lopt_36\,
      S(0) => \^lopt_33\
    );
CARRY4_1: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_40\,
      CO(3) => \^lopt_57\,
      CO(2) => \^lopt_54\,
      CO(1) => \^lopt_51\,
      CO(0) => \^lopt_47\,
      CYINIT => '0',
      DI(3) => \^lopt_58\,
      DI(2) => \^lopt_55\,
      DI(1) => \^lopt_52\,
      DI(0) => \^lopt_49\,
      O(3) => \^lopt_63\,
      O(2) => \^lopt_62\,
      O(1) => \^lopt_61\,
      O(0) => \^lopt_60\,
      S(3) => \^lopt_59\,
      S(2) => \^lopt_56\,
      S(1) => \^lopt_53\,
      S(0) => \^lopt_50\
    );
CARRY4_2: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_57\,
      CO(3) => \^lopt_74\,
      CO(2) => \^lopt_71\,
      CO(1) => \^lopt_68\,
      CO(0) => \^lopt_64\,
      CYINIT => '0',
      DI(3) => \^lopt_75\,
      DI(2) => \^lopt_72\,
      DI(1) => \^lopt_69\,
      DI(0) => \^lopt_66\,
      O(3) => \^lopt_80\,
      O(2) => \^lopt_79\,
      O(1) => \^lopt_78\,
      O(0) => \^lopt_77\,
      S(3) => \^lopt_76\,
      S(2) => \^lopt_73\,
      S(1) => \^lopt_70\,
      S(0) => \^lopt_67\
    );
CARRY4_3: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_74\,
      CO(3) => \^lopt_91\,
      CO(2) => \^lopt_88\,
      CO(1) => \^lopt_85\,
      CO(0) => \^lopt_81\,
      CYINIT => '0',
      DI(3) => \^lopt_92\,
      DI(2) => \^lopt_89\,
      DI(1) => \^lopt_86\,
      DI(0) => \^lopt_83\,
      O(3) => \^lopt_97\,
      O(2) => \^lopt_96\,
      O(1) => \^lopt_95\,
      O(0) => \^lopt_94\,
      S(3) => \^lopt_93\,
      S(2) => \^lopt_90\,
      S(1) => \^lopt_87\,
      S(0) => \^lopt_84\
    );
CARRY4_4: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_91\,
      CO(3) => \^lopt_108\,
      CO(2) => \^lopt_105\,
      CO(1) => \^lopt_102\,
      CO(0) => \^lopt_98\,
      CYINIT => '0',
      DI(3) => \^lopt_109\,
      DI(2) => \^lopt_106\,
      DI(1) => \^lopt_103\,
      DI(0) => \^lopt_100\,
      O(3) => \^lopt_114\,
      O(2) => \^lopt_113\,
      O(1) => \^lopt_112\,
      O(0) => \^lopt_111\,
      S(3) => \^lopt_110\,
      S(2) => \^lopt_107\,
      S(1) => \^lopt_104\,
      S(0) => \^lopt_101\
    );
CARRY4_5: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_108\,
      CO(3) => \^lopt_125\,
      CO(2) => \^lopt_122\,
      CO(1) => \^lopt_119\,
      CO(0) => \^lopt_115\,
      CYINIT => '0',
      DI(3) => \^lopt_126\,
      DI(2) => \^lopt_123\,
      DI(1) => \^lopt_120\,
      DI(0) => \^lopt_117\,
      O(3) => \^lopt_131\,
      O(2) => \^lopt_130\,
      O(1) => \^lopt_129\,
      O(0) => \^lopt_128\,
      S(3) => \^lopt_127\,
      S(2) => \^lopt_124\,
      S(1) => \^lopt_121\,
      S(0) => \^lopt_118\
    );
CARRY4_6: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_125\,
      CO(3) => \Using_FPGA.Native\,
      CO(2) => lopt_138,
      CO(1) => NLW_CARRY4_6_CO_UNCONNECTED(1),
      CO(0) => \^lopt_132\,
      CYINIT => '0',
      DI(3) => DI,
      DI(2) => lopt_139,
      DI(1) => lopt_136,
      DI(0) => lopt_134,
      O(3) => \MEM_DataBus_Addr_reg[0]\(0),
      O(2) => NLW_CARRY4_6_O_UNCONNECTED(2),
      O(1) => lopt_142,
      O(0) => lopt_141,
      S(3) => S,
      S(2) => lopt_140,
      S(1) => lopt_137,
      S(0) => lopt_135
    );
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_9\,
      CO(2) => \^lopt_6\,
      CO(1 downto 0) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(1 downto 0),
      CYINIT => lopt,
      DI(3) => \^lopt_10\,
      DI(2) => \^lopt_7\,
      DI(1) => \^lopt_4\,
      DI(0) => \^lopt_2\,
      O(3) => \^lopt_12\,
      O(2 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(2 downto 0),
      S(3) => \^lopt_11\,
      S(2) => \^lopt_8\,
      S(1) => \^lopt_5\,
      S(0) => \^lopt_3\
    );
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \^lopt_9\,
      CO(3) => \^lopt_23\,
      CO(2) => \^lopt_20\,
      CO(1) => \^lopt_17\,
      CO(0) => \^lopt_13\,
      CYINIT => '0',
      DI(3) => \^lopt_24\,
      DI(2) => \^lopt_21\,
      DI(1) => \^lopt_18\,
      DI(0) => \^lopt_15\,
      O(3) => \^lopt_29\,
      O(2) => \^lopt_28\,
      O(1) => \^lopt_27\,
      O(0) => \^lopt_26\,
      S(3) => \^lopt_25\,
      S(2) => \^lopt_22\,
      S(1) => \^lopt_19\,
      S(0) => \^lopt_16\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_RAM32M is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end MB_RAM32M;

architecture STRUCTURE of MB_RAM32M is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_RAM32M_307 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_RAM32M_307 : entity is "MB_RAM32M";
end MB_RAM32M_307;

architecture STRUCTURE of MB_RAM32M_307 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_RAM32M_308 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_RAM32M_308 : entity is "MB_RAM32M";
end MB_RAM32M_308;

architecture STRUCTURE of MB_RAM32M_308 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_RAM32M_309 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_RAM32M_309 : entity is "MB_RAM32M";
end MB_RAM32M_309;

architecture STRUCTURE of MB_RAM32M_309 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_RAM32M_310 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_RAM32M_310 : entity is "MB_RAM32M";
end MB_RAM32M_310;

architecture STRUCTURE of MB_RAM32M_310 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_RAM32M_311 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_RAM32M_311 : entity is "MB_RAM32M";
end MB_RAM32M_311;

architecture STRUCTURE of MB_RAM32M_311 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_RAM32M_312 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_RAM32M_312 : entity is "MB_RAM32M";
end MB_RAM32M_312;

architecture STRUCTURE of MB_RAM32M_312 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_RAM32M_313 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_RAM32M_313 : entity is "MB_RAM32M";
end MB_RAM32M_313;

architecture STRUCTURE of MB_RAM32M_313 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_RAM32M_314 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_RAM32M_314 : entity is "MB_RAM32M";
end MB_RAM32M_314;

architecture STRUCTURE of MB_RAM32M_314 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_RAM32M_315 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_RAM32M_315 : entity is "MB_RAM32M";
end MB_RAM32M_315;

architecture STRUCTURE of MB_RAM32M_315 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_RAM32M_316 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_RAM32M_316 : entity is "MB_RAM32M";
end MB_RAM32M_316;

architecture STRUCTURE of MB_RAM32M_316 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_RAM32M_317 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_RAM32M_317 : entity is "MB_RAM32M";
end MB_RAM32M_317;

architecture STRUCTURE of MB_RAM32M_317 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_RAM32M_318 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_RAM32M_318 : entity is "MB_RAM32M";
end MB_RAM32M_318;

architecture STRUCTURE of MB_RAM32M_318 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_RAM32M_319 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_RAM32M_319 : entity is "MB_RAM32M";
end MB_RAM32M_319;

architecture STRUCTURE of MB_RAM32M_319 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_RAM32M_320 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_RAM32M_320 : entity is "MB_RAM32M";
end MB_RAM32M_320;

architecture STRUCTURE of MB_RAM32M_320 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MB_RAM32M_321 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MB_RAM32M_321 : entity is "MB_RAM32M";
end MB_RAM32M_321;

architecture STRUCTURE of MB_RAM32M_321 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      DIA(1 downto 0) => WB_Fwd(1 downto 0),
      DIB(1 downto 0) => WB_Fwd(1 downto 0),
      DIC(1 downto 0) => WB_Fwd(1 downto 0),
      DID(1 downto 0) => WB_Fwd(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Shift_Logic_Module_gti is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \EX_Op1_reg[24]\ : in STD_LOGIC;
    \EX_Op1_reg[24]_0\ : in STD_LOGIC
  );
end Shift_Logic_Module_gti;

architecture STRUCTURE of Shift_Logic_Module_gti is
  signal mask_0_15 : STD_LOGIC;
  signal mask_16_23 : STD_LOGIC;
  signal sign_0_15 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sign_0_15 : signal is "true";
  signal sign_16_23 : STD_LOGIC;
  attribute RTL_KEEP of sign_16_23 : signal is "true";
begin
  \Using_FPGA.Native\ <= sign_16_23;
  \Using_FPGA.Native_0\ <= sign_0_15;
  sign_0_15 <= \EX_Op1_reg[24]_0\;
  sign_16_23 <= \EX_Op1_reg[24]\;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mask_0_15
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mask_16_23
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity address_decoder is
  port (
    \sig_ip2bus_data_reg[12]\ : out STD_LOGIC;
    sig_txd_sb_wr_en_reg : out STD_LOGIC;
    sig_str_rst_reg : out STD_LOGIC;
    IPIC_STATE_reg : out STD_LOGIC;
    sig_str_rst_reg_0 : out STD_LOGIC;
    sig_str_rst_reg_1 : out STD_LOGIC;
    sig_str_rst_reg_2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[13]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[12]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[12]_1\ : out STD_LOGIC;
    \sig_register_array_reg[1][0]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \sig_register_array_reg[0][8]\ : out STD_LOGIC;
    \sig_register_array_reg[0][7]\ : out STD_LOGIC;
    sig_txd_sb_wr_en_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \sig_register_array_reg[1][0]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]\ : out STD_LOGIC;
    \sig_register_array_reg[0][10]\ : out STD_LOGIC;
    \sig_register_array_reg[0][9]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \sig_register_array_reg[0][3]\ : out STD_LOGIC;
    \sig_register_array_reg[0][6]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[1][0]_1\ : out STD_LOGIC;
    IP2Bus_RdAck_reg : out STD_LOGIC;
    \sig_txd_wr_data_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][4]\ : out STD_LOGIC;
    \sig_register_array_reg[0][3]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][10]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][9]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][3]_1\ : out STD_LOGIC;
    \sig_register_array_reg[0][7]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][6]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][0]\ : out STD_LOGIC;
    sig_rd_rlen_reg : out STD_LOGIC;
    \sig_register_array_reg[0][1]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[12]_2\ : out STD_LOGIC;
    sig_rxd_rd_en40_out : out STD_LOGIC;
    sig_rxd_rd_en_reg : out STD_LOGIC;
    IP2Bus_Error_reg : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][1]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][0]_0\ : out STD_LOGIC;
    sig_txd_sb_wr_en : out STD_LOGIC;
    sig_txd_wr_en : out STD_LOGIC;
    \sig_register_array_reg[0][3]_2\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][1]_1\ : out STD_LOGIC;
    sig_rx_channel_reset_reg : out STD_LOGIC;
    sig_tx_channel_reset_reg : out STD_LOGIC;
    cs_ce_clr : in STD_LOGIC;
    Q : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    IPIC_STATE : in STD_LOGIC;
    \goreg_dm.dout_i_reg[18]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[17]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[16]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[15]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[14]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[13]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[12]\ : in STD_LOGIC;
    sig_rx_channel_reset_reg_0 : in STD_LOGIC;
    \goreg_bm.dout_i_reg[30]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_ip2bus_data : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rx_channel_reset_reg_1 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 12 downto 0 );
    rx_fg_len_empty : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst_wrst_busy : in STD_LOGIC;
    p_11_in18_in : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    eqOp : in STD_LOGIC;
    sig_Bus2IP_RNW : in STD_LOGIC;
    IP2Bus_Error2_in : in STD_LOGIC;
    p_17_in : in STD_LOGIC;
    \MEM_DataBus_Write_Data_reg[31]\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    \sig_register_array_reg[0][12]_1\ : in STD_LOGIC;
    \sig_register_array_reg[0][11]_1\ : in STD_LOGIC;
    \sig_register_array_reg[0][10]_1\ : in STD_LOGIC;
    empty_fwft_i_reg_1 : in STD_LOGIC;
    \goreg_dm.dout_i_reg[21]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rx_channel_reset_reg_2 : in STD_LOGIC;
    sig_tx_channel_reset_reg_0 : in STD_LOGIC;
    IP2Bus_RdAck_reg_0 : in STD_LOGIC;
    IP2Bus_WrAck_reg : in STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end address_decoder;

architecture STRUCTURE of address_decoder is
  signal Bus_RNW_reg_i_1_n_0 : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\ : STD_LOGIC;
  signal \^ipic_state_reg\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\ : STD_LOGIC;
  signal ce_expnd_i_0 : STD_LOGIC;
  signal ce_expnd_i_1 : STD_LOGIC;
  signal ce_expnd_i_10 : STD_LOGIC;
  signal ce_expnd_i_11 : STD_LOGIC;
  signal ce_expnd_i_12 : STD_LOGIC;
  signal ce_expnd_i_2 : STD_LOGIC;
  signal ce_expnd_i_3 : STD_LOGIC;
  signal ce_expnd_i_4 : STD_LOGIC;
  signal ce_expnd_i_5 : STD_LOGIC;
  signal ce_expnd_i_6 : STD_LOGIC;
  signal ce_expnd_i_7 : STD_LOGIC;
  signal ce_expnd_i_8 : STD_LOGIC;
  signal ce_expnd_i_9 : STD_LOGIC;
  signal sig_Bus2IP_RdCE : STD_LOGIC_VECTOR ( 9 to 9 );
  signal sig_Bus2IP_WrCE : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \sig_ip2bus_data[0]_i_10_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[0]_i_12_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[0]_i_13_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[0]_i_14_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[0]_i_7_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[0]_i_8_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[0]_i_9_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[13]_i_10_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[13]_i_5_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[13]_i_6_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[13]_i_8_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[13]_i_9_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[20]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[21]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[31]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[12]\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[12]_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[12]_1\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[12]_2\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[13]\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[13]_0\ : STD_LOGIC;
  signal sig_rd_rlen_i_3_n_0 : STD_LOGIC;
  signal \^sig_rd_rlen_reg\ : STD_LOGIC;
  signal \sig_register_array[0][0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][0]_i_8_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][8]_i_3_n_0\ : STD_LOGIC;
  signal \sig_register_array[1][0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_register_array[1][0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_register_array[1][0]_i_6_n_0\ : STD_LOGIC;
  signal \^sig_register_array_reg[1][0]_0\ : STD_LOGIC;
  signal \^sig_register_array_reg[1][0]_1\ : STD_LOGIC;
  signal sig_rx_channel_reset_i_2_n_0 : STD_LOGIC;
  signal sig_rx_channel_reset_i_3_n_0 : STD_LOGIC;
  signal sig_rx_channel_reset_i_4_n_0 : STD_LOGIC;
  signal sig_rx_channel_reset_i_5_n_0 : STD_LOGIC;
  signal \^sig_rxd_rd_en_reg\ : STD_LOGIC;
  signal sig_str_rst_i_2_n_0 : STD_LOGIC;
  signal \^sig_str_rst_reg\ : STD_LOGIC;
  signal \^sig_str_rst_reg_0\ : STD_LOGIC;
  signal \^sig_str_rst_reg_2\ : STD_LOGIC;
  signal sig_tx_channel_reset_i_2_n_0 : STD_LOGIC;
  signal sig_tx_channel_reset_i_4_n_0 : STD_LOGIC;
  signal \^sig_txd_sb_wr_en_reg\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_3_n_0\ : STD_LOGIC;
  signal sig_txd_wr_en_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Bus_RNW_reg_i_1 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[11].ce_out_i[11]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[12].ce_out_i[12]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[2].ce_out_i[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[4].ce_out_i[4]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[5].ce_out_i[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[6].ce_out_i[6]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[9].ce_out_i[9]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of IP2Bus_RdAck_i_2 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of IP2Bus_WrAck_i_1 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[0]_i_10\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[0]_i_12\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[0]_i_13\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[0]_i_14\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[0]_i_5\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[0]_i_7\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[13]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[13]_i_5\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[13]_i_6\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[13]_i_7\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[13]_i_8\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[13]_i_9\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[14]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[15]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[16]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[17]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[18]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[19]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[20]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[21]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[31]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[31]_i_3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of sig_rd_rlen_i_2 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sig_register_array[0][0]_i_5\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sig_register_array[0][0]_i_6\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sig_register_array[0][1]_i_3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sig_register_array[0][1]_i_5\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sig_register_array[0][1]_i_7\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sig_register_array[0][2]_i_3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sig_register_array[0][3]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sig_register_array[0][4]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sig_register_array[0][7]_i_5\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sig_register_array[1][0]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sig_register_array[1][0]_i_3\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sig_register_array[1][0]_i_4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sig_register_array[1][0]_i_5\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sig_register_array[1][0]_i_6\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sig_register_array[1][10]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sig_register_array[1][11]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sig_register_array[1][12]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sig_register_array[1][1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sig_register_array[1][2]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sig_register_array[1][3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sig_register_array[1][4]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sig_register_array[1][5]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sig_register_array[1][6]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sig_register_array[1][7]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sig_register_array[1][8]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sig_register_array[1][9]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of sig_rx_channel_reset_i_2 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of sig_rx_channel_reset_i_3 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of sig_rx_channel_reset_i_4 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of sig_rx_channel_reset_i_5 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of sig_str_rst_i_2 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of sig_tx_channel_reset_i_3 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of sig_txd_sb_wr_en_i_1 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sig_txd_wr_data[31]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sig_txd_wr_data[31]_i_4\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of sig_txd_wr_en_i_1 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of sig_txd_wr_en_i_3 : label is "soft_lutpair75";
begin
  IPIC_STATE_reg <= \^ipic_state_reg\;
  \sig_ip2bus_data_reg[12]\ <= \^sig_ip2bus_data_reg[12]\;
  \sig_ip2bus_data_reg[12]_0\ <= \^sig_ip2bus_data_reg[12]_0\;
  \sig_ip2bus_data_reg[12]_1\ <= \^sig_ip2bus_data_reg[12]_1\;
  \sig_ip2bus_data_reg[12]_2\ <= \^sig_ip2bus_data_reg[12]_2\;
  \sig_ip2bus_data_reg[13]\ <= \^sig_ip2bus_data_reg[13]\;
  \sig_ip2bus_data_reg[13]_0\ <= \^sig_ip2bus_data_reg[13]_0\;
  sig_rd_rlen_reg <= \^sig_rd_rlen_reg\;
  \sig_register_array_reg[1][0]_0\ <= \^sig_register_array_reg[1][0]_0\;
  \sig_register_array_reg[1][0]_1\ <= \^sig_register_array_reg[1][0]_1\;
  sig_rxd_rd_en_reg <= \^sig_rxd_rd_en_reg\;
  sig_str_rst_reg <= \^sig_str_rst_reg\;
  sig_str_rst_reg_0 <= \^sig_str_rst_reg_0\;
  sig_str_rst_reg_2 <= \^sig_str_rst_reg_2\;
  sig_txd_sb_wr_en_reg <= \^sig_txd_sb_wr_en_reg\;
Bus_RNW_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_Bus2IP_RNW,
      I1 => Q,
      I2 => \^sig_str_rst_reg_0\,
      O => Bus_RNW_reg_i_1_n_0
    );
Bus_RNW_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus_RNW_reg_i_1_n_0,
      Q => \^sig_str_rst_reg_0\,
      R => '0'
    );
\GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(2),
      I2 => Q,
      I3 => \bus2ip_addr_i_reg[5]\(0),
      I4 => \bus2ip_addr_i_reg[5]\(1),
      O => ce_expnd_i_12
    );
\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_12,
      Q => \^sig_str_rst_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(2),
      I1 => \bus2ip_addr_i_reg[5]\(0),
      I2 => \bus2ip_addr_i_reg[5]\(3),
      I3 => \bus2ip_addr_i_reg[5]\(1),
      I4 => Q,
      O => ce_expnd_i_2
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_2,
      Q => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[11].ce_out_i[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(2),
      I1 => \bus2ip_addr_i_reg[5]\(3),
      I2 => Q,
      I3 => \bus2ip_addr_i_reg[5]\(0),
      I4 => \bus2ip_addr_i_reg[5]\(1),
      O => ce_expnd_i_1
    );
\GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_1,
      Q => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[12].ce_out_i[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(1),
      I1 => \bus2ip_addr_i_reg[5]\(0),
      I2 => \bus2ip_addr_i_reg[5]\(3),
      I3 => \bus2ip_addr_i_reg[5]\(2),
      I4 => Q,
      O => ce_expnd_i_0
    );
\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_0,
      Q => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(2),
      I2 => \bus2ip_addr_i_reg[5]\(1),
      I3 => \bus2ip_addr_i_reg[5]\(0),
      I4 => Q,
      O => ce_expnd_i_11
    );
\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_11,
      Q => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[2].ce_out_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(2),
      I2 => \bus2ip_addr_i_reg[5]\(0),
      I3 => \bus2ip_addr_i_reg[5]\(1),
      I4 => Q,
      O => ce_expnd_i_10
    );
\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_10,
      Q => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(2),
      I2 => Q,
      I3 => \bus2ip_addr_i_reg[5]\(0),
      I4 => \bus2ip_addr_i_reg[5]\(1),
      O => ce_expnd_i_9
    );
\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_9,
      Q => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[4].ce_out_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(1),
      I2 => \bus2ip_addr_i_reg[5]\(0),
      I3 => \bus2ip_addr_i_reg[5]\(2),
      I4 => Q,
      O => ce_expnd_i_8
    );
\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_8,
      Q => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[5].ce_out_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(1),
      I2 => Q,
      I3 => \bus2ip_addr_i_reg[5]\(0),
      I4 => \bus2ip_addr_i_reg[5]\(2),
      O => ce_expnd_i_7
    );
\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_7,
      Q => \^sig_txd_sb_wr_en_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[6].ce_out_i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(0),
      I2 => Q,
      I3 => \bus2ip_addr_i_reg[5]\(1),
      I4 => \bus2ip_addr_i_reg[5]\(2),
      O => ce_expnd_i_6
    );
\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_6,
      Q => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => Q,
      I2 => \bus2ip_addr_i_reg[5]\(2),
      I3 => \bus2ip_addr_i_reg[5]\(0),
      I4 => \bus2ip_addr_i_reg[5]\(1),
      O => ce_expnd_i_5
    );
\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_5,
      Q => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(2),
      I1 => \bus2ip_addr_i_reg[5]\(1),
      I2 => \bus2ip_addr_i_reg[5]\(0),
      I3 => Q,
      I4 => \bus2ip_addr_i_reg[5]\(3),
      O => ce_expnd_i_4
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_4,
      Q => \^sig_ip2bus_data_reg[12]\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[9].ce_out_i[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(2),
      I1 => \bus2ip_addr_i_reg[5]\(1),
      I2 => \bus2ip_addr_i_reg[5]\(3),
      I3 => \bus2ip_addr_i_reg[5]\(0),
      I4 => Q,
      O => ce_expnd_i_3
    );
\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_3,
      Q => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      R => cs_ce_clr
    );
IP2Bus_Error_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF200020002000"
    )
        port map (
      I0 => sig_txd_wr_en_i_3_n_0,
      I1 => \sig_txd_wr_data[31]_i_3_n_0\,
      I2 => sig_Bus2IP_WrCE(4),
      I3 => p_17_in,
      I4 => empty_fwft_i_reg_0,
      I5 => \^sig_rd_rlen_reg\,
      O => IP2Bus_Error_reg
    );
IP2Bus_RdAck_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_Bus2IP_RNW,
      I1 => \^ipic_state_reg\,
      I2 => IPIC_STATE,
      O => IP2Bus_RdAck_reg
    );
IP2Bus_WrAck_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^ipic_state_reg\,
      I1 => IPIC_STATE,
      I2 => s_axi_aresetn,
      O => sig_txd_sb_wr_en_reg_0
    );
\MEM_DECODE_GEN[0].cs_out_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => \^ipic_state_reg\,
      I1 => Q,
      I2 => s_axi_aresetn,
      I3 => IP2Bus_RdAck_reg_0,
      I4 => IP2Bus_WrAck_reg,
      O => \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\
    );
\MEM_DECODE_GEN[0].cs_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\,
      Q => \^ipic_state_reg\,
      R => '0'
    );
\sig_ip2bus_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^ipic_state_reg\,
      I1 => IPIC_STATE,
      I2 => s_axi_aresetn,
      O => SR(0)
    );
\sig_ip2bus_data[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBB7"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I1 => \^sig_str_rst_reg_0\,
      I2 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      O => \sig_ip2bus_data[0]_i_10_n_0\
    );
\sig_ip2bus_data[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEEA"
    )
        port map (
      I0 => \sig_ip2bus_data[0]_i_12_n_0\,
      I1 => \^sig_str_rst_reg_0\,
      I2 => \sig_ip2bus_data[0]_i_8_n_0\,
      I3 => \sig_ip2bus_data[0]_i_7_n_0\,
      I4 => \sig_ip2bus_data[0]_i_13_n_0\,
      I5 => \sig_ip2bus_data[0]_i_14_n_0\,
      O => \^sig_ip2bus_data_reg[12]_1\
    );
\sig_ip2bus_data[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      I1 => \^sig_ip2bus_data_reg[12]\,
      I2 => \^sig_str_rst_reg_0\,
      I3 => \^sig_str_rst_reg\,
      O => \sig_ip2bus_data[0]_i_12_n_0\
    );
\sig_ip2bus_data[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE00EE00"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => \^sig_ip2bus_data_reg[12]\,
      I3 => \^sig_str_rst_reg_0\,
      I4 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      O => \sig_ip2bus_data[0]_i_13_n_0\
    );
\sig_ip2bus_data[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBBBBB"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      I1 => \^sig_str_rst_reg_0\,
      I2 => \^sig_ip2bus_data_reg[12]\,
      I3 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      I4 => \^sig_str_rst_reg\,
      O => \sig_ip2bus_data[0]_i_14_n_0\
    );
\sig_ip2bus_data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0F0E0"
    )
        port map (
      I0 => \sig_ip2bus_data[0]_i_7_n_0\,
      I1 => \sig_ip2bus_data[0]_i_8_n_0\,
      I2 => \^sig_str_rst_reg_0\,
      I3 => \sig_ip2bus_data[0]_i_9_n_0\,
      I4 => \^sig_ip2bus_data_reg[12]\,
      I5 => \sig_ip2bus_data[0]_i_10_n_0\,
      O => \^sig_ip2bus_data_reg[12]_0\
    );
\sig_ip2bus_data[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[13]_0\,
      I1 => \^sig_ip2bus_data_reg[13]\,
      I2 => \^sig_ip2bus_data_reg[12]_1\,
      O => \^sig_ip2bus_data_reg[12]_2\
    );
\sig_ip2bus_data[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \sig_ip2bus_data[0]_i_7_n_0\
    );
\sig_ip2bus_data[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I4 => \^sig_txd_sb_wr_en_reg\,
      O => \sig_ip2bus_data[0]_i_8_n_0\
    );
\sig_ip2bus_data[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      I1 => \^sig_str_rst_reg\,
      O => \sig_ip2bus_data[0]_i_9_n_0\
    );
\sig_ip2bus_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[12]_2\,
      I1 => sig_rx_channel_reset_reg_0,
      I2 => \goreg_bm.dout_i_reg[30]\(5),
      I3 => \^sig_ip2bus_data_reg[12]_0\,
      I4 => \sig_ip2bus_data[10]_i_2_n_0\,
      I5 => \sig_register_array_reg[0][10]_1\,
      O => D(12)
    );
\sig_ip2bus_data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[12]_1\,
      I1 => \^sig_ip2bus_data_reg[13]\,
      I2 => \^sig_ip2bus_data_reg[13]_0\,
      I3 => \^sig_ip2bus_data_reg[12]_0\,
      I4 => empty_fwft_i_reg_1,
      I5 => \goreg_dm.dout_i_reg[21]\(2),
      O => \sig_ip2bus_data[10]_i_2_n_0\
    );
\sig_ip2bus_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[12]_2\,
      I1 => sig_rx_channel_reset_reg_0,
      I2 => \goreg_bm.dout_i_reg[30]\(4),
      I3 => \^sig_ip2bus_data_reg[12]_0\,
      I4 => \sig_ip2bus_data[11]_i_2_n_0\,
      I5 => \sig_register_array_reg[0][11]_1\,
      O => D(11)
    );
\sig_ip2bus_data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[12]_1\,
      I1 => \^sig_ip2bus_data_reg[13]\,
      I2 => \^sig_ip2bus_data_reg[13]_0\,
      I3 => \^sig_ip2bus_data_reg[12]_0\,
      I4 => empty_fwft_i_reg_1,
      I5 => \goreg_dm.dout_i_reg[21]\(1),
      O => \sig_ip2bus_data[11]_i_2_n_0\
    );
\sig_ip2bus_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[12]_2\,
      I1 => sig_rx_channel_reset_reg_0,
      I2 => \goreg_bm.dout_i_reg[30]\(3),
      I3 => \^sig_ip2bus_data_reg[12]_0\,
      I4 => \sig_ip2bus_data[12]_i_2_n_0\,
      I5 => \sig_register_array_reg[0][12]_1\,
      O => D(10)
    );
\sig_ip2bus_data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[12]_1\,
      I1 => \^sig_ip2bus_data_reg[13]\,
      I2 => \^sig_ip2bus_data_reg[13]_0\,
      I3 => \^sig_ip2bus_data_reg[12]_0\,
      I4 => empty_fwft_i_reg_1,
      I5 => \goreg_dm.dout_i_reg[21]\(0),
      O => \sig_ip2bus_data[12]_i_2_n_0\
    );
\sig_ip2bus_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[13]\,
      I1 => \goreg_dm.dout_i_reg[18]\,
      I2 => \^sig_ip2bus_data_reg[13]_0\,
      O => D(9)
    );
\sig_ip2bus_data[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFDFDFF"
    )
        port map (
      I0 => \^sig_str_rst_reg_0\,
      I1 => \^sig_ip2bus_data_reg[12]\,
      I2 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I4 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      I5 => \^sig_str_rst_reg\,
      O => \sig_ip2bus_data[13]_i_10_n_0\
    );
\sig_ip2bus_data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \sig_ip2bus_data[13]_i_5_n_0\,
      I1 => \sig_ip2bus_data[13]_i_6_n_0\,
      I2 => sig_Bus2IP_RdCE(9),
      I3 => \sig_ip2bus_data[13]_i_8_n_0\,
      I4 => \^sig_ip2bus_data_reg[12]_1\,
      I5 => \sig_ip2bus_data[13]_i_9_n_0\,
      O => \^sig_ip2bus_data_reg[13]\
    );
\sig_ip2bus_data[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[12]_1\,
      I1 => \^sig_ip2bus_data_reg[12]_0\,
      I2 => \^sig_str_rst_reg_0\,
      I3 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I4 => \sig_ip2bus_data[13]_i_8_n_0\,
      I5 => \sig_ip2bus_data[13]_i_10_n_0\,
      O => \^sig_ip2bus_data_reg[13]_0\
    );
\sig_ip2bus_data[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^sig_str_rst_reg_0\,
      I1 => \^sig_ip2bus_data_reg[12]\,
      I2 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      O => \sig_ip2bus_data[13]_i_5_n_0\
    );
\sig_ip2bus_data[13]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^sig_str_rst_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      I2 => \^sig_str_rst_reg_0\,
      O => \sig_ip2bus_data[13]_i_6_n_0\
    );
\sig_ip2bus_data[13]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I1 => \^sig_str_rst_reg_0\,
      O => sig_Bus2IP_RdCE(9)
    );
\sig_ip2bus_data[13]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \sig_ip2bus_data[0]_i_8_n_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      O => \sig_ip2bus_data[13]_i_8_n_0\
    );
\sig_ip2bus_data[13]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^sig_str_rst_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      O => \sig_ip2bus_data[13]_i_9_n_0\
    );
\sig_ip2bus_data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[13]\,
      I1 => \goreg_dm.dout_i_reg[17]\,
      I2 => \^sig_ip2bus_data_reg[13]_0\,
      O => D(8)
    );
\sig_ip2bus_data[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[13]\,
      I1 => \goreg_dm.dout_i_reg[16]\,
      I2 => \^sig_ip2bus_data_reg[13]_0\,
      O => D(7)
    );
\sig_ip2bus_data[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[13]\,
      I1 => \goreg_dm.dout_i_reg[15]\,
      I2 => \^sig_ip2bus_data_reg[13]_0\,
      O => D(6)
    );
\sig_ip2bus_data[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[13]\,
      I1 => \goreg_dm.dout_i_reg[14]\,
      I2 => \^sig_ip2bus_data_reg[13]_0\,
      O => D(5)
    );
\sig_ip2bus_data[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[13]\,
      I1 => \goreg_dm.dout_i_reg[13]\,
      I2 => \^sig_ip2bus_data_reg[13]_0\,
      O => D(4)
    );
\sig_ip2bus_data[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[13]\,
      I1 => \goreg_dm.dout_i_reg[12]\,
      I2 => \^sig_ip2bus_data_reg[13]_0\,
      O => D(3)
    );
\sig_ip2bus_data[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[13]\,
      I1 => \sig_ip2bus_data[20]_i_2_n_0\,
      O => D(2)
    );
\sig_ip2bus_data[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA800000008000"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[13]_0\,
      I1 => sig_rx_channel_reset_reg_0,
      I2 => \goreg_bm.dout_i_reg[30]\(2),
      I3 => \^sig_ip2bus_data_reg[12]_0\,
      I4 => \^sig_ip2bus_data_reg[12]_1\,
      I5 => sig_ip2bus_data(1),
      O => \sig_ip2bus_data[20]_i_2_n_0\
    );
\sig_ip2bus_data[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[13]\,
      I1 => \sig_ip2bus_data[21]_i_2_n_0\,
      O => D(1)
    );
\sig_ip2bus_data[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA800000008000"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[13]_0\,
      I1 => sig_rx_channel_reset_reg_0,
      I2 => \goreg_bm.dout_i_reg[30]\(1),
      I3 => \^sig_ip2bus_data_reg[12]_0\,
      I4 => \^sig_ip2bus_data_reg[12]_1\,
      I5 => sig_ip2bus_data(0),
      O => \sig_ip2bus_data[21]_i_2_n_0\
    );
\sig_ip2bus_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA88800000000"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[13]\,
      I1 => \sig_ip2bus_data[31]_i_2_n_0\,
      I2 => \sig_ip2bus_data[31]_i_3_n_0\,
      I3 => \goreg_bm.dout_i_reg[30]\(0),
      I4 => sig_rx_channel_reset_reg_1,
      I5 => \^sig_ip2bus_data_reg[13]_0\,
      O => D(0)
    );
\sig_ip2bus_data[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[12]_0\,
      I1 => \^sig_ip2bus_data_reg[12]_1\,
      I2 => rx_fg_len_empty,
      I3 => \count_reg[0]\(0),
      O => \sig_ip2bus_data[31]_i_2_n_0\
    );
\sig_ip2bus_data[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[12]_1\,
      I1 => \^sig_ip2bus_data_reg[12]_0\,
      I2 => sig_rx_channel_reset_reg_0,
      O => \sig_ip2bus_data[31]_i_3_n_0\
    );
sig_rd_rlen_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[12]\,
      I1 => \^sig_str_rst_reg_0\,
      I2 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I3 => sig_rd_rlen_i_3_n_0,
      O => \^sig_rd_rlen_reg\
    );
sig_rd_rlen_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0001FFFF"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      I2 => \sig_ip2bus_data[0]_i_8_n_0\,
      I3 => \sig_ip2bus_data[0]_i_9_n_0\,
      I4 => \^sig_str_rst_reg_0\,
      I5 => \sig_ip2bus_data[0]_i_7_n_0\,
      O => sig_rd_rlen_i_3_n_0
    );
\sig_register_array[0][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFEFEEEFEFE"
    )
        port map (
      I0 => \sig_register_array[0][0]_i_4_n_0\,
      I1 => \sig_register_array[0][0]_i_5_n_0\,
      I2 => \^sig_str_rst_reg_2\,
      I3 => \^sig_str_rst_reg_0\,
      I4 => \^sig_str_rst_reg\,
      I5 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      O => \sig_register_array_reg[0][0]_0\
    );
\sig_register_array[0][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0C00000EAFF"
    )
        port map (
      I0 => \sig_register_array[0][0]_i_6_n_0\,
      I1 => empty_fwft_i_reg_0,
      I2 => \^sig_rd_rlen_reg\,
      I3 => \^sig_str_rst_reg_2\,
      I4 => IP2Bus_Error2_in,
      I5 => \sig_register_array[0][0]_i_8_n_0\,
      O => \sig_register_array_reg[0][0]\
    );
\sig_register_array[0][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FFFE"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      I4 => \^sig_str_rst_reg_0\,
      I5 => sig_tx_channel_reset_i_2_n_0,
      O => \sig_register_array[0][0]_i_4_n_0\
    );
\sig_register_array[0][0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      I1 => \^sig_str_rst_reg_0\,
      I2 => \^sig_txd_sb_wr_en_reg\,
      O => \sig_register_array[0][0]_i_5_n_0\
    );
\sig_register_array[0][0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \^sig_str_rst_reg_0\,
      I2 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      O => \sig_register_array[0][0]_i_6_n_0\
    );
\sig_register_array[0][0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFEFF"
    )
        port map (
      I0 => \^sig_register_array_reg[1][0]_1\,
      I1 => \^sig_txd_sb_wr_en_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      I3 => \^sig_str_rst_reg\,
      I4 => \^sig_str_rst_reg_0\,
      I5 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      O => \sig_register_array[0][0]_i_8_n_0\
    );
\sig_register_array[0][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFCDDFD"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \sig_register_array[0][0]_i_4_n_0\,
      I2 => \^sig_str_rst_reg_2\,
      I3 => sig_Bus2IP_WrCE(0),
      I4 => \^sig_register_array_reg[1][0]_0\,
      I5 => \sig_register_array[1][0]_i_4_n_0\,
      O => \sig_register_array_reg[0][10]\
    );
\sig_register_array[0][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I1 => \^sig_str_rst_reg_0\,
      I2 => \^sig_str_rst_reg\,
      I3 => sig_str_rst_i_2_n_0,
      I4 => IP2Bus_Error2_in,
      I5 => s_axi_wdata(2),
      O => \sig_register_array_reg[0][10]_0\
    );
\sig_register_array[0][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFCDDFD"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \sig_register_array[0][0]_i_4_n_0\,
      I2 => \^sig_str_rst_reg_2\,
      I3 => sig_Bus2IP_WrCE(0),
      I4 => \^sig_register_array_reg[1][0]_0\,
      I5 => \sig_register_array[1][0]_i_4_n_0\,
      O => \sig_register_array_reg[0][11]\
    );
\sig_register_array[0][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I1 => \^sig_str_rst_reg_0\,
      I2 => \^sig_str_rst_reg\,
      I3 => sig_str_rst_i_2_n_0,
      I4 => IP2Bus_Error2_in,
      I5 => s_axi_wdata(1),
      O => \sig_register_array_reg[0][11]_0\
    );
\sig_register_array[0][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFCDDFD"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \sig_register_array[0][0]_i_4_n_0\,
      I2 => \^sig_str_rst_reg_2\,
      I3 => sig_Bus2IP_WrCE(0),
      I4 => \^sig_register_array_reg[1][0]_0\,
      I5 => \sig_register_array[1][0]_i_4_n_0\,
      O => \sig_register_array_reg[0][12]\
    );
\sig_register_array[0][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I1 => \^sig_str_rst_reg_0\,
      I2 => \^sig_str_rst_reg\,
      I3 => sig_str_rst_i_2_n_0,
      I4 => IP2Bus_Error2_in,
      I5 => s_axi_wdata(0),
      O => \sig_register_array_reg[0][12]_0\
    );
\sig_register_array[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFD0"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \^sig_register_array_reg[1][0]_0\,
      I2 => sig_Bus2IP_WrCE(0),
      I3 => \^sig_str_rst_reg_2\,
      I4 => \sig_register_array[0][0]_i_5_n_0\,
      I5 => \sig_register_array[0][0]_i_4_n_0\,
      O => \sig_register_array_reg[0][1]_0\
    );
\sig_register_array[0][1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \^sig_str_rst_reg_0\,
      I2 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      O => \sig_register_array_reg[0][1]_1\
    );
\sig_register_array[0][1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^sig_str_rst_reg_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I2 => eqOp,
      O => \^sig_str_rst_reg_2\
    );
\sig_register_array[0][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020020"
    )
        port map (
      I0 => \^ipic_state_reg\,
      I1 => IPIC_STATE,
      I2 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I3 => \^sig_str_rst_reg_0\,
      I4 => \^sig_str_rst_reg\,
      I5 => sig_str_rst_i_2_n_0,
      O => \sig_register_array_reg[0][1]\
    );
\sig_register_array[0][1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I1 => \^sig_str_rst_reg_0\,
      I2 => \^sig_ip2bus_data_reg[12]\,
      I3 => sig_rd_rlen_i_3_n_0,
      O => \^sig_rxd_rd_en_reg\
    );
\sig_register_array[0][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFD0"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \^sig_register_array_reg[1][0]_0\,
      I2 => sig_Bus2IP_WrCE(0),
      I3 => \^sig_str_rst_reg_2\,
      I4 => \sig_register_array[0][0]_i_5_n_0\,
      I5 => \sig_register_array[0][0]_i_4_n_0\,
      O => \sig_register_array_reg[0][2]\
    );
\sig_register_array[0][2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \^sig_str_rst_reg_0\,
      I2 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      O => \sig_register_array_reg[0][2]_0\
    );
\sig_register_array[0][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \^sig_str_rst_reg_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I2 => s_axi_wdata(9),
      O => \sig_register_array_reg[0][3]_2\
    );
\sig_register_array[0][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFAAEA"
    )
        port map (
      I0 => \sig_register_array[1][0]_i_4_n_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I2 => \^sig_str_rst_reg\,
      I3 => \^sig_str_rst_reg_0\,
      I4 => \^sig_str_rst_reg_2\,
      I5 => \sig_register_array[0][0]_i_4_n_0\,
      O => \sig_register_array_reg[0][3]\
    );
\sig_register_array[0][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010010"
    )
        port map (
      I0 => IP2Bus_Error2_in,
      I1 => sig_str_rst_i_2_n_0,
      I2 => \^sig_str_rst_reg\,
      I3 => \^sig_str_rst_reg_0\,
      I4 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I5 => \^sig_str_rst_reg_2\,
      O => \sig_register_array_reg[0][3]_0\
    );
\sig_register_array[0][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I1 => \^sig_str_rst_reg_0\,
      I2 => \^sig_str_rst_reg\,
      I3 => sig_str_rst_i_2_n_0,
      I4 => IP2Bus_Error2_in,
      I5 => s_axi_wdata(9),
      O => \sig_register_array_reg[0][3]_1\
    );
\sig_register_array[0][4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I1 => \^sig_str_rst_reg_0\,
      O => \^sig_register_array_reg[1][0]_0\
    );
\sig_register_array[0][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCDDCCCCCCFD"
    )
        port map (
      I0 => \^sig_str_rst_reg_2\,
      I1 => empty_fwft_i_reg,
      I2 => s_axi_wdata(8),
      I3 => IP2Bus_Error2_in,
      I4 => \sig_register_array[0][0]_i_8_n_0\,
      I5 => \^sig_register_array_reg[1][0]_0\,
      O => \sig_register_array_reg[0][4]\
    );
\sig_register_array[0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFCDDFD"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \sig_register_array[0][0]_i_4_n_0\,
      I2 => \^sig_str_rst_reg_2\,
      I3 => sig_Bus2IP_WrCE(0),
      I4 => \^sig_register_array_reg[1][0]_0\,
      I5 => \sig_register_array[1][0]_i_4_n_0\,
      O => \sig_register_array_reg[0][5]\
    );
\sig_register_array[0][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I1 => \^sig_str_rst_reg_0\,
      I2 => \^sig_str_rst_reg\,
      I3 => sig_str_rst_i_2_n_0,
      I4 => IP2Bus_Error2_in,
      I5 => s_axi_wdata(7),
      O => \sig_register_array_reg[0][5]_0\
    );
\sig_register_array[0][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCFFFFCCCCFFFE"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      I1 => sig_tx_channel_reset_i_2_n_0,
      I2 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      I4 => \^sig_str_rst_reg_0\,
      I5 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      O => \^sig_register_array_reg[1][0]_1\
    );
\sig_register_array[0][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045754545"
    )
        port map (
      I0 => \^sig_str_rst_reg_2\,
      I1 => \^sig_str_rst_reg_0\,
      I2 => \^sig_str_rst_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I4 => s_axi_wdata(6),
      I5 => \sig_register_array[1][0]_i_4_n_0\,
      O => \sig_register_array_reg[0][6]\
    );
\sig_register_array[0][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \MEM_DataBus_Write_Data_reg[31]\,
      I1 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      I2 => \^sig_str_rst_reg_0\,
      I3 => \^sig_txd_sb_wr_en_reg\,
      I4 => IP2Bus_Error2_in,
      I5 => sig_txd_wr_en_i_3_n_0,
      O => \sig_register_array_reg[0][6]_0\
    );
\sig_register_array[0][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => sig_str_rst_i_2_n_0,
      I1 => \sig_register_array[0][7]_i_4_n_0\,
      I2 => \sig_register_array[0][7]_i_5_n_0\,
      I3 => p_11_in18_in,
      I4 => \sig_register_array[0][7]_i_6_n_0\,
      O => \sig_register_array_reg[0][7]\
    );
\sig_register_array[0][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => IPIC_STATE,
      I1 => \^ipic_state_reg\,
      I2 => sig_str_rst_i_2_n_0,
      I3 => \^sig_str_rst_reg\,
      I4 => \^sig_str_rst_reg_0\,
      I5 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      O => \sig_register_array_reg[0][7]_0\
    );
\sig_register_array[0][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2322222200000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I1 => \^sig_str_rst_reg_0\,
      I2 => s_axi_wdata(5),
      I3 => \^sig_str_rst_reg\,
      I4 => p_11_in18_in,
      I5 => \^ipic_state_reg\,
      O => \sig_register_array[0][7]_i_4_n_0\
    );
\sig_register_array[0][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEFAA"
    )
        port map (
      I0 => IPIC_STATE,
      I1 => \^sig_str_rst_reg\,
      I2 => eqOp,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I4 => \^sig_str_rst_reg_0\,
      O => \sig_register_array[0][7]_i_5_n_0\
    );
\sig_register_array[0][7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I1 => IP2Bus_Error2_in,
      I2 => \sig_register_array[0][0]_i_5_n_0\,
      I3 => \^sig_str_rst_reg\,
      I4 => \^sig_str_rst_reg_0\,
      I5 => \sig_register_array[0][0]_i_4_n_0\,
      O => \sig_register_array[0][7]_i_6_n_0\
    );
\sig_register_array[0][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => sig_str_rst_i_2_n_0,
      I1 => \sig_register_array[0][8]_i_3_n_0\,
      I2 => \sig_register_array[0][7]_i_5_n_0\,
      I3 => srst_wrst_busy,
      I4 => \sig_register_array[0][7]_i_6_n_0\,
      O => \sig_register_array_reg[0][8]\
    );
\sig_register_array[0][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2322222200000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I1 => \^sig_str_rst_reg_0\,
      I2 => s_axi_wdata(4),
      I3 => \^sig_str_rst_reg\,
      I4 => srst_wrst_busy,
      I5 => \^ipic_state_reg\,
      O => \sig_register_array[0][8]_i_3_n_0\
    );
\sig_register_array[0][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFCDDFD"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \sig_register_array[0][0]_i_4_n_0\,
      I2 => \^sig_str_rst_reg_2\,
      I3 => sig_Bus2IP_WrCE(0),
      I4 => \^sig_register_array_reg[1][0]_0\,
      I5 => \sig_register_array[1][0]_i_4_n_0\,
      O => \sig_register_array_reg[0][9]\
    );
\sig_register_array[0][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I1 => \^sig_str_rst_reg_0\,
      I2 => \^sig_str_rst_reg\,
      I3 => sig_str_rst_i_2_n_0,
      I4 => IP2Bus_Error2_in,
      I5 => s_axi_wdata(3),
      O => \sig_register_array_reg[0][9]_0\
    );
\sig_register_array[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010F00000101"
    )
        port map (
      I0 => \^sig_register_array_reg[1][0]_1\,
      I1 => \^sig_str_rst_reg_2\,
      I2 => sig_Bus2IP_WrCE(0),
      I3 => \^sig_register_array_reg[1][0]_0\,
      I4 => \sig_register_array[1][0]_i_4_n_0\,
      I5 => \sig_register_array[1][0]_i_5_n_0\,
      O => E(0)
    );
\sig_register_array[1][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^sig_str_rst_reg_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(12),
      O => \sig_register_array_reg[1][0]\(12)
    );
\sig_register_array[1][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_str_rst_reg\,
      I1 => \^sig_str_rst_reg_0\,
      O => sig_Bus2IP_WrCE(0)
    );
\sig_register_array[1][0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF32FF"
    )
        port map (
      I0 => \^sig_txd_sb_wr_en_reg\,
      I1 => \^sig_str_rst_reg_0\,
      I2 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      I3 => \^ipic_state_reg\,
      I4 => IPIC_STATE,
      O => \sig_register_array[1][0]_i_4_n_0\
    );
\sig_register_array[1][0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \sig_register_array[1][0]_i_6_n_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => \^sig_str_rst_reg_0\,
      I3 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      I4 => sig_tx_channel_reset_i_4_n_0,
      O => \sig_register_array[1][0]_i_5_n_0\
    );
\sig_register_array[1][0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I1 => \^sig_ip2bus_data_reg[12]\,
      I2 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      I3 => \^sig_str_rst_reg_0\,
      I4 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      O => \sig_register_array[1][0]_i_6_n_0\
    );
\sig_register_array[1][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^sig_str_rst_reg_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(2),
      O => \sig_register_array_reg[1][0]\(2)
    );
\sig_register_array[1][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^sig_str_rst_reg_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(1),
      O => \sig_register_array_reg[1][0]\(1)
    );
\sig_register_array[1][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^sig_str_rst_reg_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(0),
      O => \sig_register_array_reg[1][0]\(0)
    );
\sig_register_array[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^sig_str_rst_reg_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(11),
      O => \sig_register_array_reg[1][0]\(11)
    );
\sig_register_array[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^sig_str_rst_reg_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(10),
      O => \sig_register_array_reg[1][0]\(10)
    );
\sig_register_array[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^sig_str_rst_reg_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(9),
      O => \sig_register_array_reg[1][0]\(9)
    );
\sig_register_array[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^sig_str_rst_reg_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(8),
      O => \sig_register_array_reg[1][0]\(8)
    );
\sig_register_array[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^sig_str_rst_reg_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(7),
      O => \sig_register_array_reg[1][0]\(7)
    );
\sig_register_array[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^sig_str_rst_reg_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(6),
      O => \sig_register_array_reg[1][0]\(6)
    );
\sig_register_array[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^sig_str_rst_reg_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(5),
      O => \sig_register_array_reg[1][0]\(5)
    );
\sig_register_array[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^sig_str_rst_reg_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(4),
      O => \sig_register_array_reg[1][0]\(4)
    );
\sig_register_array[1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^sig_str_rst_reg_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(3),
      O => \sig_register_array_reg[1][0]\(3)
    );
sig_rx_channel_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088FFBF00880080"
    )
        port map (
      I0 => sig_rx_channel_reset_i_2_n_0,
      I1 => sig_rx_channel_reset_i_3_n_0,
      I2 => sig_rx_channel_reset_i_4_n_0,
      I3 => sig_rx_channel_reset_i_5_n_0,
      I4 => srst_wrst_busy,
      I5 => sig_rx_channel_reset_reg_2,
      O => sig_rx_channel_reset_reg
    );
sig_rx_channel_reset_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      I1 => \^sig_str_rst_reg_0\,
      I2 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      O => sig_rx_channel_reset_i_2_n_0
    );
sig_rx_channel_reset_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50510000"
    )
        port map (
      I0 => \sig_register_array[1][0]_i_4_n_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I2 => \^sig_str_rst_reg_0\,
      I3 => \^sig_str_rst_reg\,
      I4 => eqOp,
      O => sig_rx_channel_reset_i_3_n_0
    );
sig_rx_channel_reset_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      I1 => \^sig_str_rst_reg_0\,
      I2 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      O => sig_rx_channel_reset_i_4_n_0
    );
sig_rx_channel_reset_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_tx_channel_reset_i_2_n_0,
      I1 => \^sig_str_rst_reg_0\,
      I2 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      O => sig_rx_channel_reset_i_5_n_0
    );
sig_rxd_rd_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888F800000000"
    )
        port map (
      I0 => \^sig_rxd_rd_en_reg\,
      I1 => sig_rx_channel_reset_reg_0,
      I2 => \^sig_rd_rlen_reg\,
      I3 => sig_rx_channel_reset_reg_2,
      I4 => rx_fg_len_empty,
      I5 => \^ipic_state_reg\,
      O => sig_rxd_rd_en40_out
    );
sig_str_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010110000"
    )
        port map (
      I0 => sig_str_rst_i_2_n_0,
      I1 => \^sig_str_rst_reg_2\,
      I2 => \^sig_str_rst_reg_0\,
      I3 => \^sig_str_rst_reg\,
      I4 => \^ipic_state_reg\,
      I5 => IPIC_STATE,
      O => sig_str_rst_reg_1
    );
sig_str_rst_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAE"
    )
        port map (
      I0 => \^sig_register_array_reg[1][0]_1\,
      I1 => \^sig_txd_sb_wr_en_reg\,
      I2 => \^sig_str_rst_reg_0\,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => sig_str_rst_i_2_n_0
    );
sig_tx_channel_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200020"
    )
        port map (
      I0 => sig_rx_channel_reset_i_3_n_0,
      I1 => sig_tx_channel_reset_i_2_n_0,
      I2 => sig_Bus2IP_WrCE(2),
      I3 => sig_tx_channel_reset_i_4_n_0,
      I4 => p_11_in18_in,
      I5 => sig_tx_channel_reset_reg_0,
      O => sig_tx_channel_reset_reg
    );
sig_tx_channel_reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000FFFE"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      I2 => \^sig_ip2bus_data_reg[12]\,
      I3 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I4 => \^sig_str_rst_reg_0\,
      I5 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      O => sig_tx_channel_reset_i_2_n_0
    );
sig_tx_channel_reset_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      I1 => \^sig_str_rst_reg_0\,
      O => sig_Bus2IP_WrCE(2)
    );
sig_tx_channel_reset_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3332"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      I1 => \^sig_str_rst_reg_0\,
      I2 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      O => sig_tx_channel_reset_i_4_n_0
    );
sig_txd_sb_wr_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \MEM_DataBus_Write_Data_reg[31]\,
      I1 => \^sig_txd_sb_wr_en_reg\,
      I2 => \^sig_str_rst_reg_0\,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      I4 => sig_txd_wr_en_i_3_n_0,
      O => sig_txd_sb_wr_en
    );
\sig_txd_wr_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040044000000400"
    )
        port map (
      I0 => IP2Bus_Error2_in,
      I1 => sig_txd_wr_en_i_3_n_0,
      I2 => \sig_txd_wr_data[31]_i_3_n_0\,
      I3 => sig_Bus2IP_WrCE(4),
      I4 => p_17_in,
      I5 => \MEM_DataBus_Write_Data_reg[31]\,
      O => \sig_txd_wr_data_reg[31]\(0)
    );
\sig_txd_wr_data[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_txd_sb_wr_en_reg\,
      I1 => \^sig_str_rst_reg_0\,
      O => \sig_txd_wr_data[31]_i_3_n_0\
    );
\sig_txd_wr_data[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      I1 => \^sig_str_rst_reg_0\,
      O => sig_Bus2IP_WrCE(4)
    );
sig_txd_wr_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_17_in,
      I1 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      I2 => \^sig_str_rst_reg_0\,
      I3 => \^sig_txd_sb_wr_en_reg\,
      I4 => sig_txd_wr_en_i_3_n_0,
      O => sig_txd_wr_en
    );
sig_txd_wr_en_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005051"
    )
        port map (
      I0 => sig_tx_channel_reset_reg_0,
      I1 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I2 => \^sig_str_rst_reg_0\,
      I3 => \^sig_str_rst_reg\,
      I4 => \^sig_register_array_reg[1][0]_1\,
      O => sig_txd_wr_en_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \address_decoder__parameterized0\ is
  port (
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0\ : out STD_LOGIC;
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1\ : out STD_LOGIC;
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg[31]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg[30]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg[29]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg[28]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg[27]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg[26]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg[25]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg[24]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg[23]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[21]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg[20]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg[19]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[18]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg[17]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg[16]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[15]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg[14]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg[11]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg[10]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg[9]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg[8]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg[7]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg[5]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[4]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[3]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[2]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[1]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Dual.gpio_OE_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Read_Reg2_In : out STD_LOGIC_VECTOR ( 0 to 31 );
    \Dual.gpio2_Data_Out_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Dual.gpio2_OE_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Read_Reg_Rst : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    is_write_reg : in STD_LOGIC;
    ip2bus_wrack_i_D1 : in STD_LOGIC;
    is_read : in STD_LOGIC;
    ip2bus_rdack_i_D1 : in STD_LOGIC;
    GPIO2_DBus_i : in STD_LOGIC_VECTOR ( 0 to 31 );
    bus2ip_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bus2ip_rnw_i_reg : in STD_LOGIC;
    \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg\ : in STD_LOGIC;
    gpio_io_t : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Dual.gpio_Data_In_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rst_reg : in STD_LOGIC;
    gpio2_io_t : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Dual.gpio2_Data_In_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio_xferAck_Reg : in STD_LOGIC;
    GPIO_xferAck_i : in STD_LOGIC;
    start2 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \address_decoder__parameterized0\ : entity is "address_decoder";
end \address_decoder__parameterized0\;

architecture STRUCTURE of \address_decoder__parameterized0\ is
  signal \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \^mem_decode_gen[0].cs_out_i_reg[0]_0\ : STD_LOGIC;
  signal \^mem_decode_gen[0].cs_out_i_reg[0]_1\ : STD_LOGIC;
  signal \^mem_decode_gen[0].cs_out_i_reg[0]_2\ : STD_LOGIC;
begin
  \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0\ <= \^mem_decode_gen[0].cs_out_i_reg[0]_0\;
  \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1\ <= \^mem_decode_gen[0].cs_out_i_reg[0]_1\;
  \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2\ <= \^mem_decode_gen[0].cs_out_i_reg[0]_2\;
\Dual.READ_REG2_GEN[0].GPIO2_DBus_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(31),
      I1 => \Dual.gpio2_Data_In_reg[0]\(31),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(0)
    );
\Dual.READ_REG2_GEN[10].GPIO2_DBus_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(21),
      I1 => \Dual.gpio2_Data_In_reg[0]\(21),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(10)
    );
\Dual.READ_REG2_GEN[11].GPIO2_DBus_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(20),
      I1 => \Dual.gpio2_Data_In_reg[0]\(20),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(11)
    );
\Dual.READ_REG2_GEN[12].GPIO2_DBus_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(19),
      I1 => \Dual.gpio2_Data_In_reg[0]\(19),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(12)
    );
\Dual.READ_REG2_GEN[13].GPIO2_DBus_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(18),
      I1 => \Dual.gpio2_Data_In_reg[0]\(18),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(13)
    );
\Dual.READ_REG2_GEN[14].GPIO2_DBus_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(17),
      I1 => \Dual.gpio2_Data_In_reg[0]\(17),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(14)
    );
\Dual.READ_REG2_GEN[15].GPIO2_DBus_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(16),
      I1 => \Dual.gpio2_Data_In_reg[0]\(16),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(15)
    );
\Dual.READ_REG2_GEN[16].GPIO2_DBus_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(15),
      I1 => \Dual.gpio2_Data_In_reg[0]\(15),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(16)
    );
\Dual.READ_REG2_GEN[17].GPIO2_DBus_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(14),
      I1 => \Dual.gpio2_Data_In_reg[0]\(14),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(17)
    );
\Dual.READ_REG2_GEN[18].GPIO2_DBus_i[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(13),
      I1 => \Dual.gpio2_Data_In_reg[0]\(13),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(18)
    );
\Dual.READ_REG2_GEN[19].GPIO2_DBus_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(12),
      I1 => \Dual.gpio2_Data_In_reg[0]\(12),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(19)
    );
\Dual.READ_REG2_GEN[1].GPIO2_DBus_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(30),
      I1 => \Dual.gpio2_Data_In_reg[0]\(30),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(1)
    );
\Dual.READ_REG2_GEN[20].GPIO2_DBus_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(11),
      I1 => \Dual.gpio2_Data_In_reg[0]\(11),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(20)
    );
\Dual.READ_REG2_GEN[21].GPIO2_DBus_i[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(10),
      I1 => \Dual.gpio2_Data_In_reg[0]\(10),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(21)
    );
\Dual.READ_REG2_GEN[22].GPIO2_DBus_i[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(9),
      I1 => \Dual.gpio2_Data_In_reg[0]\(9),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(22)
    );
\Dual.READ_REG2_GEN[23].GPIO2_DBus_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(8),
      I1 => \Dual.gpio2_Data_In_reg[0]\(8),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(23)
    );
\Dual.READ_REG2_GEN[24].GPIO2_DBus_i[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(7),
      I1 => \Dual.gpio2_Data_In_reg[0]\(7),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(24)
    );
\Dual.READ_REG2_GEN[25].GPIO2_DBus_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(6),
      I1 => \Dual.gpio2_Data_In_reg[0]\(6),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(25)
    );
\Dual.READ_REG2_GEN[26].GPIO2_DBus_i[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(5),
      I1 => \Dual.gpio2_Data_In_reg[0]\(5),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(26)
    );
\Dual.READ_REG2_GEN[27].GPIO2_DBus_i[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(4),
      I1 => \Dual.gpio2_Data_In_reg[0]\(4),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(27)
    );
\Dual.READ_REG2_GEN[28].GPIO2_DBus_i[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(3),
      I1 => \Dual.gpio2_Data_In_reg[0]\(3),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(28)
    );
\Dual.READ_REG2_GEN[29].GPIO2_DBus_i[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(2),
      I1 => \Dual.gpio2_Data_In_reg[0]\(2),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(29)
    );
\Dual.READ_REG2_GEN[2].GPIO2_DBus_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(29),
      I1 => \Dual.gpio2_Data_In_reg[0]\(29),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(2)
    );
\Dual.READ_REG2_GEN[30].GPIO2_DBus_i[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(1),
      I1 => \Dual.gpio2_Data_In_reg[0]\(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(30)
    );
\Dual.READ_REG2_GEN[31].GPIO2_DBus_i[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(0),
      I1 => \Dual.gpio2_Data_In_reg[0]\(0),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(31)
    );
\Dual.READ_REG2_GEN[3].GPIO2_DBus_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(28),
      I1 => \Dual.gpio2_Data_In_reg[0]\(28),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(3)
    );
\Dual.READ_REG2_GEN[4].GPIO2_DBus_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(27),
      I1 => \Dual.gpio2_Data_In_reg[0]\(27),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(4)
    );
\Dual.READ_REG2_GEN[5].GPIO2_DBus_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(26),
      I1 => \Dual.gpio2_Data_In_reg[0]\(26),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(5)
    );
\Dual.READ_REG2_GEN[6].GPIO2_DBus_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(25),
      I1 => \Dual.gpio2_Data_In_reg[0]\(25),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(6)
    );
\Dual.READ_REG2_GEN[7].GPIO2_DBus_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(24),
      I1 => \Dual.gpio2_Data_In_reg[0]\(24),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(7)
    );
\Dual.READ_REG2_GEN[8].GPIO2_DBus_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(23),
      I1 => \Dual.gpio2_Data_In_reg[0]\(23),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(8)
    );
\Dual.READ_REG2_GEN[9].GPIO2_DBus_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => gpio2_io_t(22),
      I1 => \Dual.gpio2_Data_In_reg[0]\(22),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(1),
      I5 => bus2ip_addr(0),
      O => Read_Reg2_In(9)
    );
\Dual.READ_REG_GEN[0].GPIO_DBus_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(31),
      I1 => \Dual.gpio_Data_In_reg[0]\(31),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[0]\
    );
\Dual.READ_REG_GEN[10].GPIO_DBus_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(21),
      I1 => \Dual.gpio_Data_In_reg[0]\(21),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg[10]\
    );
\Dual.READ_REG_GEN[11].GPIO_DBus_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(20),
      I1 => \Dual.gpio_Data_In_reg[0]\(20),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg[11]\
    );
\Dual.READ_REG_GEN[12].GPIO_DBus_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(19),
      I1 => \Dual.gpio_Data_In_reg[0]\(19),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]\
    );
\Dual.READ_REG_GEN[13].GPIO_DBus_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(18),
      I1 => \Dual.gpio_Data_In_reg[0]\(18),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]\
    );
\Dual.READ_REG_GEN[14].GPIO_DBus_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(17),
      I1 => \Dual.gpio_Data_In_reg[0]\(17),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg[14]\
    );
\Dual.READ_REG_GEN[15].GPIO_DBus_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(16),
      I1 => \Dual.gpio_Data_In_reg[0]\(16),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[15]\
    );
\Dual.READ_REG_GEN[16].GPIO_DBus_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(15),
      I1 => \Dual.gpio_Data_In_reg[0]\(15),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg[16]\
    );
\Dual.READ_REG_GEN[17].GPIO_DBus_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(14),
      I1 => \Dual.gpio_Data_In_reg[0]\(14),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg[17]\
    );
\Dual.READ_REG_GEN[18].GPIO_DBus_i[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(13),
      I1 => \Dual.gpio_Data_In_reg[0]\(13),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[18]\
    );
\Dual.READ_REG_GEN[19].GPIO_DBus_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(12),
      I1 => \Dual.gpio_Data_In_reg[0]\(12),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg[19]\
    );
\Dual.READ_REG_GEN[1].GPIO_DBus_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(30),
      I1 => \Dual.gpio_Data_In_reg[0]\(30),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[1]\
    );
\Dual.READ_REG_GEN[20].GPIO_DBus_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(11),
      I1 => \Dual.gpio_Data_In_reg[0]\(11),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg[20]\
    );
\Dual.READ_REG_GEN[21].GPIO_DBus_i[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(10),
      I1 => \Dual.gpio_Data_In_reg[0]\(10),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[21]\
    );
\Dual.READ_REG_GEN[22].GPIO_DBus_i[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(9),
      I1 => \Dual.gpio_Data_In_reg[0]\(9),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]\
    );
\Dual.READ_REG_GEN[23].GPIO_DBus_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(8),
      I1 => \Dual.gpio_Data_In_reg[0]\(8),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg[23]\
    );
\Dual.READ_REG_GEN[24].GPIO_DBus_i[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(7),
      I1 => \Dual.gpio_Data_In_reg[0]\(7),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg[24]\
    );
\Dual.READ_REG_GEN[25].GPIO_DBus_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(6),
      I1 => \Dual.gpio_Data_In_reg[0]\(6),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg[25]\
    );
\Dual.READ_REG_GEN[26].GPIO_DBus_i[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(5),
      I1 => \Dual.gpio_Data_In_reg[0]\(5),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg[26]\
    );
\Dual.READ_REG_GEN[27].GPIO_DBus_i[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(4),
      I1 => \Dual.gpio_Data_In_reg[0]\(4),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg[27]\
    );
\Dual.READ_REG_GEN[28].GPIO_DBus_i[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(3),
      I1 => \Dual.gpio_Data_In_reg[0]\(3),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg[28]\
    );
\Dual.READ_REG_GEN[29].GPIO_DBus_i[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(2),
      I1 => \Dual.gpio_Data_In_reg[0]\(2),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg[29]\
    );
\Dual.READ_REG_GEN[2].GPIO_DBus_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(29),
      I1 => \Dual.gpio_Data_In_reg[0]\(29),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[2]\
    );
\Dual.READ_REG_GEN[30].GPIO_DBus_i[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(1),
      I1 => \Dual.gpio_Data_In_reg[0]\(1),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg[30]\
    );
\Dual.READ_REG_GEN[31].GPIO_DBus_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I1 => gpio_xferAck_Reg,
      I2 => bus2ip_rnw_i_reg,
      I3 => GPIO_xferAck_i,
      O => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[31].GPIO_DBus_i[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(0),
      I1 => \Dual.gpio_Data_In_reg[0]\(0),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg[31]\
    );
\Dual.READ_REG_GEN[3].GPIO_DBus_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(28),
      I1 => \Dual.gpio_Data_In_reg[0]\(28),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[3]\
    );
\Dual.READ_REG_GEN[4].GPIO_DBus_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(27),
      I1 => \Dual.gpio_Data_In_reg[0]\(27),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[4]\
    );
\Dual.READ_REG_GEN[5].GPIO_DBus_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(26),
      I1 => \Dual.gpio_Data_In_reg[0]\(26),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg[5]\
    );
\Dual.READ_REG_GEN[6].GPIO_DBus_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(25),
      I1 => \Dual.gpio_Data_In_reg[0]\(25),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]\
    );
\Dual.READ_REG_GEN[7].GPIO_DBus_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(24),
      I1 => \Dual.gpio_Data_In_reg[0]\(24),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg[7]\
    );
\Dual.READ_REG_GEN[8].GPIO_DBus_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(23),
      I1 => \Dual.gpio_Data_In_reg[0]\(23),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg[8]\
    );
\Dual.READ_REG_GEN[9].GPIO_DBus_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000C0000"
    )
        port map (
      I0 => gpio_io_t(22),
      I1 => \Dual.gpio_Data_In_reg[0]\(22),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => bus2ip_addr(0),
      O => \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg[9]\
    );
\Dual.gpio2_Data_Out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => bus2ip_rnw_i_reg,
      I1 => bus2ip_addr(2),
      I2 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I3 => bus2ip_addr(1),
      I4 => bus2ip_addr(0),
      I5 => rst_reg,
      O => \Dual.gpio2_Data_Out_reg[0]\(0)
    );
\Dual.gpio2_OE[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => bus2ip_rnw_i_reg,
      I1 => bus2ip_addr(2),
      I2 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I3 => bus2ip_addr(1),
      I4 => bus2ip_addr(0),
      I5 => rst_reg,
      O => \Dual.gpio2_OE_reg[0]\(0)
    );
\Dual.gpio_Data_Out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => bus2ip_rnw_i_reg,
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_addr(0),
      I5 => rst_reg,
      O => E(0)
    );
\Dual.gpio_OE[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => bus2ip_rnw_i_reg,
      I1 => bus2ip_addr(0),
      I2 => bus2ip_addr(1),
      I3 => bus2ip_addr(2),
      I4 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I5 => rst_reg,
      O => \Dual.gpio_OE_reg[0]\(0)
    );
\MEM_DECODE_GEN[0].cs_out_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0000"
    )
        port map (
      I0 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I1 => start2,
      I2 => \^mem_decode_gen[0].cs_out_i_reg[0]_1\,
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_2\,
      I4 => s_axi_aresetn,
      O => \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\
    );
\MEM_DECODE_GEN[0].cs_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\,
      Q => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      R => '0'
    );
\ip2bus_data_i_D1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(0),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg\,
      O => D(31)
    );
\ip2bus_data_i_D1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(10),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg\,
      O => D(21)
    );
\ip2bus_data_i_D1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(11),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg\,
      O => D(20)
    );
\ip2bus_data_i_D1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(12),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg\,
      O => D(19)
    );
\ip2bus_data_i_D1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(13),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg\,
      O => D(18)
    );
\ip2bus_data_i_D1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(14),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg\,
      O => D(17)
    );
\ip2bus_data_i_D1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(15),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg\,
      O => D(16)
    );
\ip2bus_data_i_D1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(16),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg\,
      O => D(15)
    );
\ip2bus_data_i_D1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(17),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg\,
      O => D(14)
    );
\ip2bus_data_i_D1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(18),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg\,
      O => D(13)
    );
\ip2bus_data_i_D1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(19),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg\,
      O => D(12)
    );
\ip2bus_data_i_D1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(1),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg\,
      O => D(30)
    );
\ip2bus_data_i_D1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(20),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg\,
      O => D(11)
    );
\ip2bus_data_i_D1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(21),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg\,
      O => D(10)
    );
\ip2bus_data_i_D1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(22),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg\,
      O => D(9)
    );
\ip2bus_data_i_D1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(23),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg\,
      O => D(8)
    );
\ip2bus_data_i_D1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(24),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg\,
      O => D(7)
    );
\ip2bus_data_i_D1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(25),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg\,
      O => D(6)
    );
\ip2bus_data_i_D1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(26),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg\,
      O => D(5)
    );
\ip2bus_data_i_D1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(27),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg\,
      O => D(4)
    );
\ip2bus_data_i_D1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(28),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg\,
      O => D(3)
    );
\ip2bus_data_i_D1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(29),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg\,
      O => D(2)
    );
\ip2bus_data_i_D1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(2),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg\,
      O => D(29)
    );
\ip2bus_data_i_D1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(30),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg\,
      O => D(1)
    );
\ip2bus_data_i_D1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(31),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg\,
      O => D(0)
    );
\ip2bus_data_i_D1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(3),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg\,
      O => D(28)
    );
\ip2bus_data_i_D1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(4),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg\,
      O => D(27)
    );
\ip2bus_data_i_D1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(5),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg\,
      O => D(26)
    );
\ip2bus_data_i_D1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(6),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg\,
      O => D(25)
    );
\ip2bus_data_i_D1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(7),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg\,
      O => D(24)
    );
\ip2bus_data_i_D1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(8),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg\,
      O => D(23)
    );
\ip2bus_data_i_D1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => GPIO2_DBus_i(9),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(2),
      I3 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I4 => bus2ip_rnw_i_reg,
      I5 => \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg\,
      O => D(22)
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => is_read,
      I5 => ip2bus_rdack_i_D1,
      O => \^mem_decode_gen[0].cs_out_i_reg[0]_2\
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => is_write_reg,
      I5 => ip2bus_wrack_i_D1,
      O => \^mem_decode_gen[0].cs_out_i_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_crossbar_v2_1_8_addr_arbiter_sasd is
  port (
    m_valid_i : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    aa_grant_rnw : out STD_LOGIC;
    \m_atarget_enc_reg[1]\ : out STD_LOGIC;
    \m_ready_d_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_ready_d_reg[0]\ : out STD_LOGIC;
    \gen_axilite.s_axi_bvalid_i_reg\ : out STD_LOGIC;
    \m_ready_d_reg[1]_0\ : out STD_LOGIC;
    \m_ready_d_reg[0]_0\ : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_atarget_enc_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 34 downto 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_out__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_no_arbiter.m_valid_i_reg_0\ : out STD_LOGIC;
    \gen_no_arbiter.m_grant_hot_i_reg[0]_0\ : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_axilite.s_axi_bvalid_i_reg_0\ : out STD_LOGIC;
    \gen_axilite.s_axi_awready_i_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    m_ready_d : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    sr_rvalid : in STD_LOGIC;
    aresetn_d_reg : in STD_LOGIC;
    m_ready_d_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_atarget_hot_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid_i_reg : in STD_LOGIC;
    m_atarget_enc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mi_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    aa_wready : in STD_LOGIC;
    aa_bvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mi_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aready : in STD_LOGIC;
    \gen_axilite.s_axi_arready_i_reg\ : in STD_LOGIC;
    aa_awready : in STD_LOGIC
  );
end axi_crossbar_v2_1_8_addr_arbiter_sasd;

architecture STRUCTURE of axi_crossbar_v2_1_8_addr_arbiter_sasd is
  signal \^q\ : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal aa_grant_any : STD_LOGIC;
  signal \^aa_grant_rnw\ : STD_LOGIC;
  signal \gen_addr_decoder.addr_decoder_inst/TARGET_HOT_I\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_3\ : STD_LOGIC;
  signal \gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4\ : STD_LOGIC;
  signal \gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_3\ : STD_LOGIC;
  signal \gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4\ : STD_LOGIC;
  signal \^gen_axilite.s_axi_bvalid_i_reg\ : STD_LOGIC;
  signal \gen_no_arbiter.grant_rnw_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_arbiter.m_valid_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_no_arbiter.s_ready_i[0]_i_1_n_0\ : STD_LOGIC;
  signal m_atarget_enc_comb : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \m_ready_d[2]_i_6_n_0\ : STD_LOGIC;
  signal \^m_ready_d_reg[0]_0\ : STD_LOGIC;
  signal \^m_valid_i\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal s_amesg : STD_LOGIC_VECTOR ( 48 downto 1 );
  signal \s_arvalid_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_arvalid_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal s_awvalid_reg : STD_LOGIC;
  signal \s_awvalid_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal s_ready_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_axilite.s_axi_arready_i_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \gen_axilite.s_axi_bvalid_i_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \gen_axilite.s_axi_bvalid_i_i_3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \gen_axilite.s_axi_bvalid_i_i_4\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \gen_no_arbiter.s_ready_i[0]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \m_atarget_enc[0]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \m_atarget_enc[1]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \m_atarget_hot[0]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \m_atarget_hot[1]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \m_atarget_hot[2]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \m_axi_arvalid[0]_INST_0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \m_axi_arvalid[1]_INST_0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \m_axi_awvalid[0]_INST_0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \m_axi_awvalid[1]_INST_0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \m_axi_bready[0]_INST_0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \m_axi_bready[1]_INST_0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \m_axi_wvalid[1]_INST_0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \m_payload_i[34]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \m_ready_d[0]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \m_ready_d[2]_i_6\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \s_arvalid_reg[0]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \s_axi_arready[0]_INST_0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \s_axi_awready[0]_INST_0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \s_axi_bvalid[0]_INST_0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \s_axi_bvalid[0]_INST_0_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \s_axi_rvalid[0]_INST_0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \s_axi_wready[0]_INST_0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \s_axi_wready[0]_INST_0_i_2\ : label is "soft_lutpair155";
begin
  Q(34 downto 0) <= \^q\(34 downto 0);
  SR(0) <= \^sr\(0);
  aa_grant_rnw <= \^aa_grant_rnw\;
  \gen_axilite.s_axi_bvalid_i_reg\ <= \^gen_axilite.s_axi_bvalid_i_reg\;
  \m_ready_d_reg[0]_0\ <= \^m_ready_d_reg[0]_0\;
  m_valid_i <= \^m_valid_i\;
\gen_axilite.s_axi_arready_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^m_valid_i\,
      I1 => \^aa_grant_rnw\,
      I2 => m_ready_d(1),
      O => \m_ready_d_reg[1]\
    );
\gen_axilite.s_axi_awready_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => \m_atarget_hot_reg[2]\(2),
      I1 => p_4_in,
      I2 => \^gen_axilite.s_axi_bvalid_i_reg\,
      I3 => mi_bvalid(0),
      I4 => mi_wready(0),
      O => \gen_axilite.s_axi_awready_i_reg\
    );
\gen_axilite.s_axi_bvalid_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C4C4C4C4C4C4C4C"
    )
        port map (
      I0 => p_3_in,
      I1 => mi_bvalid(0),
      I2 => \m_atarget_hot_reg[2]\(2),
      I3 => p_4_in,
      I4 => \^gen_axilite.s_axi_bvalid_i_reg\,
      I5 => mi_wready(0),
      O => \gen_axilite.s_axi_bvalid_i_reg_0\
    );
\gen_axilite.s_axi_bvalid_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_bready(0),
      I1 => m_ready_d_0(0),
      I2 => \^m_valid_i\,
      I3 => \^aa_grant_rnw\,
      O => p_3_in
    );
\gen_axilite.s_axi_bvalid_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => m_ready_d_0(1),
      I1 => \^m_valid_i\,
      I2 => \^aa_grant_rnw\,
      I3 => s_axi_wvalid(0),
      O => p_4_in
    );
\gen_axilite.s_axi_bvalid_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^aa_grant_rnw\,
      I1 => \^m_valid_i\,
      I2 => m_ready_d_0(2),
      O => \^gen_axilite.s_axi_bvalid_i_reg\
    );
\gen_no_arbiter.grant_rnw_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF4700000044"
    )
        port map (
      I0 => s_awvalid_reg,
      I1 => s_axi_arvalid(0),
      I2 => s_axi_awvalid(0),
      I3 => aa_grant_any,
      I4 => \^m_valid_i\,
      I5 => \^aa_grant_rnw\,
      O => \gen_no_arbiter.grant_rnw_i_1_n_0\
    );
\gen_no_arbiter.grant_rnw_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_no_arbiter.grant_rnw_i_1_n_0\,
      Q => \^aa_grant_rnw\,
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(9),
      I1 => s_axi_awaddr(9),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(10)
    );
\gen_no_arbiter.m_amesg_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(10),
      I1 => s_axi_awaddr(10),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(11)
    );
\gen_no_arbiter.m_amesg_i[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(11),
      I1 => s_axi_awaddr(11),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(12)
    );
\gen_no_arbiter.m_amesg_i[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(12),
      I1 => s_axi_awaddr(12),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(13)
    );
\gen_no_arbiter.m_amesg_i[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(13),
      I1 => s_axi_awaddr(13),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(14)
    );
\gen_no_arbiter.m_amesg_i[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(14),
      I1 => s_axi_awaddr(14),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(15)
    );
\gen_no_arbiter.m_amesg_i[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(15),
      I1 => s_axi_awaddr(15),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(16)
    );
\gen_no_arbiter.m_amesg_i[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(16),
      I1 => s_axi_awaddr(16),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(17)
    );
\gen_no_arbiter.m_amesg_i[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(17),
      I1 => s_axi_awaddr(17),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(18)
    );
\gen_no_arbiter.m_amesg_i[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(18),
      I1 => s_axi_awaddr(18),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(19)
    );
\gen_no_arbiter.m_amesg_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_awaddr(0),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(1)
    );
\gen_no_arbiter.m_amesg_i[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(19),
      I1 => s_axi_awaddr(19),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(20)
    );
\gen_no_arbiter.m_amesg_i[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(20),
      I1 => s_axi_awaddr(20),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(21)
    );
\gen_no_arbiter.m_amesg_i[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(21),
      I1 => s_axi_awaddr(21),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(22)
    );
\gen_no_arbiter.m_amesg_i[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(22),
      I1 => s_axi_awaddr(22),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(23)
    );
\gen_no_arbiter.m_amesg_i[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(23),
      I1 => s_axi_awaddr(23),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(24)
    );
\gen_no_arbiter.m_amesg_i[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(24),
      I1 => s_axi_awaddr(24),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(25)
    );
\gen_no_arbiter.m_amesg_i[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(25),
      I1 => s_axi_awaddr(25),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(26)
    );
\gen_no_arbiter.m_amesg_i[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(26),
      I1 => s_axi_awaddr(26),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(27)
    );
\gen_no_arbiter.m_amesg_i[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(27),
      I1 => s_axi_awaddr(27),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(28)
    );
\gen_no_arbiter.m_amesg_i[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(28),
      I1 => s_axi_awaddr(28),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(29)
    );
\gen_no_arbiter.m_amesg_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_awaddr(1),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(2)
    );
\gen_no_arbiter.m_amesg_i[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(29),
      I1 => s_axi_awaddr(29),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(30)
    );
\gen_no_arbiter.m_amesg_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(30),
      I1 => s_axi_awaddr(30),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(31)
    );
\gen_no_arbiter.m_amesg_i[32]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn_d_reg,
      O => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i[32]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aa_grant_any,
      O => p_0_in1_in
    );
\gen_no_arbiter.m_amesg_i[32]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(31),
      I1 => s_axi_awaddr(31),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(32)
    );
\gen_no_arbiter.m_amesg_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_awaddr(2),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(3)
    );
\gen_no_arbiter.m_amesg_i[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_arprot(0),
      I1 => s_axi_awprot(0),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(46)
    );
\gen_no_arbiter.m_amesg_i[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_arprot(1),
      I1 => s_axi_awprot(1),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(47)
    );
\gen_no_arbiter.m_amesg_i[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_arprot(2),
      I1 => s_axi_awprot(2),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(48)
    );
\gen_no_arbiter.m_amesg_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_awaddr(3),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(4)
    );
\gen_no_arbiter.m_amesg_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_awaddr(4),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(5)
    );
\gen_no_arbiter.m_amesg_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(5),
      I1 => s_axi_awaddr(5),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(6)
    );
\gen_no_arbiter.m_amesg_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(6),
      I1 => s_axi_awaddr(6),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(7)
    );
\gen_no_arbiter.m_amesg_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(7),
      I1 => s_axi_awaddr(7),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(8)
    );
\gen_no_arbiter.m_amesg_i[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => s_axi_araddr(8),
      I1 => s_axi_awaddr(8),
      I2 => s_axi_arvalid(0),
      I3 => s_awvalid_reg,
      O => s_amesg(9)
    );
\gen_no_arbiter.m_amesg_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(10),
      Q => \^q\(9),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(11),
      Q => \^q\(10),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(12),
      Q => \^q\(11),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(13),
      Q => \^q\(12),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(14),
      Q => \^q\(13),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(15),
      Q => \^q\(14),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(16),
      Q => \^q\(15),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(17),
      Q => \^q\(16),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(18),
      Q => \^q\(17),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(19),
      Q => \^q\(18),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(1),
      Q => \^q\(0),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(20),
      Q => \^q\(19),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(21),
      Q => \^q\(20),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(22),
      Q => \^q\(21),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(23),
      Q => \^q\(22),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(24),
      Q => \^q\(23),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(25),
      Q => \^q\(24),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(26),
      Q => \^q\(25),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(27),
      Q => \^q\(26),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(28),
      Q => \^q\(27),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(29),
      Q => \^q\(28),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(2),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(30),
      Q => \^q\(29),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(31),
      Q => \^q\(30),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(32),
      Q => \^q\(31),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(3),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(46),
      Q => \^q\(32),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(47),
      Q => \^q\(33),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(48),
      Q => \^q\(34),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(4),
      Q => \^q\(3),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(5),
      Q => \^q\(4),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(6),
      Q => \^q\(5),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(7),
      Q => \^q\(6),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(8),
      Q => \^q\(7),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_amesg_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_in1_in,
      D => s_amesg(9),
      Q => \^q\(8),
      R => \^sr\(0)
    );
\gen_no_arbiter.m_grant_hot_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00FE00FE00"
    )
        port map (
      I0 => aa_grant_any,
      I1 => s_axi_awvalid(0),
      I2 => s_axi_arvalid(0),
      I3 => aresetn_d_reg,
      I4 => m_aready,
      I5 => \^m_valid_i\,
      O => \gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0\
    );
\gen_no_arbiter.m_grant_hot_i[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3B38"
    )
        port map (
      I0 => m_axi_wready(1),
      I1 => m_atarget_enc(0),
      I2 => m_atarget_enc(1),
      I3 => m_axi_wready(0),
      O => \gen_no_arbiter.m_grant_hot_i_reg[0]_0\
    );
\gen_no_arbiter.m_grant_hot_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0\,
      Q => aa_grant_any,
      R => '0'
    );
\gen_no_arbiter.m_valid_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47FF4700"
    )
        port map (
      I0 => \gen_axilite.s_axi_arready_i_reg\,
      I1 => \^aa_grant_rnw\,
      I2 => aa_awready,
      I3 => \^m_valid_i\,
      I4 => aa_grant_any,
      O => \gen_no_arbiter.m_valid_i_i_1_n_0\
    );
\gen_no_arbiter.m_valid_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3B38"
    )
        port map (
      I0 => m_axi_arready(1),
      I1 => m_atarget_enc(0),
      I2 => m_atarget_enc(1),
      I3 => m_axi_arready(0),
      O => \gen_no_arbiter.m_valid_i_reg_0\
    );
\gen_no_arbiter.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_no_arbiter.m_valid_i_i_1_n_0\,
      Q => \^m_valid_i\,
      R => \^sr\(0)
    );
\gen_no_arbiter.s_ready_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^m_valid_i\,
      I1 => aa_grant_any,
      I2 => aresetn_d_reg,
      O => \gen_no_arbiter.s_ready_i[0]_i_1_n_0\
    );
\gen_no_arbiter.s_ready_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_no_arbiter.s_ready_i[0]_i_1_n_0\,
      Q => s_ready_i,
      R => '0'
    );
\m_atarget_enc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_atarget_enc_comb(0),
      I1 => aresetn_d_reg,
      O => \m_atarget_enc_reg[0]\
    );
\m_atarget_enc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_addr_decoder.addr_decoder_inst/TARGET_HOT_I\(0),
      I1 => m_atarget_enc_comb(0),
      O => \m_atarget_enc_reg[1]\
    );
\m_atarget_hot[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_addr_decoder.addr_decoder_inst/TARGET_HOT_I\(0),
      I1 => aa_grant_any,
      O => D(0)
    );
\m_atarget_hot[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => aa_grant_any,
      I1 => m_atarget_enc_comb(0),
      O => D(1)
    );
\m_atarget_hot[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \gen_addr_decoder.addr_decoder_inst/TARGET_HOT_I\(0),
      I1 => m_atarget_enc_comb(0),
      I2 => aa_grant_any,
      O => D(2)
    );
\m_atarget_hot[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_3\,
      I1 => \^q\(18),
      I2 => \^q\(19),
      I3 => \^q\(17),
      I4 => \^q\(16),
      I5 => \gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4\,
      O => \gen_addr_decoder.addr_decoder_inst/TARGET_HOT_I\(0)
    );
\m_atarget_hot[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_3\,
      I1 => \^q\(18),
      I2 => \^q\(19),
      I3 => \^q\(17),
      I4 => \^q\(16),
      I5 => \gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4\,
      O => m_atarget_enc_comb(0)
    );
\m_atarget_hot[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^q\(23),
      I2 => \^q\(25),
      I3 => \^q\(20),
      I4 => \^q\(21),
      I5 => \^q\(22),
      O => \gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_3\
    );
\m_atarget_hot[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(28),
      I2 => \^q\(29),
      I3 => \^q\(30),
      I4 => \^q\(26),
      I5 => \^q\(27),
      O => \gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4\
    );
\m_atarget_hot[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^q\(22),
      I2 => \^q\(25),
      I3 => \^q\(20),
      I4 => \^q\(21),
      I5 => \^q\(23),
      O => \gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_3\
    );
\m_atarget_hot[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(28),
      I2 => \^q\(29),
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => \^q\(30),
      O => \gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4\
    );
\m_axi_arvalid[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \m_atarget_hot_reg[2]\(0),
      I1 => m_ready_d(1),
      I2 => \^aa_grant_rnw\,
      I3 => \^m_valid_i\,
      O => m_axi_arvalid(0)
    );
\m_axi_arvalid[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \m_atarget_hot_reg[2]\(1),
      I1 => m_ready_d(1),
      I2 => \^aa_grant_rnw\,
      I3 => \^m_valid_i\,
      O => m_axi_arvalid(1)
    );
\m_axi_awvalid[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \m_atarget_hot_reg[2]\(0),
      I1 => m_ready_d_0(2),
      I2 => \^m_valid_i\,
      I3 => \^aa_grant_rnw\,
      O => m_axi_awvalid(0)
    );
\m_axi_awvalid[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \m_atarget_hot_reg[2]\(1),
      I1 => m_ready_d_0(2),
      I2 => \^m_valid_i\,
      I3 => \^aa_grant_rnw\,
      O => m_axi_awvalid(1)
    );
\m_axi_bready[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \m_atarget_hot_reg[2]\(0),
      I1 => \^aa_grant_rnw\,
      I2 => \^m_valid_i\,
      I3 => m_ready_d_0(0),
      I4 => s_axi_bready(0),
      O => m_axi_bready(0)
    );
\m_axi_bready[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \m_atarget_hot_reg[2]\(1),
      I1 => \^aa_grant_rnw\,
      I2 => \^m_valid_i\,
      I3 => m_ready_d_0(0),
      I4 => s_axi_bready(0),
      O => m_axi_bready(1)
    );
\m_axi_wvalid[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \m_atarget_hot_reg[2]\(0),
      I1 => s_axi_wvalid(0),
      I2 => \^aa_grant_rnw\,
      I3 => \^m_valid_i\,
      I4 => m_ready_d_0(1),
      O => m_axi_wvalid(0)
    );
\m_axi_wvalid[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \m_atarget_hot_reg[2]\(1),
      I1 => s_axi_wvalid(0),
      I2 => \^aa_grant_rnw\,
      I3 => \^m_valid_i\,
      I4 => m_ready_d_0(1),
      O => m_axi_wvalid(1)
    );
\m_payload_i[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0800FFFF"
    )
        port map (
      I0 => \^m_valid_i\,
      I1 => \^aa_grant_rnw\,
      I2 => m_ready_d(0),
      I3 => s_axi_rready(0),
      I4 => sr_rvalid,
      O => E(0)
    );
\m_ready_d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^m_valid_i\,
      I1 => \^aa_grant_rnw\,
      I2 => m_ready_d(0),
      O => \m_ready_d_reg[0]\
    );
\m_ready_d[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A0A8000000000"
    )
        port map (
      I0 => p_4_in,
      I1 => m_axi_wready(1),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => m_axi_wready(0),
      I5 => \m_ready_d[2]_i_6_n_0\,
      O => \p_0_out__0\(0)
    );
\m_ready_d[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => s_axi_bready(0),
      I1 => s_axi_bvalid_i_reg,
      I2 => \^m_ready_d_reg[0]_0\,
      I3 => m_atarget_enc(1),
      I4 => mi_bvalid(0),
      O => p_0_out(0)
    );
\m_ready_d[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040004"
    )
        port map (
      I0 => m_ready_d_0(1),
      I1 => \^m_valid_i\,
      I2 => \^aa_grant_rnw\,
      I3 => m_atarget_enc(1),
      I4 => mi_wready(0),
      O => \m_ready_d[2]_i_6_n_0\
    );
\s_arvalid_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => s_awvalid_reg,
      I1 => s_axi_arvalid(0),
      I2 => aresetn_d_reg,
      I3 => s_ready_i,
      O => \s_arvalid_reg[0]_i_1_n_0\
    );
\s_arvalid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \s_arvalid_reg[0]_i_1_n_0\,
      Q => \s_arvalid_reg_reg_n_0_[0]\,
      R => '0'
    );
\s_awvalid_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A20000"
    )
        port map (
      I0 => s_axi_awvalid(0),
      I1 => s_axi_arvalid(0),
      I2 => s_awvalid_reg,
      I3 => \s_arvalid_reg_reg_n_0_[0]\,
      I4 => aresetn_d_reg,
      I5 => s_ready_i,
      O => \s_awvalid_reg[0]_i_1_n_0\
    );
\s_awvalid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \s_awvalid_reg[0]_i_1_n_0\,
      Q => s_awvalid_reg,
      R => '0'
    );
\s_axi_arready[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^aa_grant_rnw\,
      I1 => s_ready_i,
      O => s_axi_arready(0)
    );
\s_axi_awready[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_ready_i,
      I1 => \^aa_grant_rnw\,
      O => s_axi_awready(0)
    );
\s_axi_bvalid[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => aa_grant_any,
      I1 => aa_bvalid,
      O => s_axi_bvalid(0)
    );
\s_axi_bvalid[0]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^aa_grant_rnw\,
      I1 => \^m_valid_i\,
      I2 => m_ready_d_0(0),
      O => \^m_ready_d_reg[0]_0\
    );
\s_axi_rvalid[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => aa_grant_any,
      I1 => sr_rvalid,
      O => s_axi_rvalid(0)
    );
\s_axi_wready[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => aa_grant_any,
      I1 => aa_wready,
      O => s_axi_wready(0)
    );
\s_axi_wready[0]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^aa_grant_rnw\,
      I1 => \^m_valid_i\,
      I2 => m_ready_d_0(1),
      O => \m_ready_d_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_crossbar_v2_1_8_decerr_slave is
  port (
    mi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    mi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    mi_arready_mux : out STD_LOGIC;
    mi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    aa_rvalid : out STD_LOGIC;
    p_0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    aa_wready : out STD_LOGIC;
    aa_bvalid : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_axilite.s_axi_bvalid_i_reg_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \m_atarget_hot_reg[2]\ : in STD_LOGIC;
    \gen_no_arbiter.m_valid_i_reg\ : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_atarget_enc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_no_arbiter.m_valid_i_reg_0\ : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_no_arbiter.grant_rnw_reg\ : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_no_arbiter.grant_rnw_reg_0\ : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_no_arbiter.grant_rnw_reg_1\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aa_rready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_d_reg : in STD_LOGIC
  );
end axi_crossbar_v2_1_8_decerr_slave;

architecture STRUCTURE of axi_crossbar_v2_1_8_decerr_slave is
  signal \gen_axilite.s_axi_arready_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_axilite.s_axi_rvalid_i_i_1_n_0\ : STD_LOGIC;
  signal \^mi_arready\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mi_bvalid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mi_rvalid : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^mi_wready\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  mi_arready(0) <= \^mi_arready\(0);
  mi_bvalid(0) <= \^mi_bvalid\(0);
  mi_wready(0) <= \^mi_wready\(0);
\gen_axilite.s_axi_arready_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88882AAA"
    )
        port map (
      I0 => aresetn_d_reg,
      I1 => \^mi_arready\(0),
      I2 => Q(0),
      I3 => \gen_no_arbiter.m_valid_i_reg\,
      I4 => mi_rvalid(2),
      O => \gen_axilite.s_axi_arready_i_i_1_n_0\
    );
\gen_axilite.s_axi_arready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_axilite.s_axi_arready_i_i_1_n_0\,
      Q => \^mi_arready\(0),
      R => '0'
    );
\gen_axilite.s_axi_awready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \m_atarget_hot_reg[2]\,
      Q => \^mi_wready\(0),
      R => SR(0)
    );
\gen_axilite.s_axi_bvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_axilite.s_axi_bvalid_i_reg_0\,
      Q => \^mi_bvalid\(0),
      R => SR(0)
    );
\gen_axilite.s_axi_rvalid_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74CC44CC"
    )
        port map (
      I0 => aa_rready,
      I1 => mi_rvalid(2),
      I2 => \gen_no_arbiter.m_valid_i_reg\,
      I3 => Q(0),
      I4 => \^mi_arready\(0),
      O => \gen_axilite.s_axi_rvalid_i_i_1_n_0\
    );
\gen_axilite.s_axi_rvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_axilite.s_axi_rvalid_i_i_1_n_0\,
      Q => mi_rvalid(2),
      R => SR(0)
    );
\m_ready_d[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC88C0000088C0"
    )
        port map (
      I0 => \^mi_arready\(0),
      I1 => \gen_no_arbiter.m_valid_i_reg\,
      I2 => m_axi_arready(0),
      I3 => m_atarget_enc(1),
      I4 => m_atarget_enc(0),
      I5 => m_axi_arready(1),
      O => mi_arready_mux
    );
\m_ready_d[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC88C0000088C0"
    )
        port map (
      I0 => \^mi_wready\(0),
      I1 => \gen_no_arbiter.grant_rnw_reg\,
      I2 => m_axi_awready(0),
      I3 => m_atarget_enc(1),
      I4 => m_atarget_enc(0),
      I5 => m_axi_awready(1),
      O => p_0_out(0)
    );
m_valid_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC88C0000088C0"
    )
        port map (
      I0 => mi_rvalid(2),
      I1 => \gen_no_arbiter.m_valid_i_reg_0\,
      I2 => m_axi_rvalid(0),
      I3 => m_atarget_enc(1),
      I4 => m_atarget_enc(0),
      I5 => m_axi_rvalid(1),
      O => aa_rvalid
    );
\s_axi_bvalid[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC88C0000088C0"
    )
        port map (
      I0 => \^mi_bvalid\(0),
      I1 => \gen_no_arbiter.grant_rnw_reg_1\,
      I2 => m_axi_bvalid(0),
      I3 => m_atarget_enc(1),
      I4 => m_atarget_enc(0),
      I5 => m_axi_bvalid(1),
      O => aa_bvalid
    );
\s_axi_wready[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC88C0000088C0"
    )
        port map (
      I0 => \^mi_wready\(0),
      I1 => \gen_no_arbiter.grant_rnw_reg_0\,
      I2 => m_axi_wready(0),
      I3 => m_atarget_enc(1),
      I4 => m_atarget_enc(0),
      I5 => m_axi_wready(1),
      O => aa_wready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_crossbar_v2_1_8_splitter is
  port (
    m_aready : out STD_LOGIC;
    m_ready_d : out STD_LOGIC_VECTOR ( 2 downto 0 );
    aa_awready : out STD_LOGIC;
    \gen_no_arbiter.m_grant_hot_i_reg[0]\ : out STD_LOGIC;
    \gen_axilite.s_axi_arready_i_reg\ : in STD_LOGIC;
    aa_grant_rnw : in STD_LOGIC;
    p_0_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_0_out__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mi_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_atarget_enc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_no_arbiter.grant_rnw_reg\ : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    mi_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_no_arbiter.grant_rnw_reg_0\ : in STD_LOGIC;
    IP2Bus_WrAck_reg : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_valid_i : in STD_LOGIC;
    aresetn_d_reg : in STD_LOGIC;
    aa_wready : in STD_LOGIC;
    aa_bvalid : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
end axi_crossbar_v2_1_8_splitter;

architecture STRUCTURE of axi_crossbar_v2_1_8_splitter is
  signal \^aa_awready\ : STD_LOGIC;
  signal \^gen_no_arbiter.m_grant_hot_i_reg[0]\ : STD_LOGIC;
  signal \^m_ready_d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \m_ready_d[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_ready_d[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_ready_d[2]_i_1_n_0\ : STD_LOGIC;
  signal s_ready_i0 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  aa_awready <= \^aa_awready\;
  \gen_no_arbiter.m_grant_hot_i_reg[0]\ <= \^gen_no_arbiter.m_grant_hot_i_reg[0]\;
  m_ready_d(2 downto 0) <= \^m_ready_d\(2 downto 0);
\gen_no_arbiter.m_grant_hot_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88888888888"
    )
        port map (
      I0 => \gen_axilite.s_axi_arready_i_reg\,
      I1 => aa_grant_rnw,
      I2 => s_ready_i0(1),
      I3 => \^m_ready_d\(2),
      I4 => p_0_out(1),
      I5 => s_ready_i0(0),
      O => m_aready
    );
\gen_no_arbiter.m_grant_hot_i[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^m_ready_d\(1),
      I1 => mi_wready(0),
      I2 => m_atarget_enc(1),
      I3 => \gen_no_arbiter.grant_rnw_reg_0\,
      I4 => IP2Bus_WrAck_reg,
      I5 => s_axi_wvalid(0),
      O => s_ready_i0(1)
    );
\gen_no_arbiter.m_grant_hot_i[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^m_ready_d\(0),
      I1 => mi_bvalid(0),
      I2 => m_atarget_enc(1),
      I3 => \gen_no_arbiter.grant_rnw_reg\,
      I4 => \^gen_no_arbiter.m_grant_hot_i_reg[0]\,
      I5 => s_axi_bready(0),
      O => s_ready_i0(0)
    );
\m_ready_d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF800000"
    )
        port map (
      I0 => aa_bvalid,
      I1 => s_axi_bready(0),
      I2 => \gen_no_arbiter.grant_rnw_reg\,
      I3 => \^m_ready_d\(0),
      I4 => aresetn_d_reg,
      I5 => \^aa_awready\,
      O => \m_ready_d[0]_i_1_n_0\
    );
\m_ready_d[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF800000"
    )
        port map (
      I0 => aa_wready,
      I1 => \gen_no_arbiter.grant_rnw_reg_0\,
      I2 => s_axi_wvalid(0),
      I3 => \^m_ready_d\(1),
      I4 => aresetn_d_reg,
      I5 => \^aa_awready\,
      O => \m_ready_d[1]_i_1_n_0\
    );
\m_ready_d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAA0000"
    )
        port map (
      I0 => \^m_ready_d\(2),
      I1 => m_valid_i,
      I2 => aa_grant_rnw,
      I3 => p_0_out(1),
      I4 => aresetn_d_reg,
      I5 => \^aa_awready\,
      O => \m_ready_d[2]_i_1_n_0\
    );
\m_ready_d[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE0EEE00000"
    )
        port map (
      I0 => \p_0_out__0\(0),
      I1 => \^m_ready_d\(1),
      I2 => \^m_ready_d\(2),
      I3 => p_0_out(1),
      I4 => \^m_ready_d\(0),
      I5 => p_0_out(0),
      O => \^aa_awready\
    );
\m_ready_d[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3B38"
    )
        port map (
      I0 => m_axi_bvalid(1),
      I1 => m_atarget_enc(0),
      I2 => m_atarget_enc(1),
      I3 => m_axi_bvalid(0),
      O => \^gen_no_arbiter.m_grant_hot_i_reg[0]\
    );
\m_ready_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \m_ready_d[0]_i_1_n_0\,
      Q => \^m_ready_d\(0),
      R => '0'
    );
\m_ready_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \m_ready_d[1]_i_1_n_0\,
      Q => \^m_ready_d\(1),
      R => '0'
    );
\m_ready_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \m_ready_d[2]_i_1_n_0\,
      Q => \^m_ready_d\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_crossbar_v2_1_8_splitter__parameterized0\ is
  port (
    m_ready_d : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mi_arready_mux : in STD_LOGIC;
    \m_payload_i_reg[0]\ : in STD_LOGIC;
    aresetn_d_reg : in STD_LOGIC;
    \gen_no_arbiter.m_valid_i_reg\ : in STD_LOGIC;
    sr_rvalid : in STD_LOGIC;
    \gen_no_arbiter.m_valid_i_reg_0\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_crossbar_v2_1_8_splitter__parameterized0\ : entity is "axi_crossbar_v2_1_8_splitter";
end \axi_crossbar_v2_1_8_splitter__parameterized0\;

architecture STRUCTURE of \axi_crossbar_v2_1_8_splitter__parameterized0\ is
  signal \^m_ready_d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \m_ready_d[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_ready_d[0]_i_3_n_0\ : STD_LOGIC;
  signal \m_ready_d[1]_i_1_n_0\ : STD_LOGIC;
begin
  m_ready_d(1 downto 0) <= \^m_ready_d\(1 downto 0);
\m_ready_d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8000"
    )
        port map (
      I0 => sr_rvalid,
      I1 => \gen_no_arbiter.m_valid_i_reg_0\,
      I2 => s_axi_rready(0),
      I3 => Q(0),
      I4 => \^m_ready_d\(0),
      I5 => \m_ready_d[0]_i_3_n_0\,
      O => \m_ready_d[0]_i_1_n_0\
    );
\m_ready_d[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0FFFF"
    )
        port map (
      I0 => \^m_ready_d\(1),
      I1 => mi_arready_mux,
      I2 => \^m_ready_d\(0),
      I3 => \m_payload_i_reg[0]\,
      I4 => aresetn_d_reg,
      O => \m_ready_d[0]_i_3_n_0\
    );
\m_ready_d[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000C00080000"
    )
        port map (
      I0 => \gen_no_arbiter.m_valid_i_reg\,
      I1 => aresetn_d_reg,
      I2 => \m_payload_i_reg[0]\,
      I3 => \^m_ready_d\(0),
      I4 => mi_arready_mux,
      I5 => \^m_ready_d\(1),
      O => \m_ready_d[1]_i_1_n_0\
    );
\m_ready_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \m_ready_d[0]_i_1_n_0\,
      Q => \^m_ready_d\(0),
      R => '0'
    );
\m_ready_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \m_ready_d[1]_i_1_n_0\,
      Q => \^m_ready_d\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_register_slice_v2_1_7_axic_register_slice is
  port (
    sr_rvalid : out STD_LOGIC;
    aa_rready : out STD_LOGIC;
    \gen_no_arbiter.m_valid_i_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 34 downto 0 );
    \m_ready_d_reg[1]\ : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    mi_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_atarget_enc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_no_arbiter.m_valid_i_reg_0\ : in STD_LOGIC;
    IP2Bus_RdAck_reg : in STD_LOGIC;
    m_ready_d : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aa_rvalid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_no_arbiter.m_valid_i_reg_1\ : in STD_LOGIC;
    m_valid_i : in STD_LOGIC;
    aa_grant_rnw : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_atarget_hot_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axi_register_slice_v2_1_7_axic_register_slice;

architecture STRUCTURE of axi_register_slice_v2_1_7_axic_register_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal aa_rmesg : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \^aa_rready\ : STD_LOGIC;
  signal \aresetn_d_reg_n_0_[0]\ : STD_LOGIC;
  signal \aresetn_d_reg_n_0_[1]\ : STD_LOGIC;
  signal m_valid_i_i_1_n_0 : STD_LOGIC;
  signal s_ready_i_i_1_n_0 : STD_LOGIC;
  signal skid_buffer : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \skid_buffer_reg_n_0_[0]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[10]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[11]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[12]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[13]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[14]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[15]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[16]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[17]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[18]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[19]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[1]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[20]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[21]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[22]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[23]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[24]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[25]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[26]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[27]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[28]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[29]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[2]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[30]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[31]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[32]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[33]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[34]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[3]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[4]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[5]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[6]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[7]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[8]\ : STD_LOGIC;
  signal \skid_buffer_reg_n_0_[9]\ : STD_LOGIC;
  signal \splitter_ar/s_ready_i0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr_rvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axi_rready[0]_INST_0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \m_axi_rready[1]_INST_0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \m_payload_i[0]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of s_ready_i_i_1 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \skid_buffer[0]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \skid_buffer[22]_i_1\ : label is "soft_lutpair169";
begin
  Q(34 downto 0) <= \^q\(34 downto 0);
  aa_rready <= \^aa_rready\;
  sr_rvalid <= \^sr_rvalid\;
\aresetn_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => \aresetn_d_reg_n_0_[0]\,
      R => SR(0)
    );
\aresetn_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aresetn_d_reg_n_0_[0]\,
      Q => \aresetn_d_reg_n_0_[1]\,
      R => SR(0)
    );
\gen_no_arbiter.m_valid_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8A000000"
    )
        port map (
      I0 => \splitter_ar/s_ready_i0\(0),
      I1 => mi_arready(0),
      I2 => m_atarget_enc(1),
      I3 => \gen_no_arbiter.m_valid_i_reg_0\,
      I4 => IP2Bus_RdAck_reg,
      I5 => m_ready_d(1),
      O => \gen_no_arbiter.m_valid_i_reg\
    );
\gen_no_arbiter.m_valid_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF00FF00FF00"
    )
        port map (
      I0 => \^sr_rvalid\,
      I1 => m_valid_i,
      I2 => aa_grant_rnw,
      I3 => m_ready_d(0),
      I4 => s_axi_rready(0),
      I5 => \^q\(0),
      O => \splitter_ar/s_ready_i0\(0)
    );
\m_axi_rready[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_atarget_hot_reg[1]\(0),
      I1 => \^aa_rready\,
      O => m_axi_rready(0)
    );
\m_axi_rready[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_atarget_hot_reg[1]\(1),
      I1 => \^aa_rready\,
      O => m_axi_rready(1)
    );
\m_payload_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77F0"
    )
        port map (
      I0 => m_atarget_enc(0),
      I1 => m_atarget_enc(1),
      I2 => \skid_buffer_reg_n_0_[0]\,
      I3 => \^aa_rready\,
      O => skid_buffer(0)
    );
\m_payload_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(39),
      I1 => m_axi_rdata(7),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[10]\,
      I5 => \^aa_rready\,
      O => skid_buffer(10)
    );
\m_payload_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(40),
      I1 => m_axi_rdata(8),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[11]\,
      I5 => \^aa_rready\,
      O => skid_buffer(11)
    );
\m_payload_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(41),
      I1 => m_axi_rdata(9),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[12]\,
      I5 => \^aa_rready\,
      O => skid_buffer(12)
    );
\m_payload_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(42),
      I1 => m_axi_rdata(10),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[13]\,
      I5 => \^aa_rready\,
      O => skid_buffer(13)
    );
\m_payload_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(43),
      I1 => m_axi_rdata(11),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[14]\,
      I5 => \^aa_rready\,
      O => skid_buffer(14)
    );
\m_payload_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(44),
      I1 => m_axi_rdata(12),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[15]\,
      I5 => \^aa_rready\,
      O => skid_buffer(15)
    );
\m_payload_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(45),
      I1 => m_axi_rdata(13),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[16]\,
      I5 => \^aa_rready\,
      O => skid_buffer(16)
    );
\m_payload_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(46),
      I1 => m_axi_rdata(14),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[17]\,
      I5 => \^aa_rready\,
      O => skid_buffer(17)
    );
\m_payload_i[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(47),
      I1 => m_axi_rdata(15),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[18]\,
      I5 => \^aa_rready\,
      O => skid_buffer(18)
    );
\m_payload_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(48),
      I1 => m_axi_rdata(16),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[19]\,
      I5 => \^aa_rready\,
      O => skid_buffer(19)
    );
\m_payload_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"76327632FFFF0000"
    )
        port map (
      I0 => m_atarget_enc(1),
      I1 => m_atarget_enc(0),
      I2 => m_axi_rresp(0),
      I3 => m_axi_rresp(2),
      I4 => \skid_buffer_reg_n_0_[1]\,
      I5 => \^aa_rready\,
      O => skid_buffer(1)
    );
\m_payload_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(49),
      I1 => m_axi_rdata(17),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[20]\,
      I5 => \^aa_rready\,
      O => skid_buffer(20)
    );
\m_payload_i[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(50),
      I1 => m_axi_rdata(18),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[21]\,
      I5 => \^aa_rready\,
      O => skid_buffer(21)
    );
\m_payload_i[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(51),
      I1 => m_axi_rdata(19),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[22]\,
      I5 => \^aa_rready\,
      O => skid_buffer(22)
    );
\m_payload_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(52),
      I1 => m_axi_rdata(20),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[23]\,
      I5 => \^aa_rready\,
      O => skid_buffer(23)
    );
\m_payload_i[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(53),
      I1 => m_axi_rdata(21),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[24]\,
      I5 => \^aa_rready\,
      O => skid_buffer(24)
    );
\m_payload_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(54),
      I1 => m_axi_rdata(22),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[25]\,
      I5 => \^aa_rready\,
      O => skid_buffer(25)
    );
\m_payload_i[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(55),
      I1 => m_axi_rdata(23),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[26]\,
      I5 => \^aa_rready\,
      O => skid_buffer(26)
    );
\m_payload_i[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(56),
      I1 => m_axi_rdata(24),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[27]\,
      I5 => \^aa_rready\,
      O => skid_buffer(27)
    );
\m_payload_i[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(57),
      I1 => m_axi_rdata(25),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[28]\,
      I5 => \^aa_rready\,
      O => skid_buffer(28)
    );
\m_payload_i[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(58),
      I1 => m_axi_rdata(26),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[29]\,
      I5 => \^aa_rready\,
      O => skid_buffer(29)
    );
\m_payload_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"76327632FFFF0000"
    )
        port map (
      I0 => m_atarget_enc(1),
      I1 => m_atarget_enc(0),
      I2 => m_axi_rresp(1),
      I3 => m_axi_rresp(3),
      I4 => \skid_buffer_reg_n_0_[2]\,
      I5 => \^aa_rready\,
      O => skid_buffer(2)
    );
\m_payload_i[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(59),
      I1 => m_axi_rdata(27),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[30]\,
      I5 => \^aa_rready\,
      O => skid_buffer(30)
    );
\m_payload_i[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(60),
      I1 => m_axi_rdata(28),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[31]\,
      I5 => \^aa_rready\,
      O => skid_buffer(31)
    );
\m_payload_i[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(61),
      I1 => m_axi_rdata(29),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[32]\,
      I5 => \^aa_rready\,
      O => skid_buffer(32)
    );
\m_payload_i[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(62),
      I1 => m_axi_rdata(30),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[33]\,
      I5 => \^aa_rready\,
      O => skid_buffer(33)
    );
\m_payload_i[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(63),
      I1 => m_axi_rdata(31),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[34]\,
      I5 => \^aa_rready\,
      O => skid_buffer(34)
    );
\m_payload_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(32),
      I1 => m_axi_rdata(0),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[3]\,
      I5 => \^aa_rready\,
      O => skid_buffer(3)
    );
\m_payload_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(33),
      I1 => m_axi_rdata(1),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[4]\,
      I5 => \^aa_rready\,
      O => skid_buffer(4)
    );
\m_payload_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(34),
      I1 => m_axi_rdata(2),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[5]\,
      I5 => \^aa_rready\,
      O => skid_buffer(5)
    );
\m_payload_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(35),
      I1 => m_axi_rdata(3),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[6]\,
      I5 => \^aa_rready\,
      O => skid_buffer(6)
    );
\m_payload_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(36),
      I1 => m_axi_rdata(4),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[7]\,
      I5 => \^aa_rready\,
      O => skid_buffer(7)
    );
\m_payload_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(37),
      I1 => m_axi_rdata(5),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[8]\,
      I5 => \^aa_rready\,
      O => skid_buffer(8)
    );
\m_payload_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00ACFFFF0000"
    )
        port map (
      I0 => m_axi_rdata(38),
      I1 => m_axi_rdata(6),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      I4 => \skid_buffer_reg_n_0_[9]\,
      I5 => \^aa_rready\,
      O => skid_buffer(9)
    );
\m_payload_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(0),
      Q => \^q\(0),
      R => '0'
    );
\m_payload_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(10),
      Q => \^q\(10),
      R => '0'
    );
\m_payload_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(11),
      Q => \^q\(11),
      R => '0'
    );
\m_payload_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(12),
      Q => \^q\(12),
      R => '0'
    );
\m_payload_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(13),
      Q => \^q\(13),
      R => '0'
    );
\m_payload_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(14),
      Q => \^q\(14),
      R => '0'
    );
\m_payload_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(15),
      Q => \^q\(15),
      R => '0'
    );
\m_payload_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(16),
      Q => \^q\(16),
      R => '0'
    );
\m_payload_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(17),
      Q => \^q\(17),
      R => '0'
    );
\m_payload_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(18),
      Q => \^q\(18),
      R => '0'
    );
\m_payload_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(19),
      Q => \^q\(19),
      R => '0'
    );
\m_payload_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(1),
      Q => \^q\(1),
      R => '0'
    );
\m_payload_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(20),
      Q => \^q\(20),
      R => '0'
    );
\m_payload_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(21),
      Q => \^q\(21),
      R => '0'
    );
\m_payload_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(22),
      Q => \^q\(22),
      R => '0'
    );
\m_payload_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(23),
      Q => \^q\(23),
      R => '0'
    );
\m_payload_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(24),
      Q => \^q\(24),
      R => '0'
    );
\m_payload_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(25),
      Q => \^q\(25),
      R => '0'
    );
\m_payload_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(26),
      Q => \^q\(26),
      R => '0'
    );
\m_payload_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(27),
      Q => \^q\(27),
      R => '0'
    );
\m_payload_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(28),
      Q => \^q\(28),
      R => '0'
    );
\m_payload_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(29),
      Q => \^q\(29),
      R => '0'
    );
\m_payload_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(2),
      Q => \^q\(2),
      R => '0'
    );
\m_payload_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(30),
      Q => \^q\(30),
      R => '0'
    );
\m_payload_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(31),
      Q => \^q\(31),
      R => '0'
    );
\m_payload_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(32),
      Q => \^q\(32),
      R => '0'
    );
\m_payload_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(33),
      Q => \^q\(33),
      R => '0'
    );
\m_payload_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(34),
      Q => \^q\(34),
      R => '0'
    );
\m_payload_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(3),
      Q => \^q\(3),
      R => '0'
    );
\m_payload_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(4),
      Q => \^q\(4),
      R => '0'
    );
\m_payload_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(5),
      Q => \^q\(5),
      R => '0'
    );
\m_payload_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(6),
      Q => \^q\(6),
      R => '0'
    );
\m_payload_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(7),
      Q => \^q\(7),
      R => '0'
    );
\m_payload_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(8),
      Q => \^q\(8),
      R => '0'
    );
\m_payload_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => skid_buffer(9),
      Q => \^q\(9),
      R => '0'
    );
\m_ready_d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axi_rready(0),
      I2 => m_ready_d(0),
      I3 => aa_grant_rnw,
      I4 => m_valid_i,
      I5 => \^sr_rvalid\,
      O => \m_ready_d_reg[1]\
    );
m_valid_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA8888AAAAAAAA"
    )
        port map (
      I0 => \aresetn_d_reg_n_0_[1]\,
      I1 => aa_rvalid,
      I2 => s_axi_rready(0),
      I3 => \gen_no_arbiter.m_valid_i_reg_1\,
      I4 => \^sr_rvalid\,
      I5 => \^aa_rready\,
      O => m_valid_i_i_1_n_0
    );
m_valid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => m_valid_i_i_1_n_0,
      Q => \^sr_rvalid\,
      R => '0'
    );
s_ready_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \aresetn_d_reg_n_0_[0]\,
      I1 => \^aa_rready\,
      I2 => aa_rvalid,
      I3 => E(0),
      O => s_ready_i_i_1_n_0
    );
s_ready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_ready_i_i_1_n_0,
      Q => \^aa_rready\,
      R => '0'
    );
\skid_buffer[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => m_atarget_enc(0),
      I1 => m_atarget_enc(1),
      O => aa_rmesg(0)
    );
\skid_buffer[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(39),
      I1 => m_axi_rdata(7),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(10)
    );
\skid_buffer[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(40),
      I1 => m_axi_rdata(8),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(11)
    );
\skid_buffer[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(41),
      I1 => m_axi_rdata(9),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(12)
    );
\skid_buffer[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(42),
      I1 => m_axi_rdata(10),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(13)
    );
\skid_buffer[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(43),
      I1 => m_axi_rdata(11),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(14)
    );
\skid_buffer[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(44),
      I1 => m_axi_rdata(12),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(15)
    );
\skid_buffer[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(45),
      I1 => m_axi_rdata(13),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(16)
    );
\skid_buffer[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(46),
      I1 => m_axi_rdata(14),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(17)
    );
\skid_buffer[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(47),
      I1 => m_axi_rdata(15),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(18)
    );
\skid_buffer[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(48),
      I1 => m_axi_rdata(16),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(19)
    );
\skid_buffer[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7632"
    )
        port map (
      I0 => m_atarget_enc(1),
      I1 => m_atarget_enc(0),
      I2 => m_axi_rresp(0),
      I3 => m_axi_rresp(2),
      O => aa_rmesg(1)
    );
\skid_buffer[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(49),
      I1 => m_axi_rdata(17),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(20)
    );
\skid_buffer[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(50),
      I1 => m_axi_rdata(18),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(21)
    );
\skid_buffer[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(51),
      I1 => m_axi_rdata(19),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(22)
    );
\skid_buffer[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(52),
      I1 => m_axi_rdata(20),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(23)
    );
\skid_buffer[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(53),
      I1 => m_axi_rdata(21),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(24)
    );
\skid_buffer[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(54),
      I1 => m_axi_rdata(22),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(25)
    );
\skid_buffer[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(55),
      I1 => m_axi_rdata(23),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(26)
    );
\skid_buffer[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(56),
      I1 => m_axi_rdata(24),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(27)
    );
\skid_buffer[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(57),
      I1 => m_axi_rdata(25),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(28)
    );
\skid_buffer[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(58),
      I1 => m_axi_rdata(26),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(29)
    );
\skid_buffer[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7632"
    )
        port map (
      I0 => m_atarget_enc(1),
      I1 => m_atarget_enc(0),
      I2 => m_axi_rresp(1),
      I3 => m_axi_rresp(3),
      O => aa_rmesg(2)
    );
\skid_buffer[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(59),
      I1 => m_axi_rdata(27),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(30)
    );
\skid_buffer[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(60),
      I1 => m_axi_rdata(28),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(31)
    );
\skid_buffer[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(61),
      I1 => m_axi_rdata(29),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(32)
    );
\skid_buffer[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(62),
      I1 => m_axi_rdata(30),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(33)
    );
\skid_buffer[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(63),
      I1 => m_axi_rdata(31),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(34)
    );
\skid_buffer[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(32),
      I1 => m_axi_rdata(0),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(3)
    );
\skid_buffer[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(33),
      I1 => m_axi_rdata(1),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(4)
    );
\skid_buffer[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(34),
      I1 => m_axi_rdata(2),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(5)
    );
\skid_buffer[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(35),
      I1 => m_axi_rdata(3),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(6)
    );
\skid_buffer[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(36),
      I1 => m_axi_rdata(4),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(7)
    );
\skid_buffer[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(37),
      I1 => m_axi_rdata(5),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(8)
    );
\skid_buffer[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => m_axi_rdata(38),
      I1 => m_axi_rdata(6),
      I2 => m_atarget_enc(0),
      I3 => m_atarget_enc(1),
      O => aa_rmesg(9)
    );
\skid_buffer_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(0),
      Q => \skid_buffer_reg_n_0_[0]\,
      R => '0'
    );
\skid_buffer_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(10),
      Q => \skid_buffer_reg_n_0_[10]\,
      R => '0'
    );
\skid_buffer_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(11),
      Q => \skid_buffer_reg_n_0_[11]\,
      R => '0'
    );
\skid_buffer_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(12),
      Q => \skid_buffer_reg_n_0_[12]\,
      R => '0'
    );
\skid_buffer_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(13),
      Q => \skid_buffer_reg_n_0_[13]\,
      R => '0'
    );
\skid_buffer_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(14),
      Q => \skid_buffer_reg_n_0_[14]\,
      R => '0'
    );
\skid_buffer_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(15),
      Q => \skid_buffer_reg_n_0_[15]\,
      R => '0'
    );
\skid_buffer_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(16),
      Q => \skid_buffer_reg_n_0_[16]\,
      R => '0'
    );
\skid_buffer_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(17),
      Q => \skid_buffer_reg_n_0_[17]\,
      R => '0'
    );
\skid_buffer_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(18),
      Q => \skid_buffer_reg_n_0_[18]\,
      R => '0'
    );
\skid_buffer_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(19),
      Q => \skid_buffer_reg_n_0_[19]\,
      R => '0'
    );
\skid_buffer_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(1),
      Q => \skid_buffer_reg_n_0_[1]\,
      R => '0'
    );
\skid_buffer_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(20),
      Q => \skid_buffer_reg_n_0_[20]\,
      R => '0'
    );
\skid_buffer_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(21),
      Q => \skid_buffer_reg_n_0_[21]\,
      R => '0'
    );
\skid_buffer_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(22),
      Q => \skid_buffer_reg_n_0_[22]\,
      R => '0'
    );
\skid_buffer_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(23),
      Q => \skid_buffer_reg_n_0_[23]\,
      R => '0'
    );
\skid_buffer_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(24),
      Q => \skid_buffer_reg_n_0_[24]\,
      R => '0'
    );
\skid_buffer_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(25),
      Q => \skid_buffer_reg_n_0_[25]\,
      R => '0'
    );
\skid_buffer_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(26),
      Q => \skid_buffer_reg_n_0_[26]\,
      R => '0'
    );
\skid_buffer_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(27),
      Q => \skid_buffer_reg_n_0_[27]\,
      R => '0'
    );
\skid_buffer_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(28),
      Q => \skid_buffer_reg_n_0_[28]\,
      R => '0'
    );
\skid_buffer_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(29),
      Q => \skid_buffer_reg_n_0_[29]\,
      R => '0'
    );
\skid_buffer_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(2),
      Q => \skid_buffer_reg_n_0_[2]\,
      R => '0'
    );
\skid_buffer_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(30),
      Q => \skid_buffer_reg_n_0_[30]\,
      R => '0'
    );
\skid_buffer_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(31),
      Q => \skid_buffer_reg_n_0_[31]\,
      R => '0'
    );
\skid_buffer_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(32),
      Q => \skid_buffer_reg_n_0_[32]\,
      R => '0'
    );
\skid_buffer_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(33),
      Q => \skid_buffer_reg_n_0_[33]\,
      R => '0'
    );
\skid_buffer_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(34),
      Q => \skid_buffer_reg_n_0_[34]\,
      R => '0'
    );
\skid_buffer_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(3),
      Q => \skid_buffer_reg_n_0_[3]\,
      R => '0'
    );
\skid_buffer_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(4),
      Q => \skid_buffer_reg_n_0_[4]\,
      R => '0'
    );
\skid_buffer_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(5),
      Q => \skid_buffer_reg_n_0_[5]\,
      R => '0'
    );
\skid_buffer_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(6),
      Q => \skid_buffer_reg_n_0_[6]\,
      R => '0'
    );
\skid_buffer_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(7),
      Q => \skid_buffer_reg_n_0_[7]\,
      R => '0'
    );
\skid_buffer_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(8),
      Q => \skid_buffer_reg_n_0_[8]\,
      R => '0'
    );
\skid_buffer_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^aa_rready\,
      D => aa_rmesg(9),
      Q => \skid_buffer_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_prim_wrapper is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_txd_sb_wr_en_reg : in STD_LOGIC;
    \sig_txd_wr_data_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end blk_mem_gen_prim_wrapper;

architecture STRUCTURE of blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\ : STD_LOGIC;
  signal doutb : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal input_tstrb : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => \gc0.count_d1_reg[8]\(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => \gcc0.gc1.gsym.count_d2_reg[8]\(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 29) => B"000",
      DIADI(28 downto 24) => Q(11 downto 7),
      DIADI(23 downto 21) => B"000",
      DIADI(20 downto 16) => Q(6 downto 2),
      DIADI(15 downto 13) => B"000",
      DIADI(12 downto 11) => Q(1 downto 0),
      DIADI(10 downto 8) => input_tstrb(3 downto 1),
      DIADI(7 downto 1) => B"0010000",
      DIADI(0) => sig_txd_sb_wr_en_reg,
      DIBDI(31 downto 29) => B"000",
      DIBDI(28 downto 24) => Q(31 downto 27),
      DIBDI(23 downto 21) => B"000",
      DIBDI(20 downto 16) => Q(26 downto 22),
      DIBDI(15 downto 13) => B"000",
      DIBDI(12 downto 8) => Q(21 downto 17),
      DIBDI(7 downto 5) => B"000",
      DIBDI(4 downto 0) => Q(16 downto 12),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21\,
      DOADO(30) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22\,
      DOADO(29) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23\,
      DOADO(28 downto 24) => D(12 downto 8),
      DOADO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29\,
      DOADO(22) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30\,
      DOADO(21) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31\,
      DOADO(20 downto 16) => D(7 downto 3),
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39\,
      DOADO(12 downto 11) => D(2 downto 1),
      DOADO(10 downto 8) => doutb(8 downto 6),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46\,
      DOADO(5 downto 1) => doutb(5 downto 1),
      DOADO(0) => D(0),
      DOBDO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53\,
      DOBDO(30) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54\,
      DOBDO(29) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55\,
      DOBDO(28 downto 24) => D(32 downto 28),
      DOBDO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61\,
      DOBDO(22) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62\,
      DOBDO(21) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63\,
      DOBDO(20 downto 16) => D(27 downto 23),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\,
      DOBDO(12 downto 8) => D(22 downto 18),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79\,
      DOBDO(4 downto 0) => D(17 downto 13),
      DOPADOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\,
      DOPADOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\,
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88\,
      DOPBDOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89\,
      DOPBDOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_rd_en_i,
      ENBWREN => WEBWE(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => WEBWE(0),
      WEBWE(6) => WEBWE(0),
      WEBWE(5) => WEBWE(0),
      WEBWE(4) => WEBWE(0),
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \sig_txd_wr_data_reg[1]\(1),
      I1 => \sig_txd_wr_data_reg[1]\(0),
      I2 => sig_txd_sb_wr_en_reg,
      O => input_tstrb(3)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => sig_txd_sb_wr_en_reg,
      I1 => \sig_txd_wr_data_reg[1]\(0),
      I2 => \sig_txd_wr_data_reg[1]\(1),
      O => input_tstrb(2)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => sig_txd_sb_wr_en_reg,
      I1 => \sig_txd_wr_data_reg[1]\(0),
      I2 => \sig_txd_wr_data_reg[1]\(1),
      O => input_tstrb(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_prim_wrapper_493 is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxd_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_prim_wrapper_493 : entity is "blk_mem_gen_prim_wrapper";
end blk_mem_gen_prim_wrapper_493;

architecture STRUCTURE of blk_mem_gen_prim_wrapper_493 is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\ : STD_LOGIC;
  signal doutb : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => \gc0.count_d1_reg[8]\(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => Q(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 29) => B"000",
      DIADI(28 downto 24) => axi_str_rxd_tdata(11 downto 7),
      DIADI(23 downto 21) => B"000",
      DIADI(20 downto 16) => axi_str_rxd_tdata(6 downto 2),
      DIADI(15 downto 13) => B"000",
      DIADI(12 downto 11) => axi_str_rxd_tdata(1 downto 0),
      DIADI(10 downto 1) => B"1110010000",
      DIADI(0) => axi_str_rxd_tlast,
      DIBDI(31 downto 29) => B"000",
      DIBDI(28 downto 24) => axi_str_rxd_tdata(31 downto 27),
      DIBDI(23 downto 21) => B"000",
      DIBDI(20 downto 16) => axi_str_rxd_tdata(26 downto 22),
      DIBDI(15 downto 13) => B"000",
      DIBDI(12 downto 8) => axi_str_rxd_tdata(21 downto 17),
      DIBDI(7 downto 5) => B"000",
      DIBDI(4 downto 0) => axi_str_rxd_tdata(16 downto 12),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21\,
      DOADO(30) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22\,
      DOADO(29) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23\,
      DOADO(28 downto 24) => D(12 downto 8),
      DOADO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29\,
      DOADO(22) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30\,
      DOADO(21) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31\,
      DOADO(20 downto 16) => D(7 downto 3),
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39\,
      DOADO(12 downto 11) => D(2 downto 1),
      DOADO(10 downto 8) => doutb(8 downto 6),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46\,
      DOADO(5 downto 1) => doutb(5 downto 1),
      DOADO(0) => D(0),
      DOBDO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53\,
      DOBDO(30) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54\,
      DOBDO(29) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55\,
      DOBDO(28 downto 24) => D(32 downto 28),
      DOBDO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61\,
      DOBDO(22) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62\,
      DOBDO(21) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63\,
      DOBDO(20 downto 16) => D(27 downto 23),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\,
      DOBDO(12 downto 8) => D(22 downto 18),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79\,
      DOBDO(4 downto 0) => D(17 downto 13),
      DOPADOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\,
      DOPADOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\,
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88\,
      DOPBDOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89\,
      DOPBDOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_rd_en_i,
      ENBWREN => WEBWE(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => WEBWE(0),
      WEBWE(6) => WEBWE(0),
      WEBWE(5) => WEBWE(0),
      WEBWE(4) => WEBWE(0),
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "COMMON";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[1:0][0:16383]";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"43D40000000000001155555555555555514000000000CB000000000000000000",
      INIT_01 => X"00000D0000000000000000000000000000000000000000000040300004C00000",
      INIT_02 => X"8000E000800A014000000000000001800201038000000040A000000600020008",
      INIT_03 => X"C040000000080020000000000010000000000080555540300000020000000000",
      INIT_04 => X"0200020000000C80C04000000002000000200008800000480088002001200080",
      INIT_05 => X"001C008450000005000048000000004001000845000001200000140000000080",
      INIT_06 => X"0100084500000500001080000000040001000845000000700001000000000040",
      INIT_07 => X"0000000000004000000000003008000000070000000000050000480000000040",
      INIT_08 => X"000000000000001004400005000C000000044000000000007000000000000070",
      INIT_09 => X"030030000000000000180001400004000000003000C000000000000000140000",
      INIT_0A => X"0001400000000000000001004400140000060000000006000050000100000000",
      INIT_0B => X"00003300000010700C0000300000000000000001200000000004800000000000",
      INIT_0C => X"0000000000000000330400000041C03000300000000000001000000040000000",
      INIT_0D => X"50000000C155540000C003055550000000000C30000000000000000010000100",
      INIT_0E => X"000040C0C00000C0000000000000000D00301000010000000000100000000555",
      INIT_0F => X"000000C00400F000003C0000000000003C0000C0C000000000000000000003C3",
      INIT_10 => X"0003030000000C0000000000000000000000020C0C00200000003034C0000000",
      INIT_11 => X"0000000000000000000000040003934ECC3300300030C2C000C000C000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => dinb(1 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(1 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "COMMON";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[3:2][0:16383]";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"04C0C332282E0040C000000000000000000000B80103040020488800000C0080",
      INIT_01 => X"0820CC8308306010404030844488444883810E02100001022830700030303080",
      INIT_02 => X"22C4080320C08C000882233000400020C0800022520A190408A880C084C08202",
      INIT_03 => X"3F30000C32020408C00600000CC400000000331000000CC50DC0C08310220301",
      INIT_04 => X"C0821083080CC0233F3308030CC08030C408FCC0221204020402040800080321",
      INIT_05 => X"C10602310444C041C0E406038330033E10800130445E10241027024E48C10020",
      INIT_06 => X"10C00130445043C0210CC00B0C80132C10002310444C04040210C600B04C0132",
      INIT_07 => X"82C410030B042482CC1003043C814120B043C8330A008042C0E40A038320033E",
      INIT_08 => X"3043CCC103300B120452A9C0D40D1090EE40823851034B043482CC10030B0434",
      INIT_09 => X"DB00004231B810BC450E20D0C2284130C8A13339000108C6E04E0C8C41062269",
      INIT_0A => X"2090C218C63CCC1833009128472480C58C43C83410F142C834248A104CC2284C",
      INIT_0B => X"0C0408E930088C303C2020C01180134B2C41C390041463912E40405293448A0B",
      INIT_0C => X"0E4E4300C400E0008010B3A4C030C0F40000841801358C08023000F1032C0940",
      INIT_0D => X"00000082C000000000C08B000000000088882C3822C001C6010E4E4E430310E4",
      INIT_0E => X"530512E9D49090D01246400530E90B3C303C0B0F0000C91222C10220EC208000",
      INIT_0F => X"312E0EE051D10AE3118E88C4310C43108E8B33C4EC8CC00000000F1000011824",
      INIT_10 => X"3CCF0F1302783D0D240401004030705019A4009D4D40021001D0F132D8E49109",
      INIT_11 => X"000000000000000000000000020818A3EE33A072A032C0CA90CC30D80882E4C1",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000002000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => dinb(1 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(1 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_wrapper__parameterized10\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_wrapper__parameterized10\ : entity is "blk_mem_gen_prim_wrapper";
end \blk_mem_gen_prim_wrapper__parameterized10\;

architecture STRUCTURE of \blk_mem_gen_prim_wrapper__parameterized10\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "COMMON";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[21:20][0:16383]";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ADFA8A0228088E88000000000000000002A020223A232220B0C8080000000000",
      INIT_01 => X"0C20C88308AA8E30CAC830C40C8040C80A0C888EA0C2228088A8C8883960E000",
      INIT_02 => X"20CC883320C88EA0C828A0088E083220C8823220F3262C8C88BCC8C884C88322",
      INIT_03 => X"37BED1A6B3320C88F807AAAAAAECAAAAAAAAABB000002A6FAC54C88B32232B32",
      INIT_04 => X"C883208308ACC82137B308A9ACC88A9ACC88C4C820320C820C820CC832083321",
      INIT_05 => X"AA23208A80A2A988C888A3222B28AAA8A23208A80A28A28CA888A20202B83220",
      INIT_06 => X"A23208A80A2D88C88A2A3222AC80EA8AA23208A80A2AD88C88A2A3222AC80EA8",
      INIT_07 => X"88AB028AA2E88C88AB028AA4C80900222B88C8AA822A0988C888A3222B28AAA8",
      INIT_08 => X"2A33080CCC203B0EC33351F0EC280222A88A3222B028A2E88C88AB028AA2E88C",
      INIT_09 => X"FDD0A8082AA232AAA623226232228A28C88A2BDFC2A020AA8AC8ACAAB6232362",
      INIT_0A => X"A2623220A33080CCC203B0EC331DE0CA0A88C82082A988C8988C88A28A32228A",
      INIT_0B => X"FD3C49822BAFCA28501391D0952A22A2BBAAAA228CA80880088A32A022000220",
      INIT_0C => X"0888AA24773FF4F2945BF608AFA8A14044C04792A22A0A7F6E60A8A5B7D435CF",
      INIT_0D => X"02AAAA208AAAAAAAAA0202200002AAA8000208A20080E280A28888888A8E228A",
      INIT_0E => X"CC053133BFDEA3338282830FAA88A09E19B22440B24808A88028882882022000",
      INIT_0F => X"2A0AF930533D27B14C49EC5314C5314CC9EF9B661CEECAAAAAAAAFB2AAABFC9A",
      INIT_10 => X"50CCCCD34ECA3EAEB4ECEC33CEEB43EB5F2CEB3BABEEB0B3AD3ED990B4E821E2",
      INIT_11 => X"0000000000000000000000800000ACA3FB3388CA88C308AA2A3F882A000088BB",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => dinb(1 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(1 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_wrapper__parameterized11\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_wrapper__parameterized11\ : entity is "blk_mem_gen_prim_wrapper";
end \blk_mem_gen_prim_wrapper__parameterized11\;

architecture STRUCTURE of \blk_mem_gen_prim_wrapper__parameterized11\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "COMMON";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[23:22][0:16383]";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"795561220400CF043FFFFFFFFFFFFFFFFD5A20033C125920B0C0480000000000",
      INIT_01 => X"0CE0CF83385C0730C6CF30C9C5CC9C5CCC0C40CC60F23040045CC8C43550D28A",
      INIT_02 => X"E04CF833E0CF8558C81452048E8433E0CF8133E0533E144CF814C8CF80CF833E",
      INIT_03 => X"59556A59533E0CF856AA55555596555555555658AAAA95955400CF8533E19533",
      INIT_04 => X"CF8333833854CCE15953385654CF85654CF840CCE0320CCE0CCE0CF8333833E1",
      INIT_05 => X"751F204440534C47C8047F203B275850D1F20444070051FCC847D10D004C33E0",
      INIT_06 => X"D1F20444070447C80517F201ECBF850751F204440534447C80517F201ECBF850",
      INIT_07 => X"807B024D01747C807B024D30CCC40C101D47C84D01128C47C8047F203B275850",
      INIT_08 => X"DDF2400FC9003B3ACEF2A2787CF4C13F4047F203B02C01747C807B024D01747C",
      INIT_09 => X"1FBC140CDF033287311F2311F20147DFC807DD3DB050337C0EC0EC87111F2303",
      INIT_0A => X"9311F2037F2400FC9003B3ACEF3793CC3747C8C04F4C47C8C47C8051F7F201F7",
      INIT_0B => X"DB2C5203DDC721C480EAA598AC3DFD01DB557011FCC840F00047F32103F00110",
      INIT_0C => X"10FA4C133F2F6CB1253F9C0F7C4A2203A6940DC3DFD037F93EDC5F40FE62FBCB",
      INIT_0D => X"A955551046AAAA555589011AAAA95557330104510080F04C901250FA41CD6925",
      INIT_0E => X"44AA929155F94323A141433A5C0F9049DFAA5251651B0F844050F8EA81CD1AAA",
      INIT_0F => X"DC01129AA915595AA45656A9AA6A9AA496556451685565555555555955555961",
      INIT_10 => X"F34C8C8984412C5458E6543E65458345850455151555505954151458D054D393",
      INIT_11 => X"0000000000000000000000800000545155330CCC0CC304701C97C49100000F4C",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => dinb(1 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(1 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_wrapper__parameterized12\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_wrapper__parameterized12\ : entity is "blk_mem_gen_prim_wrapper";
end \blk_mem_gen_prim_wrapper__parameterized12\;

architecture STRUCTURE of \blk_mem_gen_prim_wrapper__parameterized12\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "COMMON";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[25:24][0:16383]";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1AAA800000224500000000000000000000000089140080001040040000000000",
      INIT_01 => X"0400400100A42110484010420200202004040244004018022024406012804000",
      INIT_02 => X"0004001000400000400000000400100040001000010000040000404000400100",
      INIT_03 => X"8000000001000400000000000000000000000000000000000000400010000010",
      INIT_04 => X"4001000100004000800100000040000004000040001004000400040010001000",
      INIT_05 => X"9001002200298400402011009100000240100220018200444020000008841000",
      INIT_06 => X"40100220018000402009100A44000029001002200298000402009100A4400002",
      INIT_07 => X"029100A60A1004029100A61040000000A40040A6080804004020110091000002",
      INIT_08 => X"A41044404111010040100820042282A98201100910060A1004029100A60A1004",
      INIT_09 => X"260A0A0AA609102110010100100802A44022A4A628282A98244244210001020A",
      INIT_0A => X"0100100A910444041110100401220040A90040A0A984004040040200A91008A9",
      INIT_0B => X"40C4202EA4628811068005A200DAAA0A41089080444065000201110194000808",
      INIT_0C => X"15000402210103108AC100BA9A20441A04A4306DAAA0A910040A86801000A040",
      INIT_0D => X"00000082000000000000880000000000888820082200580200A9550001458194",
      INIT_0E => X"000000000002810100000100A42FC00CCF38002028AF8FC22208000080208000",
      INIT_0F => X"A422000000008000002000000000000020000288800000000000000000000200",
      INIT_10 => X"A204040000000800004000100000010000000000000000000000A2208C00802E",
      INIT_11 => X"000000000000000000000000000018A25133244424410450A409682008823A84",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => dinb(1 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(1 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_wrapper__parameterized13\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_wrapper__parameterized13\ : entity is "blk_mem_gen_prim_wrapper";
end \blk_mem_gen_prim_wrapper__parameterized13\;

architecture STRUCTURE of \blk_mem_gen_prim_wrapper__parameterized13\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "COMMON";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[27:26][0:16383]";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2D00920030118A30C0000000000000000004004628C350022080000000080888",
      INIT_01 => X"08008002002812208080208D2D00D2D0088B018B80802C01102880B02360A200",
      INIT_02 => X"038800220080080080C262380888200080082003A2082A0800E8808008800200",
      INIT_03 => X"6A28AA0022200800A008000000080000000000240000000A0AA8800220000220",
      INIT_04 => X"80020002000880036A220080088008008800A880032008000800088020002203",
      INIT_05 => X"A20203BB888E8A808018220062000BA1A0203BB88AC12088801A828AC48A2000",
      INIT_06 => X"A0203BB88AC28080120A20068800BA1A20203BB888E828080120A20068800BA1",
      INIT_07 => X"01A2223A06280801A2223A288802BA106880803A040E4A808018220062000BA1",
      INIT_08 => X"A8200000800002088220AEA0880320EA81822006222B06280801A2223A062808",
      INIT_09 => X"C823D383AA0620BA2A0202A0200482A88012AAC80F4E0EA8188188BA0A020286",
      INIT_0A => X"A2A02006A200000800002088222A00806A8080383A8A8080A8080120AA2004AA",
      INIT_0B => X"A808DD1AAAB8CC00236620D7ABA02A06AAA2A06088809AAA318222026AA8C407",
      INIT_0C => X"2AAAA8898A02A020DDA2A06AA330008D80D7EABA02A06A2A8A232A8A22A94A80",
      INIT_0D => X"00000061400000000044450000000002544614541188AC89806AAAAA9A8AA9A8",
      INIT_0E => X"AA0A2E2A6AA88222228E820A281A8A30360CCBDB38D0FA8151CF8276FC914000",
      INIT_0F => X"A8122E20A2AB4A2A8AD28AA2A8AA2A8AD28A230C6A88800000000A200002AD2D",
      INIT_10 => X"AA88083ABBAC33ABA88A0222A036A2B6BABA00A2E2A00BA803E8C3122A88A28A",
      INIT_11 => X"000000000000000000000040000010D3A2331888188211206BA2B0A204612A8B",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => dinb(1 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(1 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_wrapper__parameterized14\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_wrapper__parameterized14\ : entity is "blk_mem_gen_prim_wrapper";
end \blk_mem_gen_prim_wrapper__parameterized14\;

architecture STRUCTURE of \blk_mem_gen_prim_wrapper__parameterized14\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "COMMON";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[29:28][0:16383]";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FDD5DEFFFB3F87FFD5555555555555555557FCFE1FFF5FFFFCFFFF00000F0FFF",
      INIT_01 => X"CF7CFFF3DF7FBC3CFEFA3CFCBCBBCBCBBEC7FF8FBC7FFFF3FFE8FFBF3F6C7EF5",
      INIT_02 => X"FF8FFF3EFCFFFD54FFD76EFB45BB3FFCFFFF3FFFB3DBEBCFFFECF4FFFCFFF3DF",
      INIT_03 => X"6BEDAEDD63EFCF7FB19B155559F85555555567EB555559FB5BFCF7FE3D7F563F",
      INIT_04 => X"FFF3FFF3DF58FFFF6BE3DFB758F7FB758F7FBCFFFF3FCFFFCFFFCFBF3FFF3EFF",
      INIT_05 => X"A7FFFFBBBF9FFBFFFFFFEFFFE7F55BAFBFFFFBBBFBFF7FBFFF7FFFFACF9B3FFC",
      INIT_06 => X"BFFFFBBBFBF7FFFFF7FAFFFE9FD5BAFA7FFFFBBBF9FF7FFFFF7FAFFFE9FD5BAF",
      INIT_07 => X"FFAFFE7FFE6FFFFFAFFE7FECFBFFF3EFE9FFFF7FCFDCBBFFFFFFEFFFE7F55BAF",
      INIT_08 => X"A9FFFFF7FFFFDFFBFEFFEFFFBF5F7DFFFFFEFFFEFFEFFE6FFFFFAFFE7FFE6FFF",
      INIT_09 => X"FF67E7F7FFFE3FBBEFFFFEFFFFFDFEABFFF6ABFF5F9FDFFFFBFFBFBBDFFFFFFE",
      INIT_0A => X"2EFFFFFEAFFFFF7FFFFDFFBFEFFFFDFFEAFFFF7F7FFBFFFFBFFFFF7FAAFFFDAA",
      INIT_0B => X"695FDEFAABB9FFF17F7765D72BF57FFEB9B6FFFFBFFFFFFFFFFEFFFFFFFFCFDF",
      INIT_0C => X"FFFFFFDDDBD5A57DEDEDA7EAA7F7E5FDD5D7CABF57FFEA5AF6676FFFD6BD5AF5",
      INIT_0D => X"555555E3B155555555B9CEC555555557FFCE3BAE33FC7FBFFFEAAAAA9A87E9FF",
      INIT_0E => X"BBDBEFEFAEFDF3E16EBEB3DB7FFA8F3F303CFFCF33CFFFFB33CF13B8FCF7C555",
      INIT_0F => X"FF3E6FEDBEFB7BEEFBDEFBBEEFBBEEFBDEDB27DDABFC955555555B255556EDEE",
      INIT_10 => X"BE8F4F7EBBBFFF2B285A5716A572B1B2BEFB57FECEE57F295FEDF76FEBFBAFDF",
      INIT_11 => X"00000000000000000000000000002CA2A233F0F7F0F3DDDFEBADFFBECCD3EA9B",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => dinb(1 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(1 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_wrapper__parameterized15\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_wrapper__parameterized15\ : entity is "blk_mem_gen_prim_wrapper";
end \blk_mem_gen_prim_wrapper__parameterized15\;

architecture STRUCTURE of \blk_mem_gen_prim_wrapper__parameterized15\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "COMMON";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[31:30][0:16383]";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3828C388AEA2EB22A2AAAAAAAAAAAAAAA2808A8BAC8A008A2AA22200000A0AAA",
      INIT_01 => X"AA0AA02A823C23AAA0A0AAA8382283822CAA22EACA88B82A2E3EA2E2A23ABB20",
      INIT_02 => X"0AEA02AB0AA02E82A2823BAE28EEA80AA028A80AFA8CBE2A02BEA2A02EA02A80",
      INIT_03 => X"3F3CFF003AB0AA02FACC80002C0E00000000B03AAAAAAC0F0EFEA023A80803A8",
      INIT_04 => X"A02A882A820EA20A3F3A82C00EA02C00EA02EEA20AA8AA20AA20AAC2A882AB0A",
      INIT_05 => X"F3828AAAAECBCEE0A22E3288B2800EB2F828AAAAEF8238CAC22FCBEFA8CEA80A",
      INIT_06 => X"F828AAAAEF82E0A2238F288BCA00EB2F3828AAAAECBC2E0A2238F288BCA00EB2",
      INIT_07 => X"22F2BB2F0B3E0A22F2BB2F3AAE22EBB8BCE0A22F288AEEE0A22E3288B2800EB2",
      INIT_08 => X"FC282220A088828CA328FBF2CA0238BFC2E3288B2BBE0B3E0A22F2BB2F0B3E0A",
      INIT_09 => X"8832A2E2FF0BA8EF3B828BB82888E3FCA223FF880A8B8BFC2CA2CAEF0B828B8B",
      INIT_0A => X"BBB8288BF282220A088828CA32BF08A0BFE0A22E2FCEE0A2EE0A2238FF2888FF",
      INIT_0B => X"BC0A8A2FFFEC8B0C22333082BEF03F0BFEF3F0B8CAC2EFFFA2E32B0BBFFEA88A",
      INIT_0C => X"BFFFFC888E82F028A8F2F0BFF22C3088C082AFEF03F0BF2FCB323FCE23F80FA0",
      INIT_0D => X"A00002BAAAAAA80000AEAAAAAAA00003BBABAAEBAAEAB8EEC8BFFFFFEFEBFEFC",
      INIT_0E => X"EEEF3B3BBFFCCABA3BEBEA8F3C2FEA20A0088A8A2880AFC22A8A2222A8EBAAAA",
      INIT_0F => X"FCA33B3EF3BE0F3FCE83CFF3FCFF3FCE83CFB208BECEC00000000FB00003F83A",
      INIT_10 => X"FBEA2A2FEEE8A2BEBE8F02A3F02BEAEBEFAF00B3A3F00ABC02BC82223ECEFBCF",
      INIT_11 => X"0000000000000000000002404000141051332EAC2EAAA230BEB2E2B3AAAA3FCE",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => dinb(1 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(1 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "COMMON";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[5:4][0:16383]";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00C04922040400A080000000000000000001101002820110300C840000000484",
      INIT_01 => X"00000CC30C21402000C0208C0404C0444242040510210A008410B42001101080",
      INIT_02 => X"0380002200C00800044033100004100080001002A009090800A8404008C00100",
      INIT_03 => X"2518E30413300400720F0000244C000000009130AAAAA44F046C000610230220",
      INIT_04 => X"88000001040800012511040104C000104C005440030104000C00048030001203",
      INIT_05 => X"40023300500463020C400B310030000400A33035002400302C001400C3821300",
      INIT_06 => X"00E33035002201CC8004732108C0008400A3300500462000C800433210CC0008",
      INIT_07 => X"08480031A1003C084700318C3CC1103210008C318304C3030C400F3100300004",
      INIT_08 => X"9013848084300A2108900C05280100285400F0104002A1001408410031A10000",
      INIT_09 => X"8302030192502100880E0000D0200290008293FC080C064940C4202080060062",
      INIT_0A => X"00003022403848044300A21C8800140A24008030185202C000280800A4A020A4",
      INIT_0B => X"2408448A911448300C1110011780296114914900342489542400309229508000",
      INIT_0C => X"0FFAA208040050008450522A4220C0304041C538029624064112125701900580",
      INIT_0D => X"00000200C000000000C203000000000000000C3000C006C031100FFA89014003",
      INIT_0E => X"28280AEDE2A863E0228A820A1200010C003C404110C8C030000F000000080000",
      INIT_0F => X"E00526E280450AE04642B81104411046C40003C4402000000000001000014420",
      INIT_10 => X"10470B1100102C0520080200802210921888004C4C8000000A88F111C148200F",
      INIT_11 => X"0000000000000000200000000304EEBABB3300B30072C0CC03CC18CE0000FF83",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000001000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => dinb(1 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(1 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_prim_wrapper__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "COMMON";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[7:6][0:16383]";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"04C00D33340000C001555555555555555001100003000110208C0400000C0C04",
      INIT_01 => X"0C20CC4304210020400000CC0004C00443C30000101103000400B400131010C0",
      INIT_02 => X"230C083020C081404880220C00CC202080843020010202000800804080408202",
      INIT_03 => X"0000000003020008010000001000000000004000000010000200408030200020",
      INIT_04 => X"80830083080000210000080000408000080820C0202200020002040810082021",
      INIT_05 => X"000E3012000C31020C0008300330030000A3011000F000103C00000002832020",
      INIT_06 => X"00E3011000F103CC0000C30008C0300000E3012000C31030C0000C30008C0300",
      INIT_07 => X"00000000C0001C00010000C83003000000028C00C00001030C000C3003300300",
      INIT_08 => X"002008804122012088A00800140300003000E0001000C0003000020000C00028",
      INIT_09 => X"CB00420200C01000C408008090000003800003F40108080300400800CC050040",
      INIT_0A => X"1000E00003008808122022088B00008400038000003100C02000000000100000",
      INIT_0B => X"0008440000008C300F000002010000C000000C003C3000000000C0C000000100",
      INIT_0C => X"1000020002000000440000000230C03C00024010000C00000000003300000000",
      INIT_0D => X"50000300C155540000C303055550000000000C3000C003C00115500000004054",
      INIT_0E => X"301000C0C00033C0000002000300030C003C044100406030000F1000140C0555",
      INIT_0F => X"03000CC1000300C00080300000000001800003C001000000000000000000080C",
      INIT_10 => X"0003030011102E0200000001000010000080000C0C0000100010F001CB104140",
      INIT_11 => X"00000000000000000000000002055555553300F300B3C0CC03CC0CCF00000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000001000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => dinb(1 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(1 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_wrapper__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_wrapper__parameterized4\ : entity is "blk_mem_gen_prim_wrapper";
end \blk_mem_gen_prim_wrapper__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_prim_wrapper__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "COMMON";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[9:8][0:16383]";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00C00C22000000C0000000000000000000000000030000000080C00000040480",
      INIT_01 => X"08008C0200300020C000308C0040C00003C30008000003000000700023000080",
      INIT_02 => X"030C803000C80000800000000000020008040000000001040000404000440200",
      INIT_03 => X"0000008001000800000000000000000000000003000000000100C00800000032",
      INIT_04 => X"C8032002000008030002002000000200000000080130048004C0040013001002",
      INIT_05 => X"0102200054003340C80403200330030010320005403010003800144003C23200",
      INIT_06 => X"10020005403340080100120004C03000101200054003340880100220008C0300",
      INIT_07 => X"C0031000C00408C0031000CCFCC301300040C800C300C3400804002000300300",
      INIT_08 => X"000000C0033201004010000500001040304013002100C00408C0021000C00408",
      INIT_09 => X"CF00004000C03000CD0330D033004000CC0003FC0001000300000000CD0430C0",
      INIT_0A => X"30D0430000000C00332010040100140000414C041033414C3418C01000630000",
      INIT_0B => X"000000000000CC300F000000000000C000000C100C3C0001004000F000040300",
      INIT_0C => X"0000030CC2000030C00000000330C03C00000000000C000000000032000C0000",
      INIT_0D => X"00000100C000000000C103000000000000000C00000003003000000000000003",
      INIT_0E => X"100000C0000032C030C0C2000300030C003C000000000030000F000000040000",
      INIT_0F => X"03000CC0000300C000C0300000000000C00003C000000000000000000000040C",
      INIT_10 => X"000B0B0000002E0200000000000040004000000C0C0004000000F001C10C3000",
      INIT_11 => X"000000000000000030000000020C9C81FB3300B300F3C0CC03CC08CE00000002",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000003000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => dinb(1 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(1 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_wrapper__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_wrapper__parameterized5\ : entity is "blk_mem_gen_prim_wrapper";
end \blk_mem_gen_prim_wrapper__parameterized5\;

architecture STRUCTURE of \blk_mem_gen_prim_wrapper__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "COMMON";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[11:10][0:16383]";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"02C00D00040008C0080000000000000008011000230021103000040000080800",
      INIT_01 => X"08104C4204120030C00030CE0244E02443CB000C109103000400F40033901002",
      INIT_02 => X"1004041010404000846011040844201080442010030101080400008040804101",
      INIT_03 => X"00020062810104040000AAAA8202AAAAAAAA080300000200A000404000102810",
      INIT_04 => X"0040304104A04C1300020418A040418A0404004C101104C104C1040413041013",
      INIT_05 => X"0103000004003340C00403000B38830010300000403010003000004001420010",
      INIT_06 => X"10300000403340C0010030000CC03000103000004003340C0010030000CC0300",
      INIT_07 => X"00021000C0040800021000CCB003010000408000C0020340C00403000B388300",
      INIT_08 => X"0010000043300200802000000C001000304020002100C0040800021000C00408",
      INIT_09 => X"CF00004000C01000CD0100D010004000400003FC0001000300800800CD0200C0",
      INIT_0A => X"80D0100000000000330010040100008000404004003340403404001000100000",
      INIT_0B => X"800400000000CC380F000000000000C002000C1000300001004010C000040000",
      INIT_0C => X"0000030CE0020000C00200000338C03C22000000000C002008000033200C2040",
      INIT_0D => X"02AAA000C80000AAA8C00300000AAAA800000C00004083400000000000000000",
      INIT_0E => X"000000C0000030C2000000000300038C80BE002000000030002F080000000000",
      INIT_0F => X"03000CC0000380C000E0300000000000E0208BC200000AAAAAAAA082AAA8020C",
      INIT_10 => X"000F0F0000003F038080A8200A8802080000A80C2C0A8082A002F000C0000000",
      INIT_11 => X"0000000000000000000000000200C072DD3308FB08F3E2EC03CE00CC00200003",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => dinb(1 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(1 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_wrapper__parameterized6\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_wrapper__parameterized6\ : entity is "blk_mem_gen_prim_wrapper";
end \blk_mem_gen_prim_wrapper__parameterized6\;

architecture STRUCTURE of \blk_mem_gen_prim_wrapper__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "COMMON";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[13:12][0:16383]";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"01C22E22080004C00400000000000000042A200013009220100C880000040480",
      INIT_01 => X"00200C80080300104000104F0388F03883C7000C206203000800F8003360A089",
      INIT_02 => X"20000800200080200810A2080488002000800020000200000800400080008002",
      INIT_03 => X"8001001140020008082055554101555555550403000001005000008010201400",
      INIT_04 => X"0080308008500C2380000804500080450008000C200200C200C2000803080023",
      INIT_05 => X"0200200058003380080800200434730020020005803020043800148000030020",
      INIT_06 => X"20020005803380080200020030FF3000200200058003380080200020030FF300",
      INIT_07 => X"80002000C0080080002000CCF8830E2000800800C20283800808002004347300",
      INIT_08 => X"00004440000100000000000500002000308002000200C0080080002000C00800",
      INIT_09 => X"CF00008000C00000CE0020E002008000080003FC0002000301000000CE0020C0",
      INIT_0A => X"A0E0020000044400001000000000140000800808003380083800802000020000",
      INIT_0B => X"400030000001CC340FC8C028800000C001000C2000380002008000E000080200",
      INIT_0C => X"0000030FD0010000C30100000734C03F113C3000000C001004000033100ED000",
      INIT_0D => X"0D555C00C800025556C003200009555800000C00008043802000000000080002",
      INIT_0E => X"000000C0000032C1208080000300034CCFBE00200C300030002F080300002000",
      INIT_0F => X"03000CC0000340C000D0300000000000D01047C200020555555550415554010C",
      INIT_10 => X"0007070000003FC340405C1005C401040000540C3C0540415001F080C0082000",
      INIT_11 => X"0000000000000000200001000108ACA26A33007300F1C0CC03CD08CE00100003",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000002000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => dinb(1 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(1 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_wrapper__parameterized7\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_wrapper__parameterized7\ : entity is "blk_mem_gen_prim_wrapper";
end \blk_mem_gen_prim_wrapper__parameterized7\;

architecture STRUCTURE of \blk_mem_gen_prim_wrapper__parameterized7\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "COMMON";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[15:14][0:16383]";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00C00C00000000C0000000000000000000000000030000000000000000000000",
      INIT_01 => X"00000C00000300000000000C0000C00003C3000C000003000000F00033000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000003000000000000000000000000",
      INIT_04 => X"0000300000000C0300000000000000000000000C000000C000C0000003000003",
      INIT_05 => X"0000000000003300000000000030030000000000003000003000000000030000",
      INIT_06 => X"00000000003300000000000000C03000000000000003300000000000000C0300",
      INIT_07 => X"00000000C0000000000000CCF003000000000000C00003000000000000300300",
      INIT_08 => X"00000000000000000000000000000000300000000000C0000000000000C00000",
      INIT_09 => X"CF00000000C00000CC0000C000000000000003FC0000000300000000CC0000C0",
      INIT_0A => X"00C0000000000000000000000000000000000000003300003000000000000000",
      INIT_0B => X"000020000001CC380F800000000000C000000C0000300000000000C000000000",
      INIT_0C => X"0000030EC0000000C20000000738C03E00200000000C000000000033000C8000",
      INIT_0D => X"00000000C000000000C003000000000000000C00000003000000000030000200",
      INIT_0E => X"000000C0000033C0000000000300030CCF3C000000000030000F000000000000",
      INIT_0F => X"03000CC0000300C000C0300000000000C00003C000000000000000000000000C",
      INIT_10 => X"000F0F0000003F8300000800008000000000000C2C0000000000F000C0000000",
      INIT_11 => X"00000000000000000000000000001451513300F300F3F3CC03CC00CC00100003",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => dinb(1 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(1 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_wrapper__parameterized8\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_wrapper__parameterized8\ : entity is "blk_mem_gen_prim_wrapper";
end \blk_mem_gen_prim_wrapper__parameterized8\;

architecture STRUCTURE of \blk_mem_gen_prim_wrapper__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "COMMON";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[17:16][0:16383]";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DBF0540030374170AAAAAAAAAAAAAAAAB30400DD05C2D000C000000000000000",
      INIT_01 => X"0000000000557D000C00000AAA00AAA00503074340001D03701400700EC00003",
      INIT_02 => X"03C0000300000F0C00D0C030C000000000000003F03C3C0000FC00000C000000",
      INIT_03 => X"FFFCFFCFF03000C0FC1F3FFFFDFCFFFFFFFFF7F00000FCFFFCFC0C0F00C3FF00",
      INIT_04 => X"0000000030FC0002FFF030F3FC0C0F3FC0C0CC0003000000000000C000000302",
      INIT_05 => X"500003BBC055540000701001D41FE7D740003BBC055700405035410A4D740000",
      INIT_06 => X"40003BBC055C00007005001D506AFD7500003BBC0555C00007005001D506AFD7",
      INIT_07 => X"075401555DD000075401555000006C01D70000554C04040000701001D41FE7D7",
      INIT_08 => X"5403000C0C00340D0303EFF0803281555701001D40155DD000075401555DD000",
      INIT_09 => X"B2FFEA05555D017550000100001C0154007157A3FFA81555750750757000031D",
      INIT_0A => X"C100001D503000C0C00340D0303F8001D50000A0555400004000070055001C55",
      INIT_0B => X"3FE0A375577F8089CABBB2A9BE59D55D745555C04050755417010141D5504C0D",
      INIT_0C => X"155555033C00FF803AF0FDD55ECC072AEAAF3F659D55D58FC1DB555C0FF3FF00",
      INIT_0D => X"23FFFBD3CD5550FFFC05CF300013FFF5DDCD3C7D33001D0FC195555575417C54",
      INIT_0E => X"CCCFFFF3FFFD5030030F000F557540D73A5542A224906553F33B24A56479F000",
      INIT_0F => X"5535FFFCFF3E0FFFFC83FFFFFFFFFFFC83FF3EB83CCFFFFFFFFFFF3FFFFFF83F",
      INIT_10 => X"B3C0800FBB8C3FFF380F3C03F3F300F30E3FBF2EFEFBF33CFCFFAE30E8F0C3D5",
      INIT_11 => X"0000000000000000000000000000D0C0CC33700170003305D4FC40D40CC35576",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => dinb(1 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(1 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_wrapper__parameterized9\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_wrapper__parameterized9\ : entity is "blk_mem_gen_prim_wrapper";
end \blk_mem_gen_prim_wrapper__parameterized9\;

architecture STRUCTURE of \blk_mem_gen_prim_wrapper__parameterized9\ is
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "COMMON";
  attribute bmm_info_memory_device : string;
  attribute bmm_info_memory_device of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "[19:18][0:16383]";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0004100000330C005555555555555555404400CC300010001040000000080888",
      INIT_01 => X"04004001000030104040104151001510000C030440C00003300040001000C144",
      INIT_02 => X"0004001000400040401000000D00100040001000010000040000404000400100",
      INIT_03 => X"0001001001000400015040000101000000000404555501000000400011000010",
      INIT_04 => X"4001000100004000000100040040004004000040001004000400040010001000",
      INIT_05 => X"000100440054000040300100C51114130010044004430004003541054C001000",
      INIT_06 => X"00100440044000403000100C14550130001004400540000403000100C1455013",
      INIT_07 => X"030501500C0004030501500040005000C00040500C05000040300100C5111413",
      INIT_08 => X"001000004000050140111000441141400300100C50110C0004030501500C0004",
      INIT_09 => X"45451505000C114400010000100C00004030005454541400314314440001000C",
      INIT_0A => X"0000100C010000040000501401004040C0004050500000400004030000100C00",
      INIT_0B => X"C1141530000159664A8885154105400C075500C00400755413001001D5504C0D",
      INIT_0C => X"00000000112B0450510300C00521992A262080105400C0700D1450003000104A",
      INIT_0D => X"500004D3015554000145CC0555500005DDCD304D3300C00300C00000200C0000",
      INIT_0E => X"0010000000000103400001000030003C3775411104105003334514555475C555",
      INIT_0F => X"0030000100004000001000000000000010004000400000000000004000000100",
      INIT_10 => X"400444A04440140044D0843408448304A1004111010410420600001014000000",
      INIT_11 => X"000000000000000000000000000034F10033304030412200C10310000CE30001",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => dinb(1 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 2) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => doutb(1 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cdc_sync is
  port (
    scndry_vect_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
end cdc_sync;

architecture STRUCTURE of cdc_sync is
  signal D : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(0),
      Q => D,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(10),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(11),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(12),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(13),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(14),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(15),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(16),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(17),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(18),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(19),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(1),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(20),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(21),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(22),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(23),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(24),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(25),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(26),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(27),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(28),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(29),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(2),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(30),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(31),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(3),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(4),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(5),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(6),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(7),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(8),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i(9),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cdc_sync_480 is
  port (
    scndry_vect_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cdc_sync_480 : entity is "cdc_sync";
end cdc_sync_480;

architecture STRUCTURE of cdc_sync_480 is
  signal D : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3_n_0\,
      Q => scndry_vect_out(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(0),
      Q => D,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(10),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(11),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(12),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(13),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(14),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(15),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(16),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(17),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(18),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(19),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(1),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(20),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(21),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(22),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(23),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(24),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(25),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(26),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(27),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(28),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(29),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(2),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(30),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(31),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(3),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(4),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(5),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(6),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(7),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(8),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i(9),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cdc_sync__parameterized0\ is
  port (
    scndry_out : out STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    slowest_sync_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cdc_sync__parameterized0\ : entity is "cdc_sync";
end \cdc_sync__parameterized0\;

architecture STRUCTURE of \cdc_sync__parameterized0\ is
  signal D : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_n_0\ : STD_LOGIC;
  signal exr_d1 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => exr_d1,
      Q => D,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ext_reset_in,
      I1 => mb_debug_sys_rst,
      O => exr_d1
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => D,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_n_0\,
      Q => scndry_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \cdc_sync__parameterized1\ is
  port (
    scndry_out : out STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    slowest_sync_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \cdc_sync__parameterized1\ : entity is "cdc_sync";
end \cdc_sync__parameterized1\;

architecture STRUCTURE of \cdc_sync__parameterized1\ is
  signal D : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_n_0\ : STD_LOGIC;
  signal asr_d1 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => asr_d1,
      Q => D,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aux_reset_in,
      O => asr_d1
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => D,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_n_0\,
      Q => scndry_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity compare is
  port (
    ram_full_comb : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
end compare;

architecture STRUCTURE of compare is
  signal comp0 : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\(0)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040C040C04FF040C"
    )
        port map (
      I0 => comp0,
      I1 => p_3_out,
      I2 => rst_full_gen_i,
      I3 => p_6_out,
      I4 => comp1,
      I5 => ram_full_fb_i_reg,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity compare_481 is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of compare_481 : entity is "compare";
end compare_481;

architecture STRUCTURE of compare_481 is
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity compare_482 is
  port (
    p_2_out : out STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_6_out : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    axis_almost_full : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of compare_482 : entity is "compare";
end compare_482;

architecture STRUCTURE of compare_482 is
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gaf.gaf0.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202023FFF0202"
    )
        port map (
      I0 => p_0_in,
      I1 => p_6_out,
      I2 => ram_full_fb_i_reg,
      I3 => comp1,
      I4 => axis_almost_full,
      I5 => rst_full_gen_i,
      O => p_2_out
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \gc0.count_d1_reg[8]\(2 downto 0),
      S(0) => v1_reg_1(0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity compare_483 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of compare_483 : entity is "compare";
end compare_483;

architecture STRUCTURE of compare_483 is
  signal comp0 : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_1(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2A2A2A2"
    )
        port map (
      I0 => p_2_out,
      I1 => comp0,
      I2 => ram_full_fb_i_reg,
      I3 => E(0),
      I4 => comp1,
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity compare_484 is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of compare_484 : entity is "compare";
end compare_484;

architecture STRUCTURE of compare_484 is
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \gcc0.gc1.gsym.count_d2_reg[6]\(2 downto 0),
      S(0) => v1_reg(0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity compare_495 is
  port (
    ram_full_comb : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of compare_495 : entity is "compare";
end compare_495;

architecture STRUCTURE of compare_495 is
  signal comp0 : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\(0)
    );
\ram_full_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040C040C040C"
    )
        port map (
      I0 => comp0,
      I1 => p_2_out,
      I2 => rst_full_gen_i,
      I3 => p_6_out,
      I4 => E(0),
      I5 => comp1,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity compare_496 is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of compare_496 : entity is "compare";
end compare_496;

architecture STRUCTURE of compare_496 is
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \gc0.count_d1_reg[8]\(2 downto 0),
      S(0) => v1_reg_0(0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity compare_501 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \p_2_out__0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    p_16_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of compare_501 : entity is "compare";
end compare_501;

architecture STRUCTURE of compare_501 is
  signal comp0 : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
\ram_empty_fb_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222FAAA"
    )
        port map (
      I0 => \p_2_out__0\,
      I1 => comp0,
      I2 => E(0),
      I3 => comp1,
      I4 => p_16_out,
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity compare_502 is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of compare_502 : entity is "compare";
end compare_502;

architecture STRUCTURE of compare_502 is
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \gcc0.gc0.count_d1_reg[6]\(2 downto 0),
      S(0) => v1_reg(0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity d_microblaze_clk_wiz_1_0_clk_wiz is
  port (
    clk_in1 : in STD_LOGIC;
    clk_out1 : out STD_LOGIC;
    locked : out STD_LOGIC
  );
end d_microblaze_clk_wiz_1_0_clk_wiz;

architecture STRUCTURE of d_microblaze_clk_wiz_1_0_clk_wiz is
  signal clk_in1_d_microblaze_clk_wiz_1_0 : STD_LOGIC;
  signal clk_out1_d_microblaze_clk_wiz_1_0 : STD_LOGIC;
  signal clkfbout_buf_d_microblaze_clk_wiz_1_0 : STD_LOGIC;
  signal clkfbout_d_microblaze_clk_wiz_1_0 : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute box_type : string;
  attribute box_type of clkf_buf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of clkin1_ibufg : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of clkin1_ibufg : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of clkin1_ibufg : label is "AUTO";
  attribute box_type of clkin1_ibufg : label is "PRIMITIVE";
  attribute box_type of clkout1_buf : label is "PRIMITIVE";
  attribute box_type of mmcm_adv_inst : label is "PRIMITIVE";
begin
clkf_buf: unisim.vcomponents.BUFG
     port map (
      I => clkfbout_d_microblaze_clk_wiz_1_0,
      O => clkfbout_buf_d_microblaze_clk_wiz_1_0
    );
clkin1_ibufg: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => clk_in1,
      O => clk_in1_d_microblaze_clk_wiz_1_0
    );
clkout1_buf: unisim.vcomponents.BUFG
     port map (
      I => clk_out1_d_microblaze_clk_wiz_1_0,
      O => clk_out1
    );
mmcm_adv_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 10.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 10.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 10.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 1,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "ZHOLD",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => clkfbout_buf_d_microblaze_clk_wiz_1_0,
      CLKFBOUT => clkfbout_d_microblaze_clk_wiz_1_0,
      CLKFBOUTB => NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => clk_in1_d_microblaze_clk_wiz_1_0,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clk_out1_d_microblaze_clk_wiz_1_0,
      CLKOUT0B => NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED,
      CLKOUT1B => NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_mmcm_adv_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_adv_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => locked,
      PSCLK => '0',
      PSDONE => NLW_mmcm_adv_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dmem is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 21 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \grxd.rx_len_wr_en_reg\ : in STD_LOGIC;
    \gc1.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \grxd.rx_len_wr_en_reg_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_0\ : in STD_LOGIC;
    \grxd.rx_len_wr_en_reg_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_1\ : in STD_LOGIC;
    \grxd.rx_len_wr_en_reg_2\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_2\ : in STD_LOGIC;
    \grxd.rx_len_wr_en_reg_3\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_3\ : in STD_LOGIC;
    \grxd.rx_len_wr_en_reg_4\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_4\ : in STD_LOGIC;
    \grxd.rx_len_wr_en_reg_5\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_5\ : in STD_LOGIC;
    \grxd.rx_len_wr_en_reg_6\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_6\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end dmem;

architecture STRUCTURE of dmem is
  signal RAM_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_9_11_n_2 : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gpr1.dout_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_1_n_0\ : STD_LOGIC;
  signal NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_9_11 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gpr1.dout_i[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gpr1.dout_i[10]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gpr1.dout_i[11]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gpr1.dout_i[12]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gpr1.dout_i[13]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gpr1.dout_i[14]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gpr1.dout_i[15]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gpr1.dout_i[16]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gpr1.dout_i[17]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gpr1.dout_i[18]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gpr1.dout_i[19]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gpr1.dout_i[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gpr1.dout_i[20]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gpr1.dout_i[21]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gpr1.dout_i[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gpr1.dout_i[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gpr1.dout_i[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gpr1.dout_i[5]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gpr1.dout_i[6]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gpr1.dout_i[7]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gpr1.dout_i[8]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gpr1.dout_i[9]_i_1\ : label is "soft_lutpair27";
begin
  SR(0) <= \^sr\(0);
RAM_reg_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(0),
      DIB => fg_rxd_wr_length(1),
      DIC => fg_rxd_wr_length(2),
      DID => '0',
      DOA => RAM_reg_0_63_0_2_n_0,
      DOB => RAM_reg_0_63_0_2_n_1,
      DOC => RAM_reg_0_63_0_2_n_2,
      DOD => NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \grxd.rx_len_wr_en_reg\
    );
RAM_reg_0_63_12_14: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(12),
      DIB => fg_rxd_wr_length(13),
      DIC => fg_rxd_wr_length(14),
      DID => '0',
      DOA => RAM_reg_0_63_12_14_n_0,
      DOB => RAM_reg_0_63_12_14_n_1,
      DOC => RAM_reg_0_63_12_14_n_2,
      DOD => NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \grxd.rx_len_wr_en_reg_3\
    );
RAM_reg_0_63_15_17: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(15),
      DIB => fg_rxd_wr_length(16),
      DIC => fg_rxd_wr_length(17),
      DID => '0',
      DOA => RAM_reg_0_63_15_17_n_0,
      DOB => RAM_reg_0_63_15_17_n_1,
      DOC => RAM_reg_0_63_15_17_n_2,
      DOD => NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \grxd.rx_len_wr_en_reg_4\
    );
RAM_reg_0_63_18_20: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(18),
      DIB => fg_rxd_wr_length(19),
      DIC => fg_rxd_wr_length(20),
      DID => '0',
      DOA => RAM_reg_0_63_18_20_n_0,
      DOB => RAM_reg_0_63_18_20_n_1,
      DOC => RAM_reg_0_63_18_20_n_2,
      DOD => NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \grxd.rx_len_wr_en_reg_5\
    );
RAM_reg_0_63_21_21: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_0_63_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[6]\(0),
      DPRA1 => \gc1.count_d2_reg[6]\(1),
      DPRA2 => \gc1.count_d2_reg[6]\(2),
      DPRA3 => \gc1.count_d2_reg[6]\(3),
      DPRA4 => \gc1.count_d2_reg[6]\(4),
      DPRA5 => \gc1.count_d2_reg[6]\(5),
      SPO => NLW_RAM_reg_0_63_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \grxd.rx_len_wr_en_reg_6\
    );
RAM_reg_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(3),
      DIB => fg_rxd_wr_length(4),
      DIC => fg_rxd_wr_length(5),
      DID => '0',
      DOA => RAM_reg_0_63_3_5_n_0,
      DOB => RAM_reg_0_63_3_5_n_1,
      DOC => RAM_reg_0_63_3_5_n_2,
      DOD => NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \grxd.rx_len_wr_en_reg_0\
    );
RAM_reg_0_63_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(6),
      DIB => fg_rxd_wr_length(7),
      DIC => fg_rxd_wr_length(8),
      DID => '0',
      DOA => RAM_reg_0_63_6_8_n_0,
      DOB => RAM_reg_0_63_6_8_n_1,
      DOC => RAM_reg_0_63_6_8_n_2,
      DOD => NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \grxd.rx_len_wr_en_reg_1\
    );
RAM_reg_0_63_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(9),
      DIB => fg_rxd_wr_length(10),
      DIC => fg_rxd_wr_length(11),
      DID => '0',
      DOA => RAM_reg_0_63_9_11_n_0,
      DOB => RAM_reg_0_63_9_11_n_1,
      DOC => RAM_reg_0_63_9_11_n_2,
      DOD => NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \grxd.rx_len_wr_en_reg_2\
    );
RAM_reg_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(0),
      DIB => fg_rxd_wr_length(1),
      DIC => fg_rxd_wr_length(2),
      DID => '0',
      DOA => RAM_reg_64_127_0_2_n_0,
      DOB => RAM_reg_64_127_0_2_n_1,
      DOC => RAM_reg_64_127_0_2_n_2,
      DOD => NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_64_127_12_14: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(12),
      DIB => fg_rxd_wr_length(13),
      DIC => fg_rxd_wr_length(14),
      DID => '0',
      DOA => RAM_reg_64_127_12_14_n_0,
      DOB => RAM_reg_64_127_12_14_n_1,
      DOC => RAM_reg_64_127_12_14_n_2,
      DOD => NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]_3\
    );
RAM_reg_64_127_15_17: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(15),
      DIB => fg_rxd_wr_length(16),
      DIC => fg_rxd_wr_length(17),
      DID => '0',
      DOA => RAM_reg_64_127_15_17_n_0,
      DOB => RAM_reg_64_127_15_17_n_1,
      DOC => RAM_reg_64_127_15_17_n_2,
      DOD => NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]_4\
    );
RAM_reg_64_127_18_20: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(18),
      DIB => fg_rxd_wr_length(19),
      DIC => fg_rxd_wr_length(20),
      DID => '0',
      DOA => RAM_reg_64_127_18_20_n_0,
      DOB => RAM_reg_64_127_18_20_n_1,
      DOC => RAM_reg_64_127_18_20_n_2,
      DOD => NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]_5\
    );
RAM_reg_64_127_21_21: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_64_127_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[6]\(0),
      DPRA1 => \gc1.count_d2_reg[6]\(1),
      DPRA2 => \gc1.count_d2_reg[6]\(2),
      DPRA3 => \gc1.count_d2_reg[6]\(3),
      DPRA4 => \gc1.count_d2_reg[6]\(4),
      DPRA5 => \gc1.count_d2_reg[6]\(5),
      SPO => NLW_RAM_reg_64_127_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]_6\
    );
RAM_reg_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(3),
      DIB => fg_rxd_wr_length(4),
      DIC => fg_rxd_wr_length(5),
      DID => '0',
      DOA => RAM_reg_64_127_3_5_n_0,
      DOB => RAM_reg_64_127_3_5_n_1,
      DOC => RAM_reg_64_127_3_5_n_2,
      DOD => NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]_0\
    );
RAM_reg_64_127_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(6),
      DIB => fg_rxd_wr_length(7),
      DIC => fg_rxd_wr_length(8),
      DID => '0',
      DOA => RAM_reg_64_127_6_8_n_0,
      DOB => RAM_reg_64_127_6_8_n_1,
      DOC => RAM_reg_64_127_6_8_n_2,
      DOD => NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]_1\
    );
RAM_reg_64_127_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[6]\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(9),
      DIB => fg_rxd_wr_length(10),
      DIC => fg_rxd_wr_length(11),
      DID => '0',
      DOA => RAM_reg_64_127_9_11_n_0,
      DOB => RAM_reg_64_127_9_11_n_1,
      DOC => RAM_reg_64_127_9_11_n_2,
      DOD => NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]_2\
    );
\gc1.count_d1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => sig_str_rst_reg,
      I2 => sig_rx_channel_reset_reg,
      O => \^sr\(0)
    );
\gpr1.dout_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_64_127_0_2_n_0,
      I1 => \gc1.count_d2_reg[6]\(6),
      I2 => RAM_reg_0_63_0_2_n_0,
      O => \gpr1.dout_i[0]_i_1_n_0\
    );
\gpr1.dout_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_64_127_9_11_n_1,
      I1 => \gc1.count_d2_reg[6]\(6),
      I2 => RAM_reg_0_63_9_11_n_1,
      O => \gpr1.dout_i[10]_i_1_n_0\
    );
\gpr1.dout_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_64_127_9_11_n_2,
      I1 => \gc1.count_d2_reg[6]\(6),
      I2 => RAM_reg_0_63_9_11_n_2,
      O => \gpr1.dout_i[11]_i_1_n_0\
    );
\gpr1.dout_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_64_127_12_14_n_0,
      I1 => \gc1.count_d2_reg[6]\(6),
      I2 => RAM_reg_0_63_12_14_n_0,
      O => \gpr1.dout_i[12]_i_1_n_0\
    );
\gpr1.dout_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_64_127_12_14_n_1,
      I1 => \gc1.count_d2_reg[6]\(6),
      I2 => RAM_reg_0_63_12_14_n_1,
      O => \gpr1.dout_i[13]_i_1_n_0\
    );
\gpr1.dout_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_64_127_12_14_n_2,
      I1 => \gc1.count_d2_reg[6]\(6),
      I2 => RAM_reg_0_63_12_14_n_2,
      O => \gpr1.dout_i[14]_i_1_n_0\
    );
\gpr1.dout_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_64_127_15_17_n_0,
      I1 => \gc1.count_d2_reg[6]\(6),
      I2 => RAM_reg_0_63_15_17_n_0,
      O => \gpr1.dout_i[15]_i_1_n_0\
    );
\gpr1.dout_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_64_127_15_17_n_1,
      I1 => \gc1.count_d2_reg[6]\(6),
      I2 => RAM_reg_0_63_15_17_n_1,
      O => \gpr1.dout_i[16]_i_1_n_0\
    );
\gpr1.dout_i[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_64_127_15_17_n_2,
      I1 => \gc1.count_d2_reg[6]\(6),
      I2 => RAM_reg_0_63_15_17_n_2,
      O => \gpr1.dout_i[17]_i_1_n_0\
    );
\gpr1.dout_i[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_64_127_18_20_n_0,
      I1 => \gc1.count_d2_reg[6]\(6),
      I2 => RAM_reg_0_63_18_20_n_0,
      O => \gpr1.dout_i[18]_i_1_n_0\
    );
\gpr1.dout_i[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_64_127_18_20_n_1,
      I1 => \gc1.count_d2_reg[6]\(6),
      I2 => RAM_reg_0_63_18_20_n_1,
      O => \gpr1.dout_i[19]_i_1_n_0\
    );
\gpr1.dout_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_64_127_0_2_n_1,
      I1 => \gc1.count_d2_reg[6]\(6),
      I2 => RAM_reg_0_63_0_2_n_1,
      O => \gpr1.dout_i[1]_i_1_n_0\
    );
\gpr1.dout_i[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_64_127_18_20_n_2,
      I1 => \gc1.count_d2_reg[6]\(6),
      I2 => RAM_reg_0_63_18_20_n_2,
      O => \gpr1.dout_i[20]_i_1_n_0\
    );
\gpr1.dout_i[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_64_127_21_21_n_0,
      I1 => \gc1.count_d2_reg[6]\(6),
      I2 => RAM_reg_0_63_21_21_n_0,
      O => \gpr1.dout_i[21]_i_2_n_0\
    );
\gpr1.dout_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_64_127_0_2_n_2,
      I1 => \gc1.count_d2_reg[6]\(6),
      I2 => RAM_reg_0_63_0_2_n_2,
      O => \gpr1.dout_i[2]_i_1_n_0\
    );
\gpr1.dout_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_64_127_3_5_n_0,
      I1 => \gc1.count_d2_reg[6]\(6),
      I2 => RAM_reg_0_63_3_5_n_0,
      O => \gpr1.dout_i[3]_i_1_n_0\
    );
\gpr1.dout_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_64_127_3_5_n_1,
      I1 => \gc1.count_d2_reg[6]\(6),
      I2 => RAM_reg_0_63_3_5_n_1,
      O => \gpr1.dout_i[4]_i_1_n_0\
    );
\gpr1.dout_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_64_127_3_5_n_2,
      I1 => \gc1.count_d2_reg[6]\(6),
      I2 => RAM_reg_0_63_3_5_n_2,
      O => \gpr1.dout_i[5]_i_1_n_0\
    );
\gpr1.dout_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_64_127_6_8_n_0,
      I1 => \gc1.count_d2_reg[6]\(6),
      I2 => RAM_reg_0_63_6_8_n_0,
      O => \gpr1.dout_i[6]_i_1_n_0\
    );
\gpr1.dout_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_64_127_6_8_n_1,
      I1 => \gc1.count_d2_reg[6]\(6),
      I2 => RAM_reg_0_63_6_8_n_1,
      O => \gpr1.dout_i[7]_i_1_n_0\
    );
\gpr1.dout_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_64_127_6_8_n_2,
      I1 => \gc1.count_d2_reg[6]\(6),
      I2 => RAM_reg_0_63_6_8_n_2,
      O => \gpr1.dout_i[8]_i_1_n_0\
    );
\gpr1.dout_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => RAM_reg_64_127_9_11_n_0,
      I1 => \gc1.count_d2_reg[6]\(6),
      I2 => RAM_reg_0_63_9_11_n_0,
      O => \gpr1.dout_i[9]_i_1_n_0\
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i[0]_i_1_n_0\,
      Q => Q(0),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i[10]_i_1_n_0\,
      Q => Q(10),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i[11]_i_1_n_0\,
      Q => Q(11),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i[12]_i_1_n_0\,
      Q => Q(12),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i[13]_i_1_n_0\,
      Q => Q(13),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i[14]_i_1_n_0\,
      Q => Q(14),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i[15]_i_1_n_0\,
      Q => Q(15),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i[16]_i_1_n_0\,
      Q => Q(16),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i[17]_i_1_n_0\,
      Q => Q(17),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i[18]_i_1_n_0\,
      Q => Q(18),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i[19]_i_1_n_0\,
      Q => Q(19),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i[1]_i_1_n_0\,
      Q => Q(1),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i[20]_i_1_n_0\,
      Q => Q(20),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i[21]_i_2_n_0\,
      Q => Q(21),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i[2]_i_1_n_0\,
      Q => Q(2),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i[3]_i_1_n_0\,
      Q => Q(3),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i[4]_i_1_n_0\,
      Q => Q(4),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i[5]_i_1_n_0\,
      Q => Q(5),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i[6]_i_1_n_0\,
      Q => Q(6),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i[7]_i_1_n_0\,
      Q => Q(7),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i[8]_i_1_n_0\,
      Q => Q(8),
      R => \^sr\(0)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i[9]_i_1_n_0\,
      Q => Q(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity lmb_bram_if_cntlr is
  port (
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_Ready : out STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_Clk : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 )
  );
end lmb_bram_if_cntlr;

architecture STRUCTURE of lmb_bram_if_cntlr is
  signal Sl_Rdy : STD_LOGIC;
  signal lmb_as : STD_LOGIC;
  signal lmb_select : STD_LOGIC;
begin
\BRAM_WEN_A[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => LMB_WriteStrobe,
      I1 => LMB_ABus(0),
      I2 => LMB_BE(0),
      O => BRAM_WEN_A(0)
    );
\BRAM_WEN_A[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => LMB_ABus(0),
      I1 => LMB_WriteStrobe,
      I2 => LMB_BE(1),
      O => BRAM_WEN_A(1)
    );
\BRAM_WEN_A[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => LMB_ABus(0),
      I1 => LMB_WriteStrobe,
      I2 => LMB_BE(2),
      O => BRAM_WEN_A(2)
    );
\BRAM_WEN_A[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => LMB_ABus(0),
      I1 => LMB_WriteStrobe,
      I2 => LMB_BE(3),
      O => BRAM_WEN_A(3)
    );
\No_ECC.Sl_Rdy_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LMB_ABus(0),
      O => lmb_select
    );
\No_ECC.Sl_Rdy_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => LMB_Clk,
      CE => '1',
      D => lmb_select,
      Q => Sl_Rdy,
      R => LMB_Rst
    );
\No_ECC.lmb_as_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => LMB_Clk,
      CE => '1',
      D => LMB_AddrStrobe,
      Q => lmb_as,
      R => LMB_Rst
    );
Sl_Ready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Sl_Rdy,
      I1 => lmb_as,
      O => Sl_Ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \lmb_bram_if_cntlr__parameterized1\ is
  port (
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_Ready : out STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_Clk : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \lmb_bram_if_cntlr__parameterized1\ : entity is "lmb_bram_if_cntlr";
end \lmb_bram_if_cntlr__parameterized1\;

architecture STRUCTURE of \lmb_bram_if_cntlr__parameterized1\ is
  signal Sl_Rdy : STD_LOGIC;
  signal lmb_as : STD_LOGIC;
begin
\BRAM_WEN_A[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => LMB_WriteStrobe,
      I1 => LMB_BE(0),
      O => BRAM_WEN_A(0)
    );
\BRAM_WEN_A[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => LMB_WriteStrobe,
      I1 => LMB_BE(1),
      O => BRAM_WEN_A(1)
    );
\BRAM_WEN_A[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => LMB_WriteStrobe,
      I1 => LMB_BE(2),
      O => BRAM_WEN_A(2)
    );
\BRAM_WEN_A[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => LMB_WriteStrobe,
      I1 => LMB_BE(3),
      O => BRAM_WEN_A(3)
    );
\No_ECC.Sl_Rdy_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => LMB_Clk,
      CE => '1',
      D => '1',
      Q => Sl_Rdy,
      R => LMB_Rst
    );
\No_ECC.lmb_as_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => LMB_Clk,
      CE => '1',
      D => LMB_AddrStrobe,
      Q => lmb_as,
      R => LMB_Rst
    );
Sl_Ready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Sl_Rdy,
      I1 => lmb_as,
      O => Sl_Ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity lmb_v10 is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute C_EXT_RESET_HIGH : integer;
  attribute C_EXT_RESET_HIGH of lmb_v10 : entity is 1;
  attribute C_LMB_AWIDTH : integer;
  attribute C_LMB_AWIDTH of lmb_v10 : entity is 32;
  attribute C_LMB_DWIDTH : integer;
  attribute C_LMB_DWIDTH of lmb_v10 : entity is 32;
  attribute C_LMB_NUM_SLAVES : integer;
  attribute C_LMB_NUM_SLAVES of lmb_v10 : entity is 1;
end lmb_v10;

architecture STRUCTURE of lmb_v10 is
  signal \^m_abus\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^m_addrstrobe\ : STD_LOGIC;
  signal \^m_be\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^m_dbus\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^m_readstrobe\ : STD_LOGIC;
  signal \^m_writestrobe\ : STD_LOGIC;
  signal \^sl_ce\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sl_dbus\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^sl_ready\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sl_ue\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sl_wait\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of POR_FF_I : label is "FDS";
  attribute box_type : string;
  attribute box_type of POR_FF_I : label is "PRIMITIVE";
begin
  LMB_ABus(0 to 31) <= \^m_abus\(0 to 31);
  LMB_AddrStrobe <= \^m_addrstrobe\;
  LMB_BE(0 to 3) <= \^m_be\(0 to 3);
  LMB_CE <= \^sl_ce\(0);
  LMB_ReadDBus(0 to 31) <= \^sl_dbus\(0 to 31);
  LMB_ReadStrobe <= \^m_readstrobe\;
  LMB_Ready <= \^sl_ready\(0);
  LMB_UE <= \^sl_ue\(0);
  LMB_Wait <= \^sl_wait\(0);
  LMB_WriteDBus(0 to 31) <= \^m_dbus\(0 to 31);
  LMB_WriteStrobe <= \^m_writestrobe\;
  \^m_abus\(0 to 31) <= M_ABus(0 to 31);
  \^m_addrstrobe\ <= M_AddrStrobe;
  \^m_be\(0 to 3) <= M_BE(0 to 3);
  \^m_dbus\(0 to 31) <= M_DBus(0 to 31);
  \^m_readstrobe\ <= M_ReadStrobe;
  \^m_writestrobe\ <= M_WriteStrobe;
  \^sl_ce\(0) <= Sl_CE(0);
  \^sl_dbus\(0 to 31) <= Sl_DBus(0 to 31);
  \^sl_ready\(0) <= Sl_Ready(0);
  \^sl_ue\(0) <= Sl_UE(0);
  \^sl_wait\(0) <= Sl_Wait(0);
POR_FF_I: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => LMB_Clk,
      CE => '1',
      D => '0',
      Q => LMB_Rst,
      S => SYS_Rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \lmb_v10__1\ is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute C_EXT_RESET_HIGH : integer;
  attribute C_EXT_RESET_HIGH of \lmb_v10__1\ : entity is 1;
  attribute C_LMB_AWIDTH : integer;
  attribute C_LMB_AWIDTH of \lmb_v10__1\ : entity is 32;
  attribute C_LMB_DWIDTH : integer;
  attribute C_LMB_DWIDTH of \lmb_v10__1\ : entity is 32;
  attribute C_LMB_NUM_SLAVES : integer;
  attribute C_LMB_NUM_SLAVES of \lmb_v10__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \lmb_v10__1\ : entity is "lmb_v10";
end \lmb_v10__1\;

architecture STRUCTURE of \lmb_v10__1\ is
  signal \^m_abus\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^m_addrstrobe\ : STD_LOGIC;
  signal \^m_be\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^m_dbus\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^m_readstrobe\ : STD_LOGIC;
  signal \^m_writestrobe\ : STD_LOGIC;
  signal \^sl_ce\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sl_dbus\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^sl_ready\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sl_ue\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sl_wait\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of POR_FF_I : label is "FDS";
  attribute box_type : string;
  attribute box_type of POR_FF_I : label is "PRIMITIVE";
begin
  LMB_ABus(0 to 31) <= \^m_abus\(0 to 31);
  LMB_AddrStrobe <= \^m_addrstrobe\;
  LMB_BE(0 to 3) <= \^m_be\(0 to 3);
  LMB_CE <= \^sl_ce\(0);
  LMB_ReadDBus(0 to 31) <= \^sl_dbus\(0 to 31);
  LMB_ReadStrobe <= \^m_readstrobe\;
  LMB_Ready <= \^sl_ready\(0);
  LMB_UE <= \^sl_ue\(0);
  LMB_Wait <= \^sl_wait\(0);
  LMB_WriteDBus(0 to 31) <= \^m_dbus\(0 to 31);
  LMB_WriteStrobe <= \^m_writestrobe\;
  \^m_abus\(0 to 31) <= M_ABus(0 to 31);
  \^m_addrstrobe\ <= M_AddrStrobe;
  \^m_be\(0 to 3) <= M_BE(0 to 3);
  \^m_dbus\(0 to 31) <= M_DBus(0 to 31);
  \^m_readstrobe\ <= M_ReadStrobe;
  \^m_writestrobe\ <= M_WriteStrobe;
  \^sl_ce\(0) <= Sl_CE(0);
  \^sl_dbus\(0 to 31) <= Sl_DBus(0 to 31);
  \^sl_ready\(0) <= Sl_Ready(0);
  \^sl_ue\(0) <= Sl_UE(0);
  \^sl_wait\(0) <= Sl_Wait(0);
POR_FF_I: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => LMB_Clk,
      CE => '1',
      D => '0',
      Q => LMB_Rst,
      S => SYS_Rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mb_sync_bit is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \No_Debug_Logic.sleep_reset_mode_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_DLMB.wb_dlmb_valid_read_data_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Debug_Rst : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Mb_Reset : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 1 );
    \No_Debug_Logic.sleep_reset_mode_reg_0\ : in STD_LOGIC;
    MEM_Sel_MEM_Res : in STD_LOGIC;
    DReady : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
end mb_sync_bit;

architecture STRUCTURE of mb_sync_bit is
  signal reset_temp : STD_LOGIC;
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  \out\(0) <= sync(2);
\No_Debug_Logic.sleep_reset_mode_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404F40404040"
    )
        port map (
      I0 => Reset_Mode(0),
      I1 => Reset_Mode(1),
      I2 => sync(2),
      I3 => Wakeup(0),
      I4 => Wakeup(1),
      I5 => \No_Debug_Logic.sleep_reset_mode_reg_0\,
      O => \No_Debug_Logic.sleep_reset_mode_reg\
    );
\Synchronize.use_sync_reset.sync[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Debug_Rst,
      I1 => Reset,
      I2 => Mb_Reset,
      O => reset_temp
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => reset_temp,
      Q => sync(1),
      R => '0'
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\Use_DLMB.wb_dlmb_valid_read_data[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sync(2),
      I1 => DReady,
      O => \Use_DLMB.wb_dlmb_valid_read_data_reg[31]\(0)
    );
\WB_MEM_Result[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sync(2),
      I1 => MEM_Sel_MEM_Res,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE is
  port (
    \WB_MEM_Result_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
end microblaze_v9_5_3_MB_FDRE;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => \WB_MEM_Result_reg[0]\(0),
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_0 is
  port (
    \WB_MEM_Result_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q20_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_0 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_0;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_0 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 10 to 10 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(10),
      R => \out\(0)
    );
\WB_MEM_Result[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(10),
      I1 => Q20_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[10]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_1 is
  port (
    \WB_MEM_Result_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q19_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_1 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_1;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_1 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 11 to 11 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(11),
      R => \out\(0)
    );
\WB_MEM_Result[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(11),
      I1 => Q19_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[11]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_10 is
  port (
    \WB_MEM_Result_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q29_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_10 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_10;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_10 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(1),
      R => \out\(0)
    );
\WB_MEM_Result[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(1),
      I1 => Q29_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_11 is
  port (
    \WB_MEM_Result_reg[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q10_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_11 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_11;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_11 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 20 to 20 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(20),
      R => \out\(0)
    );
\WB_MEM_Result[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(20),
      I1 => Q10_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[20]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_12 is
  port (
    \WB_MEM_Result_reg[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q9_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_12 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_12;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_12 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 21 to 21 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(21),
      R => \out\(0)
    );
\WB_MEM_Result[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(21),
      I1 => Q9_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[21]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_13 is
  port (
    \WB_MEM_Result_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q8_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_13 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_13;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_13 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 22 to 22 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(22),
      R => \out\(0)
    );
\WB_MEM_Result[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(22),
      I1 => Q8_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[22]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_14 is
  port (
    \WB_MEM_Result_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q7_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_14 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_14;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_14 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 23 to 23 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(23),
      R => \out\(0)
    );
\WB_MEM_Result[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(23),
      I1 => Q7_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[23]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_15 is
  port (
    \WB_MEM_Result_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q6_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_15 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_15;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_15 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 24 to 24 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(24),
      R => \out\(0)
    );
\WB_MEM_Result[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(24),
      I1 => Q6_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[24]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_16 is
  port (
    \WB_MEM_Result_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q5_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_16 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_16;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_16 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 25 to 25 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(25),
      R => \out\(0)
    );
\WB_MEM_Result[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(25),
      I1 => Q5_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[25]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_17 is
  port (
    \WB_MEM_Result_reg[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q4_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_17 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_17;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_17 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 26 to 26 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(26),
      R => \out\(0)
    );
\WB_MEM_Result[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(26),
      I1 => Q4_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[26]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_18 is
  port (
    \WB_MEM_Result_reg[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_18 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_18;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_18 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => \WB_MEM_Result_reg[27]\(0),
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_19 is
  port (
    \WB_MEM_Result_reg[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_19 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_19;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_19 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => \WB_MEM_Result_reg[28]\(0),
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_2 is
  port (
    \WB_MEM_Result_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q18_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_2 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_2;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_2 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(12),
      R => \out\(0)
    );
\WB_MEM_Result[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(12),
      I1 => Q18_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[12]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_20 is
  port (
    \WB_MEM_Result_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_20 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_20;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_20 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => \WB_MEM_Result_reg[29]\(0),
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_21 is
  port (
    \WB_MEM_Result_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q28_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_21 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_21;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_21 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(2),
      R => \out\(0)
    );
\WB_MEM_Result[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(2),
      I1 => Q28_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[2]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_22 is
  port (
    \WB_MEM_Result_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_22 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_22;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_22 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => \WB_MEM_Result_reg[30]\(0),
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_23 is
  port (
    \WB_MEM_Result_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_23 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_23;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_23 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 31 to 31 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(31),
      R => \out\(0)
    );
\WB_MEM_Result[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(31),
      I1 => \Using_FPGA.Native_0\,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[31]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_24 is
  port (
    \WB_MEM_Result_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q27_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_24 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_24;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_24 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(3),
      R => \out\(0)
    );
\WB_MEM_Result[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(3),
      I1 => Q27_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_25 is
  port (
    \WB_MEM_Result_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q26_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_25 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_25;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_25 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 4 to 4 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(4),
      R => \out\(0)
    );
\WB_MEM_Result[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(4),
      I1 => Q26_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[4]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_26 is
  port (
    \WB_MEM_Result_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q25_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_26 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_26;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_26 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 5 to 5 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(5),
      R => \out\(0)
    );
\WB_MEM_Result[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(5),
      I1 => Q25_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[5]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_27 is
  port (
    \WB_MEM_Result_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q24_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_27 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_27;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_27 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 6 to 6 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(6),
      R => \out\(0)
    );
\WB_MEM_Result[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(6),
      I1 => Q24_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[6]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_28 is
  port (
    \WB_MEM_Result_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q23_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_28 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_28;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_28 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(7),
      R => \out\(0)
    );
\WB_MEM_Result[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(7),
      I1 => Q23_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_29 is
  port (
    \WB_MEM_Result_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q22_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_29 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_29;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_29 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(8),
      R => \out\(0)
    );
\WB_MEM_Result[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(8),
      I1 => Q22_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_3 is
  port (
    \WB_MEM_Result_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q17_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_3 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_3;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_3 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 13 to 13 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(13),
      R => \out\(0)
    );
\WB_MEM_Result[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(13),
      I1 => Q17_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[13]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_30 is
  port (
    \WB_MEM_Result_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q21_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_30 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_30;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_30 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 9 to 9 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(9),
      R => \out\(0)
    );
\WB_MEM_Result[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(9),
      I1 => Q21_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[9]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_354 is
  port (
    Q_0 : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_354 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_354;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_354 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q_0,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_355 is
  port (
    Q20_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_355 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_355;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_355 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q20_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_356 is
  port (
    Q19_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_356 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_356;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_356 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q19_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_357 is
  port (
    Q18_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_357 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_357;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_357 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q18_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_358 is
  port (
    Q17_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_358 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_358;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_358 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q17_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_359 is
  port (
    Q16_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_359 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_359;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_359 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q16_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_360 is
  port (
    Q15_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_360 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_360;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_360 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q15_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_361 is
  port (
    Q14_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_361 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_361;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_361 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q14_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_362 is
  port (
    Q13_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_362 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_362;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_362 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q13_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_363 is
  port (
    Q12_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_363 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_363;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_363 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q12_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_364 is
  port (
    Q11_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_364 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_364;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_364 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q11_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_365 is
  port (
    Q29_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_365 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_365;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_365 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q29_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_366 is
  port (
    Q10_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_366 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_366;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_366 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q10_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_367 is
  port (
    Q9_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_367 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_367;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_367 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q9_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_368 is
  port (
    Q8_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_368 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_368;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_368 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q8_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_369 is
  port (
    Q7_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_369 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_369;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_369 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q7_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_370 is
  port (
    Q6_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_370 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_370;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_370 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q6_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_371 is
  port (
    Q5_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_371 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_371;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_371 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q5_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_372 is
  port (
    Q4_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_372 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_372;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_372 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q4_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_373 is
  port (
    Q3_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_373 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_373;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_373 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q3_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_374 is
  port (
    Q2_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_374 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_374;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_374 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q2_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_375 is
  port (
    Q1_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_375 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_375;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_375 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q1_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_376 is
  port (
    Q28_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_376 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_376;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_376 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q28_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_377 is
  port (
    Q0_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_377 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_377;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_377 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q0_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_378 is
  port (
    \WB_MEM_Result_reg[31]\ : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_378 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_378;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_378 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => \WB_MEM_Result_reg[31]\,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_379 is
  port (
    Q27_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_379 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_379;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_379 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q27_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_380 is
  port (
    Q26_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_380 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_380;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_380 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q26_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_381 is
  port (
    Q25_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_381 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_381;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_381 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q25_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_382 is
  port (
    Q24_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_382 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_382;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_382 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q24_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_383 is
  port (
    Q23_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_383 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_383;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_383 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q23_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_384 is
  port (
    Q22_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_384 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_384;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_384 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q22_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_385 is
  port (
    Q21_out : out STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_385 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_385;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_385 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => Q21_out,
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_4 is
  port (
    \WB_MEM_Result_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q16_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_4 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_4;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_4 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 14 to 14 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(14),
      R => \out\(0)
    );
\WB_MEM_Result[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(14),
      I1 => Q16_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[14]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_40 is
  port (
    mem_byte_access_reg : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_40 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_40;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_40 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native_0\,
      Q => mem_byte_access_reg,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_41 is
  port (
    mem_doublet_access_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \EX_Op1_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op2_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_41 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_41;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_41 is
  signal \^mem_doublet_access_reg\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  mem_doublet_access_reg <= \^mem_doublet_access_reg\;
\Byte_Enable[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005555C33CFFFF"
    )
        port map (
      I0 => \^mem_doublet_access_reg\,
      I1 => \EX_Op1_reg[31]\(0),
      I2 => \EX_Op2_reg[31]\(0),
      I3 => \Using_FPGA.Native_1\,
      I4 => \Using_FPGA.Native_2\,
      I5 => \Using_FPGA.Native_3\(0),
      O => D(3)
    );
\Byte_Enable[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111113FF3F33F"
    )
        port map (
      I0 => \^mem_doublet_access_reg\,
      I1 => \Using_FPGA.Native_2\,
      I2 => \EX_Op1_reg[31]\(0),
      I3 => \EX_Op2_reg[31]\(0),
      I4 => \Using_FPGA.Native_1\,
      I5 => \Using_FPGA.Native_3\(0),
      O => D(2)
    );
\Byte_Enable[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33CFFFF00005555"
    )
        port map (
      I0 => \^mem_doublet_access_reg\,
      I1 => \EX_Op1_reg[31]\(0),
      I2 => \EX_Op2_reg[31]\(0),
      I3 => \Using_FPGA.Native_1\,
      I4 => \Using_FPGA.Native_2\,
      I5 => \Using_FPGA.Native_3\(0),
      O => D(1)
    );
\Byte_Enable[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3FFFF00005555"
    )
        port map (
      I0 => \^mem_doublet_access_reg\,
      I1 => \EX_Op1_reg[31]\(0),
      I2 => \EX_Op2_reg[31]\(0),
      I3 => \Using_FPGA.Native_1\,
      I4 => \Using_FPGA.Native_2\,
      I5 => \Using_FPGA.Native_3\(0),
      O => D(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native_0\,
      Q => \^mem_doublet_access_reg\,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_42 is
  port (
    ex_is_load_instr_s : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_is_multi_or_load_instr0 : out STD_LOGIC;
    MEM_Sel_MEM_Res_I_reg : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ex_valid : in STD_LOGIC;
    ex_is_multi_instr2 : in STD_LOGIC;
    ex_Sel_SPR_ESR : in STD_LOGIC;
    ex_Sel_SPR_PVR : in STD_LOGIC;
    ex_Sel_SPR_BTR_reg : in STD_LOGIC;
    ex_Sel_SPR_EDR : in STD_LOGIC;
    ex_Sel_SPR_FSR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_42 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_42;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_42 is
  signal \^ex_is_load_instr_s\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Read_Strobe_INST_0 : label is "soft_lutpair125";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of mem_is_multi_or_load_instr_i_1 : label is "soft_lutpair125";
begin
  ex_is_load_instr_s <= \^ex_is_load_instr_s\;
MEM_Sel_MEM_Res_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ex_Sel_SPR_ESR,
      I1 => ex_Sel_SPR_PVR,
      I2 => ex_Sel_SPR_BTR_reg,
      I3 => \^ex_is_load_instr_s\,
      I4 => ex_Sel_SPR_EDR,
      I5 => ex_Sel_SPR_FSR,
      O => MEM_Sel_MEM_Res_I_reg
    );
Read_Strobe_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ex_valid,
      I1 => \^ex_is_load_instr_s\,
      O => D(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native_0\,
      Q => \^ex_is_load_instr_s\,
      R => \out\(0)
    );
mem_is_multi_or_load_instr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ex_is_multi_instr2,
      I1 => \^ex_is_load_instr_s\,
      O => mem_is_multi_or_load_instr0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_43 is
  port (
    ex_is_lwx_instr_s : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_43 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_43;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_43 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native_0\,
      Q => ex_is_lwx_instr_s,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_44 is
  port (
    ex_is_swx_instr_s : out STD_LOGIC;
    MEM_DataBus_Access_reg : out STD_LOGIC;
    mem_load_store_access_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D119_out : in STD_LOGIC;
    Clk : in STD_LOGIC;
    MEM_DataBus_Access_reg_0 : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    ex_reservation : in STD_LOGIC;
    ex_load_store_instr_s : in STD_LOGIC;
    ex_valid : in STD_LOGIC;
    ex_is_load_instr_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_44 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_44;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_44 is
  signal EX_DataBus_Access_MMU : STD_LOGIC;
  signal \^ex_is_swx_instr_s\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of MEM_DataBus_Access_i_2 : label is "soft_lutpair126";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of Write_Strobe_INST_0 : label is "soft_lutpair126";
begin
  ex_is_swx_instr_s <= \^ex_is_swx_instr_s\;
MEM_DataBus_Access_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CC0A"
    )
        port map (
      I0 => MEM_DataBus_Access_reg_0,
      I1 => EX_DataBus_Access_MMU,
      I2 => mem_valid_reg(0),
      I3 => ex_branch_with_delayslot_reg,
      I4 => \out\(0),
      O => MEM_DataBus_Access_reg
    );
MEM_DataBus_Access_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \^ex_is_swx_instr_s\,
      I1 => ex_reservation,
      I2 => ex_load_store_instr_s,
      I3 => ex_valid,
      O => EX_DataBus_Access_MMU
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => D119_out,
      Q => \^ex_is_swx_instr_s\,
      R => \out\(0)
    );
Write_Strobe_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A00"
    )
        port map (
      I0 => ex_valid,
      I1 => ex_reservation,
      I2 => \^ex_is_swx_instr_s\,
      I3 => ex_load_store_instr_s,
      I4 => ex_is_load_instr_s,
      O => D(0)
    );
mem_load_store_access_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => ex_reservation,
      I1 => \^ex_is_swx_instr_s\,
      I2 => ex_load_store_instr_s,
      O => mem_load_store_access_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_45 is
  port (
    ex_load_store_instr_s : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    SRI : out STD_LOGIC;
    \Using_LWX_SWX_instr.ex_reservation_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    ex_MSR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_valid_reg_0 : in STD_LOGIC;
    ex_move_to_MSR_instr : in STD_LOGIC;
    ex_valid : in STD_LOGIC;
    \EX_Op1_reg[29]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_is_swx_instr_s : in STD_LOGIC;
    ex_reservation : in STD_LOGIC;
    EX_FSL_Carry : in STD_LOGIC;
    EX_FSL_Write_Carry : in STD_LOGIC;
    p_17_in : in STD_LOGIC;
    ex_is_lwx_instr_s : in STD_LOGIC;
    ex_set_bip_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_45 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_45;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_45 is
  signal \Using_FPGA.Native_i_2__0_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_4_n_0\ : STD_LOGIC;
  signal ex_MSR_Load_LWX_SWX_C : STD_LOGIC;
  signal \^ex_load_store_instr_s\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__37\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_5__0\ : label is "soft_lutpair127";
begin
  ex_load_store_instr_s <= \^ex_load_store_instr_s\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native_1\,
      Q => \^ex_load_store_instr_s\,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2__0_n_0\,
      I1 => ex_valid_reg,
      I2 => \Using_FPGA.Native_i_4_n_0\,
      I3 => ex_branch_with_delayslot_reg,
      I4 => ex_MSR(0),
      O => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => ex_valid,
      I1 => \^ex_load_store_instr_s\,
      I2 => ex_reservation,
      I3 => ex_is_swx_instr_s,
      O => SRI
    );
\Using_FPGA.Native_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00080800000000"
    )
        port map (
      I0 => ex_MSR_Load_LWX_SWX_C,
      I1 => ex_is_swx_instr_s,
      I2 => ex_reservation,
      I3 => EX_FSL_Carry,
      I4 => EX_FSL_Write_Carry,
      I5 => p_17_in,
      O => \Using_FPGA.Native_i_2__0_n_0\
    );
\Using_FPGA.Native_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444400004440000"
    )
        port map (
      I0 => ex_MSR_Load_LWX_SWX_C,
      I1 => ex_valid_reg_0,
      I2 => ex_move_to_MSR_instr,
      I3 => ex_valid,
      I4 => ex_MSR(0),
      I5 => \EX_Op1_reg[29]\(0),
      O => \Using_FPGA.Native_i_4_n_0\
    );
\Using_FPGA.Native_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^ex_load_store_instr_s\,
      I1 => ex_valid,
      I2 => ex_is_lwx_instr_s,
      I3 => ex_is_swx_instr_s,
      O => ex_MSR_Load_LWX_SWX_C
    );
\Using_LWX_SWX_instr.ex_reservation_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
        port map (
      I0 => ex_reservation,
      I1 => ex_valid,
      I2 => \^ex_load_store_instr_s\,
      I3 => ex_is_lwx_instr_s,
      I4 => ex_set_bip_reg,
      O => \Using_LWX_SWX_instr.ex_reservation_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_46 is
  port (
    ex_reverse_byteorder : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_46 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_46;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_46 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \Using_FPGA.Native_0\,
      Q => ex_reverse_byteorder,
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_47 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ex_opcode_reg[4]\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    ex_MSR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_set_bip_reg : in STD_LOGIC;
    ex_valid : in STD_LOGIC;
    \EX_Op1_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_move_to_MSR_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_47 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_47;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_47 is
  signal \Using_FPGA.Native_i_2__33_n_0\ : STD_LOGIC;
  signal ex_clear_MSR_BIP_instr_s : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \ex_opcode_reg[4]\,
      Q => ex_clear_MSR_BIP_instr_s,
      R => \out\(0)
    );
\Using_FPGA.Native_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Using_FPGA.Native_i_2__33_n_0\,
      I1 => ex_branch_with_delayslot_reg,
      I2 => ex_MSR(0),
      O => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAFB0A0BFBFA0A0"
    )
        port map (
      I0 => ex_set_bip_reg,
      I1 => ex_clear_MSR_BIP_instr_s,
      I2 => ex_valid,
      I3 => \EX_Op1_reg[28]\(0),
      I4 => ex_MSR(0),
      I5 => ex_move_to_MSR_instr,
      O => \Using_FPGA.Native_i_2__33_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_5 is
  port (
    \WB_MEM_Result_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q15_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_5 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_5;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_5 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 15 to 15 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(15),
      R => \out\(0)
    );
\WB_MEM_Result[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(15),
      I1 => Q15_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_6 is
  port (
    \WB_MEM_Result_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q14_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_6 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_6;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_6 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 16 to 16 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(16),
      R => \out\(0)
    );
\WB_MEM_Result[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(16),
      I1 => Q14_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[16]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_7 is
  port (
    \WB_MEM_Result_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q13_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_7 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_7;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_7 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 17 to 17 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(17),
      R => \out\(0)
    );
\WB_MEM_Result[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(17),
      I1 => Q13_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[17]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_8 is
  port (
    \WB_MEM_Result_reg[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q12_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_8 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_8;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_8 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 18 to 18 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(18),
      R => \out\(0)
    );
\WB_MEM_Result[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(18),
      I1 => Q12_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[18]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_FDRE_9 is
  port (
    \WB_MEM_Result_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Q11_out : in STD_LOGIC;
    \Read_AXI_Performance.mem_sel_fsl_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_FDRE_9 : entity is "microblaze_v9_5_3_MB_FDRE";
end microblaze_v9_5_3_MB_FDRE_9;

architecture STRUCTURE of microblaze_v9_5_3_MB_FDRE_9 is
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 19 to 19 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => FSL_Get_Succesful,
      D => S0_AXIS_TDATA(0),
      Q => MEM_FSL_Result(19),
      R => \out\(0)
    );
\WB_MEM_Result[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => MEM_FSL_Result(19),
      I1 => Q11_out,
      I2 => \Read_AXI_Performance.mem_sel_fsl_i_reg\,
      O => \WB_MEM_Result_reg[19]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_LUT6 is
  port (
    sel_input_iii_3 : out STD_LOGIC;
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC
  );
end microblaze_v9_5_3_MB_LUT6;

architecture STRUCTURE of microblaze_v9_5_3_MB_LUT6 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCF0AACC"
    )
        port map (
      I0 => if_sel_input(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => '0',
      I3 => if_missed_fetch_reg,
      I4 => E(0),
      I5 => ex_delayslot_Instr2,
      O => sel_input_iii_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_LUT6_74 is
  port (
    sel_input_iii_2 : out STD_LOGIC;
    if_sel_input : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_missed_fetch_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_LUT6_74 : entity is "microblaze_v9_5_3_MB_LUT6";
end microblaze_v9_5_3_MB_LUT6_74;

architecture STRUCTURE of microblaze_v9_5_3_MB_LUT6_74 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCF0AACC"
    )
        port map (
      I0 => if_sel_input(0),
      I1 => if_sel_input(1),
      I2 => \Using_FPGA.Native_0\,
      I3 => if_missed_fetch_reg,
      I4 => E(0),
      I5 => ex_delayslot_Instr2,
      O => sel_input_iii_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_LUT6_76 is
  port (
    sel_input_iii_1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_sel_input : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_LUT6_76 : entity is "microblaze_v9_5_3_MB_LUT6";
end microblaze_v9_5_3_MB_LUT6_76;

architecture STRUCTURE of microblaze_v9_5_3_MB_LUT6_76 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCF0AACC"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => if_sel_input(0),
      I2 => if_sel_input(1),
      I3 => if_missed_fetch_reg,
      I4 => E(0),
      I5 => ex_delayslot_Instr2,
      O => sel_input_iii_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_LUT6_78 is
  port (
    sel_input_iii_0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_LUT6_78 : entity is "microblaze_v9_5_3_MB_LUT6";
end microblaze_v9_5_3_MB_LUT6_78;

architecture STRUCTURE of microblaze_v9_5_3_MB_LUT6_78 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCF0AACC"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => if_sel_input(0),
      I3 => if_missed_fetch_reg,
      I4 => E(0),
      I5 => ex_delayslot_Instr2,
      O => sel_input_iii_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_v9_5_3_MB_LUT6__parameterized0\ is
  port (
    sel_input_delayslot : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_v9_5_3_MB_LUT6__parameterized0\ : entity is "microblaze_v9_5_3_MB_LUT6";
end \microblaze_v9_5_3_MB_LUT6__parameterized0\;

architecture STRUCTURE of \microblaze_v9_5_3_MB_LUT6__parameterized0\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFCCF0AACC"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => if_sel_input(0),
      I3 => if_missed_fetch_reg,
      I4 => E(0),
      I5 => ex_delayslot_Instr2,
      O => sel_input_delayslot
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_v9_5_3_MB_LUT6__parameterized1\ is
  port (
    sel_input_i_0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    if_missed_fetch_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    ex_delayslot_Instr2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_v9_5_3_MB_LUT6__parameterized1\ : entity is "microblaze_v9_5_3_MB_LUT6";
end \microblaze_v9_5_3_MB_LUT6__parameterized1\;

architecture STRUCTURE of \microblaze_v9_5_3_MB_LUT6__parameterized1\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFAE0AAE0A"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => if_missed_fetch_reg,
      I3 => E(0),
      I4 => I4,
      I5 => ex_delayslot_Instr2,
      O => sel_input_i_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_v9_5_3_MB_LUT6__parameterized10\ is
  port (
    of_read_mem_write_op2_conflict_part2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_predecode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_gpr_write : in STD_LOGIC;
    mem_valid_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_v9_5_3_MB_LUT6__parameterized10\ : entity is "microblaze_v9_5_3_MB_LUT6";
end \microblaze_v9_5_3_MB_LUT6__parameterized10\;

architecture STRUCTURE of \microblaze_v9_5_3_MB_LUT6__parameterized10\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => of_predecode(1),
      I2 => Q(0),
      I3 => of_predecode(0),
      I4 => mem_gpr_write,
      I5 => mem_valid_instr,
      O => of_read_mem_write_op2_conflict_part2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_v9_5_3_MB_LUT6__parameterized11\ is
  port (
    of_read_ex_write_op3_conflict_part1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_v9_5_3_MB_LUT6__parameterized11\ : entity is "microblaze_v9_5_3_MB_LUT6";
end \microblaze_v9_5_3_MB_LUT6__parameterized11\;

architecture STRUCTURE of \microblaze_v9_5_3_MB_LUT6__parameterized11\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(2),
      I1 => D(2),
      I2 => Q(1),
      I3 => D(1),
      I4 => Q(0),
      I5 => D(0),
      O => of_read_ex_write_op3_conflict_part1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_v9_5_3_MB_LUT6__parameterized12\ is
  port (
    of_read_ex_write_op3_conflict_part2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_gpr_write_reg : in STD_LOGIC;
    ex_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_v9_5_3_MB_LUT6__parameterized12\ : entity is "microblaze_v9_5_3_MB_LUT6";
end \microblaze_v9_5_3_MB_LUT6__parameterized12\;

architecture STRUCTURE of \microblaze_v9_5_3_MB_LUT6__parameterized12\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => D(1),
      I2 => Q(0),
      I3 => D(0),
      I4 => ex_gpr_write_reg,
      I5 => ex_valid,
      O => of_read_ex_write_op3_conflict_part2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_v9_5_3_MB_LUT6__parameterized13\ is
  port (
    of_pipe_ctrl : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    of_predecode : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_read_mem_write_op3_conflict_part2 : in STD_LOGIC;
    mem_is_multi_or_load_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_v9_5_3_MB_LUT6__parameterized13\ : entity is "microblaze_v9_5_3_MB_LUT6";
end \microblaze_v9_5_3_MB_LUT6__parameterized13\;

architecture STRUCTURE of \microblaze_v9_5_3_MB_LUT6__parameterized13\ is
  signal of_read_mem_write_op3_conflict_part1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(2),
      I1 => D(2),
      I2 => Q(1),
      I3 => D(1),
      I4 => Q(0),
      I5 => D(0),
      O => of_read_mem_write_op3_conflict_part1
    );
\Using_FPGA.Native_i_1__127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => of_read_mem_write_op3_conflict_part1,
      I1 => of_predecode(0),
      I2 => of_read_mem_write_op3_conflict_part2,
      I3 => mem_is_multi_or_load_instr,
      O => of_pipe_ctrl(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_v9_5_3_MB_LUT6__parameterized14\ is
  port (
    of_read_mem_write_op3_conflict_part2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_gpr_write : in STD_LOGIC;
    mem_valid_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_v9_5_3_MB_LUT6__parameterized14\ : entity is "microblaze_v9_5_3_MB_LUT6";
end \microblaze_v9_5_3_MB_LUT6__parameterized14\;

architecture STRUCTURE of \microblaze_v9_5_3_MB_LUT6__parameterized14\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => D(1),
      I2 => Q(0),
      I3 => D(0),
      I4 => mem_gpr_write,
      I5 => mem_valid_instr,
      O => of_read_mem_write_op3_conflict_part2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_v9_5_3_MB_LUT6__parameterized15\ is
  port (
    alu_AddSub_1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_v9_5_3_MB_LUT6__parameterized15\ : entity is "microblaze_v9_5_3_MB_LUT6";
end \microblaze_v9_5_3_MB_LUT6__parameterized15\;

architecture STRUCTURE of \microblaze_v9_5_3_MB_LUT6__parameterized15\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[0]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O => alu_AddSub_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_v9_5_3_MB_LUT6__parameterized2\ is
  port (
    of_Valid_II : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    if_missed_fetch_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    ex_delayslot_Instr2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_v9_5_3_MB_LUT6__parameterized2\ : entity is "microblaze_v9_5_3_MB_LUT6";
end \microblaze_v9_5_3_MB_LUT6__parameterized2\;

architecture STRUCTURE of \microblaze_v9_5_3_MB_LUT6__parameterized2\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000051F551F5"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => if_missed_fetch_reg,
      I3 => E(0),
      I4 => I4,
      I5 => ex_delayslot_Instr2,
      O => of_Valid_II
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_v9_5_3_MB_LUT6__parameterized3\ is
  port (
    of_pipe_ctrl : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    of_predecode : in STD_LOGIC_VECTOR ( 2 downto 0 );
    of_read_ex_write_op1_conflict_part2 : in STD_LOGIC;
    ex_is_multi_or_load_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_v9_5_3_MB_LUT6__parameterized3\ : entity is "microblaze_v9_5_3_MB_LUT6";
end \microblaze_v9_5_3_MB_LUT6__parameterized3\;

architecture STRUCTURE of \microblaze_v9_5_3_MB_LUT6__parameterized3\ is
  signal O : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(2),
      I1 => of_predecode(2),
      I2 => Q(1),
      I3 => of_predecode(1),
      I4 => Q(0),
      I5 => of_predecode(0),
      O => O
    );
\Using_FPGA.Native_i_1__130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => O,
      I1 => of_read_ex_write_op1_conflict_part2,
      I2 => ex_is_multi_or_load_instr,
      O => of_pipe_ctrl(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_v9_5_3_MB_LUT6__parameterized4\ is
  port (
    of_read_ex_write_op1_conflict_part2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_predecode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_gpr_write_reg : in STD_LOGIC;
    ex_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_v9_5_3_MB_LUT6__parameterized4\ : entity is "microblaze_v9_5_3_MB_LUT6";
end \microblaze_v9_5_3_MB_LUT6__parameterized4\;

architecture STRUCTURE of \microblaze_v9_5_3_MB_LUT6__parameterized4\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => of_predecode(1),
      I2 => Q(0),
      I3 => of_predecode(0),
      I4 => ex_gpr_write_reg,
      I5 => ex_valid,
      O => of_read_ex_write_op1_conflict_part2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_v9_5_3_MB_LUT6__parameterized5\ is
  port (
    of_pipe_ctrl : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    of_predecode : in STD_LOGIC_VECTOR ( 2 downto 0 );
    of_read_mem_write_op1_conflict_part2 : in STD_LOGIC;
    mem_is_multi_or_load_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_v9_5_3_MB_LUT6__parameterized5\ : entity is "microblaze_v9_5_3_MB_LUT6";
end \microblaze_v9_5_3_MB_LUT6__parameterized5\;

architecture STRUCTURE of \microblaze_v9_5_3_MB_LUT6__parameterized5\ is
  signal of_read_mem_write_op1_conflict_part1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(2),
      I1 => of_predecode(2),
      I2 => Q(1),
      I3 => of_predecode(1),
      I4 => Q(0),
      I5 => of_predecode(0),
      O => of_read_mem_write_op1_conflict_part1
    );
\Using_FPGA.Native_i_1__129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => of_read_mem_write_op1_conflict_part1,
      I1 => of_read_mem_write_op1_conflict_part2,
      I2 => mem_is_multi_or_load_instr,
      O => of_pipe_ctrl(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_v9_5_3_MB_LUT6__parameterized6\ is
  port (
    of_read_mem_write_op1_conflict_part2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_predecode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_gpr_write : in STD_LOGIC;
    mem_valid_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_v9_5_3_MB_LUT6__parameterized6\ : entity is "microblaze_v9_5_3_MB_LUT6";
end \microblaze_v9_5_3_MB_LUT6__parameterized6\;

architecture STRUCTURE of \microblaze_v9_5_3_MB_LUT6__parameterized6\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => of_predecode(1),
      I2 => Q(0),
      I3 => of_predecode(0),
      I4 => mem_gpr_write,
      I5 => mem_valid_instr,
      O => of_read_mem_write_op1_conflict_part2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_v9_5_3_MB_LUT6__parameterized7\ is
  port (
    of_read_ex_write_op2_conflict_part1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    of_predecode : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_v9_5_3_MB_LUT6__parameterized7\ : entity is "microblaze_v9_5_3_MB_LUT6";
end \microblaze_v9_5_3_MB_LUT6__parameterized7\;

architecture STRUCTURE of \microblaze_v9_5_3_MB_LUT6__parameterized7\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(2),
      I1 => of_predecode(2),
      I2 => Q(1),
      I3 => of_predecode(1),
      I4 => Q(0),
      I5 => of_predecode(0),
      O => of_read_ex_write_op2_conflict_part1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_v9_5_3_MB_LUT6__parameterized8\ is
  port (
    of_read_ex_write_op2_conflict_part2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_predecode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_gpr_write_reg : in STD_LOGIC;
    ex_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_v9_5_3_MB_LUT6__parameterized8\ : entity is "microblaze_v9_5_3_MB_LUT6";
end \microblaze_v9_5_3_MB_LUT6__parameterized8\;

architecture STRUCTURE of \microblaze_v9_5_3_MB_LUT6__parameterized8\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => of_predecode(1),
      I2 => Q(0),
      I3 => of_predecode(0),
      I4 => ex_gpr_write_reg,
      I5 => ex_valid,
      O => of_read_ex_write_op2_conflict_part2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \microblaze_v9_5_3_MB_LUT6__parameterized9\ is
  port (
    of_read_mem_write_op2_conflict_part1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    of_predecode : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \microblaze_v9_5_3_MB_LUT6__parameterized9\ : entity is "microblaze_v9_5_3_MB_LUT6";
end \microblaze_v9_5_3_MB_LUT6__parameterized9\;

architecture STRUCTURE of \microblaze_v9_5_3_MB_LUT6__parameterized9\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(2),
      I1 => of_predecode(2),
      I2 => Q(1),
      I3 => of_predecode(1),
      I4 => Q(0),
      I5 => of_predecode(0),
      O => of_read_mem_write_op2_conflict_part1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY is
  port (
    mem_databus_ready : out STD_LOGIC;
    mem_access_completed_reg : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
end microblaze_v9_5_3_MB_MUXCY;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  lopt <= \<const0>\;
  lopt_1 <= \<const1>\;
  mem_databus_ready <= 'Z';
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_259 is
  port (
    ex_pre_alu_carry : out STD_LOGIC;
    muxcy_sel : in STD_LOGIC;
    muxcy_di : in STD_LOGIC;
    ex_MSR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_259 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_259;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_259 is
begin
  ex_pre_alu_carry <= 'Z';
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_260 is
  port (
    ex_alu_carryin : out STD_LOGIC;
    ex_pre_alu_carry : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_260 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_260;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_260 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  lopt <= \<const0>\;
  lopt_1 <= \<const1>\;
  ex_alu_carryin <= 'Z';
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_300 is
  port (
    zero_CI_0 : out STD_LOGIC;
    ex_op1_cmp_equal : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_300 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_300;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_300 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_1\ <= lopt;
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  lopt_3 <= \^lopt_4\;
  lopt_5 <= lopt_4;
  zero_CI_0 <= 'Z';
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_4\,
      CO(2 downto 0) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => \^lopt_1\,
      DI(2) => \^lopt_1\,
      DI(1) => \^lopt_1\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_5,
      S(2) => \^lopt_3\,
      S(1) => \^lopt_2\,
      S(0) => ex_op1_cmp_equal
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_301 is
  port (
    zero_CI_1 : out STD_LOGIC;
    \Zero_Detecting[0].nibble_Zero_reg\ : in STD_LOGIC;
    ex_op1_cmp_equal_n : in STD_LOGIC;
    zero_CI_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_301 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_301;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_301 is
begin
  zero_CI_1 <= 'Z';
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_302 is
  port (
    zero_CI_2 : out STD_LOGIC;
    \Zero_Detecting[1].nibble_Zero_reg\ : in STD_LOGIC;
    ex_op1_cmp_equal_n : in STD_LOGIC;
    zero_CI_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_302 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_302;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_302 is
begin
  zero_CI_2 <= 'Z';
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_303 is
  port (
    zero_CI_3 : out STD_LOGIC;
    \Zero_Detecting[2].nibble_Zero_reg\ : in STD_LOGIC;
    ex_op1_cmp_equal_n : in STD_LOGIC;
    zero_CI_2 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_303 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_303;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_303 is
  signal \^zero_ci_3\ : STD_LOGIC;
begin
  \^zero_ci_3\ <= lopt;
  zero_CI_3 <= \^zero_ci_3\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_304 is
  port (
    zero_CI_4 : out STD_LOGIC;
    \Zero_Detecting[3].nibble_Zero_reg\ : in STD_LOGIC;
    ex_op1_cmp_equal_n : in STD_LOGIC;
    zero_CI_3 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_304 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_304;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_304 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_1\ <= lopt;
  \^lopt_2\ <= lopt_1;
  \^lopt_4\ <= lopt_3;
  lopt_2 <= \^lopt_3\;
  lopt_5 <= lopt_4;
  zero_CI_4 <= 'Z';
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => zero_CI_3,
      CO(3) => \^lopt_3\,
      CO(2 downto 0) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \^lopt_4\,
      DI(2) => ex_op1_cmp_equal_n,
      DI(1) => ex_op1_cmp_equal_n,
      DI(0) => ex_op1_cmp_equal_n,
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_5,
      S(2) => \^lopt_2\,
      S(1) => \^lopt_1\,
      S(0) => \Zero_Detecting[3].nibble_Zero_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_305 is
  port (
    zero_CI_5 : out STD_LOGIC;
    \Zero_Detecting[4].nibble_Zero_reg\ : in STD_LOGIC;
    ex_op1_cmp_equal_n : in STD_LOGIC;
    zero_CI_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_305 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_305;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_305 is
begin
  zero_CI_5 <= 'Z';
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_306 is
  port (
    ex_op1_zero : out STD_LOGIC;
    \Zero_Detecting[5].nibble_Zero_reg\ : in STD_LOGIC;
    ex_op1_cmp_equal_n : in STD_LOGIC;
    zero_CI_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_306 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_306;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_306 is
begin
  ex_op1_zero <= 'Z';
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_416 is
  port (
    alu_carry_0 : out STD_LOGIC;
    ex_use_carry : in STD_LOGIC;
    DI : in STD_LOGIC;
    ex_alu_carryin : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_416 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_416;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_416 is
  signal \^alu_carry_0\ : STD_LOGIC;
begin
  \^alu_carry_0\ <= lopt;
  alu_carry_0 <= \^alu_carry_0\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_479 is
  port (
    invert_result : out STD_LOGIC;
    EX_CMP_Op_reg : in STD_LOGIC;
    ex_unsigned_op : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_479 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_479;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_479 is
  signal \^invert_result\ : STD_LOGIC;
begin
  \^invert_result\ <= lopt;
  invert_result <= \^invert_result\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_52 is
  port (
    mem_wait_on_ready_N : out STD_LOGIC;
    mem_databus_ready : in STD_LOGIC;
    mem_valid_instr : in STD_LOGIC;
    mem_load_store_access : in STD_LOGIC;
    mem_Write_DCache : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_52 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_52;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_52 is
  signal \<const1>\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_1__177_n_0\ : STD_LOGIC;
begin
  lopt <= \<const1>\;
  lopt_1 <= \Using_FPGA.Native_i_1__177_n_0\;
  mem_wait_on_ready_N <= 'Z';
\Using_FPGA.Native_i_1__177\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_valid_instr,
      I1 => mem_load_store_access,
      I2 => mem_Write_DCache,
      O => \Using_FPGA.Native_i_1__177_n_0\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_53 is
  port (
    \wb_instr_reg[31]\ : out STD_LOGIC;
    mem_valid_reg : out STD_LOGIC;
    wb_valid_reg : out STD_LOGIC;
    wb_gpr_write_i0 : out STD_LOGIC;
    mem_wait_on_ready_N : in STD_LOGIC;
    mem_valid_instr : in STD_LOGIC;
    ex_valid : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_PipeRun_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_gpr_write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_53 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_53;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_53 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^wb_instr_reg[31]\ : STD_LOGIC;
begin
  \^wb_instr_reg[31]\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
  \wb_instr_reg[31]\ <= \^wb_instr_reg[31]\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
mem_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CC0A"
    )
        port map (
      I0 => mem_valid_instr,
      I1 => ex_valid,
      I2 => \^wb_instr_reg[31]\,
      I3 => ex_branch_with_delayslot_reg,
      I4 => \out\(0),
      O => mem_valid_reg
    );
wb_gpr_write_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \out\(0),
      I1 => \^wb_instr_reg[31]\,
      I2 => mem_gpr_write,
      O => wb_gpr_write_i0
    );
wb_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CC0A"
    )
        port map (
      I0 => D(0),
      I1 => mem_valid_instr,
      I2 => wb_PipeRun_i_reg(0),
      I3 => \^wb_instr_reg[31]\,
      I4 => \out\(0),
      O => wb_valid_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_54 is
  port (
    jump_carry1 : out STD_LOGIC;
    ex_op1_zero : in STD_LOGIC;
    force_Val1_reg : in STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    use_Reg_Neg_DI_reg : in STD_LOGIC;
    force1_reg : in STD_LOGIC;
    use_Reg_Neg_S_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_54 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_54;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_54 is
  signal DI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^jump_carry1\ : STD_LOGIC;
begin
  \^jump_carry1\ <= lopt;
  jump_carry1 <= \^jump_carry1\;
  lopt_1 <= DI;
  lopt_2 <= S;
\Using_FPGA.Native_i_1__171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => force1_reg,
      I1 => \EX_Branch_CMP_Op1_reg[0]\(0),
      I2 => use_Reg_Neg_S_reg,
      O => S
    );
\Using_FPGA.Native_i_2__116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => force_Val1_reg,
      I1 => \EX_Branch_CMP_Op1_reg[0]\(0),
      I2 => use_Reg_Neg_DI_reg,
      O => DI
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_55 is
  port (
    jump_carry2 : out STD_LOGIC;
    jump_carry1 : in STD_LOGIC;
    force2 : in STD_LOGIC;
    EX_Valid : in STD_LOGIC;
    force_Val2_N : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : out STD_LOGIC;
    lopt_6 : in STD_LOGIC;
    lopt_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_55 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_55;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_55 is
  signal \Using_FPGA.Native_i_1__176_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__117_n_0\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_4\ <= lopt_3;
  \^lopt_5\ <= lopt_4;
  \^lopt_7\ <= lopt_6;
  lopt <= \^lopt_1\;
  lopt_5 <= \^lopt_6\;
  lopt_8 <= lopt_7;
  jump_carry2 <= 'Z';
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => jump_carry1,
      CO(3) => \^lopt_6\,
      CO(2) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(2),
      CO(1) => \^lopt_1\,
      CO(0) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3) => \^lopt_7\,
      DI(2) => \^lopt_4\,
      DI(1) => \^lopt_2\,
      DI(0) => \Using_FPGA.Native_i_2__117_n_0\,
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_8,
      S(2) => \^lopt_5\,
      S(1) => \^lopt_3\,
      S(0) => \Using_FPGA.Native_i_1__176_n_0\
    );
\Using_FPGA.Native_i_1__176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => force2,
      I1 => EX_Valid,
      O => \Using_FPGA.Native_i_1__176_n_0\
    );
\Using_FPGA.Native_i_2__117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => EX_Valid,
      I1 => force_Val2_N,
      O => \Using_FPGA.Native_i_2__117_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_56 is
  port (
    ex_jump_wanted : out STD_LOGIC;
    \mem_pc_i_reg[31]\ : out STD_LOGIC;
    jump_carry2 : in STD_LOGIC;
    ex_branch_with_delayslot : in STD_LOGIC;
    of_valid : in STD_LOGIC;
    EX_MBAR_Stall : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_56 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_56;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_56 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^ex_jump_wanted\ : STD_LOGIC;
begin
  \^ex_jump_wanted\ <= lopt;
  ex_jump_wanted <= \^ex_jump_wanted\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.Native_i_1__172\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55F7"
    )
        port map (
      I0 => \^ex_jump_wanted\,
      I1 => ex_branch_with_delayslot,
      I2 => of_valid,
      I3 => EX_MBAR_Stall,
      O => \mem_pc_i_reg[31]\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_57 is
  port (
    jump_carry4 : out STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    ex_jump_wanted : in STD_LOGIC;
    lopt : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_57 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_57;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_57 is
  signal \<const0>\ : STD_LOGIC;
begin
  lopt <= \<const0>\;
  jump_carry4 <= 'Z';
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_58 is
  port (
    jump_carry5 : out STD_LOGIC;
    jump_carry4 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_58 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_58;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_58 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^jump_carry5\ : STD_LOGIC;
begin
  \^jump_carry5\ <= lopt;
  jump_carry5 <= \^jump_carry5\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_59 is
  port (
    ex_jump_for_ce : out STD_LOGIC;
    ex_valid_jump_reg : out STD_LOGIC;
    ex_valid_reg : out STD_LOGIC;
    ex_delayslot_Instr0 : out STD_LOGIC;
    mem_jump_taken0 : out STD_LOGIC;
    ex_jump_hold_reg : out STD_LOGIC;
    keep_jump_taken_with_ds_reg : out STD_LOGIC;
    jump_carry5 : in STD_LOGIC;
    ex_valid_jump_reg_0 : in STD_LOGIC;
    of_valid : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_valid : in STD_LOGIC;
    ex_jump_nodelay : in STD_LOGIC;
    keep_jump_taken_with_ds : in STD_LOGIC;
    ex_branch_with_delayslot : in STD_LOGIC;
    ex_jump_hold : in STD_LOGIC;
    ex_mbar_decode : in STD_LOGIC;
    ex_mbar_stall_no_sleep_1 : in STD_LOGIC;
    ex_first_cycle : in STD_LOGIC;
    ex_mbar_sleep : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_59 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_59;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_59 is
  signal \Using_FPGA.Native_i_1__76_n_0\ : STD_LOGIC;
  signal ex_ignore_delayslot : STD_LOGIC;
  signal \^ex_jump_for_ce\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ex_delayslot_Instr_i_1 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of ex_jump_hold_i_1 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of keep_jump_taken_with_ds_i_1 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of mem_jump_taken_i_1 : label is "soft_lutpair129";
begin
  ex_jump_for_ce <= \^ex_jump_for_ce\;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => jump_carry5,
      CO(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^ex_jump_for_ce\,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \Using_FPGA.Native_i_1__76_n_0\
    );
\Using_FPGA.Native_i_1__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF57"
    )
        port map (
      I0 => ex_mbar_decode,
      I1 => ex_mbar_stall_no_sleep_1,
      I2 => ex_first_cycle,
      I3 => ex_jump_hold,
      I4 => ex_mbar_sleep,
      O => \Using_FPGA.Native_i_1__76_n_0\
    );
ex_delayslot_Instr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => keep_jump_taken_with_ds,
      I1 => ex_branch_with_delayslot,
      I2 => \^ex_jump_for_ce\,
      O => ex_delayslot_Instr0
    );
ex_jump_hold_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => ex_jump_hold,
      I1 => \^ex_jump_for_ce\,
      I2 => ex_branch_with_delayslot_reg,
      I3 => \out\(0),
      O => ex_jump_hold_reg
    );
ex_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000303000AA"
    )
        port map (
      I0 => ex_valid,
      I1 => ex_ignore_delayslot,
      I2 => of_valid,
      I3 => ex_branch_with_delayslot_reg,
      I4 => E(0),
      I5 => \out\(0),
      O => ex_valid_reg
    );
ex_valid_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ex_jump_for_ce\,
      I1 => ex_jump_nodelay,
      O => ex_ignore_delayslot
    );
ex_valid_jump_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000303000AA"
    )
        port map (
      I0 => ex_valid_jump_reg_0,
      I1 => ex_ignore_delayslot,
      I2 => of_valid,
      I3 => ex_branch_with_delayslot_reg,
      I4 => E(0),
      I5 => \out\(0),
      O => ex_valid_jump_reg
    );
keep_jump_taken_with_ds_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000EA"
    )
        port map (
      I0 => keep_jump_taken_with_ds,
      I1 => ex_branch_with_delayslot,
      I2 => \^ex_jump_for_ce\,
      I3 => E(0),
      I4 => \out\(0),
      O => keep_jump_taken_with_ds_reg
    );
mem_jump_taken_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ex_jump_hold,
      I1 => \^ex_jump_for_ce\,
      O => mem_jump_taken0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_60 is
  port (
    if_pc_incr_carry3 : out STD_LOGIC;
    if_fetch_for_timing_optimization1 : in STD_LOGIC;
    if_pc_incr_carry0 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_60 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_60;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_60 is
  signal \<const0>\ : STD_LOGIC;
  signal \^if_pc_incr_carry3\ : STD_LOGIC;
begin
  \^if_pc_incr_carry3\ <= lopt;
  if_pc_incr_carry3 <= \^if_pc_incr_carry3\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_61 is
  port (
    if_pc_incr_carry0 : out STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_61 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_61;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_61 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal if_valid : STD_LOGIC;
begin
  lopt <= \<const1>\;
  lopt_1 <= \<const0>\;
  lopt_2 <= if_valid;
  if_pc_incr_carry0 <= 'Z';
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.Native_i_1__77\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => if_missed_fetch,
      O => if_valid
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_62 is
  port (
    of_PipeRun_carry_2 : out STD_LOGIC;
    of_pipe_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun_carry_3 : in STD_LOGIC;
    lopt : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_62 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_62;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_62 is
  signal \<const0>\ : STD_LOGIC;
begin
  lopt <= \<const0>\;
  of_PipeRun_carry_2 <= 'Z';
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_63 is
  port (
    of_PipeRun_carry_3 : out STD_LOGIC;
    of_pipe_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun_carry_4 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_63 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_63;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_63 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_1\ <= lopt;
  \^lopt_2\ <= lopt_1;
  \^lopt_4\ <= lopt_3;
  lopt_2 <= \^lopt_3\;
  lopt_5 <= lopt_4;
  of_PipeRun_carry_3 <= 'Z';
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => of_PipeRun_carry_4,
      CO(3) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => \^lopt_3\,
      CO(1 downto 0) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(1 downto 0),
      CYINIT => '0',
      DI(3) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^lopt_4\,
      DI(1) => \^lopt_1\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\(3),
      S(2) => lopt_5,
      S(1) => \^lopt_2\,
      S(0) => of_pipe_ctrl(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_64 is
  port (
    of_PipeRun_carry_4 : out STD_LOGIC;
    of_pipe_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun_carry_5 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_64 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_64;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_64 is
  signal \<const0>\ : STD_LOGIC;
  signal \^of_piperun_carry_4\ : STD_LOGIC;
begin
  \^of_piperun_carry_4\ <= lopt;
  lopt_1 <= \<const0>\;
  of_PipeRun_carry_4 <= \^of_piperun_carry_4\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_65 is
  port (
    of_PipeRun_carry_5 : out STD_LOGIC;
    of_pipe_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun_carry_6 : in STD_LOGIC;
    lopt : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_65 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_65;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_65 is
  signal \<const0>\ : STD_LOGIC;
begin
  lopt <= \<const0>\;
  of_PipeRun_carry_5 <= 'Z';
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_66 is
  port (
    of_PipeRun_carry_6 : out STD_LOGIC;
    of_pipe_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun_carry_7 : in STD_LOGIC;
    lopt : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_66 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_66;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_66 is
  signal \<const0>\ : STD_LOGIC;
begin
  lopt <= \<const0>\;
  of_PipeRun_carry_6 <= 'Z';
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_67 is
  port (
    of_PipeRun_carry_7 : out STD_LOGIC;
    of_valid : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_67 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_67;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_67 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_1\ <= lopt;
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_4\ <= lopt_3;
  \^lopt_6\ <= lopt_5;
  lopt_4 <= \^lopt_5\;
  lopt_7 <= lopt_6;
  of_PipeRun_carry_7 <= 'Z';
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_5\,
      CO(2 downto 0) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => ex_branch_with_delayslot_reg,
      DI(3) => \^lopt_6\,
      DI(2) => \^lopt_3\,
      DI(1) => \^lopt_1\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_7,
      S(2) => \^lopt_4\,
      S(1) => \^lopt_2\,
      S(0) => of_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_68 is
  port (
    \mem_pc_i_reg[31]\ : out STD_LOGIC;
    fsl_control_error_hold_value_reg : out STD_LOGIC;
    \Read_AXI_Performance.axi_get_succesful_happened_reg\ : out STD_LOGIC;
    fsl_carry_hold_value_reg : out STD_LOGIC;
    fsl_carry_hold_reg : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_LWX_SWX_instr.ex_reservation_reg\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    of_PipeRun_carry_9 : in STD_LOGIC;
    EX_FSL_Control_Error : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S0_AXIS_TVALID : in STD_LOGIC;
    ex_valid : in STD_LOGIC;
    ex_fsl_get : in STD_LOGIC;
    axi_get_succesful_happened : in STD_LOGIC;
    fsl_carry_hold_value : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Put : in STD_LOGIC;
    \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\ : in STD_LOGIC;
    fsl_carry_hold : in STD_LOGIC;
    ex_fsl_put : in STD_LOGIC;
    FSL_Put_Blocking : in STD_LOGIC;
    ex_move_to_MSR_instr : in STD_LOGIC;
    \EX_Op1_reg[27]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_MSR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_set_bip_reg : in STD_LOGIC;
    ex_is_swx_instr_s : in STD_LOGIC;
    ex_load_store_instr_s : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_68 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_68;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_68 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^mem_pc_i_reg[31]\ : STD_LOGIC;
begin
  \^mem_pc_i_reg[31]\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
  \mem_pc_i_reg[31]\ <= \^mem_pc_i_reg[31]\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Read_AXI_Performance.axi_get_succesful_happened_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0080"
    )
        port map (
      I0 => S0_AXIS_TVALID,
      I1 => ex_valid,
      I2 => ex_fsl_get,
      I3 => \^mem_pc_i_reg[31]\,
      I4 => axi_get_succesful_happened,
      O => \Read_AXI_Performance.axi_get_succesful_happened_reg\
    );
\Using_FPGA.Native_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFEAAA0000"
    )
        port map (
      I0 => EX_FSL_Control_Error,
      I1 => ex_move_to_MSR_instr,
      I2 => ex_valid,
      I3 => \EX_Op1_reg[27]\(1),
      I4 => \^mem_pc_i_reg[31]\,
      I5 => ex_MSR(1),
      O => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \EX_Op1_reg[27]\(0),
      I1 => ex_valid,
      I2 => ex_move_to_MSR_instr,
      I3 => \^mem_pc_i_reg[31]\,
      I4 => ex_MSR(0),
      O => \Using_FPGA.Native_1\
    );
\Using_LWX_SWX_instr.ex_reservation_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEECCCCEEEECCCC"
    )
        port map (
      I0 => ex_set_bip_reg,
      I1 => \out\(0),
      I2 => \^mem_pc_i_reg[31]\,
      I3 => ex_is_swx_instr_s,
      I4 => ex_valid,
      I5 => ex_load_store_instr_s,
      O => \Using_LWX_SWX_instr.ex_reservation_reg\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
fsl_carry_hold_cmb_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A2AFAEA"
    )
        port map (
      I0 => fsl_carry_hold,
      I1 => ex_fsl_get,
      I2 => ex_valid,
      I3 => ex_fsl_put,
      I4 => FSL_Put_Blocking,
      I5 => \^mem_pc_i_reg[31]\,
      O => fsl_carry_hold_reg
    );
fsl_carry_hold_value_cmb_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF2E002E"
    )
        port map (
      I0 => fsl_carry_hold_value,
      I1 => D(0),
      I2 => S0_AXIS_TVALID,
      I3 => FSL_Put,
      I4 => \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\,
      I5 => \^mem_pc_i_reg[31]\,
      O => fsl_carry_hold_value_reg
    );
fsl_control_error_hold_value_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => EX_FSL_Control_Error,
      I1 => \^mem_pc_i_reg[31]\,
      I2 => \out\(0),
      O => fsl_control_error_hold_value_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_69 is
  port (
    of_PipeRun_carry_9 : out STD_LOGIC;
    EX_MBAR_Stall : out STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    of_PipeRun_carry_10 : in STD_LOGIC;
    ex_mbar_sleep : in STD_LOGIC;
    ex_jump_hold : in STD_LOGIC;
    ex_first_cycle : in STD_LOGIC;
    ex_mbar_stall_no_sleep_1 : in STD_LOGIC;
    ex_mbar_decode : in STD_LOGIC;
    lopt : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_69 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_69;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_69 is
  signal \<const0>\ : STD_LOGIC;
begin
  lopt <= \<const0>\;
  of_PipeRun_carry_9 <= 'Z';
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.Native_i_2__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBAAAAA"
    )
        port map (
      I0 => ex_mbar_sleep,
      I1 => ex_jump_hold,
      I2 => ex_first_cycle,
      I3 => ex_mbar_stall_no_sleep_1,
      I4 => ex_mbar_decode,
      O => EX_MBAR_Stall
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_70 is
  port (
    of_PipeRun_carry_10 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\ : in STD_LOGIC;
    FSL_Put_Blocking : in STD_LOGIC;
    ex_fsl_put : in STD_LOGIC;
    ex_valid : in STD_LOGIC;
    S0_AXIS_TVALID : in STD_LOGIC;
    ex_fsl_get : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_70 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_70;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_70 is
  signal \Using_FPGA.Native_i_1__174_n_0\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_1\ <= lopt;
  \^lopt_2\ <= lopt_1;
  \^lopt_4\ <= lopt_3;
  lopt_2 <= \^lopt_3\;
  lopt_5 <= lopt_4;
  of_PipeRun_carry_10 <= 'Z';
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => \^lopt_3\,
      CO(1 downto 0) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(1 downto 0),
      CYINIT => E(0),
      DI(3) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^lopt_4\,
      DI(1) => \^lopt_1\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\(3),
      S(2) => lopt_5,
      S(1) => \^lopt_2\,
      S(0) => \Using_FPGA.Native_i_1__174_n_0\
    );
\Using_FPGA.Native_i_1__174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF33FF7FFF7FFF"
    )
        port map (
      I0 => \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\,
      I1 => FSL_Put_Blocking,
      I2 => ex_fsl_put,
      I3 => ex_valid,
      I4 => S0_AXIS_TVALID,
      I5 => ex_fsl_get,
      O => \Using_FPGA.Native_i_1__174_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXCY_71 is
  port (
    use_Reg_Neg_S_reg : out STD_LOGIC;
    ex_jump_nodelay_reg : out STD_LOGIC;
    of_read_imm_reg_ii_reg : out STD_LOGIC;
    ex_Write_DCache_decode_reg : out STD_LOGIC;
    ex_Write_ICache_i_reg : out STD_LOGIC;
    of_pipe_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun_carry_2 : in STD_LOGIC;
    ex_jump_nodelay : in STD_LOGIC;
    ex_delayslot_Instr2 : in STD_LOGIC;
    of_branch_with_delayslot35_out : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC;
    of_read_imm_reg : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    ex_write_dcache_instr : in STD_LOGIC;
    ex_Write_ICache_i : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : out STD_LOGIC;
    lopt_6 : in STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXCY_71 : entity is "microblaze_v9_5_3_MB_MUXCY";
end microblaze_v9_5_3_MB_MUXCY_71;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXCY_71 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^use_reg_neg_s_reg\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ex_Write_DCache_decode_cmb_inferred_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of ex_Write_ICache_i_cmb_inferred_i_1 : label is "soft_lutpair124";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_4\ <= lopt_3;
  \^lopt_5\ <= lopt_4;
  \^lopt_7\ <= lopt_6;
  \^lopt_8\ <= lopt_7;
  \^use_reg_neg_s_reg\ <= lopt_8;
  lopt_5 <= \^lopt_6\;
  lopt_9 <= \<const0>\;
  use_Reg_Neg_S_reg <= \^use_reg_neg_s_reg\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => \^lopt_6\,
      CO(1 downto 0) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(1 downto 0),
      CYINIT => lopt,
      DI(3) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^lopt_7\,
      DI(1) => \^lopt_4\,
      DI(0) => \^lopt_2\,
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\(3),
      S(2) => \^lopt_8\,
      S(1) => \^lopt_5\,
      S(0) => \^lopt_3\
    );
ex_Write_DCache_decode_cmb_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^use_reg_neg_s_reg\,
      I1 => ex_branch_with_delayslot_reg,
      I2 => ex_write_dcache_instr,
      O => ex_Write_DCache_decode_reg
    );
ex_Write_ICache_i_cmb_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^use_reg_neg_s_reg\,
      I1 => ex_branch_with_delayslot_reg,
      I2 => ex_Write_ICache_i,
      O => ex_Write_ICache_i_reg
    );
ex_jump_nodelay_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000226E226E226E"
    )
        port map (
      I0 => ex_jump_nodelay,
      I1 => \^use_reg_neg_s_reg\,
      I2 => ex_delayslot_Instr2,
      I3 => of_branch_with_delayslot35_out,
      I4 => if_missed_fetch,
      I5 => IReady,
      O => ex_jump_nodelay_reg
    );
of_read_imm_reg_ii_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EEE2222"
    )
        port map (
      I0 => of_read_imm_reg,
      I1 => \^use_reg_neg_s_reg\,
      I2 => ex_delayslot_Instr2,
      I3 => ex_jump_nodelay,
      I4 => p_9_in,
      I5 => \out\(0),
      O => of_read_imm_reg_ii_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7 is
  port (
    sel_input_i_1 : out STD_LOGIC;
    I4 : in STD_LOGIC;
    sel_input_iii_0 : in STD_LOGIC;
    sel_input_delayslot : in STD_LOGIC
  );
end microblaze_v9_5_3_MB_MUXF7;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => sel_input_iii_0,
      I1 => sel_input_delayslot,
      O => sel_input_i_1,
      S => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_100 is
  port (
    of_instr_ii_23 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I093_out : in STD_LOGIC;
    I191_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_100 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_100;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_100 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I093_out,
      I1 => I191_out,
      O => of_instr_ii_23,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_102 is
  port (
    of_instr_ii_41 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0165_out : in STD_LOGIC;
    I1163_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_102 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_102;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_102 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0165_out,
      I1 => I1163_out,
      O => of_instr_ii_41,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_104 is
  port (
    of_instr_ii_22 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I089_out : in STD_LOGIC;
    I187_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_104 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_104;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_104 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I089_out,
      I1 => I187_out,
      O => of_instr_ii_22,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_106 is
  port (
    of_instr_ii_21 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I085_out : in STD_LOGIC;
    I183_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_106 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_106;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_106 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I085_out,
      I1 => I183_out,
      O => of_instr_ii_21,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_108 is
  port (
    of_instr_ii_20 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I081_out : in STD_LOGIC;
    I179_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_108 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_108;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_108 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I081_out,
      I1 => I179_out,
      O => of_instr_ii_20,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_110 is
  port (
    of_instr_ii_19 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I077_out : in STD_LOGIC;
    I175_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_110 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_110;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_110 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I077_out,
      I1 => I175_out,
      O => of_instr_ii_19,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_112 is
  port (
    of_instr_ii_18 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I073_out : in STD_LOGIC;
    I171_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_112 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_112;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_112 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I073_out,
      I1 => I171_out,
      O => of_instr_ii_18,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_114 is
  port (
    of_instr_ii_17 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I069_out : in STD_LOGIC;
    I167_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_114 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_114;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_114 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I069_out,
      I1 => I167_out,
      O => of_instr_ii_17,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_116 is
  port (
    of_instr_ii_16 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I065_out : in STD_LOGIC;
    I163_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_116 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_116;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_116 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I065_out,
      I1 => I163_out,
      O => of_instr_ii_16,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_118 is
  port (
    of_instr_ii_15 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I061_out : in STD_LOGIC;
    I159_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_118 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_118;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_118 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I061_out,
      I1 => I159_out,
      O => of_instr_ii_15,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_120 is
  port (
    of_instr_ii_14 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I057_out : in STD_LOGIC;
    I155_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_120 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_120;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_120 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I057_out,
      I1 => I155_out,
      O => of_instr_ii_14,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_122 is
  port (
    of_instr_ii_13 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I053_out : in STD_LOGIC;
    I151_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_122 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_122;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_122 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I053_out,
      I1 => I151_out,
      O => of_instr_ii_13,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_124 is
  port (
    of_instr_ii_40 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0161_out : in STD_LOGIC;
    I1159_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_124 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_124;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_124 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0161_out,
      I1 => I1159_out,
      O => of_instr_ii_40,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_126 is
  port (
    of_instr_ii_12 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I049_out : in STD_LOGIC;
    I147_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_126 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_126;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_126 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I049_out,
      I1 => I147_out,
      O => of_instr_ii_12,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_128 is
  port (
    of_instr_ii_11 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I045_out : in STD_LOGIC;
    I143_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_128 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_128;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_128 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I045_out,
      I1 => I143_out,
      O => of_instr_ii_11,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_130 is
  port (
    of_instr_ii_10 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I041_out : in STD_LOGIC;
    I139_out : in STD_LOGIC;
    IReady : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_130 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_130;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_130 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\PC_Buffer_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => IReady,
      I1 => if_missed_fetch,
      O => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I041_out,
      I1 => I139_out,
      O => of_instr_ii_10,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_132 is
  port (
    of_instr_ii_9 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I037_out : in STD_LOGIC;
    I135_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_132 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_132;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_132 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I037_out,
      I1 => I135_out,
      O => of_instr_ii_9,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_134 is
  port (
    of_instr_ii_8 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I033_out : in STD_LOGIC;
    I131_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_134 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_134;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_134 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I033_out,
      I1 => I131_out,
      O => of_instr_ii_8,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_136 is
  port (
    of_instr_ii_7 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I029_out : in STD_LOGIC;
    I127_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_136 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_136;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_136 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I029_out,
      I1 => I127_out,
      O => of_instr_ii_7,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_138 is
  port (
    of_instr_ii_6 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I025_out : in STD_LOGIC;
    I123_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_138 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_138;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_138 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I025_out,
      I1 => I123_out,
      O => of_instr_ii_6,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_140 is
  port (
    of_instr_ii_5 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I021_out : in STD_LOGIC;
    I119_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_140 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_140;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_140 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I021_out,
      I1 => I119_out,
      O => of_instr_ii_5,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_142 is
  port (
    of_instr_ii_4 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I017_out : in STD_LOGIC;
    I115_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_142 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_142;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_142 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I017_out,
      I1 => I115_out,
      O => of_instr_ii_4,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_144 is
  port (
    of_instr_ii_3 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I013_out : in STD_LOGIC;
    I111_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_144 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_144;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_144 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I013_out,
      I1 => I111_out,
      O => of_instr_ii_3,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_146 is
  port (
    of_instr_ii_39 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0157_out : in STD_LOGIC;
    I1155_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_146 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_146;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_146 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0157_out,
      I1 => I1155_out,
      O => of_instr_ii_39,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_148 is
  port (
    of_instr_ii_2 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I09_out : in STD_LOGIC;
    I17_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_148 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_148;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_148 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I09_out,
      I1 => I17_out,
      O => of_instr_ii_2,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_150 is
  port (
    of_instr_ii_1 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I05_out : in STD_LOGIC;
    I13_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_150 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_150;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_150 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I05_out,
      I1 => I13_out,
      O => of_instr_ii_1,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_152 is
  port (
    of_instr_ii_0 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ : in STD_LOGIC;
    \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_152 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_152;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_152 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\,
      I1 => \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\,
      O => of_instr_ii_0,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_154 is
  port (
    of_instr_ii_38 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0153_out : in STD_LOGIC;
    I1151_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_154 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_154;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_154 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0153_out,
      I1 => I1151_out,
      O => of_instr_ii_38,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_156 is
  port (
    of_instr_ii_37 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0149_out : in STD_LOGIC;
    I1147_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_156 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_156;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_156 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0149_out,
      I1 => I1147_out,
      O => of_instr_ii_37,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_158 is
  port (
    of_instr_ii_36 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0145_out : in STD_LOGIC;
    I1143_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_158 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_158;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_158 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0145_out,
      I1 => I1143_out,
      O => of_instr_ii_36,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_160 is
  port (
    of_instr_ii_35 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0141_out : in STD_LOGIC;
    I1139_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_160 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_160;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_160 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0141_out,
      I1 => I1139_out,
      O => of_instr_ii_35,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_162 is
  port (
    of_instr_ii_34 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0137_out : in STD_LOGIC;
    I1135_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_162 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_162;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_162 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0137_out,
      I1 => I1135_out,
      O => of_instr_ii_34,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_164 is
  port (
    of_instr_ii_33 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0133_out : in STD_LOGIC;
    I1131_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_164 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_164;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_164 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0133_out,
      I1 => I1131_out,
      O => of_instr_ii_33,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_196 is
  port (
    of_pc_ii_31 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0125_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_196 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_196;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_196 is
  signal I1123_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0125_out,
      I1 => I1123_out,
      O => of_pc_ii_31,
      S => E(0)
    );
\Using_FPGA.Native_i_2__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I1123_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_198 is
  port (
    of_pc_ii_21 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I085_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_198 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_198;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_198 is
  signal I183_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I085_out,
      I1 => I183_out,
      O => of_pc_ii_21,
      S => E(0)
    );
\Using_FPGA.Native_i_2__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I183_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_200 is
  port (
    of_pc_ii_20 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I081_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_200 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_200;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_200 is
  signal I179_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I081_out,
      I1 => I179_out,
      O => of_pc_ii_20,
      S => E(0)
    );
\Using_FPGA.Native_i_2__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I179_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_202 is
  port (
    of_pc_ii_19 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I077_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_202 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_202;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_202 is
  signal I175_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I077_out,
      I1 => I175_out,
      O => of_pc_ii_19,
      S => E(0)
    );
\Using_FPGA.Native_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I175_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_204 is
  port (
    of_pc_ii_18 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I073_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_204 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_204;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_204 is
  signal I171_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I073_out,
      I1 => I171_out,
      O => of_pc_ii_18,
      S => E(0)
    );
\Using_FPGA.Native_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I171_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_206 is
  port (
    of_pc_ii_17 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I069_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_206 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_206;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_206 is
  signal I167_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I069_out,
      I1 => I167_out,
      O => of_pc_ii_17,
      S => E(0)
    );
\Using_FPGA.Native_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I167_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_208 is
  port (
    of_pc_ii_16 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I065_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_208 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_208;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_208 is
  signal I163_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I065_out,
      I1 => I163_out,
      O => of_pc_ii_16,
      S => E(0)
    );
\Using_FPGA.Native_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I163_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_210 is
  port (
    of_pc_ii_15 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I061_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_210 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_210;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_210 is
  signal I159_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I061_out,
      I1 => I159_out,
      O => of_pc_ii_15,
      S => E(0)
    );
\Using_FPGA.Native_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I159_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_212 is
  port (
    of_pc_ii_14 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I057_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_212 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_212;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_212 is
  signal I155_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I057_out,
      I1 => I155_out,
      O => of_pc_ii_14,
      S => E(0)
    );
\Using_FPGA.Native_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I155_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_214 is
  port (
    of_pc_ii_13 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I053_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_214 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_214;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_214 is
  signal I151_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I053_out,
      I1 => I151_out,
      O => of_pc_ii_13,
      S => E(0)
    );
\Using_FPGA.Native_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I151_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_216 is
  port (
    of_pc_ii_12 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I049_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_216 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_216;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_216 is
  signal I147_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I049_out,
      I1 => I147_out,
      O => of_pc_ii_12,
      S => E(0)
    );
\Using_FPGA.Native_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I147_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_218 is
  port (
    of_pc_ii_30 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0121_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_218 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_218;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_218 is
  signal I1119_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0121_out,
      I1 => I1119_out,
      O => of_pc_ii_30,
      S => E(0)
    );
\Using_FPGA.Native_i_2__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I1119_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_220 is
  port (
    of_pc_ii_11 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I045_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_220 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_220;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_220 is
  signal I143_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I045_out,
      I1 => I143_out,
      O => of_pc_ii_11,
      S => E(0)
    );
\Using_FPGA.Native_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I143_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_222 is
  port (
    of_pc_ii_10 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I041_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_222 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_222;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_222 is
  signal I139_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I041_out,
      I1 => I139_out,
      O => of_pc_ii_10,
      S => E(0)
    );
\Using_FPGA.Native_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I139_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_224 is
  port (
    of_pc_ii_9 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I037_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_224 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_224;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_224 is
  signal I135_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I037_out,
      I1 => I135_out,
      O => of_pc_ii_9,
      S => E(0)
    );
\Using_FPGA.Native_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I135_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_226 is
  port (
    of_pc_ii_8 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I033_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_226 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_226;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_226 is
  signal I131_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I033_out,
      I1 => I131_out,
      O => of_pc_ii_8,
      S => E(0)
    );
\Using_FPGA.Native_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I131_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_228 is
  port (
    of_pc_ii_7 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I029_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_228 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_228;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_228 is
  signal I127_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I029_out,
      I1 => I127_out,
      O => of_pc_ii_7,
      S => E(0)
    );
\Using_FPGA.Native_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I127_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_230 is
  port (
    of_pc_ii_6 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I025_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_230 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_230;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_230 is
  signal I123_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I025_out,
      I1 => I123_out,
      O => of_pc_ii_6,
      S => E(0)
    );
\Using_FPGA.Native_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I123_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_232 is
  port (
    of_pc_ii_5 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I021_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_232 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_232;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_232 is
  signal I119_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I021_out,
      I1 => I119_out,
      O => of_pc_ii_5,
      S => E(0)
    );
\Using_FPGA.Native_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I119_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_234 is
  port (
    of_pc_ii_4 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I017_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_234 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_234;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_234 is
  signal I115_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I017_out,
      I1 => I115_out,
      O => of_pc_ii_4,
      S => E(0)
    );
\Using_FPGA.Native_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I115_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_236 is
  port (
    of_pc_ii_3 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I013_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_236 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_236;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_236 is
  signal I111_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I013_out,
      I1 => I111_out,
      O => of_pc_ii_3,
      S => E(0)
    );
\Using_FPGA.Native_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I111_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_238 is
  port (
    of_pc_ii_2 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I09_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_238 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_238;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_238 is
  signal I17_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I09_out,
      I1 => I17_out,
      O => of_pc_ii_2,
      S => E(0)
    );
\Using_FPGA.Native_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I17_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_240 is
  port (
    of_pc_ii_29 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0117_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_240 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_240;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_240 is
  signal I1115_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0117_out,
      I1 => I1115_out,
      O => of_pc_ii_29,
      S => E(0)
    );
\Using_FPGA.Native_i_2__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I1115_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_242 is
  port (
    of_pc_ii_1 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I05_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_242 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_242;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_242 is
  signal I13_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I05_out,
      I1 => I13_out,
      O => of_pc_ii_1,
      S => E(0)
    );
\Using_FPGA.Native_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I13_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_244 is
  port (
    of_pc_ii_0 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_244 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_244;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_244 is
  signal I1 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0,
      I1 => I1,
      O => of_pc_ii_0,
      S => E(0)
    );
\Using_FPGA.Native_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_246 is
  port (
    of_pc_ii_28 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0113_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_246 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_246;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_246 is
  signal I1111_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0113_out,
      I1 => I1111_out,
      O => of_pc_ii_28,
      S => E(0)
    );
\Using_FPGA.Native_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I1111_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_248 is
  port (
    of_pc_ii_27 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0109_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_248 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_248;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_248 is
  signal I1107_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0109_out,
      I1 => I1107_out,
      O => of_pc_ii_27,
      S => E(0)
    );
\Using_FPGA.Native_i_2__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I1107_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_250 is
  port (
    of_pc_ii_26 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0105_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_250 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_250;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_250 is
  signal I1103_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0105_out,
      I1 => I1103_out,
      O => of_pc_ii_26,
      S => E(0)
    );
\Using_FPGA.Native_i_2__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I1103_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_252 is
  port (
    of_pc_ii_25 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0101_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_252 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_252;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_252 is
  signal I199_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0101_out,
      I1 => I199_out,
      O => of_pc_ii_25,
      S => E(0)
    );
\Using_FPGA.Native_i_2__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I199_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_254 is
  port (
    of_pc_ii_24 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I097_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_254 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_254;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_254 is
  signal I195_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I097_out,
      I1 => I195_out,
      O => of_pc_ii_24,
      S => E(0)
    );
\Using_FPGA.Native_i_2__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I195_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_256 is
  port (
    of_pc_ii_23 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I093_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_256 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_256;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_256 is
  signal I191_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I093_out,
      I1 => I191_out,
      O => of_pc_ii_23,
      S => E(0)
    );
\Using_FPGA.Native_i_2__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I191_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_258 is
  port (
    of_pc_ii_22 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I089_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_258 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_258;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_258 is
  signal I187_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I089_out,
      I1 => I187_out,
      O => of_pc_ii_22,
      S => E(0)
    );
\Using_FPGA.Native_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => if_sel_input(0),
      I2 => \out\(0),
      O => I187_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_322 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    WB_Doublet_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_322 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_322;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_322 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Doublet_Access_reg(0),
      I1 => I1,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => Q(1),
      I1 => ex_swap_byte_instr,
      I2 => Q(0),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_323 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Doublet_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_323 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_323;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_323 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Doublet_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_324 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Doublet_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_324 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_324;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_324 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Doublet_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_325 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Doublet_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_325 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_325;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_325 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Doublet_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_326 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Doublet_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_326 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_326;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_326 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Doublet_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_327 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Doublet_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_327 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_327;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_327 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Doublet_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_328 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Doublet_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_328 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_328;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_328 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Doublet_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_329 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Byte_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_329 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_329;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_329 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Byte_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_330 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Byte_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_330 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_330;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_330 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Byte_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_331 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Byte_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_331 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_331;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_331 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Byte_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_332 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Byte_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_332 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_332;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_332 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Byte_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_333 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Doublet_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_333 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_333;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_333 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Doublet_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_334 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Byte_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_334 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_334;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_334 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Byte_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_335 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Byte_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_335 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_335;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_335 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Byte_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_336 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Byte_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_336 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_336;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_336 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Byte_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_337 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Byte_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_337 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_337;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_337 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Byte_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_338 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_338 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_338;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_338 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_read_lsb_sel_reg[1]\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => Q(0),
      I1 => ex_swap_byte_instr,
      I2 => Q(1),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_339 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_339 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_339;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_339 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_read_lsb_sel_reg[1]\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => Q(0),
      I1 => ex_swap_byte_instr,
      I2 => Q(1),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_340 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_340 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_340;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_340 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_read_lsb_sel_reg[1]\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => Q(0),
      I1 => ex_swap_byte_instr,
      I2 => Q(1),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_341 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_341 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_341;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_341 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_read_lsb_sel_reg[1]\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => Q(0),
      I1 => ex_swap_byte_instr,
      I2 => Q(1),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_342 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_342 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_342;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_342 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_read_lsb_sel_reg[1]\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => Q(0),
      I1 => ex_swap_byte_instr,
      I2 => Q(1),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_343 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_343 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_343;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_343 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_read_lsb_sel_reg[1]\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => Q(0),
      I1 => ex_swap_byte_instr,
      I2 => Q(1),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_344 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Doublet_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_344 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_344;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_344 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Doublet_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_345 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_345 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_345;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_345 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_read_lsb_sel_reg[1]\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => Q(0),
      I1 => ex_swap_byte_instr,
      I2 => Q(1),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_346 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_346 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_346;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_346 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wb_read_lsb_sel_reg[1]\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => Q(0),
      I1 => ex_swap_byte_instr,
      I2 => Q(1),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_347 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Doublet_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_347 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_347;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_347 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Doublet_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_348 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Doublet_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_348 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_348;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_348 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Doublet_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_349 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Doublet_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_349 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_349;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_349 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Doublet_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_350 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Doublet_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_350 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_350;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_350 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Doublet_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_351 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Doublet_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_351 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_351;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_351 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Doublet_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_352 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Doublet_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_352 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_352;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_352 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Doublet_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_353 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    WB_Doublet_Access_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_353 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_353;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_353 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => WB_Doublet_Access_reg(0),
      I1 => \Using_FPGA.Native_0\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_80 is
  port (
    of_instr_ii_42 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0169_out : in STD_LOGIC;
    I1167_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_80 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_80;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_80 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0169_out,
      I1 => I1167_out,
      O => of_instr_ii_42,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_82 is
  port (
    of_instr_ii_32 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0129_out : in STD_LOGIC;
    I1127_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_82 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_82;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_82 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0129_out,
      I1 => I1127_out,
      O => of_instr_ii_32,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_84 is
  port (
    of_instr_ii_31 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0125_out : in STD_LOGIC;
    I1123_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_84 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_84;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_84 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0125_out,
      I1 => I1123_out,
      O => of_instr_ii_31,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_86 is
  port (
    of_instr_ii_30 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0121_out : in STD_LOGIC;
    I1119_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_86 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_86;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_86 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0121_out,
      I1 => I1119_out,
      O => of_instr_ii_30,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_88 is
  port (
    of_instr_ii_29 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0117_out : in STD_LOGIC;
    I1115_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_88 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_88;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_88 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0117_out,
      I1 => I1115_out,
      O => of_instr_ii_29,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_90 is
  port (
    of_instr_ii_28 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0113_out : in STD_LOGIC;
    I1111_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_90 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_90;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_90 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0113_out,
      I1 => I1111_out,
      O => of_instr_ii_28,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_92 is
  port (
    of_instr_ii_27 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0109_out : in STD_LOGIC;
    I1107_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_92 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_92;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_92 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0109_out,
      I1 => I1107_out,
      O => of_instr_ii_27,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_94 is
  port (
    of_instr_ii_26 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0105_out : in STD_LOGIC;
    I1103_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_94 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_94;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_94 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0105_out,
      I1 => I1103_out,
      O => of_instr_ii_26,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_96 is
  port (
    of_instr_ii_25 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I0101_out : in STD_LOGIC;
    I199_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_96 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_96;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_96 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0101_out,
      I1 => I199_out,
      O => of_instr_ii_25,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_v9_5_3_MB_MUXF7_98 is
  port (
    of_instr_ii_24 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I097_out : in STD_LOGIC;
    I195_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_v9_5_3_MB_MUXF7_98 : entity is "microblaze_v9_5_3_MB_MUXF7";
end microblaze_v9_5_3_MB_MUXF7_98;

architecture STRUCTURE of microblaze_v9_5_3_MB_MUXF7_98 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I097_out,
      I1 => I195_out,
      O => of_instr_ii_24,
      S => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rd_bin_cntr is
  port (
    v1_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_full_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gcc0.gc1.gsym.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc1.gsym.count_reg[8]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end rd_bin_cntr;

architecture STRUCTURE of rd_bin_cntr is
  signal \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gc0.count[6]_i_2_n_0\ : STD_LOGIC;
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair37";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8 downto 0);
  Q(5 downto 0) <= \^q\(5 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__2\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__2\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      O => \plusOp__2\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => \^q\(1),
      O => \plusOp__2\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \plusOp__2\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \plusOp__2\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \gc0.count[6]_i_2_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \plusOp__2\(6)
    );
\gc0.count[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      O => \gc0.count[6]_i_2_n_0\
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => \^q\(5),
      O => \plusOp__2\(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => rd_pntr_plus1(8),
      O => \plusOp__2\(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(8),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__2\(0),
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__2\(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__2\(2),
      Q => \^q\(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__2\(3),
      Q => \^q\(1)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__2\(4),
      Q => \^q\(2)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__2\(5),
      Q => \^q\(3)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__2\(6),
      Q => \^q\(4)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__2\(7),
      Q => \^q\(5)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__2\(8),
      Q => rd_pntr_plus1(8)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => \gcc0.gc1.gsym.count_d2_reg[8]\(1),
      I3 => \gcc0.gc1.gsym.count_d2_reg[8]\(0),
      O => v1_reg_1(0)
    );
\gmux.gm[1].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I1 => \gcc0.gc1.gsym.count_reg[8]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I3 => \gcc0.gc1.gsym.count_reg[8]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[2].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      I1 => \gcc0.gc1.gsym.count_reg[8]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I3 => \gcc0.gc1.gsym.count_reg[8]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[3].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      I1 => \gcc0.gc1.gsym.count_reg[8]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      I3 => \gcc0.gc1.gsym.count_reg[8]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8),
      I1 => \gcc0.gc1.gsym.count_d2_reg[8]\(2),
      O => ram_full_i_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \gcc0.gc1.gsym.count_d2_reg[8]\(2),
      O => v1_reg_1(1)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8),
      I1 => \gcc0.gc1.gsym.count_d1_reg[8]\(0),
      O => v1_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8),
      I1 => \gcc0.gc1.gsym.count_reg[8]\(6),
      O => v1_reg_0(3)
    );
\gmux.gm[4].gms.ms_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8),
      I1 => \gcc0.gc1.gsym.count_d2_reg[8]\(2),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rd_bin_cntr_500 is
  port (
    v1_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_full_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rd_bin_cntr_500 : entity is "rd_bin_cntr";
end rd_bin_cntr_500;

architecture STRUCTURE of rd_bin_cntr_500 is
  signal \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gc0.count[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \gc0.count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp__4\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_2__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1__0\ : label is "soft_lutpair5";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8 downto 0);
  Q(5 downto 0) <= \^q\(5 downto 0);
\gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__4\(0)
    );
\gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__4\(1)
    );
\gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      O => \plusOp__4\(2)
    );
\gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => \^q\(1),
      O => \plusOp__4\(3)
    );
\gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \plusOp__4\(4)
    );
\gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \plusOp__4\(5)
    );
\gc0.count[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \gc0.count[6]_i_2__0_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \plusOp__4\(6)
    );
\gc0.count[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      O => \gc0.count[6]_i_2__0_n_0\
    );
\gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      O => \plusOp__4\(7)
    );
\gc0.count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count[8]_i_2__0_n_0\,
      I2 => \^q\(4),
      I3 => rd_pntr_plus1(8),
      O => \plusOp__4\(8)
    );
\gc0.count[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \gc0.count[8]_i_2__0_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \^q\(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => rd_pntr_plus1(8),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__4\(0),
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__4\(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__4\(2),
      Q => \^q\(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__4\(3),
      Q => \^q\(1)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__4\(4),
      Q => \^q\(2)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__4\(5),
      Q => \^q\(3)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__4\(6),
      Q => \^q\(4)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__4\(7),
      Q => \^q\(5)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \plusOp__4\(8),
      Q => rd_pntr_plus1(8)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => \gcc0.gc0.count_d1_reg[8]\(1),
      I3 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => v1_reg_0(0)
    );
\gmux.gm[1].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I1 => \gcc0.gc0.count_reg[8]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I3 => \gcc0.gc0.count_reg[8]\(1),
      O => v1_reg(0)
    );
\gmux.gm[2].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      I1 => \gcc0.gc0.count_reg[8]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I3 => \gcc0.gc0.count_reg[8]\(3),
      O => v1_reg(1)
    );
\gmux.gm[3].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      I1 => \gcc0.gc0.count_reg[8]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      I3 => \gcc0.gc0.count_reg[8]\(5),
      O => v1_reg(2)
    );
\gmux.gm[4].gms.ms_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(2),
      O => ram_full_i_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(2),
      O => v1_reg_0(1)
    );
\gmux.gm[4].gms.ms_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8),
      I1 => \gcc0.gc0.count_reg[8]\(6),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(2),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rd_bin_cntr__parameterized0\ is
  port (
    ram_full_i : out STD_LOGIC;
    ram_empty_fb_i : out STD_LOGIC;
    \gpr1.dout_i_reg[21]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gc1.count_d2_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_6_out : in STD_LOGIC;
    \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\ : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    \gc1.count_d2_reg[2]_0\ : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    p_2_out : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gc1.count_d2_reg[2]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[1]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \rd_bin_cntr__parameterized0\ is
  signal \gc1.count[6]_i_2_n_0\ : STD_LOGIC;
  signal \^gc1.count_d2_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gpr1.dout_i_reg[21]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ram_empty_fb_i_i_2__0_n_0\ : STD_LOGIC;
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_6_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_5_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal rd_pntr_plus2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gc1.count[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gc1.count[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gc1.count[6]_i_2\ : label is "soft_lutpair17";
begin
  \gc1.count_d2_reg[1]_0\(1 downto 0) <= \^gc1.count_d2_reg[1]_0\(1 downto 0);
  \gpr1.dout_i_reg[21]\(6 downto 0) <= \^gpr1.dout_i_reg[21]\(6 downto 0);
\gc1.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      O => \plusOp__0\(0)
    );
\gc1.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      I1 => rd_pntr_plus2(1),
      O => \plusOp__0\(1)
    );
\gc1.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      I1 => rd_pntr_plus2(1),
      I2 => rd_pntr_plus2(2),
      O => \plusOp__0\(2)
    );
\gc1.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus2(2),
      I1 => rd_pntr_plus2(1),
      I2 => rd_pntr_plus2(0),
      I3 => rd_pntr_plus2(3),
      O => \plusOp__0\(3)
    );
\gc1.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus2(3),
      I1 => rd_pntr_plus2(0),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(2),
      I4 => rd_pntr_plus2(4),
      O => \plusOp__0\(4)
    );
\gc1.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_plus2(4),
      I1 => rd_pntr_plus2(2),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(0),
      I4 => rd_pntr_plus2(3),
      I5 => rd_pntr_plus2(5),
      O => \plusOp__0\(5)
    );
\gc1.count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => rd_pntr_plus2(5),
      I1 => \gc1.count[6]_i_2_n_0\,
      I2 => rd_pntr_plus2(6),
      O => \plusOp__0\(6)
    );
\gc1.count[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => rd_pntr_plus2(3),
      I1 => rd_pntr_plus2(0),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(2),
      I4 => rd_pntr_plus2(4),
      O => \gc1.count[6]_i_2_n_0\
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => p_6_out,
      D => rd_pntr_plus2(0),
      Q => \^gc1.count_d2_reg[1]_0\(0),
      S => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_6_out,
      D => rd_pntr_plus2(1),
      Q => \^gc1.count_d2_reg[1]_0\(1),
      R => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_6_out,
      D => rd_pntr_plus2(2),
      Q => rd_pntr_plus1(2),
      R => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\
    );
\gc1.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_6_out,
      D => rd_pntr_plus2(3),
      Q => rd_pntr_plus1(3),
      R => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\
    );
\gc1.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_6_out,
      D => rd_pntr_plus2(4),
      Q => rd_pntr_plus1(4),
      R => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\
    );
\gc1.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_6_out,
      D => rd_pntr_plus2(5),
      Q => rd_pntr_plus1(5),
      R => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\
    );
\gc1.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_6_out,
      D => rd_pntr_plus2(6),
      Q => rd_pntr_plus1(6),
      R => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_6_out,
      D => \^gc1.count_d2_reg[1]_0\(0),
      Q => \^gpr1.dout_i_reg[21]\(0),
      R => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_6_out,
      D => \^gc1.count_d2_reg[1]_0\(1),
      Q => \^gpr1.dout_i_reg[21]\(1),
      R => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_6_out,
      D => rd_pntr_plus1(2),
      Q => \^gpr1.dout_i_reg[21]\(2),
      R => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\
    );
\gc1.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_6_out,
      D => rd_pntr_plus1(3),
      Q => \^gpr1.dout_i_reg[21]\(3),
      R => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\
    );
\gc1.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_6_out,
      D => rd_pntr_plus1(4),
      Q => \^gpr1.dout_i_reg[21]\(4),
      R => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\
    );
\gc1.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_6_out,
      D => rd_pntr_plus1(5),
      Q => \^gpr1.dout_i_reg[21]\(5),
      R => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\
    );
\gc1.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_6_out,
      D => rd_pntr_plus1(6),
      Q => \^gpr1.dout_i_reg[21]\(6),
      R => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_6_out,
      D => \plusOp__0\(0),
      Q => rd_pntr_plus2(0),
      R => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => p_6_out,
      D => \plusOp__0\(1),
      Q => rd_pntr_plus2(1),
      S => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_6_out,
      D => \plusOp__0\(2),
      Q => rd_pntr_plus2(2),
      R => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\
    );
\gc1.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_6_out,
      D => \plusOp__0\(3),
      Q => rd_pntr_plus2(3),
      R => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\
    );
\gc1.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_6_out,
      D => \plusOp__0\(4),
      Q => rd_pntr_plus2(4),
      R => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\
    );
\gc1.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_6_out,
      D => \plusOp__0\(5),
      Q => rd_pntr_plus2(5),
      R => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\
    );
\gc1.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_6_out,
      D => \plusOp__0\(6),
      Q => rd_pntr_plus2(6),
      R => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\
    );
\ram_empty_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAEEAAAA"
    )
        port map (
      I0 => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\,
      I1 => \ram_empty_fb_i_i_2__0_n_0\,
      I2 => p_1_out,
      I3 => rx_len_wr_en,
      I4 => p_6_out,
      I5 => ram_empty_fb_i_i_3_n_0,
      O => ram_empty_fb_i
    );
\ram_empty_fb_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001000000001001"
    )
        port map (
      I0 => ram_empty_fb_i_i_4_n_0,
      I1 => \gcc0.gc0.count_d1_reg[1]\,
      I2 => Q(3),
      I3 => rd_pntr_plus1(3),
      I4 => Q(2),
      I5 => rd_pntr_plus1(2),
      O => \ram_empty_fb_i_i_2__0_n_0\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6FF600000000"
    )
        port map (
      I0 => Q(0),
      I1 => \^gpr1.dout_i_reg[21]\(0),
      I2 => Q(2),
      I3 => \^gpr1.dout_i_reg[21]\(2),
      I4 => ram_empty_fb_i_i_6_n_0,
      I5 => p_2_out,
      O => ram_empty_fb_i_i_3_n_0
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => Q(6),
      I2 => rd_pntr_plus1(5),
      I3 => Q(5),
      I4 => Q(4),
      I5 => rd_pntr_plus1(4),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[21]\(3),
      I1 => Q(3),
      I2 => \^gpr1.dout_i_reg[21]\(1),
      I3 => Q(1),
      I4 => ram_full_fb_i_i_2_n_0,
      I5 => ram_full_fb_i_reg,
      O => ram_empty_fb_i_i_6_n_0
    );
\ram_full_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0F0F0FDF0F0"
    )
        port map (
      I0 => p_6_out,
      I1 => ram_full_fb_i_i_2_n_0,
      I2 => ram_full_fb_i_i_3_n_0,
      I3 => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\,
      I4 => p_1_out,
      I5 => \gc1.count_d2_reg[2]_0\,
      O => ram_full_i
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[21]\(6),
      I1 => Q(6),
      I2 => \^gpr1.dout_i_reg[21]\(5),
      I3 => Q(5),
      I4 => Q(4),
      I5 => \^gpr1.dout_i_reg[21]\(4),
      O => ram_full_fb_i_i_2_n_0
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => ram_full_fb_i_i_5_n_0,
      I1 => p_6_out,
      I2 => \gc1.count_d2_reg[2]_1\,
      I3 => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\,
      I4 => rx_len_wr_en,
      I5 => p_1_out,
      O => ram_full_fb_i_i_3_n_0
    );
ram_full_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[21]\(6),
      I1 => \gcc0.gc0.count_reg[6]\(2),
      I2 => \^gpr1.dout_i_reg[21]\(5),
      I3 => \gcc0.gc0.count_reg[6]\(1),
      I4 => \gcc0.gc0.count_reg[6]\(0),
      I5 => \^gpr1.dout_i_reg[21]\(4),
      O => ram_full_fb_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rd_fwft is
  port (
    \gc0.count_reg[0]\ : out STD_LOGIC;
    axis_rd_en : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_rd_en_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_str_txd_tvalid : out STD_LOGIC;
    \sig_register_array_reg[0][4]\ : out STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_i : in STD_LOGIC;
    start_wr : in STD_LOGIC;
    sig_txd_sb_wr_en_reg : in STD_LOGIC;
    txd_wr_en : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en_int_sync : in STD_LOGIC;
    rst_int_sync_1 : in STD_LOGIC;
    rst_int_sync : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\ : in STD_LOGIC;
    axi_str_txd_tready : in STD_LOGIC;
    axis_wr_eop_d1 : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axis_almost_full : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]\ : in STD_LOGIC
  );
end rd_fwft;

architecture STRUCTURE of rd_fwft is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^axis_rd_en\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_3_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[3]_i_5_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal \^gc0.count_reg[0]\ : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state_reg_n_0_[1]\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_str_txd_tvalid_INST_0 : label is "soft_lutpair35";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[9]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[9]_i_3\ : label is "soft_lutpair34";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1\ : label is "soft_lutpair35";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
begin
  E(0) <= \^e\(0);
  axis_rd_en <= \^axis_rd_en\;
  \gc0.count_reg[0]\ <= \^gc0.count_reg[0]\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAC"
    )
        port map (
      I0 => rd_en_int_sync,
      I1 => \^e\(0),
      I2 => rst_int_sync_1,
      I3 => Q(0),
      I4 => rst_int_sync,
      I5 => p_2_out,
      O => ram_rd_en_i
    );
axi_str_txd_tvalid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\,
      I1 => \^gc0.count_reg[0]\,
      O => axi_str_txd_tvalid
    );
empty_fwft_fb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000BAAAAAAA"
    )
        port map (
      I0 => empty_fwft_fb,
      I1 => \^gc0.count_reg[0]\,
      I2 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\,
      I3 => axi_str_txd_tready,
      I4 => curr_fwft_state(0),
      I5 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      O => empty_fwft_i0
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => \^gc0.count_reg[0]\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \^gc0.count_reg[0]\,
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\,
      I2 => axi_str_txd_tready,
      I3 => \goreg_bm.dout_i_reg[0]\(0),
      I4 => axis_wr_eop_d1,
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\(0)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFFF00FFF4"
    )
        port map (
      I0 => \^gc0.count_reg[0]\,
      I1 => axis_almost_full,
      I2 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]\(0),
      I3 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]\,
      I4 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_3_n_0\,
      I5 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\,
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => axis_wr_eop_d1,
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]\(0),
      I2 => \^gc0.count_reg[0]\,
      I3 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\,
      I4 => axi_str_txd_tready,
      I5 => \goreg_bm.dout_i_reg[0]\(0),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_3_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5655565556555555"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]\(1),
      I1 => \^axis_rd_en\,
      I2 => ram_full_i,
      I3 => start_wr,
      I4 => sig_txd_sb_wr_en_reg,
      I5 => txd_wr_en,
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[3]_i_5_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^gc0.count_reg[0]\,
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\,
      I2 => axi_str_txd_tready,
      O => \^axis_rd_en\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1_n_0\,
      CO(2) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1_n_1\,
      CO(1) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1_n_2\,
      CO(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]\(2 downto 1),
      DI(1) => DI(0),
      DI(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]\(0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 2) => S(2 downto 1),
      S(1) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[3]_i_5_n_0\,
      S(0) => S(0)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1_n_0\,
      CO(3) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1_n_0\,
      CO(2) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1_n_1\,
      CO(1) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1_n_2\,
      CO(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]\(6 downto 3),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]\(3 downto 0)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]\(7),
      O(3 downto 2) => \NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[8]\(1 downto 0)
    );
\goreg_bm.dout_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444040404040404"
    )
        port map (
      I0 => rst_int_sync,
      I1 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I2 => curr_fwft_state(0),
      I3 => \^gc0.count_reg[0]\,
      I4 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\,
      I5 => axi_str_txd_tready,
      O => \goreg_bm.dout_i_reg[40]\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEEEE"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => curr_fwft_state(0),
      I2 => \^gc0.count_reg[0]\,
      I3 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\,
      I4 => axi_str_txd_tready,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2A0000FFFFFFFF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => axi_str_txd_tready,
      I2 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\,
      I3 => \^gc0.count_reg[0]\,
      I4 => curr_fwft_state(0),
      I5 => p_2_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(1),
      Q => \gpregsm1.curr_fwft_state_reg_n_0_[1]\
    );
\greg.ram_rd_en_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055D5FFFF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => axi_str_txd_tready,
      I2 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\,
      I3 => \^gc0.count_reg[0]\,
      I4 => curr_fwft_state(0),
      I5 => p_2_out,
      O => \^e\(0)
    );
\sig_register_array[0][4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^gc0.count_reg[0]\,
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\,
      I2 => \goreg_bm.dout_i_reg[0]\(0),
      O => \sig_register_array_reg[0][4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rd_fwft_497 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    adjusted_wr_pntr_rd_pad : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : out STD_LOGIC;
    \gc0.count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rxd_rd_en_reg : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    \p_2_out__0\ : in STD_LOGIC;
    rst_int_sync : in STD_LOGIC;
    rd_en_int_sync : in STD_LOGIC;
    rst_int_sync_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rd_fwft_497 : entity is "rd_fwft";
end rd_fwft_497;

architecture STRUCTURE of rd_fwft_497 is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal empty_fwft_i_reg_n_0 : STD_LOGIC;
  signal \^gc0.count_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gpregsm1.curr_fwft_state_reg_n_0_[1]\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal valid_fwft : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_fwft_fb_i_1__0\ : label is "soft_lutpair2";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1__0\ : label is "soft_lutpair3";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
  attribute SOFT_HLUTNM of \greg.ram_rd_en_i_i_1__0\ : label is "soft_lutpair3";
begin
  \gc0.count_reg[0]\(0) <= \^gc0.count_reg[0]\(0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAC"
    )
        port map (
      I0 => rd_en_int_sync,
      I1 => \^gc0.count_reg[0]\(0),
      I2 => rst_int_sync_1,
      I3 => Q(0),
      I4 => rst_int_sync,
      I5 => \p_2_out__0\,
      O => ram_rd_en_i
    );
\count[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \count_reg[1]\(0),
      I1 => valid_fwft,
      I2 => empty_fwft_i_reg_n_0,
      I3 => sig_rxd_rd_en_reg,
      O => S(0)
    );
\count[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020DF20202020"
    )
        port map (
      I0 => valid_fwft,
      I1 => empty_fwft_i_reg_n_0,
      I2 => sig_rxd_rd_en_reg,
      I3 => p_2_out,
      I4 => ram_full_i_reg,
      I5 => axi_str_rxd_tvalid,
      O => E(0)
    );
\empty_fwft_fb_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00BAAA"
    )
        port map (
      I0 => empty_fwft_fb,
      I1 => empty_fwft_i_reg_n_0,
      I2 => sig_rxd_rd_en_reg,
      I3 => curr_fwft_state(0),
      I4 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      O => empty_fwft_i0
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_i_reg_n_0
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888A8A888888888"
    )
        port map (
      I0 => p_16_out,
      I1 => \p_2_out__0\,
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_i_reg_n_0,
      I4 => sig_rxd_rd_en_reg,
      I5 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      O => wr_pntr_plus1_pad(0)
    );
\goreg_bm.dout_i[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04440404"
    )
        port map (
      I0 => rst_int_sync,
      I1 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_i_reg_n_0,
      I4 => sig_rxd_rd_en_reg,
      O => \goreg_bm.dout_i_reg[40]\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => curr_fwft_state(0),
      I2 => empty_fwft_i_reg_n_0,
      I3 => sig_rxd_rd_en_reg,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A200FFFF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => sig_rxd_rd_en_reg,
      I2 => empty_fwft_i_reg_n_0,
      I3 => curr_fwft_state(0),
      I4 => \p_2_out__0\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(1),
      Q => \gpregsm1.curr_fwft_state_reg_n_0_[1]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => valid_fwft
    );
\greg.gpcry_sym.diff_pntr_pad[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEFEEEEEEEEE"
    )
        port map (
      I0 => p_16_out,
      I1 => \p_2_out__0\,
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_i_reg_n_0,
      I4 => sig_rxd_rd_en_reg,
      I5 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      O => adjusted_wr_pntr_rd_pad(0)
    );
\greg.ram_rd_en_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005DFF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => sig_rxd_rd_en_reg,
      I2 => empty_fwft_i_reg_n_0,
      I3 => curr_fwft_state(0),
      I4 => \p_2_out__0\,
      O => \^gc0.count_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rd_fwft__parameterized0\ is
  port (
    \grxd.rx_fg_len_empty_d1_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_ip2bus_data_reg[31]\ : out STD_LOGIC;
    sig_rd_rlen : out STD_LOGIC;
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC;
    \sig_register_array_reg[0][0]\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    Bus_RNW_reg_reg_0 : in STD_LOGIC;
    \gfifo_gen.gmm2s.vacancy_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bus_RNW_reg_reg_1 : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \goreg_dm.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus_RNW_reg_reg_2 : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rd_fwft__parameterized0\ : entity is "rd_fwft";
end \rd_fwft__parameterized0\;

architecture STRUCTURE of \rd_fwft__parameterized0\ is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_fb_reg_n_0 : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \^grxd.rx_fg_len_empty_d1_reg\ : STD_LOGIC;
  signal \sig_ip2bus_data[30]_i_2_n_0\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_fwft_i_i_1 : label is "soft_lutpair15";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \goreg_dm.dout_i[21]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gpr1.dout_i[21]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1\ : label is "soft_lutpair16";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[10]_i_4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[30]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[31]_i_4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sig_register_array[0][0]_i_7\ : label is "soft_lutpair14";
begin
  \grxd.rx_fg_len_empty_d1_reg\ <= \^grxd.rx_fg_len_empty_d1_reg\;
empty_fwft_fb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => empty_fwft_fb,
      Q => empty_fwft_fb_reg_n_0,
      R => '0'
    );
empty_fwft_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAF0FFF8"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => sig_rd_rlen_reg,
      I2 => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\,
      I3 => empty_fwft_fb_reg_n_0,
      I4 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      O => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => empty_fwft_fb,
      Q => \^grxd.rx_fg_len_empty_d1_reg\,
      R => '0'
    );
\gc1.count_d1[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => sig_rd_rlen_reg,
      I2 => curr_fwft_state(0),
      I3 => p_2_out,
      O => p_6_out
    );
\goreg_dm.dout_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => sig_rd_rlen_reg,
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      O => E(0)
    );
\gpr1.dout_i[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => sig_rd_rlen_reg,
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I3 => p_2_out,
      O => \gpr1.dout_i_reg[0]\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F400000000"
    )
        port map (
      I0 => sig_rd_rlen_reg,
      I1 => curr_fwft_state(0),
      I2 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I3 => sig_rx_channel_reset_reg,
      I4 => sig_str_rst_reg,
      I5 => s_axi_aresetn,
      O => \gpregsm1.curr_fwft_state[0]_i_1_n_0\
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005D55"
    )
        port map (
      I0 => p_2_out,
      I1 => curr_fwft_state(0),
      I2 => sig_rd_rlen_reg,
      I3 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I4 => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\,
      O => \gpregsm1.curr_fwft_state[1]_i_1_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gpregsm1.curr_fwft_state[0]_i_1_n_0\,
      Q => curr_fwft_state(0),
      R => '0'
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gpregsm1.curr_fwft_state[1]_i_1_n_0\,
      Q => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      R => '0'
    );
\sig_ip2bus_data[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^grxd.rx_fg_len_empty_d1_reg\,
      I1 => sig_rx_channel_reset_reg,
      O => \sig_ip2bus_data_reg[13]\
    );
\sig_ip2bus_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00E000"
    )
        port map (
      I0 => \sig_ip2bus_data[30]_i_2_n_0\,
      I1 => \goreg_bm.dout_i_reg[10]\,
      I2 => Bus_RNW_reg_reg,
      I3 => Bus_RNW_reg_reg_0,
      I4 => \gfifo_gen.gmm2s.vacancy_i_reg[1]\(0),
      O => D(0)
    );
\sig_ip2bus_data[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => Bus_RNW_reg_reg_1,
      I1 => sig_rx_channel_reset_reg,
      I2 => \^grxd.rx_fg_len_empty_d1_reg\,
      I3 => \goreg_dm.dout_i_reg[1]\(1),
      I4 => Bus_RNW_reg_reg_2,
      O => \sig_ip2bus_data[30]_i_2_n_0\
    );
\sig_ip2bus_data[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => Bus_RNW_reg_reg_1,
      I1 => sig_rx_channel_reset_reg,
      I2 => \^grxd.rx_fg_len_empty_d1_reg\,
      I3 => \goreg_dm.dout_i_reg[1]\(0),
      I4 => Bus_RNW_reg_reg_2,
      O => \sig_ip2bus_data_reg[31]\
    );
sig_rd_rlen_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\,
      I1 => sig_rx_channel_reset_reg,
      I2 => \^grxd.rx_fg_len_empty_d1_reg\,
      O => sig_rd_rlen
    );
\sig_register_array[0][0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^grxd.rx_fg_len_empty_d1_reg\,
      I1 => sig_rx_channel_reset_reg,
      O => \sig_register_array_reg[0][0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rd_pe_ss is
  port (
    sig_txd_prog_empty : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    adjusted_wr_pntr_rd_pad : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end rd_pe_ss;

architecture STRUCTURE of rd_pe_ss is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \gpes.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gpes.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gpes.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal \^sig_txd_prog_empty\ : STD_LOGIC;
  signal \NLW_greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_greg.gpcry_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_greg.gpcry_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  sig_txd_prog_empty <= \^sig_txd_prog_empty\;
\gpes.prog_empty_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F720"
    )
        port map (
      I0 => \gpes.prog_empty_i_i_2_n_0\,
      I1 => ram_wr_en_i,
      I2 => ram_rd_en_i,
      I3 => \^sig_txd_prog_empty\,
      O => \gpes.prog_empty_i_i_1_n_0\
    );
\gpes.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => diff_pntr_pad(4),
      I1 => diff_pntr_pad(7),
      I2 => diff_pntr_pad(6),
      I3 => \gpes.prog_empty_i_i_3_n_0\,
      O => \gpes.prog_empty_i_i_2_n_0\
    );
\gpes.prog_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => diff_pntr_pad(9),
      I1 => diff_pntr_pad(2),
      I2 => diff_pntr_pad(5),
      I3 => diff_pntr_pad(8),
      I4 => diff_pntr_pad(1),
      I5 => diff_pntr_pad(3),
      O => \gpes.prog_empty_i_i_3_n_0\
    );
\gpes.prog_empty_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gpes.prog_empty_i_i_1_n_0\,
      PRE => Q(0),
      Q => \^sig_txd_prog_empty\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp(1),
      Q => diff_pntr_pad(1)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp(2),
      Q => diff_pntr_pad(2)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp(3),
      Q => diff_pntr_pad(3)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_0\,
      CO(2) => \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_1\,
      CO(1) => \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_2\,
      CO(0) => \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => adjusted_wr_pntr_rd_pad(3 downto 0),
      O(3 downto 1) => plusOp(3 downto 1),
      O(0) => \NLW_greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3 downto 1) => \gcc0.gc1.gsym.count_d2_reg[2]\(2 downto 0),
      S(0) => '0'
    );
\greg.gpcry_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp(4),
      Q => diff_pntr_pad(4)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp(5),
      Q => diff_pntr_pad(5)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp(6),
      Q => diff_pntr_pad(6)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp(7),
      Q => diff_pntr_pad(7)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_0\,
      CO(3) => \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_0\,
      CO(2) => \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_1\,
      CO(1) => \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_2\,
      CO(0) => \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => adjusted_wr_pntr_rd_pad(7 downto 4),
      O(3 downto 0) => plusOp(7 downto 4),
      S(3 downto 0) => \gcc0.gc1.gsym.count_d2_reg[6]\(3 downto 0)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp(8),
      Q => diff_pntr_pad(8)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp(9),
      Q => diff_pntr_pad(9)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_greg.gpcry_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \greg.gpcry_sym.diff_pntr_pad_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => adjusted_wr_pntr_rd_pad(8),
      O(3 downto 2) => \NLW_greg.gpcry_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => plusOp(9 downto 8),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \gcc0.gc1.gsym.count_d2_reg[8]\(1 downto 0)
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => \gpregsm1.curr_fwft_state_reg[1]\(0),
      Q => ram_rd_en_i
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => E(0),
      Q => ram_wr_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rd_pe_ss_498 is
  port (
    p_10_out : out STD_LOGIC;
    p_16_out : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    adjusted_wr_pntr_rd_pad : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rd_pe_ss_498 : entity is "rd_pe_ss";
end rd_pe_ss_498;

architecture STRUCTURE of rd_pe_ss_498 is
  signal \gpes.prog_empty_i_i_1__0_n_0\ : STD_LOGIC;
  signal \gpes.prog_empty_i_i_2__0_n_0\ : STD_LOGIC;
  signal \gpes.prog_empty_i_i_3__0_n_0\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[1]\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[2]\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[3]\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[4]\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[5]\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[6]\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[7]\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[8]\ : STD_LOGIC;
  signal \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[9]\ : STD_LOGIC;
  signal \^p_10_out\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal \NLW_greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_greg.gpcry_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_greg.gpcry_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  p_10_out <= \^p_10_out\;
\gpes.prog_empty_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F720"
    )
        port map (
      I0 => \gpes.prog_empty_i_i_2__0_n_0\,
      I1 => ram_wr_en_i,
      I2 => ram_rd_en_i,
      I3 => \^p_10_out\,
      O => \gpes.prog_empty_i_i_1__0_n_0\
    );
\gpes.prog_empty_i_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[4]\,
      I1 => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[7]\,
      I2 => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[6]\,
      I3 => \gpes.prog_empty_i_i_3__0_n_0\,
      O => \gpes.prog_empty_i_i_2__0_n_0\
    );
\gpes.prog_empty_i_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[9]\,
      I1 => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[2]\,
      I2 => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[5]\,
      I3 => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[8]\,
      I4 => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[1]\,
      I5 => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[3]\,
      O => \gpes.prog_empty_i_i_3__0_n_0\
    );
\gpes.prog_empty_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gpes.prog_empty_i_i_1__0_n_0\,
      PRE => Q(0),
      Q => \^p_10_out\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_6\,
      Q => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[1]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_5\,
      Q => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[2]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_4\,
      Q => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[3]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_0\,
      CO(2) => \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_1\,
      CO(1) => \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_2\,
      CO(0) => \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => adjusted_wr_pntr_rd_pad(3 downto 0),
      O(3) => \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_4\,
      O(2) => \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_5\,
      O(1) => \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_6\,
      O(0) => \NLW_greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => '0'
    );
\greg.gpcry_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_7\,
      Q => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[4]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_6\,
      Q => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[5]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_5\,
      Q => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[6]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_4\,
      Q => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[7]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1_n_0\,
      CO(3) => \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_0\,
      CO(2) => \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_1\,
      CO(1) => \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_2\,
      CO(0) => \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => adjusted_wr_pntr_rd_pad(7 downto 4),
      O(3) => \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_4\,
      O(2) => \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_5\,
      O(1) => \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_6\,
      O(0) => \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_7\,
      S(3 downto 0) => \gcc0.gc0.count_d1_reg[6]\(3 downto 0)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => \greg.gpcry_sym.diff_pntr_pad_reg[9]_i_1_n_7\,
      Q => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[8]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => \greg.gpcry_sym.diff_pntr_pad_reg[9]_i_1_n_6\,
      Q => \greg.gpcry_sym.diff_pntr_pad_reg_n_0_[9]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \greg.gpcry_sym.diff_pntr_pad_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_greg.gpcry_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \greg.gpcry_sym.diff_pntr_pad_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => adjusted_wr_pntr_rd_pad(8),
      O(3 downto 2) => \NLW_greg.gpcry_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \greg.gpcry_sym.diff_pntr_pad_reg[9]_i_1_n_6\,
      O(0) => \greg.gpcry_sym.diff_pntr_pad_reg[9]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \gcc0.gc0.count_d1_reg[8]\(1 downto 0)
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => E(0),
      Q => ram_rd_en_i
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => p_16_out,
      Q => ram_wr_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rd_status_flags_ss__parameterized0\ is
  port (
    p_2_out : out STD_LOGIC;
    ram_empty_fb_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rd_status_flags_ss__parameterized0\ : entity is "rd_status_flags_ss";
end \rd_status_flags_ss__parameterized0\;

architecture STRUCTURE of \rd_status_flags_ss__parameterized0\ is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ram_empty_fb_i,
      Q => p_2_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity reset_blk_ramfifo is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\ : in STD_LOGIC
  );
end reset_blk_ramfifo;

architecture STRUCTURE of reset_blk_ramfifo is
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
begin
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d1,
      PRE => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d2,
      PRE => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[0]_i_1_n_0\,
      Q => AR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity reset_blk_ramfifo_485 is
  port (
    s_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of reset_blk_ramfifo_485 : entity is "reset_blk_ramfifo";
end reset_blk_ramfifo_485;

architecture STRUCTURE of reset_blk_ramfifo_485 is
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
begin
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d1,
      PRE => SR(0),
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d2,
      PRE => SR(0),
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => SR(0),
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => SR(0),
      Q => rst_wr_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \reset_blk_ramfifo__parameterized0\ is
  port (
    rst_full_ff_i : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d5_reg_0\ : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    wr_en_int_sync : in STD_LOGIC;
    rst_int_sync : in STD_LOGIC;
    rst_int_sync_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_tx_channel_reset_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \reset_blk_ramfifo__parameterized0\ : entity is "reset_blk_ramfifo";
end \reset_blk_ramfifo__parameterized0\;

architecture STRUCTURE of \reset_blk_ramfifo__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^grstd1.grst_full.grst_f.rst_d5_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_d4 : STD_LOGIC;
  attribute async_reg of rst_d4 : signal is "true";
  attribute msgon of rst_d4 : signal is "true";
  signal rst_d5 : STD_LOGIC;
  attribute async_reg of rst_d5 : signal is "true";
  attribute msgon of rst_d5 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d5_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d5_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d5_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \grstd1.grst_full.grst_f.rst_d5_reg_0\ <= \^grstd1.grst_full.grst_f.rst_d5_reg_0\;
  rst_full_ff_i <= rst_d2;
  rst_full_gen_i <= rst_d5;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => wr_en_int_sync,
      I1 => rst_int_sync,
      I2 => \^q\(0),
      I3 => rst_int_sync_1,
      I4 => E(0),
      O => WEBWE(0)
    );
\gfifo_gen.gmm2s.vacancy_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => sig_str_rst_reg,
      I2 => sig_tx_channel_reset_reg,
      O => \^grstd1.grst_full.grst_f.rst_d5_reg_0\
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \^grstd1.grst_full.grst_f.rst_d5_reg_0\,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d1,
      PRE => \^grstd1.grst_full.grst_f.rst_d5_reg_0\,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d2,
      PRE => \^grstd1.grst_full.grst_f.rst_d5_reg_0\,
      Q => rst_d3
    );
\grstd1.grst_full.grst_f.rst_d4_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d3,
      PRE => \^grstd1.grst_full.grst_f.rst_d5_reg_0\,
      Q => rst_d4
    );
\grstd1.grst_full.grst_f.rst_d5_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d4,
      PRE => \^grstd1.grst_full.grst_f.rst_d5_reg_0\,
      Q => rst_d5
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \^q\(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \^q\(1)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \^grstd1.grst_full.grst_f.rst_d5_reg_0\,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => \^grstd1.grst_full.grst_f.rst_d5_reg_0\,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \^grstd1.grst_full.grst_f.rst_d5_reg_0\,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => \^grstd1.grst_full.grst_f.rst_d5_reg_0\,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\,
      Q => AR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \reset_blk_ramfifo__parameterized1\ is
  port (
    rst_full_ff_i : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_int_sync : in STD_LOGIC;
    rst_int_sync : in STD_LOGIC;
    rst_int_sync_1 : in STD_LOGIC;
    p_16_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \reset_blk_ramfifo__parameterized1\ : entity is "reset_blk_ramfifo";
end \reset_blk_ramfifo__parameterized1\;

architecture STRUCTURE of \reset_blk_ramfifo__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_d4 : STD_LOGIC;
  attribute async_reg of rst_d4 : signal is "true";
  attribute msgon of rst_d4 : signal is "true";
  signal rst_d5 : STD_LOGIC;
  attribute async_reg of rst_d5 : signal is "true";
  attribute msgon of rst_d5 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d5_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d5_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d5_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  rst_full_ff_i <= rst_d2;
  rst_full_gen_i <= rst_d5;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => wr_en_int_sync,
      I1 => rst_int_sync,
      I2 => \^q\(0),
      I3 => rst_int_sync_1,
      I4 => p_16_out,
      O => WEBWE(0)
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d1,
      PRE => SR(0),
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d2,
      PRE => SR(0),
      Q => rst_d3
    );
\grstd1.grst_full.grst_f.rst_d4_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d3,
      PRE => SR(0),
      Q => rst_d4
    );
\grstd1.grst_full.grst_f.rst_d5_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d4,
      PRE => SR(0),
      Q => rst_d5
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0\,
      Q => \^q\(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0\,
      Q => \^q\(1)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => SR(0),
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => SR(0),
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0\,
      Q => AR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \reset_blk_ramfifo__parameterized2\ is
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \reset_blk_ramfifo__parameterized2\ : entity is "reset_blk_ramfifo";
end \reset_blk_ramfifo__parameterized2\;

architecture STRUCTURE of \reset_blk_ramfifo__parameterized2\ is
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
begin
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => '0',
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_d1,
      PRE => '1',
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_d2,
      PRE => '1',
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_rd_reg1,
      PRE => '1',
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => '0',
      CE => '1',
      D => rst_wr_reg1,
      PRE => '1',
      Q => rst_wr_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity upcnt_n is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seq_cnt_en : in STD_LOGIC;
    seq_clr : in STD_LOGIC;
    slowest_sync_clk : in STD_LOGIC
  );
end upcnt_n;

architecture STRUCTURE of upcnt_n is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clear : STD_LOGIC;
  signal q_int0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal seq_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \core_dec[1]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \q_int[0]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \q_int[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \q_int[2]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \q_int[3]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \q_int[4]_i_1\ : label is "soft_lutpair172";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\core_dec[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0210"
    )
        port map (
      I0 => seq_cnt(0),
      I1 => seq_cnt(1),
      I2 => seq_cnt(2),
      I3 => seq_cnt_en,
      O => D(0)
    );
\q_int[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => seq_cnt(0),
      O => q_int0(0)
    );
\q_int[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => seq_cnt(0),
      I1 => seq_cnt(1),
      O => q_int0(1)
    );
\q_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => seq_cnt(0),
      I1 => seq_cnt(1),
      I2 => seq_cnt(2),
      O => q_int0(2)
    );
\q_int[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => seq_cnt(1),
      I1 => seq_cnt(0),
      I2 => seq_cnt(2),
      I3 => \^q\(0),
      O => q_int0(3)
    );
\q_int[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => seq_cnt(2),
      I1 => seq_cnt(0),
      I2 => seq_cnt(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => q_int0(4)
    );
\q_int[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => seq_clr,
      O => clear
    );
\q_int[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => seq_cnt(1),
      I2 => seq_cnt(0),
      I3 => seq_cnt(2),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => q_int0(5)
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => slowest_sync_clk,
      CE => seq_cnt_en,
      D => q_int0(0),
      Q => seq_cnt(0),
      R => clear
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => slowest_sync_clk,
      CE => seq_cnt_en,
      D => q_int0(1),
      Q => seq_cnt(1),
      R => clear
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => slowest_sync_clk,
      CE => seq_cnt_en,
      D => q_int0(2),
      Q => seq_cnt(2),
      R => clear
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => slowest_sync_clk,
      CE => seq_cnt_en,
      D => q_int0(3),
      Q => \^q\(0),
      R => clear
    );
\q_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => slowest_sync_clk,
      CE => seq_cnt_en,
      D => q_int0(4),
      Q => \^q\(1),
      R => clear
    );
\q_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => slowest_sync_clk,
      CE => seq_cnt_en,
      D => q_int0(5),
      Q => \^q\(2),
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity updn_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][1]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[0]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[24]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[26]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[27]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[28]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[29]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[30]\ : out STD_LOGIC;
    IP2Bus_Error_reg : out STD_LOGIC;
    sig_rxd_rd_en_reg : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_Bus2IP_CS : in STD_LOGIC;
    IPIC_STATE_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    sig_rxd_rd_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[18]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Bus_RNW_reg_reg : in STD_LOGIC;
    Bus_RNW_reg_reg_0 : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    p_2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tx_channel_reset_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_rxd_rd_en_reg_0 : in STD_LOGIC;
    sig_rxd_rd_en40_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end updn_cntr;

architecture STRUCTURE of updn_cntr is
  signal IP2Bus_Error_i_2_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count[3]_i_3_n_0\ : STD_LOGIC;
  signal \count[3]_i_4_n_0\ : STD_LOGIC;
  signal \count[3]_i_6_n_0\ : STD_LOGIC;
  signal \count[7]_i_2_n_0\ : STD_LOGIC;
  signal \count[7]_i_3_n_0\ : STD_LOGIC;
  signal \count[7]_i_4_n_0\ : STD_LOGIC;
  signal \count[7]_i_5_n_0\ : STD_LOGIC;
  signal \count[9]_i_3_n_0\ : STD_LOGIC;
  signal \count[9]_i_4_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[9]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[9]_i_2_n_7\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[0]\ : STD_LOGIC;
  signal \sig_register_array[0][2]_i_6_n_0\ : STD_LOGIC;
  signal sig_rxd_rd_en0 : STD_LOGIC;
  signal sig_rxd_rd_en_i_3_n_0 : STD_LOGIC;
  signal \NLW_count_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of IP2Bus_Error_i_2 : label is "soft_lutpair0";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \count_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \count_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \count_reg[9]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[0]_i_4\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sig_register_array[0][2]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of sig_rxd_rd_en_i_3 : label is "soft_lutpair1";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  \sig_ip2bus_data_reg[0]\ <= \^sig_ip2bus_data_reg[0]\;
IP2Bus_Error_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FC0000AAAAAAAA"
    )
        port map (
      I0 => p_2_in(0),
      I1 => IP2Bus_Error_i_2_n_0,
      I2 => sig_tx_channel_reset_reg,
      I3 => IPIC_STATE_reg,
      I4 => sig_Bus2IP_CS,
      I5 => s_axi_aresetn,
      O => IP2Bus_Error_reg
    );
IP2Bus_Error_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => sig_rx_channel_reset_reg,
      I1 => sig_rxd_rd_en0,
      I2 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O => IP2Bus_Error_i_2_n_0
    );
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \count[3]_i_2_n_0\
    );
\count[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \count[3]_i_3_n_0\
    );
\count[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \count[3]_i_4_n_0\
    );
\count[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count[3]_i_6_n_0\
    );
\count[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \count[7]_i_2_n_0\
    );
\count[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \count[7]_i_3_n_0\
    );
\count[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \count[7]_i_4_n_0\
    );
\count[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \count[7]_i_5_n_0\
    );
\count[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \count[9]_i_3_n_0\
    );
\count[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \count[9]_i_4_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count_reg[3]_i_1_n_7\,
      Q => \^q\(0)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count_reg[3]_i_1_n_6\,
      Q => \^q\(1)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count_reg[3]_i_1_n_5\,
      Q => \^q\(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count_reg[3]_i_1_n_4\,
      Q => \^q\(3)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \count[3]_i_2_n_0\,
      DI(0) => \^q\(0),
      O(3) => \count_reg[3]_i_1_n_4\,
      O(2) => \count_reg[3]_i_1_n_5\,
      O(1) => \count_reg[3]_i_1_n_6\,
      O(0) => \count_reg[3]_i_1_n_7\,
      S(3) => \count[3]_i_3_n_0\,
      S(2) => \count[3]_i_4_n_0\,
      S(1) => S(0),
      S(0) => \count[3]_i_6_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count_reg[7]_i_1_n_7\,
      Q => \^q\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count_reg[7]_i_1_n_6\,
      Q => \^q\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count_reg[7]_i_1_n_5\,
      Q => \^q\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count_reg[7]_i_1_n_4\,
      Q => \^q\(7)
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(6 downto 3),
      O(3) => \count_reg[7]_i_1_n_4\,
      O(2) => \count_reg[7]_i_1_n_5\,
      O(1) => \count_reg[7]_i_1_n_6\,
      O(0) => \count_reg[7]_i_1_n_7\,
      S(3) => \count[7]_i_2_n_0\,
      S(2) => \count[7]_i_3_n_0\,
      S(1) => \count[7]_i_4_n_0\,
      S(0) => \count[7]_i_5_n_0\
    );
\count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count_reg[9]_i_2_n_7\,
      Q => \^q\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count_reg[9]_i_2_n_6\,
      Q => \^q\(9)
    );
\count_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_count_reg[9]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \count_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(7),
      O(3 downto 2) => \NLW_count_reg[9]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \count_reg[9]_i_2_n_6\,
      O(0) => \count_reg[9]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \count[9]_i_3_n_0\,
      S(0) => \count[9]_i_4_n_0\
    );
\sig_ip2bus_data[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_rxd_rd_en0,
      I1 => sig_rx_channel_reset_reg,
      O => \^sig_ip2bus_data_reg[0]\
    );
\sig_ip2bus_data[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800000088F0"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(8),
      I1 => \^sig_ip2bus_data_reg[0]\,
      I2 => \^q\(9),
      I3 => Bus_RNW_reg_reg,
      I4 => Bus_RNW_reg_reg_0,
      I5 => empty_fwft_i_reg,
      O => \sig_ip2bus_data_reg[22]\
    );
\sig_ip2bus_data[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800000088F0"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(7),
      I1 => \^sig_ip2bus_data_reg[0]\,
      I2 => \^q\(8),
      I3 => Bus_RNW_reg_reg,
      I4 => Bus_RNW_reg_reg_0,
      I5 => empty_fwft_i_reg,
      O => \sig_ip2bus_data_reg[23]\
    );
\sig_ip2bus_data[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800000088F0"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(6),
      I1 => \^sig_ip2bus_data_reg[0]\,
      I2 => \^q\(7),
      I3 => Bus_RNW_reg_reg,
      I4 => Bus_RNW_reg_reg_0,
      I5 => empty_fwft_i_reg,
      O => \sig_ip2bus_data_reg[24]\
    );
\sig_ip2bus_data[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800000088F0"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(5),
      I1 => \^sig_ip2bus_data_reg[0]\,
      I2 => \^q\(6),
      I3 => Bus_RNW_reg_reg,
      I4 => Bus_RNW_reg_reg_0,
      I5 => empty_fwft_i_reg,
      O => \sig_ip2bus_data_reg[25]\
    );
\sig_ip2bus_data[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800000088F0"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(4),
      I1 => \^sig_ip2bus_data_reg[0]\,
      I2 => \^q\(5),
      I3 => Bus_RNW_reg_reg,
      I4 => Bus_RNW_reg_reg_0,
      I5 => empty_fwft_i_reg,
      O => \sig_ip2bus_data_reg[26]\
    );
\sig_ip2bus_data[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800000088F0"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(3),
      I1 => \^sig_ip2bus_data_reg[0]\,
      I2 => \^q\(4),
      I3 => Bus_RNW_reg_reg,
      I4 => Bus_RNW_reg_reg_0,
      I5 => empty_fwft_i_reg,
      O => \sig_ip2bus_data_reg[27]\
    );
\sig_ip2bus_data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800000088F0"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(2),
      I1 => \^sig_ip2bus_data_reg[0]\,
      I2 => \^q\(3),
      I3 => Bus_RNW_reg_reg,
      I4 => Bus_RNW_reg_reg_0,
      I5 => empty_fwft_i_reg,
      O => \sig_ip2bus_data_reg[28]\
    );
\sig_ip2bus_data[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800000088F0"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(1),
      I1 => \^sig_ip2bus_data_reg[0]\,
      I2 => \^q\(2),
      I3 => Bus_RNW_reg_reg,
      I4 => Bus_RNW_reg_reg_0,
      I5 => empty_fwft_i_reg,
      O => \sig_ip2bus_data_reg[29]\
    );
\sig_ip2bus_data[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800000088F0"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[18]\(0),
      I1 => \^sig_ip2bus_data_reg[0]\,
      I2 => \^q\(1),
      I3 => Bus_RNW_reg_reg,
      I4 => Bus_RNW_reg_reg_0,
      I5 => empty_fwft_i_reg,
      O => \sig_ip2bus_data_reg[30]\
    );
\sig_register_array[0][1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[0]\,
      I1 => sig_Bus2IP_CS,
      I2 => IPIC_STATE_reg,
      I3 => sig_rxd_rd_data(0),
      I4 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O => \sig_register_array_reg[0][1]\
    );
\sig_register_array[0][2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => sig_rxd_rd_en0,
      I1 => sig_Bus2IP_CS,
      I2 => IPIC_STATE_reg,
      I3 => sig_rx_channel_reset_reg,
      I4 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      O => \sig_register_array_reg[0][2]\
    );
\sig_register_array[0][2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sig_register_array[0][2]_i_6_n_0\,
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \^q\(6),
      I4 => \^q\(9),
      O => sig_rxd_rd_en0
    );
\sig_register_array[0][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(8),
      O => \sig_register_array[0][2]_i_6_n_0\
    );
sig_rxd_rd_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => sig_rxd_rd_en_reg_0,
      I1 => sig_rxd_rd_en40_out,
      I2 => sig_rxd_rd_en_i_3_n_0,
      I3 => s_axi_aresetn,
      I4 => IPIC_STATE_reg,
      O => sig_rxd_rd_en_reg
    );
sig_rxd_rd_en_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => sig_rxd_rd_en0,
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      I2 => Bus_RNW_reg,
      I3 => empty_fwft_i_reg,
      O => sig_rxd_rd_en_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity wr_bin_cntr is
  port (
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc1.gsym.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    v1_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end wr_bin_cntr;

architecture STRUCTURE of wr_bin_cntr is
  signal \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gcc0.gc1.gsym.count[6]_i_2_n_0\ : STD_LOGIC;
  signal \gcc0.gc1.gsym.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gcc0.gc1.gsym.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \plusOp__3\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc1.gsym.count[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gcc0.gc1.gsym.count[3]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gcc0.gc1.gsym.count[4]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gcc0.gc1.gsym.count[6]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gcc0.gc1.gsym.count[7]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gcc0.gc1.gsym.count[8]_i_1\ : label is "soft_lutpair43";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8 downto 0);
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gcc0.gc1.gsym.count_d1_reg[8]_0\(6 downto 0) <= \^gcc0.gc1.gsym.count_d1_reg[8]_0\(6 downto 0);
\gcc0.gc1.gsym.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__3\(0)
    );
\gcc0.gc1.gsym.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => \plusOp__3\(1)
    );
\gcc0.gc1.gsym.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      I2 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(0),
      O => \plusOp__3\(2)
    );
\gcc0.gc1.gsym.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(0),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(0),
      I3 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(1),
      O => \plusOp__3\(3)
    );
\gcc0.gc1.gsym.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(1),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(0),
      I4 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(2),
      O => \plusOp__3\(4)
    );
\gcc0.gc1.gsym.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(0),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(0),
      I3 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(1),
      I4 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(2),
      I5 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(3),
      O => \plusOp__3\(5)
    );
\gcc0.gc1.gsym.count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(2),
      I1 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(1),
      I2 => \gcc0.gc1.gsym.count[6]_i_2_n_0\,
      I3 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(0),
      I4 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(3),
      I5 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(4),
      O => \plusOp__3\(6)
    );
\gcc0.gc1.gsym.count[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => wr_pntr_plus2(1),
      I1 => wr_pntr_plus2(0),
      O => \gcc0.gc1.gsym.count[6]_i_2_n_0\
    );
\gcc0.gc1.gsym.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(4),
      I1 => \gcc0.gc1.gsym.count[8]_i_2_n_0\,
      I2 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(5),
      O => \plusOp__3\(7)
    );
\gcc0.gc1.gsym.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(5),
      I1 => \gcc0.gc1.gsym.count[8]_i_2_n_0\,
      I2 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(4),
      I3 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(6),
      O => \plusOp__3\(8)
    );
\gcc0.gc1.gsym.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(3),
      I1 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(0),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(0),
      I4 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(1),
      I5 => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(2),
      O => \gcc0.gc1.gsym.count[8]_i_2_n_0\
    );
\gcc0.gc1.gsym.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => wr_pntr_plus2(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gcc0.gc1.gsym.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(1),
      Q => \^q\(1)
    );
\gcc0.gc1.gsym.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(0),
      Q => \^q\(2)
    );
\gcc0.gc1.gsym.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(1),
      Q => \^q\(3)
    );
\gcc0.gc1.gsym.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(2),
      Q => \^q\(4)
    );
\gcc0.gc1.gsym.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(3),
      Q => \^q\(5)
    );
\gcc0.gc1.gsym.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(4),
      Q => \^q\(6)
    );
\gcc0.gc1.gsym.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(5),
      Q => \^q\(7)
    );
\gcc0.gc1.gsym.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(6),
      Q => \^q\(8)
    );
\gcc0.gc1.gsym.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0)
    );
\gcc0.gc1.gsym.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1)
    );
\gcc0.gc1.gsym.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2)
    );
\gcc0.gc1.gsym.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3)
    );
\gcc0.gc1.gsym.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4)
    );
\gcc0.gc1.gsym.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5)
    );
\gcc0.gc1.gsym.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(6),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6)
    );
\gcc0.gc1.gsym.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(7),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7)
    );
\gcc0.gc1.gsym.count_d2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(8),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8)
    );
\gcc0.gc1.gsym.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__3\(0),
      Q => wr_pntr_plus2(0)
    );
\gcc0.gc1.gsym.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__3\(1),
      PRE => AR(0),
      Q => wr_pntr_plus2(1)
    );
\gcc0.gc1.gsym.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__3\(2),
      Q => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(0)
    );
\gcc0.gc1.gsym.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__3\(3),
      Q => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(1)
    );
\gcc0.gc1.gsym.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__3\(4),
      Q => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(2)
    );
\gcc0.gc1.gsym.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__3\(5),
      Q => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(3)
    );
\gcc0.gc1.gsym.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__3\(6),
      Q => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(4)
    );
\gcc0.gc1.gsym.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__3\(7),
      Q => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(5)
    );
\gcc0.gc1.gsym.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__3\(8),
      Q => \^gcc0.gc1.gsym.count_d1_reg[8]_0\(6)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      O => S(2)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[8]\(1),
      O => S(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      O => S(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(3)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[8]\(5),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(2)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[8]\(3),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[8]\(8),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[8]\(7),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => wr_pntr_plus2(1),
      I1 => wr_pntr_plus2(0),
      I2 => \gc0.count_d1_reg[8]\(1),
      I3 => \gc0.count_d1_reg[8]\(0),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      I3 => \gc0.count_d1_reg[8]\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      I3 => \gc0.count_d1_reg[8]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[8]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[8]\(0),
      O => v1_reg_2(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I3 => \gc0.count_d1_reg[8]\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I3 => \gc0.count_d1_reg[8]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I1 => \gc0.count_reg[7]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I3 => \gc0.count_reg[7]\(1),
      O => ram_empty_fb_i_reg(0)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[8]\(3),
      I2 => \^q\(2),
      I3 => \gc0.count_d1_reg[8]\(2),
      O => v1_reg_2(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I3 => \gc0.count_d1_reg[8]\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I3 => \gc0.count_d1_reg[8]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      I1 => \gc0.count_reg[7]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I3 => \gc0.count_reg[7]\(3),
      O => ram_empty_fb_i_reg(1)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[8]\(5),
      I2 => \^q\(4),
      I3 => \gc0.count_d1_reg[8]\(4),
      O => v1_reg_2(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      I3 => \gc0.count_d1_reg[8]\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      I3 => \gc0.count_d1_reg[8]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      I1 => \gc0.count_reg[7]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      I3 => \gc0.count_reg[7]\(5),
      O => ram_empty_fb_i_reg(2)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[8]\(7),
      I2 => \^q\(6),
      I3 => \gc0.count_d1_reg[8]\(6),
      O => v1_reg_2(3)
    );
\greg.gpcry_sym.diff_pntr_pad[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[3]\(2)
    );
\greg.gpcry_sym.diff_pntr_pad[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      I1 => \gc0.count_d1_reg[8]\(1),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[3]\(1)
    );
\greg.gpcry_sym.diff_pntr_pad[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[3]\(0)
    );
\greg.gpcry_sym.diff_pntr_pad[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[7]\(3)
    );
\greg.gpcry_sym.diff_pntr_pad[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I1 => \gc0.count_d1_reg[8]\(5),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[7]\(2)
    );
\greg.gpcry_sym.diff_pntr_pad[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[7]\(1)
    );
\greg.gpcry_sym.diff_pntr_pad[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I1 => \gc0.count_d1_reg[8]\(3),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[7]\(0)
    );
\greg.gpcry_sym.diff_pntr_pad[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8),
      I1 => \gc0.count_d1_reg[8]\(8),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[9]\(1)
    );
\greg.gpcry_sym.diff_pntr_pad[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      I1 => \gc0.count_d1_reg[8]\(7),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[9]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wr_bin_cntr__parameterized0\ is
  port (
    \greg.gpcry_sym.diff_pntr_pad_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gcc0.gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \wr_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gcc0.gc0.count[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \plusOp__5\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_2__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1\ : label is "soft_lutpair11";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gcc0.gc0.count_d1_reg[8]_0\(8 downto 0) <= \^gcc0.gc0.count_d1_reg[8]_0\(8 downto 0);
\gcc0.gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      O => \plusOp__5\(0)
    );
\gcc0.gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      I1 => \^gcc0.gc0.count_d1_reg[8]_0\(1),
      O => \plusOp__5\(1)
    );
\gcc0.gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      I1 => \^gcc0.gc0.count_d1_reg[8]_0\(1),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(2),
      O => \plusOp__5\(2)
    );
\gcc0.gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(2),
      I1 => \^gcc0.gc0.count_d1_reg[8]_0\(1),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      I3 => \^gcc0.gc0.count_d1_reg[8]_0\(3),
      O => \plusOp__5\(3)
    );
\gcc0.gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(3),
      I1 => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[8]_0\(2),
      I4 => \^gcc0.gc0.count_d1_reg[8]_0\(4),
      O => \plusOp__5\(4)
    );
\gcc0.gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(2),
      I1 => \^gcc0.gc0.count_d1_reg[8]_0\(1),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      I3 => \^gcc0.gc0.count_d1_reg[8]_0\(3),
      I4 => \^gcc0.gc0.count_d1_reg[8]_0\(4),
      I5 => \^gcc0.gc0.count_d1_reg[8]_0\(5),
      O => \plusOp__5\(5)
    );
\gcc0.gc0.count[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(4),
      I1 => \^gcc0.gc0.count_d1_reg[8]_0\(3),
      I2 => \gcc0.gc0.count[6]_i_2__0_n_0\,
      I3 => \^gcc0.gc0.count_d1_reg[8]_0\(2),
      I4 => \^gcc0.gc0.count_d1_reg[8]_0\(5),
      I5 => \^gcc0.gc0.count_d1_reg[8]_0\(6),
      O => \plusOp__5\(6)
    );
\gcc0.gc0.count[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(1),
      I1 => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      O => \gcc0.gc0.count[6]_i_2__0_n_0\
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(6),
      I1 => \gcc0.gc0.count[8]_i_2_n_0\,
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(7),
      O => \plusOp__5\(7)
    );
\gcc0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(7),
      I1 => \gcc0.gc0.count[8]_i_2_n_0\,
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(6),
      I3 => \^gcc0.gc0.count_d1_reg[8]_0\(8),
      O => \plusOp__5\(8)
    );
\gcc0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(5),
      I1 => \^gcc0.gc0.count_d1_reg[8]_0\(2),
      I2 => \^gcc0.gc0.count_d1_reg[8]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      I4 => \^gcc0.gc0.count_d1_reg[8]_0\(3),
      I5 => \^gcc0.gc0.count_d1_reg[8]_0\(4),
      O => \gcc0.gc0.count[8]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gcc0.gc0.count_d1_reg[8]_0\(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gcc0.gc0.count_d1_reg[8]_0\(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gcc0.gc0.count_d1_reg[8]_0\(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gcc0.gc0.count_d1_reg[8]_0\(4),
      Q => \^q\(4)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gcc0.gc0.count_d1_reg[8]_0\(5),
      Q => \^q\(5)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gcc0.gc0.count_d1_reg[8]_0\(6),
      Q => \^q\(6)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gcc0.gc0.count_d1_reg[8]_0\(7),
      Q => \^q\(7)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^gcc0.gc0.count_d1_reg[8]_0\(8),
      Q => \^q\(8)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__5\(0),
      PRE => AR(0),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(1),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(2),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(3),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(4),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(4)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(5),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(5)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(6),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(6)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(7),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(7)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(8),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(8)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\(2)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(1),
      I1 => \gc0.count_d1_reg[8]\(1),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(3)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(5),
      I1 => \gc0.count_d1_reg[8]\(5),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(2)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(3),
      I1 => \gc0.count_d1_reg[8]\(3),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[9]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(8),
      I1 => \gc0.count_d1_reg[8]\(8),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[9]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(7),
      I1 => \gc0.count_d1_reg[8]\(7),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(1),
      I1 => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      I2 => \gc0.count_d1_reg[8]\(1),
      I3 => \gc0.count_d1_reg[8]\(0),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[8]\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[8]\(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_d1_reg[8]\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_d1_reg[8]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_reg[7]\(0),
      I2 => \^q\(3),
      I3 => \gc0.count_reg[7]\(1),
      O => ram_empty_fb_i_reg(0)
    );
\gmux.gm[2].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      I2 => \^q\(5),
      I3 => \gc0.count_d1_reg[8]\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      I2 => \^q\(5),
      I3 => \gc0.count_d1_reg[8]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_reg[7]\(2),
      I2 => \^q\(5),
      I3 => \gc0.count_reg[7]\(3),
      O => ram_empty_fb_i_reg(1)
    );
\gmux.gm[3].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      I2 => \^q\(7),
      I3 => \gc0.count_d1_reg[8]\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      I2 => \^q\(7),
      I3 => \gc0.count_d1_reg[8]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_reg[7]\(4),
      I2 => \^q\(7),
      I3 => \gc0.count_reg[7]\(5),
      O => ram_empty_fb_i_reg(2)
    );
\greg.gpcry_sym.diff_pntr_pad[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      O => S(2)
    );
\greg.gpcry_sym.diff_pntr_pad[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[8]\(1),
      O => S(1)
    );
\greg.gpcry_sym.diff_pntr_pad[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      O => S(0)
    );
\greg.gpcry_sym.diff_pntr_pad[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[7]\(3)
    );
\greg.gpcry_sym.diff_pntr_pad[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[8]\(5),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[7]\(2)
    );
\greg.gpcry_sym.diff_pntr_pad[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[7]\(1)
    );
\greg.gpcry_sym.diff_pntr_pad[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[8]\(3),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[7]\(0)
    );
\greg.gpcry_sym.diff_pntr_pad[9]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[8]\(8),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[9]\(1)
    );
\greg.gpcry_sym.diff_pntr_pad[9]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[8]\(7),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[9]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wr_bin_cntr__parameterized1\ is
  port (
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gpr1.dout_i_reg[3]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[9]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[12]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[18]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_len_wr_en : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    \gc1.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc1.count_d1_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wr_bin_cntr__parameterized1\ : entity is "wr_bin_cntr";
end \wr_bin_cntr__parameterized1\;

architecture STRUCTURE of \wr_bin_cntr__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \gcc0.gc0.count[6]_i_2_n_0\ : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[6]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ram_full_fb_i_i_7_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_8_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_8 : label is "soft_lutpair21";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
  \gcc0.gc0.count_d1_reg[6]_0\(2 downto 0) <= \^gcc0.gc0.count_d1_reg[6]_0\(2 downto 0);
RAM_reg_64_127_0_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(6),
      I1 => rx_len_wr_en,
      I2 => ram_full_fb_i_reg_1,
      O => \gpr1.dout_i_reg[0]\
    );
RAM_reg_64_127_12_14_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(6),
      I1 => rx_len_wr_en,
      I2 => ram_full_fb_i_reg_1,
      O => \gpr1.dout_i_reg[12]\
    );
RAM_reg_64_127_15_17_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(6),
      I1 => rx_len_wr_en,
      I2 => ram_full_fb_i_reg_1,
      O => \gpr1.dout_i_reg[15]\
    );
RAM_reg_64_127_18_20_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(6),
      I1 => rx_len_wr_en,
      I2 => ram_full_fb_i_reg_1,
      O => \gpr1.dout_i_reg[18]\
    );
RAM_reg_64_127_21_21_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(6),
      I1 => rx_len_wr_en,
      I2 => ram_full_fb_i_reg_1,
      O => \gpr1.dout_i_reg[21]\
    );
RAM_reg_64_127_3_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(6),
      I1 => rx_len_wr_en,
      I2 => ram_full_fb_i_reg_1,
      O => \gpr1.dout_i_reg[3]\
    );
RAM_reg_64_127_6_8_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(6),
      I1 => rx_len_wr_en,
      I2 => ram_full_fb_i_reg_1,
      O => \gpr1.dout_i_reg[6]\
    );
RAM_reg_64_127_9_11_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(6),
      I1 => rx_len_wr_en,
      I2 => ram_full_fb_i_reg_1,
      O => \gpr1.dout_i_reg[9]\
    );
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_11_out(0),
      O => \plusOp__1\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_11_out(0),
      I1 => p_11_out(1),
      O => \plusOp__1\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_11_out(0),
      I1 => p_11_out(1),
      I2 => p_11_out(2),
      O => \plusOp__1\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_11_out(2),
      I1 => p_11_out(1),
      I2 => p_11_out(0),
      I3 => p_11_out(3),
      O => \plusOp__1\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_11_out(3),
      I1 => p_11_out(0),
      I2 => p_11_out(1),
      I3 => p_11_out(2),
      I4 => \^gcc0.gc0.count_d1_reg[6]_0\(0),
      O => \plusOp__1\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[6]_0\(0),
      I1 => p_11_out(2),
      I2 => p_11_out(1),
      I3 => p_11_out(0),
      I4 => p_11_out(3),
      I5 => \^gcc0.gc0.count_d1_reg[6]_0\(1),
      O => \plusOp__1\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[6]_0\(1),
      I1 => \gcc0.gc0.count[6]_i_2_n_0\,
      I2 => \^gcc0.gc0.count_d1_reg[6]_0\(2),
      O => \plusOp__1\(6)
    );
\gcc0.gc0.count[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => p_11_out(3),
      I1 => p_11_out(0),
      I2 => p_11_out(1),
      I3 => p_11_out(2),
      I4 => \^gcc0.gc0.count_d1_reg[6]_0\(0),
      O => \gcc0.gc0.count[6]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_11_out(0),
      Q => \^q\(0),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_11_out(1),
      Q => \^q\(1),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_11_out(2),
      Q => \^q\(2),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_11_out(3),
      Q => \^q\(3),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[6]_0\(0),
      Q => \^q\(4),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[6]_0\(1),
      Q => \^q\(5),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[6]_0\(2),
      Q => \^q\(6),
      R => SR(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__1\(0),
      Q => p_11_out(0),
      S => SR(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__1\(1),
      Q => p_11_out(1),
      R => SR(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__1\(2),
      Q => p_11_out(2),
      R => SR(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__1\(3),
      Q => p_11_out(3),
      R => SR(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__1\(4),
      Q => \^gcc0.gc0.count_d1_reg[6]_0\(0),
      R => SR(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__1\(5),
      Q => \^gcc0.gc0.count_d1_reg[6]_0\(1),
      R => SR(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__1\(6),
      Q => \^gcc0.gc0.count_d1_reg[6]_0\(2),
      R => SR(0)
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc1.count_d1_reg[1]\(1),
      I2 => \^q\(0),
      I3 => \gc1.count_d1_reg[1]\(0),
      O => ram_empty_fb_i_reg
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gc1.count_d2_reg[3]\(2),
      I1 => \^q\(2),
      I2 => \gc1.count_d2_reg[3]\(0),
      I3 => \^q\(0),
      I4 => ram_full_fb_i_i_7_n_0,
      O => ram_full_fb_i_reg
    );
ram_full_fb_i_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gc1.count_d2_reg[3]\(2),
      I1 => p_11_out(2),
      I2 => \gc1.count_d2_reg[3]\(3),
      I3 => p_11_out(3),
      I4 => ram_full_fb_i_i_8_n_0,
      O => ram_full_fb_i_reg_0
    );
ram_full_fb_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc1.count_d2_reg[3]\(1),
      I2 => \^q\(3),
      I3 => \gc1.count_d2_reg[3]\(3),
      O => ram_full_fb_i_i_7_n_0
    );
ram_full_fb_i_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_11_out(1),
      I1 => \gc1.count_d2_reg[3]\(1),
      I2 => p_11_out(0),
      I3 => \gc1.count_d2_reg[3]\(0),
      O => ram_full_fb_i_i_8_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity wr_pf_ss is
  port (
    p_8_out : out STD_LOGIC;
    p_6_out : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_full_ff_i : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_pntr_plus1_pad : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gcc0.gc1.gsym.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc1.gsym.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end wr_pf_ss;

architecture STRUCTURE of wr_pf_ss is
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_7_n_0\ : STD_LOGIC;
  signal \^p_8_out\ : STD_LOGIC;
  signal prog_full_i : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gpfs.prog_full_i_i_4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gpfs.prog_full_i_i_7\ : label is "soft_lutpair39";
begin
  p_8_out <= \^p_8_out\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_6\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_5\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_4\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0\,
      CO(2) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1\,
      CO(1) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2\,
      CO(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(3 downto 0),
      O(3) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_4\,
      O(2) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_5\,
      O(1) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_6\,
      O(0) => \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => '0'
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_7\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_6\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_5\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_4\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0\,
      CO(3) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0\,
      CO(2) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_1\,
      CO(1) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_2\,
      CO(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(7 downto 4),
      O(3) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_4\,
      O(2) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_5\,
      O(1) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_6\,
      O(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_7\,
      S(3 downto 0) => \gcc0.gc1.gsym.count_d1_reg[6]\(3 downto 0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_7\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_6\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => wr_pntr_plus1_pad(8),
      O(3 downto 2) => \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_6\,
      O(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \gcc0.gc1.gsym.count_d1_reg[8]\(1 downto 0)
    );
\gpfs.prog_full_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => prog_full_i,
      I1 => \gpfs.prog_full_i_i_3_n_0\,
      I2 => \^p_8_out\,
      O => \gpfs.prog_full_i_i_1_n_0\
    );
\gpfs.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \gpfs.prog_full_i_i_4_n_0\,
      I1 => rst_full_gen_i,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\,
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\,
      I5 => \gpfs.prog_full_i_i_5_n_0\,
      O => prog_full_i
    );
\gpfs.prog_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      I3 => \gpfs.prog_full_i_i_6_n_0\,
      I4 => \gpfs.prog_full_i_i_7_n_0\,
      I5 => rst_full_gen_i,
      O => \gpfs.prog_full_i_i_3_n_0\
    );
\gpfs.prog_full_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      O => \gpfs.prog_full_i_i_4_n_0\
    );
\gpfs.prog_full_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ram_rd_en_i,
      I1 => ram_wr_en_i,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      O => \gpfs.prog_full_i_i_5_n_0\
    );
\gpfs.prog_full_i_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => ram_rd_en_i,
      I1 => ram_wr_en_i,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\,
      O => \gpfs.prog_full_i_i_6_n_0\
    );
\gpfs.prog_full_i_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      O => \gpfs.prog_full_i_i_7_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1_n_0\,
      PRE => rst_full_ff_i,
      Q => \^p_8_out\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => p_6_out,
      Q => ram_rd_en_i
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => E(0),
      Q => ram_wr_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity wr_pf_ss_494 is
  port (
    p_9_out : out STD_LOGIC;
    p_6_out : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_full_ff_i : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    wr_pntr_plus1_pad : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gcc0.gc0.count_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of wr_pf_ss_494 : entity is "wr_pf_ss";
end wr_pf_ss_494;

architecture STRUCTURE of wr_pf_ss_494 is
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1__0_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3__0_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_4__0_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_5__0_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_6__0_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_7__0_n_0\ : STD_LOGIC;
  signal \^p_9_out\ : STD_LOGIC;
  signal prog_full_i : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gpfs.prog_full_i_i_4__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gpfs.prog_full_i_i_7__0\ : label is "soft_lutpair7";
begin
  p_9_out <= \^p_9_out\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_6\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_5\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_4\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0\,
      CO(2) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_1\,
      CO(1) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_2\,
      CO(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(3 downto 0),
      O(3) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_4\,
      O(2) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_5\,
      O(1) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_6\,
      O(0) => \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => '0'
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_7\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_6\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_5\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_4\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1_n_0\,
      CO(3) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0\,
      CO(2) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_1\,
      CO(1) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_2\,
      CO(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(7 downto 4),
      O(3) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_4\,
      O(2) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_5\,
      O(1) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_6\,
      O(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_7\,
      S(3 downto 0) => \gcc0.gc0.count_reg[6]\(3 downto 0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_7\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_6\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => wr_pntr_plus1_pad(8),
      O(3 downto 2) => \NLW_gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_6\,
      O(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \gcc0.gc0.count_reg[8]\(1 downto 0)
    );
\gpfs.prog_full_i_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => prog_full_i,
      I1 => \gpfs.prog_full_i_i_3__0_n_0\,
      I2 => \^p_9_out\,
      O => \gpfs.prog_full_i_i_1__0_n_0\
    );
\gpfs.prog_full_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \gpfs.prog_full_i_i_4__0_n_0\,
      I1 => rst_full_gen_i,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\,
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\,
      I5 => \gpfs.prog_full_i_i_5__0_n_0\,
      O => prog_full_i
    );
\gpfs.prog_full_i_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      I3 => \gpfs.prog_full_i_i_6__0_n_0\,
      I4 => \gpfs.prog_full_i_i_7__0_n_0\,
      I5 => rst_full_gen_i,
      O => \gpfs.prog_full_i_i_3__0_n_0\
    );
\gpfs.prog_full_i_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      O => \gpfs.prog_full_i_i_4__0_n_0\
    );
\gpfs.prog_full_i_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ram_rd_en_i,
      I1 => ram_wr_en_i,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      O => \gpfs.prog_full_i_i_5__0_n_0\
    );
\gpfs.prog_full_i_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => ram_rd_en_i,
      I1 => ram_wr_en_i,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\,
      O => \gpfs.prog_full_i_i_6__0_n_0\
    );
\gpfs.prog_full_i_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      O => \gpfs.prog_full_i_i_7__0_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__0_n_0\,
      PRE => rst_full_ff_i,
      Q => \^p_9_out\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => p_6_out,
      Q => ram_rd_en_i
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => E(0),
      Q => ram_wr_en_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wr_status_flags_ss__parameterized1\ is
  port (
    \gcc0.gc0.count_d1_reg[6]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[9]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[12]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[18]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wr_status_flags_ss__parameterized1\ : entity is "wr_status_flags_ss";
end \wr_status_flags_ss__parameterized1\;

architecture STRUCTURE of \wr_status_flags_ss__parameterized1\ is
  signal \^gcc0.gc0.count_d1_reg[6]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count_d1[6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_7 : label is "soft_lutpair19";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
begin
  \gcc0.gc0.count_d1_reg[6]\ <= \^gcc0.gc0.count_d1_reg[6]\;
RAM_reg_0_63_0_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rx_len_wr_en,
      I1 => \^gcc0.gc0.count_d1_reg[6]\,
      I2 => Q(0),
      O => \gpr1.dout_i_reg[0]\
    );
RAM_reg_0_63_12_14_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rx_len_wr_en,
      I1 => \^gcc0.gc0.count_d1_reg[6]\,
      I2 => Q(0),
      O => \gpr1.dout_i_reg[12]\
    );
RAM_reg_0_63_15_17_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rx_len_wr_en,
      I1 => \^gcc0.gc0.count_d1_reg[6]\,
      I2 => Q(0),
      O => \gpr1.dout_i_reg[15]\
    );
RAM_reg_0_63_18_20_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rx_len_wr_en,
      I1 => \^gcc0.gc0.count_d1_reg[6]\,
      I2 => Q(0),
      O => \gpr1.dout_i_reg[18]\
    );
RAM_reg_0_63_21_21_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rx_len_wr_en,
      I1 => \^gcc0.gc0.count_d1_reg[6]\,
      I2 => Q(0),
      O => \gpr1.dout_i_reg[21]\
    );
RAM_reg_0_63_3_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rx_len_wr_en,
      I1 => \^gcc0.gc0.count_d1_reg[6]\,
      I2 => Q(0),
      O => \gpr1.dout_i_reg[3]\
    );
RAM_reg_0_63_6_8_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rx_len_wr_en,
      I1 => \^gcc0.gc0.count_d1_reg[6]\,
      I2 => Q(0),
      O => \gpr1.dout_i_reg[6]\
    );
RAM_reg_0_63_9_11_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rx_len_wr_en,
      I1 => \^gcc0.gc0.count_d1_reg[6]\,
      I2 => Q(0),
      O => \gpr1.dout_i_reg[9]\
    );
\gcc0.gc0.count_d1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_len_wr_en,
      I1 => \^gcc0.gc0.count_d1_reg[6]\,
      O => E(0)
    );
ram_empty_fb_i_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[6]\,
      I1 => rx_len_wr_en,
      O => ram_empty_fb_i_reg
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ram_full_i,
      Q => \^gcc0.gc0.count_d1_reg[6]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
end ALU_Bit;

architecture STRUCTURE of ALU_Bit is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_476
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[10]\(0) => \EX_Op1_reg[10]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_477
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[10]\(0) => \MEM_DataBus_Addr_reg[10]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_386 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_386 : entity is "ALU_Bit";
end ALU_Bit_386;

architecture STRUCTURE of ALU_Bit_386 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_474
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[11]\(0) => \EX_Op1_reg[11]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_475
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[11]\(0) => \MEM_DataBus_Addr_reg[11]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_387 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_387 : entity is "ALU_Bit";
end ALU_Bit_387;

architecture STRUCTURE of ALU_Bit_387 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_472
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[12]\(0) => \EX_Op1_reg[12]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_473
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[12]\(0) => \MEM_DataBus_Addr_reg[12]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_388 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_388 : entity is "ALU_Bit";
end ALU_Bit_388;

architecture STRUCTURE of ALU_Bit_388 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_470
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[13]\(0) => \EX_Op1_reg[13]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_471
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[13]\(0) => \MEM_DataBus_Addr_reg[13]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_389 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_389 : entity is "ALU_Bit";
end ALU_Bit_389;

architecture STRUCTURE of ALU_Bit_389 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_468
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[14]\(0) => \EX_Op1_reg[14]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_469
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[14]\(0) => \MEM_DataBus_Addr_reg[14]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_390 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_390 : entity is "ALU_Bit";
end ALU_Bit_390;

architecture STRUCTURE of ALU_Bit_390 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_466
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[15]\(0) => \EX_Op1_reg[15]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_467
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[15]\(0) => \MEM_DataBus_Addr_reg[15]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_391 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_391 : entity is "ALU_Bit";
end ALU_Bit_391;

architecture STRUCTURE of ALU_Bit_391 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_464
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[16]\(0) => \EX_Op1_reg[16]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_465
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[16]\(0) => \MEM_DataBus_Addr_reg[16]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_392 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[17]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_392 : entity is "ALU_Bit";
end ALU_Bit_392;

architecture STRUCTURE of ALU_Bit_392 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_462
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[17]\(0) => \EX_Op1_reg[17]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_463
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[17]\(0) => \MEM_DataBus_Addr_reg[17]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_393 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_393 : entity is "ALU_Bit";
end ALU_Bit_393;

architecture STRUCTURE of ALU_Bit_393 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_460
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[18]\(0) => \EX_Op1_reg[18]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_461
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[18]\(0) => \MEM_DataBus_Addr_reg[18]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_394 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_394 : entity is "ALU_Bit";
end ALU_Bit_394;

architecture STRUCTURE of ALU_Bit_394 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_458
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[19]\(0) => \EX_Op1_reg[19]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_459
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[19]\(0) => \MEM_DataBus_Addr_reg[19]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_395 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_395 : entity is "ALU_Bit";
end ALU_Bit_395;

architecture STRUCTURE of ALU_Bit_395 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt\ <= lopt_2;
  lopt <= op2_is_1;
  lopt_1 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_456
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[1]\(0) => \EX_Op1_reg[1]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_457
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[1]\(0) => \MEM_DataBus_Addr_reg[1]\(0),
      S => alu_AddSub,
      lopt => \^lopt\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_396 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[20]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_396 : entity is "ALU_Bit";
end ALU_Bit_396;

architecture STRUCTURE of ALU_Bit_396 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_454
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[20]\(0) => \EX_Op1_reg[20]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_455
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[20]\(0) => \MEM_DataBus_Addr_reg[20]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_397 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_397 : entity is "ALU_Bit";
end ALU_Bit_397;

architecture STRUCTURE of ALU_Bit_397 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_452
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[21]\(0) => \EX_Op1_reg[21]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_453
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[21]\(0) => \MEM_DataBus_Addr_reg[21]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_398 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_398 : entity is "ALU_Bit";
end ALU_Bit_398;

architecture STRUCTURE of ALU_Bit_398 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_450
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[22]\(0) => \EX_Op1_reg[22]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_451
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[22]\(0) => \MEM_DataBus_Addr_reg[22]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_399 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_399 : entity is "ALU_Bit";
end ALU_Bit_399;

architecture STRUCTURE of ALU_Bit_399 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_448
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[23]\(0) => \EX_Op1_reg[23]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_449
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[23]\(0) => \MEM_DataBus_Addr_reg[23]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_400 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[24]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_400 : entity is "ALU_Bit";
end ALU_Bit_400;

architecture STRUCTURE of ALU_Bit_400 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_446
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[24]\(0) => \EX_Op1_reg[24]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_447
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[24]\(0) => \MEM_DataBus_Addr_reg[24]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_401 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[25]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_401 : entity is "ALU_Bit";
end ALU_Bit_401;

architecture STRUCTURE of ALU_Bit_401 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_444
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[25]\(0) => \EX_Op1_reg[25]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_445
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[25]\(0) => \MEM_DataBus_Addr_reg[25]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_402 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_402 : entity is "ALU_Bit";
end ALU_Bit_402;

architecture STRUCTURE of ALU_Bit_402 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_442
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[26]\(0) => \EX_Op1_reg[26]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_443
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[26]\(0) => \MEM_DataBus_Addr_reg[26]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_403 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[27]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_403 : entity is "ALU_Bit";
end ALU_Bit_403;

architecture STRUCTURE of ALU_Bit_403 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_440
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[27]\(0) => \EX_Op1_reg[27]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_441
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[27]\(0) => \MEM_DataBus_Addr_reg[27]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_404 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_404 : entity is "ALU_Bit";
end ALU_Bit_404;

architecture STRUCTURE of ALU_Bit_404 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_438
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[28]\(0) => \EX_Op1_reg[28]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_439
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[28]\(0) => \MEM_DataBus_Addr_reg[28]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_405 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[29]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_405 : entity is "ALU_Bit";
end ALU_Bit_405;

architecture STRUCTURE of ALU_Bit_405 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_436
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[29]\(0) => \EX_Op1_reg[29]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_437
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[29]\(0) => \MEM_DataBus_Addr_reg[29]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_406 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_406 : entity is "ALU_Bit";
end ALU_Bit_406;

architecture STRUCTURE of ALU_Bit_406 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_434
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[2]\(0) => \EX_Op1_reg[2]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_435
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[2]\(0) => \MEM_DataBus_Addr_reg[2]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_407 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_407 : entity is "ALU_Bit";
end ALU_Bit_407;

architecture STRUCTURE of ALU_Bit_407 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_432
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[30]\(0) => \EX_Op1_reg[30]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_433
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[30]\(0) => \MEM_DataBus_Addr_reg[30]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_408 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    EX_CarryIn : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_408 : entity is "ALU_Bit";
end ALU_Bit_408;

architecture STRUCTURE of ALU_Bit_408 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_430
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[31]\(0) => \EX_Op1_reg[31]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_431
     port map (
      DI => op2_is_1,
      EX_CarryIn => EX_CarryIn,
      EX_CarryOut => EX_CarryOut,
      \MEM_DataBus_Addr_reg[31]\(0) => \MEM_DataBus_Addr_reg[31]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_409 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_409 : entity is "ALU_Bit";
end ALU_Bit_409;

architecture STRUCTURE of ALU_Bit_409 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_428
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[3]\(0) => \EX_Op1_reg[3]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_429
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[3]\(0) => \MEM_DataBus_Addr_reg[3]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_410 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_410 : entity is "ALU_Bit";
end ALU_Bit_410;

architecture STRUCTURE of ALU_Bit_410 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_426
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[4]\(0) => \EX_Op1_reg[4]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_427
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[4]\(0) => \MEM_DataBus_Addr_reg[4]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_411 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_411 : entity is "ALU_Bit";
end ALU_Bit_411;

architecture STRUCTURE of ALU_Bit_411 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_424
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[5]\(0) => \EX_Op1_reg[5]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_425
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[5]\(0) => \MEM_DataBus_Addr_reg[5]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_412 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_412 : entity is "ALU_Bit";
end ALU_Bit_412;

architecture STRUCTURE of ALU_Bit_412 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_422
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[6]\(0) => \EX_Op1_reg[6]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_423
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[6]\(0) => \MEM_DataBus_Addr_reg[6]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_413 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_413 : entity is "ALU_Bit";
end ALU_Bit_413;

architecture STRUCTURE of ALU_Bit_413 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_420
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[7]\(0) => \EX_Op1_reg[7]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_421
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[7]\(0) => \MEM_DataBus_Addr_reg[7]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_414 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_414 : entity is "ALU_Bit";
end ALU_Bit_414;

architecture STRUCTURE of ALU_Bit_414 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2_418
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[8]\(0) => \EX_Op1_reg[8]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_419
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[8]\(0) => \MEM_DataBus_Addr_reg[8]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU_Bit_415 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    EX_CarryIn : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ALU_Bit_415 : entity is "ALU_Bit";
end ALU_Bit_415;

architecture STRUCTURE of ALU_Bit_415 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.MB_LUT6_2
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[9]\(0) => \EX_Op1_reg[9]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_417
     port map (
      DI => op2_is_1,
      EX_CarryIn => EX_CarryIn,
      EX_CarryOut => EX_CarryOut,
      \MEM_DataBus_Addr_reg[9]\(0) => \MEM_DataBus_Addr_reg[9]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ALU_Bit__parameterized31\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_CMP_Op_reg : in STD_LOGIC;
    ex_unsigned_op : in STD_LOGIC;
    LO : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    S : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : out STD_LOGIC;
    lopt_6 : in STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : out STD_LOGIC;
    lopt_9 : in STD_LOGIC;
    lopt_10 : in STD_LOGIC;
    lopt_11 : out STD_LOGIC;
    lopt_12 : out STD_LOGIC;
    lopt_13 : in STD_LOGIC;
    lopt_14 : in STD_LOGIC;
    lopt_15 : out STD_LOGIC;
    lopt_16 : in STD_LOGIC;
    lopt_17 : in STD_LOGIC;
    lopt_18 : out STD_LOGIC;
    lopt_19 : in STD_LOGIC;
    lopt_20 : in STD_LOGIC;
    lopt_21 : out STD_LOGIC;
    lopt_22 : in STD_LOGIC;
    lopt_23 : in STD_LOGIC;
    lopt_24 : out STD_LOGIC;
    lopt_25 : out STD_LOGIC;
    lopt_26 : out STD_LOGIC;
    lopt_27 : out STD_LOGIC;
    lopt_28 : out STD_LOGIC;
    lopt_29 : in STD_LOGIC;
    lopt_30 : in STD_LOGIC;
    lopt_31 : out STD_LOGIC;
    lopt_32 : in STD_LOGIC;
    lopt_33 : in STD_LOGIC;
    lopt_34 : out STD_LOGIC;
    lopt_35 : in STD_LOGIC;
    lopt_36 : in STD_LOGIC;
    lopt_37 : out STD_LOGIC;
    lopt_38 : in STD_LOGIC;
    lopt_39 : in STD_LOGIC;
    lopt_40 : out STD_LOGIC;
    lopt_41 : out STD_LOGIC;
    lopt_42 : out STD_LOGIC;
    lopt_43 : out STD_LOGIC;
    lopt_44 : out STD_LOGIC;
    lopt_45 : in STD_LOGIC;
    lopt_46 : in STD_LOGIC;
    lopt_47 : out STD_LOGIC;
    lopt_48 : in STD_LOGIC;
    lopt_49 : in STD_LOGIC;
    lopt_50 : out STD_LOGIC;
    lopt_51 : in STD_LOGIC;
    lopt_52 : in STD_LOGIC;
    lopt_53 : out STD_LOGIC;
    lopt_54 : in STD_LOGIC;
    lopt_55 : in STD_LOGIC;
    lopt_56 : out STD_LOGIC;
    lopt_57 : out STD_LOGIC;
    lopt_58 : out STD_LOGIC;
    lopt_59 : out STD_LOGIC;
    lopt_60 : out STD_LOGIC;
    lopt_61 : in STD_LOGIC;
    lopt_62 : in STD_LOGIC;
    lopt_63 : out STD_LOGIC;
    lopt_64 : in STD_LOGIC;
    lopt_65 : in STD_LOGIC;
    lopt_66 : out STD_LOGIC;
    lopt_67 : in STD_LOGIC;
    lopt_68 : in STD_LOGIC;
    lopt_69 : out STD_LOGIC;
    lopt_70 : in STD_LOGIC;
    lopt_71 : in STD_LOGIC;
    lopt_72 : out STD_LOGIC;
    lopt_73 : out STD_LOGIC;
    lopt_74 : out STD_LOGIC;
    lopt_75 : out STD_LOGIC;
    lopt_76 : out STD_LOGIC;
    lopt_77 : in STD_LOGIC;
    lopt_78 : in STD_LOGIC;
    lopt_79 : out STD_LOGIC;
    lopt_80 : in STD_LOGIC;
    lopt_81 : in STD_LOGIC;
    lopt_82 : out STD_LOGIC;
    lopt_83 : in STD_LOGIC;
    lopt_84 : in STD_LOGIC;
    lopt_85 : out STD_LOGIC;
    lopt_86 : in STD_LOGIC;
    lopt_87 : in STD_LOGIC;
    lopt_88 : out STD_LOGIC;
    lopt_89 : out STD_LOGIC;
    lopt_90 : out STD_LOGIC;
    lopt_91 : out STD_LOGIC;
    lopt_92 : out STD_LOGIC;
    lopt_93 : in STD_LOGIC;
    lopt_94 : in STD_LOGIC;
    lopt_95 : out STD_LOGIC;
    lopt_96 : in STD_LOGIC;
    lopt_97 : in STD_LOGIC;
    lopt_98 : out STD_LOGIC;
    lopt_99 : in STD_LOGIC;
    lopt_100 : in STD_LOGIC;
    lopt_101 : out STD_LOGIC;
    lopt_102 : in STD_LOGIC;
    lopt_103 : in STD_LOGIC;
    lopt_104 : out STD_LOGIC;
    lopt_105 : out STD_LOGIC;
    lopt_106 : out STD_LOGIC;
    lopt_107 : out STD_LOGIC;
    lopt_108 : out STD_LOGIC;
    lopt_109 : in STD_LOGIC;
    lopt_110 : in STD_LOGIC;
    lopt_111 : out STD_LOGIC;
    lopt_112 : in STD_LOGIC;
    lopt_113 : in STD_LOGIC;
    lopt_114 : out STD_LOGIC;
    lopt_115 : in STD_LOGIC;
    lopt_116 : in STD_LOGIC;
    lopt_117 : out STD_LOGIC;
    lopt_118 : in STD_LOGIC;
    lopt_119 : in STD_LOGIC;
    lopt_120 : out STD_LOGIC;
    lopt_121 : out STD_LOGIC;
    lopt_122 : out STD_LOGIC;
    lopt_123 : out STD_LOGIC;
    lopt_124 : out STD_LOGIC;
    lopt_125 : in STD_LOGIC;
    lopt_126 : in STD_LOGIC;
    lopt_127 : in STD_LOGIC;
    lopt_128 : in STD_LOGIC;
    lopt_129 : out STD_LOGIC;
    lopt_130 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ALU_Bit__parameterized31\ : entity is "ALU_Bit";
end \ALU_Bit__parameterized31\;

architecture STRUCTURE of \ALU_Bit__parameterized31\ is
  signal alu_AddSub : STD_LOGIC;
  signal alu_AddSub_1 : STD_LOGIC;
  signal invert_result : STD_LOGIC;
  signal \^lopt_129\ : STD_LOGIC;
  signal \^lopt_130\ : STD_LOGIC;
  signal lopt_131 : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  lopt_129 <= \^lopt_130\;
  lopt_130 <= lopt_131;
\Last_Bit.I_ALU_LUT_2\: entity work.MB_LUT4
     port map (
      \EX_ALU_Op_reg[0]\(0) => \EX_ALU_Op_reg[0]\(1),
      EX_CMP_Op_reg => S,
      Q(0) => Q(0),
      S => alu_AddSub,
      alu_AddSub_1 => alu_AddSub_1
    );
\Last_Bit.I_ALU_LUT_V5\: entity work.\microblaze_v9_5_3_MB_LUT6__parameterized15\
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[0]\(0) => \EX_Op1_reg[0]\(0),
      Q(0) => Q(0),
      alu_AddSub_1 => alu_AddSub_1
    );
\Last_Bit.MULT_AND_I\: entity work.MB_MULT_AND
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(0) => \EX_ALU_Op_reg[0]\(1),
      Q(0) => Q(0)
    );
\Last_Bit.MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_478
     port map (
      CI => invert_result,
      DI => op2_is_1,
      \MEM_DataBus_Addr_reg[0]\(0) => \MEM_DataBus_Addr_reg[0]\(0),
      S => alu_AddSub,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_100 => lopt_100,
      lopt_101 => lopt_101,
      lopt_102 => lopt_102,
      lopt_103 => lopt_103,
      lopt_104 => lopt_104,
      lopt_105 => lopt_105,
      lopt_106 => lopt_106,
      lopt_107 => lopt_107,
      lopt_108 => lopt_108,
      lopt_109 => lopt_109,
      lopt_11 => lopt_11,
      lopt_110 => lopt_110,
      lopt_111 => lopt_111,
      lopt_112 => lopt_112,
      lopt_113 => lopt_113,
      lopt_114 => lopt_114,
      lopt_115 => lopt_115,
      lopt_116 => lopt_116,
      lopt_117 => lopt_117,
      lopt_118 => lopt_118,
      lopt_119 => lopt_119,
      lopt_12 => lopt_12,
      lopt_120 => lopt_120,
      lopt_121 => lopt_121,
      lopt_122 => lopt_122,
      lopt_123 => lopt_123,
      lopt_124 => lopt_124,
      lopt_125 => lopt_125,
      lopt_126 => lopt_126,
      lopt_127 => lopt_127,
      lopt_128 => lopt_128,
      lopt_129 => \^lopt_129\,
      lopt_13 => lopt_13,
      lopt_130 => ex_unsigned_op,
      lopt_131 => EX_CMP_Op_reg,
      lopt_132 => \^lopt_130\,
      lopt_133 => lopt_131,
      lopt_14 => lopt_14,
      lopt_15 => lopt_15,
      lopt_16 => lopt_16,
      lopt_17 => lopt_17,
      lopt_18 => lopt_18,
      lopt_19 => lopt_19,
      lopt_2 => lopt_2,
      lopt_20 => lopt_20,
      lopt_21 => lopt_21,
      lopt_22 => lopt_22,
      lopt_23 => lopt_23,
      lopt_24 => lopt_24,
      lopt_25 => lopt_25,
      lopt_26 => lopt_26,
      lopt_27 => lopt_27,
      lopt_28 => lopt_28,
      lopt_29 => lopt_29,
      lopt_3 => lopt_3,
      lopt_30 => lopt_30,
      lopt_31 => lopt_31,
      lopt_32 => lopt_32,
      lopt_33 => lopt_33,
      lopt_34 => lopt_34,
      lopt_35 => lopt_35,
      lopt_36 => lopt_36,
      lopt_37 => lopt_37,
      lopt_38 => lopt_38,
      lopt_39 => lopt_39,
      lopt_4 => lopt_4,
      lopt_40 => lopt_40,
      lopt_41 => lopt_41,
      lopt_42 => lopt_42,
      lopt_43 => lopt_43,
      lopt_44 => lopt_44,
      lopt_45 => lopt_45,
      lopt_46 => lopt_46,
      lopt_47 => lopt_47,
      lopt_48 => lopt_48,
      lopt_49 => lopt_49,
      lopt_5 => lopt_5,
      lopt_50 => lopt_50,
      lopt_51 => lopt_51,
      lopt_52 => lopt_52,
      lopt_53 => lopt_53,
      lopt_54 => lopt_54,
      lopt_55 => lopt_55,
      lopt_56 => lopt_56,
      lopt_57 => lopt_57,
      lopt_58 => lopt_58,
      lopt_59 => lopt_59,
      lopt_6 => lopt_6,
      lopt_60 => lopt_60,
      lopt_61 => lopt_61,
      lopt_62 => lopt_62,
      lopt_63 => lopt_63,
      lopt_64 => lopt_64,
      lopt_65 => lopt_65,
      lopt_66 => lopt_66,
      lopt_67 => lopt_67,
      lopt_68 => lopt_68,
      lopt_69 => lopt_69,
      lopt_7 => lopt_7,
      lopt_70 => lopt_70,
      lopt_71 => lopt_71,
      lopt_72 => lopt_72,
      lopt_73 => lopt_73,
      lopt_74 => lopt_74,
      lopt_75 => lopt_75,
      lopt_76 => lopt_76,
      lopt_77 => lopt_77,
      lopt_78 => lopt_78,
      lopt_79 => lopt_79,
      lopt_8 => lopt_8,
      lopt_80 => lopt_80,
      lopt_81 => lopt_81,
      lopt_82 => lopt_82,
      lopt_83 => lopt_83,
      lopt_84 => lopt_84,
      lopt_85 => lopt_85,
      lopt_86 => lopt_86,
      lopt_87 => lopt_87,
      lopt_88 => lopt_88,
      lopt_89 => lopt_89,
      lopt_9 => lopt_9,
      lopt_90 => lopt_90,
      lopt_91 => lopt_91,
      lopt_92 => lopt_92,
      lopt_93 => lopt_93,
      lopt_94 => lopt_94,
      lopt_95 => lopt_95,
      lopt_96 => lopt_96,
      lopt_97 => lopt_97,
      lopt_98 => lopt_98,
      lopt_99 => lopt_99
    );
\Last_Bit.Pre_MUXCY_I\: entity work.microblaze_v9_5_3_MB_MUXCY_479
     port map (
      EX_CMP_Op_reg => EX_CMP_Op_reg,
      LO => LO,
      ex_unsigned_op => ex_unsigned_op,
      invert_result => invert_result,
      lopt => \^lopt_129\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Data_Flow_Logic is
  port (
    Q_0 : out STD_LOGIC;
    Q29_out : out STD_LOGIC;
    Q28_out : out STD_LOGIC;
    Q27_out : out STD_LOGIC;
    Q26_out : out STD_LOGIC;
    Q25_out : out STD_LOGIC;
    Q24_out : out STD_LOGIC;
    Q23_out : out STD_LOGIC;
    Q22_out : out STD_LOGIC;
    Q21_out : out STD_LOGIC;
    Q20_out : out STD_LOGIC;
    Q19_out : out STD_LOGIC;
    Q18_out : out STD_LOGIC;
    Q17_out : out STD_LOGIC;
    Q16_out : out STD_LOGIC;
    Q15_out : out STD_LOGIC;
    Q14_out : out STD_LOGIC;
    Q13_out : out STD_LOGIC;
    Q12_out : out STD_LOGIC;
    Q11_out : out STD_LOGIC;
    Q10_out : out STD_LOGIC;
    Q9_out : out STD_LOGIC;
    Q8_out : out STD_LOGIC;
    Q7_out : out STD_LOGIC;
    Q6_out : out STD_LOGIC;
    Q5_out : out STD_LOGIC;
    Q4_out : out STD_LOGIC;
    Q3_out : out STD_LOGIC;
    Q2_out : out STD_LOGIC;
    Q1_out : out STD_LOGIC;
    Q0_out : out STD_LOGIC;
    \WB_MEM_Result_reg[31]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 31 );
    Clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end Data_Flow_Logic;

architecture STRUCTURE of Data_Flow_Logic is
begin
\Gen_Bits[0].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_354
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(0),
      Q_0 => Q_0,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[10].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_355
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(10),
      Q20_out => Q20_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[11].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_356
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(11),
      Q19_out => Q19_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[12].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_357
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(12),
      Q18_out => Q18_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[13].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_358
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(13),
      Q17_out => Q17_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[14].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_359
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(14),
      Q16_out => Q16_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[15].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_360
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(15),
      Q15_out => Q15_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[16].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_361
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(16),
      Q14_out => Q14_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[17].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_362
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(17),
      Q13_out => Q13_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[18].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_363
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(18),
      Q12_out => Q12_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[19].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_364
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(19),
      Q11_out => Q11_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[1].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_365
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(1),
      Q29_out => Q29_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[20].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_366
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(20),
      Q10_out => Q10_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[21].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_367
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(21),
      Q9_out => Q9_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[22].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_368
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(22),
      Q8_out => Q8_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[23].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_369
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(23),
      Q7_out => Q7_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[24].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_370
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(24),
      Q6_out => Q6_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[25].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_371
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(25),
      Q5_out => Q5_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[26].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_372
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(26),
      Q4_out => Q4_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[27].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_373
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(27),
      Q3_out => Q3_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[28].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_374
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(28),
      Q2_out => Q2_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[29].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_375
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(29),
      Q1_out => Q1_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[2].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_376
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(2),
      Q28_out => Q28_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[30].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_377
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(30),
      Q0_out => Q0_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[31].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_378
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(31),
      R => R,
      \WB_MEM_Result_reg[31]\ => \WB_MEM_Result_reg[31]_0\,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[3].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_379
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(3),
      Q27_out => Q27_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[4].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_380
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(4),
      Q26_out => Q26_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[5].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_381
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(5),
      Q25_out => Q25_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[6].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_382
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(6),
      Q24_out => Q24_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[7].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_383
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(7),
      Q23_out => Q23_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[8].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_384
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(8),
      Q22_out => Q22_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\Gen_Bits[9].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_385
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(9),
      Q21_out => Q21_out,
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg
    );
\WB_MEM_Result_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(31),
      Q => Q(31),
      R => SR(0)
    );
\WB_MEM_Result_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(21),
      Q => Q(21),
      R => SR(0)
    );
\WB_MEM_Result_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(20),
      Q => Q(20),
      R => SR(0)
    );
\WB_MEM_Result_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(19),
      Q => Q(19),
      R => SR(0)
    );
\WB_MEM_Result_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(18),
      Q => Q(18),
      R => SR(0)
    );
\WB_MEM_Result_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(17),
      Q => Q(17),
      R => SR(0)
    );
\WB_MEM_Result_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(16),
      Q => Q(16),
      R => SR(0)
    );
\WB_MEM_Result_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(15),
      Q => Q(15),
      R => SR(0)
    );
\WB_MEM_Result_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(14),
      Q => Q(14),
      R => SR(0)
    );
\WB_MEM_Result_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(13),
      Q => Q(13),
      R => SR(0)
    );
\WB_MEM_Result_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(12),
      Q => Q(12),
      R => SR(0)
    );
\WB_MEM_Result_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(30),
      Q => Q(30),
      R => SR(0)
    );
\WB_MEM_Result_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(11),
      Q => Q(11),
      R => SR(0)
    );
\WB_MEM_Result_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(10),
      Q => Q(10),
      R => SR(0)
    );
\WB_MEM_Result_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(9),
      Q => Q(9),
      R => SR(0)
    );
\WB_MEM_Result_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(8),
      Q => Q(8),
      R => SR(0)
    );
\WB_MEM_Result_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(7),
      Q => Q(7),
      R => SR(0)
    );
\WB_MEM_Result_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(6),
      Q => Q(6),
      R => SR(0)
    );
\WB_MEM_Result_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(5),
      Q => Q(5),
      R => SR(0)
    );
\WB_MEM_Result_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(4),
      Q => Q(4),
      R => SR(0)
    );
\WB_MEM_Result_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(3),
      Q => Q(3),
      R => SR(0)
    );
\WB_MEM_Result_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(2),
      Q => Q(2),
      R => SR(0)
    );
\WB_MEM_Result_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(29),
      Q => Q(29),
      R => SR(0)
    );
\WB_MEM_Result_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(1),
      Q => Q(1),
      R => SR(0)
    );
\WB_MEM_Result_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(0),
      Q => Q(0),
      R => SR(0)
    );
\WB_MEM_Result_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(28),
      Q => Q(28),
      R => SR(0)
    );
\WB_MEM_Result_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(27),
      Q => Q(27),
      R => SR(0)
    );
\WB_MEM_Result_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(26),
      Q => Q(26),
      R => SR(0)
    );
\WB_MEM_Result_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(25),
      Q => Q(25),
      R => SR(0)
    );
\WB_MEM_Result_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(24),
      Q => Q(24),
      R => SR(0)
    );
\WB_MEM_Result_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(23),
      Q => Q(23),
      R => SR(0)
    );
\WB_MEM_Result_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => D(22),
      Q => Q(22),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity GPIO_Core is
  port (
    \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg\ : out STD_LOGIC;
    GPIO2_DBus_i : out STD_LOGIC_VECTOR ( 0 to 31 );
    GPIO_xferAck_i : out STD_LOGIC;
    gpio_xferAck_Reg : out STD_LOGIC;
    ip2bus_rdack_i : out STD_LOGIC;
    ip2bus_wrack_i_D1_reg : out STD_LOGIC;
    gpio_io_t : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_t : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Read_Reg_Rst : in STD_LOGIC;
    \Dual.gpio_OE_reg[31]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \Dual.gpio_OE_reg[30]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[29]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[28]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[27]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[26]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[25]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[24]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[23]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[22]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[21]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[20]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[19]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[18]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[17]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[16]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[15]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[14]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[13]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[12]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[11]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[10]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[9]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[8]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[7]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[6]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[5]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[4]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[3]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[2]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[1]_0\ : in STD_LOGIC;
    \Dual.gpio_OE_reg[0]_0\ : in STD_LOGIC;
    Read_Reg2_In : in STD_LOGIC_VECTOR ( 0 to 31 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    bus2ip_rnw : in STD_LOGIC;
    bus2ip_cs : in STD_LOGIC;
    gpio_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bus2ip_rnw_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    bus2ip_rnw_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    bus2ip_rnw_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end GPIO_Core;

architecture STRUCTURE of GPIO_Core is
  signal \^gpio_xferack_i\ : STD_LOGIC;
  signal gpio2_io_i_d2 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal gpio_io_i_d2 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^gpio_xferack_reg\ : STD_LOGIC;
  signal iGPIO_xferAck : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of iGPIO_xferAck_i_1 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of ip2bus_rdack_i_D1_i_1 : label is "soft_lutpair103";
begin
  GPIO_xferAck_i <= \^gpio_xferack_i\;
  gpio_xferAck_Reg <= \^gpio_xferack_reg\;
\Dual.INPUT_DOUBLE_REGS4\: entity work.cdc_sync
     port map (
      gpio_io_i(31 downto 0) => gpio_io_i(31 downto 0),
      s_axi_aclk => s_axi_aclk,
      scndry_vect_out(31) => gpio_io_i_d2(0),
      scndry_vect_out(30) => gpio_io_i_d2(1),
      scndry_vect_out(29) => gpio_io_i_d2(2),
      scndry_vect_out(28) => gpio_io_i_d2(3),
      scndry_vect_out(27) => gpio_io_i_d2(4),
      scndry_vect_out(26) => gpio_io_i_d2(5),
      scndry_vect_out(25) => gpio_io_i_d2(6),
      scndry_vect_out(24) => gpio_io_i_d2(7),
      scndry_vect_out(23) => gpio_io_i_d2(8),
      scndry_vect_out(22) => gpio_io_i_d2(9),
      scndry_vect_out(21) => gpio_io_i_d2(10),
      scndry_vect_out(20) => gpio_io_i_d2(11),
      scndry_vect_out(19) => gpio_io_i_d2(12),
      scndry_vect_out(18) => gpio_io_i_d2(13),
      scndry_vect_out(17) => gpio_io_i_d2(14),
      scndry_vect_out(16) => gpio_io_i_d2(15),
      scndry_vect_out(15) => gpio_io_i_d2(16),
      scndry_vect_out(14) => gpio_io_i_d2(17),
      scndry_vect_out(13) => gpio_io_i_d2(18),
      scndry_vect_out(12) => gpio_io_i_d2(19),
      scndry_vect_out(11) => gpio_io_i_d2(20),
      scndry_vect_out(10) => gpio_io_i_d2(21),
      scndry_vect_out(9) => gpio_io_i_d2(22),
      scndry_vect_out(8) => gpio_io_i_d2(23),
      scndry_vect_out(7) => gpio_io_i_d2(24),
      scndry_vect_out(6) => gpio_io_i_d2(25),
      scndry_vect_out(5) => gpio_io_i_d2(26),
      scndry_vect_out(4) => gpio_io_i_d2(27),
      scndry_vect_out(3) => gpio_io_i_d2(28),
      scndry_vect_out(2) => gpio_io_i_d2(29),
      scndry_vect_out(1) => gpio_io_i_d2(30),
      scndry_vect_out(0) => gpio_io_i_d2(31)
    );
\Dual.INPUT_DOUBLE_REGS5\: entity work.cdc_sync_480
     port map (
      gpio2_io_i(31 downto 0) => gpio2_io_i(31 downto 0),
      s_axi_aclk => s_axi_aclk,
      scndry_vect_out(31) => gpio2_io_i_d2(0),
      scndry_vect_out(30) => gpio2_io_i_d2(1),
      scndry_vect_out(29) => gpio2_io_i_d2(2),
      scndry_vect_out(28) => gpio2_io_i_d2(3),
      scndry_vect_out(27) => gpio2_io_i_d2(4),
      scndry_vect_out(26) => gpio2_io_i_d2(5),
      scndry_vect_out(25) => gpio2_io_i_d2(6),
      scndry_vect_out(24) => gpio2_io_i_d2(7),
      scndry_vect_out(23) => gpio2_io_i_d2(8),
      scndry_vect_out(22) => gpio2_io_i_d2(9),
      scndry_vect_out(21) => gpio2_io_i_d2(10),
      scndry_vect_out(20) => gpio2_io_i_d2(11),
      scndry_vect_out(19) => gpio2_io_i_d2(12),
      scndry_vect_out(18) => gpio2_io_i_d2(13),
      scndry_vect_out(17) => gpio2_io_i_d2(14),
      scndry_vect_out(16) => gpio2_io_i_d2(15),
      scndry_vect_out(15) => gpio2_io_i_d2(16),
      scndry_vect_out(14) => gpio2_io_i_d2(17),
      scndry_vect_out(13) => gpio2_io_i_d2(18),
      scndry_vect_out(12) => gpio2_io_i_d2(19),
      scndry_vect_out(11) => gpio2_io_i_d2(20),
      scndry_vect_out(10) => gpio2_io_i_d2(21),
      scndry_vect_out(9) => gpio2_io_i_d2(22),
      scndry_vect_out(8) => gpio2_io_i_d2(23),
      scndry_vect_out(7) => gpio2_io_i_d2(24),
      scndry_vect_out(6) => gpio2_io_i_d2(25),
      scndry_vect_out(5) => gpio2_io_i_d2(26),
      scndry_vect_out(4) => gpio2_io_i_d2(27),
      scndry_vect_out(3) => gpio2_io_i_d2(28),
      scndry_vect_out(2) => gpio2_io_i_d2(29),
      scndry_vect_out(1) => gpio2_io_i_d2(30),
      scndry_vect_out(0) => gpio2_io_i_d2(31)
    );
\Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(0),
      Q => GPIO2_DBus_i(0),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[10].GPIO2_DBus_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(10),
      Q => GPIO2_DBus_i(10),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[11].GPIO2_DBus_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(11),
      Q => GPIO2_DBus_i(11),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[12].GPIO2_DBus_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(12),
      Q => GPIO2_DBus_i(12),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[13].GPIO2_DBus_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(13),
      Q => GPIO2_DBus_i(13),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[14].GPIO2_DBus_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(14),
      Q => GPIO2_DBus_i(14),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[15].GPIO2_DBus_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(15),
      Q => GPIO2_DBus_i(15),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[16].GPIO2_DBus_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(16),
      Q => GPIO2_DBus_i(16),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[17].GPIO2_DBus_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(17),
      Q => GPIO2_DBus_i(17),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[18].GPIO2_DBus_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(18),
      Q => GPIO2_DBus_i(18),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[19].GPIO2_DBus_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(19),
      Q => GPIO2_DBus_i(19),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[1].GPIO2_DBus_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(1),
      Q => GPIO2_DBus_i(1),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(20),
      Q => GPIO2_DBus_i(20),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[21].GPIO2_DBus_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(21),
      Q => GPIO2_DBus_i(21),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[22].GPIO2_DBus_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(22),
      Q => GPIO2_DBus_i(22),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[23].GPIO2_DBus_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(23),
      Q => GPIO2_DBus_i(23),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[24].GPIO2_DBus_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(24),
      Q => GPIO2_DBus_i(24),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[25].GPIO2_DBus_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(25),
      Q => GPIO2_DBus_i(25),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[26].GPIO2_DBus_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(26),
      Q => GPIO2_DBus_i(26),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[27].GPIO2_DBus_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(27),
      Q => GPIO2_DBus_i(27),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[28].GPIO2_DBus_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(28),
      Q => GPIO2_DBus_i(28),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[29].GPIO2_DBus_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(29),
      Q => GPIO2_DBus_i(29),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[2].GPIO2_DBus_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(2),
      Q => GPIO2_DBus_i(2),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[30].GPIO2_DBus_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(30),
      Q => GPIO2_DBus_i(30),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[31].GPIO2_DBus_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(31),
      Q => GPIO2_DBus_i(31),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[3].GPIO2_DBus_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(3),
      Q => GPIO2_DBus_i(3),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[4].GPIO2_DBus_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(4),
      Q => GPIO2_DBus_i(4),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[5].GPIO2_DBus_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(5),
      Q => GPIO2_DBus_i(5),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[6].GPIO2_DBus_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(6),
      Q => GPIO2_DBus_i(6),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(7),
      Q => GPIO2_DBus_i(7),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[8].GPIO2_DBus_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(8),
      Q => GPIO2_DBus_i(8),
      R => Read_Reg_Rst
    );
\Dual.READ_REG2_GEN[9].GPIO2_DBus_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Read_Reg2_In(9),
      Q => GPIO2_DBus_i(9),
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[0]_0\,
      Q => \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[10].GPIO_DBus_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[10]_0\,
      Q => \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[11].GPIO_DBus_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[11]_0\,
      Q => \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[12]_0\,
      Q => \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[13]_0\,
      Q => \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[14].GPIO_DBus_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[14]_0\,
      Q => \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[15]_0\,
      Q => \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[16].GPIO_DBus_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[16]_0\,
      Q => \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[17].GPIO_DBus_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[17]_0\,
      Q => \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[18]_0\,
      Q => \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[19].GPIO_DBus_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[19]_0\,
      Q => \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[1]_0\,
      Q => \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[20].GPIO_DBus_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[20]_0\,
      Q => \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[21]_0\,
      Q => \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[22]_0\,
      Q => \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[23].GPIO_DBus_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[23]_0\,
      Q => \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[24].GPIO_DBus_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[24]_0\,
      Q => \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[25].GPIO_DBus_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[25]_0\,
      Q => \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[26].GPIO_DBus_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[26]_0\,
      Q => \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[27].GPIO_DBus_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[27]_0\,
      Q => \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[28].GPIO_DBus_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[28]_0\,
      Q => \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[29].GPIO_DBus_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[29]_0\,
      Q => \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[2]_0\,
      Q => \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[30].GPIO_DBus_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[30]_0\,
      Q => \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[31].GPIO_DBus_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[31]_0\,
      Q => \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[3]_0\,
      Q => \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[4]_0\,
      Q => \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[5].GPIO_DBus_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[5]_0\,
      Q => \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[6]_0\,
      Q => \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[7].GPIO_DBus_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[7]_0\,
      Q => \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[8].GPIO_DBus_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[8]_0\,
      Q => \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.READ_REG_GEN[9].GPIO_DBus_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \Dual.gpio_OE_reg[9]_0\,
      Q => \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg\,
      R => Read_Reg_Rst
    );
\Dual.gpio2_Data_In_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(0),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(31),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(10),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(21),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(11),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(20),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(12),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(19),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(13),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(18),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(14),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(17),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(15),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(16),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(16),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(15),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(17),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(14),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(18),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(13),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(19),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(12),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(1),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(30),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(20),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(11),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(21),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(10),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(22),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(9),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(23),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(8),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(24),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(7),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(25),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(6),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(26),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(5),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(27),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(4),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(28),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(3),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(29),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(2),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(2),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(29),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(30),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(1),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(31),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(0),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(3),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(28),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(4),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(27),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(5),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(26),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(6),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(25),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(7),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(24),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(8),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(23),
      R => '0'
    );
\Dual.gpio2_Data_In_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio2_io_i_d2(9),
      Q => \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(22),
      R => '0'
    );
\Dual.gpio2_Data_Out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(31),
      Q => gpio2_io_o(31),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(21),
      Q => gpio2_io_o(21),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(20),
      Q => gpio2_io_o(20),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(19),
      Q => gpio2_io_o(19),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(18),
      Q => gpio2_io_o(18),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(17),
      Q => gpio2_io_o(17),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(16),
      Q => gpio2_io_o(16),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(15),
      Q => gpio2_io_o(15),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(14),
      Q => gpio2_io_o(14),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(13),
      Q => gpio2_io_o(13),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(12),
      Q => gpio2_io_o(12),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(30),
      Q => gpio2_io_o(30),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(11),
      Q => gpio2_io_o(11),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(10),
      Q => gpio2_io_o(10),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(9),
      Q => gpio2_io_o(9),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(8),
      Q => gpio2_io_o(8),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(7),
      Q => gpio2_io_o(7),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(6),
      Q => gpio2_io_o(6),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(5),
      Q => gpio2_io_o(5),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(4),
      Q => gpio2_io_o(4),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(3),
      Q => gpio2_io_o(3),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(2),
      Q => gpio2_io_o(2),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(29),
      Q => gpio2_io_o(29),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(1),
      Q => gpio2_io_o(1),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(0),
      Q => gpio2_io_o(0),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(28),
      Q => gpio2_io_o(28),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(27),
      Q => gpio2_io_o(27),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(26),
      Q => gpio2_io_o(26),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(25),
      Q => gpio2_io_o(25),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(24),
      Q => gpio2_io_o(24),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(23),
      Q => gpio2_io_o(23),
      R => SR(0)
    );
\Dual.gpio2_Data_Out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_1(0),
      D => s_axi_wdata(22),
      Q => gpio2_io_o(22),
      R => SR(0)
    );
\Dual.gpio2_OE_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(31),
      Q => gpio2_io_t(31),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(21),
      Q => gpio2_io_t(21),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(20),
      Q => gpio2_io_t(20),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(19),
      Q => gpio2_io_t(19),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(18),
      Q => gpio2_io_t(18),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(17),
      Q => gpio2_io_t(17),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(16),
      Q => gpio2_io_t(16),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(15),
      Q => gpio2_io_t(15),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(14),
      Q => gpio2_io_t(14),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(13),
      Q => gpio2_io_t(13),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(12),
      Q => gpio2_io_t(12),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(30),
      Q => gpio2_io_t(30),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(11),
      Q => gpio2_io_t(11),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(10),
      Q => gpio2_io_t(10),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(9),
      Q => gpio2_io_t(9),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(8),
      Q => gpio2_io_t(8),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(7),
      Q => gpio2_io_t(7),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(6),
      Q => gpio2_io_t(6),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(5),
      Q => gpio2_io_t(5),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(4),
      Q => gpio2_io_t(4),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(3),
      Q => gpio2_io_t(3),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(2),
      Q => gpio2_io_t(2),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(29),
      Q => gpio2_io_t(29),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(1),
      Q => gpio2_io_t(1),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[31]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(0),
      Q => gpio2_io_t(0),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(28),
      Q => gpio2_io_t(28),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(27),
      Q => gpio2_io_t(27),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(26),
      Q => gpio2_io_t(26),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(25),
      Q => gpio2_io_t(25),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(24),
      Q => gpio2_io_t(24),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(23),
      Q => gpio2_io_t(23),
      S => SR(0)
    );
\Dual.gpio2_OE_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg(0),
      D => s_axi_wdata(22),
      Q => gpio2_io_t(22),
      S => SR(0)
    );
\Dual.gpio_Data_In_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(0),
      Q => Q(31),
      R => '0'
    );
\Dual.gpio_Data_In_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(10),
      Q => Q(21),
      R => '0'
    );
\Dual.gpio_Data_In_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(11),
      Q => Q(20),
      R => '0'
    );
\Dual.gpio_Data_In_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(12),
      Q => Q(19),
      R => '0'
    );
\Dual.gpio_Data_In_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(13),
      Q => Q(18),
      R => '0'
    );
\Dual.gpio_Data_In_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(14),
      Q => Q(17),
      R => '0'
    );
\Dual.gpio_Data_In_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(15),
      Q => Q(16),
      R => '0'
    );
\Dual.gpio_Data_In_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(16),
      Q => Q(15),
      R => '0'
    );
\Dual.gpio_Data_In_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(17),
      Q => Q(14),
      R => '0'
    );
\Dual.gpio_Data_In_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(18),
      Q => Q(13),
      R => '0'
    );
\Dual.gpio_Data_In_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(19),
      Q => Q(12),
      R => '0'
    );
\Dual.gpio_Data_In_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(1),
      Q => Q(30),
      R => '0'
    );
\Dual.gpio_Data_In_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(20),
      Q => Q(11),
      R => '0'
    );
\Dual.gpio_Data_In_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(21),
      Q => Q(10),
      R => '0'
    );
\Dual.gpio_Data_In_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(22),
      Q => Q(9),
      R => '0'
    );
\Dual.gpio_Data_In_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(23),
      Q => Q(8),
      R => '0'
    );
\Dual.gpio_Data_In_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(24),
      Q => Q(7),
      R => '0'
    );
\Dual.gpio_Data_In_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(25),
      Q => Q(6),
      R => '0'
    );
\Dual.gpio_Data_In_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(26),
      Q => Q(5),
      R => '0'
    );
\Dual.gpio_Data_In_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(27),
      Q => Q(4),
      R => '0'
    );
\Dual.gpio_Data_In_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(28),
      Q => Q(3),
      R => '0'
    );
\Dual.gpio_Data_In_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(29),
      Q => Q(2),
      R => '0'
    );
\Dual.gpio_Data_In_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(2),
      Q => Q(29),
      R => '0'
    );
\Dual.gpio_Data_In_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(30),
      Q => Q(1),
      R => '0'
    );
\Dual.gpio_Data_In_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(31),
      Q => Q(0),
      R => '0'
    );
\Dual.gpio_Data_In_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(3),
      Q => Q(28),
      R => '0'
    );
\Dual.gpio_Data_In_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(4),
      Q => Q(27),
      R => '0'
    );
\Dual.gpio_Data_In_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(5),
      Q => Q(26),
      R => '0'
    );
\Dual.gpio_Data_In_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(6),
      Q => Q(25),
      R => '0'
    );
\Dual.gpio_Data_In_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(7),
      Q => Q(24),
      R => '0'
    );
\Dual.gpio_Data_In_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(8),
      Q => Q(23),
      R => '0'
    );
\Dual.gpio_Data_In_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_io_i_d2(9),
      Q => Q(22),
      R => '0'
    );
\Dual.gpio_Data_Out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(31),
      Q => gpio_io_o(31),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(21),
      Q => gpio_io_o(21),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(20),
      Q => gpio_io_o(20),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(19),
      Q => gpio_io_o(19),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(18),
      Q => gpio_io_o(18),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(17),
      Q => gpio_io_o(17),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(16),
      Q => gpio_io_o(16),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(15),
      Q => gpio_io_o(15),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(14),
      Q => gpio_io_o(14),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(13),
      Q => gpio_io_o(13),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(12),
      Q => gpio_io_o(12),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(30),
      Q => gpio_io_o(30),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(11),
      Q => gpio_io_o(11),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(10),
      Q => gpio_io_o(10),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(9),
      Q => gpio_io_o(9),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(8),
      Q => gpio_io_o(8),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(7),
      Q => gpio_io_o(7),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(6),
      Q => gpio_io_o(6),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(5),
      Q => gpio_io_o(5),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(4),
      Q => gpio_io_o(4),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(3),
      Q => gpio_io_o(3),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(2),
      Q => gpio_io_o(2),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(29),
      Q => gpio_io_o(29),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(1),
      Q => gpio_io_o(1),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(0),
      Q => gpio_io_o(0),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(28),
      Q => gpio_io_o(28),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(27),
      Q => gpio_io_o(27),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(26),
      Q => gpio_io_o(26),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(25),
      Q => gpio_io_o(25),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(24),
      Q => gpio_io_o(24),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(23),
      Q => gpio_io_o(23),
      R => SR(0)
    );
\Dual.gpio_Data_Out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bus2ip_rnw_i_reg_0(0),
      D => s_axi_wdata(22),
      Q => gpio_io_o(22),
      R => SR(0)
    );
\Dual.gpio_OE_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(31),
      Q => gpio_io_t(31),
      S => SR(0)
    );
\Dual.gpio_OE_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(21),
      Q => gpio_io_t(21),
      S => SR(0)
    );
\Dual.gpio_OE_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(20),
      Q => gpio_io_t(20),
      S => SR(0)
    );
\Dual.gpio_OE_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(19),
      Q => gpio_io_t(19),
      S => SR(0)
    );
\Dual.gpio_OE_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(18),
      Q => gpio_io_t(18),
      S => SR(0)
    );
\Dual.gpio_OE_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(17),
      Q => gpio_io_t(17),
      S => SR(0)
    );
\Dual.gpio_OE_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(16),
      Q => gpio_io_t(16),
      S => SR(0)
    );
\Dual.gpio_OE_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(15),
      Q => gpio_io_t(15),
      S => SR(0)
    );
\Dual.gpio_OE_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(14),
      Q => gpio_io_t(14),
      S => SR(0)
    );
\Dual.gpio_OE_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(13),
      Q => gpio_io_t(13),
      S => SR(0)
    );
\Dual.gpio_OE_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(12),
      Q => gpio_io_t(12),
      S => SR(0)
    );
\Dual.gpio_OE_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(30),
      Q => gpio_io_t(30),
      S => SR(0)
    );
\Dual.gpio_OE_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(11),
      Q => gpio_io_t(11),
      S => SR(0)
    );
\Dual.gpio_OE_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(10),
      Q => gpio_io_t(10),
      S => SR(0)
    );
\Dual.gpio_OE_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(9),
      Q => gpio_io_t(9),
      S => SR(0)
    );
\Dual.gpio_OE_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(8),
      Q => gpio_io_t(8),
      S => SR(0)
    );
\Dual.gpio_OE_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(7),
      Q => gpio_io_t(7),
      S => SR(0)
    );
\Dual.gpio_OE_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(6),
      Q => gpio_io_t(6),
      S => SR(0)
    );
\Dual.gpio_OE_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(5),
      Q => gpio_io_t(5),
      S => SR(0)
    );
\Dual.gpio_OE_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(4),
      Q => gpio_io_t(4),
      S => SR(0)
    );
\Dual.gpio_OE_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => gpio_io_t(3),
      S => SR(0)
    );
\Dual.gpio_OE_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => gpio_io_t(2),
      S => SR(0)
    );
\Dual.gpio_OE_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(29),
      Q => gpio_io_t(29),
      S => SR(0)
    );
\Dual.gpio_OE_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => gpio_io_t(1),
      S => SR(0)
    );
\Dual.gpio_OE_reg[31]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(0),
      Q => gpio_io_t(0),
      S => SR(0)
    );
\Dual.gpio_OE_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(28),
      Q => gpio_io_t(28),
      S => SR(0)
    );
\Dual.gpio_OE_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(27),
      Q => gpio_io_t(27),
      S => SR(0)
    );
\Dual.gpio_OE_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(26),
      Q => gpio_io_t(26),
      S => SR(0)
    );
\Dual.gpio_OE_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(25),
      Q => gpio_io_t(25),
      S => SR(0)
    );
\Dual.gpio_OE_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(24),
      Q => gpio_io_t(24),
      S => SR(0)
    );
\Dual.gpio_OE_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(23),
      Q => gpio_io_t(23),
      S => SR(0)
    );
\Dual.gpio_OE_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(22),
      Q => gpio_io_t(22),
      S => SR(0)
    );
gpio_xferAck_Reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^gpio_xferack_i\,
      Q => \^gpio_xferack_reg\,
      R => SR(0)
    );
iGPIO_xferAck_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^gpio_xferack_i\,
      I1 => bus2ip_cs,
      I2 => \^gpio_xferack_reg\,
      O => iGPIO_xferAck
    );
iGPIO_xferAck_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => iGPIO_xferAck,
      Q => \^gpio_xferack_i\,
      R => SR(0)
    );
ip2bus_rdack_i_D1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gpio_xferack_i\,
      I1 => bus2ip_rnw,
      O => ip2bus_rdack_i
    );
ip2bus_wrack_i_D1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gpio_xferack_i\,
      I1 => bus2ip_rnw,
      O => ip2bus_wrack_i_D1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Operand_Select_gti is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_byte_selects_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \MEM_DataBus_Addr_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \LOCKSTEP_Out_reg[66]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[0]_0\ : out STD_LOGIC;
    \Zero_Detecting[1].nibble_Zero_reg\ : out STD_LOGIC;
    \Zero_Detecting[2].nibble_Zero_reg\ : out STD_LOGIC;
    \Zero_Detecting[3].nibble_Zero_reg\ : out STD_LOGIC;
    \Zero_Detecting[4].nibble_Zero_reg\ : out STD_LOGIC;
    \Zero_Detecting[5].nibble_Zero_reg\ : out STD_LOGIC;
    \mem_pc_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Zero_Detecting[0].nibble_Zero_reg\ : out STD_LOGIC;
    \EX_Op2_reg[0]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    of_op1_sel_spr : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC;
    \Using_FPGA.Native_12\ : in STD_LOGIC;
    \Using_FPGA.Native_13\ : in STD_LOGIC;
    \Using_FPGA.Native_14\ : in STD_LOGIC;
    \Using_FPGA.Native_15\ : in STD_LOGIC;
    \Using_FPGA.Native_16\ : in STD_LOGIC;
    \Using_FPGA.Native_17\ : in STD_LOGIC;
    \Using_FPGA.Native_18\ : in STD_LOGIC;
    \Using_FPGA.Native_19\ : in STD_LOGIC;
    \Using_FPGA.Native_20\ : in STD_LOGIC;
    \Using_FPGA.Native_21\ : in STD_LOGIC;
    \Using_FPGA.Native_22\ : in STD_LOGIC;
    \Using_FPGA.Native_23\ : in STD_LOGIC;
    \Using_FPGA.Native_24\ : in STD_LOGIC;
    \Using_FPGA.Native_25\ : in STD_LOGIC;
    \Using_FPGA.Native_26\ : in STD_LOGIC;
    \Using_FPGA.Native_27\ : in STD_LOGIC;
    \Using_FPGA.Native_28\ : in STD_LOGIC;
    \Using_FPGA.Native_29\ : in STD_LOGIC;
    \Using_FPGA.Native_30\ : in STD_LOGIC;
    \Using_FPGA.Native_31\ : in STD_LOGIC;
    \Using_FPGA.Native_32\ : in STD_LOGIC;
    \Using_FPGA.Native_33\ : in STD_LOGIC;
    \Using_FPGA.Native_34\ : in STD_LOGIC;
    \Using_FPGA.Native_35\ : in STD_LOGIC;
    \Using_FPGA.Native_36\ : in STD_LOGIC;
    \Using_FPGA.Native_37\ : in STD_LOGIC;
    \Using_FPGA.Native_38\ : in STD_LOGIC;
    \Using_FPGA.Native_39\ : in STD_LOGIC;
    \EX_Sext_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_reverse_byteorder : in STD_LOGIC;
    ex_byte_access : in STD_LOGIC;
    ex_doublet_access : in STD_LOGIC;
    ex_cmp_op : in STD_LOGIC;
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_imm_data : in STD_LOGIC_VECTOR ( 0 to 15 );
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_40\ : in STD_LOGIC;
    \Using_FPGA.Native_41\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WB_Doublet_Access_reg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end Operand_Select_gti;

architecture STRUCTURE of Operand_Select_gti is
  signal \Gen_Bit[31].MUXF7_I1_n_0\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal O : STD_LOGIC;
  signal O0_out : STD_LOGIC;
  signal O10_out : STD_LOGIC;
  signal O11_out : STD_LOGIC;
  signal O12_out : STD_LOGIC;
  signal O13_out : STD_LOGIC;
  signal O14_out : STD_LOGIC;
  signal O15_out : STD_LOGIC;
  signal O16_out : STD_LOGIC;
  signal O17_out : STD_LOGIC;
  signal O18_out : STD_LOGIC;
  signal O19_out : STD_LOGIC;
  signal O1_out : STD_LOGIC;
  signal O20_out : STD_LOGIC;
  signal O21_out : STD_LOGIC;
  signal O22_out : STD_LOGIC;
  signal O23_out : STD_LOGIC;
  signal O24_out : STD_LOGIC;
  signal O25_out : STD_LOGIC;
  signal O26_out : STD_LOGIC;
  signal O27_out : STD_LOGIC;
  signal O28_out : STD_LOGIC;
  signal O29_out : STD_LOGIC;
  signal O2_out : STD_LOGIC;
  signal O3_out : STD_LOGIC;
  signal O4_out : STD_LOGIC;
  signal O5_out : STD_LOGIC;
  signal O6_out : STD_LOGIC;
  signal O7_out : STD_LOGIC;
  signal O8_out : STD_LOGIC;
  signal O9_out : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ex_branch_cmp_op1 : STD_LOGIC_VECTOR ( 1 to 31 );
  signal ex_op3 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^mem_pc_i_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Byte_Enable[0]_INST_0_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mem_byte_selects[1]_i_1\ : label is "soft_lutpair105";
begin
  \MEM_DataBus_Addr_reg[0]\(31 downto 0) <= \^mem_databus_addr_reg[0]\(31 downto 0);
  Q(31 downto 0) <= \^q\(31 downto 0);
  \mem_pc_i_reg[31]\(0) <= \^mem_pc_i_reg[31]\(0);
\Byte_Enable[0]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A95"
    )
        port map (
      I0 => ex_reverse_byteorder,
      I1 => \^mem_databus_addr_reg[0]\(0),
      I2 => \^q\(0),
      I3 => \^mem_databus_addr_reg[0]\(1),
      I4 => \^q\(1),
      O => \mem_byte_selects_reg[0]\(1)
    );
\Data_Addr[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778877887780000"
    )
        port map (
      I0 => \^mem_databus_addr_reg[0]\(0),
      I1 => \^q\(0),
      I2 => \^mem_databus_addr_reg[0]\(1),
      I3 => \^q\(1),
      I4 => ex_doublet_access,
      I5 => ex_byte_access,
      O => \LOCKSTEP_Out_reg[66]\(33)
    );
\Data_Addr[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ex_byte_access,
      I1 => \^mem_databus_addr_reg[0]\(0),
      I2 => \^q\(0),
      O => \LOCKSTEP_Out_reg[66]\(32)
    );
\Data_Write[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ex_op3(24),
      I1 => ex_reverse_byteorder,
      I2 => ex_byte_access,
      I3 => ex_op3(16),
      I4 => ex_doublet_access,
      I5 => ex_op3(0),
      O => \LOCKSTEP_Out_reg[66]\(31)
    );
\Data_Write[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFBAA0BAAF8AA08"
    )
        port map (
      I0 => ex_op3(26),
      I1 => ex_doublet_access,
      I2 => ex_reverse_byteorder,
      I3 => ex_byte_access,
      I4 => ex_op3(18),
      I5 => ex_op3(10),
      O => \LOCKSTEP_Out_reg[66]\(21)
    );
\Data_Write[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFBAA0BAAF8AA08"
    )
        port map (
      I0 => ex_op3(27),
      I1 => ex_doublet_access,
      I2 => ex_reverse_byteorder,
      I3 => ex_byte_access,
      I4 => ex_op3(19),
      I5 => ex_op3(11),
      O => \LOCKSTEP_Out_reg[66]\(20)
    );
\Data_Write[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFBAA0BAAF8AA08"
    )
        port map (
      I0 => ex_op3(28),
      I1 => ex_doublet_access,
      I2 => ex_reverse_byteorder,
      I3 => ex_byte_access,
      I4 => ex_op3(20),
      I5 => ex_op3(12),
      O => \LOCKSTEP_Out_reg[66]\(19)
    );
\Data_Write[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFBAA0BAAF8AA08"
    )
        port map (
      I0 => ex_op3(29),
      I1 => ex_doublet_access,
      I2 => ex_reverse_byteorder,
      I3 => ex_byte_access,
      I4 => ex_op3(21),
      I5 => ex_op3(13),
      O => \LOCKSTEP_Out_reg[66]\(18)
    );
\Data_Write[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFBAA0BAAF8AA08"
    )
        port map (
      I0 => ex_op3(30),
      I1 => ex_doublet_access,
      I2 => ex_reverse_byteorder,
      I3 => ex_byte_access,
      I4 => ex_op3(22),
      I5 => ex_op3(14),
      O => \LOCKSTEP_Out_reg[66]\(17)
    );
\Data_Write[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFBAA0BAAF8AA08"
    )
        port map (
      I0 => ex_op3(31),
      I1 => ex_doublet_access,
      I2 => ex_reverse_byteorder,
      I3 => ex_byte_access,
      I4 => ex_op3(23),
      I5 => ex_op3(15),
      O => \LOCKSTEP_Out_reg[66]\(16)
    );
\Data_Write[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAA8FAAB0AA80"
    )
        port map (
      I0 => ex_op3(24),
      I1 => ex_doublet_access,
      I2 => ex_reverse_byteorder,
      I3 => ex_byte_access,
      I4 => ex_op3(8),
      I5 => ex_op3(16),
      O => \LOCKSTEP_Out_reg[66]\(15)
    );
\Data_Write[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAA8FAAB0AA80"
    )
        port map (
      I0 => ex_op3(25),
      I1 => ex_doublet_access,
      I2 => ex_reverse_byteorder,
      I3 => ex_byte_access,
      I4 => ex_op3(9),
      I5 => ex_op3(17),
      O => \LOCKSTEP_Out_reg[66]\(14)
    );
\Data_Write[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAA8FAAB0AA80"
    )
        port map (
      I0 => ex_op3(26),
      I1 => ex_doublet_access,
      I2 => ex_reverse_byteorder,
      I3 => ex_byte_access,
      I4 => ex_op3(10),
      I5 => ex_op3(18),
      O => \LOCKSTEP_Out_reg[66]\(13)
    );
\Data_Write[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAA8FAAB0AA80"
    )
        port map (
      I0 => ex_op3(27),
      I1 => ex_doublet_access,
      I2 => ex_reverse_byteorder,
      I3 => ex_byte_access,
      I4 => ex_op3(11),
      I5 => ex_op3(19),
      O => \LOCKSTEP_Out_reg[66]\(12)
    );
\Data_Write[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ex_op3(25),
      I1 => ex_reverse_byteorder,
      I2 => ex_byte_access,
      I3 => ex_op3(17),
      I4 => ex_doublet_access,
      I5 => ex_op3(1),
      O => \LOCKSTEP_Out_reg[66]\(30)
    );
\Data_Write[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAA8FAAB0AA80"
    )
        port map (
      I0 => ex_op3(28),
      I1 => ex_doublet_access,
      I2 => ex_reverse_byteorder,
      I3 => ex_byte_access,
      I4 => ex_op3(12),
      I5 => ex_op3(20),
      O => \LOCKSTEP_Out_reg[66]\(11)
    );
\Data_Write[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAA8FAAB0AA80"
    )
        port map (
      I0 => ex_op3(29),
      I1 => ex_doublet_access,
      I2 => ex_reverse_byteorder,
      I3 => ex_byte_access,
      I4 => ex_op3(13),
      I5 => ex_op3(21),
      O => \LOCKSTEP_Out_reg[66]\(10)
    );
\Data_Write[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAA8FAAB0AA80"
    )
        port map (
      I0 => ex_op3(30),
      I1 => ex_doublet_access,
      I2 => ex_reverse_byteorder,
      I3 => ex_byte_access,
      I4 => ex_op3(14),
      I5 => ex_op3(22),
      O => \LOCKSTEP_Out_reg[66]\(9)
    );
\Data_Write[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAA8FAAB0AA80"
    )
        port map (
      I0 => ex_op3(31),
      I1 => ex_doublet_access,
      I2 => ex_reverse_byteorder,
      I3 => ex_byte_access,
      I4 => ex_op3(15),
      I5 => ex_op3(23),
      O => \LOCKSTEP_Out_reg[66]\(8)
    );
\Data_Write[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEA2AEAEAEA2A2A2"
    )
        port map (
      I0 => ex_op3(24),
      I1 => ex_reverse_byteorder,
      I2 => ex_byte_access,
      I3 => ex_op3(16),
      I4 => ex_doublet_access,
      I5 => ex_op3(0),
      O => \LOCKSTEP_Out_reg[66]\(7)
    );
\Data_Write[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEA2AEAEAEA2A2A2"
    )
        port map (
      I0 => ex_op3(25),
      I1 => ex_reverse_byteorder,
      I2 => ex_byte_access,
      I3 => ex_op3(17),
      I4 => ex_doublet_access,
      I5 => ex_op3(1),
      O => \LOCKSTEP_Out_reg[66]\(6)
    );
\Data_Write[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEA2AEAEAEA2A2A2"
    )
        port map (
      I0 => ex_op3(26),
      I1 => ex_reverse_byteorder,
      I2 => ex_byte_access,
      I3 => ex_op3(18),
      I4 => ex_doublet_access,
      I5 => ex_op3(2),
      O => \LOCKSTEP_Out_reg[66]\(5)
    );
\Data_Write[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEA2AEAEAEA2A2A2"
    )
        port map (
      I0 => ex_op3(27),
      I1 => ex_reverse_byteorder,
      I2 => ex_byte_access,
      I3 => ex_op3(19),
      I4 => ex_doublet_access,
      I5 => ex_op3(3),
      O => \LOCKSTEP_Out_reg[66]\(4)
    );
\Data_Write[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEA2AEAEAEA2A2A2"
    )
        port map (
      I0 => ex_op3(28),
      I1 => ex_reverse_byteorder,
      I2 => ex_byte_access,
      I3 => ex_op3(20),
      I4 => ex_doublet_access,
      I5 => ex_op3(4),
      O => \LOCKSTEP_Out_reg[66]\(3)
    );
\Data_Write[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEA2AEAEAEA2A2A2"
    )
        port map (
      I0 => ex_op3(29),
      I1 => ex_reverse_byteorder,
      I2 => ex_byte_access,
      I3 => ex_op3(21),
      I4 => ex_doublet_access,
      I5 => ex_op3(5),
      O => \LOCKSTEP_Out_reg[66]\(2)
    );
\Data_Write[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ex_op3(26),
      I1 => ex_reverse_byteorder,
      I2 => ex_byte_access,
      I3 => ex_op3(18),
      I4 => ex_doublet_access,
      I5 => ex_op3(2),
      O => \LOCKSTEP_Out_reg[66]\(29)
    );
\Data_Write[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEA2AEAEAEA2A2A2"
    )
        port map (
      I0 => ex_op3(30),
      I1 => ex_reverse_byteorder,
      I2 => ex_byte_access,
      I3 => ex_op3(22),
      I4 => ex_doublet_access,
      I5 => ex_op3(6),
      O => \LOCKSTEP_Out_reg[66]\(1)
    );
\Data_Write[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEA2AEAEAEA2A2A2"
    )
        port map (
      I0 => ex_op3(31),
      I1 => ex_reverse_byteorder,
      I2 => ex_byte_access,
      I3 => ex_op3(23),
      I4 => ex_doublet_access,
      I5 => ex_op3(7),
      O => \LOCKSTEP_Out_reg[66]\(0)
    );
\Data_Write[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ex_op3(27),
      I1 => ex_reverse_byteorder,
      I2 => ex_byte_access,
      I3 => ex_op3(19),
      I4 => ex_doublet_access,
      I5 => ex_op3(3),
      O => \LOCKSTEP_Out_reg[66]\(28)
    );
\Data_Write[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ex_op3(28),
      I1 => ex_reverse_byteorder,
      I2 => ex_byte_access,
      I3 => ex_op3(20),
      I4 => ex_doublet_access,
      I5 => ex_op3(4),
      O => \LOCKSTEP_Out_reg[66]\(27)
    );
\Data_Write[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ex_op3(29),
      I1 => ex_reverse_byteorder,
      I2 => ex_byte_access,
      I3 => ex_op3(21),
      I4 => ex_doublet_access,
      I5 => ex_op3(5),
      O => \LOCKSTEP_Out_reg[66]\(26)
    );
\Data_Write[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ex_op3(30),
      I1 => ex_reverse_byteorder,
      I2 => ex_byte_access,
      I3 => ex_op3(22),
      I4 => ex_doublet_access,
      I5 => ex_op3(6),
      O => \LOCKSTEP_Out_reg[66]\(25)
    );
\Data_Write[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ex_op3(31),
      I1 => ex_reverse_byteorder,
      I2 => ex_byte_access,
      I3 => ex_op3(23),
      I4 => ex_doublet_access,
      I5 => ex_op3(7),
      O => \LOCKSTEP_Out_reg[66]\(24)
    );
\Data_Write[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFBAA0BAAF8AA08"
    )
        port map (
      I0 => ex_op3(24),
      I1 => ex_doublet_access,
      I2 => ex_reverse_byteorder,
      I3 => ex_byte_access,
      I4 => ex_op3(16),
      I5 => ex_op3(8),
      O => \LOCKSTEP_Out_reg[66]\(23)
    );
\Data_Write[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFBAA0BAAF8AA08"
    )
        port map (
      I0 => ex_op3(25),
      I1 => ex_doublet_access,
      I2 => ex_reverse_byteorder,
      I3 => ex_byte_access,
      I4 => ex_op3(17),
      I5 => ex_op3(9),
      O => \LOCKSTEP_Out_reg[66]\(22)
    );
\EX_Branch_CMP_Op1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(31),
      Q => \^mem_pc_i_reg[31]\(0),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(21),
      Q => ex_branch_cmp_op1(10),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(20),
      Q => ex_branch_cmp_op1(11),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(19),
      Q => ex_branch_cmp_op1(12),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(18),
      Q => ex_branch_cmp_op1(13),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(17),
      Q => ex_branch_cmp_op1(14),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(16),
      Q => ex_branch_cmp_op1(15),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(15),
      Q => ex_branch_cmp_op1(16),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(14),
      Q => ex_branch_cmp_op1(17),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(13),
      Q => ex_branch_cmp_op1(18),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(12),
      Q => ex_branch_cmp_op1(19),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(30),
      Q => ex_branch_cmp_op1(1),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(11),
      Q => ex_branch_cmp_op1(20),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(10),
      Q => ex_branch_cmp_op1(21),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(9),
      Q => ex_branch_cmp_op1(22),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(8),
      Q => ex_branch_cmp_op1(23),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(7),
      Q => ex_branch_cmp_op1(24),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(6),
      Q => ex_branch_cmp_op1(25),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(5),
      Q => ex_branch_cmp_op1(26),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(4),
      Q => ex_branch_cmp_op1(27),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(3),
      Q => ex_branch_cmp_op1(28),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(2),
      Q => ex_branch_cmp_op1(29),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(29),
      Q => ex_branch_cmp_op1(2),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(1),
      Q => ex_branch_cmp_op1(30),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(0),
      Q => ex_branch_cmp_op1(31),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(28),
      Q => ex_branch_cmp_op1(3),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(27),
      Q => ex_branch_cmp_op1(4),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(26),
      Q => ex_branch_cmp_op1(5),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(25),
      Q => ex_branch_cmp_op1(6),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(24),
      Q => ex_branch_cmp_op1(7),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(23),
      Q => ex_branch_cmp_op1(8),
      R => \out\(0)
    );
\EX_Branch_CMP_Op1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => D(22),
      Q => ex_branch_cmp_op1(9),
      R => \out\(0)
    );
\EX_Op1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O,
      Q => \^q\(31),
      R => \out\(0)
    );
\EX_Op1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O20_out,
      Q => \^q\(21),
      R => \out\(0)
    );
\EX_Op1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O19_out,
      Q => \^q\(20),
      R => \out\(0)
    );
\EX_Op1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O18_out,
      Q => \^q\(19),
      R => \out\(0)
    );
\EX_Op1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O17_out,
      Q => \^q\(18),
      R => \out\(0)
    );
\EX_Op1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O16_out,
      Q => \^q\(17),
      R => \out\(0)
    );
\EX_Op1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O15_out,
      Q => \^q\(16),
      R => \out\(0)
    );
\EX_Op1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O14_out,
      Q => \^q\(15),
      R => \out\(0)
    );
\EX_Op1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O13_out,
      Q => \^q\(14),
      R => \out\(0)
    );
\EX_Op1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O12_out,
      Q => \^q\(13),
      R => \out\(0)
    );
\EX_Op1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O11_out,
      Q => \^q\(12),
      R => \out\(0)
    );
\EX_Op1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O29_out,
      Q => \^q\(30),
      R => \out\(0)
    );
\EX_Op1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O10_out,
      Q => \^q\(11),
      R => \out\(0)
    );
\EX_Op1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O9_out,
      Q => \^q\(10),
      R => \out\(0)
    );
\EX_Op1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O8_out,
      Q => \^q\(9),
      R => \out\(0)
    );
\EX_Op1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O7_out,
      Q => \^q\(8),
      R => \out\(0)
    );
\EX_Op1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O6_out,
      Q => \^q\(7),
      R => \out\(0)
    );
\EX_Op1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O5_out,
      Q => \^q\(6),
      R => \out\(0)
    );
\EX_Op1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O4_out,
      Q => \^q\(5),
      R => \out\(0)
    );
\EX_Op1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O3_out,
      Q => \^q\(4),
      R => \out\(0)
    );
\EX_Op1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O2_out,
      Q => \^q\(3),
      R => \out\(0)
    );
\EX_Op1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O1_out,
      Q => \^q\(2),
      R => \out\(0)
    );
\EX_Op1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O28_out,
      Q => \^q\(29),
      R => \out\(0)
    );
\EX_Op1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O0_out,
      Q => \^q\(1),
      R => \out\(0)
    );
\EX_Op1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Gen_Bit[31].MUXF7_I1_n_0\,
      Q => \^q\(0),
      R => \out\(0)
    );
\EX_Op1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O27_out,
      Q => \^q\(28),
      R => \out\(0)
    );
\EX_Op1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O26_out,
      Q => \^q\(27),
      R => \out\(0)
    );
\EX_Op1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O25_out,
      Q => \^q\(26),
      R => \out\(0)
    );
\EX_Op1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O24_out,
      Q => \^q\(25),
      R => \out\(0)
    );
\EX_Op1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O23_out,
      Q => \^q\(24),
      R => \out\(0)
    );
\EX_Op1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O22_out,
      Q => \^q\(23),
      R => \out\(0)
    );
\EX_Op1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => O21_out,
      Q => \^q\(22),
      R => \out\(0)
    );
\EX_Op2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(31),
      Q => \^mem_databus_addr_reg[0]\(31),
      R => \out\(0)
    );
\EX_Op2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(21),
      Q => \^mem_databus_addr_reg[0]\(21),
      R => \out\(0)
    );
\EX_Op2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(20),
      Q => \^mem_databus_addr_reg[0]\(20),
      R => \out\(0)
    );
\EX_Op2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(19),
      Q => \^mem_databus_addr_reg[0]\(19),
      R => \out\(0)
    );
\EX_Op2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(18),
      Q => \^mem_databus_addr_reg[0]\(18),
      R => \out\(0)
    );
\EX_Op2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(17),
      Q => \^mem_databus_addr_reg[0]\(17),
      R => \out\(0)
    );
\EX_Op2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(16),
      Q => \^mem_databus_addr_reg[0]\(16),
      R => \out\(0)
    );
\EX_Op2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(15),
      Q => \^mem_databus_addr_reg[0]\(15),
      R => \out\(0)
    );
\EX_Op2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(14),
      Q => \^mem_databus_addr_reg[0]\(14),
      R => \out\(0)
    );
\EX_Op2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(13),
      Q => \^mem_databus_addr_reg[0]\(13),
      R => \out\(0)
    );
\EX_Op2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(12),
      Q => \^mem_databus_addr_reg[0]\(12),
      R => \out\(0)
    );
\EX_Op2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(30),
      Q => \^mem_databus_addr_reg[0]\(30),
      R => \out\(0)
    );
\EX_Op2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(11),
      Q => \^mem_databus_addr_reg[0]\(11),
      R => \out\(0)
    );
\EX_Op2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(10),
      Q => \^mem_databus_addr_reg[0]\(10),
      R => \out\(0)
    );
\EX_Op2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(9),
      Q => \^mem_databus_addr_reg[0]\(9),
      R => \out\(0)
    );
\EX_Op2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(8),
      Q => \^mem_databus_addr_reg[0]\(8),
      R => \out\(0)
    );
\EX_Op2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(7),
      Q => \^mem_databus_addr_reg[0]\(7),
      R => \out\(0)
    );
\EX_Op2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(6),
      Q => \^mem_databus_addr_reg[0]\(6),
      R => \out\(0)
    );
\EX_Op2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(5),
      Q => \^mem_databus_addr_reg[0]\(5),
      R => \out\(0)
    );
\EX_Op2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(4),
      Q => \^mem_databus_addr_reg[0]\(4),
      R => \out\(0)
    );
\EX_Op2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(3),
      Q => \^mem_databus_addr_reg[0]\(3),
      R => \out\(0)
    );
\EX_Op2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(2),
      Q => \^mem_databus_addr_reg[0]\(2),
      R => \out\(0)
    );
\EX_Op2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(29),
      Q => \^mem_databus_addr_reg[0]\(29),
      R => \out\(0)
    );
\EX_Op2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(1),
      Q => \^mem_databus_addr_reg[0]\(1),
      R => \out\(0)
    );
\EX_Op2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(0),
      Q => \^mem_databus_addr_reg[0]\(0),
      R => \out\(0)
    );
\EX_Op2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(28),
      Q => \^mem_databus_addr_reg[0]\(28),
      R => \out\(0)
    );
\EX_Op2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(27),
      Q => \^mem_databus_addr_reg[0]\(27),
      R => \out\(0)
    );
\EX_Op2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(26),
      Q => \^mem_databus_addr_reg[0]\(26),
      R => \out\(0)
    );
\EX_Op2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(25),
      Q => \^mem_databus_addr_reg[0]\(25),
      R => \out\(0)
    );
\EX_Op2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(24),
      Q => \^mem_databus_addr_reg[0]\(24),
      R => \out\(0)
    );
\EX_Op2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(23),
      Q => \^mem_databus_addr_reg[0]\(23),
      R => \out\(0)
    );
\EX_Op2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => \Using_FPGA.Native_41\(22),
      Q => \^mem_databus_addr_reg[0]\(22),
      R => \out\(0)
    );
\EX_Op3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(31),
      Q => ex_op3(0),
      R => \out\(0)
    );
\EX_Op3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(21),
      Q => ex_op3(10),
      R => \out\(0)
    );
\EX_Op3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(20),
      Q => ex_op3(11),
      R => \out\(0)
    );
\EX_Op3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(19),
      Q => ex_op3(12),
      R => \out\(0)
    );
\EX_Op3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(18),
      Q => ex_op3(13),
      R => \out\(0)
    );
\EX_Op3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(17),
      Q => ex_op3(14),
      R => \out\(0)
    );
\EX_Op3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(16),
      Q => ex_op3(15),
      R => \out\(0)
    );
\EX_Op3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(15),
      Q => ex_op3(16),
      R => \out\(0)
    );
\EX_Op3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(14),
      Q => ex_op3(17),
      R => \out\(0)
    );
\EX_Op3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(13),
      Q => ex_op3(18),
      R => \out\(0)
    );
\EX_Op3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(12),
      Q => ex_op3(19),
      R => \out\(0)
    );
\EX_Op3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(30),
      Q => ex_op3(1),
      R => \out\(0)
    );
\EX_Op3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(11),
      Q => ex_op3(20),
      R => \out\(0)
    );
\EX_Op3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(10),
      Q => ex_op3(21),
      R => \out\(0)
    );
\EX_Op3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(9),
      Q => ex_op3(22),
      R => \out\(0)
    );
\EX_Op3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(8),
      Q => ex_op3(23),
      R => \out\(0)
    );
\EX_Op3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(7),
      Q => ex_op3(24),
      R => \out\(0)
    );
\EX_Op3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(6),
      Q => ex_op3(25),
      R => \out\(0)
    );
\EX_Op3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(5),
      Q => ex_op3(26),
      R => \out\(0)
    );
\EX_Op3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(4),
      Q => ex_op3(27),
      R => \out\(0)
    );
\EX_Op3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(3),
      Q => ex_op3(28),
      R => \out\(0)
    );
\EX_Op3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(2),
      Q => ex_op3(29),
      R => \out\(0)
    );
\EX_Op3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(29),
      Q => ex_op3(2),
      R => \out\(0)
    );
\EX_Op3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(1),
      Q => ex_op3(30),
      R => \out\(0)
    );
\EX_Op3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(0),
      Q => ex_op3(31),
      R => \out\(0)
    );
\EX_Op3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(28),
      Q => ex_op3(3),
      R => \out\(0)
    );
\EX_Op3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(27),
      Q => ex_op3(4),
      R => \out\(0)
    );
\EX_Op3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(26),
      Q => ex_op3(5),
      R => \out\(0)
    );
\EX_Op3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(25),
      Q => ex_op3(6),
      R => \out\(0)
    );
\EX_Op3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(24),
      Q => ex_op3(7),
      R => \out\(0)
    );
\EX_Op3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(23),
      Q => ex_op3(8),
      R => \out\(0)
    );
\EX_Op3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_40\,
      D => WB_Doublet_Access_reg(22),
      Q => ex_op3(9),
      R => \out\(0)
    );
\Gen_Bit[0].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_322
     port map (
      D(0) => O,
      I1 => I1,
      Q(1) => \^q\(15),
      Q(0) => \^q\(7),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_8\,
      WB_Doublet_Access_reg(0) => D(31),
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[10].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_323
     port map (
      D(0) => O20_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_18\,
      WB_Doublet_Access_reg(0) => D(21),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[11].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_324
     port map (
      D(0) => O19_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_19\,
      WB_Doublet_Access_reg(0) => D(20),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[12].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_325
     port map (
      D(0) => O18_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_20\,
      WB_Doublet_Access_reg(0) => D(19),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[13].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_326
     port map (
      D(0) => O17_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_21\,
      WB_Doublet_Access_reg(0) => D(18),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[14].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_327
     port map (
      D(0) => O16_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_22\,
      WB_Doublet_Access_reg(0) => D(17),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[15].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_328
     port map (
      D(0) => O15_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_23\,
      WB_Doublet_Access_reg(0) => D(16),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[16].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_329
     port map (
      D(0) => O14_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_24\,
      WB_Byte_Access_reg(0) => D(15),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[17].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_330
     port map (
      D(0) => O13_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_25\,
      WB_Byte_Access_reg(0) => D(14),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[18].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_331
     port map (
      D(0) => O12_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_26\,
      WB_Byte_Access_reg(0) => D(13),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[19].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_332
     port map (
      D(0) => O11_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_27\,
      WB_Byte_Access_reg(0) => D(12),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[1].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_333
     port map (
      D(0) => O29_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_9\,
      WB_Doublet_Access_reg(0) => D(30),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[20].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_334
     port map (
      D(0) => O10_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_28\,
      WB_Byte_Access_reg(0) => D(11),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[21].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_335
     port map (
      D(0) => O9_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_29\,
      WB_Byte_Access_reg(0) => D(10),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[22].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_336
     port map (
      D(0) => O8_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_30\,
      WB_Byte_Access_reg(0) => D(9),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[23].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_337
     port map (
      D(0) => O7_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_31\,
      WB_Byte_Access_reg(0) => D(8),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[24].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_338
     port map (
      D(0) => O6_out,
      Q(1) => \^q\(31),
      Q(0) => \^q\(23),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_7\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_32\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr,
      \wb_read_lsb_sel_reg[1]\(0) => D(7)
    );
\Gen_Bit[25].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_339
     port map (
      D(0) => O5_out,
      Q(1) => \^q\(30),
      Q(0) => \^q\(22),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_33\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr,
      \wb_read_lsb_sel_reg[1]\(0) => D(6)
    );
\Gen_Bit[26].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_340
     port map (
      D(0) => O4_out,
      Q(1) => \^q\(29),
      Q(0) => \^q\(21),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_34\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr,
      \wb_read_lsb_sel_reg[1]\(0) => D(5)
    );
\Gen_Bit[27].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_341
     port map (
      D(0) => O3_out,
      Q(1) => \^q\(28),
      Q(0) => \^q\(20),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_35\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr,
      \wb_read_lsb_sel_reg[1]\(0) => D(4)
    );
\Gen_Bit[28].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_342
     port map (
      D(0) => O2_out,
      Q(1) => \^q\(27),
      Q(0) => \^q\(19),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_36\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr,
      \wb_read_lsb_sel_reg[1]\(0) => D(3)
    );
\Gen_Bit[29].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_343
     port map (
      D(0) => O1_out,
      Q(1) => \^q\(26),
      Q(0) => \^q\(18),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_37\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr,
      \wb_read_lsb_sel_reg[1]\(0) => D(2)
    );
\Gen_Bit[2].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_344
     port map (
      D(0) => O28_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_10\,
      WB_Doublet_Access_reg(0) => D(29),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[30].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_345
     port map (
      D(0) => O0_out,
      Q(1) => \^q\(25),
      Q(0) => \^q\(17),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_38\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr,
      \wb_read_lsb_sel_reg[1]\(0) => D(1)
    );
\Gen_Bit[31].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_346
     port map (
      D(0) => \Gen_Bit[31].MUXF7_I1_n_0\,
      Q(1) => \^q\(24),
      Q(0) => \^q\(16),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_39\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr,
      \wb_read_lsb_sel_reg[1]\(0) => D(0)
    );
\Gen_Bit[3].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_347
     port map (
      D(0) => O27_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_11\,
      WB_Doublet_Access_reg(0) => D(28),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[4].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_348
     port map (
      D(0) => O26_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_12\,
      WB_Doublet_Access_reg(0) => D(27),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[5].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_349
     port map (
      D(0) => O25_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      WB_Doublet_Access_reg(0) => D(26),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[6].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_350
     port map (
      D(0) => O24_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_14\,
      WB_Doublet_Access_reg(0) => D(25),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[7].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_351
     port map (
      D(0) => O23_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_15\,
      WB_Doublet_Access_reg(0) => D(24),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[8].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_352
     port map (
      D(0) => O22_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_16\,
      WB_Doublet_Access_reg(0) => D(23),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[9].MUXF7_I1\: entity work.microblaze_v9_5_3_MB_MUXF7_353
     port map (
      D(0) => O21_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_17\,
      WB_Doublet_Access_reg(0) => D(22),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Using_FPGA.Native_i_1__131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => ex_cmp_op,
      I1 => \^mem_databus_addr_reg[0]\(31),
      I2 => \^q\(31),
      O => S
    );
\Using_FPGA.Native_i_1__164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => ex_cmp_op,
      I1 => \^mem_databus_addr_reg[0]\(31),
      I2 => \^q\(31),
      O => \MEM_DataBus_Addr_reg[0]_0\
    );
\Using_FPGA.Native_i_1__165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ex_branch_cmp_op1(28),
      I1 => ex_branch_cmp_op1(27),
      I2 => ex_branch_cmp_op1(24),
      I3 => ex_branch_cmp_op1(29),
      I4 => ex_branch_cmp_op1(26),
      I5 => ex_branch_cmp_op1(25),
      O => \Zero_Detecting[1].nibble_Zero_reg\
    );
\Using_FPGA.Native_i_1__166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ex_branch_cmp_op1(22),
      I1 => ex_branch_cmp_op1(21),
      I2 => ex_branch_cmp_op1(18),
      I3 => ex_branch_cmp_op1(23),
      I4 => ex_branch_cmp_op1(20),
      I5 => ex_branch_cmp_op1(19),
      O => \Zero_Detecting[2].nibble_Zero_reg\
    );
\Using_FPGA.Native_i_1__167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ex_branch_cmp_op1(16),
      I1 => ex_branch_cmp_op1(15),
      I2 => ex_branch_cmp_op1(12),
      I3 => ex_branch_cmp_op1(17),
      I4 => ex_branch_cmp_op1(14),
      I5 => ex_branch_cmp_op1(13),
      O => \Zero_Detecting[3].nibble_Zero_reg\
    );
\Using_FPGA.Native_i_1__168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ex_branch_cmp_op1(10),
      I1 => ex_branch_cmp_op1(9),
      I2 => ex_branch_cmp_op1(6),
      I3 => ex_branch_cmp_op1(11),
      I4 => ex_branch_cmp_op1(8),
      I5 => ex_branch_cmp_op1(7),
      O => \Zero_Detecting[4].nibble_Zero_reg\
    );
\Using_FPGA.Native_i_1__169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ex_branch_cmp_op1(4),
      I1 => ex_branch_cmp_op1(3),
      I2 => \^mem_pc_i_reg[31]\(0),
      I3 => ex_branch_cmp_op1(5),
      I4 => ex_branch_cmp_op1(2),
      I5 => ex_branch_cmp_op1(1),
      O => \Zero_Detecting[5].nibble_Zero_reg\
    );
\Using_FPGA.Native_i_1__170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ex_branch_cmp_op1(30),
      I1 => ex_branch_cmp_op1(31),
      O => \Zero_Detecting[0].nibble_Zero_reg\
    );
\imm_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(0),
      Q => \EX_Op2_reg[0]_0\(15),
      R => \out\(0)
    );
\imm_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(10),
      Q => \EX_Op2_reg[0]_0\(5),
      R => \out\(0)
    );
\imm_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(11),
      Q => \EX_Op2_reg[0]_0\(4),
      R => \out\(0)
    );
\imm_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(12),
      Q => \EX_Op2_reg[0]_0\(3),
      R => \out\(0)
    );
\imm_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(13),
      Q => \EX_Op2_reg[0]_0\(2),
      R => \out\(0)
    );
\imm_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(14),
      Q => \EX_Op2_reg[0]_0\(1),
      R => \out\(0)
    );
\imm_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(15),
      Q => \EX_Op2_reg[0]_0\(0),
      R => \out\(0)
    );
\imm_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(1),
      Q => \EX_Op2_reg[0]_0\(14),
      R => \out\(0)
    );
\imm_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(2),
      Q => \EX_Op2_reg[0]_0\(13),
      R => \out\(0)
    );
\imm_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(3),
      Q => \EX_Op2_reg[0]_0\(12),
      R => \out\(0)
    );
\imm_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(4),
      Q => \EX_Op2_reg[0]_0\(11),
      R => \out\(0)
    );
\imm_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(5),
      Q => \EX_Op2_reg[0]_0\(10),
      R => \out\(0)
    );
\imm_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(6),
      Q => \EX_Op2_reg[0]_0\(9),
      R => \out\(0)
    );
\imm_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(7),
      Q => \EX_Op2_reg[0]_0\(8),
      R => \out\(0)
    );
\imm_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(8),
      Q => \EX_Op2_reg[0]_0\(7),
      R => \out\(0)
    );
\imm_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(9),
      Q => \EX_Op2_reg[0]_0\(6),
      R => \out\(0)
    );
\mem_byte_selects[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ex_reverse_byteorder,
      I1 => \^mem_databus_addr_reg[0]\(0),
      I2 => \^q\(0),
      O => \mem_byte_selects_reg[0]\(0)
    );
sign_0_15_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \EX_Sext_Op_reg[0]\(0),
      I2 => \^q\(15),
      I3 => \EX_Sext_Op_reg[0]\(1),
      O => \Using_FPGA.Native\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PC_Module_gti is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \if_pc_reg[0]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    if_sel_input : in STD_LOGIC_VECTOR ( 2 downto 0 );
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC;
    \EX_Op2_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    CI : in STD_LOGIC;
    if_missed_fetch_reg : in STD_LOGIC;
    if_pre_buffer_addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
end PC_Module_gti;

architecture STRUCTURE of PC_Module_gti is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal I0 : STD_LOGIC;
  signal I0101_out : STD_LOGIC;
  signal I0105_out : STD_LOGIC;
  signal I0109_out : STD_LOGIC;
  signal I0113_out : STD_LOGIC;
  signal I0117_out : STD_LOGIC;
  signal I0121_out : STD_LOGIC;
  signal I0125_out : STD_LOGIC;
  signal I013_out : STD_LOGIC;
  signal I017_out : STD_LOGIC;
  signal I021_out : STD_LOGIC;
  signal I025_out : STD_LOGIC;
  signal I029_out : STD_LOGIC;
  signal I033_out : STD_LOGIC;
  signal I037_out : STD_LOGIC;
  signal I041_out : STD_LOGIC;
  signal I045_out : STD_LOGIC;
  signal I049_out : STD_LOGIC;
  signal I053_out : STD_LOGIC;
  signal I057_out : STD_LOGIC;
  signal I05_out : STD_LOGIC;
  signal I061_out : STD_LOGIC;
  signal I065_out : STD_LOGIC;
  signal I069_out : STD_LOGIC;
  signal I073_out : STD_LOGIC;
  signal I077_out : STD_LOGIC;
  signal I081_out : STD_LOGIC;
  signal I085_out : STD_LOGIC;
  signal I089_out : STD_LOGIC;
  signal I093_out : STD_LOGIC;
  signal I097_out : STD_LOGIC;
  signal I09_out : STD_LOGIC;
  signal \PC_Buffer_reg[3][0]_srl4_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S102_in : STD_LOGIC;
  signal S107_in : STD_LOGIC;
  signal S112_in : STD_LOGIC;
  signal S117_in : STD_LOGIC;
  signal S122_in : STD_LOGIC;
  signal S127_in : STD_LOGIC;
  signal S12_in : STD_LOGIC;
  signal S132_in : STD_LOGIC;
  signal S137_in : STD_LOGIC;
  signal S142_in : STD_LOGIC;
  signal S147_in : STD_LOGIC;
  signal S152_in : STD_LOGIC;
  signal S17_in : STD_LOGIC;
  signal S22_in : STD_LOGIC;
  signal S27_in : STD_LOGIC;
  signal S32_in : STD_LOGIC;
  signal S37_in : STD_LOGIC;
  signal S42_in : STD_LOGIC;
  signal S47_in : STD_LOGIC;
  signal S52_in : STD_LOGIC;
  signal S57_in : STD_LOGIC;
  signal S62_in : STD_LOGIC;
  signal S67_in : STD_LOGIC;
  signal S72_in : STD_LOGIC;
  signal S77_in : STD_LOGIC;
  signal S82_in : STD_LOGIC;
  signal S87_in : STD_LOGIC;
  signal S92_in : STD_LOGIC;
  signal S97_in : STD_LOGIC;
  signal ex_pc : STD_LOGIC_VECTOR ( 0 to 31 );
  signal if_pc_carry : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal \^if_pc_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \if_pc_reg_n_0_[31]\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_26 : STD_LOGIC;
  signal lopt_27 : STD_LOGIC;
  signal lopt_28 : STD_LOGIC;
  signal lopt_29 : STD_LOGIC;
  signal lopt_30 : STD_LOGIC;
  signal lopt_31 : STD_LOGIC;
  signal lopt_32 : STD_LOGIC;
  signal lopt_33 : STD_LOGIC;
  signal lopt_34 : STD_LOGIC;
  signal lopt_35 : STD_LOGIC;
  signal lopt_36 : STD_LOGIC;
  signal lopt_37 : STD_LOGIC;
  signal lopt_38 : STD_LOGIC;
  signal lopt_39 : STD_LOGIC;
  signal lopt_40 : STD_LOGIC;
  signal lopt_41 : STD_LOGIC;
  signal lopt_42 : STD_LOGIC;
  signal lopt_43 : STD_LOGIC;
  signal lopt_44 : STD_LOGIC;
  signal lopt_45 : STD_LOGIC;
  signal lopt_46 : STD_LOGIC;
  signal lopt_47 : STD_LOGIC;
  signal lopt_48 : STD_LOGIC;
  signal lopt_49 : STD_LOGIC;
  signal lopt_50 : STD_LOGIC;
  signal lopt_51 : STD_LOGIC;
  signal lopt_52 : STD_LOGIC;
  signal lopt_53 : STD_LOGIC;
  signal lopt_54 : STD_LOGIC;
  signal lopt_55 : STD_LOGIC;
  signal lopt_56 : STD_LOGIC;
  signal lopt_57 : STD_LOGIC;
  signal lopt_58 : STD_LOGIC;
  signal lopt_59 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_60 : STD_LOGIC;
  signal lopt_61 : STD_LOGIC;
  signal lopt_62 : STD_LOGIC;
  signal lopt_63 : STD_LOGIC;
  signal lopt_64 : STD_LOGIC;
  signal lopt_65 : STD_LOGIC;
  signal lopt_66 : STD_LOGIC;
  signal lopt_67 : STD_LOGIC;
  signal lopt_68 : STD_LOGIC;
  signal lopt_69 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_70 : STD_LOGIC;
  signal lopt_71 : STD_LOGIC;
  signal lopt_72 : STD_LOGIC;
  signal lopt_73 : STD_LOGIC;
  signal lopt_74 : STD_LOGIC;
  signal lopt_75 : STD_LOGIC;
  signal lopt_76 : STD_LOGIC;
  signal lopt_77 : STD_LOGIC;
  signal lopt_78 : STD_LOGIC;
  signal lopt_79 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_80 : STD_LOGIC;
  signal lopt_81 : STD_LOGIC;
  signal lopt_82 : STD_LOGIC;
  signal lopt_83 : STD_LOGIC;
  signal lopt_84 : STD_LOGIC;
  signal lopt_85 : STD_LOGIC;
  signal lopt_86 : STD_LOGIC;
  signal lopt_87 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal of_pc_ii_0 : STD_LOGIC;
  signal of_pc_ii_1 : STD_LOGIC;
  signal of_pc_ii_10 : STD_LOGIC;
  signal of_pc_ii_11 : STD_LOGIC;
  signal of_pc_ii_12 : STD_LOGIC;
  signal of_pc_ii_13 : STD_LOGIC;
  signal of_pc_ii_14 : STD_LOGIC;
  signal of_pc_ii_15 : STD_LOGIC;
  signal of_pc_ii_16 : STD_LOGIC;
  signal of_pc_ii_17 : STD_LOGIC;
  signal of_pc_ii_18 : STD_LOGIC;
  signal of_pc_ii_19 : STD_LOGIC;
  signal of_pc_ii_2 : STD_LOGIC;
  signal of_pc_ii_20 : STD_LOGIC;
  signal of_pc_ii_21 : STD_LOGIC;
  signal of_pc_ii_22 : STD_LOGIC;
  signal of_pc_ii_23 : STD_LOGIC;
  signal of_pc_ii_24 : STD_LOGIC;
  signal of_pc_ii_25 : STD_LOGIC;
  signal of_pc_ii_26 : STD_LOGIC;
  signal of_pc_ii_27 : STD_LOGIC;
  signal of_pc_ii_28 : STD_LOGIC;
  signal of_pc_ii_29 : STD_LOGIC;
  signal of_pc_ii_3 : STD_LOGIC;
  signal of_pc_ii_30 : STD_LOGIC;
  signal of_pc_ii_31 : STD_LOGIC;
  signal of_pc_ii_4 : STD_LOGIC;
  signal of_pc_ii_5 : STD_LOGIC;
  signal of_pc_ii_6 : STD_LOGIC;
  signal of_pc_ii_7 : STD_LOGIC;
  signal of_pc_ii_8 : STD_LOGIC;
  signal of_pc_ii_9 : STD_LOGIC;
  signal p_1_in103_in : STD_LOGIC;
  signal p_1_in108_in : STD_LOGIC;
  signal p_1_in113_in : STD_LOGIC;
  signal p_1_in118_in : STD_LOGIC;
  signal p_1_in123_in : STD_LOGIC;
  signal p_1_in128_in : STD_LOGIC;
  signal p_1_in133_in : STD_LOGIC;
  signal p_1_in138_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in143_in : STD_LOGIC;
  signal p_1_in148_in : STD_LOGIC;
  signal p_1_in153_in : STD_LOGIC;
  signal p_1_in18_in : STD_LOGIC;
  signal p_1_in23_in : STD_LOGIC;
  signal p_1_in28_in : STD_LOGIC;
  signal p_1_in33_in : STD_LOGIC;
  signal p_1_in38_in : STD_LOGIC;
  signal p_1_in3_in : STD_LOGIC;
  signal p_1_in43_in : STD_LOGIC;
  signal p_1_in48_in : STD_LOGIC;
  signal p_1_in53_in : STD_LOGIC;
  signal p_1_in58_in : STD_LOGIC;
  signal p_1_in63_in : STD_LOGIC;
  signal p_1_in68_in : STD_LOGIC;
  signal p_1_in73_in : STD_LOGIC;
  signal p_1_in78_in : STD_LOGIC;
  signal p_1_in83_in : STD_LOGIC;
  signal p_1_in88_in : STD_LOGIC;
  signal p_1_in8_in : STD_LOGIC;
  signal p_1_in93_in : STD_LOGIC;
  signal p_1_in98_in : STD_LOGIC;
  signal p_2_in4_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Instr_Addr[30]_INST_0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \Instr_Addr[31]_INST_0\ : label is "soft_lutpair106";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \PC_Buffer_reg[3][0]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \PC_Buffer_reg[3][0]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][10]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][10]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][10]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][11]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][11]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][11]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][12]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][12]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][13]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][13]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][14]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][14]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][14]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][15]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][15]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][16]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][16]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][16]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][17]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][17]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][18]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][18]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][18]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][19]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][19]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][19]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][1]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][1]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][1]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][20]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][20]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][20]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][21]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][21]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][22]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][22]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][22]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][23]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][23]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][24]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][24]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][24]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][25]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][25]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][25]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][26]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][26]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][26]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][27]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][27]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][27]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][28]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][28]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][29]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][29]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][2]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][2]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][2]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][30]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][30]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][30]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][31]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][31]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][3]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][3]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][3]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][4]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][4]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][4]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][5]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][5]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][6]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][6]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][6]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][7]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][7]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][8]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][8]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][8]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][9]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][9]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][9]_srl4 ";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  \if_pc_reg[0]_0\(31 downto 0) <= \^if_pc_reg[0]_0\(31 downto 0);
\Incr_PC[0].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY
     port map (
      \EX_Op2_reg[0]\(0) => \EX_Op2_reg[0]\(31),
      LO => if_pc_carry(29),
      Q(0) => S152_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[0]\(0) => \^if_pc_reg[0]_0\(31),
      lopt => lopt_87
    );
\Incr_PC[10].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_166
     port map (
      \EX_Op2_reg[10]\(0) => \EX_Op2_reg[0]\(21),
      LO => if_pc_carry(20),
      Q(0) => S102_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[10]\(0) => \^if_pc_reg[0]_0\(21),
      \if_pc_reg[11]\ => if_pc_carry(19),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_9,
      lopt_11 => S12_in,
      lopt_12 => lopt_10,
      lopt_13 => lopt_11,
      lopt_14 => lopt_12,
      lopt_15 => lopt_13,
      lopt_16 => S17_in,
      lopt_17 => lopt_14,
      lopt_18 => lopt_15,
      lopt_19 => S22_in,
      lopt_2 => lopt_2,
      lopt_20 => lopt_16,
      lopt_21 => lopt_17,
      lopt_22 => S27_in,
      lopt_23 => lopt_18,
      lopt_24 => lopt_19,
      lopt_25 => S32_in,
      lopt_26 => lopt_20,
      lopt_27 => lopt_21,
      lopt_28 => lopt_22,
      lopt_29 => lopt_23,
      lopt_3 => lopt_3,
      lopt_30 => lopt_24,
      lopt_31 => lopt_25,
      lopt_32 => S37_in,
      lopt_33 => lopt_26,
      lopt_34 => lopt_27,
      lopt_35 => S42_in,
      lopt_36 => lopt_28,
      lopt_37 => lopt_29,
      lopt_38 => S47_in,
      lopt_39 => lopt_30,
      lopt_4 => lopt_4,
      lopt_40 => lopt_31,
      lopt_41 => S52_in,
      lopt_42 => lopt_32,
      lopt_43 => lopt_33,
      lopt_44 => lopt_34,
      lopt_45 => lopt_35,
      lopt_46 => lopt_36,
      lopt_47 => lopt_37,
      lopt_48 => S57_in,
      lopt_49 => lopt_38,
      lopt_5 => lopt_5,
      lopt_50 => lopt_39,
      lopt_51 => S62_in,
      lopt_52 => lopt_40,
      lopt_53 => lopt_41,
      lopt_54 => S67_in,
      lopt_55 => lopt_42,
      lopt_56 => lopt_43,
      lopt_57 => S72_in,
      lopt_58 => lopt_44,
      lopt_59 => lopt_45,
      lopt_6 => lopt_6,
      lopt_60 => lopt_46,
      lopt_61 => lopt_47,
      lopt_62 => lopt_48,
      lopt_63 => lopt_49,
      lopt_64 => S77_in,
      lopt_65 => lopt_50,
      lopt_66 => lopt_51,
      lopt_67 => S82_in,
      lopt_68 => lopt_52,
      lopt_69 => lopt_53,
      lopt_7 => lopt_7,
      lopt_70 => S87_in,
      lopt_71 => lopt_54,
      lopt_72 => lopt_55,
      lopt_73 => S92_in,
      lopt_74 => lopt_56,
      lopt_75 => lopt_57,
      lopt_76 => lopt_58,
      lopt_77 => lopt_59,
      lopt_78 => lopt_60,
      lopt_79 => lopt_61,
      lopt_8 => S,
      lopt_80 => S97_in,
      lopt_81 => lopt_62,
      lopt_82 => lopt_63,
      lopt_83 => S107_in,
      lopt_84 => lopt_64,
      lopt_85 => lopt_65,
      lopt_86 => S112_in,
      lopt_87 => lopt_66,
      lopt_88 => lopt_67,
      lopt_89 => lopt_68,
      lopt_9 => lopt_8
    );
\Incr_PC[11].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_167
     port map (
      \EX_Op2_reg[11]\(0) => \EX_Op2_reg[0]\(20),
      LO => if_pc_carry(19),
      Q(0) => S97_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[11]\(0) => \^if_pc_reg[0]_0\(20),
      \if_pc_reg[12]\ => if_pc_carry(18),
      lopt => lopt_60,
      lopt_1 => lopt_61,
      lopt_2 => lopt_66
    );
\Incr_PC[12].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_168
     port map (
      \EX_Op2_reg[12]\(0) => \EX_Op2_reg[0]\(19),
      LO => if_pc_carry(18),
      Q(0) => S92_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[12]\(0) => \^if_pc_reg[0]_0\(19),
      \if_pc_reg[13]\ => if_pc_carry(17),
      lopt => lopt_54,
      lopt_1 => lopt_55,
      lopt_2 => lopt_59
    );
\Incr_PC[13].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_169
     port map (
      \EX_Op2_reg[13]\(0) => \EX_Op2_reg[0]\(18),
      LO => if_pc_carry(17),
      Q(0) => S87_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[13]\(0) => \^if_pc_reg[0]_0\(18),
      \if_pc_reg[14]\ => if_pc_carry(16),
      lopt => lopt_52,
      lopt_1 => lopt_53,
      lopt_2 => lopt_58
    );
\Incr_PC[14].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_170
     port map (
      \EX_Op2_reg[14]\(0) => \EX_Op2_reg[0]\(17),
      LO => if_pc_carry(16),
      Q(0) => S82_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[14]\(0) => \^if_pc_reg[0]_0\(17),
      \if_pc_reg[15]\ => if_pc_carry(15),
      lopt => lopt_50,
      lopt_1 => lopt_51,
      lopt_2 => lopt_57
    );
\Incr_PC[15].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_171
     port map (
      \EX_Op2_reg[15]\(0) => \EX_Op2_reg[0]\(16),
      LO => if_pc_carry(15),
      Q(0) => S77_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[15]\(0) => \^if_pc_reg[0]_0\(16),
      \if_pc_reg[16]\ => if_pc_carry(14),
      lopt => lopt_48,
      lopt_1 => lopt_49,
      lopt_2 => lopt_56
    );
\Incr_PC[16].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_172
     port map (
      \EX_Op2_reg[16]\(0) => \EX_Op2_reg[0]\(15),
      LO => if_pc_carry(14),
      Q(0) => S72_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[16]\(0) => \^if_pc_reg[0]_0\(15),
      \if_pc_reg[17]\ => if_pc_carry(13),
      lopt => lopt_42,
      lopt_1 => lopt_43,
      lopt_2 => lopt_47
    );
\Incr_PC[17].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_173
     port map (
      \EX_Op2_reg[17]\(0) => \EX_Op2_reg[0]\(14),
      LO => if_pc_carry(13),
      Q(0) => S67_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[17]\(0) => \^if_pc_reg[0]_0\(14),
      \if_pc_reg[18]\ => if_pc_carry(12),
      lopt => lopt_40,
      lopt_1 => lopt_41,
      lopt_2 => lopt_46
    );
\Incr_PC[18].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_174
     port map (
      \EX_Op2_reg[18]\(0) => \EX_Op2_reg[0]\(13),
      LO => if_pc_carry(12),
      Q(0) => S62_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[18]\(0) => \^if_pc_reg[0]_0\(13),
      \if_pc_reg[19]\ => if_pc_carry(11),
      lopt => lopt_38,
      lopt_1 => lopt_39,
      lopt_2 => lopt_45
    );
\Incr_PC[19].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_175
     port map (
      \EX_Op2_reg[19]\(0) => \EX_Op2_reg[0]\(12),
      LO => if_pc_carry(11),
      Q(0) => S57_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[19]\(0) => \^if_pc_reg[0]_0\(12),
      \if_pc_reg[20]\ => if_pc_carry(10),
      lopt => lopt_36,
      lopt_1 => lopt_37,
      lopt_2 => lopt_44
    );
\Incr_PC[1].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_176
     port map (
      \EX_Op2_reg[1]\(0) => \EX_Op2_reg[0]\(30),
      LO => if_pc_carry(29),
      Q(0) => S147_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[1]\(0) => \^if_pc_reg[0]_0\(30),
      \if_pc_reg[2]\ => if_pc_carry(28),
      lopt => lopt_69,
      lopt_1 => lopt_64,
      lopt_10 => lopt_75,
      lopt_11 => lopt_76,
      lopt_12 => S132_in,
      lopt_13 => lopt_77,
      lopt_14 => lopt_78,
      lopt_15 => lopt_79,
      lopt_16 => lopt_80,
      lopt_17 => lopt_81,
      lopt_18 => lopt_82,
      lopt_19 => S137_in,
      lopt_2 => lopt_70,
      lopt_20 => lopt_83,
      lopt_21 => lopt_84,
      lopt_22 => S142_in,
      lopt_23 => lopt_85,
      lopt_24 => lopt_86,
      lopt_25 => lopt_87,
      lopt_26 => S152_in,
      lopt_3 => S117_in,
      lopt_4 => lopt_71,
      lopt_5 => lopt_72,
      lopt_6 => S122_in,
      lopt_7 => lopt_73,
      lopt_8 => lopt_74,
      lopt_9 => S127_in
    );
\Incr_PC[20].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_177
     port map (
      \EX_Op2_reg[20]\(0) => \EX_Op2_reg[0]\(11),
      LO => if_pc_carry(10),
      Q(0) => S52_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[20]\(0) => \^if_pc_reg[0]_0\(11),
      \if_pc_reg[21]\ => if_pc_carry(9),
      lopt => lopt_30,
      lopt_1 => lopt_31,
      lopt_2 => lopt_35
    );
\Incr_PC[21].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_178
     port map (
      \EX_Op2_reg[21]\(0) => \EX_Op2_reg[0]\(10),
      LO => if_pc_carry(9),
      Q(0) => S47_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[21]\(0) => \^if_pc_reg[0]_0\(10),
      \if_pc_reg[22]\ => if_pc_carry(8),
      lopt => lopt_28,
      lopt_1 => lopt_29,
      lopt_2 => lopt_34
    );
\Incr_PC[22].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_179
     port map (
      \EX_Op2_reg[22]\(0) => \EX_Op2_reg[0]\(9),
      LO => if_pc_carry(8),
      Q(0) => S42_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[22]\(0) => \^if_pc_reg[0]_0\(9),
      \if_pc_reg[23]\ => if_pc_carry(7),
      lopt => lopt_26,
      lopt_1 => lopt_27,
      lopt_2 => lopt_33
    );
\Incr_PC[23].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_180
     port map (
      \EX_Op2_reg[23]\(0) => \EX_Op2_reg[0]\(8),
      LO => if_pc_carry(7),
      Q(0) => S37_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[23]\(0) => \^if_pc_reg[0]_0\(8),
      \if_pc_reg[24]\ => if_pc_carry(6),
      lopt => lopt_24,
      lopt_1 => lopt_25,
      lopt_2 => lopt_32
    );
\Incr_PC[24].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_181
     port map (
      \EX_Op2_reg[24]\(0) => \EX_Op2_reg[0]\(7),
      LO => if_pc_carry(6),
      Q(0) => S32_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[24]\(0) => \^if_pc_reg[0]_0\(7),
      \if_pc_reg[25]\ => if_pc_carry(5),
      lopt => lopt_18,
      lopt_1 => lopt_19,
      lopt_2 => lopt_23
    );
\Incr_PC[25].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_182
     port map (
      \EX_Op2_reg[25]\(0) => \EX_Op2_reg[0]\(6),
      LO => if_pc_carry(5),
      Q(0) => S27_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[25]\(0) => \^if_pc_reg[0]_0\(6),
      \if_pc_reg[26]\ => if_pc_carry(4),
      lopt => lopt_16,
      lopt_1 => lopt_17,
      lopt_2 => lopt_22
    );
\Incr_PC[26].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_183
     port map (
      \EX_Op2_reg[26]\(0) => \EX_Op2_reg[0]\(5),
      LO => if_pc_carry(4),
      Q(0) => S22_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[26]\(0) => \^if_pc_reg[0]_0\(5),
      \if_pc_reg[27]\ => if_pc_carry(3),
      lopt => lopt_14,
      lopt_1 => lopt_15,
      lopt_2 => lopt_21
    );
\Incr_PC[27].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_184
     port map (
      \EX_Op2_reg[27]\(0) => \EX_Op2_reg[0]\(4),
      LO => if_pc_carry(3),
      Q(0) => S17_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[27]\(0) => \^if_pc_reg[0]_0\(4),
      \if_pc_reg[28]\ => if_pc_carry(2),
      lopt => lopt_12,
      lopt_1 => lopt_13,
      lopt_2 => lopt_20
    );
\Incr_PC[28].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_185
     port map (
      \EX_Op2_reg[28]\(0) => \EX_Op2_reg[0]\(3),
      LO => if_pc_carry(2),
      Q(0) => S12_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[28]\(0) => \^if_pc_reg[0]_0\(3),
      \if_pc_reg[29]\ => if_pc_carry(1),
      lopt => lopt_8,
      lopt_1 => lopt_9,
      lopt_2 => lopt_11
    );
\Incr_PC[29].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_186
     port map (
      CI => CI,
      \EX_Op2_reg[29]\(0) => \EX_Op2_reg[0]\(2),
      LO => if_pc_carry(1),
      Q(0) => S,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[29]\(0) => \^if_pc_reg[0]_0\(2),
      lopt => lopt_6,
      lopt_1 => lopt_7,
      lopt_2 => lopt_10
    );
\Incr_PC[2].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_187
     port map (
      \EX_Op2_reg[2]\(0) => \EX_Op2_reg[0]\(29),
      LO => if_pc_carry(28),
      Q(0) => S142_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[2]\(0) => \^if_pc_reg[0]_0\(29),
      \if_pc_reg[3]\ => if_pc_carry(27),
      lopt => lopt_83,
      lopt_1 => lopt_84,
      lopt_2 => lopt_86
    );
\Incr_PC[3].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_188
     port map (
      \EX_Op2_reg[3]\(0) => \EX_Op2_reg[0]\(28),
      LO => if_pc_carry(27),
      Q(0) => S137_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[3]\(0) => \^if_pc_reg[0]_0\(28),
      \if_pc_reg[4]\ => if_pc_carry(26),
      lopt => lopt_81,
      lopt_1 => lopt_82,
      lopt_2 => lopt_85
    );
\Incr_PC[4].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_189
     port map (
      \EX_Op2_reg[4]\(0) => \EX_Op2_reg[0]\(27),
      LO => if_pc_carry(26),
      Q(0) => S132_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[4]\(0) => \^if_pc_reg[0]_0\(27),
      \if_pc_reg[5]\ => if_pc_carry(25),
      lopt => lopt_75,
      lopt_1 => lopt_76,
      lopt_2 => lopt_80
    );
\Incr_PC[5].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_190
     port map (
      \EX_Op2_reg[5]\(0) => \EX_Op2_reg[0]\(26),
      LO => if_pc_carry(25),
      Q(0) => S127_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[5]\(0) => \^if_pc_reg[0]_0\(26),
      \if_pc_reg[6]\ => if_pc_carry(24),
      lopt => lopt_73,
      lopt_1 => lopt_74,
      lopt_2 => lopt_79
    );
\Incr_PC[6].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_191
     port map (
      \EX_Op2_reg[6]\(0) => \EX_Op2_reg[0]\(25),
      LO => if_pc_carry(24),
      Q(0) => S122_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[6]\(0) => \^if_pc_reg[0]_0\(25),
      \if_pc_reg[7]\ => if_pc_carry(23),
      lopt => lopt_71,
      lopt_1 => lopt_72,
      lopt_2 => lopt_78
    );
\Incr_PC[7].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_192
     port map (
      \EX_Op2_reg[7]\(0) => \EX_Op2_reg[0]\(24),
      LO => if_pc_carry(23),
      Q(0) => S117_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[7]\(0) => \^if_pc_reg[0]_0\(24),
      \if_pc_reg[8]\ => if_pc_carry(22),
      lopt => lopt_69,
      lopt_1 => lopt_70,
      lopt_2 => lopt_77
    );
\Incr_PC[8].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_193
     port map (
      \EX_Op2_reg[8]\(0) => \EX_Op2_reg[0]\(23),
      LO => if_pc_carry(22),
      Q(0) => S112_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[8]\(0) => \^if_pc_reg[0]_0\(23),
      \if_pc_reg[9]\ => if_pc_carry(21),
      lopt => lopt_64,
      lopt_1 => lopt_65,
      lopt_2 => lopt_68
    );
\Incr_PC[9].MUXCY_XOR_I\: entity work.MB_MUXCY_XORCY_194
     port map (
      CI => if_pc_carry(20),
      \EX_Op2_reg[9]\(0) => \EX_Op2_reg[0]\(22),
      LO => if_pc_carry(21),
      Q(0) => S107_in,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \if_pc_reg[9]\(0) => \^if_pc_reg[0]_0\(22),
      lopt => lopt_62,
      lopt_1 => lopt_63,
      lopt_2 => lopt_67
    );
\Instr_Addr[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(1),
      I1 => p_1_in3_in,
      I2 => ex_delayslot_Instr2,
      O => \^if_pc_reg[0]_0\(1)
    );
\Instr_Addr[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \EX_Op2_reg[0]\(0),
      I1 => \if_pc_reg_n_0_[31]\,
      I2 => ex_delayslot_Instr2,
      O => \^if_pc_reg[0]_0\(0)
    );
\Instruction_Prefetch_Mux[0].Gen_Instr_DFF\: entity work.MB_FDR_195
     port map (
      Clk => Clk,
      D(0) => \^d\(31),
      I0125_out => I0125_out,
      IReady => IReady,
      Q(0) => S152_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_31 => of_pc_ii_31,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[0].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_196
     port map (
      E(0) => E(0),
      I0125_out => I0125_out,
      Q(0) => S152_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_31 => of_pc_ii_31,
      \out\(0) => p_1_in153_in
    );
\Instruction_Prefetch_Mux[10].Gen_Instr_DFF\: entity work.MB_FDR_197
     port map (
      Clk => Clk,
      D(0) => \^d\(21),
      I085_out => I085_out,
      IReady => IReady,
      Q(0) => S102_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_21 => of_pc_ii_21,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[10].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_198
     port map (
      E(0) => E(0),
      I085_out => I085_out,
      Q(0) => S102_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_21 => of_pc_ii_21,
      \out\(0) => p_1_in103_in
    );
\Instruction_Prefetch_Mux[11].Gen_Instr_DFF\: entity work.MB_FDR_199
     port map (
      Clk => Clk,
      D(0) => \^d\(20),
      I081_out => I081_out,
      IReady => IReady,
      Q(0) => S97_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_20 => of_pc_ii_20,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[11].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_200
     port map (
      E(0) => E(0),
      I081_out => I081_out,
      Q(0) => S97_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_20 => of_pc_ii_20,
      \out\(0) => p_1_in98_in
    );
\Instruction_Prefetch_Mux[12].Gen_Instr_DFF\: entity work.MB_FDR_201
     port map (
      Clk => Clk,
      D(0) => \^d\(19),
      I077_out => I077_out,
      IReady => IReady,
      Q(0) => S92_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_19 => of_pc_ii_19,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[12].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_202
     port map (
      E(0) => E(0),
      I077_out => I077_out,
      Q(0) => S92_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_19 => of_pc_ii_19,
      \out\(0) => p_1_in93_in
    );
\Instruction_Prefetch_Mux[13].Gen_Instr_DFF\: entity work.MB_FDR_203
     port map (
      Clk => Clk,
      D(0) => \^d\(18),
      I073_out => I073_out,
      IReady => IReady,
      Q(0) => S87_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_18 => of_pc_ii_18,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[13].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_204
     port map (
      E(0) => E(0),
      I073_out => I073_out,
      Q(0) => S87_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_18 => of_pc_ii_18,
      \out\(0) => p_1_in88_in
    );
\Instruction_Prefetch_Mux[14].Gen_Instr_DFF\: entity work.MB_FDR_205
     port map (
      Clk => Clk,
      D(0) => \^d\(17),
      I069_out => I069_out,
      IReady => IReady,
      Q(0) => S82_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_17 => of_pc_ii_17,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[14].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_206
     port map (
      E(0) => E(0),
      I069_out => I069_out,
      Q(0) => S82_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_17 => of_pc_ii_17,
      \out\(0) => p_1_in83_in
    );
\Instruction_Prefetch_Mux[15].Gen_Instr_DFF\: entity work.MB_FDR_207
     port map (
      Clk => Clk,
      D(0) => \^d\(16),
      I065_out => I065_out,
      IReady => IReady,
      Q(0) => S77_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_16 => of_pc_ii_16,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[15].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_208
     port map (
      E(0) => E(0),
      I065_out => I065_out,
      Q(0) => S77_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_16 => of_pc_ii_16,
      \out\(0) => p_1_in78_in
    );
\Instruction_Prefetch_Mux[16].Gen_Instr_DFF\: entity work.MB_FDR_209
     port map (
      Clk => Clk,
      D(0) => \^d\(15),
      I061_out => I061_out,
      IReady => IReady,
      Q(0) => S72_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_15 => of_pc_ii_15,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[16].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_210
     port map (
      E(0) => E(0),
      I061_out => I061_out,
      Q(0) => S72_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_15 => of_pc_ii_15,
      \out\(0) => p_1_in73_in
    );
\Instruction_Prefetch_Mux[17].Gen_Instr_DFF\: entity work.MB_FDR_211
     port map (
      Clk => Clk,
      D(0) => \^d\(14),
      I057_out => I057_out,
      IReady => IReady,
      Q(0) => S67_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_14 => of_pc_ii_14,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[17].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_212
     port map (
      E(0) => E(0),
      I057_out => I057_out,
      Q(0) => S67_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_14 => of_pc_ii_14,
      \out\(0) => p_1_in68_in
    );
\Instruction_Prefetch_Mux[18].Gen_Instr_DFF\: entity work.MB_FDR_213
     port map (
      Clk => Clk,
      D(0) => \^d\(13),
      I053_out => I053_out,
      IReady => IReady,
      Q(0) => S62_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_13 => of_pc_ii_13,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[18].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_214
     port map (
      E(0) => E(0),
      I053_out => I053_out,
      Q(0) => S62_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_13 => of_pc_ii_13,
      \out\(0) => p_1_in63_in
    );
\Instruction_Prefetch_Mux[19].Gen_Instr_DFF\: entity work.MB_FDR_215
     port map (
      Clk => Clk,
      D(0) => \^d\(12),
      I049_out => I049_out,
      IReady => IReady,
      Q(0) => S57_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_12 => of_pc_ii_12,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[19].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_216
     port map (
      E(0) => E(0),
      I049_out => I049_out,
      Q(0) => S57_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_12 => of_pc_ii_12,
      \out\(0) => p_1_in58_in
    );
\Instruction_Prefetch_Mux[1].Gen_Instr_DFF\: entity work.MB_FDR_217
     port map (
      Clk => Clk,
      D(0) => \^d\(30),
      I0121_out => I0121_out,
      IReady => IReady,
      Q(0) => S147_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_30 => of_pc_ii_30,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[1].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_218
     port map (
      E(0) => E(0),
      I0121_out => I0121_out,
      Q(0) => S147_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_30 => of_pc_ii_30,
      \out\(0) => p_1_in148_in
    );
\Instruction_Prefetch_Mux[20].Gen_Instr_DFF\: entity work.MB_FDR_219
     port map (
      Clk => Clk,
      D(0) => \^d\(11),
      I045_out => I045_out,
      IReady => IReady,
      Q(0) => S52_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_11 => of_pc_ii_11,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[20].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_220
     port map (
      E(0) => E(0),
      I045_out => I045_out,
      Q(0) => S52_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_11 => of_pc_ii_11,
      \out\(0) => p_1_in53_in
    );
\Instruction_Prefetch_Mux[21].Gen_Instr_DFF\: entity work.MB_FDR_221
     port map (
      Clk => Clk,
      D(0) => \^d\(10),
      I041_out => I041_out,
      IReady => IReady,
      Q(0) => S47_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_10 => of_pc_ii_10,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[21].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_222
     port map (
      E(0) => E(0),
      I041_out => I041_out,
      Q(0) => S47_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_10 => of_pc_ii_10,
      \out\(0) => p_1_in48_in
    );
\Instruction_Prefetch_Mux[22].Gen_Instr_DFF\: entity work.MB_FDR_223
     port map (
      Clk => Clk,
      D(0) => \^d\(9),
      I037_out => I037_out,
      IReady => IReady,
      Q(0) => S42_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_9 => of_pc_ii_9,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[22].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_224
     port map (
      E(0) => E(0),
      I037_out => I037_out,
      Q(0) => S42_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_9 => of_pc_ii_9,
      \out\(0) => p_1_in43_in
    );
\Instruction_Prefetch_Mux[23].Gen_Instr_DFF\: entity work.MB_FDR_225
     port map (
      Clk => Clk,
      D(0) => \^d\(8),
      I033_out => I033_out,
      IReady => IReady,
      Q(0) => S37_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_8 => of_pc_ii_8,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[23].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_226
     port map (
      E(0) => E(0),
      I033_out => I033_out,
      Q(0) => S37_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_8 => of_pc_ii_8,
      \out\(0) => p_1_in38_in
    );
\Instruction_Prefetch_Mux[24].Gen_Instr_DFF\: entity work.MB_FDR_227
     port map (
      Clk => Clk,
      D(0) => \^d\(7),
      I029_out => I029_out,
      IReady => IReady,
      Q(0) => S32_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_7 => of_pc_ii_7,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[24].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_228
     port map (
      E(0) => E(0),
      I029_out => I029_out,
      Q(0) => S32_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_7 => of_pc_ii_7,
      \out\(0) => p_1_in33_in
    );
\Instruction_Prefetch_Mux[25].Gen_Instr_DFF\: entity work.MB_FDR_229
     port map (
      Clk => Clk,
      D(0) => \^d\(6),
      I025_out => I025_out,
      IReady => IReady,
      Q(0) => S27_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_6 => of_pc_ii_6,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[25].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_230
     port map (
      E(0) => E(0),
      I025_out => I025_out,
      Q(0) => S27_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_6 => of_pc_ii_6,
      \out\(0) => p_1_in28_in
    );
\Instruction_Prefetch_Mux[26].Gen_Instr_DFF\: entity work.MB_FDR_231
     port map (
      Clk => Clk,
      D(0) => \^d\(5),
      I021_out => I021_out,
      IReady => IReady,
      Q(0) => S22_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_5 => of_pc_ii_5,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[26].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_232
     port map (
      E(0) => E(0),
      I021_out => I021_out,
      Q(0) => S22_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_5 => of_pc_ii_5,
      \out\(0) => p_1_in23_in
    );
\Instruction_Prefetch_Mux[27].Gen_Instr_DFF\: entity work.MB_FDR_233
     port map (
      Clk => Clk,
      D(0) => \^d\(4),
      I017_out => I017_out,
      IReady => IReady,
      Q(0) => S17_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_4 => of_pc_ii_4,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[27].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_234
     port map (
      E(0) => E(0),
      I017_out => I017_out,
      Q(0) => S17_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_4 => of_pc_ii_4,
      \out\(0) => p_1_in18_in
    );
\Instruction_Prefetch_Mux[28].Gen_Instr_DFF\: entity work.MB_FDR_235
     port map (
      Clk => Clk,
      D(0) => \^d\(3),
      I013_out => I013_out,
      IReady => IReady,
      Q(0) => S12_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_3 => of_pc_ii_3,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[28].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_236
     port map (
      E(0) => E(0),
      I013_out => I013_out,
      Q(0) => S12_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_3 => of_pc_ii_3,
      \out\(0) => p_1_in13_in
    );
\Instruction_Prefetch_Mux[29].Gen_Instr_DFF\: entity work.MB_FDR_237
     port map (
      Clk => Clk,
      D(0) => \^d\(2),
      I09_out => I09_out,
      IReady => IReady,
      Q(0) => S,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_2 => of_pc_ii_2,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[29].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_238
     port map (
      E(0) => E(0),
      I09_out => I09_out,
      Q(0) => S,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_2 => of_pc_ii_2,
      \out\(0) => p_1_in8_in
    );
\Instruction_Prefetch_Mux[2].Gen_Instr_DFF\: entity work.MB_FDR_239
     port map (
      Clk => Clk,
      D(0) => \^d\(29),
      I0117_out => I0117_out,
      IReady => IReady,
      Q(0) => S142_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_29 => of_pc_ii_29,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[2].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_240
     port map (
      E(0) => E(0),
      I0117_out => I0117_out,
      Q(0) => S142_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_29 => of_pc_ii_29,
      \out\(0) => p_1_in143_in
    );
\Instruction_Prefetch_Mux[30].Gen_Instr_DFF\: entity work.MB_FDR_241
     port map (
      Clk => Clk,
      D(0) => \^d\(1),
      I05_out => I05_out,
      IReady => IReady,
      Q(0) => p_1_in3_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_1 => of_pc_ii_1,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[30].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_242
     port map (
      E(0) => E(0),
      I05_out => I05_out,
      Q(0) => p_1_in3_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_1 => of_pc_ii_1,
      \out\(0) => p_2_in4_in
    );
\Instruction_Prefetch_Mux[31].Gen_Instr_DFF\: entity work.MB_FDR_243
     port map (
      Clk => Clk,
      D(0) => \^d\(0),
      I0 => I0,
      IReady => IReady,
      Q(0) => \if_pc_reg_n_0_[31]\,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_0 => of_pc_ii_0,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[31].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_244
     port map (
      E(0) => E(0),
      I0 => I0,
      Q(0) => \if_pc_reg_n_0_[31]\,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_0 => of_pc_ii_0,
      \out\(0) => \PC_Buffer_reg[3][0]_srl4_n_0\
    );
\Instruction_Prefetch_Mux[3].Gen_Instr_DFF\: entity work.MB_FDR_245
     port map (
      Clk => Clk,
      D(0) => \^d\(28),
      I0113_out => I0113_out,
      IReady => IReady,
      Q(0) => S137_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_28 => of_pc_ii_28,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[3].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_246
     port map (
      E(0) => E(0),
      I0113_out => I0113_out,
      Q(0) => S137_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_28 => of_pc_ii_28,
      \out\(0) => p_1_in138_in
    );
\Instruction_Prefetch_Mux[4].Gen_Instr_DFF\: entity work.MB_FDR_247
     port map (
      Clk => Clk,
      D(0) => \^d\(27),
      I0109_out => I0109_out,
      IReady => IReady,
      Q(0) => S132_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_27 => of_pc_ii_27,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[4].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_248
     port map (
      E(0) => E(0),
      I0109_out => I0109_out,
      Q(0) => S132_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_27 => of_pc_ii_27,
      \out\(0) => p_1_in133_in
    );
\Instruction_Prefetch_Mux[5].Gen_Instr_DFF\: entity work.MB_FDR_249
     port map (
      Clk => Clk,
      D(0) => \^d\(26),
      I0105_out => I0105_out,
      IReady => IReady,
      Q(0) => S127_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_26 => of_pc_ii_26,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[5].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_250
     port map (
      E(0) => E(0),
      I0105_out => I0105_out,
      Q(0) => S127_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_26 => of_pc_ii_26,
      \out\(0) => p_1_in128_in
    );
\Instruction_Prefetch_Mux[6].Gen_Instr_DFF\: entity work.MB_FDR_251
     port map (
      Clk => Clk,
      D(0) => \^d\(25),
      I0101_out => I0101_out,
      IReady => IReady,
      Q(0) => S122_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_25 => of_pc_ii_25,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[6].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_252
     port map (
      E(0) => E(0),
      I0101_out => I0101_out,
      Q(0) => S122_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_25 => of_pc_ii_25,
      \out\(0) => p_1_in123_in
    );
\Instruction_Prefetch_Mux[7].Gen_Instr_DFF\: entity work.MB_FDR_253
     port map (
      Clk => Clk,
      D(0) => \^d\(24),
      I097_out => I097_out,
      IReady => IReady,
      Q(0) => S117_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_24 => of_pc_ii_24,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[7].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_254
     port map (
      E(0) => E(0),
      I097_out => I097_out,
      Q(0) => S117_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_24 => of_pc_ii_24,
      \out\(0) => p_1_in118_in
    );
\Instruction_Prefetch_Mux[8].Gen_Instr_DFF\: entity work.MB_FDR_255
     port map (
      Clk => Clk,
      D(0) => \^d\(23),
      I093_out => I093_out,
      IReady => IReady,
      Q(0) => S112_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_23 => of_pc_ii_23,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[8].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_256
     port map (
      E(0) => E(0),
      I093_out => I093_out,
      Q(0) => S112_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_23 => of_pc_ii_23,
      \out\(0) => p_1_in113_in
    );
\Instruction_Prefetch_Mux[9].Gen_Instr_DFF\: entity work.MB_FDR_257
     port map (
      Clk => Clk,
      D(0) => \^d\(22),
      I089_out => I089_out,
      IReady => IReady,
      Q(0) => S107_in,
      if_missed_fetch => if_missed_fetch,
      if_sel_input(0) => if_sel_input(0),
      of_pc_ii_22 => of_pc_ii_22,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[9].PC_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_258
     port map (
      E(0) => E(0),
      I089_out => I089_out,
      Q(0) => S107_in,
      if_sel_input(0) => if_sel_input(1),
      of_pc_ii_22 => of_pc_ii_22,
      \out\(0) => p_1_in108_in
    );
\PC_Buffer_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \if_pc_reg_n_0_[31]\,
      Q => \PC_Buffer_reg[3][0]_srl4_n_0\
    );
\PC_Buffer_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S47_in,
      Q => p_1_in48_in
    );
\PC_Buffer_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S52_in,
      Q => p_1_in53_in
    );
\PC_Buffer_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S57_in,
      Q => p_1_in58_in
    );
\PC_Buffer_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S62_in,
      Q => p_1_in63_in
    );
\PC_Buffer_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S67_in,
      Q => p_1_in68_in
    );
\PC_Buffer_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S72_in,
      Q => p_1_in73_in
    );
\PC_Buffer_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S77_in,
      Q => p_1_in78_in
    );
\PC_Buffer_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S82_in,
      Q => p_1_in83_in
    );
\PC_Buffer_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S87_in,
      Q => p_1_in88_in
    );
\PC_Buffer_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S92_in,
      Q => p_1_in93_in
    );
\PC_Buffer_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => p_1_in3_in,
      Q => p_2_in4_in
    );
\PC_Buffer_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S97_in,
      Q => p_1_in98_in
    );
\PC_Buffer_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S102_in,
      Q => p_1_in103_in
    );
\PC_Buffer_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S107_in,
      Q => p_1_in108_in
    );
\PC_Buffer_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S112_in,
      Q => p_1_in113_in
    );
\PC_Buffer_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S117_in,
      Q => p_1_in118_in
    );
\PC_Buffer_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S122_in,
      Q => p_1_in123_in
    );
\PC_Buffer_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S127_in,
      Q => p_1_in128_in
    );
\PC_Buffer_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S132_in,
      Q => p_1_in133_in
    );
\PC_Buffer_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S137_in,
      Q => p_1_in138_in
    );
\PC_Buffer_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S142_in,
      Q => p_1_in143_in
    );
\PC_Buffer_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S,
      Q => p_1_in8_in
    );
\PC_Buffer_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S147_in,
      Q => p_1_in148_in
    );
\PC_Buffer_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S152_in,
      Q => p_1_in153_in
    );
\PC_Buffer_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S12_in,
      Q => p_1_in13_in
    );
\PC_Buffer_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S17_in,
      Q => p_1_in18_in
    );
\PC_Buffer_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S22_in,
      Q => p_1_in23_in
    );
\PC_Buffer_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S27_in,
      Q => p_1_in28_in
    );
\PC_Buffer_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S32_in,
      Q => p_1_in33_in
    );
\PC_Buffer_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S37_in,
      Q => p_1_in38_in
    );
\PC_Buffer_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => if_sel_input(2),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => S42_in,
      Q => p_1_in43_in
    );
\ex_pc_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(31),
      Q => ex_pc(0),
      R => \out\(0)
    );
\ex_pc_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(21),
      Q => ex_pc(10),
      R => \out\(0)
    );
\ex_pc_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(20),
      Q => ex_pc(11),
      R => \out\(0)
    );
\ex_pc_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(19),
      Q => ex_pc(12),
      R => \out\(0)
    );
\ex_pc_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(18),
      Q => ex_pc(13),
      R => \out\(0)
    );
\ex_pc_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(17),
      Q => ex_pc(14),
      R => \out\(0)
    );
\ex_pc_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(16),
      Q => ex_pc(15),
      R => \out\(0)
    );
\ex_pc_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(15),
      Q => ex_pc(16),
      R => \out\(0)
    );
\ex_pc_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(14),
      Q => ex_pc(17),
      R => \out\(0)
    );
\ex_pc_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(13),
      Q => ex_pc(18),
      R => \out\(0)
    );
\ex_pc_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(12),
      Q => ex_pc(19),
      R => \out\(0)
    );
\ex_pc_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(30),
      Q => ex_pc(1),
      R => \out\(0)
    );
\ex_pc_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(11),
      Q => ex_pc(20),
      R => \out\(0)
    );
\ex_pc_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(10),
      Q => ex_pc(21),
      R => \out\(0)
    );
\ex_pc_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(9),
      Q => ex_pc(22),
      R => \out\(0)
    );
\ex_pc_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(8),
      Q => ex_pc(23),
      R => \out\(0)
    );
\ex_pc_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(7),
      Q => ex_pc(24),
      R => \out\(0)
    );
\ex_pc_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(6),
      Q => ex_pc(25),
      R => \out\(0)
    );
\ex_pc_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(5),
      Q => ex_pc(26),
      R => \out\(0)
    );
\ex_pc_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(4),
      Q => ex_pc(27),
      R => \out\(0)
    );
\ex_pc_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(3),
      Q => ex_pc(28),
      R => \out\(0)
    );
\ex_pc_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(2),
      Q => ex_pc(29),
      R => \out\(0)
    );
\ex_pc_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(29),
      Q => ex_pc(2),
      R => \out\(0)
    );
\ex_pc_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(1),
      Q => ex_pc(30),
      R => \out\(0)
    );
\ex_pc_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(0),
      Q => ex_pc(31),
      R => \out\(0)
    );
\ex_pc_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(28),
      Q => ex_pc(3),
      R => \out\(0)
    );
\ex_pc_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(27),
      Q => ex_pc(4),
      R => \out\(0)
    );
\ex_pc_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(26),
      Q => ex_pc(5),
      R => \out\(0)
    );
\ex_pc_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(25),
      Q => ex_pc(6),
      R => \out\(0)
    );
\ex_pc_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(24),
      Q => ex_pc(7),
      R => \out\(0)
    );
\ex_pc_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(23),
      Q => ex_pc(8),
      R => \out\(0)
    );
\ex_pc_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \^d\(22),
      Q => ex_pc(9),
      R => \out\(0)
    );
\if_pc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(31),
      Q => S152_in,
      S => \out\(0)
    );
\if_pc_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(21),
      Q => S102_in,
      S => \out\(0)
    );
\if_pc_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(20),
      Q => S97_in,
      S => \out\(0)
    );
\if_pc_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(19),
      Q => S92_in,
      S => \out\(0)
    );
\if_pc_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(18),
      Q => S87_in,
      S => \out\(0)
    );
\if_pc_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(17),
      Q => S82_in,
      S => \out\(0)
    );
\if_pc_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(16),
      Q => S77_in,
      S => \out\(0)
    );
\if_pc_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(15),
      Q => S72_in,
      S => \out\(0)
    );
\if_pc_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(14),
      Q => S67_in,
      S => \out\(0)
    );
\if_pc_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(13),
      Q => S62_in,
      S => \out\(0)
    );
\if_pc_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(12),
      Q => S57_in,
      S => \out\(0)
    );
\if_pc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(30),
      Q => S147_in,
      S => \out\(0)
    );
\if_pc_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(11),
      Q => S52_in,
      S => \out\(0)
    );
\if_pc_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(10),
      Q => S47_in,
      S => \out\(0)
    );
\if_pc_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(9),
      Q => S42_in,
      S => \out\(0)
    );
\if_pc_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(8),
      Q => S37_in,
      S => \out\(0)
    );
\if_pc_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(7),
      Q => S32_in,
      S => \out\(0)
    );
\if_pc_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(6),
      Q => S27_in,
      S => \out\(0)
    );
\if_pc_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(5),
      Q => S22_in,
      S => \out\(0)
    );
\if_pc_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(4),
      Q => S17_in,
      S => \out\(0)
    );
\if_pc_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(3),
      Q => S12_in,
      S => \out\(0)
    );
\if_pc_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(2),
      Q => S,
      S => \out\(0)
    );
\if_pc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(29),
      Q => S142_in,
      S => \out\(0)
    );
\if_pc_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(1),
      Q => p_1_in3_in,
      R => \out\(0)
    );
\if_pc_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(0),
      Q => \if_pc_reg_n_0_[31]\,
      R => \out\(0)
    );
\if_pc_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(28),
      Q => S137_in,
      S => \out\(0)
    );
\if_pc_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(27),
      Q => S132_in,
      S => \out\(0)
    );
\if_pc_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(26),
      Q => S127_in,
      S => \out\(0)
    );
\if_pc_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(25),
      Q => S122_in,
      S => \out\(0)
    );
\if_pc_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(24),
      Q => S117_in,
      S => \out\(0)
    );
\if_pc_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(23),
      Q => S112_in,
      S => \out\(0)
    );
\if_pc_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \Using_FPGA.Native_0\(0),
      D => \^if_pc_reg[0]_0\(22),
      Q => S107_in,
      S => \out\(0)
    );
\mem_pc_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(0),
      Q => \Using_FPGA.Native\(31),
      R => \out\(0)
    );
\mem_pc_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(10),
      Q => \Using_FPGA.Native\(21),
      R => \out\(0)
    );
\mem_pc_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(11),
      Q => \Using_FPGA.Native\(20),
      R => \out\(0)
    );
\mem_pc_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(12),
      Q => \Using_FPGA.Native\(19),
      R => \out\(0)
    );
\mem_pc_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(13),
      Q => \Using_FPGA.Native\(18),
      R => \out\(0)
    );
\mem_pc_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(14),
      Q => \Using_FPGA.Native\(17),
      R => \out\(0)
    );
\mem_pc_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(15),
      Q => \Using_FPGA.Native\(16),
      R => \out\(0)
    );
\mem_pc_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(16),
      Q => \Using_FPGA.Native\(15),
      R => \out\(0)
    );
\mem_pc_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(17),
      Q => \Using_FPGA.Native\(14),
      R => \out\(0)
    );
\mem_pc_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(18),
      Q => \Using_FPGA.Native\(13),
      R => \out\(0)
    );
\mem_pc_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(19),
      Q => \Using_FPGA.Native\(12),
      R => \out\(0)
    );
\mem_pc_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(1),
      Q => \Using_FPGA.Native\(30),
      R => \out\(0)
    );
\mem_pc_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(20),
      Q => \Using_FPGA.Native\(11),
      R => \out\(0)
    );
\mem_pc_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(21),
      Q => \Using_FPGA.Native\(10),
      R => \out\(0)
    );
\mem_pc_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(22),
      Q => \Using_FPGA.Native\(9),
      R => \out\(0)
    );
\mem_pc_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(23),
      Q => \Using_FPGA.Native\(8),
      R => \out\(0)
    );
\mem_pc_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(24),
      Q => \Using_FPGA.Native\(7),
      R => \out\(0)
    );
\mem_pc_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(25),
      Q => \Using_FPGA.Native\(6),
      R => \out\(0)
    );
\mem_pc_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(26),
      Q => \Using_FPGA.Native\(5),
      R => \out\(0)
    );
\mem_pc_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(27),
      Q => \Using_FPGA.Native\(4),
      R => \out\(0)
    );
\mem_pc_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(28),
      Q => \Using_FPGA.Native\(3),
      R => \out\(0)
    );
\mem_pc_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(29),
      Q => \Using_FPGA.Native\(2),
      R => \out\(0)
    );
\mem_pc_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(2),
      Q => \Using_FPGA.Native\(29),
      R => \out\(0)
    );
\mem_pc_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(30),
      Q => \Using_FPGA.Native\(1),
      R => \out\(0)
    );
\mem_pc_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(31),
      Q => \Using_FPGA.Native\(0),
      R => \out\(0)
    );
\mem_pc_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(3),
      Q => \Using_FPGA.Native\(28),
      R => \out\(0)
    );
\mem_pc_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(4),
      Q => \Using_FPGA.Native\(27),
      R => \out\(0)
    );
\mem_pc_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(5),
      Q => \Using_FPGA.Native\(26),
      R => \out\(0)
    );
\mem_pc_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(6),
      Q => \Using_FPGA.Native\(25),
      R => \out\(0)
    );
\mem_pc_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(7),
      Q => \Using_FPGA.Native\(24),
      R => \out\(0)
    );
\mem_pc_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(8),
      Q => \Using_FPGA.Native\(23),
      R => \out\(0)
    );
\mem_pc_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_pc(9),
      Q => \Using_FPGA.Native\(22),
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PreFetch_Buffer_gti is
  port (
    \LOCKSTEP_Out_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native\ : out STD_LOGIC;
    of_valid : out STD_LOGIC;
    of_instr : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ex_instr_reg[11]\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    of_predecode : out STD_LOGIC_VECTOR ( 0 to 10 );
    of_branch_with_delayslot35_out : out STD_LOGIC;
    if_fetch_in_progress_reg : out STD_LOGIC;
    if_missed_fetch_reg : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_gpr_write_reg : out STD_LOGIC;
    \Using_FSL.ex_fsl_get_reg\ : out STD_LOGIC;
    \Using_FSL.ex_fsl_put_reg\ : out STD_LOGIC;
    ex_is_div_instr_I_reg : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    EX_CMP_Op_reg : out STD_LOGIC;
    EX_Unsigned_Op_reg : out STD_LOGIC;
    EX_Use_Carry_reg : out STD_LOGIC;
    ex_load_alu_carry_reg : out STD_LOGIC;
    \Using_FSL.ex_sel_fsl_i_reg\ : out STD_LOGIC;
    \Using_FSL.ex_fsl_blocking_reg\ : out STD_LOGIC;
    ex_load_shift_carry_reg : out STD_LOGIC;
    ex_is_multi_instr2_reg : out STD_LOGIC;
    mem_jump_taken_reg : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    ex_alu_sel_logic_i_reg : out STD_LOGIC;
    I1 : out STD_LOGIC;
    \EX_Op1_reg[27]\ : out STD_LOGIC;
    \EX_Op1_reg[28]\ : out STD_LOGIC;
    \EX_Op1_reg[29]\ : out STD_LOGIC;
    \EX_Op1_reg[30]\ : out STD_LOGIC;
    \EX_Op1_reg[31]\ : out STD_LOGIC;
    \EX_Op1_reg[26]\ : out STD_LOGIC;
    \EX_Op1_reg[25]\ : out STD_LOGIC;
    \EX_Op1_reg[24]\ : out STD_LOGIC;
    \EX_Op1_reg[23]\ : out STD_LOGIC;
    \EX_Op1_reg[22]\ : out STD_LOGIC;
    \EX_Op1_reg[21]\ : out STD_LOGIC;
    \EX_Op1_reg[20]\ : out STD_LOGIC;
    \EX_Op1_reg[19]\ : out STD_LOGIC;
    \EX_Op1_reg[18]\ : out STD_LOGIC;
    \EX_Op1_reg[17]\ : out STD_LOGIC;
    \EX_Op1_reg[16]\ : out STD_LOGIC;
    \EX_Op1_reg[15]\ : out STD_LOGIC;
    \EX_Op1_reg[14]\ : out STD_LOGIC;
    \EX_Op1_reg[13]\ : out STD_LOGIC;
    \EX_Op1_reg[12]\ : out STD_LOGIC;
    \EX_Op1_reg[11]\ : out STD_LOGIC;
    \EX_Op1_reg[10]\ : out STD_LOGIC;
    \EX_Op1_reg[9]\ : out STD_LOGIC;
    \EX_Op1_reg[8]\ : out STD_LOGIC;
    \EX_Op1_reg[7]\ : out STD_LOGIC;
    \EX_Op1_reg[6]\ : out STD_LOGIC;
    \EX_Op1_reg[5]\ : out STD_LOGIC;
    \EX_Op1_reg[4]\ : out STD_LOGIC;
    \EX_Op1_reg[3]\ : out STD_LOGIC;
    \EX_Op1_reg[2]\ : out STD_LOGIC;
    \EX_Op1_reg[1]\ : out STD_LOGIC;
    if_pre_buffer_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    if_fetch_for_timing_optimization1 : out STD_LOGIC;
    ex_op1_cmp_eq_n5_out : out STD_LOGIC;
    ex_op1_cmp_eq1 : out STD_LOGIC;
    force_Val2_N_reg : out STD_LOGIC;
    use_Reg_Neg_DI1_out : out STD_LOGIC;
    force_Val10_out : out STD_LOGIC;
    use_Reg_Neg_S3_out : out STD_LOGIC;
    force12_out : out STD_LOGIC;
    \EX_ALU_Op_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_enable_alu_i_reg : out STD_LOGIC;
    of_op1_sel_spr : out STD_LOGIC;
    ex_move_to_MSR_instr10_out : out STD_LOGIC;
    \EX_Op2_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    of_pipe_ctrl : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \EX_Op3_reg[0]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \EX_Op3_reg[31]\ : out STD_LOGIC;
    \EX_Op3_reg[31]_0\ : out STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[0]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \EX_Branch_CMP_Op1_reg[31]\ : out STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[31]_0\ : out STD_LOGIC;
    \imm_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_SWAP_Instr_reg : out STD_LOGIC;
    ex_mbar_decode_cmb : out STD_LOGIC;
    ex_mbar_is_sleep_cmb : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    D119_out : out STD_LOGIC;
    EX_SWAP_BYTE_Instr_reg : out STD_LOGIC;
    ex_is_multi_or_load_instr0 : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    ex_op1_cmp_eq : out STD_LOGIC;
    ex_set_bip : out STD_LOGIC;
    ex_enable_sext_shift_i0 : out STD_LOGIC;
    ex_sel_alu_i0 : out STD_LOGIC;
    of_Sel_SPR_MSR5_out : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    \EX_Sext_Op_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    of_fsl_control : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_delayslot_Instr2 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    p_0_in42_in : in STD_LOGIC;
    IReady : in STD_LOGIC;
    if_fetch_in_progress : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    ex_gpr_write_reg_0 : in STD_LOGIC;
    ex_fsl_get : in STD_LOGIC;
    FSL_Get_Succesful : in STD_LOGIC;
    M0_AXIS_TREADY : in STD_LOGIC;
    \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\ : in STD_LOGIC;
    ex_fsl_put : in STD_LOGIC;
    ex_valid : in STD_LOGIC;
    EX_Is_Div_Instr : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    ex_jump_nodelay : in STD_LOGIC;
    GPR_Op2 : in STD_LOGIC_VECTOR ( 0 to 31 );
    ex_sel_fsl : in STD_LOGIC;
    FSL_Put_Blocking : in STD_LOGIC;
    ex_branch_with_delayslot : in STD_LOGIC;
    ex_jump_q : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ex_MSR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in00 : in STD_LOGIC;
    \wb_read_lsb_sel_reg[1]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ex_sel_alu_i_reg : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    EX_Fwd : in STD_LOGIC_VECTOR ( 30 downto 0 );
    MEM_Fwd : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WB_Byte_Access_reg : in STD_LOGIC;
    WB_Byte_Access_reg_0 : in STD_LOGIC;
    WB_Byte_Access_reg_1 : in STD_LOGIC;
    WB_Byte_Access_reg_2 : in STD_LOGIC;
    WB_Byte_Access_reg_3 : in STD_LOGIC;
    WB_Byte_Access_reg_4 : in STD_LOGIC;
    WB_Byte_Access_reg_5 : in STD_LOGIC;
    WB_Byte_Access_reg_6 : in STD_LOGIC;
    WB_Doublet_Access_reg : in STD_LOGIC;
    \imm_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    of_read_imm_reg : in STD_LOGIC;
    WB_Doublet_Access_reg_0 : in STD_LOGIC;
    WB_Doublet_Access_reg_1 : in STD_LOGIC;
    WB_Doublet_Access_reg_2 : in STD_LOGIC;
    WB_Doublet_Access_reg_3 : in STD_LOGIC;
    WB_Doublet_Access_reg_4 : in STD_LOGIC;
    WB_Doublet_Access_reg_5 : in STD_LOGIC;
    WB_Doublet_Access_reg_6 : in STD_LOGIC;
    WB_Doublet_Access_reg_7 : in STD_LOGIC;
    WB_Doublet_Access_reg_8 : in STD_LOGIC;
    WB_Doublet_Access_reg_9 : in STD_LOGIC;
    WB_Doublet_Access_reg_10 : in STD_LOGIC;
    WB_Doublet_Access_reg_11 : in STD_LOGIC;
    WB_Doublet_Access_reg_12 : in STD_LOGIC;
    WB_Doublet_Access_reg_13 : in STD_LOGIC;
    WB_Doublet_Access_reg_14 : in STD_LOGIC;
    ex_is_multi_or_load_instr : in STD_LOGIC;
    of_read_ex_write_op2_conflict_part2 : in STD_LOGIC;
    of_read_ex_write_op2_conflict_part1 : in STD_LOGIC;
    mem_is_multi_or_load_instr : in STD_LOGIC;
    of_read_mem_write_op2_conflict_part2 : in STD_LOGIC;
    of_read_mem_write_op2_conflict_part1 : in STD_LOGIC;
    GPR_Op3 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mem_gpr_write : in STD_LOGIC;
    mem_valid_instr : in STD_LOGIC;
    p_107_in : in STD_LOGIC;
    GPR_Op1 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wb_reset_reg : in STD_LOGIC;
    \ex_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_110_in : in STD_LOGIC;
    ex_mbar_decode : in STD_LOGIC;
    ex_mbar_is_sleep : in STD_LOGIC;
    ex_load_store_instr_s : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    of_read_ex_write_op3_conflict_part1 : in STD_LOGIC;
    of_read_ex_write_op3_conflict_part2 : in STD_LOGIC
  );
end PreFetch_Buffer_gti;

architecture STRUCTURE of PreFetch_Buffer_gti is
  signal \^d\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal EX_ALU_Op165_out : STD_LOGIC;
  signal \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF_n_1\ : STD_LOGIC;
  signal I0101_out : STD_LOGIC;
  signal I0105_out : STD_LOGIC;
  signal I0109_out : STD_LOGIC;
  signal I0113_out : STD_LOGIC;
  signal I0117_out : STD_LOGIC;
  signal I0121_out : STD_LOGIC;
  signal I0125_out : STD_LOGIC;
  signal I0129_out : STD_LOGIC;
  signal I0133_out : STD_LOGIC;
  signal I0137_out : STD_LOGIC;
  signal I013_out : STD_LOGIC;
  signal I0141_out : STD_LOGIC;
  signal I0145_out : STD_LOGIC;
  signal I0149_out : STD_LOGIC;
  signal I0153_out : STD_LOGIC;
  signal I0157_out : STD_LOGIC;
  signal I0161_out : STD_LOGIC;
  signal I0165_out : STD_LOGIC;
  signal I0169_out : STD_LOGIC;
  signal I017_out : STD_LOGIC;
  signal I021_out : STD_LOGIC;
  signal I025_out : STD_LOGIC;
  signal I029_out : STD_LOGIC;
  signal I033_out : STD_LOGIC;
  signal I037_out : STD_LOGIC;
  signal I041_out : STD_LOGIC;
  signal I045_out : STD_LOGIC;
  signal I049_out : STD_LOGIC;
  signal I053_out : STD_LOGIC;
  signal I057_out : STD_LOGIC;
  signal I05_out : STD_LOGIC;
  signal I061_out : STD_LOGIC;
  signal I065_out : STD_LOGIC;
  signal I069_out : STD_LOGIC;
  signal I073_out : STD_LOGIC;
  signal I077_out : STD_LOGIC;
  signal I081_out : STD_LOGIC;
  signal I085_out : STD_LOGIC;
  signal I089_out : STD_LOGIC;
  signal I093_out : STD_LOGIC;
  signal I097_out : STD_LOGIC;
  signal I09_out : STD_LOGIC;
  signal I1103_out : STD_LOGIC;
  signal I1107_out : STD_LOGIC;
  signal I1111_out : STD_LOGIC;
  signal I1115_out : STD_LOGIC;
  signal I1119_out : STD_LOGIC;
  signal I111_out : STD_LOGIC;
  signal I1123_out : STD_LOGIC;
  signal I1127_out : STD_LOGIC;
  signal I1131_out : STD_LOGIC;
  signal I1135_out : STD_LOGIC;
  signal I1139_out : STD_LOGIC;
  signal I1143_out : STD_LOGIC;
  signal I1147_out : STD_LOGIC;
  signal I1151_out : STD_LOGIC;
  signal I1155_out : STD_LOGIC;
  signal I1159_out : STD_LOGIC;
  signal I115_out : STD_LOGIC;
  signal I1163_out : STD_LOGIC;
  signal I1167_out : STD_LOGIC;
  signal I119_out : STD_LOGIC;
  signal I123_out : STD_LOGIC;
  signal I127_out : STD_LOGIC;
  signal I131_out : STD_LOGIC;
  signal I135_out : STD_LOGIC;
  signal I139_out : STD_LOGIC;
  signal I13_out : STD_LOGIC;
  signal I143_out : STD_LOGIC;
  signal I147_out : STD_LOGIC;
  signal I151_out : STD_LOGIC;
  signal I155_out : STD_LOGIC;
  signal I159_out : STD_LOGIC;
  signal I163_out : STD_LOGIC;
  signal I167_out : STD_LOGIC;
  signal I171_out : STD_LOGIC;
  signal I175_out : STD_LOGIC;
  signal I179_out : STD_LOGIC;
  signal I17_out : STD_LOGIC;
  signal I183_out : STD_LOGIC;
  signal I187_out : STD_LOGIC;
  signal I191_out : STD_LOGIC;
  signal I195_out : STD_LOGIC;
  signal I199_out : STD_LOGIC;
  signal I4 : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_8\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[10].Gen_Instr_DFF_n_2\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[10].Gen_Instr_DFF_n_3\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[10].Gen_Instr_DFF_n_4\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_10\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_11\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_12\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_13\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_14\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_15\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_16\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_17\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_18\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_19\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_3\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_4\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_5\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_6\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_7\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_8\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_9\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[17].Gen_Instr_DFF_n_3\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[18].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[19].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[1].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[1].Gen_Instr_DFF_n_14\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[1].Gen_Instr_DFF_n_15\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[20].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[21].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[22].Gen_Instr_DFF_n_2\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[23].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[24].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[26].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[27].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[28].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[29].Gen_Instr_DFF_n_2\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[2].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[2].Gen_Instr_DFF_n_3\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[30].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[31].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[32].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[32].Gen_Instr_DFF_n_2\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_2\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_3\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_4\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_2\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_3\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_4\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[4].Gen_Instr_DFF_n_42\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[6].Gen_Instr_DFF_n_33\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[6].Gen_Instr_DFF_n_34\ : STD_LOGIC;
  signal \^lockstep_out_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^using_fpga.native\ : STD_LOGIC;
  signal ex_gpr_write29_out : STD_LOGIC;
  signal \^ex_instr_reg[11]\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^ex_is_multi_instr2_reg\ : STD_LOGIC;
  signal \ibuffer_reg[3][0]_srl4_n_0\ : STD_LOGIC;
  signal \^if_pre_buffer_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal if_predecode : STD_LOGIC_VECTOR ( 0 to 0 );
  signal if_sel_input : STD_LOGIC_VECTOR ( 1 to 2 );
  signal of_Valid_II : STD_LOGIC;
  signal \^of_instr\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal of_instr_ii_0 : STD_LOGIC;
  signal of_instr_ii_1 : STD_LOGIC;
  signal of_instr_ii_10 : STD_LOGIC;
  signal of_instr_ii_11 : STD_LOGIC;
  signal of_instr_ii_12 : STD_LOGIC;
  signal of_instr_ii_13 : STD_LOGIC;
  signal of_instr_ii_14 : STD_LOGIC;
  signal of_instr_ii_15 : STD_LOGIC;
  signal of_instr_ii_16 : STD_LOGIC;
  signal of_instr_ii_17 : STD_LOGIC;
  signal of_instr_ii_18 : STD_LOGIC;
  signal of_instr_ii_19 : STD_LOGIC;
  signal of_instr_ii_2 : STD_LOGIC;
  signal of_instr_ii_20 : STD_LOGIC;
  signal of_instr_ii_21 : STD_LOGIC;
  signal of_instr_ii_22 : STD_LOGIC;
  signal of_instr_ii_23 : STD_LOGIC;
  signal of_instr_ii_24 : STD_LOGIC;
  signal of_instr_ii_25 : STD_LOGIC;
  signal of_instr_ii_26 : STD_LOGIC;
  signal of_instr_ii_27 : STD_LOGIC;
  signal of_instr_ii_28 : STD_LOGIC;
  signal of_instr_ii_29 : STD_LOGIC;
  signal of_instr_ii_3 : STD_LOGIC;
  signal of_instr_ii_30 : STD_LOGIC;
  signal of_instr_ii_31 : STD_LOGIC;
  signal of_instr_ii_32 : STD_LOGIC;
  signal of_instr_ii_33 : STD_LOGIC;
  signal of_instr_ii_34 : STD_LOGIC;
  signal of_instr_ii_35 : STD_LOGIC;
  signal of_instr_ii_36 : STD_LOGIC;
  signal of_instr_ii_37 : STD_LOGIC;
  signal of_instr_ii_38 : STD_LOGIC;
  signal of_instr_ii_39 : STD_LOGIC;
  signal of_instr_ii_4 : STD_LOGIC;
  signal of_instr_ii_40 : STD_LOGIC;
  signal of_instr_ii_41 : STD_LOGIC;
  signal of_instr_ii_42 : STD_LOGIC;
  signal of_instr_ii_5 : STD_LOGIC;
  signal of_instr_ii_6 : STD_LOGIC;
  signal of_instr_ii_7 : STD_LOGIC;
  signal of_instr_ii_8 : STD_LOGIC;
  signal of_instr_ii_9 : STD_LOGIC;
  signal of_op2_sel_imm : STD_LOGIC;
  signal \^of_predecode\ : STD_LOGIC_VECTOR ( 0 to 10 );
  signal of_read_wb_write_op3_conflict : STD_LOGIC;
  signal of_sel_fsl_i : STD_LOGIC;
  signal of_use_op2_s : STD_LOGIC;
  signal \^of_valid\ : STD_LOGIC;
  signal p_1_in104_in : STD_LOGIC;
  signal p_1_in109_in : STD_LOGIC;
  signal p_1_in114_in : STD_LOGIC;
  signal p_1_in119_in : STD_LOGIC;
  signal p_1_in124_in : STD_LOGIC;
  signal p_1_in129_in : STD_LOGIC;
  signal p_1_in134_in : STD_LOGIC;
  signal p_1_in139_in : STD_LOGIC;
  signal p_1_in144_in : STD_LOGIC;
  signal p_1_in149_in : STD_LOGIC;
  signal p_1_in14_in : STD_LOGIC;
  signal p_1_in154_in : STD_LOGIC;
  signal p_1_in159_in : STD_LOGIC;
  signal p_1_in15_in : STD_LOGIC;
  signal p_1_in164_in : STD_LOGIC;
  signal p_1_in169_in : STD_LOGIC;
  signal p_1_in174_in : STD_LOGIC;
  signal p_1_in179_in : STD_LOGIC;
  signal p_1_in184_in : STD_LOGIC;
  signal p_1_in189_in : STD_LOGIC;
  signal p_1_in194_in : STD_LOGIC;
  signal p_1_in199_in : STD_LOGIC;
  signal p_1_in19_in_0 : STD_LOGIC;
  signal p_1_in204_in : STD_LOGIC;
  signal p_1_in209_in : STD_LOGIC;
  signal p_1_in24_in : STD_LOGIC;
  signal p_1_in29_in : STD_LOGIC;
  signal p_1_in34_in : STD_LOGIC;
  signal p_1_in39_in : STD_LOGIC;
  signal p_1_in44_in : STD_LOGIC;
  signal p_1_in49_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in54_in : STD_LOGIC;
  signal p_1_in59_in : STD_LOGIC;
  signal p_1_in64_in : STD_LOGIC;
  signal p_1_in69_in : STD_LOGIC;
  signal p_1_in74_in : STD_LOGIC;
  signal p_1_in79_in : STD_LOGIC;
  signal p_1_in84_in : STD_LOGIC;
  signal p_1_in89_in : STD_LOGIC;
  signal p_1_in94_in : STD_LOGIC;
  signal p_1_in99_in : STD_LOGIC;
  signal p_1_in9_in : STD_LOGIC;
  signal sel_input_delayslot : STD_LOGIC;
  signal sel_input_i_0 : STD_LOGIC;
  signal sel_input_i_1 : STD_LOGIC;
  signal sel_input_iii_0 : STD_LOGIC;
  signal sel_input_iii_1 : STD_LOGIC;
  signal sel_input_iii_2 : STD_LOGIC;
  signal sel_input_iii_3 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ibuffer_reg[3][0]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \ibuffer_reg[3][0]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][0]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][10]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][10]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][10]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][11]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][11]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][11]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][12]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][12]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][12]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][13]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][13]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][13]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][14]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][14]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][14]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][15]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][15]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][15]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][16]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][16]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][16]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][17]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][17]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][17]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][18]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][18]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][18]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][19]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][19]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][19]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][1]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][1]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][1]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][20]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][20]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][20]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][21]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][21]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][21]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][22]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][22]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][22]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][23]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][23]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][23]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][24]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][24]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][24]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][25]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][25]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][25]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][26]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][26]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][26]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][27]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][27]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][27]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][28]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][28]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][28]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][29]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][29]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][29]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][2]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][2]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][2]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][30]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][30]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][30]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][31]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][31]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][31]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][32]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][32]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][32]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][33]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][33]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][33]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][34]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][34]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][34]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][35]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][35]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][35]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][36]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][36]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][36]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][37]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][37]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][37]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][38]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][38]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][38]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][39]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][39]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][39]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][3]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][3]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][3]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][40]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][40]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][40]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][41]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][41]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][41]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][42]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][42]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][42]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][4]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][4]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][4]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][5]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][5]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][5]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][6]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][6]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][6]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][7]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][7]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][7]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][8]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][8]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][8]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][9]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][9]_srl4\ : label is "d_microblaze_i/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][9]_srl4 ";
begin
  D(4 downto 0) <= \^d\(4 downto 0);
  \LOCKSTEP_Out_reg[2]\(2 downto 0) <= \^lockstep_out_reg[2]\(2 downto 0);
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  \ex_instr_reg[11]\(20 downto 0) <= \^ex_instr_reg[11]\(20 downto 0);
  ex_is_multi_instr2_reg <= \^ex_is_multi_instr2_reg\;
  if_pre_buffer_addr(0) <= \^if_pre_buffer_addr\(0);
  of_instr(5 downto 0) <= \^of_instr\(5 downto 0);
  of_predecode(0 to 10) <= \^of_predecode\(0 to 10);
  of_valid <= \^of_valid\;
\Gen_Mux_Select_LUT6[1].Gen_Sel_DFF\: entity work.MB_FDR_72
     port map (
      Clk => Clk,
      IReady => IReady,
      \LOCKSTEP_Out_reg[2]\ => \^lockstep_out_reg[2]\(2),
      \LOCKSTEP_Out_reg[2]_0\(1 downto 0) => \LOCKSTEP_Out_reg[2]_0\(1 downto 0),
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      if_fetch_for_timing_optimization1 => if_fetch_for_timing_optimization1,
      if_fetch_in_progress => if_fetch_in_progress,
      if_missed_fetch => if_missed_fetch,
      if_missed_fetch_reg => if_missed_fetch_reg,
      if_sel_input(0) => if_sel_input(1),
      in00 => in00,
      \out\(0) => \out\(0),
      p_0_in42_in => p_0_in42_in,
      sel_input_iii_3 => sel_input_iii_3
    );
\Gen_Mux_Select_LUT6[1].Mux_Select_LUT6\: entity work.microblaze_v9_5_3_MB_LUT6
     port map (
      E(0) => E(0),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(2),
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      if_missed_fetch_reg => \^using_fpga.native\,
      if_sel_input(0) => if_sel_input(1),
      sel_input_iii_3 => sel_input_iii_3
    );
\Gen_Mux_Select_LUT6[2].Gen_Sel_DFF\: entity work.MB_FDR_73
     port map (
      Clk => Clk,
      IReady => IReady,
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(2),
      addr(0) => \^if_pre_buffer_addr\(0),
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      if_fetch_in_progress => if_fetch_in_progress,
      if_fetch_in_progress_reg => if_fetch_in_progress_reg,
      \if_pc_reg[0]\(0) => \if_pc_reg[0]\(0),
      if_sel_input(0) => if_sel_input(1),
      \out\(0) => \out\(0),
      p_0_in42_in => p_0_in42_in,
      sel_input_iii_2 => sel_input_iii_2
    );
\Gen_Mux_Select_LUT6[2].Mux_Select_LUT6\: entity work.microblaze_v9_5_3_MB_LUT6_74
     port map (
      E(0) => E(0),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(2),
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      if_missed_fetch_reg => \^using_fpga.native\,
      if_sel_input(1) => if_sel_input(1),
      if_sel_input(0) => if_sel_input(2),
      sel_input_iii_2 => sel_input_iii_2
    );
\Gen_Mux_Select_LUT6[3].Gen_Sel_DFF\: entity work.MB_FDR_75
     port map (
      Clk => Clk,
      if_sel_input(0) => if_sel_input(2),
      \out\(0) => \out\(0),
      sel_input_iii_1 => sel_input_iii_1
    );
\Gen_Mux_Select_LUT6[3].Mux_Select_LUT6\: entity work.microblaze_v9_5_3_MB_LUT6_76
     port map (
      E(0) => E(0),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(1),
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      if_missed_fetch_reg => \^using_fpga.native\,
      if_sel_input(1) => if_sel_input(1),
      if_sel_input(0) => if_sel_input(2),
      sel_input_iii_1 => sel_input_iii_1
    );
\Gen_Mux_Select_LUT6[4].Gen_Sel_DFF\: entity work.MB_FDR_77
     port map (
      Clk => Clk,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(42) => p_1_in209_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(41) => p_1_in204_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(40) => p_1_in199_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(39) => p_1_in194_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(38) => p_1_in189_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(37) => p_1_in184_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(36) => p_1_in179_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(35) => p_1_in174_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(34) => p_1_in169_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(33) => p_1_in164_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(32) => p_1_in159_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(31) => p_1_in154_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(30) => p_1_in149_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(29) => p_1_in144_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(28) => p_1_in139_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(27) => p_1_in134_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(26) => p_1_in129_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(25) => p_1_in124_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(24) => p_1_in119_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(23) => p_1_in114_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(22) => p_1_in109_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(21) => p_1_in104_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(20) => p_1_in99_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(19) => p_1_in94_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(18) => p_1_in89_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(17) => p_1_in84_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(16) => p_1_in79_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(15) => p_1_in74_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(14) => p_1_in69_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(13) => p_1_in64_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(12) => p_1_in59_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(11) => p_1_in54_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(10) => p_1_in49_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(9) => p_1_in44_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(8) => p_1_in39_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(7) => p_1_in34_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(6) => p_1_in29_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(5) => p_1_in24_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(4) => p_1_in19_in_0,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(3) => p_1_in14_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(2) => p_1_in9_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(1) => p_1_in4_in,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\(0) => \ibuffer_reg[3][0]_srl4_n_0\,
      I1103_out => I1103_out,
      I1107_out => I1107_out,
      I1111_out => I1111_out,
      I1115_out => I1115_out,
      I1119_out => I1119_out,
      I111_out => I111_out,
      I1123_out => I1123_out,
      I1127_out => I1127_out,
      I1131_out => I1131_out,
      I1135_out => I1135_out,
      I1139_out => I1139_out,
      I1143_out => I1143_out,
      I1147_out => I1147_out,
      I1151_out => I1151_out,
      I1155_out => I1155_out,
      I1159_out => I1159_out,
      I115_out => I115_out,
      I1163_out => I1163_out,
      I1167_out => I1167_out,
      I119_out => I119_out,
      I123_out => I123_out,
      I127_out => I127_out,
      I131_out => I131_out,
      I135_out => I135_out,
      I139_out => I139_out,
      I13_out => I13_out,
      I143_out => I143_out,
      I147_out => I147_out,
      I151_out => I151_out,
      I155_out => I155_out,
      I159_out => I159_out,
      I163_out => I163_out,
      I167_out => I167_out,
      I171_out => I171_out,
      I175_out => I175_out,
      I179_out => I179_out,
      I17_out => I17_out,
      I183_out => I183_out,
      I187_out => I187_out,
      I191_out => I191_out,
      I195_out => I195_out,
      I199_out => I199_out,
      Instr(0 to 31) => Instr(0 to 31),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(1),
      \Using_FPGA.Native_1\ => \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF_n_1\,
      \out\(0) => \out\(0),
      sel_input_i_1 => sel_input_i_1
    );
\Gen_Mux_Select_LUT6[4].Mux_Select_LUT6\: entity work.microblaze_v9_5_3_MB_LUT6_78
     port map (
      E(0) => E(0),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      \Using_FPGA.Native_1\ => \^lockstep_out_reg[2]\(1),
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      if_missed_fetch_reg => \^using_fpga.native\,
      if_sel_input(0) => if_sel_input(2),
      sel_input_iii_0 => sel_input_iii_0
    );
\Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6\: entity work.\microblaze_v9_5_3_MB_LUT6__parameterized0\
     port map (
      E(0) => E(0),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      \Using_FPGA.Native_1\ => \^lockstep_out_reg[2]\(1),
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      if_missed_fetch_reg => \^using_fpga.native\,
      if_sel_input(0) => if_sel_input(2),
      sel_input_delayslot => sel_input_delayslot
    );
\Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7
     port map (
      I4 => I4,
      sel_input_delayslot => sel_input_delayslot,
      sel_input_i_1 => sel_input_i_1,
      sel_input_iii_0 => sel_input_iii_0
    );
\Instruction_Prefetch_Mux[0].Gen_Instr_DFF\: entity work.MB_FDR_79
     port map (
      Clk => Clk,
      EX_ALU_Op165_out => EX_ALU_Op165_out,
      EX_CMP_Op_reg => EX_CMP_Op_reg,
      EX_Is_Div_Instr => EX_Is_Div_Instr,
      EX_Unsigned_Op_reg => EX_Unsigned_Op_reg,
      EX_Use_Carry_reg => EX_Use_Carry_reg,
      I0169_out => I0169_out,
      IReady => IReady,
      Instr(0) => Instr(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_10\ => \^lockstep_out_reg[2]\(0),
      \Using_FPGA.Native_11\ => \^of_instr\(0),
      \Using_FPGA.Native_2\ => \Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_8\,
      \Using_FPGA.Native_3\ => \^of_instr\(4),
      \Using_FPGA.Native_4\ => \^ex_instr_reg[11]\(0),
      \Using_FPGA.Native_5\ => \^of_instr\(3),
      \Using_FPGA.Native_6\ => \^ex_instr_reg[11]\(1),
      \Using_FPGA.Native_7\ => \^of_instr\(1),
      \Using_FPGA.Native_8\ => \^of_instr\(2),
      \Using_FPGA.Native_9\ => \^ex_is_multi_instr2_reg\,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      \ex_instr_reg[0]\ => \^of_instr\(5),
      ex_is_multi_or_load_instr0 => ex_is_multi_or_load_instr0,
      ex_jump_nodelay => ex_jump_nodelay,
      ex_load_store_instr_s => ex_load_store_instr_s,
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_42 => of_instr_ii_42,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_80
     port map (
      E(0) => E(0),
      I0169_out => I0169_out,
      I1167_out => I1167_out,
      of_instr_ii_42 => of_instr_ii_42
    );
\Instruction_Prefetch_Mux[10].Gen_Instr_DFF\: entity work.MB_FDR_81
     port map (
      Clk => Clk,
      \EX_Op3_reg[31]\ => \Instruction_Prefetch_Mux[10].Gen_Instr_DFF_n_2\,
      \EX_Op3_reg[31]_0\ => \Instruction_Prefetch_Mux[10].Gen_Instr_DFF_n_3\,
      \EX_Op3_reg[31]_1\ => \Instruction_Prefetch_Mux[10].Gen_Instr_DFF_n_4\,
      I0129_out => I0129_out,
      IReady => IReady,
      Instr(0) => Instr(10),
      Q(2 downto 0) => Q(2 downto 0),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      \Using_FPGA.Native_1\ => \^d\(2),
      \Using_FPGA.Native_2\ => \^d\(1),
      \ex_gpr_write_addr_reg[2]\(2 downto 0) => \ex_gpr_write_addr_reg[0]\(2 downto 0),
      \ex_gpr_write_addr_reg[4]\ => \^d\(0),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_32 => of_instr_ii_32,
      \out\(0) => \out\(0),
      \wb_gpr_write_addr_reg[2]\(2 downto 0) => \wb_gpr_write_addr_reg[0]\(2 downto 0)
    );
\Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_82
     port map (
      E(0) => E(0),
      I0129_out => I0129_out,
      I1127_out => I1127_out,
      of_instr_ii_32 => of_instr_ii_32
    );
\Instruction_Prefetch_Mux[11].Gen_Instr_DFF\: entity work.MB_FDR_83
     port map (
      Clk => Clk,
      I0125_out => I0125_out,
      IReady => IReady,
      Instr(0) => Instr(11),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      \ex_instr_reg[11]\ => \^ex_instr_reg[11]\(20),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_31 => of_instr_ii_31,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_84
     port map (
      E(0) => E(0),
      I0125_out => I0125_out,
      I1123_out => I1123_out,
      of_instr_ii_31 => of_instr_ii_31
    );
\Instruction_Prefetch_Mux[12].Gen_Instr_DFF\: entity work.MB_FDR_85
     port map (
      Clk => Clk,
      EX_ALU_Op165_out => EX_ALU_Op165_out,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      I0121_out => I0121_out,
      IReady => IReady,
      Instr(0) => Instr(12),
      \Using_FPGA.Native_0\ => \^of_instr\(2),
      \Using_FPGA.Native_1\ => \Instruction_Prefetch_Mux[2].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_2\ => \^of_instr\(0),
      \Using_FPGA.Native_3\ => \^of_instr\(4),
      \Using_FPGA.Native_4\ => \^of_instr\(5),
      \Using_FPGA.Native_5\ => \^of_instr\(1),
      \Using_FPGA.Native_6\ => \^of_instr\(3),
      \Using_FPGA.Native_7\ => \^ex_instr_reg[11]\(10),
      \Using_FPGA.Native_8\ => \^lockstep_out_reg[2]\(0),
      \Using_FPGA.Native_9\ => \Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_8\,
      ex_enable_alu_i_reg => ex_enable_alu_i_reg,
      \ex_instr_reg[12]\ => \^ex_instr_reg[11]\(19),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_30 => of_instr_ii_30,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_86
     port map (
      E(0) => E(0),
      I0121_out => I0121_out,
      I1119_out => I1119_out,
      of_instr_ii_30 => of_instr_ii_30
    );
\Instruction_Prefetch_Mux[13].Gen_Instr_DFF\: entity work.MB_FDR_87
     port map (
      Clk => Clk,
      I0117_out => I0117_out,
      IReady => IReady,
      Instr(0) => Instr(13),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      \ex_instr_reg[13]\ => \^ex_instr_reg[11]\(18),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_29 => of_instr_ii_29,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_88
     port map (
      E(0) => E(0),
      I0117_out => I0117_out,
      I1115_out => I1115_out,
      of_instr_ii_29 => of_instr_ii_29
    );
\Instruction_Prefetch_Mux[14].Gen_Instr_DFF\: entity work.MB_FDR_89
     port map (
      Clk => Clk,
      E(0) => E(0),
      I0113_out => I0113_out,
      IReady => IReady,
      Instr(0) => Instr(14),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      \ex_instr_reg[14]\(0) => \^ex_instr_reg[11]\(17),
      ex_mbar_decode => ex_mbar_decode,
      ex_mbar_decode_reg => ex_mbar_decode_cmb,
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_28 => of_instr_ii_28,
      \out\(0) => \out\(0),
      p_1_in15_in => p_1_in15_in
    );
\Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_90
     port map (
      E(0) => E(0),
      I0113_out => I0113_out,
      I1111_out => I1111_out,
      of_instr_ii_28 => of_instr_ii_28
    );
\Instruction_Prefetch_Mux[15].Gen_Instr_DFF\: entity work.MB_FDR_91
     port map (
      Clk => Clk,
      I0109_out => I0109_out,
      IReady => IReady,
      Instr(0) => Instr(15),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      \ex_instr_reg[15]\(0) => \^ex_instr_reg[11]\(16),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_27 => of_instr_ii_27,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_92
     port map (
      E(0) => E(0),
      I0109_out => I0109_out,
      I1107_out => I1107_out,
      of_instr_ii_27 => of_instr_ii_27
    );
\Instruction_Prefetch_Mux[16].Gen_Instr_DFF\: entity work.MB_FDR_93
     port map (
      Clk => Clk,
      E(0) => E(0),
      \EX_Op2_reg[0]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_19\,
      \EX_Op2_reg[10]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_9\,
      \EX_Op2_reg[11]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_8\,
      \EX_Op2_reg[12]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_7\,
      \EX_Op2_reg[13]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_6\,
      \EX_Op2_reg[14]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_5\,
      \EX_Op2_reg[15]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_4\,
      \EX_Op2_reg[16]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_3\,
      \EX_Op2_reg[1]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_18\,
      \EX_Op2_reg[2]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_17\,
      \EX_Op2_reg[3]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_16\,
      \EX_Op2_reg[4]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_15\,
      \EX_Op2_reg[5]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_14\,
      \EX_Op2_reg[6]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_13\,
      \EX_Op2_reg[7]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_12\,
      \EX_Op2_reg[8]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_11\,
      \EX_Op2_reg[9]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_10\,
      FSL_Get_Succesful => FSL_Get_Succesful,
      GPR_Op2(16) => GPR_Op2(0),
      GPR_Op2(15) => GPR_Op2(1),
      GPR_Op2(14) => GPR_Op2(2),
      GPR_Op2(13) => GPR_Op2(3),
      GPR_Op2(12) => GPR_Op2(4),
      GPR_Op2(11) => GPR_Op2(5),
      GPR_Op2(10) => GPR_Op2(6),
      GPR_Op2(9) => GPR_Op2(7),
      GPR_Op2(8) => GPR_Op2(8),
      GPR_Op2(7) => GPR_Op2(9),
      GPR_Op2(6) => GPR_Op2(10),
      GPR_Op2(5) => GPR_Op2(11),
      GPR_Op2(4) => GPR_Op2(12),
      GPR_Op2(3) => GPR_Op2(13),
      GPR_Op2(2) => GPR_Op2(14),
      GPR_Op2(1) => GPR_Op2(15),
      GPR_Op2(0) => GPR_Op2(16),
      I0105_out => I0105_out,
      IReady => IReady,
      Instr(0) => Instr(16),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      \Using_FSL.ex_fsl_get_reg\ => \Using_FSL.ex_fsl_get_reg\,
      \Using_FSL.ex_sel_fsl_i_reg\ => \Using_FSL.ex_sel_fsl_i_reg\,
      ex_fsl_get => ex_fsl_get,
      \ex_instr_reg[16]\ => \^ex_instr_reg[11]\(15),
      ex_sel_fsl => ex_sel_fsl,
      if_missed_fetch => if_missed_fetch,
      \imm_reg_reg[0]\(15 downto 0) => \imm_reg_reg[0]\(15 downto 0),
      of_instr_ii_26 => of_instr_ii_26,
      of_op2_sel_imm => of_op2_sel_imm,
      of_read_imm_reg => of_read_imm_reg,
      of_sel_fsl_i => of_sel_fsl_i,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_94
     port map (
      E(0) => E(0),
      I0105_out => I0105_out,
      I1103_out => I1103_out,
      of_instr_ii_26 => of_instr_ii_26
    );
\Instruction_Prefetch_Mux[17].Gen_Instr_DFF\: entity work.MB_FDR_95
     port map (
      Clk => Clk,
      E(0) => E(0),
      \EX_Op2_reg[17]\ => \Instruction_Prefetch_Mux[17].Gen_Instr_DFF_n_3\,
      FSL_Put_Blocking => FSL_Put_Blocking,
      GPR_Op2(0) => GPR_Op2(17),
      I0101_out => I0101_out,
      IReady => IReady,
      Instr(0) => Instr(17),
      \Using_FPGA.Native_0\ => \^of_instr\(0),
      \Using_FPGA.Native_1\ => \^of_instr\(3),
      \Using_FPGA.Native_2\ => \^of_instr\(4),
      \Using_FPGA.Native_3\ => \Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_8\,
      \Using_FPGA.Native_4\ => \^of_instr\(1),
      \Using_FPGA.Native_5\ => \^lockstep_out_reg[2]\(0),
      \Using_FSL.ex_fsl_blocking_reg\ => \Using_FSL.ex_fsl_blocking_reg\,
      \ex_instr_reg[17]\ => \^ex_instr_reg[11]\(14),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_25 => of_instr_ii_25,
      of_op1_sel_spr => of_op1_sel_spr,
      of_op2_sel_imm => of_op2_sel_imm,
      of_sel_fsl_i => of_sel_fsl_i,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_96
     port map (
      E(0) => E(0),
      I0101_out => I0101_out,
      I199_out => I199_out,
      of_instr_ii_25 => of_instr_ii_25
    );
\Instruction_Prefetch_Mux[18].Gen_Instr_DFF\: entity work.MB_FDR_97
     port map (
      Clk => Clk,
      \EX_Op2_reg[18]\ => \Instruction_Prefetch_Mux[18].Gen_Instr_DFF_n_1\,
      GPR_Op2(0) => GPR_Op2(18),
      I097_out => I097_out,
      IReady => IReady,
      Instr(0) => Instr(18),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      \ex_instr_reg[18]\ => \^ex_instr_reg[11]\(13),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_24 => of_instr_ii_24,
      of_op2_sel_imm => of_op2_sel_imm,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_98
     port map (
      E(0) => E(0),
      I097_out => I097_out,
      I195_out => I195_out,
      of_instr_ii_24 => of_instr_ii_24
    );
\Instruction_Prefetch_Mux[19].Gen_Instr_DFF\: entity work.MB_FDR_99
     port map (
      Clk => Clk,
      \EX_Op2_reg[19]\ => \Instruction_Prefetch_Mux[19].Gen_Instr_DFF_n_1\,
      GPR_Op2(0) => GPR_Op2(19),
      I093_out => I093_out,
      IReady => IReady,
      Instr(0) => Instr(19),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      \ex_instr_reg[19]\(0) => \^ex_instr_reg[11]\(12),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_23 => of_instr_ii_23,
      of_op2_sel_imm => of_op2_sel_imm,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_100
     port map (
      E(0) => E(0),
      I093_out => I093_out,
      I191_out => I191_out,
      of_instr_ii_23 => of_instr_ii_23
    );
\Instruction_Prefetch_Mux[1].Gen_Instr_DFF\: entity work.MB_FDR_101
     port map (
      Clk => Clk,
      E(0) => E(0),
      EX_ALU_Op165_out => EX_ALU_Op165_out,
      \EX_Sext_Op_reg[0]\ => \Instruction_Prefetch_Mux[1].Gen_Instr_DFF_n_14\,
      \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\ => \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\,
      I0165_out => I0165_out,
      I4 => I4,
      IReady => IReady,
      Instr(0) => Instr(1),
      M0_AXIS_TREADY => M0_AXIS_TREADY,
      \Using_FPGA.Native_0\ => \^of_instr\(5),
      \Using_FPGA.Native_1\ => \^of_instr\(2),
      \Using_FPGA.Native_10\ => \^of_instr\(3),
      \Using_FPGA.Native_2\ => \^d\(1),
      \Using_FPGA.Native_3\ => \^d\(0),
      \Using_FPGA.Native_4\ => \^d\(2),
      \Using_FPGA.Native_5\(0) => \^ex_instr_reg[11]\(15),
      \Using_FPGA.Native_6\ => \^of_instr\(0),
      \Using_FPGA.Native_7\ => \^lockstep_out_reg[2]\(0),
      \Using_FPGA.Native_8\ => \Instruction_Prefetch_Mux[6].Gen_Instr_DFF_n_33\,
      \Using_FPGA.Native_9\ => \^of_instr\(1),
      \Using_FSL.ex_fsl_control_reg\ => \Instruction_Prefetch_Mux[1].Gen_Instr_DFF_n_15\,
      \Using_FSL.ex_fsl_put_reg\ => \Using_FSL.ex_fsl_put_reg\,
      ex_alu_sel_logic_i_reg => ex_alu_sel_logic_i_reg,
      ex_branch_with_delayslot_i_reg => \Instruction_Prefetch_Mux[1].Gen_Instr_DFF_n_1\,
      ex_enable_sext_shift_i0 => ex_enable_sext_shift_i0,
      ex_fsl_put => ex_fsl_put,
      \ex_instr_reg[1]\ => \^of_instr\(4),
      ex_op1_cmp_eq => ex_op1_cmp_eq,
      ex_op1_cmp_eq_n5_out => ex_op1_cmp_eq_n5_out,
      ex_valid => ex_valid,
      force12_out => force12_out,
      force2_reg => ex_op1_cmp_eq1,
      force_Val10_out => force_Val10_out,
      if_missed_fetch => if_missed_fetch,
      of_branch_with_delayslot35_out => of_branch_with_delayslot35_out,
      of_instr_ii_41 => of_instr_ii_41,
      \out\(0) => \out\(0),
      use_Reg_Neg_DI1_out => use_Reg_Neg_DI1_out,
      use_Reg_Neg_S3_out => use_Reg_Neg_S3_out
    );
\Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_102
     port map (
      E(0) => E(0),
      I0165_out => I0165_out,
      I1163_out => I1163_out,
      of_instr_ii_41 => of_instr_ii_41
    );
\Instruction_Prefetch_Mux[20].Gen_Instr_DFF\: entity work.MB_FDR_103
     port map (
      Clk => Clk,
      \EX_Op2_reg[20]\ => \Instruction_Prefetch_Mux[20].Gen_Instr_DFF_n_1\,
      GPR_Op2(0) => GPR_Op2(20),
      I089_out => I089_out,
      IReady => IReady,
      Instr(0) => Instr(20),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      \ex_instr_reg[20]\(0) => \^ex_instr_reg[11]\(11),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_22 => of_instr_ii_22,
      of_op2_sel_imm => of_op2_sel_imm,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_104
     port map (
      E(0) => E(0),
      I089_out => I089_out,
      I187_out => I187_out,
      of_instr_ii_22 => of_instr_ii_22
    );
\Instruction_Prefetch_Mux[21].Gen_Instr_DFF\: entity work.MB_FDR_105
     port map (
      Clk => Clk,
      \EX_Op2_reg[21]\ => \Instruction_Prefetch_Mux[21].Gen_Instr_DFF_n_1\,
      GPR_Op2(0) => GPR_Op2(21),
      I085_out => I085_out,
      IReady => IReady,
      Instr(0) => Instr(21),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      \ex_instr_reg[21]\ => \^ex_instr_reg[11]\(10),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_21 => of_instr_ii_21,
      of_op2_sel_imm => of_op2_sel_imm,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_106
     port map (
      E(0) => E(0),
      I085_out => I085_out,
      I183_out => I183_out,
      of_instr_ii_21 => of_instr_ii_21
    );
\Instruction_Prefetch_Mux[22].Gen_Instr_DFF\: entity work.MB_FDR_107
     port map (
      Clk => Clk,
      \EX_Op2_reg[22]\ => \Instruction_Prefetch_Mux[22].Gen_Instr_DFF_n_2\,
      GPR_Op2(0) => GPR_Op2(22),
      I081_out => I081_out,
      IReady => IReady,
      Instr(0) => Instr(22),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \^of_instr\(3),
      \Using_FPGA.Native_2\ => \^lockstep_out_reg[2]\(0),
      \ex_instr_reg[22]\ => \^ex_instr_reg[11]\(9),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_20 => of_instr_ii_20,
      of_op2_sel_imm => of_op2_sel_imm,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_108
     port map (
      E(0) => E(0),
      I081_out => I081_out,
      I179_out => I179_out,
      of_instr_ii_20 => of_instr_ii_20
    );
\Instruction_Prefetch_Mux[23].Gen_Instr_DFF\: entity work.MB_FDR_109
     port map (
      Clk => Clk,
      \EX_Op2_reg[23]\ => \Instruction_Prefetch_Mux[23].Gen_Instr_DFF_n_1\,
      GPR_Op2(0) => GPR_Op2(23),
      I077_out => I077_out,
      IReady => IReady,
      Instr(0) => Instr(23),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      \ex_instr_reg[23]\ => \^ex_instr_reg[11]\(8),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_19 => of_instr_ii_19,
      of_op2_sel_imm => of_op2_sel_imm,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_110
     port map (
      E(0) => E(0),
      I077_out => I077_out,
      I175_out => I175_out,
      of_instr_ii_19 => of_instr_ii_19
    );
\Instruction_Prefetch_Mux[24].Gen_Instr_DFF\: entity work.MB_FDR_111
     port map (
      Clk => Clk,
      \EX_Op2_reg[24]\ => \Instruction_Prefetch_Mux[24].Gen_Instr_DFF_n_1\,
      GPR_Op2(0) => GPR_Op2(24),
      I073_out => I073_out,
      IReady => IReady,
      Instr(0) => Instr(24),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      \ex_instr_reg[24]\(0) => \^ex_instr_reg[11]\(7),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_18 => of_instr_ii_18,
      of_op2_sel_imm => of_op2_sel_imm,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_112
     port map (
      E(0) => E(0),
      I073_out => I073_out,
      I171_out => I171_out,
      of_instr_ii_18 => of_instr_ii_18
    );
\Instruction_Prefetch_Mux[25].Gen_Instr_DFF\: entity work.MB_FDR_113
     port map (
      Clk => Clk,
      \EX_Op2_reg[25]\ => \Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1\,
      \EX_Sext_Op_reg[0]\(0) => \EX_Sext_Op_reg[0]\(1),
      \EX_Shift_Op_reg[0]\ => \^ex_instr_reg[11]\(6),
      GPR_Op2(0) => GPR_Op2(25),
      I069_out => I069_out,
      IReady => IReady,
      Instr(0) => Instr(25),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      \Using_FPGA.Native_1\ => \^ex_instr_reg[11]\(5),
      \Using_FPGA.Native_2\ => \^of_instr\(0),
      \Using_FPGA.Native_3\ => \^of_instr\(5),
      \Using_FPGA.Native_4\ => \Instruction_Prefetch_Mux[1].Gen_Instr_DFF_n_14\,
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_17 => of_instr_ii_17,
      of_op2_sel_imm => of_op2_sel_imm,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_114
     port map (
      E(0) => E(0),
      I069_out => I069_out,
      I167_out => I167_out,
      of_instr_ii_17 => of_instr_ii_17
    );
\Instruction_Prefetch_Mux[26].Gen_Instr_DFF\: entity work.MB_FDR_115
     port map (
      Clk => Clk,
      \EX_Op2_reg[26]\ => \Instruction_Prefetch_Mux[26].Gen_Instr_DFF_n_1\,
      EX_SWAP_Instr_reg => EX_SWAP_Instr_reg,
      \EX_Sext_Op_reg[1]\(0) => \EX_Sext_Op_reg[0]\(0),
      \EX_Shift_Op_reg[1]\ => \^ex_instr_reg[11]\(5),
      GPR_Op2(0) => GPR_Op2(26),
      I065_out => I065_out,
      IReady => IReady,
      Instr(0) => Instr(26),
      \Using_FPGA.Native_0\ => \^of_instr\(4),
      \Using_FPGA.Native_1\ => \^of_instr\(0),
      \Using_FPGA.Native_2\ => \^of_instr\(1),
      \Using_FPGA.Native_3\ => \^of_instr\(3),
      \Using_FPGA.Native_4\ => \^ex_instr_reg[11]\(6),
      \Using_FPGA.Native_5\(1) => \^ex_instr_reg[11]\(8),
      \Using_FPGA.Native_5\(0) => \^ex_instr_reg[11]\(0),
      \Using_FPGA.Native_6\ => \^of_instr\(2),
      \Using_FPGA.Native_7\ => \^of_instr\(5),
      \Using_FPGA.Native_8\ => \^lockstep_out_reg[2]\(0),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_16 => of_instr_ii_16,
      of_op2_sel_imm => of_op2_sel_imm,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_116
     port map (
      E(0) => E(0),
      I065_out => I065_out,
      I163_out => I163_out,
      of_instr_ii_16 => of_instr_ii_16
    );
\Instruction_Prefetch_Mux[27].Gen_Instr_DFF\: entity work.MB_FDR_117
     port map (
      Clk => Clk,
      \EX_Op2_reg[27]\ => \Instruction_Prefetch_Mux[27].Gen_Instr_DFF_n_1\,
      GPR_Op2(0) => GPR_Op2(27),
      I061_out => I061_out,
      IReady => IReady,
      Instr(0) => Instr(27),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      \ex_instr_reg[27]\(0) => \^ex_instr_reg[11]\(4),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_15 => of_instr_ii_15,
      of_op2_sel_imm => of_op2_sel_imm,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_118
     port map (
      E(0) => E(0),
      I061_out => I061_out,
      I159_out => I159_out,
      of_instr_ii_15 => of_instr_ii_15
    );
\Instruction_Prefetch_Mux[28].Gen_Instr_DFF\: entity work.MB_FDR_119
     port map (
      Clk => Clk,
      \EX_Op2_reg[28]\ => \Instruction_Prefetch_Mux[28].Gen_Instr_DFF_n_1\,
      GPR_Op2(0) => GPR_Op2(28),
      I057_out => I057_out,
      IReady => IReady,
      Instr(0) => Instr(28),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      \ex_instr_reg[28]\ => \^ex_instr_reg[11]\(3),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_14 => of_instr_ii_14,
      of_op2_sel_imm => of_op2_sel_imm,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_120
     port map (
      E(0) => E(0),
      I057_out => I057_out,
      I155_out => I155_out,
      of_instr_ii_14 => of_instr_ii_14
    );
\Instruction_Prefetch_Mux[29].Gen_Instr_DFF\: entity work.MB_FDR_121
     port map (
      Clk => Clk,
      \EX_Op2_reg[29]\ => \Instruction_Prefetch_Mux[29].Gen_Instr_DFF_n_2\,
      GPR_Op2(0) => GPR_Op2(29),
      I053_out => I053_out,
      IReady => IReady,
      Instr(0) => Instr(29),
      \Using_FPGA.Native_0\ => \^ex_instr_reg[11]\(3),
      \Using_FPGA.Native_1\ => \^ex_instr_reg[11]\(1),
      \Using_FPGA.Native_2\ => \^ex_instr_reg[11]\(14),
      \Using_FPGA.Native_3\ => \Instruction_Prefetch_Mux[2].Gen_Instr_DFF_n_3\,
      \Using_FPGA.Native_4\(0) => \^ex_instr_reg[11]\(0),
      \Using_FPGA.Native_5\ => \^lockstep_out_reg[2]\(0),
      \ex_instr_reg[29]\ => \^ex_instr_reg[11]\(2),
      ex_move_to_MSR_instr10_out => ex_move_to_MSR_instr10_out,
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_13 => of_instr_ii_13,
      of_op2_sel_imm => of_op2_sel_imm,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_122
     port map (
      E(0) => E(0),
      I053_out => I053_out,
      I151_out => I151_out,
      of_instr_ii_13 => of_instr_ii_13
    );
\Instruction_Prefetch_Mux[2].Gen_Instr_DFF\: entity work.MB_FDR_123
     port map (
      Clk => Clk,
      \EX_ALU_Op_reg[1]\ => \Instruction_Prefetch_Mux[2].Gen_Instr_DFF_n_1\,
      I0161_out => I0161_out,
      IReady => IReady,
      Instr(0) => Instr(2),
      \Using_FPGA.Native_0\ => \^ex_instr_reg[11]\(10),
      \Using_FPGA.Native_1\ => \^of_instr\(2),
      \Using_FPGA.Native_2\ => \^lockstep_out_reg[2]\(0),
      \Using_FPGA.Native_3\ => \^of_instr\(5),
      \Using_FPGA.Native_4\ => \^of_instr\(4),
      \Using_FPGA.Native_5\ => \^of_instr\(0),
      \Using_FPGA.Native_6\ => \^of_instr\(1),
      \ex_instr_reg[2]\ => \^of_instr\(3),
      ex_move_to_MSR_instr_reg => \Instruction_Prefetch_Mux[2].Gen_Instr_DFF_n_3\,
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_40 => of_instr_ii_40,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_124
     port map (
      E(0) => E(0),
      I0161_out => I0161_out,
      I1159_out => I1159_out,
      of_instr_ii_40 => of_instr_ii_40
    );
\Instruction_Prefetch_Mux[30].Gen_Instr_DFF\: entity work.MB_FDR_125
     port map (
      Clk => Clk,
      \EX_Op2_reg[30]\ => \Instruction_Prefetch_Mux[30].Gen_Instr_DFF_n_1\,
      EX_SWAP_BYTE_Instr_reg => EX_SWAP_BYTE_Instr_reg,
      GPR_Op2(0) => GPR_Op2(30),
      I049_out => I049_out,
      IReady => IReady,
      Instr(0) => Instr(30),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      \ex_instr_reg[30]\ => \^ex_instr_reg[11]\(1),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_12 => of_instr_ii_12,
      of_op2_sel_imm => of_op2_sel_imm,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_126
     port map (
      E(0) => E(0),
      I049_out => I049_out,
      I147_out => I147_out,
      of_instr_ii_12 => of_instr_ii_12
    );
\Instruction_Prefetch_Mux[31].Gen_Instr_DFF\: entity work.MB_FDR_127
     port map (
      Clk => Clk,
      \EX_Op2_reg[31]\ => \Instruction_Prefetch_Mux[31].Gen_Instr_DFF_n_1\,
      GPR_Op2(0) => GPR_Op2(31),
      I045_out => I045_out,
      IReady => IReady,
      Instr(0) => Instr(31),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      \Using_FPGA.Native_1\(2 downto 0) => \^ex_instr_reg[11]\(3 downto 1),
      \Using_FPGA.Native_2\ => \^ex_is_multi_instr2_reg\,
      \ex_instr_reg[31]\(0) => \^ex_instr_reg[11]\(0),
      if_missed_fetch => if_missed_fetch,
      of_Sel_SPR_MSR5_out => of_Sel_SPR_MSR5_out,
      of_instr_ii_11 => of_instr_ii_11,
      of_op2_sel_imm => of_op2_sel_imm,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_128
     port map (
      E(0) => E(0),
      I045_out => I045_out,
      I143_out => I143_out,
      of_instr_ii_11 => of_instr_ii_11
    );
\Instruction_Prefetch_Mux[32].Gen_Instr_DFF\: entity work.MB_FDR_129
     port map (
      Clk => Clk,
      \EX_Op3_reg[31]\ => \Instruction_Prefetch_Mux[32].Gen_Instr_DFF_n_1\,
      \EX_Op3_reg[31]_0\ => \Instruction_Prefetch_Mux[32].Gen_Instr_DFF_n_2\,
      I041_out => I041_out,
      Instr(2) => Instr(0),
      Instr(1) => Instr(1),
      Instr(0) => Instr(3),
      \Using_FPGA.Native_0\ => \^of_predecode\(0),
      \Using_FPGA.Native_1\ => \^lockstep_out_reg[2]\(0),
      ex_gpr_write_reg => ex_gpr_write_reg_0,
      ex_is_multi_or_load_instr => ex_is_multi_or_load_instr,
      ex_valid => ex_valid,
      if_missed_fetch_reg => \^using_fpga.native\,
      mem_gpr_write => mem_gpr_write,
      mem_valid_instr => mem_valid_instr,
      of_instr_ii_10 => of_instr_ii_10,
      of_pipe_ctrl(0) => of_pipe_ctrl(0),
      of_read_ex_write_op3_conflict_part1 => of_read_ex_write_op3_conflict_part1,
      of_read_ex_write_op3_conflict_part2 => of_read_ex_write_op3_conflict_part2,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_130
     port map (
      E(0) => E(0),
      I041_out => I041_out,
      I139_out => I139_out,
      IReady => IReady,
      \Using_FPGA.Native_0\ => \^using_fpga.native\,
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_10 => of_instr_ii_10
    );
\Instruction_Prefetch_Mux[33].Gen_Instr_DFF\: entity work.MB_FDR_131
     port map (
      Clk => Clk,
      \EX_Branch_CMP_Op1_reg[0]\(27 downto 0) => \EX_Branch_CMP_Op1_reg[0]\(27 downto 0),
      \EX_Branch_CMP_Op1_reg[31]\ => \EX_Branch_CMP_Op1_reg[31]\,
      \EX_Branch_CMP_Op1_reg[31]_0\ => \EX_Branch_CMP_Op1_reg[31]_0\,
      EX_Fwd(26 downto 0) => EX_Fwd(30 downto 4),
      GPR_Op1(27 downto 0) => GPR_Op1(27 downto 0),
      I037_out => I037_out,
      IReady => IReady,
      Instr(0) => Instr(11),
      MEM_Fwd(0) => MEM_Fwd(4),
      Q(1 downto 0) => Q(4 downto 3),
      \Using_FPGA.Native_0\ => \^of_predecode\(1),
      \Using_FPGA.Native_1\(26 downto 0) => \Using_FPGA.Native_7\(26 downto 0),
      \Using_FPGA.Native_2\ => \^of_predecode\(2),
      \Using_FPGA.Native_3\ => \^lockstep_out_reg[2]\(0),
      WB_Byte_Access_reg => WB_Byte_Access_reg,
      WB_Byte_Access_reg_0 => WB_Byte_Access_reg_0,
      WB_Byte_Access_reg_1 => WB_Byte_Access_reg_1,
      WB_Byte_Access_reg_2 => WB_Byte_Access_reg_2,
      WB_Byte_Access_reg_3 => WB_Byte_Access_reg_3,
      WB_Byte_Access_reg_4 => WB_Byte_Access_reg_4,
      WB_Byte_Access_reg_5 => WB_Byte_Access_reg_5,
      WB_Byte_Access_reg_6 => WB_Byte_Access_reg_6,
      WB_Doublet_Access_reg => WB_Doublet_Access_reg,
      WB_Doublet_Access_reg_0 => WB_Doublet_Access_reg_0,
      WB_Doublet_Access_reg_1 => WB_Doublet_Access_reg_1,
      WB_Doublet_Access_reg_10 => WB_Doublet_Access_reg_10,
      WB_Doublet_Access_reg_11 => WB_Doublet_Access_reg_11,
      WB_Doublet_Access_reg_12 => WB_Doublet_Access_reg_12,
      WB_Doublet_Access_reg_13 => WB_Doublet_Access_reg_13,
      WB_Doublet_Access_reg_14 => WB_Doublet_Access_reg_14,
      WB_Doublet_Access_reg_2 => WB_Doublet_Access_reg_2,
      WB_Doublet_Access_reg_3 => WB_Doublet_Access_reg_3,
      WB_Doublet_Access_reg_4 => WB_Doublet_Access_reg_4,
      WB_Doublet_Access_reg_5 => WB_Doublet_Access_reg_5,
      WB_Doublet_Access_reg_6 => WB_Doublet_Access_reg_6,
      WB_Doublet_Access_reg_7 => WB_Doublet_Access_reg_7,
      WB_Doublet_Access_reg_8 => WB_Doublet_Access_reg_8,
      WB_Doublet_Access_reg_9 => WB_Doublet_Access_reg_9,
      \ex_gpr_write_addr_reg[0]\(1 downto 0) => \ex_gpr_write_addr_reg[0]\(4 downto 3),
      \ex_gpr_write_addr_reg[4]\ => \Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_4\,
      ex_sel_alu_i_reg => ex_sel_alu_i_reg,
      if_missed_fetch => if_missed_fetch,
      \mem_gpr_write_addr_reg[4]\ => \Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_2\,
      of_instr_ii_9 => of_instr_ii_9,
      \out\(0) => \out\(0),
      p_107_in => p_107_in,
      p_110_in => p_110_in,
      \wb_gpr_write_addr_reg[0]\(1 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 3),
      \wb_gpr_write_addr_reg[4]\ => \Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_3\,
      \wb_read_lsb_sel_reg[1]\(3 downto 1) => \wb_read_lsb_sel_reg[1]\(7 downto 5),
      \wb_read_lsb_sel_reg[1]\(0) => \wb_read_lsb_sel_reg[1]\(0),
      wb_reset_reg => wb_reset_reg
    );
\Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_132
     port map (
      E(0) => E(0),
      I037_out => I037_out,
      I135_out => I135_out,
      of_instr_ii_9 => of_instr_ii_9
    );
\Instruction_Prefetch_Mux[34].Gen_Instr_DFF\: entity work.MB_FDR_133
     port map (
      Clk => Clk,
      I033_out => I033_out,
      IReady => IReady,
      Instr(0) => Instr(12),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_8 => of_instr_ii_8,
      of_predecode(0) => \^of_predecode\(2),
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_134
     port map (
      E(0) => E(0),
      I033_out => I033_out,
      I131_out => I131_out,
      of_instr_ii_8 => of_instr_ii_8
    );
\Instruction_Prefetch_Mux[35].Gen_Instr_DFF\: entity work.MB_FDR_135
     port map (
      Clk => Clk,
      I029_out => I029_out,
      IReady => IReady,
      Instr(0) => Instr(13),
      \Using_FPGA.Native_0\ => \^of_predecode\(3),
      \Using_FPGA.Native_1\ => \^lockstep_out_reg[2]\(0),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_7 => of_instr_ii_7,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_136
     port map (
      E(0) => E(0),
      I029_out => I029_out,
      I127_out => I127_out,
      of_instr_ii_7 => of_instr_ii_7
    );
\Instruction_Prefetch_Mux[36].Gen_Instr_DFF\: entity work.MB_FDR_137
     port map (
      Clk => Clk,
      I025_out => I025_out,
      IReady => IReady,
      Instr(0) => Instr(14),
      \Using_FPGA.Native_0\ => \^of_predecode\(4),
      \Using_FPGA.Native_1\ => \^lockstep_out_reg[2]\(0),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_6 => of_instr_ii_6,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_138
     port map (
      E(0) => E(0),
      I025_out => I025_out,
      I123_out => I123_out,
      of_instr_ii_6 => of_instr_ii_6
    );
\Instruction_Prefetch_Mux[37].Gen_Instr_DFF\: entity work.MB_FDR_139
     port map (
      Clk => Clk,
      \EX_Branch_CMP_Op1_reg[31]\ => \Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_2\,
      \EX_Branch_CMP_Op1_reg[31]_0\ => \Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_3\,
      \EX_Branch_CMP_Op1_reg[31]_1\ => \Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_4\,
      I021_out => I021_out,
      IReady => IReady,
      Instr(0) => Instr(15),
      Q(2 downto 0) => Q(2 downto 0),
      \Using_FPGA.Native_0\ => \^of_predecode\(5),
      \Using_FPGA.Native_1\ => \^lockstep_out_reg[2]\(0),
      \Using_FPGA.Native_2\ => \^of_predecode\(3),
      \Using_FPGA.Native_3\ => \^of_predecode\(4),
      \ex_gpr_write_addr_reg[2]\(2 downto 0) => \ex_gpr_write_addr_reg[0]\(2 downto 0),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_5 => of_instr_ii_5,
      \out\(0) => \out\(0),
      \wb_gpr_write_addr_reg[2]\(2 downto 0) => \wb_gpr_write_addr_reg[0]\(2 downto 0)
    );
\Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_140
     port map (
      E(0) => E(0),
      I021_out => I021_out,
      I119_out => I119_out,
      of_instr_ii_5 => of_instr_ii_5
    );
\Instruction_Prefetch_Mux[38].Gen_Instr_DFF\: entity work.MB_FDR_141
     port map (
      Clk => Clk,
      EX_Fwd(30 downto 0) => EX_Fwd(30 downto 0),
      \EX_Op2_reg[0]\(31 downto 0) => \EX_Op2_reg[0]\(31 downto 0),
      I017_out => I017_out,
      IReady => IReady,
      Instr(0) => Instr(16),
      MEM_Fwd(4 downto 0) => MEM_Fwd(4 downto 0),
      Q(1 downto 0) => Q(4 downto 3),
      \Using_FPGA.Native_0\ => \^of_predecode\(6),
      \Using_FPGA.Native_1\(26 downto 0) => \Using_FPGA.Native_7\(26 downto 0),
      \Using_FPGA.Native_10\ => \Instruction_Prefetch_Mux[23].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_11\ => \Instruction_Prefetch_Mux[22].Gen_Instr_DFF_n_2\,
      \Using_FPGA.Native_12\ => \Instruction_Prefetch_Mux[21].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_13\ => \Instruction_Prefetch_Mux[20].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_14\ => \Instruction_Prefetch_Mux[19].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_15\ => \Instruction_Prefetch_Mux[18].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_16\ => \Instruction_Prefetch_Mux[17].Gen_Instr_DFF_n_3\,
      \Using_FPGA.Native_17\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_3\,
      \Using_FPGA.Native_18\ => \^of_predecode\(7),
      \Using_FPGA.Native_19\ => \^lockstep_out_reg[2]\(0),
      \Using_FPGA.Native_2\ => \Instruction_Prefetch_Mux[31].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_3\ => \Instruction_Prefetch_Mux[30].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_4\ => \Instruction_Prefetch_Mux[29].Gen_Instr_DFF_n_2\,
      \Using_FPGA.Native_5\ => \Instruction_Prefetch_Mux[28].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_6\ => \Instruction_Prefetch_Mux[27].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_7\ => \Instruction_Prefetch_Mux[26].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_8\ => \Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_9\ => \Instruction_Prefetch_Mux[24].Gen_Instr_DFF_n_1\,
      WB_Byte_Access_reg => WB_Byte_Access_reg,
      WB_Byte_Access_reg_0 => WB_Byte_Access_reg_0,
      WB_Byte_Access_reg_1 => WB_Byte_Access_reg_1,
      WB_Byte_Access_reg_2 => WB_Byte_Access_reg_2,
      WB_Byte_Access_reg_3 => WB_Byte_Access_reg_3,
      WB_Byte_Access_reg_4 => WB_Byte_Access_reg_4,
      WB_Byte_Access_reg_5 => WB_Byte_Access_reg_5,
      WB_Byte_Access_reg_6 => WB_Byte_Access_reg_6,
      WB_Doublet_Access_reg => WB_Doublet_Access_reg,
      WB_Doublet_Access_reg_0 => WB_Doublet_Access_reg_0,
      WB_Doublet_Access_reg_1 => WB_Doublet_Access_reg_1,
      WB_Doublet_Access_reg_10 => WB_Doublet_Access_reg_10,
      WB_Doublet_Access_reg_11 => WB_Doublet_Access_reg_11,
      WB_Doublet_Access_reg_12 => WB_Doublet_Access_reg_12,
      WB_Doublet_Access_reg_13 => WB_Doublet_Access_reg_13,
      WB_Doublet_Access_reg_14 => WB_Doublet_Access_reg_14,
      WB_Doublet_Access_reg_2 => WB_Doublet_Access_reg_2,
      WB_Doublet_Access_reg_3 => WB_Doublet_Access_reg_3,
      WB_Doublet_Access_reg_4 => WB_Doublet_Access_reg_4,
      WB_Doublet_Access_reg_5 => WB_Doublet_Access_reg_5,
      WB_Doublet_Access_reg_6 => WB_Doublet_Access_reg_6,
      WB_Doublet_Access_reg_7 => WB_Doublet_Access_reg_7,
      WB_Doublet_Access_reg_8 => WB_Doublet_Access_reg_8,
      WB_Doublet_Access_reg_9 => WB_Doublet_Access_reg_9,
      \ex_gpr_write_addr_reg[0]\(1 downto 0) => \ex_gpr_write_addr_reg[0]\(4 downto 3),
      \ex_gpr_write_addr_reg[4]\ => \Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_4\,
      ex_sel_alu_i_reg => ex_sel_alu_i_reg,
      if_missed_fetch => if_missed_fetch,
      \imm_reg_reg[0]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_19\,
      \imm_reg_reg[10]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_9\,
      \imm_reg_reg[11]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_8\,
      \imm_reg_reg[12]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_7\,
      \imm_reg_reg[13]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_6\,
      \imm_reg_reg[14]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_5\,
      \imm_reg_reg[15]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_4\,
      \imm_reg_reg[1]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_18\,
      \imm_reg_reg[2]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_17\,
      \imm_reg_reg[3]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_16\,
      \imm_reg_reg[4]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_15\,
      \imm_reg_reg[5]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_14\,
      \imm_reg_reg[6]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_13\,
      \imm_reg_reg[7]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_12\,
      \imm_reg_reg[8]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_11\,
      \imm_reg_reg[9]\ => \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_10\,
      \mem_gpr_write_addr_reg[4]\ => \Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_2\,
      of_instr_ii_4 => of_instr_ii_4,
      of_use_op2_s => of_use_op2_s,
      \out\(0) => \out\(0),
      p_107_in => p_107_in,
      p_110_in => p_110_in,
      \wb_gpr_write_addr_reg[0]\(1 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 3),
      \wb_gpr_write_addr_reg[4]\ => \Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_3\,
      \wb_read_lsb_sel_reg[1]\(7 downto 0) => \wb_read_lsb_sel_reg[1]\(7 downto 0),
      wb_reset_reg => wb_reset_reg
    );
\Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_142
     port map (
      E(0) => E(0),
      I017_out => I017_out,
      I115_out => I115_out,
      of_instr_ii_4 => of_instr_ii_4
    );
\Instruction_Prefetch_Mux[39].Gen_Instr_DFF\: entity work.MB_FDR_143
     port map (
      Clk => Clk,
      I013_out => I013_out,
      IReady => IReady,
      Instr(0) => Instr(17),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_3 => of_instr_ii_3,
      of_predecode(0) => \^of_predecode\(7),
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_144
     port map (
      E(0) => E(0),
      I013_out => I013_out,
      I111_out => I111_out,
      of_instr_ii_3 => of_instr_ii_3
    );
\Instruction_Prefetch_Mux[3].Gen_Instr_DFF\: entity work.MB_FDR_145
     port map (
      Clk => Clk,
      EX_ALU_Op165_out => EX_ALU_Op165_out,
      I0157_out => I0157_out,
      IReady => IReady,
      Instr(0) => Instr(3),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_1\ => \^of_instr\(5),
      \Using_FPGA.Native_2\ => \^of_instr\(4),
      \Using_FPGA.Native_3\ => \^ex_instr_reg[11]\(10),
      \Using_FPGA.Native_4\ => \^lockstep_out_reg[2]\(0),
      \Using_FPGA.Native_5\ => \^of_instr\(3),
      \Using_FPGA.Native_6\ => \^of_instr\(0),
      \Using_FPGA.Native_7\ => \^of_instr\(1),
      \ex_instr_reg[3]\ => \^of_instr\(2),
      ex_load_alu_carry_reg => ex_load_alu_carry_reg,
      ex_sel_alu_i0 => ex_sel_alu_i0,
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_39 => of_instr_ii_39,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_146
     port map (
      E(0) => E(0),
      I0157_out => I0157_out,
      I1155_out => I1155_out,
      of_instr_ii_39 => of_instr_ii_39
    );
\Instruction_Prefetch_Mux[40].Gen_Instr_DFF\: entity work.MB_FDR_147
     port map (
      Clk => Clk,
      I09_out => I09_out,
      IReady => IReady,
      Instr(0) => Instr(18),
      \Using_FPGA.Native_0\ => \^of_predecode\(8),
      \Using_FPGA.Native_1\ => \^lockstep_out_reg[2]\(0),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_2 => of_instr_ii_2,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_148
     port map (
      E(0) => E(0),
      I09_out => I09_out,
      I17_out => I17_out,
      of_instr_ii_2 => of_instr_ii_2
    );
\Instruction_Prefetch_Mux[41].Gen_Instr_DFF\: entity work.MB_FDR_149
     port map (
      Clk => Clk,
      I05_out => I05_out,
      IReady => IReady,
      Instr(0) => Instr(19),
      \Using_FPGA.Native_0\ => \^of_predecode\(9),
      \Using_FPGA.Native_1\ => \^lockstep_out_reg[2]\(0),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_1 => of_instr_ii_1,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_150
     port map (
      E(0) => E(0),
      I05_out => I05_out,
      I13_out => I13_out,
      of_instr_ii_1 => of_instr_ii_1
    );
\Instruction_Prefetch_Mux[42].Gen_Instr_DFF\: entity work.MB_FDR_151
     port map (
      Clk => Clk,
      \EX_Op2_reg[0]\ => \Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_2\,
      \EX_Op2_reg[0]_0\ => \Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_3\,
      \EX_Op2_reg[0]_1\ => \Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_4\,
      IReady => IReady,
      Instr(0) => Instr(20),
      Q(2 downto 0) => Q(2 downto 0),
      \Using_FPGA.Native_0\ => \^of_predecode\(10),
      \Using_FPGA.Native_1\ => \Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_2\ => \^lockstep_out_reg[2]\(0),
      \Using_FPGA.Native_3\ => \^of_predecode\(8),
      \Using_FPGA.Native_4\ => \^of_predecode\(9),
      \ex_gpr_write_addr_reg[2]\(2 downto 0) => \ex_gpr_write_addr_reg[0]\(2 downto 0),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_0 => of_instr_ii_0,
      \out\(0) => \out\(0),
      \wb_gpr_write_addr_reg[2]\(2 downto 0) => \wb_gpr_write_addr_reg[0]\(2 downto 0)
    );
\Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_152
     port map (
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram\ => \Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_1\,
      \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0\ => \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF_n_1\,
      E(0) => E(0),
      of_instr_ii_0 => of_instr_ii_0
    );
\Instruction_Prefetch_Mux[4].Gen_Instr_DFF\: entity work.MB_FDR_153
     port map (
      Clk => Clk,
      \EX_Op1_reg[10]\ => \EX_Op1_reg[10]\,
      \EX_Op1_reg[11]\ => \EX_Op1_reg[11]\,
      \EX_Op1_reg[12]\ => \EX_Op1_reg[12]\,
      \EX_Op1_reg[13]\ => \EX_Op1_reg[13]\,
      \EX_Op1_reg[14]\ => \EX_Op1_reg[14]\,
      \EX_Op1_reg[15]\ => \EX_Op1_reg[15]\,
      \EX_Op1_reg[16]\ => \EX_Op1_reg[16]\,
      \EX_Op1_reg[17]\ => \EX_Op1_reg[17]\,
      \EX_Op1_reg[18]\ => \EX_Op1_reg[18]\,
      \EX_Op1_reg[19]\ => \EX_Op1_reg[19]\,
      \EX_Op1_reg[1]\ => \EX_Op1_reg[1]\,
      \EX_Op1_reg[20]\ => \EX_Op1_reg[20]\,
      \EX_Op1_reg[21]\ => \EX_Op1_reg[21]\,
      \EX_Op1_reg[22]\ => \EX_Op1_reg[22]\,
      \EX_Op1_reg[23]\ => \EX_Op1_reg[23]\,
      \EX_Op1_reg[24]\ => \EX_Op1_reg[24]\,
      \EX_Op1_reg[25]\ => \EX_Op1_reg[25]\,
      \EX_Op1_reg[26]\ => \EX_Op1_reg[26]\,
      \EX_Op1_reg[27]\ => \EX_Op1_reg[27]\,
      \EX_Op1_reg[28]\ => \EX_Op1_reg[28]\,
      \EX_Op1_reg[29]\ => \EX_Op1_reg[29]\,
      \EX_Op1_reg[2]\ => \EX_Op1_reg[2]\,
      \EX_Op1_reg[30]\ => \EX_Op1_reg[30]\,
      \EX_Op1_reg[31]\ => \EX_Op1_reg[31]\,
      \EX_Op1_reg[3]\ => \EX_Op1_reg[3]\,
      \EX_Op1_reg[4]\ => \EX_Op1_reg[4]\,
      \EX_Op1_reg[5]\ => \EX_Op1_reg[5]\,
      \EX_Op1_reg[6]\ => \EX_Op1_reg[6]\,
      \EX_Op1_reg[7]\ => \EX_Op1_reg[7]\,
      \EX_Op1_reg[8]\ => \EX_Op1_reg[8]\,
      \EX_Op1_reg[9]\ => \EX_Op1_reg[9]\,
      I0153_out => I0153_out,
      I1 => I1,
      IReady => IReady,
      Instr(0) => Instr(4),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_1\ => \^of_instr\(0),
      \Using_FPGA.Native_10\ => \^lockstep_out_reg[2]\(0),
      \Using_FPGA.Native_11\(2 downto 0) => \^ex_instr_reg[11]\(20 downto 18),
      \Using_FPGA.Native_2\ => \^of_instr\(4),
      \Using_FPGA.Native_3\ => \Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_8\,
      \Using_FPGA.Native_4\ => \^of_instr\(3),
      \Using_FPGA.Native_5\ => \^ex_instr_reg[11]\(14),
      \Using_FPGA.Native_6\(0) => \^ex_instr_reg[11]\(0),
      \Using_FPGA.Native_7\(31 downto 0) => \Using_FPGA.Native_6\(31 downto 0),
      \Using_FPGA.Native_8\ => \^of_instr\(5),
      \Using_FPGA.Native_9\ => \^of_instr\(2),
      ex_MSR(3 downto 0) => ex_MSR(3 downto 0),
      \ex_instr_reg[4]\ => \^of_instr\(1),
      ex_is_multi_instr2_reg => \^ex_is_multi_instr2_reg\,
      ex_is_multi_or_load_instr => ex_is_multi_or_load_instr,
      ex_set_bip_reg => \Instruction_Prefetch_Mux[4].Gen_Instr_DFF_n_42\,
      force_Val2_N_reg => force_Val2_N_reg,
      if_missed_fetch => if_missed_fetch,
      \imm_reg_reg[15]\(0) => \imm_reg_reg[15]\(0),
      mem_is_multi_or_load_instr => mem_is_multi_or_load_instr,
      of_instr_ii_38 => of_instr_ii_38,
      of_op2_sel_imm => of_op2_sel_imm,
      of_pipe_ctrl(1 downto 0) => of_pipe_ctrl(2 downto 1),
      of_read_ex_write_op2_conflict_part1 => of_read_ex_write_op2_conflict_part1,
      of_read_ex_write_op2_conflict_part2 => of_read_ex_write_op2_conflict_part2,
      of_read_mem_write_op2_conflict_part1 => of_read_mem_write_op2_conflict_part1,
      of_read_mem_write_op2_conflict_part2 => of_read_mem_write_op2_conflict_part2,
      of_sel_fsl_i => of_sel_fsl_i,
      of_use_op2_s => of_use_op2_s,
      of_valid => \^of_valid\,
      \out\(0) => \out\(0),
      p_1_in15_in => p_1_in15_in
    );
\Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_154
     port map (
      E(0) => E(0),
      I0153_out => I0153_out,
      I1151_out => I1151_out,
      of_instr_ii_38 => of_instr_ii_38
    );
\Instruction_Prefetch_Mux[5].Gen_Instr_DFF\: entity work.MB_FDR_155
     port map (
      Clk => Clk,
      D119_out => D119_out,
      E(0) => E(0),
      EX_Is_Div_Instr => EX_Is_Div_Instr,
      I0149_out => I0149_out,
      IReady => IReady,
      Instr(0) => Instr(5),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_1\(7) => \^ex_instr_reg[11]\(18),
      \Using_FPGA.Native_1\(6 downto 5) => \^ex_instr_reg[11]\(14 downto 13),
      \Using_FPGA.Native_1\(4) => \^ex_instr_reg[11]\(10),
      \Using_FPGA.Native_1\(3 downto 2) => \^ex_instr_reg[11]\(6 downto 5),
      \Using_FPGA.Native_1\(1 downto 0) => \^ex_instr_reg[11]\(3 downto 2),
      \Using_FPGA.Native_10\ => \Instruction_Prefetch_Mux[1].Gen_Instr_DFF_n_15\,
      \Using_FPGA.Native_2\ => \^of_instr\(3),
      \Using_FPGA.Native_3\ => \^of_instr\(4),
      \Using_FPGA.Native_4\ => \Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_8\,
      \Using_FPGA.Native_5\ => \^of_instr\(1),
      \Using_FPGA.Native_6\ => \^of_instr\(2),
      \Using_FPGA.Native_7\ => \^of_instr\(5),
      \Using_FPGA.Native_8\ => \^lockstep_out_reg[2]\(0),
      \Using_FPGA.Native_9\ => \Instruction_Prefetch_Mux[4].Gen_Instr_DFF_n_42\,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      ex_gpr_write29_out => ex_gpr_write29_out,
      ex_gpr_write_reg => ex_gpr_write_reg,
      ex_gpr_write_reg_0 => ex_gpr_write_reg_0,
      \ex_instr_reg[5]\ => \^of_instr\(0),
      ex_is_div_instr_I_reg => ex_is_div_instr_I_reg,
      ex_load_shift_carry_reg => ex_load_shift_carry_reg,
      ex_set_bip => ex_set_bip,
      if_missed_fetch => if_missed_fetch,
      of_fsl_control => of_fsl_control,
      of_instr_ii_37 => of_instr_ii_37,
      \out\(0) => \out\(0),
      p_9_in => p_9_in
    );
\Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_156
     port map (
      E(0) => E(0),
      I0149_out => I0149_out,
      I1147_out => I1147_out,
      of_instr_ii_37 => of_instr_ii_37
    );
\Instruction_Prefetch_Mux[6].Gen_Instr_DFF\: entity work.MB_FDR_157
     port map (
      Clk => Clk,
      E(0) => E(0),
      EX_Fwd(26 downto 0) => EX_Fwd(30 downto 4),
      \EX_Op3_reg[0]\(27 downto 0) => \EX_Op3_reg[0]\(27 downto 0),
      \EX_Op3_reg[31]\ => \EX_Op3_reg[31]\,
      \EX_Op3_reg[31]_0\ => \EX_Op3_reg[31]_0\,
      \EX_Op3_reg[31]_1\ => \Instruction_Prefetch_Mux[6].Gen_Instr_DFF_n_34\,
      GPR_Op3(27 downto 0) => GPR_Op3(27 downto 0),
      I0145_out => I0145_out,
      IReady => IReady,
      Instr(0) => Instr(6),
      MEM_Fwd(0) => MEM_Fwd(4),
      Q(1 downto 0) => Q(4 downto 3),
      \Using_FPGA.Native_0\(26 downto 0) => \Using_FPGA.Native_7\(26 downto 0),
      \Using_FPGA.Native_1\ => \^d\(3),
      \Using_FPGA.Native_2\ => \Instruction_Prefetch_Mux[32].Gen_Instr_DFF_n_1\,
      \Using_FPGA.Native_3\ => \Instruction_Prefetch_Mux[32].Gen_Instr_DFF_n_2\,
      \Using_FPGA.Native_4\ => \^lockstep_out_reg[2]\(0),
      \Using_FPGA.Native_5\ => \^of_instr\(3),
      \Using_FPGA.Native_6\ => \^of_instr\(0),
      \Using_FPGA.Native_7\ => \^of_instr\(1),
      \Using_FPGA.Native_8\(0) => \^ex_instr_reg[11]\(20),
      WB_Byte_Access_reg => WB_Byte_Access_reg,
      WB_Byte_Access_reg_0 => WB_Byte_Access_reg_0,
      WB_Byte_Access_reg_1 => WB_Byte_Access_reg_1,
      WB_Byte_Access_reg_2 => WB_Byte_Access_reg_2,
      WB_Byte_Access_reg_3 => WB_Byte_Access_reg_3,
      WB_Byte_Access_reg_4 => WB_Byte_Access_reg_4,
      WB_Byte_Access_reg_5 => WB_Byte_Access_reg_5,
      WB_Byte_Access_reg_6 => WB_Byte_Access_reg_6,
      WB_Doublet_Access_reg => WB_Doublet_Access_reg,
      WB_Doublet_Access_reg_0 => WB_Doublet_Access_reg_0,
      WB_Doublet_Access_reg_1 => WB_Doublet_Access_reg_1,
      WB_Doublet_Access_reg_10 => WB_Doublet_Access_reg_10,
      WB_Doublet_Access_reg_11 => WB_Doublet_Access_reg_11,
      WB_Doublet_Access_reg_12 => WB_Doublet_Access_reg_12,
      WB_Doublet_Access_reg_13 => WB_Doublet_Access_reg_13,
      WB_Doublet_Access_reg_14 => WB_Doublet_Access_reg_14,
      WB_Doublet_Access_reg_2 => WB_Doublet_Access_reg_2,
      WB_Doublet_Access_reg_3 => WB_Doublet_Access_reg_3,
      WB_Doublet_Access_reg_4 => WB_Doublet_Access_reg_4,
      WB_Doublet_Access_reg_5 => WB_Doublet_Access_reg_5,
      WB_Doublet_Access_reg_6 => WB_Doublet_Access_reg_6,
      WB_Doublet_Access_reg_7 => WB_Doublet_Access_reg_7,
      WB_Doublet_Access_reg_8 => WB_Doublet_Access_reg_8,
      WB_Doublet_Access_reg_9 => WB_Doublet_Access_reg_9,
      ex_branch_with_delayslot_reg => \Instruction_Prefetch_Mux[6].Gen_Instr_DFF_n_33\,
      \ex_gpr_write_addr_reg[0]\ => \^d\(4),
      \ex_gpr_write_addr_reg[0]_0\(1 downto 0) => \ex_gpr_write_addr_reg[0]\(4 downto 3),
      \ex_gpr_write_addr_reg[4]\ => \Instruction_Prefetch_Mux[10].Gen_Instr_DFF_n_4\,
      ex_mbar_is_sleep => ex_mbar_is_sleep,
      ex_mbar_is_sleep_reg => ex_mbar_is_sleep_cmb,
      ex_sel_alu_i_reg => ex_sel_alu_i_reg,
      if_missed_fetch => if_missed_fetch,
      \mem_gpr_write_addr_reg[4]\ => \Instruction_Prefetch_Mux[10].Gen_Instr_DFF_n_2\,
      of_instr_ii_36 => of_instr_ii_36,
      of_read_wb_write_op3_conflict => of_read_wb_write_op3_conflict,
      \out\(0) => \out\(0),
      \wb_gpr_write_addr_reg[0]\(0) => \wb_gpr_write_addr_reg[0]\(4),
      \wb_read_lsb_sel_reg[1]\(3 downto 1) => \wb_read_lsb_sel_reg[1]\(7 downto 5),
      \wb_read_lsb_sel_reg[1]\(0) => \wb_read_lsb_sel_reg[1]\(0)
    );
\Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_158
     port map (
      E(0) => E(0),
      I0145_out => I0145_out,
      I1143_out => I1143_out,
      of_instr_ii_36 => of_instr_ii_36
    );
\Instruction_Prefetch_Mux[7].Gen_Instr_DFF\: entity work.MB_FDR_159
     port map (
      Clk => Clk,
      I0141_out => I0141_out,
      IReady => IReady,
      Instr(0) => Instr(7),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      \Using_FPGA.Native_1\ => \Instruction_Prefetch_Mux[6].Gen_Instr_DFF_n_34\,
      \ex_gpr_write_addr_reg[1]\ => \^d\(3),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_35 => of_instr_ii_35,
      of_predecode(0) => \^of_predecode\(0),
      of_read_wb_write_op3_conflict => of_read_wb_write_op3_conflict,
      \out\(0) => \out\(0),
      \wb_gpr_write_addr_reg[1]\(0) => \wb_gpr_write_addr_reg[0]\(3),
      \wb_gpr_write_addr_reg[4]\ => \Instruction_Prefetch_Mux[10].Gen_Instr_DFF_n_3\,
      wb_reset_reg => wb_reset_reg
    );
\Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_160
     port map (
      E(0) => E(0),
      I0141_out => I0141_out,
      I1139_out => I1139_out,
      of_instr_ii_35 => of_instr_ii_35
    );
\Instruction_Prefetch_Mux[8].Gen_Instr_DFF\: entity work.MB_FDR_161
     port map (
      Clk => Clk,
      D(3 downto 2) => \^d\(4 downto 3),
      D(1 downto 0) => \^d\(1 downto 0),
      E(0) => E(0),
      I0137_out => I0137_out,
      IReady => IReady,
      Instr(0) => Instr(8),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      ex_gpr_write29_out => ex_gpr_write29_out,
      \ex_gpr_write_addr_reg[2]\ => \^d\(2),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_34 => of_instr_ii_34,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_162
     port map (
      E(0) => E(0),
      I0137_out => I0137_out,
      I1135_out => I1135_out,
      of_instr_ii_34 => of_instr_ii_34
    );
\Instruction_Prefetch_Mux[9].Gen_Instr_DFF\: entity work.MB_FDR_163
     port map (
      Clk => Clk,
      D(0) => \^d\(1),
      I0133_out => I0133_out,
      IReady => IReady,
      Instr(0) => Instr(9),
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_33 => of_instr_ii_33,
      \out\(0) => \out\(0)
    );
\Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7\: entity work.microblaze_v9_5_3_MB_MUXF7_164
     port map (
      E(0) => E(0),
      I0133_out => I0133_out,
      I1131_out => I1131_out,
      of_instr_ii_33 => of_instr_ii_33
    );
Last_Sel_DFF: entity work.MB_FDS
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      \out\(0) => \out\(0),
      sel_input_i_0 => sel_input_i_0
    );
Mux_Select_Empty_LUT6: entity work.\microblaze_v9_5_3_MB_LUT6__parameterized1\
     port map (
      E(0) => E(0),
      I4 => I4,
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      \Using_FPGA.Native_1\ => \^lockstep_out_reg[2]\(1),
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      if_missed_fetch_reg => \^using_fpga.native\,
      sel_input_i_0 => sel_input_i_0
    );
Mux_Select_OF_Valid_LUT6: entity work.\microblaze_v9_5_3_MB_LUT6__parameterized2\
     port map (
      E(0) => E(0),
      I4 => I4,
      \Using_FPGA.Native_0\ => \^lockstep_out_reg[2]\(0),
      \Using_FPGA.Native_1\ => \^lockstep_out_reg[2]\(1),
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      if_missed_fetch_reg => \^using_fpga.native\,
      of_Valid_II => of_Valid_II
    );
OF_Valid_DFF: entity work.MB_FDR_165
     port map (
      Clk => Clk,
      ex_branch_with_delayslot => ex_branch_with_delayslot,
      ex_jump_q => ex_jump_q,
      mem_jump_taken_reg => mem_jump_taken_reg,
      of_Valid_II => of_Valid_II,
      of_valid => \^of_valid\,
      \out\(0) => \out\(0)
    );
ex_branch_with_delayslot_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Instruction_Prefetch_Mux[1].Gen_Instr_DFF_n_1\,
      Q => I4,
      R => '0'
    );
\ibuffer_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(20),
      Q => \ibuffer_reg[3][0]_srl4_n_0\
    );
\ibuffer_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => if_predecode(0),
      Q => p_1_in49_in
    );
\ibuffer_reg[3][10]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Instr(0),
      I1 => Instr(3),
      I2 => Instr(1),
      O => if_predecode(0)
    );
\ibuffer_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(31),
      Q => p_1_in54_in
    );
\ibuffer_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(30),
      Q => p_1_in59_in
    );
\ibuffer_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(29),
      Q => p_1_in64_in
    );
\ibuffer_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(28),
      Q => p_1_in69_in
    );
\ibuffer_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(27),
      Q => p_1_in74_in
    );
\ibuffer_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(26),
      Q => p_1_in79_in
    );
\ibuffer_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(25),
      Q => p_1_in84_in
    );
\ibuffer_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(24),
      Q => p_1_in89_in
    );
\ibuffer_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(23),
      Q => p_1_in94_in
    );
\ibuffer_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(19),
      Q => p_1_in4_in
    );
\ibuffer_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(22),
      Q => p_1_in99_in
    );
\ibuffer_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(21),
      Q => p_1_in104_in
    );
\ibuffer_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(20),
      Q => p_1_in109_in
    );
\ibuffer_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(19),
      Q => p_1_in114_in
    );
\ibuffer_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(18),
      Q => p_1_in119_in
    );
\ibuffer_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(17),
      Q => p_1_in124_in
    );
\ibuffer_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(16),
      Q => p_1_in129_in
    );
\ibuffer_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(15),
      Q => p_1_in134_in
    );
\ibuffer_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(14),
      Q => p_1_in139_in
    );
\ibuffer_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(13),
      Q => p_1_in144_in
    );
\ibuffer_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(18),
      Q => p_1_in9_in
    );
\ibuffer_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(12),
      Q => p_1_in149_in
    );
\ibuffer_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(11),
      Q => p_1_in154_in
    );
\ibuffer_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(10),
      Q => p_1_in159_in
    );
\ibuffer_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(9),
      Q => p_1_in164_in
    );
\ibuffer_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(8),
      Q => p_1_in169_in
    );
\ibuffer_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(7),
      Q => p_1_in174_in
    );
\ibuffer_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(6),
      Q => p_1_in179_in
    );
\ibuffer_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(5),
      Q => p_1_in184_in
    );
\ibuffer_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(4),
      Q => p_1_in189_in
    );
\ibuffer_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(3),
      Q => p_1_in194_in
    );
\ibuffer_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(17),
      Q => p_1_in14_in
    );
\ibuffer_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(2),
      Q => p_1_in199_in
    );
\ibuffer_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(1),
      Q => p_1_in204_in
    );
\ibuffer_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(0),
      Q => p_1_in209_in
    );
\ibuffer_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(16),
      Q => p_1_in19_in_0
    );
\ibuffer_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(15),
      Q => p_1_in24_in
    );
\ibuffer_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(14),
      Q => p_1_in29_in
    );
\ibuffer_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(13),
      Q => p_1_in34_in
    );
\ibuffer_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(12),
      Q => p_1_in39_in
    );
\ibuffer_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^if_pre_buffer_addr\(0),
      A1 => \^lockstep_out_reg[2]\(2),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native\,
      CLK => Clk,
      D => Instr(11),
      Q => p_1_in44_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Register_File_gti is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 0 to 31 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 0 to 31 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 0 to 31 );
    Clk : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Fwd : in STD_LOGIC_VECTOR ( 0 to 31 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end Register_File_gti;

architecture STRUCTURE of Register_File_gti is
begin
\Using_LUT6.All_RAM32M[0].ram32m_i\: entity work.MB_RAM32M
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(0),
      GPR_Op1(0) => GPR_Op1(1),
      GPR_Op2(1) => GPR_Op2(0),
      GPR_Op2(0) => GPR_Op2(1),
      GPR_Op3(1) => GPR_Op3(0),
      GPR_Op3(0) => GPR_Op3(1),
      WB_Fwd(1) => WB_Fwd(0),
      WB_Fwd(0) => WB_Fwd(1),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      \wb_gpr_write_addr_reg[0]\(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[10].ram32m_i\: entity work.MB_RAM32M_307
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(20),
      GPR_Op1(0) => GPR_Op1(21),
      GPR_Op2(1) => GPR_Op2(20),
      GPR_Op2(0) => GPR_Op2(21),
      GPR_Op3(1) => GPR_Op3(20),
      GPR_Op3(0) => GPR_Op3(21),
      WB_Fwd(1) => WB_Fwd(20),
      WB_Fwd(0) => WB_Fwd(21),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      \wb_gpr_write_addr_reg[0]\(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[11].ram32m_i\: entity work.MB_RAM32M_308
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(22),
      GPR_Op1(0) => GPR_Op1(23),
      GPR_Op2(1) => GPR_Op2(22),
      GPR_Op2(0) => GPR_Op2(23),
      GPR_Op3(1) => GPR_Op3(22),
      GPR_Op3(0) => GPR_Op3(23),
      WB_Fwd(1) => WB_Fwd(22),
      WB_Fwd(0) => WB_Fwd(23),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      \wb_gpr_write_addr_reg[0]\(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[12].ram32m_i\: entity work.MB_RAM32M_309
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(24),
      GPR_Op1(0) => GPR_Op1(25),
      GPR_Op2(1) => GPR_Op2(24),
      GPR_Op2(0) => GPR_Op2(25),
      GPR_Op3(1) => GPR_Op3(24),
      GPR_Op3(0) => GPR_Op3(25),
      WB_Fwd(1) => WB_Fwd(24),
      WB_Fwd(0) => WB_Fwd(25),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      \wb_gpr_write_addr_reg[0]\(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[13].ram32m_i\: entity work.MB_RAM32M_310
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(26),
      GPR_Op1(0) => GPR_Op1(27),
      GPR_Op2(1) => GPR_Op2(26),
      GPR_Op2(0) => GPR_Op2(27),
      GPR_Op3(1) => GPR_Op3(26),
      GPR_Op3(0) => GPR_Op3(27),
      WB_Fwd(1) => WB_Fwd(26),
      WB_Fwd(0) => WB_Fwd(27),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      \wb_gpr_write_addr_reg[0]\(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[14].ram32m_i\: entity work.MB_RAM32M_311
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(28),
      GPR_Op1(0) => GPR_Op1(29),
      GPR_Op2(1) => GPR_Op2(28),
      GPR_Op2(0) => GPR_Op2(29),
      GPR_Op3(1) => GPR_Op3(28),
      GPR_Op3(0) => GPR_Op3(29),
      WB_Fwd(1) => WB_Fwd(28),
      WB_Fwd(0) => WB_Fwd(29),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      \wb_gpr_write_addr_reg[0]\(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[15].ram32m_i\: entity work.MB_RAM32M_312
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(30),
      GPR_Op1(0) => GPR_Op1(31),
      GPR_Op2(1) => GPR_Op2(30),
      GPR_Op2(0) => GPR_Op2(31),
      GPR_Op3(1) => GPR_Op3(30),
      GPR_Op3(0) => GPR_Op3(31),
      WB_Fwd(1) => WB_Fwd(30),
      WB_Fwd(0) => WB_Fwd(31),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      \wb_gpr_write_addr_reg[0]\(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[1].ram32m_i\: entity work.MB_RAM32M_313
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(2),
      GPR_Op1(0) => GPR_Op1(3),
      GPR_Op2(1) => GPR_Op2(2),
      GPR_Op2(0) => GPR_Op2(3),
      GPR_Op3(1) => GPR_Op3(2),
      GPR_Op3(0) => GPR_Op3(3),
      WB_Fwd(1) => WB_Fwd(2),
      WB_Fwd(0) => WB_Fwd(3),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      \wb_gpr_write_addr_reg[0]\(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[2].ram32m_i\: entity work.MB_RAM32M_314
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(4),
      GPR_Op1(0) => GPR_Op1(5),
      GPR_Op2(1) => GPR_Op2(4),
      GPR_Op2(0) => GPR_Op2(5),
      GPR_Op3(1) => GPR_Op3(4),
      GPR_Op3(0) => GPR_Op3(5),
      WB_Fwd(1) => WB_Fwd(4),
      WB_Fwd(0) => WB_Fwd(5),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      \wb_gpr_write_addr_reg[0]\(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[3].ram32m_i\: entity work.MB_RAM32M_315
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(6),
      GPR_Op1(0) => GPR_Op1(7),
      GPR_Op2(1) => GPR_Op2(6),
      GPR_Op2(0) => GPR_Op2(7),
      GPR_Op3(1) => GPR_Op3(6),
      GPR_Op3(0) => GPR_Op3(7),
      WB_Fwd(1) => WB_Fwd(6),
      WB_Fwd(0) => WB_Fwd(7),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      \wb_gpr_write_addr_reg[0]\(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[4].ram32m_i\: entity work.MB_RAM32M_316
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(8),
      GPR_Op1(0) => GPR_Op1(9),
      GPR_Op2(1) => GPR_Op2(8),
      GPR_Op2(0) => GPR_Op2(9),
      GPR_Op3(1) => GPR_Op3(8),
      GPR_Op3(0) => GPR_Op3(9),
      WB_Fwd(1) => WB_Fwd(8),
      WB_Fwd(0) => WB_Fwd(9),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      \wb_gpr_write_addr_reg[0]\(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[5].ram32m_i\: entity work.MB_RAM32M_317
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(10),
      GPR_Op1(0) => GPR_Op1(11),
      GPR_Op2(1) => GPR_Op2(10),
      GPR_Op2(0) => GPR_Op2(11),
      GPR_Op3(1) => GPR_Op3(10),
      GPR_Op3(0) => GPR_Op3(11),
      WB_Fwd(1) => WB_Fwd(10),
      WB_Fwd(0) => WB_Fwd(11),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      \wb_gpr_write_addr_reg[0]\(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[6].ram32m_i\: entity work.MB_RAM32M_318
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(12),
      GPR_Op1(0) => GPR_Op1(13),
      GPR_Op2(1) => GPR_Op2(12),
      GPR_Op2(0) => GPR_Op2(13),
      GPR_Op3(1) => GPR_Op3(12),
      GPR_Op3(0) => GPR_Op3(13),
      WB_Fwd(1) => WB_Fwd(12),
      WB_Fwd(0) => WB_Fwd(13),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      \wb_gpr_write_addr_reg[0]\(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[7].ram32m_i\: entity work.MB_RAM32M_319
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(14),
      GPR_Op1(0) => GPR_Op1(15),
      GPR_Op2(1) => GPR_Op2(14),
      GPR_Op2(0) => GPR_Op2(15),
      GPR_Op3(1) => GPR_Op3(14),
      GPR_Op3(0) => GPR_Op3(15),
      WB_Fwd(1) => WB_Fwd(14),
      WB_Fwd(0) => WB_Fwd(15),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      \wb_gpr_write_addr_reg[0]\(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[8].ram32m_i\: entity work.MB_RAM32M_320
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(16),
      GPR_Op1(0) => GPR_Op1(17),
      GPR_Op2(1) => GPR_Op2(16),
      GPR_Op2(0) => GPR_Op2(17),
      GPR_Op3(1) => GPR_Op3(16),
      GPR_Op3(0) => GPR_Op3(17),
      WB_Fwd(1) => WB_Fwd(16),
      WB_Fwd(0) => WB_Fwd(17),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      \wb_gpr_write_addr_reg[0]\(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      wb_reset_reg => wb_reset_reg
    );
\Using_LUT6.All_RAM32M[9].ram32m_i\: entity work.MB_RAM32M_321
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(18),
      GPR_Op1(0) => GPR_Op1(19),
      GPR_Op2(1) => GPR_Op2(18),
      GPR_Op2(0) => GPR_Op2(19),
      GPR_Op3(1) => GPR_Op3(18),
      GPR_Op3(0) => GPR_Op3(19),
      WB_Fwd(1) => WB_Fwd(18),
      WB_Fwd(0) => WB_Fwd(19),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      \wb_gpr_write_addr_reg[0]\(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      wb_reset_reg => wb_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Streaming_AXI is
  port (
    \WB_MEM_Result_reg[0]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 33 downto 0 );
    fsl_carry_hold : out STD_LOGIC;
    fsl_carry_hold_value : out STD_LOGIC;
    MEM_Sel_FSL : out STD_LOGIC;
    axi_get_succesful_happened : out STD_LOGIC;
    fsl_control_error_hold_value : out STD_LOGIC;
    fsl_carry_hold_value_reg_0 : out STD_LOGIC;
    \WB_MEM_Result_reg[1]\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Get_Succesful : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clk : in STD_LOGIC;
    fsl_carry_hold_reg_0 : in STD_LOGIC;
    fsl_carry_hold_value_reg_1 : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Put_Control : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[2]\ : in STD_LOGIC;
    ex_valid_reg_0 : in STD_LOGIC;
    M0_AXIS_TREADY : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    Q4_out : in STD_LOGIC;
    Q5_out : in STD_LOGIC;
    Q6_out : in STD_LOGIC;
    Q7_out : in STD_LOGIC;
    Q8_out : in STD_LOGIC;
    Q9_out : in STD_LOGIC;
    Q10_out : in STD_LOGIC;
    Q11_out : in STD_LOGIC;
    Q12_out : in STD_LOGIC;
    Q13_out : in STD_LOGIC;
    Q14_out : in STD_LOGIC;
    Q15_out : in STD_LOGIC;
    Q16_out : in STD_LOGIC;
    Q17_out : in STD_LOGIC;
    Q18_out : in STD_LOGIC;
    Q19_out : in STD_LOGIC;
    Q20_out : in STD_LOGIC;
    Q21_out : in STD_LOGIC;
    Q22_out : in STD_LOGIC;
    Q23_out : in STD_LOGIC;
    Q24_out : in STD_LOGIC;
    Q25_out : in STD_LOGIC;
    Q26_out : in STD_LOGIC;
    Q27_out : in STD_LOGIC;
    Q28_out : in STD_LOGIC;
    Q29_out : in STD_LOGIC;
    \EX_Op1_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end Streaming_AXI;

architecture STRUCTURE of Streaming_AXI is
  signal \^d\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \^mem_sel_fsl\ : STD_LOGIC;
  signal \^axi_get_succesful_happened\ : STD_LOGIC;
  signal fsl_carry_hold_cmb : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of fsl_carry_hold_cmb : signal is "true";
  signal fsl_carry_hold_value_cmb : STD_LOGIC;
  attribute RTL_KEEP of fsl_carry_hold_value_cmb : signal is "true";
begin
  D(33 downto 0) <= \^d\(33 downto 0);
  MEM_Sel_FSL <= \^mem_sel_fsl\;
  axi_get_succesful_happened <= \^axi_get_succesful_happened\;
  fsl_carry_hold_cmb <= fsl_carry_hold_reg_0;
  fsl_carry_hold_value_cmb <= fsl_carry_hold_value_reg_1;
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(31),
      Q => \^d\(32),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(21),
      Q => \^d\(22),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(20),
      Q => \^d\(21),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(19),
      Q => \^d\(20),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(18),
      Q => \^d\(19),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(17),
      Q => \^d\(18),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(16),
      Q => \^d\(17),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(15),
      Q => \^d\(16),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(14),
      Q => \^d\(15),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(13),
      Q => \^d\(14),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(12),
      Q => \^d\(13),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(30),
      Q => \^d\(31),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(11),
      Q => \^d\(12),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(10),
      Q => \^d\(11),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(9),
      Q => \^d\(10),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(8),
      Q => \^d\(9),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(7),
      Q => \^d\(8),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(6),
      Q => \^d\(7),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(5),
      Q => \^d\(6),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(4),
      Q => \^d\(5),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(3),
      Q => \^d\(4),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(2),
      Q => \^d\(3),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(29),
      Q => \^d\(30),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(1),
      Q => \^d\(2),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(0),
      Q => \^d\(1),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(28),
      Q => \^d\(29),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(27),
      Q => \^d\(28),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(26),
      Q => \^d\(27),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(25),
      Q => \^d\(26),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(24),
      Q => \^d\(25),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(23),
      Q => \^d\(24),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => \EX_Op1_reg[0]\(22),
      Q => \^d\(23),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].M_AXIS_TLAST_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => E(0),
      D => FSL_Put_Control,
      Q => \^d\(33),
      R => \out\(0)
    );
\Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => ex_valid_reg,
      Q => \^d\(0),
      R => '0'
    );
\Read_AXI_Performance.Gen_Bits[0].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(31),
      \WB_MEM_Result_reg[0]\(0) => \WB_MEM_Result_reg[0]\(4),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[10].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_0
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q20_out => Q20_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(21),
      \WB_MEM_Result_reg[10]\(0) => \WB_MEM_Result_reg[1]\(17),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[11].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_1
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q19_out => Q19_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(20),
      \WB_MEM_Result_reg[11]\(0) => \WB_MEM_Result_reg[1]\(16),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[12].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_2
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q18_out => Q18_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(19),
      \WB_MEM_Result_reg[12]\(0) => \WB_MEM_Result_reg[1]\(15),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[13].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_3
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q17_out => Q17_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(18),
      \WB_MEM_Result_reg[13]\(0) => \WB_MEM_Result_reg[1]\(14),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[14].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_4
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q16_out => Q16_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(17),
      \WB_MEM_Result_reg[14]\(0) => \WB_MEM_Result_reg[1]\(13),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[15].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_5
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q15_out => Q15_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(16),
      \WB_MEM_Result_reg[15]\(0) => \WB_MEM_Result_reg[1]\(12),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[16].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_6
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q14_out => Q14_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(15),
      \WB_MEM_Result_reg[16]\(0) => \WB_MEM_Result_reg[1]\(11),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[17].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_7
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q13_out => Q13_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(14),
      \WB_MEM_Result_reg[17]\(0) => \WB_MEM_Result_reg[1]\(10),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[18].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_8
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q12_out => Q12_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(13),
      \WB_MEM_Result_reg[18]\(0) => \WB_MEM_Result_reg[1]\(9),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[19].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_9
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q11_out => Q11_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(12),
      \WB_MEM_Result_reg[19]\(0) => \WB_MEM_Result_reg[1]\(8),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[1].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_10
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q29_out => Q29_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(30),
      \WB_MEM_Result_reg[1]\(0) => \WB_MEM_Result_reg[1]\(26),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[20].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_11
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q10_out => Q10_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(11),
      \WB_MEM_Result_reg[20]\(0) => \WB_MEM_Result_reg[1]\(7),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[21].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_12
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q9_out => Q9_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(10),
      \WB_MEM_Result_reg[21]\(0) => \WB_MEM_Result_reg[1]\(6),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[22].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_13
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q8_out => Q8_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(9),
      \WB_MEM_Result_reg[22]\(0) => \WB_MEM_Result_reg[1]\(5),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[23].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_14
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q7_out => Q7_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(8),
      \WB_MEM_Result_reg[23]\(0) => \WB_MEM_Result_reg[1]\(4),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[24].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_15
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q6_out => Q6_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(7),
      \WB_MEM_Result_reg[24]\(0) => \WB_MEM_Result_reg[1]\(3),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[25].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_16
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q5_out => Q5_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(6),
      \WB_MEM_Result_reg[25]\(0) => \WB_MEM_Result_reg[1]\(2),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[26].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_17
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q4_out => Q4_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(5),
      \WB_MEM_Result_reg[26]\(0) => \WB_MEM_Result_reg[1]\(1),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[27].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_18
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(4),
      \WB_MEM_Result_reg[27]\(0) => \WB_MEM_Result_reg[0]\(3),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[28].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_19
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(3),
      \WB_MEM_Result_reg[28]\(0) => \WB_MEM_Result_reg[0]\(2),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[29].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_20
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(2),
      \WB_MEM_Result_reg[29]\(0) => \WB_MEM_Result_reg[0]\(1),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[2].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_21
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q28_out => Q28_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(29),
      \WB_MEM_Result_reg[2]\(0) => \WB_MEM_Result_reg[1]\(25),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[30].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_22
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(1),
      \WB_MEM_Result_reg[30]\(0) => \WB_MEM_Result_reg[0]\(0),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[31].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_23
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \WB_MEM_Result_reg[31]\(0) => \WB_MEM_Result_reg[1]\(0),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[3].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_24
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q27_out => Q27_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(28),
      \WB_MEM_Result_reg[3]\(0) => \WB_MEM_Result_reg[1]\(24),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[4].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_25
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q26_out => Q26_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(27),
      \WB_MEM_Result_reg[4]\(0) => \WB_MEM_Result_reg[1]\(23),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[5].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_26
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q25_out => Q25_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(26),
      \WB_MEM_Result_reg[5]\(0) => \WB_MEM_Result_reg[1]\(22),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[6].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_27
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q24_out => Q24_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(25),
      \WB_MEM_Result_reg[6]\(0) => \WB_MEM_Result_reg[1]\(21),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[7].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_28
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q23_out => Q23_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(24),
      \WB_MEM_Result_reg[7]\(0) => \WB_MEM_Result_reg[1]\(20),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[8].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_29
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q22_out => Q22_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(23),
      \WB_MEM_Result_reg[8]\(0) => \WB_MEM_Result_reg[1]\(19),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.Gen_Bits[9].MEM_EX_Result_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_30
     port map (
      Clk => Clk,
      FSL_Get_Succesful => FSL_Get_Succesful,
      Q21_out => Q21_out,
      \Read_AXI_Performance.mem_sel_fsl_i_reg\ => \^mem_sel_fsl\,
      S0_AXIS_TDATA(0) => S0_AXIS_TDATA(22),
      \WB_MEM_Result_reg[9]\(0) => \WB_MEM_Result_reg[1]\(18),
      \out\(0) => \out\(0)
    );
\Read_AXI_Performance.axi_get_succesful_happened_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => ex_valid_reg_0,
      Q => \^axi_get_succesful_happened\,
      R => \out\(0)
    );
\Read_AXI_Performance.mem_sel_fsl_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \^axi_get_succesful_happened\,
      Q => \^mem_sel_fsl\,
      R => \out\(0)
    );
fsl_carry_hold_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => fsl_carry_hold_cmb,
      Q => fsl_carry_hold,
      R => \out\(0)
    );
fsl_carry_hold_value_cmb_inferred_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(0),
      I1 => M0_AXIS_TREADY,
      O => fsl_carry_hold_value_reg_0
    );
fsl_carry_hold_value_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => fsl_carry_hold_value_cmb,
      Q => fsl_carry_hold_value,
      R => \out\(0)
    );
fsl_control_error_hold_value_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Synchronize.use_sync_reset.sync_reg[2]\,
      Q => fsl_control_error_hold_value,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Zero_Detect_gti is
  port (
    ex_op1_zero : out STD_LOGIC;
    ex_op1_cmp_equal : in STD_LOGIC;
    \Zero_Detecting[0].nibble_Zero_reg\ : in STD_LOGIC;
    ex_op1_cmp_equal_n : in STD_LOGIC;
    \Zero_Detecting[1].nibble_Zero_reg\ : in STD_LOGIC;
    \Zero_Detecting[2].nibble_Zero_reg\ : in STD_LOGIC;
    \Zero_Detecting[3].nibble_Zero_reg\ : in STD_LOGIC;
    \Zero_Detecting[4].nibble_Zero_reg\ : in STD_LOGIC;
    \Zero_Detecting[5].nibble_Zero_reg\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
end Zero_Detect_gti;

architecture STRUCTURE of Zero_Detect_gti is
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal zero_CI_0 : STD_LOGIC;
  signal zero_CI_1 : STD_LOGIC;
  signal zero_CI_2 : STD_LOGIC;
  signal zero_CI_3 : STD_LOGIC;
  signal zero_CI_4 : STD_LOGIC;
  signal zero_CI_5 : STD_LOGIC;
begin
  \^lopt_2\ <= lopt_1;
  lopt <= \^lopt_1\;
  lopt_3 <= lopt_2;
Part_Of_Zero_Carry_Start: entity work.microblaze_v9_5_3_MB_MUXCY_300
     port map (
      ex_op1_cmp_equal => ex_op1_cmp_equal,
      lopt => ex_op1_cmp_equal_n,
      lopt_1 => \Zero_Detecting[0].nibble_Zero_reg\,
      lopt_2 => \Zero_Detecting[1].nibble_Zero_reg\,
      lopt_3 => \^lopt\,
      lopt_4 => \Zero_Detecting[2].nibble_Zero_reg\,
      zero_CI_0 => zero_CI_0
    );
\Zero_Detecting[0].I_Part_Of_Zero_Detect\: entity work.microblaze_v9_5_3_MB_MUXCY_301
     port map (
      \Zero_Detecting[0].nibble_Zero_reg\ => \Zero_Detecting[0].nibble_Zero_reg\,
      ex_op1_cmp_equal_n => ex_op1_cmp_equal_n,
      zero_CI_0 => zero_CI_0,
      zero_CI_1 => zero_CI_1
    );
\Zero_Detecting[1].I_Part_Of_Zero_Detect\: entity work.microblaze_v9_5_3_MB_MUXCY_302
     port map (
      \Zero_Detecting[1].nibble_Zero_reg\ => \Zero_Detecting[1].nibble_Zero_reg\,
      ex_op1_cmp_equal_n => ex_op1_cmp_equal_n,
      zero_CI_1 => zero_CI_1,
      zero_CI_2 => zero_CI_2
    );
\Zero_Detecting[2].I_Part_Of_Zero_Detect\: entity work.microblaze_v9_5_3_MB_MUXCY_303
     port map (
      \Zero_Detecting[2].nibble_Zero_reg\ => \Zero_Detecting[2].nibble_Zero_reg\,
      ex_op1_cmp_equal_n => ex_op1_cmp_equal_n,
      lopt => \^lopt\,
      zero_CI_2 => zero_CI_2,
      zero_CI_3 => zero_CI_3
    );
\Zero_Detecting[3].I_Part_Of_Zero_Detect\: entity work.microblaze_v9_5_3_MB_MUXCY_304
     port map (
      \Zero_Detecting[3].nibble_Zero_reg\ => \Zero_Detecting[3].nibble_Zero_reg\,
      ex_op1_cmp_equal_n => ex_op1_cmp_equal_n,
      lopt => \Zero_Detecting[4].nibble_Zero_reg\,
      lopt_1 => \Zero_Detecting[5].nibble_Zero_reg\,
      lopt_2 => \^lopt_1\,
      lopt_3 => \^lopt_2\,
      lopt_4 => lopt_3,
      zero_CI_3 => zero_CI_3,
      zero_CI_4 => zero_CI_4
    );
\Zero_Detecting[4].I_Part_Of_Zero_Detect\: entity work.microblaze_v9_5_3_MB_MUXCY_305
     port map (
      \Zero_Detecting[4].nibble_Zero_reg\ => \Zero_Detecting[4].nibble_Zero_reg\,
      ex_op1_cmp_equal_n => ex_op1_cmp_equal_n,
      zero_CI_4 => zero_CI_4,
      zero_CI_5 => zero_CI_5
    );
\Zero_Detecting[5].I_Part_Of_Zero_Detect\: entity work.microblaze_v9_5_3_MB_MUXCY_306
     port map (
      \Zero_Detecting[5].nibble_Zero_reg\ => \Zero_Detecting[5].nibble_Zero_reg\,
      ex_op1_cmp_equal_n => ex_op1_cmp_equal_n,
      ex_op1_zero => ex_op1_zero,
      zero_CI_5 => zero_CI_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_crossbar_v2_1_8_crossbar_sasd is
  port (
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 34 downto 0 );
    \WB_DAXI_Read_Data_reg[0]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axi_crossbar_v2_1_8_crossbar_sasd;

architecture STRUCTURE of axi_crossbar_v2_1_8_crossbar_sasd is
  signal aa_awready : STD_LOGIC;
  signal aa_bvalid : STD_LOGIC;
  signal aa_grant_rnw : STD_LOGIC;
  signal aa_rready : STD_LOGIC;
  signal aa_rvalid : STD_LOGIC;
  signal aa_wready : STD_LOGIC;
  signal addr_arbiter_inst_n_14 : STD_LOGIC;
  signal addr_arbiter_inst_n_3 : STD_LOGIC;
  signal addr_arbiter_inst_n_4 : STD_LOGIC;
  signal addr_arbiter_inst_n_5 : STD_LOGIC;
  signal addr_arbiter_inst_n_6 : STD_LOGIC;
  signal addr_arbiter_inst_n_62 : STD_LOGIC;
  signal addr_arbiter_inst_n_63 : STD_LOGIC;
  signal addr_arbiter_inst_n_66 : STD_LOGIC;
  signal addr_arbiter_inst_n_67 : STD_LOGIC;
  signal addr_arbiter_inst_n_7 : STD_LOGIC;
  signal addr_arbiter_inst_n_8 : STD_LOGIC;
  signal addr_arbiter_inst_n_9 : STD_LOGIC;
  signal aresetn_d_reg_n_0 : STD_LOGIC;
  signal m_aready : STD_LOGIC;
  signal m_atarget_enc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m_atarget_hot : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m_atarget_hot0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m_ready_d : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m_ready_d_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m_valid_i : STD_LOGIC;
  signal mi_arready : STD_LOGIC_VECTOR ( 2 to 2 );
  signal mi_arready_mux : STD_LOGIC;
  signal mi_bvalid : STD_LOGIC_VECTOR ( 2 to 2 );
  signal mi_wready : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_0_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_0_out__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal reg_slice_r_n_2 : STD_LOGIC;
  signal reg_slice_r_n_37 : STD_LOGIC;
  signal reg_slice_r_n_38 : STD_LOGIC;
  signal reset : STD_LOGIC;
  signal splitter_aw_n_5 : STD_LOGIC;
  signal sr_rvalid : STD_LOGIC;
begin
addr_arbiter_inst: entity work.axi_crossbar_v2_1_8_addr_arbiter_sasd
     port map (
      D(2 downto 0) => m_atarget_hot0(2 downto 0),
      E(0) => addr_arbiter_inst_n_5,
      Q(34 downto 0) => Q(34 downto 0),
      SR(0) => reset,
      aa_awready => aa_awready,
      aa_bvalid => aa_bvalid,
      aa_grant_rnw => aa_grant_rnw,
      aa_wready => aa_wready,
      aclk => aclk,
      aresetn_d_reg => aresetn_d_reg_n_0,
      \gen_axilite.s_axi_arready_i_reg\ => reg_slice_r_n_2,
      \gen_axilite.s_axi_awready_i_reg\ => addr_arbiter_inst_n_67,
      \gen_axilite.s_axi_bvalid_i_reg\ => addr_arbiter_inst_n_7,
      \gen_axilite.s_axi_bvalid_i_reg_0\ => addr_arbiter_inst_n_66,
      \gen_no_arbiter.m_grant_hot_i_reg[0]_0\ => addr_arbiter_inst_n_63,
      \gen_no_arbiter.m_valid_i_reg_0\ => addr_arbiter_inst_n_62,
      m_aready => m_aready,
      m_atarget_enc(1 downto 0) => m_atarget_enc(1 downto 0),
      \m_atarget_enc_reg[0]\ => addr_arbiter_inst_n_14,
      \m_atarget_enc_reg[1]\ => addr_arbiter_inst_n_3,
      \m_atarget_hot_reg[2]\(2 downto 0) => m_atarget_hot(2 downto 0),
      m_axi_arready(1 downto 0) => m_axi_arready(1 downto 0),
      m_axi_arvalid(1 downto 0) => m_axi_arvalid(1 downto 0),
      m_axi_awvalid(1 downto 0) => m_axi_awvalid(1 downto 0),
      m_axi_bready(1 downto 0) => m_axi_bready(1 downto 0),
      m_axi_wready(1 downto 0) => m_axi_wready(1 downto 0),
      m_axi_wvalid(1 downto 0) => m_axi_wvalid(1 downto 0),
      m_ready_d(1 downto 0) => m_ready_d(1 downto 0),
      m_ready_d_0(2 downto 0) => m_ready_d_0(2 downto 0),
      \m_ready_d_reg[0]\ => addr_arbiter_inst_n_6,
      \m_ready_d_reg[0]_0\ => addr_arbiter_inst_n_9,
      \m_ready_d_reg[1]\ => addr_arbiter_inst_n_4,
      \m_ready_d_reg[1]_0\ => addr_arbiter_inst_n_8,
      m_valid_i => m_valid_i,
      mi_bvalid(0) => mi_bvalid(2),
      mi_wready(0) => mi_wready(2),
      p_0_out(0) => p_0_out(0),
      \p_0_out__0\(0) => \p_0_out__0\(1),
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arready(0) => s_axi_arready(0),
      s_axi_arvalid(0) => s_axi_arvalid(0),
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awready(0) => s_axi_awready(0),
      s_axi_awvalid(0) => s_axi_awvalid(0),
      s_axi_bready(0) => s_axi_bready(0),
      s_axi_bvalid(0) => s_axi_bvalid(0),
      s_axi_bvalid_i_reg => splitter_aw_n_5,
      s_axi_rready(0) => s_axi_rready(0),
      s_axi_rvalid(0) => s_axi_rvalid(0),
      s_axi_wready(0) => s_axi_wready(0),
      s_axi_wvalid(0) => s_axi_wvalid(0),
      sr_rvalid => sr_rvalid
    );
aresetn_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => aresetn,
      Q => aresetn_d_reg_n_0,
      R => '0'
    );
\gen_decerr.decerr_slave_inst\: entity work.axi_crossbar_v2_1_8_decerr_slave
     port map (
      Q(0) => m_atarget_hot(2),
      SR(0) => reset,
      aa_bvalid => aa_bvalid,
      aa_rready => aa_rready,
      aa_rvalid => aa_rvalid,
      aa_wready => aa_wready,
      aclk => aclk,
      aresetn_d_reg => aresetn_d_reg_n_0,
      \gen_axilite.s_axi_bvalid_i_reg_0\ => addr_arbiter_inst_n_66,
      \gen_no_arbiter.grant_rnw_reg\ => addr_arbiter_inst_n_7,
      \gen_no_arbiter.grant_rnw_reg_0\ => addr_arbiter_inst_n_8,
      \gen_no_arbiter.grant_rnw_reg_1\ => addr_arbiter_inst_n_9,
      \gen_no_arbiter.m_valid_i_reg\ => addr_arbiter_inst_n_4,
      \gen_no_arbiter.m_valid_i_reg_0\ => addr_arbiter_inst_n_6,
      m_atarget_enc(1 downto 0) => m_atarget_enc(1 downto 0),
      \m_atarget_hot_reg[2]\ => addr_arbiter_inst_n_67,
      m_axi_arready(1 downto 0) => m_axi_arready(1 downto 0),
      m_axi_awready(1 downto 0) => m_axi_awready(1 downto 0),
      m_axi_bvalid(1 downto 0) => m_axi_bvalid(1 downto 0),
      m_axi_rvalid(1 downto 0) => m_axi_rvalid(1 downto 0),
      m_axi_wready(1 downto 0) => m_axi_wready(1 downto 0),
      mi_arready(0) => mi_arready(2),
      mi_arready_mux => mi_arready_mux,
      mi_bvalid(0) => mi_bvalid(2),
      mi_wready(0) => mi_wready(2),
      p_0_out(0) => p_0_out(2)
    );
\m_atarget_enc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => addr_arbiter_inst_n_14,
      Q => m_atarget_enc(0),
      R => '0'
    );
\m_atarget_enc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => addr_arbiter_inst_n_3,
      Q => m_atarget_enc(1),
      R => reset
    );
\m_atarget_hot_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => m_atarget_hot0(0),
      Q => m_atarget_hot(0),
      R => reset
    );
\m_atarget_hot_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => m_atarget_hot0(1),
      Q => m_atarget_hot(1),
      R => reset
    );
\m_atarget_hot_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => m_atarget_hot0(2),
      Q => m_atarget_hot(2),
      R => reset
    );
reg_slice_r: entity work.axi_register_slice_v2_1_7_axic_register_slice
     port map (
      E(0) => addr_arbiter_inst_n_5,
      IP2Bus_RdAck_reg => addr_arbiter_inst_n_62,
      Q(34 downto 1) => \WB_DAXI_Read_Data_reg[0]\(33 downto 0),
      Q(0) => reg_slice_r_n_37,
      SR(0) => reset,
      aa_grant_rnw => aa_grant_rnw,
      aa_rready => aa_rready,
      aa_rvalid => aa_rvalid,
      aclk => aclk,
      \gen_no_arbiter.m_valid_i_reg\ => reg_slice_r_n_2,
      \gen_no_arbiter.m_valid_i_reg_0\ => addr_arbiter_inst_n_4,
      \gen_no_arbiter.m_valid_i_reg_1\ => addr_arbiter_inst_n_6,
      m_atarget_enc(1 downto 0) => m_atarget_enc(1 downto 0),
      \m_atarget_hot_reg[1]\(1 downto 0) => m_atarget_hot(1 downto 0),
      m_axi_rdata(63 downto 0) => m_axi_rdata(63 downto 0),
      m_axi_rready(1 downto 0) => m_axi_rready(1 downto 0),
      m_axi_rresp(3 downto 0) => m_axi_rresp(3 downto 0),
      m_ready_d(1 downto 0) => m_ready_d(1 downto 0),
      \m_ready_d_reg[1]\ => reg_slice_r_n_38,
      m_valid_i => m_valid_i,
      mi_arready(0) => mi_arready(2),
      s_axi_rready(0) => s_axi_rready(0),
      sr_rvalid => sr_rvalid
    );
\s_axi_bresp[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7632"
    )
        port map (
      I0 => m_atarget_enc(1),
      I1 => m_atarget_enc(0),
      I2 => m_axi_bresp(0),
      I3 => m_axi_bresp(2),
      O => s_axi_bresp(0)
    );
\s_axi_bresp[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7632"
    )
        port map (
      I0 => m_atarget_enc(1),
      I1 => m_atarget_enc(0),
      I2 => m_axi_bresp(1),
      I3 => m_axi_bresp(3),
      O => s_axi_bresp(1)
    );
splitter_ar: entity work.\axi_crossbar_v2_1_8_splitter__parameterized0\
     port map (
      Q(0) => reg_slice_r_n_37,
      aclk => aclk,
      aresetn_d_reg => aresetn_d_reg_n_0,
      \gen_no_arbiter.m_valid_i_reg\ => addr_arbiter_inst_n_4,
      \gen_no_arbiter.m_valid_i_reg_0\ => addr_arbiter_inst_n_6,
      \m_payload_i_reg[0]\ => reg_slice_r_n_38,
      m_ready_d(1 downto 0) => m_ready_d(1 downto 0),
      mi_arready_mux => mi_arready_mux,
      s_axi_rready(0) => s_axi_rready(0),
      sr_rvalid => sr_rvalid
    );
splitter_aw: entity work.axi_crossbar_v2_1_8_splitter
     port map (
      IP2Bus_WrAck_reg => addr_arbiter_inst_n_63,
      aa_awready => aa_awready,
      aa_bvalid => aa_bvalid,
      aa_grant_rnw => aa_grant_rnw,
      aa_wready => aa_wready,
      aclk => aclk,
      aresetn_d_reg => aresetn_d_reg_n_0,
      \gen_axilite.s_axi_arready_i_reg\ => reg_slice_r_n_2,
      \gen_no_arbiter.grant_rnw_reg\ => addr_arbiter_inst_n_9,
      \gen_no_arbiter.grant_rnw_reg_0\ => addr_arbiter_inst_n_8,
      \gen_no_arbiter.m_grant_hot_i_reg[0]\ => splitter_aw_n_5,
      m_aready => m_aready,
      m_atarget_enc(1 downto 0) => m_atarget_enc(1 downto 0),
      m_axi_bvalid(1 downto 0) => m_axi_bvalid(1 downto 0),
      m_ready_d(2 downto 0) => m_ready_d_0(2 downto 0),
      m_valid_i => m_valid_i,
      mi_bvalid(0) => mi_bvalid(2),
      mi_wready(0) => mi_wready(2),
      p_0_out(1) => p_0_out(2),
      p_0_out(0) => p_0_out(0),
      \p_0_out__0\(0) => \p_0_out__0\(1),
      s_axi_bready(0) => s_axi_bready(0),
      s_axi_wvalid(0) => s_axi_wvalid(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_prim_width is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_txd_sb_wr_en_reg : in STD_LOGIC;
    \sig_txd_wr_data_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.blk_mem_gen_prim_wrapper
     port map (
      D(32 downto 0) => D(32 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      WEBWE(0) => WEBWE(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[8]\(8 downto 0) => \gcc0.gc1.gsym.count_d2_reg[8]\(8 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk,
      sig_txd_sb_wr_en_reg => sig_txd_sb_wr_en_reg,
      \sig_txd_wr_data_reg[1]\(1 downto 0) => \sig_txd_wr_data_reg[1]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_prim_width_492 is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxd_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_prim_width_492 : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_prim_width_492;

architecture STRUCTURE of blk_mem_gen_prim_width_492 is
begin
\prim_noinit.ram\: entity work.blk_mem_gen_prim_wrapper_493
     port map (
      D(32 downto 0) => D(32 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      WEBWE(0) => WEBWE(0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      dinb(1 downto 0) => dinb(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      doutb(1 downto 0) => doutb(1 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      dinb(1 downto 0) => dinb(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      doutb(1 downto 0) => doutb(1 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_width__parameterized10\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_noinit.ram\: entity work.\blk_mem_gen_prim_wrapper__parameterized10\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      dinb(1 downto 0) => dinb(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      doutb(1 downto 0) => doutb(1 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_width__parameterized11\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_noinit.ram\: entity work.\blk_mem_gen_prim_wrapper__parameterized11\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      dinb(1 downto 0) => dinb(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      doutb(1 downto 0) => doutb(1 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_width__parameterized12\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_noinit.ram\: entity work.\blk_mem_gen_prim_wrapper__parameterized12\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      dinb(1 downto 0) => dinb(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      doutb(1 downto 0) => doutb(1 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_width__parameterized13\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_noinit.ram\: entity work.\blk_mem_gen_prim_wrapper__parameterized13\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      dinb(1 downto 0) => dinb(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      doutb(1 downto 0) => doutb(1 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_width__parameterized14\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_noinit.ram\: entity work.\blk_mem_gen_prim_wrapper__parameterized14\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      dinb(1 downto 0) => dinb(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      doutb(1 downto 0) => doutb(1 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_width__parameterized15\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_noinit.ram\: entity work.\blk_mem_gen_prim_wrapper__parameterized15\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      dinb(1 downto 0) => dinb(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      doutb(1 downto 0) => doutb(1 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      dinb(1 downto 0) => dinb(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      doutb(1 downto 0) => doutb(1 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_width__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\blk_mem_gen_prim_wrapper__parameterized3\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      dinb(1 downto 0) => dinb(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      doutb(1 downto 0) => doutb(1 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_width__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_noinit.ram\: entity work.\blk_mem_gen_prim_wrapper__parameterized4\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      dinb(1 downto 0) => dinb(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      doutb(1 downto 0) => doutb(1 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_width__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_noinit.ram\: entity work.\blk_mem_gen_prim_wrapper__parameterized5\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      dinb(1 downto 0) => dinb(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      doutb(1 downto 0) => doutb(1 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_width__parameterized6\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_noinit.ram\: entity work.\blk_mem_gen_prim_wrapper__parameterized6\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      dinb(1 downto 0) => dinb(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      doutb(1 downto 0) => doutb(1 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_width__parameterized7\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_noinit.ram\: entity work.\blk_mem_gen_prim_wrapper__parameterized7\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      dinb(1 downto 0) => dinb(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      doutb(1 downto 0) => doutb(1 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_width__parameterized8\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_noinit.ram\: entity work.\blk_mem_gen_prim_wrapper__parameterized8\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      dinb(1 downto 0) => dinb(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      doutb(1 downto 0) => doutb(1 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_prim_width__parameterized9\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_noinit.ram\: entity work.\blk_mem_gen_prim_wrapper__parameterized9\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      dinb(1 downto 0) => dinb(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      doutb(1 downto 0) => doutb(1 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity carry_and is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ex_jump_nodelay_reg : out STD_LOGIC;
    of_read_imm_reg_ii_reg : out STD_LOGIC;
    ex_Write_DCache_decode_cmb : out STD_LOGIC;
    ex_Write_ICache_i_cmb : out STD_LOGIC;
    of_pipe_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun_carry_2 : in STD_LOGIC;
    ex_jump_nodelay : in STD_LOGIC;
    ex_delayslot_Instr2 : in STD_LOGIC;
    of_branch_with_delayslot35_out : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC;
    of_read_imm_reg : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    ex_write_dcache_instr : in STD_LOGIC;
    ex_Write_ICache_i : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : out STD_LOGIC;
    lopt_6 : in STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC
  );
end carry_and;

architecture STRUCTURE of carry_and is
begin
MUXCY_I: entity work.microblaze_v9_5_3_MB_MUXCY_71
     port map (
      IReady => IReady,
      ex_Write_DCache_decode_reg => ex_Write_DCache_decode_cmb,
      ex_Write_ICache_i => ex_Write_ICache_i,
      ex_Write_ICache_i_reg => ex_Write_ICache_i_cmb,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      ex_jump_nodelay => ex_jump_nodelay,
      ex_jump_nodelay_reg => ex_jump_nodelay_reg,
      ex_write_dcache_instr => ex_write_dcache_instr,
      if_missed_fetch => if_missed_fetch,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9,
      of_PipeRun_carry_2 => of_PipeRun_carry_2,
      of_branch_with_delayslot35_out => of_branch_with_delayslot35_out,
      of_pipe_ctrl(0) => of_pipe_ctrl(0),
      of_read_imm_reg => of_read_imm_reg,
      of_read_imm_reg_ii_reg => of_read_imm_reg_ii_reg,
      \out\(0) => \out\(0),
      p_9_in => p_9_in,
      use_Reg_Neg_S_reg => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity carry_and_31 is
  port (
    of_PipeRun_carry_10 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\ : in STD_LOGIC;
    FSL_Put_Blocking : in STD_LOGIC;
    ex_fsl_put : in STD_LOGIC;
    ex_valid : in STD_LOGIC;
    S0_AXIS_TVALID : in STD_LOGIC;
    ex_fsl_get : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of carry_and_31 : entity is "carry_and";
end carry_and_31;

architecture STRUCTURE of carry_and_31 is
begin
MUXCY_I: entity work.microblaze_v9_5_3_MB_MUXCY_70
     port map (
      E(0) => E(0),
      FSL_Put_Blocking => FSL_Put_Blocking,
      \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\ => \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\,
      S0_AXIS_TVALID => S0_AXIS_TVALID,
      ex_fsl_get => ex_fsl_get,
      ex_fsl_put => ex_fsl_put,
      ex_valid => ex_valid,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      of_PipeRun_carry_10 => of_PipeRun_carry_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity carry_and_32 is
  port (
    of_PipeRun_carry_9 : out STD_LOGIC;
    EX_MBAR_Stall : out STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    of_PipeRun_carry_10 : in STD_LOGIC;
    ex_mbar_sleep : in STD_LOGIC;
    ex_jump_hold : in STD_LOGIC;
    ex_first_cycle : in STD_LOGIC;
    ex_mbar_stall_no_sleep_1 : in STD_LOGIC;
    ex_mbar_decode : in STD_LOGIC;
    lopt : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of carry_and_32 : entity is "carry_and";
end carry_and_32;

architecture STRUCTURE of carry_and_32 is
begin
MUXCY_I: entity work.microblaze_v9_5_3_MB_MUXCY_69
     port map (
      EX_MBAR_Stall => EX_MBAR_Stall,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      ex_first_cycle => ex_first_cycle,
      ex_jump_hold => ex_jump_hold,
      ex_mbar_decode => ex_mbar_decode,
      ex_mbar_sleep => ex_mbar_sleep,
      ex_mbar_stall_no_sleep_1 => ex_mbar_stall_no_sleep_1,
      lopt => lopt,
      of_PipeRun_carry_10 => of_PipeRun_carry_10,
      of_PipeRun_carry_9 => of_PipeRun_carry_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity carry_and_33 is
  port (
    \mem_pc_i_reg[31]\ : out STD_LOGIC;
    fsl_control_error_hold_value_reg : out STD_LOGIC;
    \Read_AXI_Performance.axi_get_succesful_happened_reg\ : out STD_LOGIC;
    fsl_carry_hold_value_reg : out STD_LOGIC;
    fsl_carry_hold_reg : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_LWX_SWX_instr.ex_reservation_reg\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_PipeRun_carry_9 : in STD_LOGIC;
    EX_FSL_Control_Error : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S0_AXIS_TVALID : in STD_LOGIC;
    ex_valid : in STD_LOGIC;
    ex_fsl_get : in STD_LOGIC;
    axi_get_succesful_happened : in STD_LOGIC;
    fsl_carry_hold_value : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSL_Put : in STD_LOGIC;
    \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\ : in STD_LOGIC;
    fsl_carry_hold : in STD_LOGIC;
    ex_fsl_put : in STD_LOGIC;
    FSL_Put_Blocking : in STD_LOGIC;
    ex_move_to_MSR_instr : in STD_LOGIC;
    \EX_Op1_reg[27]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_MSR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_set_bip_reg : in STD_LOGIC;
    ex_is_swx_instr_s : in STD_LOGIC;
    ex_load_store_instr_s : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of carry_and_33 : entity is "carry_and";
end carry_and_33;

architecture STRUCTURE of carry_and_33 is
begin
MUXCY_I: entity work.microblaze_v9_5_3_MB_MUXCY_68
     port map (
      D(0) => D(0),
      EX_FSL_Control_Error => EX_FSL_Control_Error,
      \EX_Op1_reg[27]\(1 downto 0) => \EX_Op1_reg[27]\(1 downto 0),
      FSL_Put => FSL_Put,
      FSL_Put_Blocking => FSL_Put_Blocking,
      \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\ => \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\,
      \Read_AXI_Performance.axi_get_succesful_happened_reg\ => \Read_AXI_Performance.axi_get_succesful_happened_reg\,
      S0_AXIS_TVALID => S0_AXIS_TVALID,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      \Using_LWX_SWX_instr.ex_reservation_reg\ => \Using_LWX_SWX_instr.ex_reservation_reg\,
      axi_get_succesful_happened => axi_get_succesful_happened,
      ex_MSR(1 downto 0) => ex_MSR(1 downto 0),
      ex_fsl_get => ex_fsl_get,
      ex_fsl_put => ex_fsl_put,
      ex_is_swx_instr_s => ex_is_swx_instr_s,
      ex_load_store_instr_s => ex_load_store_instr_s,
      ex_move_to_MSR_instr => ex_move_to_MSR_instr,
      ex_set_bip_reg => ex_set_bip_reg,
      ex_valid => ex_valid,
      fsl_carry_hold => fsl_carry_hold,
      fsl_carry_hold_reg => fsl_carry_hold_reg,
      fsl_carry_hold_value => fsl_carry_hold_value,
      fsl_carry_hold_value_reg => fsl_carry_hold_value_reg,
      fsl_control_error_hold_value_reg => fsl_control_error_hold_value_reg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      \mem_pc_i_reg[31]\ => \mem_pc_i_reg[31]\,
      of_PipeRun_carry_9 => of_PipeRun_carry_9,
      \out\(0) => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity carry_and_34 is
  port (
    of_PipeRun_carry_7 : out STD_LOGIC;
    of_valid : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of carry_and_34 : entity is "carry_and";
end carry_and_34;

architecture STRUCTURE of carry_and_34 is
begin
MUXCY_I: entity work.microblaze_v9_5_3_MB_MUXCY_67
     port map (
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      of_PipeRun_carry_7 => of_PipeRun_carry_7,
      of_valid => of_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity carry_and_35 is
  port (
    of_PipeRun_carry_6 : out STD_LOGIC;
    of_pipe_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun_carry_7 : in STD_LOGIC;
    lopt : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of carry_and_35 : entity is "carry_and";
end carry_and_35;

architecture STRUCTURE of carry_and_35 is
begin
MUXCY_I: entity work.microblaze_v9_5_3_MB_MUXCY_66
     port map (
      lopt => lopt,
      of_PipeRun_carry_6 => of_PipeRun_carry_6,
      of_PipeRun_carry_7 => of_PipeRun_carry_7,
      of_pipe_ctrl(0) => of_pipe_ctrl(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity carry_and_36 is
  port (
    of_PipeRun_carry_5 : out STD_LOGIC;
    of_pipe_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun_carry_6 : in STD_LOGIC;
    lopt : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of carry_and_36 : entity is "carry_and";
end carry_and_36;

architecture STRUCTURE of carry_and_36 is
begin
MUXCY_I: entity work.microblaze_v9_5_3_MB_MUXCY_65
     port map (
      lopt => lopt,
      of_PipeRun_carry_5 => of_PipeRun_carry_5,
      of_PipeRun_carry_6 => of_PipeRun_carry_6,
      of_pipe_ctrl(0) => of_pipe_ctrl(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity carry_and_37 is
  port (
    of_PipeRun_carry_4 : out STD_LOGIC;
    of_pipe_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun_carry_5 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of carry_and_37 : entity is "carry_and";
end carry_and_37;

architecture STRUCTURE of carry_and_37 is
begin
MUXCY_I: entity work.microblaze_v9_5_3_MB_MUXCY_64
     port map (
      lopt => lopt,
      lopt_1 => lopt_1,
      of_PipeRun_carry_4 => of_PipeRun_carry_4,
      of_PipeRun_carry_5 => of_PipeRun_carry_5,
      of_pipe_ctrl(0) => of_pipe_ctrl(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity carry_and_38 is
  port (
    of_PipeRun_carry_3 : out STD_LOGIC;
    of_pipe_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun_carry_4 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of carry_and_38 : entity is "carry_and";
end carry_and_38;

architecture STRUCTURE of carry_and_38 is
begin
MUXCY_I: entity work.microblaze_v9_5_3_MB_MUXCY_63
     port map (
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      of_PipeRun_carry_3 => of_PipeRun_carry_3,
      of_PipeRun_carry_4 => of_PipeRun_carry_4,
      of_pipe_ctrl(0) => of_pipe_ctrl(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity carry_and_39 is
  port (
    of_PipeRun_carry_2 : out STD_LOGIC;
    of_pipe_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_PipeRun_carry_3 : in STD_LOGIC;
    lopt : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of carry_and_39 : entity is "carry_and";
end carry_and_39;

architecture STRUCTURE of carry_and_39 is
begin
MUXCY_I: entity work.microblaze_v9_5_3_MB_MUXCY_62
     port map (
      lopt => lopt,
      of_PipeRun_carry_2 => of_PipeRun_carry_2,
      of_PipeRun_carry_3 => of_PipeRun_carry_3,
      of_pipe_ctrl(0) => of_pipe_ctrl(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity carry_and_48 is
  port (
    if_pc_incr_carry0 : out STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of carry_and_48 : entity is "carry_and";
end carry_and_48;

architecture STRUCTURE of carry_and_48 is
begin
MUXCY_I: entity work.microblaze_v9_5_3_MB_MUXCY_61
     port map (
      if_missed_fetch => if_missed_fetch,
      if_pc_incr_carry0 => if_pc_incr_carry0,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity carry_and_49 is
  port (
    if_pc_incr_carry3 : out STD_LOGIC;
    if_fetch_for_timing_optimization1 : in STD_LOGIC;
    if_pc_incr_carry0 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of carry_and_49 : entity is "carry_and";
end carry_and_49;

architecture STRUCTURE of carry_and_49 is
begin
MUXCY_I: entity work.microblaze_v9_5_3_MB_MUXCY_60
     port map (
      if_fetch_for_timing_optimization1 => if_fetch_for_timing_optimization1,
      if_pc_incr_carry0 => if_pc_incr_carry0,
      if_pc_incr_carry3 => if_pc_incr_carry3,
      lopt => lopt,
      lopt_1 => lopt_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity carry_and_50 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : out STD_LOGIC;
    wb_valid_reg : out STD_LOGIC;
    wb_gpr_write_i0 : out STD_LOGIC;
    mem_wait_on_ready_N : in STD_LOGIC;
    mem_valid_instr : in STD_LOGIC;
    ex_valid : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_PipeRun_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_gpr_write : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of carry_and_50 : entity is "carry_and";
end carry_and_50;

architecture STRUCTURE of carry_and_50 is
begin
MUXCY_I: entity work.microblaze_v9_5_3_MB_MUXCY_53
     port map (
      D(0) => D(0),
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      ex_valid => ex_valid,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mem_gpr_write => mem_gpr_write,
      mem_valid_instr => mem_valid_instr,
      mem_valid_reg => mem_valid_reg,
      mem_wait_on_ready_N => mem_wait_on_ready_N,
      \out\(0) => \out\(0),
      wb_PipeRun_i_reg(0) => wb_PipeRun_i_reg(0),
      wb_gpr_write_i0 => wb_gpr_write_i0,
      \wb_instr_reg[31]\ => E(0),
      wb_valid_reg => wb_valid_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity carry_or is
  port (
    mem_databus_ready : out STD_LOGIC;
    mem_access_completed_reg : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
end carry_or;

architecture STRUCTURE of carry_or is
begin
MUXCY_I: entity work.microblaze_v9_5_3_MB_MUXCY
     port map (
      lopt => lopt,
      lopt_1 => lopt_1,
      mem_access_completed_reg => mem_access_completed_reg,
      mem_databus_ready => mem_databus_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity carry_or_51 is
  port (
    mem_wait_on_ready_N : out STD_LOGIC;
    mem_databus_ready : in STD_LOGIC;
    mem_valid_instr : in STD_LOGIC;
    mem_load_store_access : in STD_LOGIC;
    mem_Write_DCache : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of carry_or_51 : entity is "carry_or";
end carry_or_51;

architecture STRUCTURE of carry_or_51 is
begin
MUXCY_I: entity work.microblaze_v9_5_3_MB_MUXCY_52
     port map (
      lopt => lopt,
      lopt_1 => lopt_1,
      mem_Write_DCache => mem_Write_DCache,
      mem_databus_ready => mem_databus_ready,
      mem_load_store_access => mem_load_store_access,
      mem_valid_instr => mem_valid_instr,
      mem_wait_on_ready_N => mem_wait_on_ready_N
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity d_microblaze_clk_wiz_1_0 is
  port (
    clk_in1 : in STD_LOGIC;
    clk_out1 : out STD_LOGIC;
    locked : out STD_LOGIC
  );
  attribute core_generation_info : string;
  attribute core_generation_info of d_microblaze_clk_wiz_1_0 : entity is "d_microblaze_clk_wiz_1_0,clk_wiz_v5_2_1,{component_name=d_microblaze_clk_wiz_1_0,use_phase_alignment=true,use_min_o_jitter=false,use_max_i_jitter=false,use_dyn_phase_shift=false,use_inclk_switchover=false,use_dyn_reconfig=false,enable_axi=0,feedback_source=FDBK_AUTO,PRIMITIVE=MMCM,num_out_clk=1,clkin1_period=10.0,clkin2_period=10.0,use_power_down=false,use_reset=false,use_locked=true,use_inclk_stopped=false,feedback_type=SINGLE,CLOCK_MGR_TYPE=NA,manual_override=false}";
end d_microblaze_clk_wiz_1_0;

architecture STRUCTURE of d_microblaze_clk_wiz_1_0 is
begin
inst: entity work.d_microblaze_clk_wiz_1_0_clk_wiz
     port map (
      clk_in1 => clk_in1,
      clk_out1 => clk_out1,
      locked => locked
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity d_microblaze_dlmb_bram_if_cntlr_0 is
  port (
    LMB_Clk : in STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ReadStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : out STD_LOGIC;
    Sl_Wait : out STD_LOGIC;
    Sl_UE : out STD_LOGIC;
    Sl_CE : out STD_LOGIC;
    BRAM_Rst_A : out STD_LOGIC;
    BRAM_Clk_A : out STD_LOGIC;
    BRAM_Addr_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_EN_A : out STD_LOGIC;
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 3 );
    BRAM_Dout_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_Din_A : in STD_LOGIC_VECTOR ( 0 to 31 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of d_microblaze_dlmb_bram_if_cntlr_0 : entity is "d_microblaze_dlmb_bram_if_cntlr_0,lmb_bram_if_cntlr,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of d_microblaze_dlmb_bram_if_cntlr_0 : entity is "d_microblaze_dlmb_bram_if_cntlr_0,lmb_bram_if_cntlr,{x_ipProduct=Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=lmb_bram_if_cntlr,x_ipVersion=4.0,x_ipCoreRevision=7,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_FAMILY=kintex7,C_HIGHADDR=0x0000FFFF,C_BASEADDR=0x00000000,C_NUM_LMB=1,C_MASK=0x40000000,C_MASK1=0x00800000,C_MASK2=0x00800000,C_MASK3=0x00800000,C_LMB_AWIDTH=32,C_LMB_DWIDTH=32,C_ECC=0,C_INTERCONNECT=0,C_FAULT_INJECT=0,C_CE_FAILING_REGISTERS=0,C_UE_FAILING_REGISTERS=0,C_ECC_STATUS_REGISTERS=0,C_ECC_ONOFF_REGISTER=0,C_ECC_ONOFF_RESET_VALUE=1,C_CE_COUNTER_WIDTH=0,C_WRITE_ACCESS=2,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of d_microblaze_dlmb_bram_if_cntlr_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of d_microblaze_dlmb_bram_if_cntlr_0 : entity is "lmb_bram_if_cntlr,Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4";
end d_microblaze_dlmb_bram_if_cntlr_0;

architecture STRUCTURE of d_microblaze_dlmb_bram_if_cntlr_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^bram_din_a\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^lmb_abus\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^lmb_addrstrobe\ : STD_LOGIC;
  signal \^lmb_clk\ : STD_LOGIC;
  signal \^lmb_writedbus\ : STD_LOGIC_VECTOR ( 0 to 31 );
begin
  BRAM_Addr_A(0 to 31) <= \^lmb_abus\(0 to 31);
  BRAM_Clk_A <= \^lmb_clk\;
  BRAM_Dout_A(0 to 31) <= \^lmb_writedbus\(0 to 31);
  BRAM_EN_A <= \^lmb_addrstrobe\;
  BRAM_Rst_A <= \<const0>\;
  Sl_CE <= \<const0>\;
  Sl_DBus(0 to 31) <= \^bram_din_a\(0 to 31);
  Sl_UE <= \<const0>\;
  Sl_Wait <= \<const0>\;
  \^bram_din_a\(0 to 31) <= BRAM_Din_A(0 to 31);
  \^lmb_abus\(0 to 31) <= LMB_ABus(0 to 31);
  \^lmb_addrstrobe\ <= LMB_AddrStrobe;
  \^lmb_clk\ <= LMB_Clk;
  \^lmb_writedbus\(0 to 31) <= LMB_WriteDBus(0 to 31);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.lmb_bram_if_cntlr
     port map (
      BRAM_WEN_A(0 to 3) => BRAM_WEN_A(0 to 3),
      LMB_ABus(0) => \^lmb_abus\(1),
      LMB_AddrStrobe => \^lmb_addrstrobe\,
      LMB_BE(0 to 3) => LMB_BE(0 to 3),
      LMB_Clk => \^lmb_clk\,
      LMB_Rst => LMB_Rst,
      LMB_WriteStrobe => LMB_WriteStrobe,
      Sl_Ready => Sl_Ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity d_microblaze_dlmb_v10_0 is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of d_microblaze_dlmb_v10_0 : entity is "d_microblaze_dlmb_v10_0,lmb_v10,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of d_microblaze_dlmb_v10_0 : entity is "d_microblaze_dlmb_v10_0,lmb_v10,{x_ipProduct=Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=lmb_v10,x_ipVersion=3.0,x_ipCoreRevision=7,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_LMB_NUM_SLAVES=1,C_LMB_DWIDTH=32,C_LMB_AWIDTH=32,C_EXT_RESET_HIGH=1}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of d_microblaze_dlmb_v10_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of d_microblaze_dlmb_v10_0 : entity is "lmb_v10,Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4";
end d_microblaze_dlmb_v10_0;

architecture STRUCTURE of d_microblaze_dlmb_v10_0 is
  attribute C_EXT_RESET_HIGH : integer;
  attribute C_EXT_RESET_HIGH of U0 : label is 1;
  attribute C_LMB_AWIDTH : integer;
  attribute C_LMB_AWIDTH of U0 : label is 32;
  attribute C_LMB_DWIDTH : integer;
  attribute C_LMB_DWIDTH of U0 : label is 32;
  attribute C_LMB_NUM_SLAVES : integer;
  attribute C_LMB_NUM_SLAVES of U0 : label is 1;
begin
U0: entity work.\lmb_v10__1\
     port map (
      LMB_ABus(0 to 31) => LMB_ABus(0 to 31),
      LMB_AddrStrobe => LMB_AddrStrobe,
      LMB_BE(0 to 3) => LMB_BE(0 to 3),
      LMB_CE => LMB_CE,
      LMB_Clk => LMB_Clk,
      LMB_ReadDBus(0 to 31) => LMB_ReadDBus(0 to 31),
      LMB_ReadStrobe => LMB_ReadStrobe,
      LMB_Ready => LMB_Ready,
      LMB_Rst => LMB_Rst,
      LMB_UE => LMB_UE,
      LMB_Wait => LMB_Wait,
      LMB_WriteDBus(0 to 31) => LMB_WriteDBus(0 to 31),
      LMB_WriteStrobe => LMB_WriteStrobe,
      M_ABus(0 to 31) => M_ABus(0 to 31),
      M_AddrStrobe => M_AddrStrobe,
      M_BE(0 to 3) => M_BE(0 to 3),
      M_DBus(0 to 31) => M_DBus(0 to 31),
      M_ReadStrobe => M_ReadStrobe,
      M_WriteStrobe => M_WriteStrobe,
      SYS_Rst => SYS_Rst,
      Sl_CE(0) => Sl_CE(0),
      Sl_DBus(0 to 31) => Sl_DBus(0 to 31),
      Sl_Ready(0) => Sl_Ready(0),
      Sl_UE(0) => Sl_UE(0),
      Sl_Wait(0) => Sl_Wait(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity d_microblaze_ilmb_bram_if_cntlr_0 is
  port (
    LMB_Clk : in STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ReadStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : out STD_LOGIC;
    Sl_Wait : out STD_LOGIC;
    Sl_UE : out STD_LOGIC;
    Sl_CE : out STD_LOGIC;
    BRAM_Rst_A : out STD_LOGIC;
    BRAM_Clk_A : out STD_LOGIC;
    BRAM_Addr_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_EN_A : out STD_LOGIC;
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 3 );
    BRAM_Dout_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_Din_A : in STD_LOGIC_VECTOR ( 0 to 31 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of d_microblaze_ilmb_bram_if_cntlr_0 : entity is "d_microblaze_ilmb_bram_if_cntlr_0,lmb_bram_if_cntlr,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of d_microblaze_ilmb_bram_if_cntlr_0 : entity is "d_microblaze_ilmb_bram_if_cntlr_0,lmb_bram_if_cntlr,{x_ipProduct=Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=lmb_bram_if_cntlr,x_ipVersion=4.0,x_ipCoreRevision=7,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_FAMILY=kintex7,C_HIGHADDR=0x0000FFFF,C_BASEADDR=0x00000000,C_NUM_LMB=1,C_MASK=0x00000000,C_MASK1=0x00800000,C_MASK2=0x00800000,C_MASK3=0x00800000,C_LMB_AWIDTH=32,C_LMB_DWIDTH=32,C_ECC=0,C_INTERCONNECT=0,C_FAULT_INJECT=0,C_CE_FAILING_REGISTERS=0,C_UE_FAILING_REGISTERS=0,C_ECC_STATUS_REGISTERS=0,C_ECC_ONOFF_REGISTER=0,C_ECC_ONOFF_RESET_VALUE=1,C_CE_COUNTER_WIDTH=0,C_WRITE_ACCESS=2,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of d_microblaze_ilmb_bram_if_cntlr_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of d_microblaze_ilmb_bram_if_cntlr_0 : entity is "lmb_bram_if_cntlr,Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4";
end d_microblaze_ilmb_bram_if_cntlr_0;

architecture STRUCTURE of d_microblaze_ilmb_bram_if_cntlr_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^bram_din_a\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^lmb_abus\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^lmb_addrstrobe\ : STD_LOGIC;
  signal \^lmb_clk\ : STD_LOGIC;
  signal \^lmb_writedbus\ : STD_LOGIC_VECTOR ( 0 to 31 );
begin
  BRAM_Addr_A(0 to 31) <= \^lmb_abus\(0 to 31);
  BRAM_Clk_A <= \^lmb_clk\;
  BRAM_Dout_A(0 to 31) <= \^lmb_writedbus\(0 to 31);
  BRAM_EN_A <= \^lmb_addrstrobe\;
  BRAM_Rst_A <= \<const0>\;
  Sl_CE <= \<const0>\;
  Sl_DBus(0 to 31) <= \^bram_din_a\(0 to 31);
  Sl_UE <= \<const0>\;
  Sl_Wait <= \<const0>\;
  \^bram_din_a\(0 to 31) <= BRAM_Din_A(0 to 31);
  \^lmb_abus\(0 to 31) <= LMB_ABus(0 to 31);
  \^lmb_addrstrobe\ <= LMB_AddrStrobe;
  \^lmb_clk\ <= LMB_Clk;
  \^lmb_writedbus\(0 to 31) <= LMB_WriteDBus(0 to 31);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.\lmb_bram_if_cntlr__parameterized1\
     port map (
      BRAM_WEN_A(0 to 3) => BRAM_WEN_A(0 to 3),
      LMB_AddrStrobe => \^lmb_addrstrobe\,
      LMB_BE(0 to 3) => LMB_BE(0 to 3),
      LMB_Clk => \^lmb_clk\,
      LMB_Rst => LMB_Rst,
      LMB_WriteStrobe => LMB_WriteStrobe,
      Sl_Ready => Sl_Ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity d_microblaze_ilmb_v10_0 is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of d_microblaze_ilmb_v10_0 : entity is "d_microblaze_ilmb_v10_0,lmb_v10,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of d_microblaze_ilmb_v10_0 : entity is "d_microblaze_ilmb_v10_0,lmb_v10,{x_ipProduct=Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=lmb_v10,x_ipVersion=3.0,x_ipCoreRevision=7,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_LMB_NUM_SLAVES=1,C_LMB_DWIDTH=32,C_LMB_AWIDTH=32,C_EXT_RESET_HIGH=1}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of d_microblaze_ilmb_v10_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of d_microblaze_ilmb_v10_0 : entity is "lmb_v10,Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4";
end d_microblaze_ilmb_v10_0;

architecture STRUCTURE of d_microblaze_ilmb_v10_0 is
  attribute C_EXT_RESET_HIGH : integer;
  attribute C_EXT_RESET_HIGH of U0 : label is 1;
  attribute C_LMB_AWIDTH : integer;
  attribute C_LMB_AWIDTH of U0 : label is 32;
  attribute C_LMB_DWIDTH : integer;
  attribute C_LMB_DWIDTH of U0 : label is 32;
  attribute C_LMB_NUM_SLAVES : integer;
  attribute C_LMB_NUM_SLAVES of U0 : label is 1;
begin
U0: entity work.lmb_v10
     port map (
      LMB_ABus(0 to 31) => LMB_ABus(0 to 31),
      LMB_AddrStrobe => LMB_AddrStrobe,
      LMB_BE(0 to 3) => LMB_BE(0 to 3),
      LMB_CE => LMB_CE,
      LMB_Clk => LMB_Clk,
      LMB_ReadDBus(0 to 31) => LMB_ReadDBus(0 to 31),
      LMB_ReadStrobe => LMB_ReadStrobe,
      LMB_Ready => LMB_Ready,
      LMB_Rst => LMB_Rst,
      LMB_UE => LMB_UE,
      LMB_Wait => LMB_Wait,
      LMB_WriteDBus(0 to 31) => LMB_WriteDBus(0 to 31),
      LMB_WriteStrobe => LMB_WriteStrobe,
      M_ABus(0 to 31) => M_ABus(0 to 31),
      M_AddrStrobe => M_AddrStrobe,
      M_BE(0 to 3) => M_BE(0 to 3),
      M_DBus(0 to 31) => M_DBus(0 to 31),
      M_ReadStrobe => M_ReadStrobe,
      M_WriteStrobe => M_WriteStrobe,
      SYS_Rst => SYS_Rst,
      Sl_CE(0) => Sl_CE(0),
      Sl_DBus(0 to 31) => Sl_DBus(0 to 31),
      Sl_Ready(0) => Sl_Ready(0),
      Sl_UE(0) => Sl_UE(0),
      Sl_Wait(0) => Sl_Wait(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dc_ss_fwft is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][1]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[0]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[24]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[26]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[27]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[28]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[29]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[30]\ : out STD_LOGIC;
    IP2Bus_Error_reg : out STD_LOGIC;
    sig_rxd_rd_en_reg : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_Bus2IP_CS : in STD_LOGIC;
    IPIC_STATE_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    sig_rxd_rd_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[18]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Bus_RNW_reg_reg : in STD_LOGIC;
    Bus_RNW_reg_reg_0 : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    p_2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tx_channel_reset_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_rxd_rd_en_reg_0 : in STD_LOGIC;
    sig_rxd_rd_en40_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end dc_ss_fwft;

architecture STRUCTURE of dc_ss_fwft is
begin
dc: entity work.updn_cntr
     port map (
      Bus_RNW_reg => Bus_RNW_reg,
      Bus_RNW_reg_reg => Bus_RNW_reg_reg,
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg_0,
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      IP2Bus_Error_reg => IP2Bus_Error_reg,
      IPIC_STATE_reg => IPIC_STATE_reg,
      Q(9 downto 0) => Q(9 downto 0),
      S(0) => S(0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      \goreg_bm.dout_i_reg[18]\(8 downto 0) => \goreg_bm.dout_i_reg[18]\(8 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      p_2_in(0) => p_2_in(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_Bus2IP_CS => sig_Bus2IP_CS,
      \sig_ip2bus_data_reg[0]\ => \sig_ip2bus_data_reg[0]\,
      \sig_ip2bus_data_reg[22]\ => \sig_ip2bus_data_reg[22]\,
      \sig_ip2bus_data_reg[23]\ => \sig_ip2bus_data_reg[23]\,
      \sig_ip2bus_data_reg[24]\ => \sig_ip2bus_data_reg[24]\,
      \sig_ip2bus_data_reg[25]\ => \sig_ip2bus_data_reg[25]\,
      \sig_ip2bus_data_reg[26]\ => \sig_ip2bus_data_reg[26]\,
      \sig_ip2bus_data_reg[27]\ => \sig_ip2bus_data_reg[27]\,
      \sig_ip2bus_data_reg[28]\ => \sig_ip2bus_data_reg[28]\,
      \sig_ip2bus_data_reg[29]\ => \sig_ip2bus_data_reg[29]\,
      \sig_ip2bus_data_reg[30]\ => \sig_ip2bus_data_reg[30]\,
      \sig_register_array_reg[0][1]\ => \sig_register_array_reg[0][1]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rxd_rd_data(0) => sig_rxd_rd_data(0),
      sig_rxd_rd_en40_out => sig_rxd_rd_en40_out,
      sig_rxd_rd_en_reg => sig_rxd_rd_en_reg,
      sig_rxd_rd_en_reg_0 => sig_rxd_rd_en_reg_0,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity exception_registers_gti is
  port (
    \LOCKSTEP_Out_reg[3708]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_pc_i_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_valid_reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
end exception_registers_gti;

architecture STRUCTURE of exception_registers_gti is
  signal \^lockstep_out_reg[3708]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wb_PC_II_0 : STD_LOGIC;
  signal wb_PC_II_1 : STD_LOGIC;
  signal wb_PC_II_10 : STD_LOGIC;
  signal wb_PC_II_11 : STD_LOGIC;
  signal wb_PC_II_12 : STD_LOGIC;
  signal wb_PC_II_13 : STD_LOGIC;
  signal wb_PC_II_14 : STD_LOGIC;
  signal wb_PC_II_15 : STD_LOGIC;
  signal wb_PC_II_16 : STD_LOGIC;
  signal wb_PC_II_17 : STD_LOGIC;
  signal wb_PC_II_18 : STD_LOGIC;
  signal wb_PC_II_19 : STD_LOGIC;
  signal wb_PC_II_2 : STD_LOGIC;
  signal wb_PC_II_20 : STD_LOGIC;
  signal wb_PC_II_21 : STD_LOGIC;
  signal wb_PC_II_22 : STD_LOGIC;
  signal wb_PC_II_23 : STD_LOGIC;
  signal wb_PC_II_24 : STD_LOGIC;
  signal wb_PC_II_25 : STD_LOGIC;
  signal wb_PC_II_26 : STD_LOGIC;
  signal wb_PC_II_27 : STD_LOGIC;
  signal wb_PC_II_28 : STD_LOGIC;
  signal wb_PC_II_29 : STD_LOGIC;
  signal wb_PC_II_3 : STD_LOGIC;
  signal wb_PC_II_30 : STD_LOGIC;
  signal wb_PC_II_31 : STD_LOGIC;
  signal wb_PC_II_4 : STD_LOGIC;
  signal wb_PC_II_5 : STD_LOGIC;
  signal wb_PC_II_6 : STD_LOGIC;
  signal wb_PC_II_7 : STD_LOGIC;
  signal wb_PC_II_8 : STD_LOGIC;
  signal wb_PC_II_9 : STD_LOGIC;
begin
  \LOCKSTEP_Out_reg[3708]\(31 downto 0) <= \^lockstep_out_reg[3708]\(31 downto 0);
\Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized97\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(31),
      \mem_pc_i_reg[0]\(0) => \mem_pc_i_reg[0]\(31),
      wb_PC_II_31 => wb_PC_II_31
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE\: entity work.MB_FDE
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3708]\(0) => \^lockstep_out_reg[3708]\(31),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_31 => wb_PC_II_31
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized77\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(21),
      \mem_pc_i_reg[10]\(0) => \mem_pc_i_reg[0]\(21),
      wb_PC_II_21 => wb_PC_II_21
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE\: entity work.MB_FDE_269
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3718]\(0) => \^lockstep_out_reg[3708]\(21),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_21 => wb_PC_II_21
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized75\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(20),
      \mem_pc_i_reg[11]\(0) => \mem_pc_i_reg[0]\(20),
      wb_PC_II_20 => wb_PC_II_20
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE\: entity work.MB_FDE_270
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3719]\(0) => \^lockstep_out_reg[3708]\(20),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_20 => wb_PC_II_20
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized73\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(19),
      \mem_pc_i_reg[12]\(0) => \mem_pc_i_reg[0]\(19),
      wb_PC_II_19 => wb_PC_II_19
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE\: entity work.MB_FDE_271
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3720]\(0) => \^lockstep_out_reg[3708]\(19),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_19 => wb_PC_II_19
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized71\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(18),
      \mem_pc_i_reg[13]\(0) => \mem_pc_i_reg[0]\(18),
      wb_PC_II_18 => wb_PC_II_18
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE\: entity work.MB_FDE_272
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3721]\(0) => \^lockstep_out_reg[3708]\(18),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_18 => wb_PC_II_18
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized69\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(17),
      \mem_pc_i_reg[14]\(0) => \mem_pc_i_reg[0]\(17),
      wb_PC_II_17 => wb_PC_II_17
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE\: entity work.MB_FDE_273
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3722]\(0) => \^lockstep_out_reg[3708]\(17),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_17 => wb_PC_II_17
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized67\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(16),
      \mem_pc_i_reg[15]\(0) => \mem_pc_i_reg[0]\(16),
      wb_PC_II_16 => wb_PC_II_16
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE\: entity work.MB_FDE_274
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3723]\(0) => \^lockstep_out_reg[3708]\(16),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_16 => wb_PC_II_16
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized65\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(15),
      \mem_pc_i_reg[16]\(0) => \mem_pc_i_reg[0]\(15),
      wb_PC_II_15 => wb_PC_II_15
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE\: entity work.MB_FDE_275
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3724]\(0) => \^lockstep_out_reg[3708]\(15),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_15 => wb_PC_II_15
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized63\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(14),
      \mem_pc_i_reg[17]\(0) => \mem_pc_i_reg[0]\(14),
      wb_PC_II_14 => wb_PC_II_14
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE\: entity work.MB_FDE_276
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3725]\(0) => \^lockstep_out_reg[3708]\(14),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_14 => wb_PC_II_14
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized61\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(13),
      \mem_pc_i_reg[18]\(0) => \mem_pc_i_reg[0]\(13),
      wb_PC_II_13 => wb_PC_II_13
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE\: entity work.MB_FDE_277
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3726]\(0) => \^lockstep_out_reg[3708]\(13),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_13 => wb_PC_II_13
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized59\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(12),
      \mem_pc_i_reg[19]\(0) => \mem_pc_i_reg[0]\(12),
      wb_PC_II_12 => wb_PC_II_12
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE\: entity work.MB_FDE_278
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3727]\(0) => \^lockstep_out_reg[3708]\(12),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_12 => wb_PC_II_12
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized95\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(30),
      \mem_pc_i_reg[1]\(0) => \mem_pc_i_reg[0]\(30),
      wb_PC_II_30 => wb_PC_II_30
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE\: entity work.MB_FDE_279
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3709]\(0) => \^lockstep_out_reg[3708]\(30),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_30 => wb_PC_II_30
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized57\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(11),
      \mem_pc_i_reg[20]\(0) => \mem_pc_i_reg[0]\(11),
      wb_PC_II_11 => wb_PC_II_11
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE\: entity work.MB_FDE_280
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3728]\(0) => \^lockstep_out_reg[3708]\(11),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_11 => wb_PC_II_11
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized55\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(10),
      \mem_pc_i_reg[21]\(0) => \mem_pc_i_reg[0]\(10),
      wb_PC_II_10 => wb_PC_II_10
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE\: entity work.MB_FDE_281
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3729]\(0) => \^lockstep_out_reg[3708]\(10),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_10 => wb_PC_II_10
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized53\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(9),
      \mem_pc_i_reg[22]\(0) => \mem_pc_i_reg[0]\(9),
      wb_PC_II_9 => wb_PC_II_9
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE\: entity work.MB_FDE_282
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3730]\(0) => \^lockstep_out_reg[3708]\(9),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_9 => wb_PC_II_9
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized51\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(8),
      \mem_pc_i_reg[23]\(0) => \mem_pc_i_reg[0]\(8),
      wb_PC_II_8 => wb_PC_II_8
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE\: entity work.MB_FDE_283
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3731]\(0) => \^lockstep_out_reg[3708]\(8),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_8 => wb_PC_II_8
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized49\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(7),
      \mem_pc_i_reg[24]\(0) => \mem_pc_i_reg[0]\(7),
      wb_PC_II_7 => wb_PC_II_7
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE\: entity work.MB_FDE_284
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3732]\(0) => \^lockstep_out_reg[3708]\(7),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_7 => wb_PC_II_7
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized47\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(6),
      \mem_pc_i_reg[25]\(0) => \mem_pc_i_reg[0]\(6),
      wb_PC_II_6 => wb_PC_II_6
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE\: entity work.MB_FDE_285
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3733]\(0) => \^lockstep_out_reg[3708]\(6),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_6 => wb_PC_II_6
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized45\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(5),
      \mem_pc_i_reg[26]\(0) => \mem_pc_i_reg[0]\(5),
      wb_PC_II_5 => wb_PC_II_5
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE\: entity work.MB_FDE_286
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3734]\(0) => \^lockstep_out_reg[3708]\(5),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_5 => wb_PC_II_5
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized43\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(4),
      \mem_pc_i_reg[27]\(0) => \mem_pc_i_reg[0]\(4),
      wb_PC_II_4 => wb_PC_II_4
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE\: entity work.MB_FDE_287
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3735]\(0) => \^lockstep_out_reg[3708]\(4),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_4 => wb_PC_II_4
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized41\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(3),
      \mem_pc_i_reg[28]\(0) => \mem_pc_i_reg[0]\(3),
      wb_PC_II_3 => wb_PC_II_3
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE\: entity work.MB_FDE_288
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3736]\(0) => \^lockstep_out_reg[3708]\(3),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_3 => wb_PC_II_3
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized39\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(2),
      \mem_pc_i_reg[29]\(0) => \mem_pc_i_reg[0]\(2),
      wb_PC_II_2 => wb_PC_II_2
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE\: entity work.MB_FDE_289
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3737]\(0) => \^lockstep_out_reg[3708]\(2),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_2 => wb_PC_II_2
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized93\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(29),
      \mem_pc_i_reg[2]\(0) => \mem_pc_i_reg[0]\(29),
      wb_PC_II_29 => wb_PC_II_29
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE\: entity work.MB_FDE_290
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3710]\(0) => \^lockstep_out_reg[3708]\(29),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_29 => wb_PC_II_29
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized37\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(1),
      \mem_pc_i_reg[30]\(0) => \mem_pc_i_reg[0]\(1),
      wb_PC_II_1 => wb_PC_II_1
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE\: entity work.MB_FDE_291
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3738]\(0) => \^lockstep_out_reg[3708]\(1),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_1 => wb_PC_II_1
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized35\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(0),
      \mem_pc_i_reg[31]\(0) => \mem_pc_i_reg[0]\(0),
      wb_PC_II_0 => wb_PC_II_0
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE\: entity work.MB_FDE_292
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3739]\(0) => \^lockstep_out_reg[3708]\(0),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_0 => wb_PC_II_0
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized91\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(28),
      \mem_pc_i_reg[3]\(0) => \mem_pc_i_reg[0]\(28),
      wb_PC_II_28 => wb_PC_II_28
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE\: entity work.MB_FDE_293
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3711]\(0) => \^lockstep_out_reg[3708]\(28),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_28 => wb_PC_II_28
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized89\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(27),
      \mem_pc_i_reg[4]\(0) => \mem_pc_i_reg[0]\(27),
      wb_PC_II_27 => wb_PC_II_27
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE\: entity work.MB_FDE_294
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3712]\(0) => \^lockstep_out_reg[3708]\(27),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_27 => wb_PC_II_27
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized87\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(26),
      \mem_pc_i_reg[5]\(0) => \mem_pc_i_reg[0]\(26),
      wb_PC_II_26 => wb_PC_II_26
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE\: entity work.MB_FDE_295
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3713]\(0) => \^lockstep_out_reg[3708]\(26),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_26 => wb_PC_II_26
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized85\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(25),
      \mem_pc_i_reg[6]\(0) => \mem_pc_i_reg[0]\(25),
      wb_PC_II_25 => wb_PC_II_25
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE\: entity work.MB_FDE_296
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3714]\(0) => \^lockstep_out_reg[3708]\(25),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_25 => wb_PC_II_25
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized83\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(24),
      \mem_pc_i_reg[7]\(0) => \mem_pc_i_reg[0]\(24),
      wb_PC_II_24 => wb_PC_II_24
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE\: entity work.MB_FDE_297
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3715]\(0) => \^lockstep_out_reg[3708]\(24),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_24 => wb_PC_II_24
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized81\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(23),
      \mem_pc_i_reg[8]\(0) => \mem_pc_i_reg[0]\(23),
      wb_PC_II_23 => wb_PC_II_23
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE\: entity work.MB_FDE_298
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3716]\(0) => \^lockstep_out_reg[3708]\(23),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_23 => wb_PC_II_23
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB\: entity work.\MB_LUT6_2__parameterized79\
     port map (
      \Using_FPGA.Native_0\(0) => \^lockstep_out_reg[3708]\(22),
      \mem_pc_i_reg[9]\(0) => \mem_pc_i_reg[0]\(22),
      wb_PC_II_22 => wb_PC_II_22
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE\: entity work.MB_FDE_299
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3717]\(0) => \^lockstep_out_reg[3708]\(22),
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_22 => wb_PC_II_22
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity jump_logic is
  port (
    ex_delayslot_Instr2 : out STD_LOGIC;
    ex_op1_cmp_equal : out STD_LOGIC;
    ex_op1_cmp_equal_n : out STD_LOGIC;
    \mem_pc_i_reg[31]\ : out STD_LOGIC;
    ex_valid_jump_reg : out STD_LOGIC;
    ex_valid_reg : out STD_LOGIC;
    ex_delayslot_Instr0 : out STD_LOGIC;
    mem_jump_taken0 : out STD_LOGIC;
    ex_jump_hold_reg : out STD_LOGIC;
    keep_jump_taken_with_ds_reg : out STD_LOGIC;
    ex_jump_q : out STD_LOGIC;
    ex_op1_zero : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_branch_with_delayslot_reg_0 : in STD_LOGIC;
    ex_op1_cmp_eq : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ex_op1_cmp_eq_n5_out : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    ex_op1_cmp_eq1 : in STD_LOGIC;
    use_Reg_Neg_DI1_out : in STD_LOGIC;
    force_Val10_out : in STD_LOGIC;
    use_Reg_Neg_S3_out : in STD_LOGIC;
    force12_out : in STD_LOGIC;
    ex_branch_with_delayslot : in STD_LOGIC;
    of_valid : in STD_LOGIC;
    EX_MBAR_Stall : in STD_LOGIC;
    ex_valid_jump_reg_0 : in STD_LOGIC;
    \^ex_valid\ : in STD_LOGIC;
    EX_Valid : in STD_LOGIC;
    ex_jump_nodelay : in STD_LOGIC;
    keep_jump_taken_with_ds : in STD_LOGIC;
    ex_jump_hold : in STD_LOGIC;
    ex_mbar_decode : in STD_LOGIC;
    ex_mbar_stall_no_sleep_1 : in STD_LOGIC;
    ex_first_cycle : in STD_LOGIC;
    ex_mbar_sleep : in STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
end jump_logic;

architecture STRUCTURE of jump_logic is
  signal \^ex_delayslot_instr2\ : STD_LOGIC;
  signal \^ex_jump_q\ : STD_LOGIC;
  signal ex_jump_q_i_1_n_0 : STD_LOGIC;
  signal ex_jump_wanted : STD_LOGIC;
  signal force1_reg_n_0 : STD_LOGIC;
  signal force2 : STD_LOGIC;
  signal force_Val1_reg_n_0 : STD_LOGIC;
  signal force_Val2_N : STD_LOGIC;
  signal jump_carry1 : STD_LOGIC;
  signal jump_carry2 : STD_LOGIC;
  signal jump_carry4 : STD_LOGIC;
  signal jump_carry5 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal of_PipeRun_for_ce : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of of_PipeRun_for_ce : signal is std.standard.true;
  signal reset_bool_for_rst : STD_LOGIC;
  attribute DIRECT_RESET : boolean;
  attribute DIRECT_RESET of reset_bool_for_rst : signal is std.standard.true;
  signal use_Reg_Neg_DI_reg_n_0 : STD_LOGIC;
  signal use_Reg_Neg_S_reg_n_0 : STD_LOGIC;
begin
  ex_delayslot_Instr2 <= \^ex_delayslot_instr2\;
  ex_jump_q <= \^ex_jump_q\;
  of_PipeRun_for_ce <= E(0);
  reset_bool_for_rst <= \out\(0);
MUXCY_JUMP_CARRY: entity work.microblaze_v9_5_3_MB_MUXCY_54
     port map (
      \EX_Branch_CMP_Op1_reg[0]\(0) => \EX_Branch_CMP_Op1_reg[0]\(0),
      ex_op1_zero => ex_op1_zero,
      force1_reg => force1_reg_n_0,
      force_Val1_reg => force_Val1_reg_n_0,
      jump_carry1 => jump_carry1,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      use_Reg_Neg_DI_reg => use_Reg_Neg_DI_reg_n_0,
      use_Reg_Neg_S_reg => use_Reg_Neg_S_reg_n_0
    );
MUXCY_JUMP_CARRY2: entity work.microblaze_v9_5_3_MB_MUXCY_55
     port map (
      EX_Valid => EX_Valid,
      force2 => force2,
      force_Val2_N => force_Val2_N,
      jump_carry1 => jump_carry1,
      jump_carry2 => jump_carry2,
      lopt => lopt_3,
      lopt_1 => lopt_4,
      lopt_2 => lopt_5,
      lopt_3 => lopt_6,
      lopt_4 => ex_branch_with_delayslot_reg,
      lopt_5 => lopt_7,
      lopt_6 => lopt_8,
      lopt_7 => lopt_9
    );
MUXCY_JUMP_CARRY3: entity work.microblaze_v9_5_3_MB_MUXCY_56
     port map (
      EX_MBAR_Stall => EX_MBAR_Stall,
      ex_branch_with_delayslot => ex_branch_with_delayslot,
      ex_jump_wanted => ex_jump_wanted,
      jump_carry2 => jump_carry2,
      lopt => lopt_3,
      lopt_1 => lopt_4,
      lopt_2 => lopt_5,
      \mem_pc_i_reg[31]\ => \mem_pc_i_reg[31]\,
      of_valid => of_valid
    );
MUXCY_JUMP_CARRY4: entity work.microblaze_v9_5_3_MB_MUXCY_57
     port map (
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      ex_jump_wanted => ex_jump_wanted,
      jump_carry4 => jump_carry4,
      lopt => lopt_6
    );
MUXCY_JUMP_CARRY5: entity work.microblaze_v9_5_3_MB_MUXCY_58
     port map (
      jump_carry4 => jump_carry4,
      jump_carry5 => jump_carry5,
      lopt => lopt_7,
      lopt_1 => lopt_8,
      lopt_2 => lopt_9
    );
MUXCY_JUMP_CARRY6: entity work.microblaze_v9_5_3_MB_MUXCY_59
     port map (
      E(0) => of_PipeRun_for_ce,
      ex_branch_with_delayslot => ex_branch_with_delayslot,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg_0,
      ex_delayslot_Instr0 => ex_delayslot_Instr0,
      ex_first_cycle => ex_first_cycle,
      ex_jump_for_ce => \^ex_delayslot_instr2\,
      ex_jump_hold => ex_jump_hold,
      ex_jump_hold_reg => ex_jump_hold_reg,
      ex_jump_nodelay => ex_jump_nodelay,
      ex_mbar_decode => ex_mbar_decode,
      ex_mbar_sleep => ex_mbar_sleep,
      ex_mbar_stall_no_sleep_1 => ex_mbar_stall_no_sleep_1,
      ex_valid => \^ex_valid\,
      ex_valid_jump_reg => ex_valid_jump_reg,
      ex_valid_jump_reg_0 => ex_valid_jump_reg_0,
      ex_valid_reg => ex_valid_reg,
      jump_carry5 => jump_carry5,
      keep_jump_taken_with_ds => keep_jump_taken_with_ds,
      keep_jump_taken_with_ds_reg => keep_jump_taken_with_ds_reg,
      mem_jump_taken0 => mem_jump_taken0,
      of_valid => of_valid,
      \out\(0) => reset_bool_for_rst
    );
ex_jump_q_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^ex_jump_q\,
      I1 => \^ex_delayslot_instr2\,
      I2 => ex_branch_with_delayslot_reg_0,
      O => ex_jump_q_i_1_n_0
    );
ex_jump_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => ex_jump_q_i_1_n_0,
      Q => \^ex_jump_q\,
      R => '0'
    );
ex_op1_cmp_eq_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_op1_cmp_eq_n5_out,
      Q => ex_op1_cmp_equal_n,
      R => reset_bool_for_rst
    );
ex_op1_cmp_eq_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_op1_cmp_eq,
      Q => ex_op1_cmp_equal,
      S => reset_bool_for_rst
    );
force1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => force12_out,
      Q => force1_reg_n_0,
      R => reset_bool_for_rst
    );
force2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_op1_cmp_eq1,
      Q => force2,
      R => reset_bool_for_rst
    );
force_Val1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => force_Val10_out,
      Q => force_Val1_reg_n_0,
      R => reset_bool_for_rst
    );
force_Val2_N_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \Using_FPGA.Native\,
      Q => force_Val2_N,
      S => reset_bool_for_rst
    );
use_Reg_Neg_DI_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => use_Reg_Neg_DI1_out,
      Q => use_Reg_Neg_DI_reg_n_0,
      R => reset_bool_for_rst
    );
use_Reg_Neg_S_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => use_Reg_Neg_S3_out,
      Q => use_Reg_Neg_S_reg_n_0,
      R => reset_bool_for_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity lpf is
  port (
    lpf_int : out STD_LOGIC;
    slowest_sync_clk : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC
  );
end lpf;

architecture STRUCTURE of lpf is
  signal Q : STD_LOGIC;
  signal asr_lpf : STD_LOGIC_VECTOR ( 0 to 0 );
  signal lpf_asr : STD_LOGIC;
  signal lpf_asr_i_1_n_0 : STD_LOGIC;
  signal lpf_exr : STD_LOGIC;
  signal lpf_exr_i_1_n_0 : STD_LOGIC;
  signal lpf_int0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in1_in : STD_LOGIC;
  signal p_3_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of POR_SRL_I : label is "SRL16";
  attribute box_type : string;
  attribute box_type of POR_SRL_I : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of POR_SRL_I : label is "d_microblaze_i/rst_clk_wiz_1_100M/\U0/EXT_LPF/POR_SRL_I ";
begin
\ACTIVE_HIGH_EXT.ACT_HI_EXT\: entity work.\cdc_sync__parameterized0\
     port map (
      ext_reset_in => ext_reset_in,
      mb_debug_sys_rst => mb_debug_sys_rst,
      scndry_out => p_3_out(3),
      slowest_sync_clk => slowest_sync_clk
    );
\ACTIVE_LOW_AUX.ACT_LO_AUX\: entity work.\cdc_sync__parameterized1\
     port map (
      aux_reset_in => aux_reset_in,
      scndry_out => p_3_in1_in,
      slowest_sync_clk => slowest_sync_clk
    );
\AUX_LPF[1].asr_lpf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_3_in1_in,
      Q => p_2_in,
      R => '0'
    );
\AUX_LPF[2].asr_lpf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_2_in,
      Q => p_1_in,
      R => '0'
    );
\AUX_LPF[3].asr_lpf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_1_in,
      Q => asr_lpf(0),
      R => '0'
    );
\EXT_LPF[1].exr_lpf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_3_out(3),
      Q => p_3_out(2),
      R => '0'
    );
\EXT_LPF[2].exr_lpf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_3_out(2),
      Q => p_3_out(1),
      R => '0'
    );
\EXT_LPF[3].exr_lpf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_3_out(1),
      Q => p_3_out(0),
      R => '0'
    );
POR_SRL_I: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"FFFF"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => slowest_sync_clk,
      D => '0',
      Q => Q
    );
lpf_asr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAA8"
    )
        port map (
      I0 => lpf_asr,
      I1 => asr_lpf(0),
      I2 => p_3_in1_in,
      I3 => p_1_in,
      I4 => p_2_in,
      O => lpf_asr_i_1_n_0
    );
lpf_asr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => lpf_asr_i_1_n_0,
      Q => lpf_asr,
      R => '0'
    );
lpf_exr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAA8"
    )
        port map (
      I0 => lpf_exr,
      I1 => p_3_out(0),
      I2 => p_3_out(3),
      I3 => p_3_out(1),
      I4 => p_3_out(2),
      O => lpf_exr_i_1_n_0
    );
lpf_exr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => lpf_exr_i_1_n_0,
      Q => lpf_exr,
      R => '0'
    );
lpf_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => dcm_locked,
      I1 => Q,
      I2 => lpf_exr,
      I3 => lpf_asr,
      O => lpf_int0
    );
lpf_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => lpf_int0,
      Q => lpf_int,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \memory__parameterized0\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[14]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[15]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[16]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[17]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[18]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC;
    sig_ip2bus_data : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_ip2bus_data_reg[10]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \goreg_bm.dout_i_reg[18]\ : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    Bus_RNW_reg_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[17]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[16]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[15]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[14]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[11]\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    Bus_RNW_reg_reg_1 : in STD_LOGIC;
    Bus_RNW_reg_reg_2 : in STD_LOGIC;
    \goreg_bm.dout_i_reg[27]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_rx_channel_reset_reg_0 : in STD_LOGIC;
    \count_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    empty_fwft_i_reg_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \grxd.rx_len_wr_en_reg\ : in STD_LOGIC;
    \gc1.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \grxd.rx_len_wr_en_reg_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_0\ : in STD_LOGIC;
    \grxd.rx_len_wr_en_reg_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_1\ : in STD_LOGIC;
    \grxd.rx_len_wr_en_reg_2\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_2\ : in STD_LOGIC;
    \grxd.rx_len_wr_en_reg_3\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_3\ : in STD_LOGIC;
    \grxd.rx_len_wr_en_reg_4\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_4\ : in STD_LOGIC;
    \grxd.rx_len_wr_en_reg_5\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_5\ : in STD_LOGIC;
    \grxd.rx_len_wr_en_reg_6\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_6\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \memory__parameterized0\ : entity is "memory";
end \memory__parameterized0\;

architecture STRUCTURE of \memory__parameterized0\ is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dout_i : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \goreg_dm.dout_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[9]\ : STD_LOGIC;
  signal \sig_ip2bus_data[22]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[25]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[26]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[27]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[28]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[29]_i_2_n_0\ : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
\gdm.dm\: entity work.dmem
     port map (
      E(0) => E(0),
      Q(21 downto 0) => dout_i(21 downto 0),
      SR(0) => \^sr\(0),
      fg_rxd_wr_length(21 downto 0) => fg_rxd_wr_length(21 downto 0),
      \gc1.count_d2_reg[6]\(6 downto 0) => \gc1.count_d2_reg[6]\(6 downto 0),
      \gcc0.gc0.count_d1_reg[5]\(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[6]_0\ => \gcc0.gc0.count_d1_reg[6]_0\,
      \gcc0.gc0.count_d1_reg[6]_1\ => \gcc0.gc0.count_d1_reg[6]_1\,
      \gcc0.gc0.count_d1_reg[6]_2\ => \gcc0.gc0.count_d1_reg[6]_2\,
      \gcc0.gc0.count_d1_reg[6]_3\ => \gcc0.gc0.count_d1_reg[6]_3\,
      \gcc0.gc0.count_d1_reg[6]_4\ => \gcc0.gc0.count_d1_reg[6]_4\,
      \gcc0.gc0.count_d1_reg[6]_5\ => \gcc0.gc0.count_d1_reg[6]_5\,
      \gcc0.gc0.count_d1_reg[6]_6\ => \gcc0.gc0.count_d1_reg[6]_6\,
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      \grxd.rx_len_wr_en_reg_0\ => \grxd.rx_len_wr_en_reg_0\,
      \grxd.rx_len_wr_en_reg_1\ => \grxd.rx_len_wr_en_reg_1\,
      \grxd.rx_len_wr_en_reg_2\ => \grxd.rx_len_wr_en_reg_2\,
      \grxd.rx_len_wr_en_reg_3\ => \grxd.rx_len_wr_en_reg_3\,
      \grxd.rx_len_wr_en_reg_4\ => \grxd.rx_len_wr_en_reg_4\,
      \grxd.rx_len_wr_en_reg_5\ => \grxd.rx_len_wr_en_reg_5\,
      \grxd.rx_len_wr_en_reg_6\ => \grxd.rx_len_wr_en_reg_6\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_str_rst_reg => sig_str_rst_reg
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(0),
      Q => \sig_ip2bus_data_reg[10]\(0),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(10),
      Q => \goreg_dm.dout_i_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(11),
      Q => \goreg_dm.dout_i_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(12),
      Q => \goreg_dm.dout_i_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(13),
      Q => \goreg_dm.dout_i_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(14),
      Q => \goreg_dm.dout_i_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(15),
      Q => \goreg_dm.dout_i_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(16),
      Q => \goreg_dm.dout_i_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(17),
      Q => \goreg_dm.dout_i_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(18),
      Q => \goreg_dm.dout_i_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(19),
      Q => \sig_ip2bus_data_reg[10]\(2),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(1),
      Q => \sig_ip2bus_data_reg[10]\(1),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(20),
      Q => \sig_ip2bus_data_reg[10]\(3),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(21),
      Q => \sig_ip2bus_data_reg[10]\(4),
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(2),
      Q => \goreg_dm.dout_i_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(3),
      Q => \goreg_dm.dout_i_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(4),
      Q => \goreg_dm.dout_i_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(5),
      Q => \goreg_dm.dout_i_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(6),
      Q => \goreg_dm.dout_i_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(7),
      Q => \goreg_dm.dout_i_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(8),
      Q => \goreg_dm.dout_i_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(9),
      Q => \goreg_dm.dout_i_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\sig_ip2bus_data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F80008000800080"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg_n_0_[18]\,
      I1 => empty_fwft_i_reg,
      I2 => Bus_RNW_reg_reg_1,
      I3 => Bus_RNW_reg_reg_2,
      I4 => \goreg_bm.dout_i_reg[27]\(6),
      I5 => sig_rx_channel_reset_reg_0,
      O => \sig_ip2bus_data_reg[13]\
    );
\sig_ip2bus_data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F80008000800080"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg_n_0_[17]\,
      I1 => empty_fwft_i_reg,
      I2 => Bus_RNW_reg_reg_1,
      I3 => Bus_RNW_reg_reg_2,
      I4 => \goreg_bm.dout_i_reg[27]\(5),
      I5 => sig_rx_channel_reset_reg_0,
      O => \sig_ip2bus_data_reg[14]\
    );
\sig_ip2bus_data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F80008000800080"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg_n_0_[16]\,
      I1 => empty_fwft_i_reg,
      I2 => Bus_RNW_reg_reg_1,
      I3 => Bus_RNW_reg_reg_2,
      I4 => \goreg_bm.dout_i_reg[27]\(4),
      I5 => sig_rx_channel_reset_reg_0,
      O => \sig_ip2bus_data_reg[15]\
    );
\sig_ip2bus_data[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F80008000800080"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg_n_0_[15]\,
      I1 => empty_fwft_i_reg,
      I2 => Bus_RNW_reg_reg_1,
      I3 => Bus_RNW_reg_reg_2,
      I4 => \goreg_bm.dout_i_reg[27]\(3),
      I5 => sig_rx_channel_reset_reg_0,
      O => \sig_ip2bus_data_reg[16]\
    );
\sig_ip2bus_data[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F80008000800080"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg_n_0_[14]\,
      I1 => empty_fwft_i_reg,
      I2 => Bus_RNW_reg_reg_1,
      I3 => Bus_RNW_reg_reg_2,
      I4 => \goreg_bm.dout_i_reg[27]\(2),
      I5 => sig_rx_channel_reset_reg_0,
      O => \sig_ip2bus_data_reg[17]\
    );
\sig_ip2bus_data[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F80008000800080"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg_n_0_[13]\,
      I1 => empty_fwft_i_reg,
      I2 => Bus_RNW_reg_reg_1,
      I3 => Bus_RNW_reg_reg_2,
      I4 => \goreg_bm.dout_i_reg[27]\(1),
      I5 => sig_rx_channel_reset_reg_0,
      O => \sig_ip2bus_data_reg[18]\
    );
\sig_ip2bus_data[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F80008000800080"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg_n_0_[12]\,
      I1 => empty_fwft_i_reg,
      I2 => Bus_RNW_reg_reg_1,
      I3 => Bus_RNW_reg_reg_2,
      I4 => \goreg_bm.dout_i_reg[27]\(0),
      I5 => sig_rx_channel_reset_reg_0,
      O => \sig_ip2bus_data_reg[19]\
    );
\sig_ip2bus_data[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \count_reg[9]\(9),
      I1 => \goreg_dm.dout_i_reg_n_0_[11]\,
      I2 => empty_fwft_i_reg_0,
      I3 => sig_rx_channel_reset_reg,
      O => sig_ip2bus_data(1)
    );
\sig_ip2bus_data[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \count_reg[9]\(8),
      I1 => \goreg_dm.dout_i_reg_n_0_[10]\,
      I2 => empty_fwft_i_reg_0,
      I3 => sig_rx_channel_reset_reg,
      O => sig_ip2bus_data(0)
    );
\sig_ip2bus_data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00E000"
    )
        port map (
      I0 => \sig_ip2bus_data[22]_i_2_n_0\,
      I1 => \goreg_bm.dout_i_reg[18]\,
      I2 => Bus_RNW_reg_reg,
      I3 => Bus_RNW_reg_reg_0,
      I4 => Q(7),
      O => D(7)
    );
\sig_ip2bus_data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000445000000000"
    )
        port map (
      I0 => Bus_RNW_reg_reg_2,
      I1 => \count_reg[9]\(7),
      I2 => \goreg_dm.dout_i_reg_n_0_[9]\,
      I3 => empty_fwft_i_reg_0,
      I4 => sig_rx_channel_reset_reg,
      I5 => Bus_RNW_reg_reg_1,
      O => \sig_ip2bus_data[22]_i_2_n_0\
    );
\sig_ip2bus_data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00E000"
    )
        port map (
      I0 => \sig_ip2bus_data[23]_i_2_n_0\,
      I1 => \goreg_bm.dout_i_reg[17]\,
      I2 => Bus_RNW_reg_reg,
      I3 => Bus_RNW_reg_reg_0,
      I4 => Q(6),
      O => D(6)
    );
\sig_ip2bus_data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000445000000000"
    )
        port map (
      I0 => Bus_RNW_reg_reg_2,
      I1 => \count_reg[9]\(6),
      I2 => \goreg_dm.dout_i_reg_n_0_[8]\,
      I3 => empty_fwft_i_reg_0,
      I4 => sig_rx_channel_reset_reg,
      I5 => Bus_RNW_reg_reg_1,
      O => \sig_ip2bus_data[23]_i_2_n_0\
    );
\sig_ip2bus_data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00E000"
    )
        port map (
      I0 => \sig_ip2bus_data[24]_i_2_n_0\,
      I1 => \goreg_bm.dout_i_reg[16]\,
      I2 => Bus_RNW_reg_reg,
      I3 => Bus_RNW_reg_reg_0,
      I4 => Q(5),
      O => D(5)
    );
\sig_ip2bus_data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000445000000000"
    )
        port map (
      I0 => Bus_RNW_reg_reg_2,
      I1 => \count_reg[9]\(5),
      I2 => \goreg_dm.dout_i_reg_n_0_[7]\,
      I3 => empty_fwft_i_reg_0,
      I4 => sig_rx_channel_reset_reg,
      I5 => Bus_RNW_reg_reg_1,
      O => \sig_ip2bus_data[24]_i_2_n_0\
    );
\sig_ip2bus_data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00E000"
    )
        port map (
      I0 => \sig_ip2bus_data[25]_i_2_n_0\,
      I1 => \goreg_bm.dout_i_reg[15]\,
      I2 => Bus_RNW_reg_reg,
      I3 => Bus_RNW_reg_reg_0,
      I4 => Q(4),
      O => D(4)
    );
\sig_ip2bus_data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000445000000000"
    )
        port map (
      I0 => Bus_RNW_reg_reg_2,
      I1 => \count_reg[9]\(4),
      I2 => \goreg_dm.dout_i_reg_n_0_[6]\,
      I3 => empty_fwft_i_reg_0,
      I4 => sig_rx_channel_reset_reg,
      I5 => Bus_RNW_reg_reg_1,
      O => \sig_ip2bus_data[25]_i_2_n_0\
    );
\sig_ip2bus_data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00E000"
    )
        port map (
      I0 => \sig_ip2bus_data[26]_i_2_n_0\,
      I1 => \goreg_bm.dout_i_reg[14]\,
      I2 => Bus_RNW_reg_reg,
      I3 => Bus_RNW_reg_reg_0,
      I4 => Q(3),
      O => D(3)
    );
\sig_ip2bus_data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000445000000000"
    )
        port map (
      I0 => Bus_RNW_reg_reg_2,
      I1 => \count_reg[9]\(3),
      I2 => \goreg_dm.dout_i_reg_n_0_[5]\,
      I3 => empty_fwft_i_reg_0,
      I4 => sig_rx_channel_reset_reg,
      I5 => Bus_RNW_reg_reg_1,
      O => \sig_ip2bus_data[26]_i_2_n_0\
    );
\sig_ip2bus_data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00E000"
    )
        port map (
      I0 => \sig_ip2bus_data[27]_i_2_n_0\,
      I1 => \goreg_bm.dout_i_reg[13]\,
      I2 => Bus_RNW_reg_reg,
      I3 => Bus_RNW_reg_reg_0,
      I4 => Q(2),
      O => D(2)
    );
\sig_ip2bus_data[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000445000000000"
    )
        port map (
      I0 => Bus_RNW_reg_reg_2,
      I1 => \count_reg[9]\(2),
      I2 => \goreg_dm.dout_i_reg_n_0_[4]\,
      I3 => empty_fwft_i_reg_0,
      I4 => sig_rx_channel_reset_reg,
      I5 => Bus_RNW_reg_reg_1,
      O => \sig_ip2bus_data[27]_i_2_n_0\
    );
\sig_ip2bus_data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00E000"
    )
        port map (
      I0 => \sig_ip2bus_data[28]_i_2_n_0\,
      I1 => \goreg_bm.dout_i_reg[12]\,
      I2 => Bus_RNW_reg_reg,
      I3 => Bus_RNW_reg_reg_0,
      I4 => Q(1),
      O => D(1)
    );
\sig_ip2bus_data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000445000000000"
    )
        port map (
      I0 => Bus_RNW_reg_reg_2,
      I1 => \count_reg[9]\(1),
      I2 => \goreg_dm.dout_i_reg_n_0_[3]\,
      I3 => empty_fwft_i_reg_0,
      I4 => sig_rx_channel_reset_reg,
      I5 => Bus_RNW_reg_reg_1,
      O => \sig_ip2bus_data[28]_i_2_n_0\
    );
\sig_ip2bus_data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00E000"
    )
        port map (
      I0 => \sig_ip2bus_data[29]_i_2_n_0\,
      I1 => \goreg_bm.dout_i_reg[11]\,
      I2 => Bus_RNW_reg_reg,
      I3 => Bus_RNW_reg_reg_0,
      I4 => Q(0),
      O => D(0)
    );
\sig_ip2bus_data[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000445000000000"
    )
        port map (
      I0 => Bus_RNW_reg_reg_2,
      I1 => \count_reg[9]\(0),
      I2 => \goreg_dm.dout_i_reg_n_0_[2]\,
      I3 => empty_fwft_i_reg_0,
      I4 => sig_rx_channel_reset_reg,
      I5 => Bus_RNW_reg_reg_1,
      O => \sig_ip2bus_data[29]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity msr_reg_gti is
  port (
    ex_MSR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    MEM_Fwd : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \LOCKSTEP_Out_reg[3756]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    ex_move_to_MSR_instr_reg : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \EX_Op1_reg[30]\ : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    MEM_FSL_Result : in STD_LOGIC_VECTOR ( 4 downto 0 );
    MEM_Sel_FSL : in STD_LOGIC;
    Q0_out : in STD_LOGIC;
    mem_sel_msr : in STD_LOGIC;
    Q1_out : in STD_LOGIC;
    Q2_out : in STD_LOGIC;
    Q3_out : in STD_LOGIC;
    Q : in STD_LOGIC;
    wb_PipeRun_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end msr_reg_gti;

architecture STRUCTURE of msr_reg_gti is
  signal \OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I_n_1\ : STD_LOGIC;
  signal \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I_n_1\ : STD_LOGIC;
  signal \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I_n_1\ : STD_LOGIC;
  signal \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I_n_1\ : STD_LOGIC;
  signal mem_MSR : STD_LOGIC_VECTOR ( 27 to 29 );
  signal wb_MSR_cmb : STD_LOGIC_VECTOR ( 28 to 30 );
begin
\MEM_MSR_Bits[27].Using_FDR.MSR_I\: entity work.MB_FDR_261
     port map (
      Clk => Clk,
      D(0) => mem_MSR(27),
      MEM_FSL_Result(0) => MEM_FSL_Result(3),
      MEM_Fwd(0) => MEM_Fwd(3),
      MEM_Sel_FSL => MEM_Sel_FSL,
      Q3_out => Q3_out,
      \Using_FPGA.Native_0\ => \OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I_n_1\,
      mem_sel_msr => mem_sel_msr,
      \out\(0) => \out\(0)
    );
\MEM_MSR_Bits[28].Using_FDR.MSR_I\: entity work.MB_FDR_262
     port map (
      Clk => Clk,
      D(0) => wb_MSR_cmb(28),
      MEM_FSL_Result(0) => MEM_FSL_Result(2),
      MEM_Fwd(0) => MEM_Fwd(2),
      MEM_Sel_FSL => MEM_Sel_FSL,
      Q2_out => Q2_out,
      \Using_FPGA.Native_0\ => \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I_n_1\,
      mem_sel_msr => mem_sel_msr,
      \out\(0) => \out\(0)
    );
\MEM_MSR_Bits[29].Using_FDR.MSR_I\: entity work.MB_FDR_263
     port map (
      Clk => Clk,
      MEM_FSL_Result(1) => MEM_FSL_Result(4),
      MEM_FSL_Result(0) => MEM_FSL_Result(1),
      MEM_Fwd(1) => MEM_Fwd(4),
      MEM_Fwd(0) => MEM_Fwd(1),
      MEM_Sel_FSL => MEM_Sel_FSL,
      Q => Q,
      Q1_out => Q1_out,
      \Using_FPGA.Native_0\ => \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I_n_1\,
      mem_MSR(0) => mem_MSR(29),
      mem_sel_msr => mem_sel_msr,
      \out\(0) => \out\(0)
    );
\MEM_MSR_Bits[30].Using_FDR.MSR_I\: entity work.MB_FDR_264
     port map (
      Clk => Clk,
      D(0) => wb_MSR_cmb(30),
      MEM_FSL_Result(0) => MEM_FSL_Result(0),
      MEM_Fwd(0) => MEM_Fwd(0),
      MEM_Sel_FSL => MEM_Sel_FSL,
      Q0_out => Q0_out,
      \Using_FPGA.Native_0\ => \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I_n_1\,
      mem_sel_msr => mem_sel_msr,
      \out\(0) => \out\(0)
    );
\OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I\: entity work.MB_FDR_265
     port map (
      Clk => Clk,
      D(0) => mem_MSR(27),
      \Using_FPGA.Native_0\ => \OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I_n_1\,
      ex_MSR(0) => ex_MSR(3),
      ex_move_to_MSR_instr_reg => ex_move_to_MSR_instr_reg,
      mem_valid_reg => mem_valid_reg,
      \out\(0) => \out\(0)
    );
\OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I\: entity work.MB_FDR_266
     port map (
      Clk => Clk,
      D(0) => wb_MSR_cmb(28),
      \Using_FPGA.Native_0\ => \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I_n_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      ex_MSR(0) => ex_MSR(2),
      mem_valid_reg => mem_valid_reg,
      \out\(0) => \out\(0)
    );
\OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I\: entity work.MB_FDR_267
     port map (
      Clk => Clk,
      D(0) => mem_MSR(29),
      \Using_FPGA.Native_0\ => \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I_n_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_0\,
      ex_MSR(0) => ex_MSR(1),
      mem_valid_reg => mem_valid_reg,
      \out\(0) => \out\(0)
    );
\OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I\: entity work.MB_FDR_268
     port map (
      Clk => Clk,
      D(0) => wb_MSR_cmb(30),
      \EX_Op1_reg[30]\ => \EX_Op1_reg[30]\,
      \Using_FPGA.Native_0\ => \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I_n_1\,
      ex_MSR(0) => ex_MSR(0),
      mem_valid_reg => mem_valid_reg,
      \out\(0) => \out\(0)
    );
\wb_MSR_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => wb_PipeRun_i_reg(0),
      D => mem_MSR(27),
      Q => \LOCKSTEP_Out_reg[3756]\(3),
      R => \out\(0)
    );
\wb_MSR_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => wb_PipeRun_i_reg(0),
      D => wb_MSR_cmb(28),
      Q => \LOCKSTEP_Out_reg[3756]\(2),
      R => \out\(0)
    );
\wb_MSR_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => wb_PipeRun_i_reg(0),
      D => mem_MSR(29),
      Q => \LOCKSTEP_Out_reg[3756]\(1),
      R => \out\(0)
    );
\wb_MSR_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => wb_PipeRun_i_reg(0),
      D => wb_MSR_cmb(30),
      Q => \LOCKSTEP_Out_reg[3756]\(0),
      R => \out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rd_logic__parameterized0\ is
  port (
    \grxd.rx_fg_len_empty_d1_reg\ : out STD_LOGIC;
    ram_full_i : out STD_LOGIC;
    \gpr1.dout_i_reg[21]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_ip2bus_data_reg[31]\ : out STD_LOGIC;
    sig_rd_rlen : out STD_LOGIC;
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC;
    \sig_register_array_reg[0][0]\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\ : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    \gc1.count_d2_reg[2]\ : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    \gc1.count_d2_reg[2]_0\ : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[1]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \goreg_bm.dout_i_reg[10]\ : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    Bus_RNW_reg_reg_0 : in STD_LOGIC;
    \gfifo_gen.gmm2s.vacancy_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bus_RNW_reg_reg_1 : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \goreg_dm.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus_RNW_reg_reg_2 : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rd_logic__parameterized0\ : entity is "rd_logic";
end \rd_logic__parameterized0\;

architecture STRUCTURE of \rd_logic__parameterized0\ is
  signal p_2_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
begin
\gr1.rfwft\: entity work.\rd_fwft__parameterized0\
     port map (
      \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\ => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\,
      Bus_RNW_reg_reg => Bus_RNW_reg_reg,
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg_0,
      Bus_RNW_reg_reg_1 => Bus_RNW_reg_reg_1,
      Bus_RNW_reg_reg_2 => Bus_RNW_reg_reg_2,
      D(0) => D(0),
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\,
      \gfifo_gen.gmm2s.vacancy_i_reg[1]\(0) => \gfifo_gen.gmm2s.vacancy_i_reg[1]\(0),
      \goreg_bm.dout_i_reg[10]\ => \goreg_bm.dout_i_reg[10]\,
      \goreg_dm.dout_i_reg[1]\(1 downto 0) => \goreg_dm.dout_i_reg[1]\(1 downto 0),
      \gpr1.dout_i_reg[0]\(0) => \gpr1.dout_i_reg[0]\(0),
      \grxd.rx_fg_len_empty_d1_reg\ => \grxd.rx_fg_len_empty_d1_reg\,
      p_2_out => p_2_out,
      p_6_out => p_6_out,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[13]\ => \sig_ip2bus_data_reg[13]\,
      \sig_ip2bus_data_reg[31]\ => \sig_ip2bus_data_reg[31]\,
      sig_rd_rlen => sig_rd_rlen,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][0]\ => \sig_register_array_reg[0][0]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_str_rst_reg => sig_str_rst_reg
    );
\grss.rsts\: entity work.\rd_status_flags_ss__parameterized0\
     port map (
      p_2_out => p_2_out,
      ram_empty_fb_i => ram_empty_fb_i,
      s_axi_aclk => s_axi_aclk
    );
rpntr: entity work.\rd_bin_cntr__parameterized0\
     port map (
      \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\ => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\,
      Q(6 downto 0) => Q(6 downto 0),
      \gc1.count_d2_reg[1]_0\(1 downto 0) => \gc1.count_d2_reg[1]\(1 downto 0),
      \gc1.count_d2_reg[2]_0\ => \gc1.count_d2_reg[2]\,
      \gc1.count_d2_reg[2]_1\ => \gc1.count_d2_reg[2]_0\,
      \gcc0.gc0.count_d1_reg[1]\ => \gcc0.gc0.count_d1_reg[1]\,
      \gcc0.gc0.count_reg[6]\(2 downto 0) => \gcc0.gc0.count_reg[6]\(2 downto 0),
      \gpr1.dout_i_reg[21]\(6 downto 0) => \gpr1.dout_i_reg[21]\(6 downto 0),
      p_1_out => p_1_out,
      p_2_out => p_2_out,
      p_6_out => p_6_out,
      ram_empty_fb_i => ram_empty_fb_i,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i => ram_full_i,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rd_status_flags_ss is
  port (
    p_2_out : out STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end rd_status_flags_ss;

architecture STRUCTURE of rd_status_flags_ss is
  signal c1_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \^p_2_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
  p_2_out <= \^p_2_out\;
c1: entity work.compare_483
     port map (
      E(0) => E(0),
      comp1 => comp1,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      p_2_out => \^p_2_out\,
      ram_empty_fb_i_reg => c1_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      v1_reg_1(3 downto 0) => v1_reg_1(3 downto 0)
    );
c2: entity work.compare_484
     port map (
      comp1 => comp1,
      \gcc0.gc1.gsym.count_d2_reg[6]\(2 downto 0) => \gcc0.gc1.gsym.count_d2_reg[6]\(2 downto 0),
      v1_reg(1 downto 0) => v1_reg(1 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => c1_n_0,
      PRE => Q(0),
      Q => \^p_2_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rd_status_flags_ss_499 is
  port (
    \p_2_out__0\ : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_16_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rd_status_flags_ss_499 : entity is "rd_status_flags_ss";
end rd_status_flags_ss_499;

architecture STRUCTURE of rd_status_flags_ss_499 is
  signal c1_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \^p_2_out__0\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
  \p_2_out__0\ <= \^p_2_out__0\;
c1: entity work.compare_501
     port map (
      E(0) => E(0),
      comp1 => comp1,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      p_16_out => p_16_out,
      \p_2_out__0\ => \^p_2_out__0\,
      ram_empty_fb_i_reg => c1_n_0,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
c2: entity work.compare_502
     port map (
      comp1 => comp1,
      \gcc0.gc0.count_d1_reg[6]\(2 downto 0) => \gcc0.gc0.count_d1_reg[6]\(2 downto 0),
      v1_reg(1 downto 0) => v1_reg(1 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => c1_n_0,
      PRE => Q(0),
      Q => \^p_2_out__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sequence_psr is
  port (
    p_0_out : out STD_LOGIC;
    bsr : out STD_LOGIC;
    \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\ : out STD_LOGIC;
    pr : out STD_LOGIC;
    Core : out STD_LOGIC;
    lpf_int : in STD_LOGIC;
    slowest_sync_clk : in STD_LOGIC
  );
end sequence_psr;

architecture STRUCTURE of sequence_psr is
  signal \^core\ : STD_LOGIC;
  signal Core_i_1_n_0 : STD_LOGIC;
  signal \^bsr\ : STD_LOGIC;
  signal \bsr_dec_reg_n_0_[0]\ : STD_LOGIC;
  signal \bsr_dec_reg_n_0_[1]\ : STD_LOGIC;
  signal \bsr_dec_reg_n_0_[2]\ : STD_LOGIC;
  signal bsr_i_1_n_0 : STD_LOGIC;
  signal \core_dec[0]_i_1_n_0\ : STD_LOGIC;
  signal \core_dec[2]_i_1_n_0\ : STD_LOGIC;
  signal \core_dec_reg_n_0_[0]\ : STD_LOGIC;
  signal \core_dec_reg_n_0_[1]\ : STD_LOGIC;
  signal \core_dec_reg_n_0_[2]\ : STD_LOGIC;
  signal from_sys_i_1_n_0 : STD_LOGIC;
  signal p_3_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^pr\ : STD_LOGIC;
  signal \pr_dec_reg_n_0_[0]\ : STD_LOGIC;
  signal \pr_dec_reg_n_0_[1]\ : STD_LOGIC;
  signal \pr_dec_reg_n_0_[2]\ : STD_LOGIC;
  signal pr_i_1_n_0 : STD_LOGIC;
  signal seq_clr : STD_LOGIC;
  signal seq_cnt : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal seq_cnt_en : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn[0]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn[0]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of Core_i_1 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \bsr_dec[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of bsr_i_1 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \core_dec[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of from_sys_i_1 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of pr_i_1 : label is "soft_lutpair177";
begin
  Core <= \^core\;
  bsr <= \^bsr\;
  pr <= \^pr\;
\ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bsr\,
      O => p_0_out
    );
\ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pr\,
      O => \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\
    );
Core_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \core_dec_reg_n_0_[2]\,
      I1 => \^core\,
      O => Core_i_1_n_0
    );
Core_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => Core_i_1_n_0,
      Q => \^core\,
      S => lpf_int
    );
SEQ_COUNTER: entity work.upcnt_n
     port map (
      D(0) => p_3_out(1),
      Q(2 downto 0) => seq_cnt(5 downto 3),
      seq_clr => seq_clr,
      seq_cnt_en => seq_cnt_en,
      slowest_sync_clk => slowest_sync_clk
    );
\bsr_dec[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0804"
    )
        port map (
      I0 => seq_cnt_en,
      I1 => seq_cnt(3),
      I2 => seq_cnt(5),
      I3 => seq_cnt(4),
      O => p_5_out(0)
    );
\bsr_dec[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bsr_dec_reg_n_0_[1]\,
      I1 => \bsr_dec_reg_n_0_[0]\,
      O => p_5_out(2)
    );
\bsr_dec_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_5_out(0),
      Q => \bsr_dec_reg_n_0_[0]\,
      R => '0'
    );
\bsr_dec_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_3_out(1),
      Q => \bsr_dec_reg_n_0_[1]\,
      R => '0'
    );
\bsr_dec_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_5_out(2),
      Q => \bsr_dec_reg_n_0_[2]\,
      R => '0'
    );
bsr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \bsr_dec_reg_n_0_[2]\,
      I1 => \^bsr\,
      O => bsr_i_1_n_0
    );
bsr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => bsr_i_1_n_0,
      Q => \^bsr\,
      S => lpf_int
    );
\core_dec[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8040"
    )
        port map (
      I0 => seq_cnt(4),
      I1 => seq_cnt(3),
      I2 => seq_cnt(5),
      I3 => seq_cnt_en,
      O => \core_dec[0]_i_1_n_0\
    );
\core_dec[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \core_dec_reg_n_0_[1]\,
      I1 => \core_dec_reg_n_0_[0]\,
      O => \core_dec[2]_i_1_n_0\
    );
\core_dec_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => \core_dec[0]_i_1_n_0\,
      Q => \core_dec_reg_n_0_[0]\,
      R => '0'
    );
\core_dec_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_3_out(1),
      Q => \core_dec_reg_n_0_[1]\,
      R => '0'
    );
\core_dec_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => \core_dec[2]_i_1_n_0\,
      Q => \core_dec_reg_n_0_[2]\,
      R => '0'
    );
from_sys_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => seq_cnt_en,
      I1 => \^core\,
      O => from_sys_i_1_n_0
    );
from_sys_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => from_sys_i_1_n_0,
      Q => seq_cnt_en,
      S => lpf_int
    );
\pr_dec[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1080"
    )
        port map (
      I0 => seq_cnt_en,
      I1 => seq_cnt(5),
      I2 => seq_cnt(3),
      I3 => seq_cnt(4),
      O => p_3_out(0)
    );
\pr_dec[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pr_dec_reg_n_0_[1]\,
      I1 => \pr_dec_reg_n_0_[0]\,
      O => p_3_out(2)
    );
\pr_dec_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_3_out(0),
      Q => \pr_dec_reg_n_0_[0]\,
      R => '0'
    );
\pr_dec_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_3_out(1),
      Q => \pr_dec_reg_n_0_[1]\,
      R => '0'
    );
\pr_dec_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_3_out(2),
      Q => \pr_dec_reg_n_0_[2]\,
      R => '0'
    );
pr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \pr_dec_reg_n_0_[2]\,
      I1 => \^pr\,
      O => pr_i_1_n_0
    );
pr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => pr_i_1_n_0,
      Q => \^pr\,
      S => lpf_int
    );
seq_clr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => '1',
      Q => seq_clr,
      R => lpf_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity slave_attachment is
  port (
    \sig_ip2bus_data_reg[12]\ : out STD_LOGIC;
    sig_txd_sb_wr_en_reg : out STD_LOGIC;
    sig_str_rst_reg : out STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    IPIC_STATE_reg : out STD_LOGIC;
    sig_str_rst_reg_0 : out STD_LOGIC;
    s_axi_rvalid_i_reg_0 : out STD_LOGIC;
    s_axi_bvalid_i_reg_0 : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_str_rst_reg_1 : out STD_LOGIC;
    sig_str_rst_reg_2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[13]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[12]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[12]_1\ : out STD_LOGIC;
    \sig_register_array_reg[1][0]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \sig_register_array_reg[0][8]\ : out STD_LOGIC;
    \sig_register_array_reg[0][7]\ : out STD_LOGIC;
    sig_txd_sb_wr_en_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \sig_register_array_reg[1][0]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]\ : out STD_LOGIC;
    \sig_register_array_reg[0][10]\ : out STD_LOGIC;
    \sig_register_array_reg[0][9]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \sig_register_array_reg[0][3]\ : out STD_LOGIC;
    \sig_register_array_reg[0][6]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[1][0]_1\ : out STD_LOGIC;
    IP2Bus_RdAck_reg : out STD_LOGIC;
    \sig_txd_wr_data_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][4]\ : out STD_LOGIC;
    \sig_register_array_reg[0][3]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][10]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][9]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][3]_1\ : out STD_LOGIC;
    \sig_register_array_reg[0][7]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][6]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][0]\ : out STD_LOGIC;
    sig_rd_rlen_reg : out STD_LOGIC;
    \sig_register_array_reg[0][1]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[12]_2\ : out STD_LOGIC;
    sig_rxd_rd_en40_out : out STD_LOGIC;
    sig_rxd_rd_en_reg : out STD_LOGIC;
    IP2Bus_Error_reg : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][1]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][0]_0\ : out STD_LOGIC;
    sig_txd_sb_wr_en : out STD_LOGIC;
    sig_txd_wr_en : out STD_LOGIC;
    IP2Bus_WrAck_reg : out STD_LOGIC;
    \sig_register_array_reg[0][3]_2\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][1]_1\ : out STD_LOGIC;
    sig_rx_channel_reset_reg : out STD_LOGIC;
    sig_tx_channel_reset_reg : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    cs_ce_clr : in STD_LOGIC;
    p_2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    IPIC_STATE : in STD_LOGIC;
    \goreg_dm.dout_i_reg[18]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[17]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[16]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[15]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[14]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[13]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[12]\ : in STD_LOGIC;
    sig_rx_channel_reset_reg_0 : in STD_LOGIC;
    \goreg_bm.dout_i_reg[30]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_ip2bus_data : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rx_channel_reset_reg_1 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 12 downto 0 );
    rx_fg_len_empty : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    IP2Bus_RdAck_reg_0 : in STD_LOGIC;
    IP2Bus_WrAck_reg_0 : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    srst_wrst_busy : in STD_LOGIC;
    p_11_in18_in : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    eqOp : in STD_LOGIC;
    IP2Bus_Error2_in : in STD_LOGIC;
    p_17_in : in STD_LOGIC;
    \MEM_DataBus_Write_Data_reg[31]\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    \sig_register_array_reg[0][12]_1\ : in STD_LOGIC;
    \sig_register_array_reg[0][11]_1\ : in STD_LOGIC;
    \sig_register_array_reg[0][10]_1\ : in STD_LOGIC;
    empty_fwft_i_reg_1 : in STD_LOGIC;
    \goreg_dm.dout_i_reg[21]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rx_channel_reset_reg_2 : in STD_LOGIC;
    sig_tx_channel_reset_reg_0 : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \sig_ip2bus_data_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end slave_attachment;

architecture STRUCTURE of slave_attachment is
  signal \bus2ip_addr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[5]\ : STD_LOGIC;
  signal bus2ip_rnw_i_i_1_n_0 : STD_LOGIC;
  signal rst : STD_LOGIC;
  signal \^s_axi_bresp\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_axi_bresp_i[1]_i_1_n_0\ : STD_LOGIC;
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid_i_reg_0\ : STD_LOGIC;
  signal s_axi_rdata_i : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_rvalid_i_reg_0\ : STD_LOGIC;
  signal sig_Bus2IP_RNW : STD_LOGIC;
  signal start2 : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \state[0]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \state[1]_i_3\ : label is "soft_lutpair98";
begin
  s_axi_bresp(0) <= \^s_axi_bresp\(0);
  s_axi_bvalid_i_reg_0 <= \^s_axi_bvalid_i_reg_0\;
  s_axi_rvalid_i_reg_0 <= \^s_axi_rvalid_i_reg_0\;
IP2Bus_WrAck_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_Bus2IP_RNW,
      O => IP2Bus_WrAck_reg
    );
I_DECODER: entity work.address_decoder
     port map (
      D(12 downto 0) => D(12 downto 0),
      E(0) => E(0),
      IP2Bus_Error2_in => IP2Bus_Error2_in,
      IP2Bus_Error_reg => IP2Bus_Error_reg,
      IP2Bus_RdAck_reg => IP2Bus_RdAck_reg,
      IP2Bus_RdAck_reg_0 => IP2Bus_RdAck_reg_0,
      IP2Bus_WrAck_reg => IP2Bus_WrAck_reg_0,
      IPIC_STATE => IPIC_STATE,
      IPIC_STATE_reg => IPIC_STATE_reg,
      \MEM_DataBus_Write_Data_reg[31]\ => \MEM_DataBus_Write_Data_reg[31]\,
      Q => start2,
      SR(0) => SR(0),
      \bus2ip_addr_i_reg[5]\(3) => \bus2ip_addr_i_reg_n_0_[5]\,
      \bus2ip_addr_i_reg[5]\(2) => \bus2ip_addr_i_reg_n_0_[4]\,
      \bus2ip_addr_i_reg[5]\(1) => \bus2ip_addr_i_reg_n_0_[3]\,
      \bus2ip_addr_i_reg[5]\(0) => \bus2ip_addr_i_reg_n_0_[2]\,
      \count_reg[0]\(0) => \count_reg[0]\(0),
      cs_ce_clr => cs_ce_clr,
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      empty_fwft_i_reg_1 => empty_fwft_i_reg_1,
      eqOp => eqOp,
      \goreg_bm.dout_i_reg[30]\(5 downto 0) => \goreg_bm.dout_i_reg[30]\(5 downto 0),
      \goreg_dm.dout_i_reg[12]\ => \goreg_dm.dout_i_reg[12]\,
      \goreg_dm.dout_i_reg[13]\ => \goreg_dm.dout_i_reg[13]\,
      \goreg_dm.dout_i_reg[14]\ => \goreg_dm.dout_i_reg[14]\,
      \goreg_dm.dout_i_reg[15]\ => \goreg_dm.dout_i_reg[15]\,
      \goreg_dm.dout_i_reg[16]\ => \goreg_dm.dout_i_reg[16]\,
      \goreg_dm.dout_i_reg[17]\ => \goreg_dm.dout_i_reg[17]\,
      \goreg_dm.dout_i_reg[18]\ => \goreg_dm.dout_i_reg[18]\,
      \goreg_dm.dout_i_reg[21]\(2 downto 0) => \goreg_dm.dout_i_reg[21]\(2 downto 0),
      p_11_in18_in => p_11_in18_in,
      p_17_in => p_17_in,
      rx_fg_len_empty => rx_fg_len_empty,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(12 downto 0) => s_axi_wdata(12 downto 0),
      sig_Bus2IP_RNW => sig_Bus2IP_RNW,
      sig_ip2bus_data(1 downto 0) => sig_ip2bus_data(1 downto 0),
      \sig_ip2bus_data_reg[12]\ => \sig_ip2bus_data_reg[12]\,
      \sig_ip2bus_data_reg[12]_0\ => \sig_ip2bus_data_reg[12]_0\,
      \sig_ip2bus_data_reg[12]_1\ => \sig_ip2bus_data_reg[12]_1\,
      \sig_ip2bus_data_reg[12]_2\ => \sig_ip2bus_data_reg[12]_2\,
      \sig_ip2bus_data_reg[13]\ => \sig_ip2bus_data_reg[13]\,
      \sig_ip2bus_data_reg[13]_0\ => \sig_ip2bus_data_reg[13]_0\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][0]\ => \sig_register_array_reg[0][0]\,
      \sig_register_array_reg[0][0]_0\ => \sig_register_array_reg[0][0]_0\,
      \sig_register_array_reg[0][10]\ => \sig_register_array_reg[0][10]\,
      \sig_register_array_reg[0][10]_0\ => \sig_register_array_reg[0][10]_0\,
      \sig_register_array_reg[0][10]_1\ => \sig_register_array_reg[0][10]_1\,
      \sig_register_array_reg[0][11]\ => \sig_register_array_reg[0][11]\,
      \sig_register_array_reg[0][11]_0\ => \sig_register_array_reg[0][11]_0\,
      \sig_register_array_reg[0][11]_1\ => \sig_register_array_reg[0][11]_1\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][12]_0\ => \sig_register_array_reg[0][12]_0\,
      \sig_register_array_reg[0][12]_1\ => \sig_register_array_reg[0][12]_1\,
      \sig_register_array_reg[0][1]\ => \sig_register_array_reg[0][1]\,
      \sig_register_array_reg[0][1]_0\ => \sig_register_array_reg[0][1]_0\,
      \sig_register_array_reg[0][1]_1\ => \sig_register_array_reg[0][1]_1\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][3]\ => \sig_register_array_reg[0][3]\,
      \sig_register_array_reg[0][3]_0\ => \sig_register_array_reg[0][3]_0\,
      \sig_register_array_reg[0][3]_1\ => \sig_register_array_reg[0][3]_1\,
      \sig_register_array_reg[0][3]_2\ => \sig_register_array_reg[0][3]_2\,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      \sig_register_array_reg[0][5]_0\ => \sig_register_array_reg[0][5]_0\,
      \sig_register_array_reg[0][6]\ => \sig_register_array_reg[0][6]\,
      \sig_register_array_reg[0][6]_0\ => \sig_register_array_reg[0][6]_0\,
      \sig_register_array_reg[0][7]\ => \sig_register_array_reg[0][7]\,
      \sig_register_array_reg[0][7]_0\ => \sig_register_array_reg[0][7]_0\,
      \sig_register_array_reg[0][8]\ => \sig_register_array_reg[0][8]\,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]\,
      \sig_register_array_reg[0][9]_0\ => \sig_register_array_reg[0][9]_0\,
      \sig_register_array_reg[1][0]\(12 downto 0) => \sig_register_array_reg[1][0]\(12 downto 0),
      \sig_register_array_reg[1][0]_0\ => \sig_register_array_reg[1][0]_0\,
      \sig_register_array_reg[1][0]_1\ => \sig_register_array_reg[1][0]_1\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rx_channel_reset_reg_0 => sig_rx_channel_reset_reg_0,
      sig_rx_channel_reset_reg_1 => sig_rx_channel_reset_reg_1,
      sig_rx_channel_reset_reg_2 => sig_rx_channel_reset_reg_2,
      sig_rxd_rd_en40_out => sig_rxd_rd_en40_out,
      sig_rxd_rd_en_reg => sig_rxd_rd_en_reg,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_str_rst_reg_0 => sig_str_rst_reg_0,
      sig_str_rst_reg_1 => sig_str_rst_reg_1,
      sig_str_rst_reg_2 => sig_str_rst_reg_2,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg,
      sig_tx_channel_reset_reg_0 => sig_tx_channel_reset_reg_0,
      sig_txd_sb_wr_en => sig_txd_sb_wr_en,
      sig_txd_sb_wr_en_reg => sig_txd_sb_wr_en_reg,
      sig_txd_sb_wr_en_reg_0 => sig_txd_sb_wr_en_reg_0,
      \sig_txd_wr_data_reg[31]\(0) => \sig_txd_wr_data_reg[31]\(0),
      sig_txd_wr_en => sig_txd_wr_en,
      srst_wrst_busy => srst_wrst_busy
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => s_axi_arvalid,
      I4 => s_axi_awaddr(0),
      O => \bus2ip_addr_i[2]_i_1_n_0\
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => s_axi_arvalid,
      I4 => s_axi_awaddr(1),
      O => \bus2ip_addr_i[3]_i_1_n_0\
    );
\bus2ip_addr_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => s_axi_arvalid,
      I4 => s_axi_awaddr(2),
      O => \bus2ip_addr_i[4]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => s_axi_arvalid,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      O => \bus2ip_addr_i[5]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => s_axi_arvalid,
      I4 => s_axi_awaddr(3),
      O => \bus2ip_addr_i[5]_i_2_n_0\
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[5]_i_1_n_0\,
      D => \bus2ip_addr_i[2]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[2]\,
      R => rst
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[5]_i_1_n_0\,
      D => \bus2ip_addr_i[3]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[3]\,
      R => rst
    );
\bus2ip_addr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[5]_i_1_n_0\,
      D => \bus2ip_addr_i[4]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[4]\,
      R => rst
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[5]_i_1_n_0\,
      D => \bus2ip_addr_i[5]_i_2_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[5]\,
      R => rst
    );
bus2ip_rnw_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7000000F0"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => s_axi_arvalid,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => sig_Bus2IP_RNW,
      O => bus2ip_rnw_i_i_1_n_0
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_rnw_i_i_1_n_0,
      Q => sig_Bus2IP_RNW,
      R => rst
    );
rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_Bus2IP_Reset,
      Q => rst,
      R => '0'
    );
\s_axi_bresp_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_2_in(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^s_axi_bresp\(0),
      O => \s_axi_bresp_i[1]_i_1_n_0\
    );
\s_axi_bresp_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_axi_bresp_i[1]_i_1_n_0\,
      Q => \^s_axi_bresp\(0),
      R => rst
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => IP2Bus_WrAck_reg_0,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => s_axi_bready,
      I4 => \^s_axi_bvalid_i_reg_0\,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => \^s_axi_bvalid_i_reg_0\,
      R => rst
    );
\s_axi_rdata_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => s_axi_rdata_i
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(0),
      Q => s_axi_rdata(0),
      R => rst
    );
\s_axi_rdata_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(10),
      Q => s_axi_rdata(10),
      R => rst
    );
\s_axi_rdata_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(11),
      Q => s_axi_rdata(11),
      R => rst
    );
\s_axi_rdata_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(12),
      Q => s_axi_rdata(12),
      R => rst
    );
\s_axi_rdata_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(13),
      Q => s_axi_rdata(13),
      R => rst
    );
\s_axi_rdata_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(14),
      Q => s_axi_rdata(14),
      R => rst
    );
\s_axi_rdata_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(15),
      Q => s_axi_rdata(15),
      R => rst
    );
\s_axi_rdata_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(16),
      Q => s_axi_rdata(16),
      R => rst
    );
\s_axi_rdata_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(17),
      Q => s_axi_rdata(17),
      R => rst
    );
\s_axi_rdata_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(18),
      Q => s_axi_rdata(18),
      R => rst
    );
\s_axi_rdata_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(19),
      Q => s_axi_rdata(19),
      R => rst
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(1),
      Q => s_axi_rdata(1),
      R => rst
    );
\s_axi_rdata_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(20),
      Q => s_axi_rdata(20),
      R => rst
    );
\s_axi_rdata_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(21),
      Q => s_axi_rdata(21),
      R => rst
    );
\s_axi_rdata_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(22),
      Q => s_axi_rdata(22),
      R => rst
    );
\s_axi_rdata_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(23),
      Q => s_axi_rdata(23),
      R => rst
    );
\s_axi_rdata_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(24),
      Q => s_axi_rdata(24),
      R => rst
    );
\s_axi_rdata_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(25),
      Q => s_axi_rdata(25),
      R => rst
    );
\s_axi_rdata_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(26),
      Q => s_axi_rdata(26),
      R => rst
    );
\s_axi_rdata_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(27),
      Q => s_axi_rdata(27),
      R => rst
    );
\s_axi_rdata_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(28),
      Q => s_axi_rdata(28),
      R => rst
    );
\s_axi_rdata_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(29),
      Q => s_axi_rdata(29),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(2),
      Q => s_axi_rdata(2),
      R => rst
    );
\s_axi_rdata_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(30),
      Q => s_axi_rdata(30),
      R => rst
    );
\s_axi_rdata_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(31),
      Q => s_axi_rdata(31),
      R => rst
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(3),
      Q => s_axi_rdata(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(4),
      Q => s_axi_rdata(4),
      R => rst
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(5),
      Q => s_axi_rdata(5),
      R => rst
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(6),
      Q => s_axi_rdata(6),
      R => rst
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(7),
      Q => s_axi_rdata(7),
      R => rst
    );
\s_axi_rdata_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(8),
      Q => s_axi_rdata(8),
      R => rst
    );
\s_axi_rdata_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(9),
      Q => s_axi_rdata(9),
      R => rst
    );
\s_axi_rresp_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => p_2_in(0),
      Q => s_axi_rresp(0),
      R => rst
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => IP2Bus_RdAck_reg_0,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => s_axi_rready,
      I4 => \^s_axi_rvalid_i_reg_0\,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => \^s_axi_rvalid_i_reg_0\,
      R => rst
    );
start2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => s_axi_arvalid,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      O => start2_i_1_n_0
    );
start2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => start2_i_1_n_0,
      Q => start2,
      R => rst
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7362"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => IP2Bus_WrAck_reg_0,
      I3 => s_axi_arvalid,
      I4 => \state[0]_i_2_n_0\,
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002A2A2A"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \^s_axi_rvalid_i_reg_0\,
      I2 => s_axi_rready,
      I3 => s_axi_bready,
      I4 => \^s_axi_bvalid_i_reg_0\,
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEAFAEAEAE"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => s_axi_wvalid,
      I4 => s_axi_awvalid,
      I5 => s_axi_arvalid,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2A2AFF000000"
    )
        port map (
      I0 => \state[1]_i_3_n_0\,
      I1 => s_axi_rready,
      I2 => \^s_axi_rvalid_i_reg_0\,
      I3 => IP2Bus_RdAck_reg_0,
      I4 => \state_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[1]\,
      O => \state[1]_i_2_n_0\
    );
\state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^s_axi_bvalid_i_reg_0\,
      I1 => s_axi_bready,
      O => \state[1]_i_3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => rst
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \slave_attachment__parameterized0\ is
  port (
    \bus2ip_addr_i_reg[2]_0\ : out STD_LOGIC;
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]\ : out STD_LOGIC;
    \ip2bus_data_i_D1_reg[31]\ : out STD_LOGIC;
    s_axi_rvalid_i_reg_0 : out STD_LOGIC;
    s_axi_bvalid_i_reg_0 : out STD_LOGIC;
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0\ : out STD_LOGIC;
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg[31]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg[30]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg[29]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg[28]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg[27]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg[26]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg[25]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg[24]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg[23]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[21]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg[20]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg[19]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[18]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg[17]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg[16]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[15]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg[14]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg[11]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg[10]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg[9]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg[8]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg[7]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg[5]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[4]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[3]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[2]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[1]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Dual.gpio_OE_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Read_Reg2_In : out STD_LOGIC_VECTOR ( 0 to 31 );
    \Dual.gpio2_Data_Out_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Dual.gpio2_OE_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Read_Reg_Rst : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    ip2bus_wrack_i_D1 : in STD_LOGIC;
    ip2bus_rdack_i_D1 : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    GPIO2_DBus_i : in STD_LOGIC_VECTOR ( 0 to 31 );
    \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg\ : in STD_LOGIC;
    gpio_io_t : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_t : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Dual.gpio2_Data_In_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    gpio_xferAck_Reg : in STD_LOGIC;
    GPIO_xferAck_i : in STD_LOGIC;
    \ip2bus_data_i_D1_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \slave_attachment__parameterized0\ : entity is "slave_attachment";
end \slave_attachment__parameterized0\;

architecture STRUCTURE of \slave_attachment__parameterized0\ is
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mem_decode_gen[0].cs_out_i_reg[0]_0\ : STD_LOGIC;
  signal \^mem_decode_gen[0].cs_out_i_reg[0]_1\ : STD_LOGIC;
  signal bus2ip_addr : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \bus2ip_addr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \^bus2ip_addr_i_reg[2]_0\ : STD_LOGIC;
  signal bus2ip_rnw_i_i_1_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^ip2bus_data_i_d1_reg[31]\ : STD_LOGIC;
  signal is_read : STD_LOGIC;
  signal is_read_i_1_n_0 : STD_LOGIC;
  signal is_write : STD_LOGIC;
  signal is_write_i_1_n_0 : STD_LOGIC;
  signal is_write_reg_n_0 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid_i_reg_0\ : STD_LOGIC;
  signal s_axi_rdata_i : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_rvalid_i_reg_0\ : STD_LOGIC;
  signal start2 : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[8]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of start2_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \state[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \state[1]_i_3\ : label is "soft_lutpair100";
begin
  \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0\ <= \^mem_decode_gen[0].cs_out_i_reg[0]_0\;
  \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1\ <= \^mem_decode_gen[0].cs_out_i_reg[0]_1\;
  \bus2ip_addr_i_reg[2]_0\ <= \^bus2ip_addr_i_reg[2]_0\;
  \ip2bus_data_i_D1_reg[31]\ <= \^ip2bus_data_i_d1_reg[31]\;
  s_axi_bvalid_i_reg_0 <= \^s_axi_bvalid_i_reg_0\;
  s_axi_rvalid_i_reg_0 <= \^s_axi_rvalid_i_reg_0\;
\INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(0),
      O => plusOp(0)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(0),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(1),
      O => plusOp(1)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(1),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(0),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(2),
      O => plusOp(2)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(2),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(0),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(1),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(3),
      O => plusOp(3)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(0),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(0),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(1),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(1),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(2),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(2),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(3),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(3),
      R => clear
    );
I_DECODER: entity work.\address_decoder__parameterized0\
     port map (
      D(31 downto 0) => D(31 downto 0),
      \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[0]\ => \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[0]\,
      \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg[10]\ => \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg[10]\,
      \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg[11]\ => \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg[11]\,
      \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]\ => \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]\,
      \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]\ => \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]\,
      \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg[14]\ => \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg[14]\,
      \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[15]\ => \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[15]\,
      \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg[16]\ => \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg[16]\,
      \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg[17]\ => \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg[17]\,
      \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[18]\ => \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[18]\,
      \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg[19]\ => \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg[19]\,
      \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[1]\ => \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[1]\,
      \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg[20]\ => \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg[20]\,
      \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[21]\ => \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[21]\,
      \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]\ => \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]\,
      \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg[23]\ => \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg[23]\,
      \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg[24]\ => \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg[24]\,
      \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg[25]\ => \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg[25]\,
      \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg[26]\ => \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg[26]\,
      \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg[27]\ => \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg[27]\,
      \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg[28]\ => \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg[28]\,
      \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg[29]\ => \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg[29]\,
      \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[2]\ => \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[2]\,
      \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg[30]\ => \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg[30]\,
      \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg[31]\ => \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg[31]\,
      \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[3]\ => \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[3]\,
      \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[4]\ => \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[4]\,
      \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg[5]\ => \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg[5]\,
      \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]\ => \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]\,
      \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg[7]\ => \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg[7]\,
      \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg[8]\ => \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg[8]\,
      \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg[9]\ => \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg[9]\,
      \Dual.gpio2_Data_In_reg[0]\(31 downto 0) => \Dual.gpio2_Data_In_reg[0]\(31 downto 0),
      \Dual.gpio2_Data_Out_reg[0]\(0) => \Dual.gpio2_Data_Out_reg[0]\(0),
      \Dual.gpio2_OE_reg[0]\(0) => \Dual.gpio2_OE_reg[0]\(0),
      \Dual.gpio_Data_In_reg[0]\(31 downto 0) => Q(31 downto 0),
      \Dual.gpio_OE_reg[0]\(0) => \Dual.gpio_OE_reg[0]\(0),
      E(0) => E(0),
      GPIO2_DBus_i(0 to 31) => GPIO2_DBus_i(0 to 31),
      GPIO_xferAck_i => GPIO_xferAck_i,
      \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0\ => \MEM_DECODE_GEN[0].cs_out_i_reg[0]\,
      \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1\ => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2\ => \^mem_decode_gen[0].cs_out_i_reg[0]_1\,
      Q(3 downto 0) => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0\(3 downto 0),
      Read_Reg2_In(0 to 31) => Read_Reg2_In(0 to 31),
      Read_Reg_Rst => Read_Reg_Rst,
      bus2ip_addr(2) => bus2ip_addr(0),
      bus2ip_addr(1) => bus2ip_addr(5),
      bus2ip_addr(0) => bus2ip_addr(6),
      bus2ip_rnw_i_reg => \^ip2bus_data_i_d1_reg[31]\,
      gpio2_io_t(31 downto 0) => gpio2_io_t(31 downto 0),
      gpio_io_t(31 downto 0) => gpio_io_t(31 downto 0),
      gpio_xferAck_Reg => gpio_xferAck_Reg,
      ip2bus_rdack_i_D1 => ip2bus_rdack_i_D1,
      ip2bus_wrack_i_D1 => ip2bus_wrack_i_D1,
      is_read => is_read,
      is_write_reg => is_write_reg_n_0,
      rst_reg => \^bus2ip_addr_i_reg[2]_0\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      start2 => start2
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCCAF0000CCA0"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => s_axi_araddr(0),
      I2 => \state[1]_i_3_n_0\,
      I3 => s_axi_arvalid,
      I4 => \bus2ip_addr_i[8]_i_2_n_0\,
      I5 => bus2ip_addr(6),
      O => \bus2ip_addr_i[2]_i_1_n_0\
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCCAF0000CCA0"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => s_axi_araddr(1),
      I2 => \state[1]_i_3_n_0\,
      I3 => s_axi_arvalid,
      I4 => \bus2ip_addr_i[8]_i_2_n_0\,
      I5 => bus2ip_addr(5),
      O => \bus2ip_addr_i[3]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCCAF0000CCA0"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => s_axi_araddr(2),
      I2 => \state[1]_i_3_n_0\,
      I3 => s_axi_arvalid,
      I4 => \bus2ip_addr_i[8]_i_2_n_0\,
      I5 => bus2ip_addr(0),
      O => \bus2ip_addr_i[8]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \bus2ip_addr_i[8]_i_2_n_0\
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \bus2ip_addr_i[2]_i_1_n_0\,
      Q => bus2ip_addr(6),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \bus2ip_addr_i[3]_i_1_n_0\,
      Q => bus2ip_addr(5),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\bus2ip_addr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \bus2ip_addr_i[8]_i_1_n_0\,
      Q => bus2ip_addr(0),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
bus2ip_rnw_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7000000F0"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => s_axi_arvalid,
      I3 => state(0),
      I4 => state(1),
      I5 => \^ip2bus_data_i_d1_reg[31]\,
      O => bus2ip_rnw_i_i_1_n_0
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_rnw_i_i_1_n_0,
      Q => \^ip2bus_data_i_d1_reg[31]\,
      R => \^bus2ip_addr_i_reg[2]_0\
    );
is_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFA000A"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \state[1]_i_2_n_0\,
      I2 => state(1),
      I3 => state(0),
      I4 => is_read,
      O => is_read_i_1_n_0
    );
is_read_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_read_i_1_n_0,
      Q => is_read,
      R => \^bus2ip_addr_i_reg[2]_0\
    );
is_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => state(1),
      I1 => s_axi_arvalid,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      I4 => is_write,
      I5 => is_write_reg_n_0,
      O => is_write_i_1_n_0
    );
is_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88800000000FFFF"
    )
        port map (
      I0 => s_axi_bready,
      I1 => \^s_axi_bvalid_i_reg_0\,
      I2 => s_axi_rready,
      I3 => \^s_axi_rvalid_i_reg_0\,
      I4 => state(1),
      I5 => state(0),
      O => is_write
    );
is_write_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_write_i_1_n_0,
      Q => is_write_reg_n_0,
      R => \^bus2ip_addr_i_reg[2]_0\
    );
rst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => p_1_in
    );
rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in,
      Q => \^bus2ip_addr_i_reg[2]_0\,
      R => '0'
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I1 => state(1),
      I2 => state(0),
      I3 => s_axi_bready,
      I4 => \^s_axi_bvalid_i_reg_0\,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => \^s_axi_bvalid_i_reg_0\,
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => s_axi_rdata_i
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(0),
      Q => s_axi_rdata(0),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(10),
      Q => s_axi_rdata(10),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(11),
      Q => s_axi_rdata(11),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(12),
      Q => s_axi_rdata(12),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(13),
      Q => s_axi_rdata(13),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(14),
      Q => s_axi_rdata(14),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(15),
      Q => s_axi_rdata(15),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(16),
      Q => s_axi_rdata(16),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(17),
      Q => s_axi_rdata(17),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(18),
      Q => s_axi_rdata(18),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(19),
      Q => s_axi_rdata(19),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(1),
      Q => s_axi_rdata(1),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(20),
      Q => s_axi_rdata(20),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(21),
      Q => s_axi_rdata(21),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(22),
      Q => s_axi_rdata(22),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(23),
      Q => s_axi_rdata(23),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(24),
      Q => s_axi_rdata(24),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(25),
      Q => s_axi_rdata(25),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(26),
      Q => s_axi_rdata(26),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(27),
      Q => s_axi_rdata(27),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(28),
      Q => s_axi_rdata(28),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(29),
      Q => s_axi_rdata(29),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(2),
      Q => s_axi_rdata(2),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(30),
      Q => s_axi_rdata(30),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(31),
      Q => s_axi_rdata(31),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(3),
      Q => s_axi_rdata(3),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(4),
      Q => s_axi_rdata(4),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(5),
      Q => s_axi_rdata(5),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(6),
      Q => s_axi_rdata(6),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(7),
      Q => s_axi_rdata(7),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(8),
      Q => s_axi_rdata(8),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \ip2bus_data_i_D1_reg[0]\(9),
      Q => s_axi_rdata(9),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => \^mem_decode_gen[0].cs_out_i_reg[0]_1\,
      I1 => state(0),
      I2 => state(1),
      I3 => s_axi_rready,
      I4 => \^s_axi_rvalid_i_reg_0\,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => \^s_axi_rvalid_i_reg_0\,
      R => \^bus2ip_addr_i_reg[2]_0\
    );
start2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => s_axi_arvalid,
      I3 => state(0),
      I4 => state(1),
      O => start2_i_1_n_0
    );
start2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => start2_i_1_n_0,
      Q => start2,
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFFAACC"
    )
        port map (
      I0 => \^mem_decode_gen[0].cs_out_i_reg[0]_0\,
      I1 => s_axi_arvalid,
      I2 => \state[1]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      O => p_0_out(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2ECCCCFFCC"
    )
        port map (
      I0 => \^mem_decode_gen[0].cs_out_i_reg[0]_1\,
      I1 => state(1),
      I2 => \state[1]_i_2_n_0\,
      I3 => \state[1]_i_3_n_0\,
      I4 => s_axi_arvalid,
      I5 => state(0),
      O => p_0_out(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_bready,
      I1 => \^s_axi_bvalid_i_reg_0\,
      I2 => s_axi_rready,
      I3 => \^s_axi_rvalid_i_reg_0\,
      O => \state[1]_i_2_n_0\
    );
\state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      O => \state[1]_i_3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_out(0),
      Q => state(0),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_out(1),
      Q => state(1),
      R => \^bus2ip_addr_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wr_logic__parameterized1\ is
  port (
    p_1_out : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gpr1.dout_i_reg[3]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[9]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[12]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[18]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[9]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[12]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[15]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[18]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_full_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    \gc1.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc1.count_d1_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wr_logic__parameterized1\ : entity is "wr_logic";
end \wr_logic__parameterized1\;

architecture STRUCTURE of \wr_logic__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_16_out : STD_LOGIC;
  signal \^p_1_out\ : STD_LOGIC;
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
  p_1_out <= \^p_1_out\;
\gwss.wsts\: entity work.\wr_status_flags_ss__parameterized1\
     port map (
      E(0) => p_16_out,
      Q(0) => \^q\(6),
      \gcc0.gc0.count_d1_reg[6]\ => \^p_1_out\,
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]_0\,
      \gpr1.dout_i_reg[12]\ => \gpr1.dout_i_reg[12]_0\,
      \gpr1.dout_i_reg[15]\ => \gpr1.dout_i_reg[15]_0\,
      \gpr1.dout_i_reg[18]\ => \gpr1.dout_i_reg[18]_0\,
      \gpr1.dout_i_reg[21]\ => \gpr1.dout_i_reg[21]_0\,
      \gpr1.dout_i_reg[3]\ => \gpr1.dout_i_reg[3]_0\,
      \gpr1.dout_i_reg[6]\ => \gpr1.dout_i_reg[6]_0\,
      \gpr1.dout_i_reg[9]\ => \gpr1.dout_i_reg[9]_0\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_full_i => ram_full_i,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk
    );
wpntr: entity work.\wr_bin_cntr__parameterized1\
     port map (
      E(0) => p_16_out,
      Q(6 downto 0) => \^q\(6 downto 0),
      SR(0) => SR(0),
      \gc1.count_d1_reg[1]\(1 downto 0) => \gc1.count_d1_reg[1]\(1 downto 0),
      \gc1.count_d2_reg[3]\(3 downto 0) => \gc1.count_d2_reg[3]\(3 downto 0),
      \gcc0.gc0.count_d1_reg[6]_0\(2 downto 0) => \gcc0.gc0.count_d1_reg[6]\(2 downto 0),
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      \gpr1.dout_i_reg[12]\ => \gpr1.dout_i_reg[12]\,
      \gpr1.dout_i_reg[15]\ => \gpr1.dout_i_reg[15]\,
      \gpr1.dout_i_reg[18]\ => \gpr1.dout_i_reg[18]\,
      \gpr1.dout_i_reg[21]\ => \gpr1.dout_i_reg[21]\,
      \gpr1.dout_i_reg[3]\ => \gpr1.dout_i_reg[3]\,
      \gpr1.dout_i_reg[6]\ => \gpr1.dout_i_reg[6]\,
      \gpr1.dout_i_reg[9]\ => \gpr1.dout_i_reg[9]\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_0,
      ram_full_fb_i_reg_1 => \^p_1_out\,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity wr_status_flags_ss is
  port (
    axis_almost_full : out STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg\ : out STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gaf.gaf0.ram_afull_i_reg_0\ : out STD_LOGIC;
    adjusted_wr_pntr_rd_pad : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    axis_wr_eop : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    txd_wr_en : in STD_LOGIC;
    sig_txd_sb_wr_en_reg : in STD_LOGIC;
    start_wr : in STD_LOGIC;
    axis_rd_en : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC
  );
end wr_status_flags_ss;

architecture STRUCTURE of wr_status_flags_ss is
  signal \^axis_almost_full\ : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \^gaf.gaf0.ram_afull_i_reg_0\ : STD_LOGIC;
  signal \^gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \gaf.gaf0.ram_afull_i_reg\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[9]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \greg.ram_wr_en_i_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_2 : label is "soft_lutpair41";
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  axis_almost_full <= \^axis_almost_full\;
  \gaf.gaf0.ram_afull_i_reg_0\ <= \^gaf.gaf0.ram_afull_i_reg_0\;
  \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg\ <= \^gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg\;
c0: entity work.compare
     port map (
      comp1 => comp1,
      \gc0.count_d1_reg[8]\(0) => \gc0.count_d1_reg[8]\(0),
      p_3_out => p_3_out,
      p_6_out => p_6_out,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => \^gaf.gaf0.ram_afull_i_reg_0\,
      rst_full_gen_i => rst_full_gen_i,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.compare_481
     port map (
      comp1 => comp1,
      \gc0.count_d1_reg[8]\(0) => \gc0.count_d1_reg[8]_0\(0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gaf.c2\: entity work.compare_482
     port map (
      axis_almost_full => \^axis_almost_full\,
      comp1 => comp1,
      \gc0.count_d1_reg[8]\(3 downto 0) => \gc0.count_d1_reg[8]_1\(3 downto 0),
      p_2_out => p_2_out,
      p_6_out => p_6_out,
      ram_full_fb_i_reg => \^gaf.gaf0.ram_afull_i_reg_0\,
      rst_full_gen_i => rst_full_gen_i,
      v1_reg_1(0) => v1_reg_1(0)
    );
\gaf.gaf0.ram_afull_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_2_out,
      PRE => rst_full_ff_i,
      Q => \^axis_almost_full\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_txd_sb_wr_en_reg,
      I1 => start_wr,
      I2 => \^gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg\,
      O => axis_wr_eop
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1F00E0"
    )
        port map (
      I0 => txd_wr_en,
      I1 => sig_txd_sb_wr_en_reg,
      I2 => start_wr,
      I3 => \^gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg\,
      I4 => axis_rd_en,
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[9]\(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004440"
    )
        port map (
      I0 => \^gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg\,
      I1 => start_wr,
      I2 => sig_txd_sb_wr_en_reg,
      I3 => txd_wr_en,
      I4 => p_3_out,
      I5 => p_6_out,
      O => wr_pntr_plus1_pad(0)
    );
\greg.gpcry_sym.diff_pntr_pad[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004440FFFFFFFF"
    )
        port map (
      I0 => \^gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg\,
      I1 => start_wr,
      I2 => sig_txd_sb_wr_en_reg,
      I3 => txd_wr_en,
      I4 => p_3_out,
      I5 => p_6_out,
      O => adjusted_wr_pntr_rd_pad(0)
    );
\greg.ram_wr_en_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
        port map (
      I0 => \^gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg\,
      I1 => start_wr,
      I2 => sig_txd_sb_wr_en_reg,
      I3 => txd_wr_en,
      I4 => p_3_out,
      O => E(0)
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFABFF"
    )
        port map (
      I0 => p_3_out,
      I1 => txd_wr_en,
      I2 => sig_txd_sb_wr_en_reg,
      I3 => start_wr,
      I4 => \^gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg\,
      O => \^gaf.gaf0.ram_afull_i_reg_0\
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => rst_full_ff_i,
      Q => p_3_out
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => rst_full_ff_i,
      Q => \^gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wr_status_flags_ss__parameterized0\ is
  port (
    p_2_out : out STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[21]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_str_rxd_tready : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    plusOp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_len_wr_en : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wr_status_flags_ss__parameterized0\ : entity is "wr_status_flags_ss";
end \wr_status_flags_ss__parameterized0\;

architecture STRUCTURE of \wr_status_flags_ss__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal comp1 : STD_LOGIC;
  signal \^gcc0.gc0.count_reg[0]\ : STD_LOGIC;
  signal \^p_2_out\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \greg.ram_wr_en_i_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[21]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \grxd.rx_len_wr_en_i_1\ : label is "soft_lutpair8";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
  attribute SOFT_HLUTNM of \sig_register_array[0][5]_i_3\ : label is "soft_lutpair9";
begin
  E(0) <= \^e\(0);
  \gcc0.gc0.count_reg[0]\ <= \^gcc0.gc0.count_reg[0]\;
  p_2_out <= \^p_2_out\;
axi_str_rxd_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_reg[0]\,
      O => axi_str_rxd_tready
    );
c0: entity work.compare_495
     port map (
      E(0) => \^e\(0),
      comp1 => comp1,
      \gc0.count_d1_reg[8]\(0) => \gc0.count_d1_reg[8]\(0),
      p_2_out => \^p_2_out\,
      p_6_out => p_6_out,
      ram_full_comb => ram_full_comb,
      rst_full_gen_i => rst_full_gen_i,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.compare_496
     port map (
      comp1 => comp1,
      \gc0.count_d1_reg[8]\(3 downto 0) => \gc0.count_d1_reg[8]_0\(3 downto 0),
      v1_reg_0(0) => v1_reg_0(0)
    );
\greg.ram_wr_en_i_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => axi_str_rxd_tvalid,
      I1 => \^gcc0.gc0.count_reg[0]\,
      I2 => \^p_2_out\,
      O => \^e\(0)
    );
\grxd.fg_rxd_wr_length[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA2AAFFFF"
    )
        port map (
      I0 => rx_len_wr_en,
      I1 => axi_str_rxd_tvalid,
      I2 => \^gcc0.gc0.count_reg[0]\,
      I3 => axi_str_rxd_tlast,
      I4 => s_axi_aresetn,
      I5 => sig_str_rst_reg,
      O => \grxd.fg_rxd_wr_length_reg[21]\
    );
\grxd.fg_rxd_wr_length[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_str_rxd_tvalid,
      I1 => \^gcc0.gc0.count_reg[0]\,
      O => \grxd.fg_rxd_wr_length_reg[0]\
    );
\grxd.fg_rxd_wr_length[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA000000FC00"
    )
        port map (
      I0 => O(0),
      I1 => plusOp(0),
      I2 => rx_len_wr_en,
      I3 => axi_str_rxd_tvalid,
      I4 => \^gcc0.gc0.count_reg[0]\,
      I5 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length_reg[2]\
    );
\grxd.rx_len_wr_en_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => sig_str_rst_reg,
      I2 => axi_str_rxd_tlast,
      I3 => \^gcc0.gc0.count_reg[0]\,
      I4 => axi_str_rxd_tvalid,
      O => \grxd.rx_len_wr_en_reg\
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => rst_full_ff_i,
      Q => \^p_2_out\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => rst_full_ff_i,
      Q => \^gcc0.gc0.count_reg[0]\
    );
\sig_register_array[0][5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => axi_str_rxd_tlast,
      I1 => axi_str_rxd_tvalid,
      I2 => \^gcc0.gc0.count_reg[0]\,
      I3 => rx_fg_len_empty_d1,
      O => \sig_register_array_reg[0][5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ALU is
  port (
    LO : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[0]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \MEM_DataBus_Addr_reg[30]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_use_carry : in STD_LOGIC;
    DI : in STD_LOGIC;
    ex_alu_carryin : in STD_LOGIC;
    EX_CMP_Op_reg : in STD_LOGIC;
    ex_unsigned_op : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    S : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC
  );
end ALU;

architecture STRUCTURE of ALU is
  signal alu_carry_0 : STD_LOGIC;
  signal alu_carry_1 : STD_LOGIC;
  signal alu_carry_10 : STD_LOGIC;
  signal alu_carry_11 : STD_LOGIC;
  signal alu_carry_12 : STD_LOGIC;
  signal alu_carry_13 : STD_LOGIC;
  signal alu_carry_14 : STD_LOGIC;
  signal alu_carry_15 : STD_LOGIC;
  signal alu_carry_16 : STD_LOGIC;
  signal alu_carry_17 : STD_LOGIC;
  signal alu_carry_18 : STD_LOGIC;
  signal alu_carry_19 : STD_LOGIC;
  signal alu_carry_2 : STD_LOGIC;
  signal alu_carry_20 : STD_LOGIC;
  signal alu_carry_21 : STD_LOGIC;
  signal alu_carry_22 : STD_LOGIC;
  signal alu_carry_23 : STD_LOGIC;
  signal alu_carry_24 : STD_LOGIC;
  signal alu_carry_25 : STD_LOGIC;
  signal alu_carry_26 : STD_LOGIC;
  signal alu_carry_27 : STD_LOGIC;
  signal alu_carry_28 : STD_LOGIC;
  signal alu_carry_29 : STD_LOGIC;
  signal alu_carry_3 : STD_LOGIC;
  signal alu_carry_30 : STD_LOGIC;
  signal alu_carry_31 : STD_LOGIC;
  signal alu_carry_4 : STD_LOGIC;
  signal alu_carry_5 : STD_LOGIC;
  signal alu_carry_6 : STD_LOGIC;
  signal alu_carry_7 : STD_LOGIC;
  signal alu_carry_8 : STD_LOGIC;
  signal alu_carry_9 : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_100 : STD_LOGIC;
  signal lopt_101 : STD_LOGIC;
  signal lopt_102 : STD_LOGIC;
  signal lopt_103 : STD_LOGIC;
  signal lopt_104 : STD_LOGIC;
  signal lopt_105 : STD_LOGIC;
  signal lopt_106 : STD_LOGIC;
  signal lopt_107 : STD_LOGIC;
  signal lopt_108 : STD_LOGIC;
  signal lopt_109 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_110 : STD_LOGIC;
  signal lopt_111 : STD_LOGIC;
  signal lopt_112 : STD_LOGIC;
  signal lopt_113 : STD_LOGIC;
  signal lopt_114 : STD_LOGIC;
  signal lopt_115 : STD_LOGIC;
  signal lopt_116 : STD_LOGIC;
  signal lopt_117 : STD_LOGIC;
  signal lopt_118 : STD_LOGIC;
  signal lopt_119 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_120 : STD_LOGIC;
  signal lopt_121 : STD_LOGIC;
  signal lopt_122 : STD_LOGIC;
  signal lopt_123 : STD_LOGIC;
  signal lopt_124 : STD_LOGIC;
  signal lopt_125 : STD_LOGIC;
  signal lopt_126 : STD_LOGIC;
  signal lopt_127 : STD_LOGIC;
  signal lopt_128 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_26 : STD_LOGIC;
  signal lopt_27 : STD_LOGIC;
  signal lopt_28 : STD_LOGIC;
  signal lopt_29 : STD_LOGIC;
  signal lopt_30 : STD_LOGIC;
  signal lopt_31 : STD_LOGIC;
  signal lopt_32 : STD_LOGIC;
  signal lopt_33 : STD_LOGIC;
  signal lopt_34 : STD_LOGIC;
  signal lopt_35 : STD_LOGIC;
  signal lopt_36 : STD_LOGIC;
  signal lopt_37 : STD_LOGIC;
  signal lopt_38 : STD_LOGIC;
  signal lopt_39 : STD_LOGIC;
  signal lopt_40 : STD_LOGIC;
  signal lopt_41 : STD_LOGIC;
  signal lopt_42 : STD_LOGIC;
  signal lopt_43 : STD_LOGIC;
  signal lopt_44 : STD_LOGIC;
  signal lopt_45 : STD_LOGIC;
  signal lopt_46 : STD_LOGIC;
  signal lopt_47 : STD_LOGIC;
  signal lopt_48 : STD_LOGIC;
  signal lopt_49 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_50 : STD_LOGIC;
  signal lopt_51 : STD_LOGIC;
  signal lopt_52 : STD_LOGIC;
  signal lopt_53 : STD_LOGIC;
  signal lopt_54 : STD_LOGIC;
  signal lopt_55 : STD_LOGIC;
  signal lopt_56 : STD_LOGIC;
  signal lopt_57 : STD_LOGIC;
  signal lopt_58 : STD_LOGIC;
  signal lopt_59 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_60 : STD_LOGIC;
  signal lopt_61 : STD_LOGIC;
  signal lopt_62 : STD_LOGIC;
  signal lopt_63 : STD_LOGIC;
  signal lopt_64 : STD_LOGIC;
  signal lopt_65 : STD_LOGIC;
  signal lopt_66 : STD_LOGIC;
  signal lopt_67 : STD_LOGIC;
  signal lopt_68 : STD_LOGIC;
  signal lopt_69 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_70 : STD_LOGIC;
  signal lopt_71 : STD_LOGIC;
  signal lopt_72 : STD_LOGIC;
  signal lopt_73 : STD_LOGIC;
  signal lopt_74 : STD_LOGIC;
  signal lopt_75 : STD_LOGIC;
  signal lopt_76 : STD_LOGIC;
  signal lopt_77 : STD_LOGIC;
  signal lopt_78 : STD_LOGIC;
  signal lopt_79 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_80 : STD_LOGIC;
  signal lopt_81 : STD_LOGIC;
  signal lopt_82 : STD_LOGIC;
  signal lopt_83 : STD_LOGIC;
  signal lopt_84 : STD_LOGIC;
  signal lopt_85 : STD_LOGIC;
  signal lopt_86 : STD_LOGIC;
  signal lopt_87 : STD_LOGIC;
  signal lopt_88 : STD_LOGIC;
  signal lopt_89 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal lopt_90 : STD_LOGIC;
  signal lopt_91 : STD_LOGIC;
  signal lopt_92 : STD_LOGIC;
  signal lopt_93 : STD_LOGIC;
  signal lopt_94 : STD_LOGIC;
  signal lopt_95 : STD_LOGIC;
  signal lopt_96 : STD_LOGIC;
  signal lopt_97 : STD_LOGIC;
  signal lopt_98 : STD_LOGIC;
  signal lopt_99 : STD_LOGIC;
begin
\ALL_Bits[0].ALU_Bit_I1\: entity work.\ALU_Bit__parameterized31\
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CMP_Op_reg => EX_CMP_Op_reg,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[0]\(0) => \EX_Op1_reg[0]\(31),
      LO => alu_carry_31,
      \MEM_DataBus_Addr_reg[0]\(0) => \MEM_DataBus_Addr_reg[0]\(29),
      Q(0) => Q(31),
      S => S,
      \Using_FPGA.Native\ => LO,
      ex_unsigned_op => ex_unsigned_op,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_8,
      lopt_100 => lopt_98,
      lopt_101 => lopt_99,
      lopt_102 => lopt_100,
      lopt_103 => lopt_101,
      lopt_104 => lopt_102,
      lopt_105 => lopt_103,
      lopt_106 => lopt_104,
      lopt_107 => lopt_105,
      lopt_108 => lopt_106,
      lopt_109 => lopt_107,
      lopt_11 => lopt_9,
      lopt_110 => lopt_108,
      lopt_111 => lopt_109,
      lopt_112 => lopt_110,
      lopt_113 => lopt_111,
      lopt_114 => lopt_112,
      lopt_115 => lopt_113,
      lopt_116 => lopt_114,
      lopt_117 => lopt_115,
      lopt_118 => lopt_116,
      lopt_119 => lopt_117,
      lopt_12 => lopt_10,
      lopt_120 => lopt_118,
      lopt_121 => lopt_119,
      lopt_122 => lopt_120,
      lopt_123 => lopt_121,
      lopt_124 => lopt_122,
      lopt_125 => lopt_123,
      lopt_126 => lopt_124,
      lopt_127 => lopt_125,
      lopt_128 => lopt_126,
      lopt_129 => lopt_127,
      lopt_13 => lopt_11,
      lopt_130 => lopt_128,
      lopt_14 => lopt_12,
      lopt_15 => lopt_13,
      lopt_16 => lopt_14,
      lopt_17 => lopt_15,
      lopt_18 => lopt_16,
      lopt_19 => lopt_17,
      lopt_2 => lopt_2,
      lopt_20 => lopt_18,
      lopt_21 => lopt_19,
      lopt_22 => lopt_20,
      lopt_23 => lopt_21,
      lopt_24 => lopt_22,
      lopt_25 => lopt_23,
      lopt_26 => lopt_24,
      lopt_27 => lopt_25,
      lopt_28 => lopt_26,
      lopt_29 => lopt_27,
      lopt_3 => lopt_3,
      lopt_30 => lopt_28,
      lopt_31 => lopt_29,
      lopt_32 => lopt_30,
      lopt_33 => lopt_31,
      lopt_34 => lopt_32,
      lopt_35 => lopt_33,
      lopt_36 => lopt_34,
      lopt_37 => lopt_35,
      lopt_38 => lopt_36,
      lopt_39 => lopt_37,
      lopt_4 => lopt_4,
      lopt_40 => lopt_38,
      lopt_41 => lopt_39,
      lopt_42 => lopt_40,
      lopt_43 => lopt_41,
      lopt_44 => lopt_42,
      lopt_45 => lopt_43,
      lopt_46 => lopt_44,
      lopt_47 => lopt_45,
      lopt_48 => lopt_46,
      lopt_49 => lopt_47,
      lopt_5 => lopt_5,
      lopt_50 => lopt_48,
      lopt_51 => lopt_49,
      lopt_52 => lopt_50,
      lopt_53 => lopt_51,
      lopt_54 => lopt_52,
      lopt_55 => lopt_53,
      lopt_56 => lopt_54,
      lopt_57 => lopt_55,
      lopt_58 => lopt_56,
      lopt_59 => lopt_57,
      lopt_6 => DI,
      lopt_60 => lopt_58,
      lopt_61 => lopt_59,
      lopt_62 => lopt_60,
      lopt_63 => lopt_61,
      lopt_64 => lopt_62,
      lopt_65 => lopt_63,
      lopt_66 => lopt_64,
      lopt_67 => lopt_65,
      lopt_68 => lopt_66,
      lopt_69 => lopt_67,
      lopt_7 => ex_use_carry,
      lopt_70 => lopt_68,
      lopt_71 => lopt_69,
      lopt_72 => lopt_70,
      lopt_73 => lopt_71,
      lopt_74 => lopt_72,
      lopt_75 => lopt_73,
      lopt_76 => lopt_74,
      lopt_77 => lopt_75,
      lopt_78 => lopt_76,
      lopt_79 => lopt_77,
      lopt_8 => lopt_6,
      lopt_80 => lopt_78,
      lopt_81 => lopt_79,
      lopt_82 => lopt_80,
      lopt_83 => lopt_81,
      lopt_84 => lopt_82,
      lopt_85 => lopt_83,
      lopt_86 => lopt_84,
      lopt_87 => lopt_85,
      lopt_88 => lopt_86,
      lopt_89 => lopt_87,
      lopt_9 => lopt_7,
      lopt_90 => lopt_88,
      lopt_91 => lopt_89,
      lopt_92 => lopt_90,
      lopt_93 => lopt_91,
      lopt_94 => lopt_92,
      lopt_95 => lopt_93,
      lopt_96 => lopt_94,
      lopt_97 => lopt_95,
      lopt_98 => lopt_96,
      lopt_99 => lopt_97
    );
\ALL_Bits[10].ALU_Bit_I1\: entity work.ALU_Bit
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_22,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[10]\(0) => \EX_Op1_reg[0]\(21),
      LO => alu_carry_21,
      \MEM_DataBus_Addr_reg[10]\(0) => \MEM_DataBus_Addr_reg[0]\(19),
      Q(0) => Q(21),
      lopt => lopt_90,
      lopt_1 => lopt_91,
      lopt_2 => lopt_92,
      lopt_3 => lopt_102
    );
\ALL_Bits[11].ALU_Bit_I1\: entity work.ALU_Bit_386
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_21,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[11]\(0) => \EX_Op1_reg[0]\(20),
      LO => alu_carry_20,
      \MEM_DataBus_Addr_reg[11]\(0) => \MEM_DataBus_Addr_reg[0]\(18),
      Q(0) => Q(20),
      lopt => lopt_83,
      lopt_1 => lopt_84,
      lopt_2 => lopt_85,
      lopt_3 => lopt_89
    );
\ALL_Bits[12].ALU_Bit_I1\: entity work.ALU_Bit_387
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_20,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[12]\(0) => \EX_Op1_reg[0]\(19),
      LO => alu_carry_19,
      \MEM_DataBus_Addr_reg[12]\(0) => \MEM_DataBus_Addr_reg[0]\(17),
      Q(0) => Q(19),
      lopt => lopt_80,
      lopt_1 => lopt_81,
      lopt_2 => lopt_82,
      lopt_3 => lopt_88
    );
\ALL_Bits[13].ALU_Bit_I1\: entity work.ALU_Bit_388
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_19,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[13]\(0) => \EX_Op1_reg[0]\(18),
      LO => alu_carry_18,
      \MEM_DataBus_Addr_reg[13]\(0) => \MEM_DataBus_Addr_reg[0]\(16),
      Q(0) => Q(18),
      lopt => lopt_77,
      lopt_1 => lopt_78,
      lopt_2 => lopt_79,
      lopt_3 => lopt_87
    );
\ALL_Bits[14].ALU_Bit_I1\: entity work.ALU_Bit_389
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_18,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[14]\(0) => \EX_Op1_reg[0]\(17),
      LO => alu_carry_17,
      \MEM_DataBus_Addr_reg[14]\(0) => \MEM_DataBus_Addr_reg[0]\(15),
      Q(0) => Q(17),
      lopt => lopt_74,
      lopt_1 => lopt_75,
      lopt_2 => lopt_76,
      lopt_3 => lopt_86
    );
\ALL_Bits[15].ALU_Bit_I1\: entity work.ALU_Bit_390
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_17,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[15]\(0) => \EX_Op1_reg[0]\(16),
      LO => alu_carry_16,
      \MEM_DataBus_Addr_reg[15]\(0) => \MEM_DataBus_Addr_reg[0]\(14),
      Q(0) => Q(16),
      lopt => lopt_67,
      lopt_1 => lopt_68,
      lopt_2 => lopt_69,
      lopt_3 => lopt_73
    );
\ALL_Bits[16].ALU_Bit_I1\: entity work.ALU_Bit_391
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_16,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[16]\(0) => \EX_Op1_reg[0]\(15),
      LO => alu_carry_15,
      \MEM_DataBus_Addr_reg[16]\(0) => \MEM_DataBus_Addr_reg[0]\(13),
      Q(0) => Q(15),
      lopt => lopt_64,
      lopt_1 => lopt_65,
      lopt_2 => lopt_66,
      lopt_3 => lopt_72
    );
\ALL_Bits[17].ALU_Bit_I1\: entity work.ALU_Bit_392
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_15,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[17]\(0) => \EX_Op1_reg[0]\(14),
      LO => alu_carry_14,
      \MEM_DataBus_Addr_reg[17]\(0) => \MEM_DataBus_Addr_reg[0]\(12),
      Q(0) => Q(14),
      lopt => lopt_61,
      lopt_1 => lopt_62,
      lopt_2 => lopt_63,
      lopt_3 => lopt_71
    );
\ALL_Bits[18].ALU_Bit_I1\: entity work.ALU_Bit_393
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_14,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[18]\(0) => \EX_Op1_reg[0]\(13),
      LO => alu_carry_13,
      \MEM_DataBus_Addr_reg[18]\(0) => \MEM_DataBus_Addr_reg[0]\(11),
      Q(0) => Q(13),
      lopt => lopt_58,
      lopt_1 => lopt_59,
      lopt_2 => lopt_60,
      lopt_3 => lopt_70
    );
\ALL_Bits[19].ALU_Bit_I1\: entity work.ALU_Bit_394
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_13,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[19]\(0) => \EX_Op1_reg[0]\(12),
      LO => alu_carry_12,
      \MEM_DataBus_Addr_reg[19]\(0) => \MEM_DataBus_Addr_reg[0]\(10),
      Q(0) => Q(12),
      lopt => lopt_51,
      lopt_1 => lopt_52,
      lopt_2 => lopt_53,
      lopt_3 => lopt_57
    );
\ALL_Bits[1].ALU_Bit_I1\: entity work.ALU_Bit_395
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_31,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[1]\(0) => \EX_Op1_reg[0]\(30),
      LO => alu_carry_30,
      \MEM_DataBus_Addr_reg[1]\(0) => \MEM_DataBus_Addr_reg[0]\(28),
      Q(0) => Q(30),
      lopt => lopt_125,
      lopt_1 => lopt_126,
      lopt_2 => lopt_128
    );
\ALL_Bits[20].ALU_Bit_I1\: entity work.ALU_Bit_396
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_12,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[20]\(0) => \EX_Op1_reg[0]\(11),
      LO => alu_carry_11,
      \MEM_DataBus_Addr_reg[20]\(0) => \MEM_DataBus_Addr_reg[0]\(9),
      Q(0) => Q(11),
      lopt => lopt_48,
      lopt_1 => lopt_49,
      lopt_2 => lopt_50,
      lopt_3 => lopt_56
    );
\ALL_Bits[21].ALU_Bit_I1\: entity work.ALU_Bit_397
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_11,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[21]\(0) => \EX_Op1_reg[0]\(10),
      LO => alu_carry_10,
      \MEM_DataBus_Addr_reg[21]\(0) => \MEM_DataBus_Addr_reg[0]\(8),
      Q(0) => Q(10),
      lopt => lopt_45,
      lopt_1 => lopt_46,
      lopt_2 => lopt_47,
      lopt_3 => lopt_55
    );
\ALL_Bits[22].ALU_Bit_I1\: entity work.ALU_Bit_398
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_10,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[22]\(0) => \EX_Op1_reg[0]\(9),
      LO => alu_carry_9,
      \MEM_DataBus_Addr_reg[22]\(0) => \MEM_DataBus_Addr_reg[0]\(7),
      Q(0) => Q(9),
      lopt => lopt_42,
      lopt_1 => lopt_43,
      lopt_2 => lopt_44,
      lopt_3 => lopt_54
    );
\ALL_Bits[23].ALU_Bit_I1\: entity work.ALU_Bit_399
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_9,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[23]\(0) => \EX_Op1_reg[0]\(8),
      LO => alu_carry_8,
      \MEM_DataBus_Addr_reg[23]\(0) => \MEM_DataBus_Addr_reg[0]\(6),
      Q(0) => Q(8),
      lopt => lopt_35,
      lopt_1 => lopt_36,
      lopt_2 => lopt_37,
      lopt_3 => lopt_41
    );
\ALL_Bits[24].ALU_Bit_I1\: entity work.ALU_Bit_400
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_8,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[24]\(0) => \EX_Op1_reg[0]\(7),
      LO => alu_carry_7,
      \MEM_DataBus_Addr_reg[24]\(0) => \MEM_DataBus_Addr_reg[0]\(5),
      Q(0) => Q(7),
      lopt => lopt_32,
      lopt_1 => lopt_33,
      lopt_2 => lopt_34,
      lopt_3 => lopt_40
    );
\ALL_Bits[25].ALU_Bit_I1\: entity work.ALU_Bit_401
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_7,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[25]\(0) => \EX_Op1_reg[0]\(6),
      LO => alu_carry_6,
      \MEM_DataBus_Addr_reg[25]\(0) => \MEM_DataBus_Addr_reg[0]\(4),
      Q(0) => Q(6),
      lopt => lopt_29,
      lopt_1 => lopt_30,
      lopt_2 => lopt_31,
      lopt_3 => lopt_39
    );
\ALL_Bits[26].ALU_Bit_I1\: entity work.ALU_Bit_402
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_6,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[26]\(0) => \EX_Op1_reg[0]\(5),
      LO => alu_carry_5,
      \MEM_DataBus_Addr_reg[26]\(0) => \MEM_DataBus_Addr_reg[0]\(3),
      Q(0) => Q(5),
      lopt => lopt_26,
      lopt_1 => lopt_27,
      lopt_2 => lopt_28,
      lopt_3 => lopt_38
    );
\ALL_Bits[27].ALU_Bit_I1\: entity work.ALU_Bit_403
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_5,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[27]\(0) => \EX_Op1_reg[0]\(4),
      LO => alu_carry_4,
      \MEM_DataBus_Addr_reg[27]\(0) => \MEM_DataBus_Addr_reg[0]\(2),
      Q(0) => Q(4),
      lopt => lopt_19,
      lopt_1 => lopt_20,
      lopt_2 => lopt_21,
      lopt_3 => lopt_25
    );
\ALL_Bits[28].ALU_Bit_I1\: entity work.ALU_Bit_404
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_4,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[28]\(0) => \EX_Op1_reg[0]\(3),
      LO => alu_carry_3,
      \MEM_DataBus_Addr_reg[28]\(0) => \MEM_DataBus_Addr_reg[0]\(1),
      Q(0) => Q(3),
      lopt => lopt_16,
      lopt_1 => lopt_17,
      lopt_2 => lopt_18,
      lopt_3 => lopt_24
    );
\ALL_Bits[29].ALU_Bit_I1\: entity work.ALU_Bit_405
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_3,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[29]\(0) => \EX_Op1_reg[0]\(2),
      LO => alu_carry_2,
      \MEM_DataBus_Addr_reg[29]\(0) => \MEM_DataBus_Addr_reg[0]\(0),
      Q(0) => Q(2),
      lopt => lopt_13,
      lopt_1 => lopt_14,
      lopt_2 => lopt_15,
      lopt_3 => lopt_23
    );
\ALL_Bits[2].ALU_Bit_I1\: entity work.ALU_Bit_406
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_30,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[2]\(0) => \EX_Op1_reg[0]\(29),
      LO => alu_carry_29,
      \MEM_DataBus_Addr_reg[2]\(0) => \MEM_DataBus_Addr_reg[0]\(27),
      Q(0) => Q(29),
      lopt => lopt_122,
      lopt_1 => lopt_123,
      lopt_2 => lopt_124,
      lopt_3 => lopt_127
    );
\ALL_Bits[30].ALU_Bit_I1\: entity work.ALU_Bit_407
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_2,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[30]\(0) => \EX_Op1_reg[0]\(1),
      LO => alu_carry_1,
      \MEM_DataBus_Addr_reg[30]\(0) => \MEM_DataBus_Addr_reg[30]\(1),
      Q(0) => Q(1),
      lopt => lopt_10,
      lopt_1 => lopt_11,
      lopt_2 => lopt_12,
      lopt_3 => lopt_22
    );
\ALL_Bits[31].ALU_Bit_I1\: entity work.ALU_Bit_408
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryIn => alu_carry_0,
      EX_CarryOut => alu_carry_1,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[31]\(0) => \EX_Op1_reg[0]\(0),
      \MEM_DataBus_Addr_reg[31]\(0) => \MEM_DataBus_Addr_reg[30]\(0),
      Q(0) => Q(0),
      lopt => lopt_6,
      lopt_1 => lopt_7,
      lopt_2 => lopt_8,
      lopt_3 => lopt_9
    );
\ALL_Bits[3].ALU_Bit_I1\: entity work.ALU_Bit_409
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_29,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[3]\(0) => \EX_Op1_reg[0]\(28),
      LO => alu_carry_28,
      \MEM_DataBus_Addr_reg[3]\(0) => \MEM_DataBus_Addr_reg[0]\(26),
      Q(0) => Q(28),
      lopt => lopt_115,
      lopt_1 => lopt_116,
      lopt_2 => lopt_117,
      lopt_3 => lopt_121
    );
\ALL_Bits[4].ALU_Bit_I1\: entity work.ALU_Bit_410
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_28,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[4]\(0) => \EX_Op1_reg[0]\(27),
      LO => alu_carry_27,
      \MEM_DataBus_Addr_reg[4]\(0) => \MEM_DataBus_Addr_reg[0]\(25),
      Q(0) => Q(27),
      lopt => lopt_112,
      lopt_1 => lopt_113,
      lopt_2 => lopt_114,
      lopt_3 => lopt_120
    );
\ALL_Bits[5].ALU_Bit_I1\: entity work.ALU_Bit_411
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_27,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[5]\(0) => \EX_Op1_reg[0]\(26),
      LO => alu_carry_26,
      \MEM_DataBus_Addr_reg[5]\(0) => \MEM_DataBus_Addr_reg[0]\(24),
      Q(0) => Q(26),
      lopt => lopt_109,
      lopt_1 => lopt_110,
      lopt_2 => lopt_111,
      lopt_3 => lopt_119
    );
\ALL_Bits[6].ALU_Bit_I1\: entity work.ALU_Bit_412
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_26,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[6]\(0) => \EX_Op1_reg[0]\(25),
      LO => alu_carry_25,
      \MEM_DataBus_Addr_reg[6]\(0) => \MEM_DataBus_Addr_reg[0]\(23),
      Q(0) => Q(25),
      lopt => lopt_106,
      lopt_1 => lopt_107,
      lopt_2 => lopt_108,
      lopt_3 => lopt_118
    );
\ALL_Bits[7].ALU_Bit_I1\: entity work.ALU_Bit_413
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_25,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[7]\(0) => \EX_Op1_reg[0]\(24),
      LO => alu_carry_24,
      \MEM_DataBus_Addr_reg[7]\(0) => \MEM_DataBus_Addr_reg[0]\(22),
      Q(0) => Q(24),
      lopt => lopt_99,
      lopt_1 => lopt_100,
      lopt_2 => lopt_101,
      lopt_3 => lopt_105
    );
\ALL_Bits[8].ALU_Bit_I1\: entity work.ALU_Bit_414
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_24,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[8]\(0) => \EX_Op1_reg[0]\(23),
      LO => alu_carry_23,
      \MEM_DataBus_Addr_reg[8]\(0) => \MEM_DataBus_Addr_reg[0]\(21),
      Q(0) => Q(23),
      lopt => lopt_96,
      lopt_1 => lopt_97,
      lopt_2 => lopt_98,
      lopt_3 => lopt_104
    );
\ALL_Bits[9].ALU_Bit_I1\: entity work.ALU_Bit_415
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryIn => alu_carry_22,
      EX_CarryOut => alu_carry_23,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[9]\(0) => \EX_Op1_reg[0]\(22),
      \MEM_DataBus_Addr_reg[9]\(0) => \MEM_DataBus_Addr_reg[0]\(20),
      Q(0) => Q(22),
      lopt => lopt_93,
      lopt_1 => lopt_94,
      lopt_2 => lopt_95,
      lopt_3 => lopt_103
    );
\Use_Carry_Decoding.CarryIn_MUXCY\: entity work.microblaze_v9_5_3_MB_MUXCY_416
     port map (
      DI => DI,
      alu_carry_0 => alu_carry_0,
      ex_alu_carryin => ex_alu_carryin,
      ex_use_carry => ex_use_carry,
      lopt => lopt_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Decode_gti is
  port (
    use_Reg_Neg_S_reg : out STD_LOGIC;
    of_gpr_op3_rd_addr : out STD_LOGIC_VECTOR ( 0 to 4 );
    of_gpr_op1_rd_addr : out STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : out STD_LOGIC_VECTOR ( 0 to 15 );
    \mem_pc_i_reg[31]\ : out STD_LOGIC;
    \wb_instr_reg[31]_0\ : out STD_LOGIC;
    ex_byte_access : out STD_LOGIC;
    ex_doublet_access : out STD_LOGIC;
    ex_reverse_byteorder : out STD_LOGIC;
    ex_op1_cmp_equal : out STD_LOGIC;
    ex_op1_cmp_equal_n : out STD_LOGIC;
    mem_databus_read : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 129 downto 0 );
    mem_databus_write : out STD_LOGIC;
    wb_byte_access : out STD_LOGIC;
    \wb_MSR_i_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ex_cmp_op : out STD_LOGIC;
    ex_unsigned_op : out STD_LOGIC;
    ex_use_carry : out STD_LOGIC;
    EX_Enable_ALU : out STD_LOGIC;
    EX_ALU_Sel_Logic : out STD_LOGIC;
    ex_swap_instr : out STD_LOGIC;
    ex_swap_byte_instr : out STD_LOGIC;
    mem_sel_msr : out STD_LOGIC;
    MEM_Sel_MEM_Res : out STD_LOGIC;
    FSL_Put_Control : out STD_LOGIC;
    mem_databus_access : out STD_LOGIC;
    DI : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    FSL_Get_Succesful : out STD_LOGIC;
    fsl_control_error_hold_value_reg : out STD_LOGIC;
    \Read_AXI_Performance.axi_get_succesful_happened_reg\ : out STD_LOGIC;
    fsl_carry_hold_value_reg : out STD_LOGIC;
    fsl_carry_hold_reg : out STD_LOGIC;
    \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\ : out STD_LOGIC;
    I1 : out STD_LOGIC;
    \EX_Op1_reg[27]\ : out STD_LOGIC;
    \EX_Op1_reg[28]\ : out STD_LOGIC;
    \EX_Op1_reg[29]\ : out STD_LOGIC;
    \EX_Op1_reg[30]\ : out STD_LOGIC;
    \EX_Op1_reg[31]\ : out STD_LOGIC;
    \EX_Op1_reg[26]\ : out STD_LOGIC;
    \EX_Op1_reg[25]\ : out STD_LOGIC;
    \EX_Op1_reg[24]\ : out STD_LOGIC;
    \EX_Op1_reg[23]\ : out STD_LOGIC;
    \EX_Op1_reg[22]\ : out STD_LOGIC;
    \EX_Op1_reg[21]\ : out STD_LOGIC;
    \EX_Op1_reg[20]\ : out STD_LOGIC;
    \EX_Op1_reg[19]\ : out STD_LOGIC;
    \EX_Op1_reg[18]\ : out STD_LOGIC;
    \EX_Op1_reg[17]\ : out STD_LOGIC;
    \EX_Op1_reg[16]\ : out STD_LOGIC;
    \EX_Op1_reg[15]\ : out STD_LOGIC;
    \EX_Op1_reg[14]\ : out STD_LOGIC;
    \EX_Op1_reg[13]\ : out STD_LOGIC;
    \EX_Op1_reg[12]\ : out STD_LOGIC;
    \EX_Op1_reg[11]\ : out STD_LOGIC;
    \EX_Op1_reg[10]\ : out STD_LOGIC;
    \EX_Op1_reg[9]\ : out STD_LOGIC;
    \EX_Op1_reg[8]\ : out STD_LOGIC;
    \EX_Op1_reg[7]\ : out STD_LOGIC;
    \EX_Op1_reg[6]\ : out STD_LOGIC;
    \EX_Op1_reg[5]\ : out STD_LOGIC;
    \EX_Op1_reg[4]\ : out STD_LOGIC;
    \EX_Op1_reg[3]\ : out STD_LOGIC;
    \EX_Op1_reg[2]\ : out STD_LOGIC;
    \EX_Op1_reg[1]\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    SRI : out STD_LOGIC;
    of_op1_sel_spr : out STD_LOGIC;
    \EX_Op2_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    EX_Fwd : out STD_LOGIC_VECTOR ( 0 to 31 );
    \EX_Op3_reg[0]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    of_op3_sel : out STD_LOGIC_VECTOR ( 0 to 1 );
    \EX_Branch_CMP_Op1_reg[0]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    of_op1_sel : out STD_LOGIC_VECTOR ( 0 to 1 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_AWVALID_i : out STD_LOGIC;
    M_AXI_DP_AWVALID_i1 : out STD_LOGIC;
    Sleep : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    R : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    ex_op1_zero : in STD_LOGIC;
    mem_databus_ready : in STD_LOGIC;
    IReady : in STD_LOGIC;
    M0_AXIS_TREADY : in STD_LOGIC;
    \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]_0\ : in STD_LOGIC;
    S0_AXIS_TVALID : in STD_LOGIC;
    axi_get_succesful_happened : in STD_LOGIC;
    GPR_Op2 : in STD_LOGIC_VECTOR ( 0 to 31 );
    \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]_1\ : in STD_LOGIC;
    fsl_carry_hold_value : in STD_LOGIC;
    fsl_carry_hold : in STD_LOGIC;
    ex_MSR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \EX_Op1_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXIS_TLAST : in STD_LOGIC;
    fsl_control_error_hold_value : in STD_LOGIC;
    \EX_Op2_reg[0]_0\ : in STD_LOGIC_VECTOR ( 37 downto 0 );
    \Using_FPGA.Native_6\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    MEM_Fwd : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WB_Byte_Access_reg_0 : in STD_LOGIC;
    WB_Byte_Access_reg_1 : in STD_LOGIC;
    WB_Byte_Access_reg_2 : in STD_LOGIC;
    WB_Byte_Access_reg_3 : in STD_LOGIC;
    WB_Byte_Access_reg_4 : in STD_LOGIC;
    WB_Byte_Access_reg_5 : in STD_LOGIC;
    WB_Byte_Access_reg_6 : in STD_LOGIC;
    WB_Byte_Access_reg_7 : in STD_LOGIC;
    \imm_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    GPR_Op3 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    GPR_Op1 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    ex_alu_carry : in STD_LOGIC;
    \EX_Op2_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wb_databus_read_data : in STD_LOGIC_VECTOR ( 0 to 31 );
    wb_read_msb_doublet_sel : in STD_LOGIC;
    \WB_MEM_Result_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    active_access_d1 : in STD_LOGIC;
    DWait : in STD_LOGIC;
    DReady : in STD_LOGIC;
    \No_Debug_Logic.sleep_reset_mode_reg\ : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 1 );
    \EX_Op2_reg[30]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \EX_Op1_reg[15]_0\ : in STD_LOGIC;
    \EX_Op1_reg[14]_0\ : in STD_LOGIC;
    \EX_Op1_reg[13]_0\ : in STD_LOGIC;
    \EX_Op1_reg[12]_0\ : in STD_LOGIC;
    \EX_Op1_reg[11]_0\ : in STD_LOGIC;
    \EX_Op1_reg[10]_0\ : in STD_LOGIC;
    \EX_Op1_reg[9]_0\ : in STD_LOGIC;
    \EX_Op1_reg[8]_0\ : in STD_LOGIC;
    \EX_Op1_reg[24]_0\ : in STD_LOGIC;
    \EX_Op1_reg[24]_1\ : in STD_LOGIC;
    \EX_Op1_reg[16]_0\ : in STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
end Decode_gti;

architecture STRUCTURE of Decode_gti is
  signal \^d\ : STD_LOGIC_VECTOR ( 129 downto 0 );
  signal D119_out : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O0_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O10_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O11_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O12_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O13_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O14_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O15_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O17_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O18_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O19_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O1_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O20_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O21_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O22_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O23_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O2_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O3_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O4_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O5_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O6_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O7_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O8_out\ : STD_LOGIC;
  signal \Data_Flow_I/Shift_Logic_Module_I/O9_out\ : STD_LOGIC;
  signal \Data_Flow_I/msr_reg_i/p_17_in\ : STD_LOGIC;
  signal \^ex_alu_sel_logic\ : STD_LOGIC;
  signal EX_FSL_Carry : STD_LOGIC;
  signal EX_FSL_Control_Error : STD_LOGIC;
  signal EX_FSL_Write_Carry : STD_LOGIC;
  signal \^ex_fwd\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal EX_Is_Div_Instr : STD_LOGIC;
  signal EX_MBAR_Stall : STD_LOGIC;
  signal \^fsl_get_succesful\ : STD_LOGIC;
  signal FSL_Put : STD_LOGIC;
  signal FSL_Put_Blocking : STD_LOGIC;
  signal \^fsl_put_control\ : STD_LOGIC;
  signal I0 : STD_LOGIC;
  signal I2 : STD_LOGIC;
  signal I4 : STD_LOGIC;
  signal IF_PC_Write : STD_LOGIC;
  signal MEM_Sel_MEM_Res_I_i_2_n_0 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_107 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_112 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_113 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_114 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_213 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_216 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_218 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_220 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_221 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_228 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_229 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_3 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_49 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_50 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_53 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_54 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_55 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_56 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_57 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_58 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_59 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_60 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_61 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_62 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_63 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_64 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_65 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_66 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_67 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_68 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_69 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Sleep_Decode : STD_LOGIC;
  signal \Use_MuxCy[10].OF_Piperun_Stage_n_1\ : STD_LOGIC;
  signal \Use_MuxCy[10].OF_Piperun_Stage_n_2\ : STD_LOGIC;
  signal \Use_MuxCy[3].OF_Piperun_Stage_n_6\ : STD_LOGIC;
  signal \^using_fpga.native_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Using_FPGA.Native_i_2__100_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__101_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__102_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__103_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__104_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__105_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__83_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__84_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__85_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__86_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__87_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__88_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__89_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__90_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__91_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__92_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__93_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__94_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__95_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__96_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__97_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__98_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__99_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_3__0_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_3__1_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_3__2_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_3__31_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_3__3_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_3__4_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_3__5_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_3__6_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_3__7_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_3_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_5__1_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_9__0_n_0\ : STD_LOGIC;
  signal \Using_FPGA_2.ex_is_load_instr_Inst_n_3\ : STD_LOGIC;
  signal \Using_FPGA_2.ex_is_swx_instr_Inst_n_1\ : STD_LOGIC;
  signal \Using_FPGA_2.ex_is_swx_instr_Inst_n_2\ : STD_LOGIC;
  signal \Using_FPGA_2.ex_load_store_instr_Inst_n_3\ : STD_LOGIC;
  signal \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst_n_0\ : STD_LOGIC;
  signal active_wakeup : STD_LOGIC;
  signal active_wakeup0 : STD_LOGIC;
  signal ex_Enable_Sext_Shift : STD_LOGIC;
  signal ex_Sel_SPR_BTR : STD_LOGIC;
  signal ex_Sel_SPR_EAR : STD_LOGIC;
  signal ex_Sel_SPR_EDR : STD_LOGIC;
  signal ex_Sel_SPR_ESR : STD_LOGIC;
  signal ex_Sel_SPR_FSR : STD_LOGIC;
  signal ex_Sel_SPR_PVR : STD_LOGIC;
  signal ex_Sel_SPR_SHR : STD_LOGIC;
  signal ex_Sel_SPR_SLR : STD_LOGIC;
  signal ex_Write_DCache_decode_cmb : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of ex_Write_DCache_decode_cmb : signal is "true";
  signal ex_Write_ICache_i : STD_LOGIC;
  signal ex_Write_ICache_i_cmb : STD_LOGIC;
  attribute RTL_KEEP of ex_Write_ICache_i_cmb : signal is "true";
  signal ex_branch_with_delayslot : STD_LOGIC;
  signal \^ex_byte_access\ : STD_LOGIC;
  signal ex_delayslot_Instr : STD_LOGIC;
  signal ex_delayslot_Instr0 : STD_LOGIC;
  signal ex_delayslot_Instr2 : STD_LOGIC;
  signal \^ex_doublet_access\ : STD_LOGIC;
  signal ex_enable_sext_shift_i0 : STD_LOGIC;
  signal ex_first_cycle : STD_LOGIC;
  signal ex_fsl_get : STD_LOGIC;
  signal ex_fsl_put : STD_LOGIC;
  signal \ex_gpr_write_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \ex_gpr_write_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal ex_gpr_write_reg_n_0 : STD_LOGIC;
  signal ex_instr : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \ex_instr_reg_n_0_[27]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[30]\ : STD_LOGIC;
  signal ex_is_load_instr_s : STD_LOGIC;
  signal ex_is_lwx_instr_s : STD_LOGIC;
  signal ex_is_multi_instr2 : STD_LOGIC;
  signal ex_is_multi_or_load_instr : STD_LOGIC;
  signal ex_is_multi_or_load_instr0 : STD_LOGIC;
  signal ex_is_swx_instr_s : STD_LOGIC;
  signal ex_jump_hold : STD_LOGIC;
  signal ex_jump_nodelay : STD_LOGIC;
  signal ex_jump_q : STD_LOGIC;
  signal ex_load_alu_carry_reg_n_0 : STD_LOGIC;
  signal ex_load_shift_carry : STD_LOGIC;
  signal ex_load_store_instr_s : STD_LOGIC;
  signal ex_mbar_decode : STD_LOGIC;
  signal ex_mbar_decode_cmb : STD_LOGIC;
  attribute RTL_KEEP of ex_mbar_decode_cmb : signal is "true";
  signal ex_mbar_is_sleep : STD_LOGIC;
  signal ex_mbar_is_sleep_cmb : STD_LOGIC;
  attribute RTL_KEEP of ex_mbar_is_sleep_cmb : signal is "true";
  signal ex_mbar_sleep : STD_LOGIC;
  signal ex_mbar_sleep0 : STD_LOGIC;
  signal ex_mbar_sleep_i_1_n_0 : STD_LOGIC;
  signal ex_mbar_stall_no_sleep : STD_LOGIC;
  signal ex_mbar_stall_no_sleep_1 : STD_LOGIC;
  signal ex_mbar_stall_no_sleep_10 : STD_LOGIC;
  signal ex_move_to_MSR_instr : STD_LOGIC;
  signal ex_move_to_MSR_instr10_out : STD_LOGIC;
  signal ex_op1_cmp_eq : STD_LOGIC;
  signal ex_op1_cmp_eq1 : STD_LOGIC;
  signal ex_op1_cmp_eq_n5_out : STD_LOGIC;
  signal ex_opcode : STD_LOGIC_VECTOR ( 0 to 5 );
  signal ex_reservation : STD_LOGIC;
  signal \^ex_reverse_byteorder\ : STD_LOGIC;
  signal ex_sel_alu_i : STD_LOGIC;
  signal ex_sel_alu_i0 : STD_LOGIC;
  signal ex_sel_fsl : STD_LOGIC;
  signal ex_set_bip : STD_LOGIC;
  signal ex_set_bip_reg_n_0 : STD_LOGIC;
  signal ex_shift_op : STD_LOGIC_VECTOR ( 0 to 1 );
  signal ex_sleep_i_i_1_n_0 : STD_LOGIC;
  signal ex_sleep_i_i_2_n_0 : STD_LOGIC;
  signal \^ex_swap_byte_instr\ : STD_LOGIC;
  signal \^ex_swap_instr\ : STD_LOGIC;
  signal \^ex_use_carry\ : STD_LOGIC;
  signal ex_valid : STD_LOGIC;
  signal ex_valid_jump : STD_LOGIC;
  attribute RTL_KEEP of ex_valid_jump : signal is "true";
  signal ex_write_dcache_instr : STD_LOGIC;
  signal force12_out : STD_LOGIC;
  signal force_Val10_out : STD_LOGIC;
  signal if_fetch_for_timing_optimization1 : STD_LOGIC;
  signal if_fetch_in_progress : STD_LOGIC;
  signal if_fetch_without_full_or_jump : STD_LOGIC;
  attribute RTL_KEEP of if_fetch_without_full_or_jump : signal is "true";
  signal if_missed_fetch : STD_LOGIC;
  signal if_pc_incr_carry0 : STD_LOGIC;
  signal if_pc_incr_carry3 : STD_LOGIC;
  signal if_pre_buffer_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal if_sel_input : STD_LOGIC_VECTOR ( 0 to 4 );
  signal jump_logic_I1_n_3 : STD_LOGIC;
  signal jump_logic_I1_n_4 : STD_LOGIC;
  signal jump_logic_I1_n_5 : STD_LOGIC;
  signal jump_logic_I1_n_8 : STD_LOGIC;
  signal jump_logic_I1_n_9 : STD_LOGIC;
  signal keep_jump_taken_with_ds : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_26 : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal mem_PipeRun_carry_and_n_1 : STD_LOGIC;
  signal mem_PipeRun_carry_and_n_2 : STD_LOGIC;
  signal mem_Write_DCache : STD_LOGIC;
  signal mem_Write_DCache_i_1_n_0 : STD_LOGIC;
  signal mem_byte_access : STD_LOGIC;
  signal \^mem_databus_access\ : STD_LOGIC;
  signal \^mem_databus_write\ : STD_LOGIC;
  signal mem_delayslot_instr : STD_LOGIC;
  signal mem_doublet_access : STD_LOGIC;
  signal mem_gpr_write : STD_LOGIC;
  signal mem_gpr_write_addr : STD_LOGIC_VECTOR ( 0 to 4 );
  signal mem_instr : STD_LOGIC_VECTOR ( 0 to 31 );
  signal mem_is_msr_instr0 : STD_LOGIC;
  signal mem_is_multi_or_load_instr : STD_LOGIC;
  signal mem_is_multi_or_load_instr0 : STD_LOGIC;
  signal mem_jump_taken : STD_LOGIC;
  signal mem_jump_taken0 : STD_LOGIC;
  signal mem_load_store_access : STD_LOGIC;
  signal \^mem_pc_i_reg[31]\ : STD_LOGIC;
  signal mem_valid_instr : STD_LOGIC;
  signal mem_wait_on_ready_N : STD_LOGIC;
  signal of_PVR_Select : STD_LOGIC_VECTOR ( 0 to 3 );
  signal of_PipeRun_carry_10 : STD_LOGIC;
  signal of_PipeRun_carry_2 : STD_LOGIC;
  signal of_PipeRun_carry_3 : STD_LOGIC;
  signal of_PipeRun_carry_4 : STD_LOGIC;
  signal of_PipeRun_carry_5 : STD_LOGIC;
  signal of_PipeRun_carry_6 : STD_LOGIC;
  signal of_PipeRun_carry_7 : STD_LOGIC;
  signal of_PipeRun_carry_9 : STD_LOGIC;
  signal of_PipeRun_for_ce : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of of_PipeRun_for_ce : signal is std.standard.true;
  signal of_Sel_SPR_BTR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_BTR : signal is "true";
  signal of_Sel_SPR_EAR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_EAR : signal is "true";
  signal of_Sel_SPR_EDR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_EDR : signal is "true";
  signal of_Sel_SPR_ESR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_ESR : signal is "true";
  signal of_Sel_SPR_FSR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_FSR : signal is "true";
  signal of_Sel_SPR_MSR5_out : STD_LOGIC;
  signal of_Sel_SPR_PVR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_PVR : signal is "true";
  signal of_Sel_SPR_SHR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_SHR : signal is "true";
  signal of_Sel_SPR_SLR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_SLR : signal is "true";
  signal of_branch_with_delayslot35_out : STD_LOGIC;
  signal of_fsl_control : STD_LOGIC;
  signal \^of_gpr_op1_rd_addr\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \^of_gpr_op3_rd_addr\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \^of_imm_data\ : STD_LOGIC_VECTOR ( 0 to 15 );
  signal of_instr : STD_LOGIC_VECTOR ( 0 to 5 );
  signal of_pc : STD_LOGIC_VECTOR ( 0 to 31 );
  signal of_pipe_ctrl : STD_LOGIC_VECTOR ( 5 to 10 );
  signal of_predecode : STD_LOGIC_VECTOR ( 0 to 10 );
  signal of_read_ex_write_op1_conflict_part2 : STD_LOGIC;
  signal of_read_ex_write_op2_conflict_part1 : STD_LOGIC;
  signal of_read_ex_write_op2_conflict_part2 : STD_LOGIC;
  signal of_read_ex_write_op3_conflict_part1 : STD_LOGIC;
  signal of_read_ex_write_op3_conflict_part2 : STD_LOGIC;
  signal of_read_imm_reg : STD_LOGIC;
  signal of_read_mem_write_op1_conflict_part2 : STD_LOGIC;
  signal of_read_mem_write_op2_conflict_part1 : STD_LOGIC;
  signal of_read_mem_write_op2_conflict_part2 : STD_LOGIC;
  signal of_read_mem_write_op3_conflict_part2 : STD_LOGIC;
  signal of_valid : STD_LOGIC;
  signal p_0_in82_in : STD_LOGIC;
  signal p_107_in : STD_LOGIC;
  signal p_110_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal reset_bool_for_rst : STD_LOGIC;
  attribute DIRECT_RESET : boolean;
  attribute DIRECT_RESET of reset_bool_for_rst : signal is std.standard.true;
  signal use_Reg_Neg_DI1_out : STD_LOGIC;
  signal use_Reg_Neg_S3_out : STD_LOGIC;
  signal \^wb_msr_i_reg[30]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wb_byte_access\ : STD_LOGIC;
  signal wb_doublet_access : STD_LOGIC;
  signal wb_gpr_write_i : STD_LOGIC;
  signal wb_gpr_write_i0 : STD_LOGIC;
  signal \^wb_instr_reg[31]_0\ : STD_LOGIC;
  signal wb_reset : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Gen_M_Channel_Handling[0].M_AXIS_TLAST[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \Gen_M_Channel_Handling[0].m_axis_tvalid_i[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of M_AXI_DP_ARVALID_i_i_2 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of M_AXI_DP_AWVALID_i_i_2 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of S0_AXIS_TREADY_INST_0 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of Sleep_INST_0 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_11\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_13\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_3\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_7\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_8__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_9__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of ex_mbar_sleep_i_2 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of ex_mbar_stall_no_sleep_1_i_1 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of ex_sleep_i_i_1 : label is "soft_lutpair137";
  attribute KEEP : string;
  attribute KEEP of ex_valid_jump_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ex_valid_jump_reg : label is "no";
  attribute SOFT_HLUTNM of fsl_carry_hold_value_cmb_inferred_i_2 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of mem_Write_DCache_i_1 : label is "soft_lutpair138";
begin
  D(129 downto 0) <= \^d\(129 downto 0);
  EX_ALU_Sel_Logic <= \^ex_alu_sel_logic\;
  EX_Fwd(0 to 31) <= \^ex_fwd\(0 to 31);
  FSL_Get_Succesful <= \^fsl_get_succesful\;
  FSL_Put_Control <= \^fsl_put_control\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  \Using_FPGA.Native_3\(1 downto 0) <= \^using_fpga.native_3\(1 downto 0);
  ex_byte_access <= \^ex_byte_access\;
  ex_doublet_access <= \^ex_doublet_access\;
  ex_reverse_byteorder <= \^ex_reverse_byteorder\;
  ex_swap_byte_instr <= \^ex_swap_byte_instr\;
  ex_swap_instr <= \^ex_swap_instr\;
  ex_use_carry <= \^ex_use_carry\;
  lopt_10 <= lopt_5;
  lopt_8 <= lopt_3;
  lopt_9 <= lopt_4;
  mem_databus_access <= \^mem_databus_access\;
  mem_databus_write <= \^mem_databus_write\;
  \mem_pc_i_reg[31]\ <= \^mem_pc_i_reg[31]\;
  of_gpr_op1_rd_addr(0 to 4) <= \^of_gpr_op1_rd_addr\(0 to 4);
  of_gpr_op3_rd_addr(0 to 4) <= \^of_gpr_op3_rd_addr\(0 to 4);
  of_imm_data(0 to 15) <= \^of_imm_data\(0 to 15);
  reset_bool_for_rst <= \out\(0);
  use_Reg_Neg_S_reg <= of_PipeRun_for_ce;
  \wb_MSR_i_reg[30]\(0) <= \^wb_msr_i_reg[30]\(0);
  wb_byte_access <= \^wb_byte_access\;
  \wb_instr_reg[31]_0\ <= \^wb_instr_reg[31]_0\;
\EX_ALU_Op_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_112,
      Q => \^q\(1),
      R => reset_bool_for_rst
    );
\EX_ALU_Op_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_113,
      Q => \^q\(0),
      R => reset_bool_for_rst
    );
EX_CMP_Op_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_58,
      Q => ex_cmp_op,
      R => reset_bool_for_rst
    );
EX_SWAP_BYTE_Instr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_218,
      Q => \^ex_swap_byte_instr\,
      R => reset_bool_for_rst
    );
EX_SWAP_Instr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_213,
      Q => \^ex_swap_instr\,
      R => reset_bool_for_rst
    );
\EX_Sext_Op_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_228,
      Q => \^using_fpga.native_3\(1),
      R => reset_bool_for_rst
    );
\EX_Sext_Op_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_229,
      Q => \^using_fpga.native_3\(0),
      R => reset_bool_for_rst
    );
\EX_Shift_Op_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(9),
      Q => ex_shift_op(0),
      R => reset_bool_for_rst
    );
\EX_Shift_Op_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(10),
      Q => ex_shift_op(1),
      R => reset_bool_for_rst
    );
EX_Unsigned_Op_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_59,
      Q => ex_unsigned_op,
      R => reset_bool_for_rst
    );
EX_Use_Carry_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_60,
      Q => \^ex_use_carry\,
      R => reset_bool_for_rst
    );
\Gen_M_Channel_Handling[0].M_AXIS_TLAST[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => ex_valid,
      I1 => ex_fsl_put,
      I2 => \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]_0\,
      I3 => M0_AXIS_TREADY,
      O => \Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[0]\(0)
    );
\Gen_M_Channel_Handling[0].m_axis_tvalid_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088F8"
    )
        port map (
      I0 => ex_valid,
      I1 => ex_fsl_put,
      I2 => \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]_0\,
      I3 => M0_AXIS_TREADY,
      I4 => reset_bool_for_rst,
      O => \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\
    );
IFetch_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ex_mbar_sleep,
      I1 => ex_mbar_stall_no_sleep,
      I2 => reset_bool_for_rst,
      O => if_fetch_without_full_or_jump
    );
IFetch_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000000"
    )
        port map (
      I0 => ex_mbar_stall_no_sleep_1,
      I1 => ex_first_cycle,
      I2 => ex_jump_hold,
      I3 => ex_mbar_decode,
      I4 => ex_valid,
      O => ex_mbar_stall_no_sleep
    );
MEM_DataBus_Access_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA_2.ex_is_swx_instr_Inst_n_1\,
      Q => \^mem_databus_access\,
      R => '0'
    );
\MEM_DataBus_Addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(37),
      Q => \^d\(89),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(27),
      Q => \^d\(79),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(26),
      Q => \^d\(78),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(25),
      Q => \^d\(77),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(24),
      Q => \^d\(76),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(23),
      Q => \^d\(75),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(22),
      Q => \^d\(74),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(21),
      Q => \^d\(73),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(20),
      Q => \^d\(72),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(19),
      Q => \^d\(71),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(18),
      Q => \^d\(70),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(36),
      Q => \^d\(88),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(17),
      Q => \^d\(69),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(16),
      Q => \^d\(68),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(15),
      Q => \^d\(67),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(14),
      Q => \^d\(66),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(13),
      Q => \^d\(65),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(12),
      Q => \^d\(64),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(11),
      Q => \^d\(63),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(10),
      Q => \^d\(62),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(9),
      Q => \^d\(61),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(8),
      Q => \^d\(60),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(35),
      Q => \^d\(87),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[30]\(1),
      Q => \^d\(59),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[30]\(0),
      Q => \^d\(58),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(34),
      Q => \^d\(86),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(33),
      Q => \^d\(85),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(32),
      Q => \^d\(84),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(31),
      Q => \^d\(83),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(30),
      Q => \^d\(82),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(29),
      Q => \^d\(81),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \EX_Op2_reg[0]_0\(28),
      Q => \^d\(80),
      R => reset_bool_for_rst
    );
MEM_DataBus_Read_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \^d\(95),
      Q => mem_databus_read,
      R => reset_bool_for_rst
    );
MEM_DataBus_Write_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \^d\(94),
      Q => \^mem_databus_write\,
      R => reset_bool_for_rst
    );
MEM_Sel_MEM_Res_I_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ex_Sel_SPR_BTR,
      I1 => ex_Sel_SPR_SLR,
      I2 => ex_Sel_SPR_SHR,
      I3 => ex_Sel_SPR_EAR,
      O => MEM_Sel_MEM_Res_I_i_2_n_0
    );
MEM_Sel_MEM_Res_I_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \Using_FPGA_2.ex_is_load_instr_Inst_n_3\,
      Q => MEM_Sel_MEM_Res,
      S => reset_bool_for_rst
    );
M_AXI_DP_ARVALID_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^mem_databus_access\,
      I1 => DReady,
      I2 => DWait,
      I3 => active_access_d1,
      O => M_AXI_DP_AWVALID_i1
    );
M_AXI_DP_AWVALID_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => active_access_d1,
      I1 => DWait,
      I2 => DReady,
      I3 => \^mem_databus_access\,
      I4 => \^mem_databus_write\,
      O => M_AXI_DP_AWVALID_i
    );
PC_Module_I: entity work.PC_Module_gti
     port map (
      CI => if_pc_incr_carry3,
      Clk => Clk,
      D(31) => of_pc(0),
      D(30) => of_pc(1),
      D(29) => of_pc(2),
      D(28) => of_pc(3),
      D(27) => of_pc(4),
      D(26) => of_pc(5),
      D(25) => of_pc(6),
      D(24) => of_pc(7),
      D(23) => of_pc(8),
      D(22) => of_pc(9),
      D(21) => of_pc(10),
      D(20) => of_pc(11),
      D(19) => of_pc(12),
      D(18) => of_pc(13),
      D(17) => of_pc(14),
      D(16) => of_pc(15),
      D(15) => of_pc(16),
      D(14) => of_pc(17),
      D(13) => of_pc(18),
      D(12) => of_pc(19),
      D(11) => of_pc(20),
      D(10) => of_pc(21),
      D(9) => of_pc(22),
      D(8) => of_pc(23),
      D(7) => of_pc(24),
      D(6) => of_pc(25),
      D(5) => of_pc(26),
      D(4) => of_pc(27),
      D(3) => of_pc(28),
      D(2) => of_pc(29),
      D(1) => of_pc(30),
      D(0) => of_pc(31),
      E(0) => of_PipeRun_for_ce,
      \EX_Op2_reg[0]\(31 downto 2) => \EX_Op2_reg[0]_0\(37 downto 8),
      \EX_Op2_reg[0]\(1 downto 0) => \EX_Op2_reg[30]\(1 downto 0),
      IReady => IReady,
      \Using_FPGA.Native\(31 downto 0) => \Using_FPGA.Native_5\(31 downto 0),
      \Using_FPGA.Native_0\(0) => IF_PC_Write,
      ex_branch_with_delayslot_reg => \^mem_pc_i_reg[31]\,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      if_missed_fetch => if_missed_fetch,
      if_missed_fetch_reg => PreFetch_Buffer_I1_n_3,
      \if_pc_reg[0]_0\(31 downto 0) => \^d\(127 downto 96),
      if_pre_buffer_addr(0) => if_pre_buffer_addr(1),
      if_sel_input(2) => if_sel_input(0),
      if_sel_input(1) => if_sel_input(3),
      if_sel_input(0) => if_sel_input(4),
      lopt => \^lopt_3\,
      lopt_1 => \^lopt_4\,
      lopt_2 => \^lopt_5\,
      lopt_3 => lopt_6,
      lopt_4 => lopt_7,
      lopt_5 => if_fetch_for_timing_optimization1,
      \out\(0) => reset_bool_for_rst
    );
PreFetch_Buffer_I1: entity work.PreFetch_Buffer_gti
     port map (
      Clk => Clk,
      D(4) => \^of_gpr_op3_rd_addr\(0),
      D(3) => \^of_gpr_op3_rd_addr\(1),
      D(2) => \^of_gpr_op3_rd_addr\(2),
      D(1) => \^of_gpr_op3_rd_addr\(3),
      D(0) => \^of_gpr_op3_rd_addr\(4),
      D119_out => D119_out,
      E(0) => of_PipeRun_for_ce,
      \EX_ALU_Op_reg[0]\(1) => PreFetch_Buffer_I1_n_112,
      \EX_ALU_Op_reg[0]\(0) => PreFetch_Buffer_I1_n_113,
      \EX_Branch_CMP_Op1_reg[0]\(27 downto 0) => \EX_Branch_CMP_Op1_reg[0]\(27 downto 0),
      \EX_Branch_CMP_Op1_reg[31]\ => of_op1_sel(0),
      \EX_Branch_CMP_Op1_reg[31]_0\ => of_op1_sel(1),
      EX_CMP_Op_reg => PreFetch_Buffer_I1_n_58,
      EX_Fwd(30) => \^ex_fwd\(0),
      EX_Fwd(29) => \^ex_fwd\(1),
      EX_Fwd(28) => \^ex_fwd\(2),
      EX_Fwd(27) => \^ex_fwd\(3),
      EX_Fwd(26) => \^ex_fwd\(4),
      EX_Fwd(25) => \^ex_fwd\(5),
      EX_Fwd(24) => \^ex_fwd\(6),
      EX_Fwd(23) => \^ex_fwd\(7),
      EX_Fwd(22) => \^ex_fwd\(8),
      EX_Fwd(21) => \^ex_fwd\(9),
      EX_Fwd(20) => \^ex_fwd\(10),
      EX_Fwd(19) => \^ex_fwd\(11),
      EX_Fwd(18) => \^ex_fwd\(12),
      EX_Fwd(17) => \^ex_fwd\(13),
      EX_Fwd(16) => \^ex_fwd\(14),
      EX_Fwd(15) => \^ex_fwd\(15),
      EX_Fwd(14) => \^ex_fwd\(16),
      EX_Fwd(13) => \^ex_fwd\(17),
      EX_Fwd(12) => \^ex_fwd\(18),
      EX_Fwd(11) => \^ex_fwd\(19),
      EX_Fwd(10) => \^ex_fwd\(20),
      EX_Fwd(9) => \^ex_fwd\(21),
      EX_Fwd(8) => \^ex_fwd\(22),
      EX_Fwd(7) => \^ex_fwd\(23),
      EX_Fwd(6) => \^ex_fwd\(24),
      EX_Fwd(5) => \^ex_fwd\(25),
      EX_Fwd(4) => \^ex_fwd\(26),
      EX_Fwd(3) => \^ex_fwd\(27),
      EX_Fwd(2) => \^ex_fwd\(28),
      EX_Fwd(1) => \^ex_fwd\(29),
      EX_Fwd(0) => \^ex_fwd\(30),
      EX_Is_Div_Instr => EX_Is_Div_Instr,
      \EX_Op1_reg[10]\ => \EX_Op1_reg[10]\,
      \EX_Op1_reg[11]\ => \EX_Op1_reg[11]\,
      \EX_Op1_reg[12]\ => \EX_Op1_reg[12]\,
      \EX_Op1_reg[13]\ => \EX_Op1_reg[13]\,
      \EX_Op1_reg[14]\ => \EX_Op1_reg[14]\,
      \EX_Op1_reg[15]\ => \EX_Op1_reg[15]\,
      \EX_Op1_reg[16]\ => \EX_Op1_reg[16]\,
      \EX_Op1_reg[17]\ => \EX_Op1_reg[17]\,
      \EX_Op1_reg[18]\ => \EX_Op1_reg[18]\,
      \EX_Op1_reg[19]\ => \EX_Op1_reg[19]\,
      \EX_Op1_reg[1]\ => \EX_Op1_reg[1]\,
      \EX_Op1_reg[20]\ => \EX_Op1_reg[20]\,
      \EX_Op1_reg[21]\ => \EX_Op1_reg[21]\,
      \EX_Op1_reg[22]\ => \EX_Op1_reg[22]\,
      \EX_Op1_reg[23]\ => \EX_Op1_reg[23]\,
      \EX_Op1_reg[24]\ => \EX_Op1_reg[24]\,
      \EX_Op1_reg[25]\ => \EX_Op1_reg[25]\,
      \EX_Op1_reg[26]\ => \EX_Op1_reg[26]\,
      \EX_Op1_reg[27]\ => \EX_Op1_reg[27]\,
      \EX_Op1_reg[28]\ => \EX_Op1_reg[28]\,
      \EX_Op1_reg[29]\ => \EX_Op1_reg[29]\,
      \EX_Op1_reg[2]\ => \EX_Op1_reg[2]\,
      \EX_Op1_reg[30]\ => \EX_Op1_reg[30]\,
      \EX_Op1_reg[31]\ => \EX_Op1_reg[31]\,
      \EX_Op1_reg[3]\ => \EX_Op1_reg[3]\,
      \EX_Op1_reg[4]\ => \EX_Op1_reg[4]\,
      \EX_Op1_reg[5]\ => \EX_Op1_reg[5]\,
      \EX_Op1_reg[6]\ => \EX_Op1_reg[6]\,
      \EX_Op1_reg[7]\ => \EX_Op1_reg[7]\,
      \EX_Op1_reg[8]\ => \EX_Op1_reg[8]\,
      \EX_Op1_reg[9]\ => \EX_Op1_reg[9]\,
      \EX_Op2_reg[0]\(31 downto 0) => \EX_Op2_reg[0]\(31 downto 0),
      \EX_Op3_reg[0]\(27 downto 0) => \EX_Op3_reg[0]\(27 downto 0),
      \EX_Op3_reg[31]\ => of_op3_sel(0),
      \EX_Op3_reg[31]_0\ => of_op3_sel(1),
      EX_SWAP_BYTE_Instr_reg => PreFetch_Buffer_I1_n_218,
      EX_SWAP_Instr_reg => PreFetch_Buffer_I1_n_213,
      \EX_Sext_Op_reg[0]\(1) => PreFetch_Buffer_I1_n_228,
      \EX_Sext_Op_reg[0]\(0) => PreFetch_Buffer_I1_n_229,
      EX_Unsigned_Op_reg => PreFetch_Buffer_I1_n_59,
      EX_Use_Carry_reg => PreFetch_Buffer_I1_n_60,
      FSL_Get_Succesful => \^fsl_get_succesful\,
      FSL_Put_Blocking => FSL_Put_Blocking,
      GPR_Op1(27 downto 0) => GPR_Op1(27 downto 0),
      GPR_Op2(0 to 31) => GPR_Op2(0 to 31),
      GPR_Op3(27 downto 0) => GPR_Op3(27 downto 0),
      \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\ => \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]_0\,
      I1 => I1,
      IReady => IReady,
      Instr(0 to 31) => Instr(0 to 31),
      \LOCKSTEP_Out_reg[2]\(2) => if_sel_input(0),
      \LOCKSTEP_Out_reg[2]\(1) => if_sel_input(3),
      \LOCKSTEP_Out_reg[2]\(0) => if_sel_input(4),
      \LOCKSTEP_Out_reg[2]_0\(1 downto 0) => \^d\(129 downto 128),
      M0_AXIS_TREADY => M0_AXIS_TREADY,
      MEM_Fwd(4 downto 0) => MEM_Fwd(4 downto 0),
      Q(4) => mem_gpr_write_addr(0),
      Q(3) => mem_gpr_write_addr(1),
      Q(2) => mem_gpr_write_addr(2),
      Q(1) => mem_gpr_write_addr(3),
      Q(0) => mem_gpr_write_addr(4),
      \Using_FPGA.Native\ => PreFetch_Buffer_I1_n_3,
      \Using_FPGA.Native_0\ => PreFetch_Buffer_I1_n_57,
      \Using_FPGA.Native_1\ => PreFetch_Buffer_I1_n_67,
      \Using_FPGA.Native_2\ => PreFetch_Buffer_I1_n_68,
      \Using_FPGA.Native_3\ => PreFetch_Buffer_I1_n_216,
      \Using_FPGA.Native_4\ => PreFetch_Buffer_I1_n_220,
      \Using_FPGA.Native_5\ => PreFetch_Buffer_I1_n_221,
      \Using_FPGA.Native_6\(31) => of_pc(0),
      \Using_FPGA.Native_6\(30) => of_pc(1),
      \Using_FPGA.Native_6\(29) => of_pc(2),
      \Using_FPGA.Native_6\(28) => of_pc(3),
      \Using_FPGA.Native_6\(27) => of_pc(4),
      \Using_FPGA.Native_6\(26) => of_pc(5),
      \Using_FPGA.Native_6\(25) => of_pc(6),
      \Using_FPGA.Native_6\(24) => of_pc(7),
      \Using_FPGA.Native_6\(23) => of_pc(8),
      \Using_FPGA.Native_6\(22) => of_pc(9),
      \Using_FPGA.Native_6\(21) => of_pc(10),
      \Using_FPGA.Native_6\(20) => of_pc(11),
      \Using_FPGA.Native_6\(19) => of_pc(12),
      \Using_FPGA.Native_6\(18) => of_pc(13),
      \Using_FPGA.Native_6\(17) => of_pc(14),
      \Using_FPGA.Native_6\(16) => of_pc(15),
      \Using_FPGA.Native_6\(15) => of_pc(16),
      \Using_FPGA.Native_6\(14) => of_pc(17),
      \Using_FPGA.Native_6\(13) => of_pc(18),
      \Using_FPGA.Native_6\(12) => of_pc(19),
      \Using_FPGA.Native_6\(11) => of_pc(20),
      \Using_FPGA.Native_6\(10) => of_pc(21),
      \Using_FPGA.Native_6\(9) => of_pc(22),
      \Using_FPGA.Native_6\(8) => of_pc(23),
      \Using_FPGA.Native_6\(7) => of_pc(24),
      \Using_FPGA.Native_6\(6) => of_pc(25),
      \Using_FPGA.Native_6\(5) => of_pc(26),
      \Using_FPGA.Native_6\(4) => of_pc(27),
      \Using_FPGA.Native_6\(3) => of_pc(28),
      \Using_FPGA.Native_6\(2) => of_pc(29),
      \Using_FPGA.Native_6\(1) => of_pc(30),
      \Using_FPGA.Native_6\(0) => of_pc(31),
      \Using_FPGA.Native_7\(26 downto 0) => \Using_FPGA.Native_6\(26 downto 0),
      \Using_FSL.ex_fsl_blocking_reg\ => PreFetch_Buffer_I1_n_63,
      \Using_FSL.ex_fsl_get_reg\ => PreFetch_Buffer_I1_n_54,
      \Using_FSL.ex_fsl_put_reg\ => PreFetch_Buffer_I1_n_55,
      \Using_FSL.ex_sel_fsl_i_reg\ => PreFetch_Buffer_I1_n_62,
      WB_Byte_Access_reg => WB_Byte_Access_reg_0,
      WB_Byte_Access_reg_0 => WB_Byte_Access_reg_1,
      WB_Byte_Access_reg_1 => WB_Byte_Access_reg_2,
      WB_Byte_Access_reg_2 => WB_Byte_Access_reg_3,
      WB_Byte_Access_reg_3 => WB_Byte_Access_reg_4,
      WB_Byte_Access_reg_4 => WB_Byte_Access_reg_5,
      WB_Byte_Access_reg_5 => WB_Byte_Access_reg_6,
      WB_Byte_Access_reg_6 => WB_Byte_Access_reg_7,
      WB_Doublet_Access_reg => \^d\(2),
      WB_Doublet_Access_reg_0 => \^d\(3),
      WB_Doublet_Access_reg_1 => \^d\(4),
      WB_Doublet_Access_reg_10 => \^d\(13),
      WB_Doublet_Access_reg_11 => \^d\(14),
      WB_Doublet_Access_reg_12 => \^d\(15),
      WB_Doublet_Access_reg_13 => \^d\(16),
      WB_Doublet_Access_reg_14 => \^d\(17),
      WB_Doublet_Access_reg_2 => \^d\(5),
      WB_Doublet_Access_reg_3 => \^d\(6),
      WB_Doublet_Access_reg_4 => \^d\(7),
      WB_Doublet_Access_reg_5 => \^d\(8),
      WB_Doublet_Access_reg_6 => \^d\(9),
      WB_Doublet_Access_reg_7 => \^d\(10),
      WB_Doublet_Access_reg_8 => \^d\(11),
      WB_Doublet_Access_reg_9 => \^d\(12),
      ex_MSR(3 downto 0) => ex_MSR(3 downto 0),
      ex_alu_sel_logic_i_reg => PreFetch_Buffer_I1_n_69,
      ex_branch_with_delayslot => ex_branch_with_delayslot,
      ex_branch_with_delayslot_reg => \^mem_pc_i_reg[31]\,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      ex_enable_alu_i_reg => PreFetch_Buffer_I1_n_114,
      ex_enable_sext_shift_i0 => ex_enable_sext_shift_i0,
      ex_fsl_get => ex_fsl_get,
      ex_fsl_put => ex_fsl_put,
      \ex_gpr_write_addr_reg[0]\(4) => \ex_gpr_write_addr_reg_n_0_[0]\,
      \ex_gpr_write_addr_reg[0]\(3) => I2,
      \ex_gpr_write_addr_reg[0]\(2) => I4,
      \ex_gpr_write_addr_reg[0]\(1) => I0,
      \ex_gpr_write_addr_reg[0]\(0) => \ex_gpr_write_addr_reg_n_0_[4]\,
      ex_gpr_write_reg => PreFetch_Buffer_I1_n_53,
      ex_gpr_write_reg_0 => ex_gpr_write_reg_n_0,
      \ex_instr_reg[11]\(20) => \^of_gpr_op1_rd_addr\(0),
      \ex_instr_reg[11]\(19) => \^of_gpr_op1_rd_addr\(1),
      \ex_instr_reg[11]\(18) => \^of_gpr_op1_rd_addr\(2),
      \ex_instr_reg[11]\(17) => \^of_gpr_op1_rd_addr\(3),
      \ex_instr_reg[11]\(16) => \^of_gpr_op1_rd_addr\(4),
      \ex_instr_reg[11]\(15) => \^of_imm_data\(0),
      \ex_instr_reg[11]\(14) => \^of_imm_data\(1),
      \ex_instr_reg[11]\(13) => \^of_imm_data\(2),
      \ex_instr_reg[11]\(12) => \^of_imm_data\(3),
      \ex_instr_reg[11]\(11) => \^of_imm_data\(4),
      \ex_instr_reg[11]\(10) => \^of_imm_data\(5),
      \ex_instr_reg[11]\(9) => \^of_imm_data\(6),
      \ex_instr_reg[11]\(8) => \^of_imm_data\(7),
      \ex_instr_reg[11]\(7) => \^of_imm_data\(8),
      \ex_instr_reg[11]\(6) => \^of_imm_data\(9),
      \ex_instr_reg[11]\(5) => \^of_imm_data\(10),
      \ex_instr_reg[11]\(4) => \^of_imm_data\(11),
      \ex_instr_reg[11]\(3) => \^of_imm_data\(12),
      \ex_instr_reg[11]\(2) => \^of_imm_data\(13),
      \ex_instr_reg[11]\(1) => \^of_imm_data\(14),
      \ex_instr_reg[11]\(0) => \^of_imm_data\(15),
      ex_is_div_instr_I_reg => PreFetch_Buffer_I1_n_56,
      ex_is_multi_instr2_reg => PreFetch_Buffer_I1_n_65,
      ex_is_multi_or_load_instr => ex_is_multi_or_load_instr,
      ex_is_multi_or_load_instr0 => ex_is_multi_or_load_instr0,
      ex_jump_nodelay => ex_jump_nodelay,
      ex_jump_q => ex_jump_q,
      ex_load_alu_carry_reg => PreFetch_Buffer_I1_n_61,
      ex_load_shift_carry_reg => PreFetch_Buffer_I1_n_64,
      ex_load_store_instr_s => ex_load_store_instr_s,
      ex_mbar_decode => ex_mbar_decode,
      ex_mbar_decode_cmb => ex_mbar_decode_cmb,
      ex_mbar_is_sleep => ex_mbar_is_sleep,
      ex_mbar_is_sleep_cmb => ex_mbar_is_sleep_cmb,
      ex_move_to_MSR_instr10_out => ex_move_to_MSR_instr10_out,
      ex_op1_cmp_eq => ex_op1_cmp_eq,
      ex_op1_cmp_eq1 => ex_op1_cmp_eq1,
      ex_op1_cmp_eq_n5_out => ex_op1_cmp_eq_n5_out,
      ex_sel_alu_i0 => ex_sel_alu_i0,
      ex_sel_alu_i_reg => \^ex_fwd\(31),
      ex_sel_fsl => ex_sel_fsl,
      ex_set_bip => ex_set_bip,
      ex_valid => ex_valid,
      force12_out => force12_out,
      force_Val10_out => force_Val10_out,
      force_Val2_N_reg => PreFetch_Buffer_I1_n_107,
      if_fetch_for_timing_optimization1 => if_fetch_for_timing_optimization1,
      if_fetch_in_progress => if_fetch_in_progress,
      if_fetch_in_progress_reg => PreFetch_Buffer_I1_n_49,
      if_missed_fetch => if_missed_fetch,
      if_missed_fetch_reg => PreFetch_Buffer_I1_n_50,
      \if_pc_reg[0]\(0) => IF_PC_Write,
      if_pre_buffer_addr(0) => if_pre_buffer_addr(1),
      \imm_reg_reg[0]\(15 downto 0) => \imm_reg_reg[0]\(15 downto 0),
      \imm_reg_reg[15]\(0) => E(0),
      in00 => if_fetch_without_full_or_jump,
      mem_gpr_write => mem_gpr_write,
      mem_is_multi_or_load_instr => mem_is_multi_or_load_instr,
      mem_jump_taken_reg => PreFetch_Buffer_I1_n_66,
      mem_valid_instr => mem_valid_instr,
      of_Sel_SPR_MSR5_out => of_Sel_SPR_MSR5_out,
      of_branch_with_delayslot35_out => of_branch_with_delayslot35_out,
      of_fsl_control => of_fsl_control,
      of_instr(5) => of_instr(0),
      of_instr(4) => of_instr(1),
      of_instr(3) => of_instr(2),
      of_instr(2) => of_instr(3),
      of_instr(1) => of_instr(4),
      of_instr(0) => of_instr(5),
      of_op1_sel_spr => of_op1_sel_spr,
      of_pipe_ctrl(2) => of_pipe_ctrl(7),
      of_pipe_ctrl(1) => of_pipe_ctrl(8),
      of_pipe_ctrl(0) => of_pipe_ctrl(9),
      of_predecode(0 to 10) => of_predecode(0 to 10),
      of_read_ex_write_op2_conflict_part1 => of_read_ex_write_op2_conflict_part1,
      of_read_ex_write_op2_conflict_part2 => of_read_ex_write_op2_conflict_part2,
      of_read_ex_write_op3_conflict_part1 => of_read_ex_write_op3_conflict_part1,
      of_read_ex_write_op3_conflict_part2 => of_read_ex_write_op3_conflict_part2,
      of_read_imm_reg => of_read_imm_reg,
      of_read_mem_write_op2_conflict_part1 => of_read_mem_write_op2_conflict_part1,
      of_read_mem_write_op2_conflict_part2 => of_read_mem_write_op2_conflict_part2,
      of_valid => of_valid,
      \out\(0) => reset_bool_for_rst,
      p_0_in42_in => if_fetch_without_full_or_jump,
      p_107_in => p_107_in,
      p_110_in => p_110_in,
      p_9_in => p_9_in,
      use_Reg_Neg_DI1_out => use_Reg_Neg_DI1_out,
      use_Reg_Neg_S3_out => use_Reg_Neg_S3_out,
      \wb_gpr_write_addr_reg[0]\(4 downto 0) => \^d\(22 downto 18),
      \wb_read_lsb_sel_reg[1]\(7 downto 0) => \EX_Op2_reg[0]_0\(7 downto 0),
      wb_reset_reg => \^d\(23)
    );
S0_AXIS_TREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ex_fsl_get,
      I1 => ex_valid,
      O => \^d\(57)
    );
Sleep_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Sleep_Decode,
      I1 => \No_Debug_Logic.sleep_reset_mode_reg\,
      O => Sleep
    );
\Trace_New_Reg_Value[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => wb_doublet_access,
      I1 => \^wb_byte_access\,
      I2 => wb_databus_read_data(24),
      I3 => wb_databus_read_data(0),
      I4 => wb_read_msb_doublet_sel,
      I5 => \WB_MEM_Result_reg[0]\(15),
      O => \^d\(17)
    );
\Trace_New_Reg_Value[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => wb_doublet_access,
      I1 => \^wb_byte_access\,
      I2 => wb_databus_read_data(18),
      I3 => wb_databus_read_data(10),
      I4 => wb_read_msb_doublet_sel,
      I5 => \WB_MEM_Result_reg[0]\(5),
      O => \^d\(7)
    );
\Trace_New_Reg_Value[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => wb_doublet_access,
      I1 => \^wb_byte_access\,
      I2 => wb_databus_read_data(19),
      I3 => wb_databus_read_data(11),
      I4 => wb_read_msb_doublet_sel,
      I5 => \WB_MEM_Result_reg[0]\(4),
      O => \^d\(6)
    );
\Trace_New_Reg_Value[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => wb_doublet_access,
      I1 => \^wb_byte_access\,
      I2 => wb_databus_read_data(20),
      I3 => wb_databus_read_data(12),
      I4 => wb_read_msb_doublet_sel,
      I5 => \WB_MEM_Result_reg[0]\(3),
      O => \^d\(5)
    );
\Trace_New_Reg_Value[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => wb_doublet_access,
      I1 => \^wb_byte_access\,
      I2 => wb_databus_read_data(21),
      I3 => wb_databus_read_data(13),
      I4 => wb_read_msb_doublet_sel,
      I5 => \WB_MEM_Result_reg[0]\(2),
      O => \^d\(4)
    );
\Trace_New_Reg_Value[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => wb_doublet_access,
      I1 => \^wb_byte_access\,
      I2 => wb_databus_read_data(22),
      I3 => wb_databus_read_data(14),
      I4 => wb_read_msb_doublet_sel,
      I5 => \WB_MEM_Result_reg[0]\(1),
      O => \^d\(3)
    );
\Trace_New_Reg_Value[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => wb_doublet_access,
      I1 => \^wb_byte_access\,
      I2 => wb_databus_read_data(23),
      I3 => wb_databus_read_data(15),
      I4 => wb_read_msb_doublet_sel,
      I5 => \WB_MEM_Result_reg[0]\(0),
      O => \^d\(2)
    );
\Trace_New_Reg_Value[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => wb_doublet_access,
      I1 => \^wb_byte_access\,
      I2 => wb_databus_read_data(25),
      I3 => wb_databus_read_data(1),
      I4 => wb_read_msb_doublet_sel,
      I5 => \WB_MEM_Result_reg[0]\(14),
      O => \^d\(16)
    );
\Trace_New_Reg_Value[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => wb_doublet_access,
      I1 => \^wb_byte_access\,
      I2 => wb_databus_read_data(26),
      I3 => wb_databus_read_data(2),
      I4 => wb_read_msb_doublet_sel,
      I5 => \WB_MEM_Result_reg[0]\(13),
      O => \^d\(15)
    );
\Trace_New_Reg_Value[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => wb_doublet_access,
      I1 => \^wb_byte_access\,
      I2 => wb_databus_read_data(27),
      I3 => wb_databus_read_data(3),
      I4 => wb_read_msb_doublet_sel,
      I5 => \WB_MEM_Result_reg[0]\(12),
      O => \^d\(14)
    );
\Trace_New_Reg_Value[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => wb_doublet_access,
      I1 => \^wb_byte_access\,
      I2 => wb_databus_read_data(28),
      I3 => wb_databus_read_data(4),
      I4 => wb_read_msb_doublet_sel,
      I5 => \WB_MEM_Result_reg[0]\(11),
      O => \^d\(13)
    );
\Trace_New_Reg_Value[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => wb_doublet_access,
      I1 => \^wb_byte_access\,
      I2 => wb_databus_read_data(29),
      I3 => wb_databus_read_data(5),
      I4 => wb_read_msb_doublet_sel,
      I5 => \WB_MEM_Result_reg[0]\(10),
      O => \^d\(12)
    );
\Trace_New_Reg_Value[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => wb_doublet_access,
      I1 => \^wb_byte_access\,
      I2 => wb_databus_read_data(30),
      I3 => wb_databus_read_data(6),
      I4 => wb_read_msb_doublet_sel,
      I5 => \WB_MEM_Result_reg[0]\(9),
      O => \^d\(11)
    );
\Trace_New_Reg_Value[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => wb_doublet_access,
      I1 => \^wb_byte_access\,
      I2 => wb_databus_read_data(31),
      I3 => wb_databus_read_data(7),
      I4 => wb_read_msb_doublet_sel,
      I5 => \WB_MEM_Result_reg[0]\(8),
      O => \^d\(10)
    );
\Trace_New_Reg_Value[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => wb_doublet_access,
      I1 => \^wb_byte_access\,
      I2 => wb_databus_read_data(16),
      I3 => wb_databus_read_data(8),
      I4 => wb_read_msb_doublet_sel,
      I5 => \WB_MEM_Result_reg[0]\(7),
      O => \^d\(9)
    );
\Trace_New_Reg_Value[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101100"
    )
        port map (
      I0 => wb_doublet_access,
      I1 => \^wb_byte_access\,
      I2 => wb_databus_read_data(17),
      I3 => wb_databus_read_data(9),
      I4 => wb_read_msb_doublet_sel,
      I5 => \WB_MEM_Result_reg[0]\(6),
      O => \^d\(8)
    );
Trace_Reg_Write_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => wb_reset,
      I1 => wb_gpr_write_i,
      I2 => \^d\(24),
      O => \^d\(23)
    );
Trace_WB_Jump_Taken_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_jump_taken,
      Q => \^d\(1),
      R => reset_bool_for_rst
    );
\Use_MuxCy[10].OF_Piperun_Stage\: entity work.carry_and
     port map (
      E(0) => of_PipeRun_for_ce,
      IReady => IReady,
      ex_Write_DCache_decode_cmb => ex_Write_DCache_decode_cmb,
      ex_Write_ICache_i => ex_Write_ICache_i,
      ex_Write_ICache_i_cmb => ex_Write_ICache_i_cmb,
      ex_branch_with_delayslot_reg => \^mem_pc_i_reg[31]\,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      ex_jump_nodelay => ex_jump_nodelay,
      ex_jump_nodelay_reg => \Use_MuxCy[10].OF_Piperun_Stage_n_1\,
      ex_write_dcache_instr => ex_write_dcache_instr,
      if_missed_fetch => if_missed_fetch,
      lopt => lopt_8,
      lopt_1 => lopt_9,
      lopt_2 => lopt_10,
      lopt_3 => lopt_11,
      lopt_4 => lopt_12,
      lopt_5 => lopt_13,
      lopt_6 => lopt_14,
      lopt_7 => lopt_15,
      lopt_8 => lopt_25,
      lopt_9 => lopt_26,
      of_PipeRun_carry_2 => of_PipeRun_carry_2,
      of_branch_with_delayslot35_out => of_branch_with_delayslot35_out,
      of_pipe_ctrl(0) => of_pipe_ctrl(10),
      of_read_imm_reg => of_read_imm_reg,
      of_read_imm_reg_ii_reg => \Use_MuxCy[10].OF_Piperun_Stage_n_2\,
      \out\(0) => reset_bool_for_rst,
      p_9_in => p_9_in
    );
\Use_MuxCy[1].OF_Piperun_Stage\: entity work.carry_and_31
     port map (
      E(0) => \^wb_instr_reg[31]_0\,
      FSL_Put_Blocking => FSL_Put_Blocking,
      \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\ => \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]_1\,
      S0_AXIS_TVALID => S0_AXIS_TVALID,
      ex_fsl_get => ex_fsl_get,
      ex_fsl_put => ex_fsl_put,
      ex_valid => ex_valid,
      lopt => lopt_16,
      lopt_1 => jump_logic_I1_n_3,
      lopt_2 => lopt_17,
      lopt_3 => lopt_18,
      lopt_4 => lopt_19,
      of_PipeRun_carry_10 => of_PipeRun_carry_10
    );
\Use_MuxCy[2].OF_Piperun_Stage\: entity work.carry_and_32
     port map (
      EX_MBAR_Stall => EX_MBAR_Stall,
      ex_branch_with_delayslot_reg => jump_logic_I1_n_3,
      ex_first_cycle => ex_first_cycle,
      ex_jump_hold => ex_jump_hold,
      ex_mbar_decode => ex_mbar_decode,
      ex_mbar_sleep => ex_mbar_sleep,
      ex_mbar_stall_no_sleep_1 => ex_mbar_stall_no_sleep_1,
      lopt => lopt_16,
      of_PipeRun_carry_10 => of_PipeRun_carry_10,
      of_PipeRun_carry_9 => of_PipeRun_carry_9
    );
\Use_MuxCy[3].OF_Piperun_Stage\: entity work.carry_and_33
     port map (
      D(0) => \^d\(57),
      EX_FSL_Control_Error => EX_FSL_Control_Error,
      \EX_Op1_reg[27]\(1) => \EX_Op1_reg[0]\(4),
      \EX_Op1_reg[27]\(0) => \EX_Op1_reg[0]\(1),
      FSL_Put => FSL_Put,
      FSL_Put_Blocking => FSL_Put_Blocking,
      \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\ => \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]_1\,
      \Read_AXI_Performance.axi_get_succesful_happened_reg\ => \Read_AXI_Performance.axi_get_succesful_happened_reg\,
      S0_AXIS_TVALID => S0_AXIS_TVALID,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_LWX_SWX_instr.ex_reservation_reg\ => \Use_MuxCy[3].OF_Piperun_Stage_n_6\,
      axi_get_succesful_happened => axi_get_succesful_happened,
      ex_MSR(1) => ex_MSR(3),
      ex_MSR(0) => ex_MSR(0),
      ex_fsl_get => ex_fsl_get,
      ex_fsl_put => ex_fsl_put,
      ex_is_swx_instr_s => ex_is_swx_instr_s,
      ex_load_store_instr_s => ex_load_store_instr_s,
      ex_move_to_MSR_instr => ex_move_to_MSR_instr,
      ex_set_bip_reg => ex_set_bip_reg_n_0,
      ex_valid => ex_valid,
      fsl_carry_hold => fsl_carry_hold,
      fsl_carry_hold_reg => fsl_carry_hold_reg,
      fsl_carry_hold_value => fsl_carry_hold_value,
      fsl_carry_hold_value_reg => fsl_carry_hold_value_reg,
      fsl_control_error_hold_value_reg => fsl_control_error_hold_value_reg,
      lopt => lopt_17,
      lopt_1 => lopt_18,
      lopt_2 => lopt_19,
      \mem_pc_i_reg[31]\ => \^mem_pc_i_reg[31]\,
      of_PipeRun_carry_9 => of_PipeRun_carry_9,
      \out\(0) => reset_bool_for_rst
    );
\Use_MuxCy[4].OF_Piperun_Stage\: entity work.carry_and_34
     port map (
      ex_branch_with_delayslot_reg => \^mem_pc_i_reg[31]\,
      lopt => lopt_20,
      lopt_1 => of_pipe_ctrl(5),
      lopt_2 => lopt_21,
      lopt_3 => of_pipe_ctrl(6),
      lopt_4 => lopt_22,
      lopt_5 => lopt_23,
      lopt_6 => of_pipe_ctrl(7),
      of_PipeRun_carry_7 => of_PipeRun_carry_7,
      of_valid => of_valid
    );
\Use_MuxCy[5].OF_Piperun_Stage\: entity work.carry_and_35
     port map (
      lopt => lopt_20,
      of_PipeRun_carry_6 => of_PipeRun_carry_6,
      of_PipeRun_carry_7 => of_PipeRun_carry_7,
      of_pipe_ctrl(0) => of_pipe_ctrl(5)
    );
\Use_MuxCy[6].OF_Piperun_Stage\: entity work.carry_and_36
     port map (
      lopt => lopt_21,
      of_PipeRun_carry_5 => of_PipeRun_carry_5,
      of_PipeRun_carry_6 => of_PipeRun_carry_6,
      of_pipe_ctrl(0) => of_pipe_ctrl(6)
    );
\Use_MuxCy[7].OF_Piperun_Stage\: entity work.carry_and_37
     port map (
      lopt => lopt_22,
      lopt_1 => lopt_23,
      of_PipeRun_carry_4 => of_PipeRun_carry_4,
      of_PipeRun_carry_5 => of_PipeRun_carry_5,
      of_pipe_ctrl(0) => of_pipe_ctrl(7)
    );
\Use_MuxCy[8].OF_Piperun_Stage\: entity work.carry_and_38
     port map (
      lopt => lopt_24,
      lopt_1 => of_pipe_ctrl(9),
      lopt_2 => lopt_25,
      lopt_3 => lopt_26,
      lopt_4 => of_pipe_ctrl(10),
      of_PipeRun_carry_3 => of_PipeRun_carry_3,
      of_PipeRun_carry_4 => of_PipeRun_carry_4,
      of_pipe_ctrl(0) => of_pipe_ctrl(8)
    );
\Use_MuxCy[9].OF_Piperun_Stage\: entity work.carry_and_39
     port map (
      lopt => lopt_24,
      of_PipeRun_carry_2 => of_PipeRun_carry_2,
      of_PipeRun_carry_3 => of_PipeRun_carry_3,
      of_pipe_ctrl(0) => of_pipe_ctrl(9)
    );
\Using_FPGA.Native_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^ex_alu_sel_logic\,
      I1 => \^ex_use_carry\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => DI
    );
\Using_FPGA.Native_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ex_gpr_write_reg_n_0,
      I1 => ex_valid,
      O => p_110_in
    );
\Using_FPGA.Native_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_valid_instr,
      I1 => mem_gpr_write,
      O => p_107_in
    );
\Using_FPGA.Native_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S0_AXIS_TVALID,
      I1 => ex_valid,
      I2 => ex_fsl_get,
      O => \^fsl_get_succesful\
    );
\Using_FPGA.Native_i_1__132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCC0FFF"
    )
        port map (
      I0 => S0_AXIS_TDATA(0),
      I1 => \EX_Op2_reg[30]\(0),
      I2 => \EX_Op1_reg[15]_0\,
      I3 => \Using_FPGA.Native_i_3__0_n_0\,
      I4 => ex_sel_alu_i,
      I5 => ex_sel_fsl,
      O => \^ex_fwd\(31)
    );
\Using_FPGA.Native_i_1__133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCC0FFF"
    )
        port map (
      I0 => S0_AXIS_TDATA(1),
      I1 => \EX_Op2_reg[30]\(1),
      I2 => \EX_Op1_reg[14]_0\,
      I3 => \Using_FPGA.Native_i_3__1_n_0\,
      I4 => ex_sel_alu_i,
      I5 => ex_sel_fsl,
      O => \^ex_fwd\(30)
    );
\Using_FPGA.Native_i_1__134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCC0FFF"
    )
        port map (
      I0 => S0_AXIS_TDATA(2),
      I1 => \EX_Op2_reg[0]_0\(8),
      I2 => \EX_Op1_reg[13]_0\,
      I3 => \Using_FPGA.Native_i_3__2_n_0\,
      I4 => ex_sel_alu_i,
      I5 => ex_sel_fsl,
      O => \^ex_fwd\(29)
    );
\Using_FPGA.Native_i_1__135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCC0FFF"
    )
        port map (
      I0 => S0_AXIS_TDATA(3),
      I1 => \EX_Op2_reg[0]_0\(9),
      I2 => \EX_Op1_reg[12]_0\,
      I3 => \Using_FPGA.Native_i_3__3_n_0\,
      I4 => ex_sel_alu_i,
      I5 => ex_sel_fsl,
      O => \^ex_fwd\(28)
    );
\Using_FPGA.Native_i_1__136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCC0FFF"
    )
        port map (
      I0 => S0_AXIS_TDATA(4),
      I1 => \EX_Op2_reg[0]_0\(10),
      I2 => \EX_Op1_reg[11]_0\,
      I3 => \Using_FPGA.Native_i_3__4_n_0\,
      I4 => ex_sel_alu_i,
      I5 => ex_sel_fsl,
      O => \^ex_fwd\(27)
    );
\Using_FPGA.Native_i_1__137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCC0FFF"
    )
        port map (
      I0 => S0_AXIS_TDATA(5),
      I1 => \EX_Op2_reg[0]_0\(11),
      I2 => \EX_Op1_reg[10]_0\,
      I3 => \Using_FPGA.Native_i_3__5_n_0\,
      I4 => ex_sel_alu_i,
      I5 => ex_sel_fsl,
      O => \^ex_fwd\(26)
    );
\Using_FPGA.Native_i_1__138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCC0FFF"
    )
        port map (
      I0 => S0_AXIS_TDATA(6),
      I1 => \EX_Op2_reg[0]_0\(12),
      I2 => \EX_Op1_reg[9]_0\,
      I3 => \Using_FPGA.Native_i_3__6_n_0\,
      I4 => ex_sel_alu_i,
      I5 => ex_sel_fsl,
      O => \^ex_fwd\(25)
    );
\Using_FPGA.Native_i_1__139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCC0FFF"
    )
        port map (
      I0 => S0_AXIS_TDATA(7),
      I1 => \EX_Op2_reg[0]_0\(13),
      I2 => \EX_Op1_reg[8]_0\,
      I3 => \Using_FPGA.Native_i_3__7_n_0\,
      I4 => ex_sel_alu_i,
      I5 => ex_sel_fsl,
      O => \^ex_fwd\(24)
    );
\Using_FPGA.Native_i_1__140\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(8),
      I1 => \EX_Op2_reg[0]_0\(14),
      I2 => \Using_FPGA.Native_i_2__83_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(23)
    );
\Using_FPGA.Native_i_1__141\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(9),
      I1 => \EX_Op2_reg[0]_0\(15),
      I2 => \Using_FPGA.Native_i_2__84_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(22)
    );
\Using_FPGA.Native_i_1__142\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(10),
      I1 => \EX_Op2_reg[0]_0\(16),
      I2 => \Using_FPGA.Native_i_2__85_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(21)
    );
\Using_FPGA.Native_i_1__143\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(11),
      I1 => \EX_Op2_reg[0]_0\(17),
      I2 => \Using_FPGA.Native_i_2__86_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(20)
    );
\Using_FPGA.Native_i_1__144\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(12),
      I1 => \EX_Op2_reg[0]_0\(18),
      I2 => \Using_FPGA.Native_i_2__87_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(19)
    );
\Using_FPGA.Native_i_1__145\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(13),
      I1 => \EX_Op2_reg[0]_0\(19),
      I2 => \Using_FPGA.Native_i_2__88_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(18)
    );
\Using_FPGA.Native_i_1__146\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(14),
      I1 => \EX_Op2_reg[0]_0\(20),
      I2 => \Using_FPGA.Native_i_2__89_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(17)
    );
\Using_FPGA.Native_i_1__147\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(15),
      I1 => \EX_Op2_reg[0]_0\(21),
      I2 => \Using_FPGA.Native_i_2__90_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(16)
    );
\Using_FPGA.Native_i_1__148\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(16),
      I1 => \EX_Op2_reg[0]_0\(22),
      I2 => \Using_FPGA.Native_i_2__91_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(15)
    );
\Using_FPGA.Native_i_1__149\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(17),
      I1 => \EX_Op2_reg[0]_0\(23),
      I2 => \Using_FPGA.Native_i_2__92_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(14)
    );
\Using_FPGA.Native_i_1__150\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(18),
      I1 => \EX_Op2_reg[0]_0\(24),
      I2 => \Using_FPGA.Native_i_2__93_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(13)
    );
\Using_FPGA.Native_i_1__151\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(19),
      I1 => \EX_Op2_reg[0]_0\(25),
      I2 => \Using_FPGA.Native_i_2__94_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(12)
    );
\Using_FPGA.Native_i_1__152\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(20),
      I1 => \EX_Op2_reg[0]_0\(26),
      I2 => \Using_FPGA.Native_i_2__95_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(11)
    );
\Using_FPGA.Native_i_1__153\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(21),
      I1 => \EX_Op2_reg[0]_0\(27),
      I2 => \Using_FPGA.Native_i_2__96_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(10)
    );
\Using_FPGA.Native_i_1__154\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(22),
      I1 => \EX_Op2_reg[0]_0\(28),
      I2 => \Using_FPGA.Native_i_2__97_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(9)
    );
\Using_FPGA.Native_i_1__155\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(23),
      I1 => \EX_Op2_reg[0]_0\(29),
      I2 => \Using_FPGA.Native_i_2__98_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(8)
    );
\Using_FPGA.Native_i_1__156\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(24),
      I1 => \EX_Op2_reg[0]_0\(30),
      I2 => \Using_FPGA.Native_i_2__99_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(7)
    );
\Using_FPGA.Native_i_1__157\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(25),
      I1 => \EX_Op2_reg[0]_0\(31),
      I2 => \Using_FPGA.Native_i_2__100_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(6)
    );
\Using_FPGA.Native_i_1__158\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(26),
      I1 => \EX_Op2_reg[0]_0\(32),
      I2 => \Using_FPGA.Native_i_2__101_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(5)
    );
\Using_FPGA.Native_i_1__159\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(27),
      I1 => \EX_Op2_reg[0]_0\(33),
      I2 => \Using_FPGA.Native_i_2__102_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(4)
    );
\Using_FPGA.Native_i_1__160\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(28),
      I1 => \EX_Op2_reg[0]_0\(34),
      I2 => \Using_FPGA.Native_i_2__103_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(3)
    );
\Using_FPGA.Native_i_1__161\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(29),
      I1 => \EX_Op2_reg[0]_0\(35),
      I2 => \Using_FPGA.Native_i_2__104_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(2)
    );
\Using_FPGA.Native_i_1__162\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(30),
      I1 => \EX_Op2_reg[0]_0\(36),
      I2 => \Using_FPGA.Native_i_2__105_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(1)
    );
\Using_FPGA.Native_i_1__163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => EX_Is_Div_Instr,
      I1 => reset_bool_for_rst,
      O => R
    );
\Using_FPGA.Native_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28FFFFFF28000000"
    )
        port map (
      I0 => S0_AXIS_TVALID,
      I1 => \^fsl_put_control\,
      I2 => S0_AXIS_TLAST,
      I3 => ex_fsl_get,
      I4 => ex_valid,
      I5 => fsl_control_error_hold_value,
      O => EX_FSL_Control_Error
    );
\Using_FPGA.Native_i_2__100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(1),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(9),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O5_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__100_n_0\
    );
\Using_FPGA.Native_i_2__101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(2),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(10),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O4_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__101_n_0\
    );
\Using_FPGA.Native_i_2__102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(3),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(11),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O3_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__102_n_0\
    );
\Using_FPGA.Native_i_2__103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(4),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(12),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O2_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__103_n_0\
    );
\Using_FPGA.Native_i_2__104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(5),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(13),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O1_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__104_n_0\
    );
\Using_FPGA.Native_i_2__105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(6),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(14),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O0_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__105_n_0\
    );
\Using_FPGA.Native_i_2__106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => S0_AXIS_TDATA(31),
      I1 => \EX_Op2_reg[0]_0\(37),
      I2 => \Using_FPGA.Native_i_3__31_n_0\,
      I3 => ex_sel_alu_i,
      I4 => ex_sel_fsl,
      O => \^ex_fwd\(0)
    );
\Using_FPGA.Native_i_2__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(16),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(24),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O23_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__83_n_0\
    );
\Using_FPGA.Native_i_2__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(17),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(25),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O22_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__84_n_0\
    );
\Using_FPGA.Native_i_2__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(18),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(26),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O21_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__85_n_0\
    );
\Using_FPGA.Native_i_2__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(19),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(27),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O20_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__86_n_0\
    );
\Using_FPGA.Native_i_2__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(20),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(28),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O19_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__87_n_0\
    );
\Using_FPGA.Native_i_2__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(21),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(29),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O18_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__88_n_0\
    );
\Using_FPGA.Native_i_2__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(22),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(30),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O17_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__89_n_0\
    );
\Using_FPGA.Native_i_2__90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(23),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(31),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O15_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__90_n_0\
    );
\Using_FPGA.Native_i_2__91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(8),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(0),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O14_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__91_n_0\
    );
\Using_FPGA.Native_i_2__92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(9),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(1),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O13_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__92_n_0\
    );
\Using_FPGA.Native_i_2__93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(10),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(2),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O12_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__93_n_0\
    );
\Using_FPGA.Native_i_2__94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(11),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(3),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O11_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__94_n_0\
    );
\Using_FPGA.Native_i_2__95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(12),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(4),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O10_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__95_n_0\
    );
\Using_FPGA.Native_i_2__96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(13),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(5),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O9_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__96_n_0\
    );
\Using_FPGA.Native_i_2__97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(14),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(6),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O8_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__97_n_0\
    );
\Using_FPGA.Native_i_2__98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(15),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(7),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O7_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__98_n_0\
    );
\Using_FPGA.Native_i_2__99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(0),
      I1 => \^ex_swap_byte_instr\,
      I2 => \EX_Op1_reg[0]\(8),
      I3 => \Data_Flow_I/Shift_Logic_Module_I/O6_out\,
      I4 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_2__99_n_0\
    );
\Using_FPGA.Native_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C808080"
    )
        port map (
      I0 => ex_alu_carry,
      I1 => ex_valid,
      I2 => ex_load_alu_carry_reg_n_0,
      I3 => ex_load_shift_carry,
      I4 => \EX_Op1_reg[0]\(0),
      O => \Using_FPGA.Native_i_3_n_0\
    );
\Using_FPGA.Native_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABFFFFFFFFFFF"
    )
        port map (
      I0 => \^ex_swap_instr\,
      I1 => \EX_Op1_reg[0]\(1),
      I2 => \^using_fpga.native_3\(1),
      I3 => \^using_fpga.native_3\(0),
      I4 => \EX_Op1_reg[0]\(0),
      I5 => ex_Enable_Sext_Shift,
      O => \Using_FPGA.Native_i_3__0_n_0\
    );
\Using_FPGA.Native_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABFFFFFFFFFFF"
    )
        port map (
      I0 => \^ex_swap_instr\,
      I1 => \EX_Op1_reg[0]\(2),
      I2 => \^using_fpga.native_3\(1),
      I3 => \^using_fpga.native_3\(0),
      I4 => \EX_Op1_reg[0]\(1),
      I5 => ex_Enable_Sext_Shift,
      O => \Using_FPGA.Native_i_3__1_n_0\
    );
\Using_FPGA.Native_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA0A8080A00A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_0\,
      I2 => \^using_fpga.native_3\(0),
      I3 => \EX_Op1_reg[0]\(10),
      I4 => \^using_fpga.native_3\(1),
      I5 => \EX_Op1_reg[0]\(11),
      O => \Data_Flow_I/Shift_Logic_Module_I/O21_out\
    );
\Using_FPGA.Native_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA0A8080A00A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_0\,
      I2 => \^using_fpga.native_3\(0),
      I3 => \EX_Op1_reg[0]\(11),
      I4 => \^using_fpga.native_3\(1),
      I5 => \EX_Op1_reg[0]\(12),
      O => \Data_Flow_I/Shift_Logic_Module_I/O20_out\
    );
\Using_FPGA.Native_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA0A8080A00A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_0\,
      I2 => \^using_fpga.native_3\(0),
      I3 => \EX_Op1_reg[0]\(12),
      I4 => \^using_fpga.native_3\(1),
      I5 => \EX_Op1_reg[0]\(13),
      O => \Data_Flow_I/Shift_Logic_Module_I/O19_out\
    );
\Using_FPGA.Native_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA0A8080A00A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_0\,
      I2 => \^using_fpga.native_3\(0),
      I3 => \EX_Op1_reg[0]\(13),
      I4 => \^using_fpga.native_3\(1),
      I5 => \EX_Op1_reg[0]\(14),
      O => \Data_Flow_I/Shift_Logic_Module_I/O18_out\
    );
\Using_FPGA.Native_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA0A8080A00A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_0\,
      I2 => \^using_fpga.native_3\(0),
      I3 => \EX_Op1_reg[0]\(14),
      I4 => \^using_fpga.native_3\(1),
      I5 => \EX_Op1_reg[0]\(15),
      O => \Data_Flow_I/Shift_Logic_Module_I/O17_out\
    );
\Using_FPGA.Native_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA0A8080A00A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_0\,
      I2 => \^using_fpga.native_3\(0),
      I3 => \EX_Op1_reg[0]\(15),
      I4 => \^using_fpga.native_3\(1),
      I5 => \EX_Op1_reg[0]\(16),
      O => \Data_Flow_I/Shift_Logic_Module_I/O15_out\
    );
\Using_FPGA.Native_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_1\,
      I2 => \^using_fpga.native_3\(1),
      I3 => \EX_Op1_reg[0]\(16),
      I4 => \^using_fpga.native_3\(0),
      I5 => \EX_Op1_reg[0]\(17),
      O => \Data_Flow_I/Shift_Logic_Module_I/O14_out\
    );
\Using_FPGA.Native_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_1\,
      I2 => \^using_fpga.native_3\(1),
      I3 => \EX_Op1_reg[0]\(17),
      I4 => \^using_fpga.native_3\(0),
      I5 => \EX_Op1_reg[0]\(18),
      O => \Data_Flow_I/Shift_Logic_Module_I/O13_out\
    );
\Using_FPGA.Native_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_1\,
      I2 => \^using_fpga.native_3\(1),
      I3 => \EX_Op1_reg[0]\(18),
      I4 => \^using_fpga.native_3\(0),
      I5 => \EX_Op1_reg[0]\(19),
      O => \Data_Flow_I/Shift_Logic_Module_I/O12_out\
    );
\Using_FPGA.Native_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_1\,
      I2 => \^using_fpga.native_3\(1),
      I3 => \EX_Op1_reg[0]\(19),
      I4 => \^using_fpga.native_3\(0),
      I5 => \EX_Op1_reg[0]\(20),
      O => \Data_Flow_I/Shift_Logic_Module_I/O11_out\
    );
\Using_FPGA.Native_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABFFFFFFFFFFF"
    )
        port map (
      I0 => \^ex_swap_instr\,
      I1 => \EX_Op1_reg[0]\(3),
      I2 => \^using_fpga.native_3\(1),
      I3 => \^using_fpga.native_3\(0),
      I4 => \EX_Op1_reg[0]\(2),
      I5 => ex_Enable_Sext_Shift,
      O => \Using_FPGA.Native_i_3__2_n_0\
    );
\Using_FPGA.Native_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_1\,
      I2 => \^using_fpga.native_3\(1),
      I3 => \EX_Op1_reg[0]\(20),
      I4 => \^using_fpga.native_3\(0),
      I5 => \EX_Op1_reg[0]\(21),
      O => \Data_Flow_I/Shift_Logic_Module_I/O10_out\
    );
\Using_FPGA.Native_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_1\,
      I2 => \^using_fpga.native_3\(1),
      I3 => \EX_Op1_reg[0]\(21),
      I4 => \^using_fpga.native_3\(0),
      I5 => \EX_Op1_reg[0]\(22),
      O => \Data_Flow_I/Shift_Logic_Module_I/O9_out\
    );
\Using_FPGA.Native_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_1\,
      I2 => \^using_fpga.native_3\(1),
      I3 => \EX_Op1_reg[0]\(22),
      I4 => \^using_fpga.native_3\(0),
      I5 => \EX_Op1_reg[0]\(23),
      O => \Data_Flow_I/Shift_Logic_Module_I/O8_out\
    );
\Using_FPGA.Native_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_1\,
      I2 => \^using_fpga.native_3\(1),
      I3 => \EX_Op1_reg[0]\(23),
      I4 => \^using_fpga.native_3\(0),
      I5 => \EX_Op1_reg[0]\(24),
      O => \Data_Flow_I/Shift_Logic_Module_I/O7_out\
    );
\Using_FPGA.Native_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_1\,
      I2 => \^using_fpga.native_3\(1),
      I3 => \EX_Op1_reg[0]\(24),
      I4 => \^using_fpga.native_3\(0),
      I5 => \EX_Op1_reg[0]\(25),
      O => \Data_Flow_I/Shift_Logic_Module_I/O6_out\
    );
\Using_FPGA.Native_i_3__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_1\,
      I2 => \^using_fpga.native_3\(1),
      I3 => \EX_Op1_reg[0]\(25),
      I4 => \^using_fpga.native_3\(0),
      I5 => \EX_Op1_reg[0]\(26),
      O => \Data_Flow_I/Shift_Logic_Module_I/O5_out\
    );
\Using_FPGA.Native_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_1\,
      I2 => \^using_fpga.native_3\(1),
      I3 => \EX_Op1_reg[0]\(26),
      I4 => \^using_fpga.native_3\(0),
      I5 => \EX_Op1_reg[0]\(27),
      O => \Data_Flow_I/Shift_Logic_Module_I/O4_out\
    );
\Using_FPGA.Native_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_1\,
      I2 => \^using_fpga.native_3\(1),
      I3 => \EX_Op1_reg[0]\(27),
      I4 => \^using_fpga.native_3\(0),
      I5 => \EX_Op1_reg[0]\(28),
      O => \Data_Flow_I/Shift_Logic_Module_I/O3_out\
    );
\Using_FPGA.Native_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_1\,
      I2 => \^using_fpga.native_3\(1),
      I3 => \EX_Op1_reg[0]\(28),
      I4 => \^using_fpga.native_3\(0),
      I5 => \EX_Op1_reg[0]\(29),
      O => \Data_Flow_I/Shift_Logic_Module_I/O2_out\
    );
\Using_FPGA.Native_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_1\,
      I2 => \^using_fpga.native_3\(1),
      I3 => \EX_Op1_reg[0]\(29),
      I4 => \^using_fpga.native_3\(0),
      I5 => \EX_Op1_reg[0]\(30),
      O => \Data_Flow_I/Shift_Logic_Module_I/O1_out\
    );
\Using_FPGA.Native_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABFFFFFFFFFFF"
    )
        port map (
      I0 => \^ex_swap_instr\,
      I1 => \EX_Op1_reg[0]\(4),
      I2 => \^using_fpga.native_3\(1),
      I3 => \^using_fpga.native_3\(0),
      I4 => \EX_Op1_reg[0]\(3),
      I5 => ex_Enable_Sext_Shift,
      O => \Using_FPGA.Native_i_3__3_n_0\
    );
\Using_FPGA.Native_i_3__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_1\,
      I2 => \^using_fpga.native_3\(1),
      I3 => \EX_Op1_reg[0]\(30),
      I4 => \^using_fpga.native_3\(0),
      I5 => \EX_Op1_reg[0]\(31),
      O => \Data_Flow_I/Shift_Logic_Module_I/O0_out\
    );
\Using_FPGA.Native_i_3__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555DDD555D5"
    )
        port map (
      I0 => \EX_Op1_reg[16]_0\,
      I1 => ex_Enable_Sext_Shift,
      I2 => \EX_Op1_reg[24]_1\,
      I3 => \^using_fpga.native_3\(1),
      I4 => \Using_FPGA.Native_i_5__1_n_0\,
      I5 => \^ex_swap_instr\,
      O => \Using_FPGA.Native_i_3__31_n_0\
    );
\Using_FPGA.Native_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABFFFFFFFFFFF"
    )
        port map (
      I0 => \^ex_swap_instr\,
      I1 => \EX_Op1_reg[0]\(5),
      I2 => \^using_fpga.native_3\(1),
      I3 => \^using_fpga.native_3\(0),
      I4 => \EX_Op1_reg[0]\(4),
      I5 => ex_Enable_Sext_Shift,
      O => \Using_FPGA.Native_i_3__4_n_0\
    );
\Using_FPGA.Native_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABFFFFFFFFFFF"
    )
        port map (
      I0 => \^ex_swap_instr\,
      I1 => \EX_Op1_reg[0]\(6),
      I2 => \^using_fpga.native_3\(1),
      I3 => \^using_fpga.native_3\(0),
      I4 => \EX_Op1_reg[0]\(5),
      I5 => ex_Enable_Sext_Shift,
      O => \Using_FPGA.Native_i_3__5_n_0\
    );
\Using_FPGA.Native_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABFFFFFFFFFFF"
    )
        port map (
      I0 => \^ex_swap_instr\,
      I1 => \EX_Op1_reg[0]\(7),
      I2 => \^using_fpga.native_3\(1),
      I3 => \^using_fpga.native_3\(0),
      I4 => \EX_Op1_reg[0]\(6),
      I5 => ex_Enable_Sext_Shift,
      O => \Using_FPGA.Native_i_3__6_n_0\
    );
\Using_FPGA.Native_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABFFFFFFFFFFF"
    )
        port map (
      I0 => \^ex_swap_instr\,
      I1 => \EX_Op1_reg[0]\(8),
      I2 => \^using_fpga.native_3\(1),
      I3 => \^using_fpga.native_3\(0),
      I4 => \EX_Op1_reg[0]\(7),
      I5 => ex_Enable_Sext_Shift,
      O => \Using_FPGA.Native_i_3__7_n_0\
    );
\Using_FPGA.Native_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA0A8080A00A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_0\,
      I2 => \^using_fpga.native_3\(0),
      I3 => \EX_Op1_reg[0]\(8),
      I4 => \^using_fpga.native_3\(1),
      I5 => \EX_Op1_reg[0]\(9),
      O => \Data_Flow_I/Shift_Logic_Module_I/O23_out\
    );
\Using_FPGA.Native_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA0A8080A00A808"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => \EX_Op1_reg[24]_0\,
      I2 => \^using_fpga.native_3\(0),
      I3 => \EX_Op1_reg[0]\(9),
      I4 => \^using_fpga.native_3\(1),
      I5 => \EX_Op1_reg[0]\(10),
      O => \Data_Flow_I/Shift_Logic_Module_I/O22_out\
    );
\Using_FPGA.Native_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DFF0800"
    )
        port map (
      I0 => ex_shift_op(1),
      I1 => ex_MSR(1),
      I2 => ex_shift_op(0),
      I3 => \^using_fpga.native_3\(0),
      I4 => \EX_Op1_reg[0]\(31),
      O => \Using_FPGA.Native_i_5__1_n_0\
    );
\Using_FPGA.Native_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCFF5FFFDC005000"
    )
        port map (
      I0 => S0_AXIS_TVALID,
      I1 => \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]_1\,
      I2 => ex_fsl_get,
      I3 => ex_valid,
      I4 => ex_fsl_put,
      I5 => fsl_carry_hold_value,
      O => EX_FSL_Carry
    );
\Using_FPGA.Native_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4440"
    )
        port map (
      I0 => FSL_Put_Blocking,
      I1 => ex_valid,
      I2 => ex_fsl_get,
      I3 => ex_fsl_put,
      I4 => fsl_carry_hold,
      O => EX_FSL_Write_Carry
    );
\Using_FPGA.Native_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => ex_load_shift_carry,
      I1 => ex_load_alu_carry_reg_n_0,
      I2 => ex_valid,
      O => \Data_Flow_I/msr_reg_i/p_17_in\
    );
\Using_FPGA.Native_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0057"
    )
        port map (
      I0 => ex_valid,
      I1 => ex_load_alu_carry_reg_n_0,
      I2 => ex_load_shift_carry,
      I3 => EX_FSL_Write_Carry,
      O => \Using_FPGA.Native_i_9__0_n_0\
    );
\Using_FPGA_2.ex_byte_access_i_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_40
     port map (
      Clk => Clk,
      E(0) => of_PipeRun_for_ce,
      \Using_FPGA.Native_0\ => PreFetch_Buffer_I1_n_220,
      mem_byte_access_reg => \^ex_byte_access\,
      \out\(0) => reset_bool_for_rst
    );
\Using_FPGA_2.ex_doublet_access_i_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_41
     port map (
      Clk => Clk,
      D(3 downto 0) => \^d\(93 downto 90),
      E(0) => of_PipeRun_for_ce,
      \EX_Op1_reg[31]\(0) => \EX_Op1_reg[0]\(0),
      \EX_Op2_reg[31]\(0) => \EX_Op2_reg[31]\(0),
      \Using_FPGA.Native_0\ => PreFetch_Buffer_I1_n_221,
      \Using_FPGA.Native_1\ => \^ex_reverse_byteorder\,
      \Using_FPGA.Native_2\ => \^ex_byte_access\,
      \Using_FPGA.Native_3\(0) => \Using_FPGA.Native_7\(0),
      mem_doublet_access_reg => \^ex_doublet_access\,
      \out\(0) => reset_bool_for_rst
    );
\Using_FPGA_2.ex_is_load_instr_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_42
     port map (
      Clk => Clk,
      D(0) => \^d\(95),
      E(0) => of_PipeRun_for_ce,
      MEM_Sel_MEM_Res_I_reg => \Using_FPGA_2.ex_is_load_instr_Inst_n_3\,
      \Using_FPGA.Native_0\ => PreFetch_Buffer_I1_n_67,
      ex_Sel_SPR_BTR_reg => MEM_Sel_MEM_Res_I_i_2_n_0,
      ex_Sel_SPR_EDR => ex_Sel_SPR_EDR,
      ex_Sel_SPR_ESR => ex_Sel_SPR_ESR,
      ex_Sel_SPR_FSR => ex_Sel_SPR_FSR,
      ex_Sel_SPR_PVR => ex_Sel_SPR_PVR,
      ex_is_load_instr_s => ex_is_load_instr_s,
      ex_is_multi_instr2 => ex_is_multi_instr2,
      ex_valid => ex_valid,
      mem_is_multi_or_load_instr0 => mem_is_multi_or_load_instr0,
      \out\(0) => reset_bool_for_rst
    );
\Using_FPGA_2.ex_is_lwx_instr_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_43
     port map (
      Clk => Clk,
      E(0) => of_PipeRun_for_ce,
      \Using_FPGA.Native_0\ => PreFetch_Buffer_I1_n_216,
      ex_is_lwx_instr_s => ex_is_lwx_instr_s,
      \out\(0) => reset_bool_for_rst
    );
\Using_FPGA_2.ex_is_swx_instr_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_44
     port map (
      Clk => Clk,
      D(0) => \^d\(94),
      D119_out => D119_out,
      E(0) => of_PipeRun_for_ce,
      MEM_DataBus_Access_reg => \Using_FPGA_2.ex_is_swx_instr_Inst_n_1\,
      MEM_DataBus_Access_reg_0 => \^mem_databus_access\,
      ex_branch_with_delayslot_reg => \^mem_pc_i_reg[31]\,
      ex_is_load_instr_s => ex_is_load_instr_s,
      ex_is_swx_instr_s => ex_is_swx_instr_s,
      ex_load_store_instr_s => ex_load_store_instr_s,
      ex_reservation => ex_reservation,
      ex_valid => ex_valid,
      mem_load_store_access_reg => \Using_FPGA_2.ex_is_swx_instr_Inst_n_2\,
      mem_valid_reg(0) => \^wb_instr_reg[31]_0\,
      \out\(0) => reset_bool_for_rst
    );
\Using_FPGA_2.ex_load_store_instr_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_45
     port map (
      Clk => Clk,
      E(0) => of_PipeRun_for_ce,
      EX_FSL_Carry => EX_FSL_Carry,
      EX_FSL_Write_Carry => EX_FSL_Write_Carry,
      \EX_Op1_reg[29]\(0) => \EX_Op1_reg[0]\(2),
      SRI => SRI,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\ => PreFetch_Buffer_I1_n_57,
      \Using_LWX_SWX_instr.ex_reservation_reg\ => \Using_FPGA_2.ex_load_store_instr_Inst_n_3\,
      ex_MSR(0) => ex_MSR(1),
      ex_branch_with_delayslot_reg => \^mem_pc_i_reg[31]\,
      ex_is_lwx_instr_s => ex_is_lwx_instr_s,
      ex_is_swx_instr_s => ex_is_swx_instr_s,
      ex_load_store_instr_s => ex_load_store_instr_s,
      ex_move_to_MSR_instr => ex_move_to_MSR_instr,
      ex_reservation => ex_reservation,
      ex_set_bip_reg => \Use_MuxCy[3].OF_Piperun_Stage_n_6\,
      ex_valid => ex_valid,
      ex_valid_reg => \Using_FPGA.Native_i_3_n_0\,
      ex_valid_reg_0 => \Using_FPGA.Native_i_9__0_n_0\,
      \out\(0) => reset_bool_for_rst,
      p_17_in => \Data_Flow_I/msr_reg_i/p_17_in\
    );
\Using_FPGA_2.ex_reverse_mem_access_inst\: entity work.microblaze_v9_5_3_MB_FDRE_46
     port map (
      Clk => Clk,
      E(0) => of_PipeRun_for_ce,
      \Using_FPGA.Native_0\ => PreFetch_Buffer_I1_n_68,
      ex_reverse_byteorder => \^ex_reverse_byteorder\,
      \out\(0) => reset_bool_for_rst
    );
\Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst\: entity work.microblaze_v9_5_3_MB_FDRE_47
     port map (
      Clk => Clk,
      E(0) => of_PipeRun_for_ce,
      \EX_Op1_reg[28]\(0) => \EX_Op1_reg[0]\(3),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      ex_MSR(0) => ex_MSR(2),
      ex_branch_with_delayslot_reg => \^mem_pc_i_reg[31]\,
      ex_move_to_MSR_instr => ex_move_to_MSR_instr,
      \ex_opcode_reg[4]\ => \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst_n_0\,
      ex_set_bip_reg => ex_set_bip_reg_n_0,
      ex_valid => ex_valid,
      \out\(0) => reset_bool_for_rst
    );
\Using_FPGA_3.of_clear_MSR_BIP_hold_Inst\: entity work.MB_FDR
     port map (
      Clk => Clk,
      E(0) => of_PipeRun_for_ce,
      Q(5) => ex_opcode(0),
      Q(4) => ex_opcode(1),
      Q(3) => ex_opcode(2),
      Q(2) => ex_opcode(3),
      Q(1) => ex_opcode(4),
      Q(0) => ex_opcode(5),
      \Using_FPGA.Native_0\ => \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst_n_0\,
      ex_branch_with_delayslot_reg => \^mem_pc_i_reg[31]\,
      ex_valid => ex_valid,
      \out\(0) => reset_bool_for_rst,
      p_0_in82_in => p_0_in82_in
    );
\Using_FPGA_4.of_read_ex_write_op1_conflict_INST1\: entity work.\microblaze_v9_5_3_MB_LUT6__parameterized3\
     port map (
      Q(2) => \ex_gpr_write_addr_reg_n_0_[0]\,
      Q(1) => I2,
      Q(0) => I4,
      ex_is_multi_or_load_instr => ex_is_multi_or_load_instr,
      of_pipe_ctrl(0) => of_pipe_ctrl(5),
      of_predecode(2) => of_predecode(1),
      of_predecode(1) => of_predecode(2),
      of_predecode(0) => of_predecode(3),
      of_read_ex_write_op1_conflict_part2 => of_read_ex_write_op1_conflict_part2
    );
\Using_FPGA_4.of_read_ex_write_op1_conflict_INST2\: entity work.\microblaze_v9_5_3_MB_LUT6__parameterized4\
     port map (
      Q(1) => I0,
      Q(0) => \ex_gpr_write_addr_reg_n_0_[4]\,
      ex_gpr_write_reg => ex_gpr_write_reg_n_0,
      ex_valid => ex_valid,
      of_predecode(1) => of_predecode(4),
      of_predecode(0) => of_predecode(5),
      of_read_ex_write_op1_conflict_part2 => of_read_ex_write_op1_conflict_part2
    );
\Using_FPGA_4.of_read_ex_write_op2_conflict_INST1\: entity work.\microblaze_v9_5_3_MB_LUT6__parameterized7\
     port map (
      Q(2) => \ex_gpr_write_addr_reg_n_0_[0]\,
      Q(1) => I2,
      Q(0) => I4,
      of_predecode(2) => of_predecode(6),
      of_predecode(1) => of_predecode(7),
      of_predecode(0) => of_predecode(8),
      of_read_ex_write_op2_conflict_part1 => of_read_ex_write_op2_conflict_part1
    );
\Using_FPGA_4.of_read_ex_write_op2_conflict_INST2\: entity work.\microblaze_v9_5_3_MB_LUT6__parameterized8\
     port map (
      Q(1) => I0,
      Q(0) => \ex_gpr_write_addr_reg_n_0_[4]\,
      ex_gpr_write_reg => ex_gpr_write_reg_n_0,
      ex_valid => ex_valid,
      of_predecode(1) => of_predecode(9),
      of_predecode(0) => of_predecode(10),
      of_read_ex_write_op2_conflict_part2 => of_read_ex_write_op2_conflict_part2
    );
\Using_FPGA_4.of_read_ex_write_op3_conflict_INST1\: entity work.\microblaze_v9_5_3_MB_LUT6__parameterized11\
     port map (
      D(2) => \^of_gpr_op3_rd_addr\(0),
      D(1) => \^of_gpr_op3_rd_addr\(1),
      D(0) => \^of_gpr_op3_rd_addr\(2),
      Q(2) => \ex_gpr_write_addr_reg_n_0_[0]\,
      Q(1) => I2,
      Q(0) => I4,
      of_read_ex_write_op3_conflict_part1 => of_read_ex_write_op3_conflict_part1
    );
\Using_FPGA_4.of_read_ex_write_op3_conflict_INST2\: entity work.\microblaze_v9_5_3_MB_LUT6__parameterized12\
     port map (
      D(1) => \^of_gpr_op3_rd_addr\(3),
      D(0) => \^of_gpr_op3_rd_addr\(4),
      Q(1) => I0,
      Q(0) => \ex_gpr_write_addr_reg_n_0_[4]\,
      ex_gpr_write_reg => ex_gpr_write_reg_n_0,
      ex_valid => ex_valid,
      of_read_ex_write_op3_conflict_part2 => of_read_ex_write_op3_conflict_part2
    );
\Using_FPGA_4.of_read_mem_write_op1_conflict_INST1\: entity work.\microblaze_v9_5_3_MB_LUT6__parameterized5\
     port map (
      Q(2) => mem_gpr_write_addr(0),
      Q(1) => mem_gpr_write_addr(1),
      Q(0) => mem_gpr_write_addr(2),
      mem_is_multi_or_load_instr => mem_is_multi_or_load_instr,
      of_pipe_ctrl(0) => of_pipe_ctrl(6),
      of_predecode(2) => of_predecode(1),
      of_predecode(1) => of_predecode(2),
      of_predecode(0) => of_predecode(3),
      of_read_mem_write_op1_conflict_part2 => of_read_mem_write_op1_conflict_part2
    );
\Using_FPGA_4.of_read_mem_write_op1_conflict_INST2\: entity work.\microblaze_v9_5_3_MB_LUT6__parameterized6\
     port map (
      Q(1) => mem_gpr_write_addr(3),
      Q(0) => mem_gpr_write_addr(4),
      mem_gpr_write => mem_gpr_write,
      mem_valid_instr => mem_valid_instr,
      of_predecode(1) => of_predecode(4),
      of_predecode(0) => of_predecode(5),
      of_read_mem_write_op1_conflict_part2 => of_read_mem_write_op1_conflict_part2
    );
\Using_FPGA_4.of_read_mem_write_op2_conflict_INST1\: entity work.\microblaze_v9_5_3_MB_LUT6__parameterized9\
     port map (
      Q(2) => mem_gpr_write_addr(0),
      Q(1) => mem_gpr_write_addr(1),
      Q(0) => mem_gpr_write_addr(2),
      of_predecode(2) => of_predecode(6),
      of_predecode(1) => of_predecode(7),
      of_predecode(0) => of_predecode(8),
      of_read_mem_write_op2_conflict_part1 => of_read_mem_write_op2_conflict_part1
    );
\Using_FPGA_4.of_read_mem_write_op2_conflict_INST2\: entity work.\microblaze_v9_5_3_MB_LUT6__parameterized10\
     port map (
      Q(1) => mem_gpr_write_addr(3),
      Q(0) => mem_gpr_write_addr(4),
      mem_gpr_write => mem_gpr_write,
      mem_valid_instr => mem_valid_instr,
      of_predecode(1) => of_predecode(9),
      of_predecode(0) => of_predecode(10),
      of_read_mem_write_op2_conflict_part2 => of_read_mem_write_op2_conflict_part2
    );
\Using_FPGA_4.of_read_mem_write_op3_conflict_INST1\: entity work.\microblaze_v9_5_3_MB_LUT6__parameterized13\
     port map (
      D(2) => \^of_gpr_op3_rd_addr\(0),
      D(1) => \^of_gpr_op3_rd_addr\(1),
      D(0) => \^of_gpr_op3_rd_addr\(2),
      Q(2) => mem_gpr_write_addr(0),
      Q(1) => mem_gpr_write_addr(1),
      Q(0) => mem_gpr_write_addr(2),
      mem_is_multi_or_load_instr => mem_is_multi_or_load_instr,
      of_pipe_ctrl(0) => of_pipe_ctrl(10),
      of_predecode(0) => of_predecode(0),
      of_read_mem_write_op3_conflict_part2 => of_read_mem_write_op3_conflict_part2
    );
\Using_FPGA_4.of_read_mem_write_op3_conflict_INST2\: entity work.\microblaze_v9_5_3_MB_LUT6__parameterized14\
     port map (
      D(1) => \^of_gpr_op3_rd_addr\(3),
      D(0) => \^of_gpr_op3_rd_addr\(4),
      Q(1) => mem_gpr_write_addr(3),
      Q(0) => mem_gpr_write_addr(4),
      mem_gpr_write => mem_gpr_write,
      mem_valid_instr => mem_valid_instr,
      of_read_mem_write_op3_conflict_part2 => of_read_mem_write_op3_conflict_part2
    );
\Using_FSL.ex_fsl_blocking_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I1_n_63,
      Q => FSL_Put_Blocking,
      R => '0'
    );
\Using_FSL.ex_fsl_control_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_fsl_control,
      Q => \^fsl_put_control\,
      R => reset_bool_for_rst
    );
\Using_FSL.ex_fsl_get_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I1_n_54,
      Q => ex_fsl_get,
      R => '0'
    );
\Using_FSL.ex_fsl_put_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I1_n_55,
      Q => ex_fsl_put,
      R => reset_bool_for_rst
    );
\Using_FSL.ex_sel_fsl_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I1_n_62,
      Q => ex_sel_fsl,
      R => '0'
    );
\Using_LWX_SWX_instr.ex_reservation_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA_2.ex_load_store_instr_Inst_n_3\,
      Q => ex_reservation,
      R => '0'
    );
WB_Byte_Access_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_byte_access,
      Q => \^wb_byte_access\,
      R => reset_bool_for_rst
    );
WB_DelaySlot_Instr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_delayslot_instr,
      Q => \^d\(0),
      R => reset_bool_for_rst
    );
WB_Doublet_Access_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_doublet_access,
      Q => wb_doublet_access,
      R => reset_bool_for_rst
    );
active_wakeup_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Sleep_Decode,
      I1 => Wakeup(0),
      I2 => Wakeup(1),
      O => active_wakeup0
    );
active_wakeup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => active_wakeup0,
      Q => active_wakeup,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_BTR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_BTR,
      Q => ex_Sel_SPR_BTR,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_EAR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_EAR,
      Q => ex_Sel_SPR_EAR,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_EDR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_EDR,
      Q => ex_Sel_SPR_EDR,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_ESR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_ESR,
      Q => ex_Sel_SPR_ESR,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_FSR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_FSR,
      Q => ex_Sel_SPR_FSR,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_PVR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_PVR,
      Q => ex_Sel_SPR_PVR,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_SHR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_SHR,
      Q => ex_Sel_SPR_SHR,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_SLR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_SLR,
      Q => ex_Sel_SPR_SLR,
      R => reset_bool_for_rst
    );
ex_Write_DCache_decode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => ex_Write_DCache_decode_cmb,
      Q => ex_write_dcache_instr,
      R => reset_bool_for_rst
    );
ex_Write_ICache_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => ex_Write_ICache_i_cmb,
      Q => ex_Write_ICache_i,
      R => reset_bool_for_rst
    );
ex_alu_sel_logic_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_69,
      Q => \^ex_alu_sel_logic\,
      S => reset_bool_for_rst
    );
ex_branch_with_delayslot_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_branch_with_delayslot35_out,
      Q => ex_branch_with_delayslot,
      R => reset_bool_for_rst
    );
ex_delayslot_Instr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_delayslot_Instr0,
      Q => ex_delayslot_Instr,
      R => reset_bool_for_rst
    );
ex_enable_alu_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_114,
      Q => EX_Enable_ALU,
      R => reset_bool_for_rst
    );
ex_enable_sext_shift_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_enable_sext_shift_i0,
      Q => ex_Enable_Sext_Shift,
      R => reset_bool_for_rst
    );
ex_first_cycle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_PipeRun_for_ce,
      Q => ex_first_cycle,
      R => reset_bool_for_rst
    );
\ex_gpr_write_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(0),
      Q => \ex_gpr_write_addr_reg_n_0_[0]\,
      R => reset_bool_for_rst
    );
\ex_gpr_write_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(1),
      Q => I2,
      R => reset_bool_for_rst
    );
\ex_gpr_write_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(2),
      Q => I4,
      R => reset_bool_for_rst
    );
\ex_gpr_write_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(3),
      Q => I0,
      R => reset_bool_for_rst
    );
\ex_gpr_write_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(4),
      Q => \ex_gpr_write_addr_reg_n_0_[4]\,
      R => reset_bool_for_rst
    );
ex_gpr_write_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I1_n_53,
      Q => ex_gpr_write_reg_n_0,
      R => '0'
    );
\ex_instr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(0),
      Q => ex_instr(0),
      R => '0'
    );
\ex_instr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(4),
      Q => ex_instr(10),
      R => '0'
    );
\ex_instr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op1_rd_addr\(0),
      Q => ex_instr(11),
      R => '0'
    );
\ex_instr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op1_rd_addr\(1),
      Q => ex_instr(12),
      R => '0'
    );
\ex_instr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op1_rd_addr\(2),
      Q => ex_instr(13),
      R => '0'
    );
\ex_instr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op1_rd_addr\(3),
      Q => ex_instr(14),
      R => '0'
    );
\ex_instr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op1_rd_addr\(4),
      Q => ex_instr(15),
      R => '0'
    );
\ex_instr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(0),
      Q => ex_instr(16),
      R => '0'
    );
\ex_instr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(1),
      Q => ex_instr(17),
      R => '0'
    );
\ex_instr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(2),
      Q => ex_instr(18),
      R => '0'
    );
\ex_instr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(3),
      Q => ex_instr(19),
      R => '0'
    );
\ex_instr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(1),
      Q => ex_instr(1),
      R => '0'
    );
\ex_instr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(4),
      Q => ex_instr(20),
      R => '0'
    );
\ex_instr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(5),
      Q => ex_instr(21),
      R => '0'
    );
\ex_instr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(6),
      Q => ex_instr(22),
      R => '0'
    );
\ex_instr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(7),
      Q => ex_instr(23),
      R => '0'
    );
\ex_instr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(8),
      Q => ex_instr(24),
      R => '0'
    );
\ex_instr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(9),
      Q => ex_instr(25),
      R => '0'
    );
\ex_instr_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(10),
      Q => ex_instr(26),
      R => '0'
    );
\ex_instr_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(11),
      Q => \ex_instr_reg_n_0_[27]\,
      R => '0'
    );
\ex_instr_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(12),
      Q => ex_instr(28),
      R => '0'
    );
\ex_instr_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(13),
      Q => ex_instr(29),
      R => '0'
    );
\ex_instr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(2),
      Q => ex_instr(2),
      R => '0'
    );
\ex_instr_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(14),
      Q => \ex_instr_reg_n_0_[30]\,
      R => '0'
    );
\ex_instr_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(15),
      Q => ex_instr(31),
      R => '0'
    );
\ex_instr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(3),
      Q => ex_instr(3),
      R => '0'
    );
\ex_instr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(4),
      Q => ex_instr(4),
      R => '0'
    );
\ex_instr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(5),
      Q => ex_instr(5),
      R => '0'
    );
\ex_instr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(0),
      Q => ex_instr(6),
      R => '0'
    );
\ex_instr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(1),
      Q => ex_instr(7),
      R => '0'
    );
\ex_instr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(2),
      Q => ex_instr(8),
      R => '0'
    );
\ex_instr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(3),
      Q => ex_instr(9),
      R => '0'
    );
ex_is_div_instr_I_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I1_n_56,
      Q => EX_Is_Div_Instr,
      R => '0'
    );
ex_is_multi_instr2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_65,
      Q => ex_is_multi_instr2,
      R => reset_bool_for_rst
    );
ex_is_multi_or_load_instr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_is_multi_or_load_instr0,
      Q => ex_is_multi_or_load_instr,
      R => reset_bool_for_rst
    );
ex_jump_hold_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => jump_logic_I1_n_8,
      Q => ex_jump_hold,
      R => '0'
    );
ex_jump_nodelay_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Use_MuxCy[10].OF_Piperun_Stage_n_1\,
      Q => ex_jump_nodelay,
      R => '0'
    );
ex_load_alu_carry_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_61,
      Q => ex_load_alu_carry_reg_n_0,
      R => reset_bool_for_rst
    );
ex_load_shift_carry_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_64,
      Q => ex_load_shift_carry,
      R => reset_bool_for_rst
    );
ex_mbar_decode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => ex_mbar_decode_cmb,
      Q => ex_mbar_decode,
      R => reset_bool_for_rst
    );
ex_mbar_is_sleep_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => ex_mbar_is_sleep_cmb,
      Q => ex_mbar_is_sleep,
      R => reset_bool_for_rst
    );
ex_mbar_sleep_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => ex_mbar_sleep,
      I1 => ex_mbar_sleep0,
      I2 => active_wakeup,
      I3 => reset_bool_for_rst,
      O => ex_mbar_sleep_i_1_n_0
    );
ex_mbar_sleep_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ex_first_cycle,
      I1 => ex_mbar_is_sleep,
      I2 => ex_valid,
      I3 => ex_mbar_decode,
      O => ex_mbar_sleep0
    );
ex_mbar_sleep_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => ex_mbar_sleep_i_1_n_0,
      Q => ex_mbar_sleep,
      R => '0'
    );
ex_mbar_stall_no_sleep_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \ex_gpr_write_addr_reg_n_0_[4]\,
      I1 => if_fetch_in_progress,
      I2 => I0,
      I3 => mem_valid_instr,
      O => ex_mbar_stall_no_sleep_10
    );
ex_mbar_stall_no_sleep_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => ex_mbar_stall_no_sleep_10,
      Q => ex_mbar_stall_no_sleep_1,
      R => reset_bool_for_rst
    );
ex_mfsmsr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_MSR5_out,
      Q => mem_is_msr_instr0,
      R => reset_bool_for_rst
    );
ex_move_to_MSR_instr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_move_to_MSR_instr10_out,
      Q => ex_move_to_MSR_instr,
      R => reset_bool_for_rst
    );
\ex_opcode_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(0),
      Q => ex_opcode(0),
      R => reset_bool_for_rst
    );
\ex_opcode_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(1),
      Q => ex_opcode(1),
      R => reset_bool_for_rst
    );
\ex_opcode_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(2),
      Q => ex_opcode(2),
      R => reset_bool_for_rst
    );
\ex_opcode_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(3),
      Q => ex_opcode(3),
      R => reset_bool_for_rst
    );
\ex_opcode_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(4),
      Q => ex_opcode(4),
      R => reset_bool_for_rst
    );
\ex_opcode_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_instr(5),
      Q => ex_opcode(5),
      R => reset_bool_for_rst
    );
ex_sel_alu_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_sel_alu_i0,
      Q => ex_sel_alu_i,
      S => reset_bool_for_rst
    );
ex_set_bip_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_set_bip,
      Q => ex_set_bip_reg_n_0,
      R => reset_bool_for_rst
    );
ex_sleep_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => Sleep_Decode,
      I1 => ex_sleep_i_i_2_n_0,
      I2 => active_wakeup,
      I3 => reset_bool_for_rst,
      O => ex_sleep_i_i_1_n_0
    );
ex_sleep_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAA2AAA2AAAAA"
    )
        port map (
      I0 => ex_mbar_sleep,
      I1 => ex_valid,
      I2 => ex_mbar_decode,
      I3 => ex_jump_hold,
      I4 => ex_first_cycle,
      I5 => ex_mbar_stall_no_sleep_1,
      O => ex_sleep_i_i_2_n_0
    );
ex_sleep_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => ex_sleep_i_i_1_n_0,
      Q => Sleep_Decode,
      R => '0'
    );
ex_valid_jump_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => jump_logic_I1_n_4,
      Q => ex_valid_jump,
      R => '0'
    );
ex_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => jump_logic_I1_n_5,
      Q => ex_valid,
      R => '0'
    );
\ex_which_branch_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(3),
      Q => p_0_in82_in,
      R => reset_bool_for_rst
    );
fsl_carry_hold_value_cmb_inferred_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ex_fsl_put,
      I1 => ex_valid,
      O => FSL_Put
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_FSR
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_ESR
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_PVR_Select(2)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_PVR_Select(3)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_PVR
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_EDR
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_SLR
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_BTR
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_EAR
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_SHR
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_PVR_Select(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_PVR_Select(1)
    );
if_fetch_in_progress_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I1_n_49,
      Q => if_fetch_in_progress,
      R => reset_bool_for_rst
    );
if_missed_fetch_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I1_n_50,
      Q => if_missed_fetch,
      R => reset_bool_for_rst
    );
if_pc_incr_carry_and_0: entity work.carry_and_48
     port map (
      if_missed_fetch => if_missed_fetch,
      if_pc_incr_carry0 => if_pc_incr_carry0,
      lopt => \^lopt_3\,
      lopt_1 => \^lopt_4\,
      lopt_2 => \^lopt_5\
    );
if_pc_incr_carry_and_3: entity work.carry_and_49
     port map (
      if_fetch_for_timing_optimization1 => if_fetch_for_timing_optimization1,
      if_pc_incr_carry0 => if_pc_incr_carry0,
      if_pc_incr_carry3 => if_pc_incr_carry3,
      lopt => lopt_6,
      lopt_1 => lopt_7
    );
jump_logic_I1: entity work.jump_logic
     port map (
      Clk => Clk,
      E(0) => of_PipeRun_for_ce,
      \EX_Branch_CMP_Op1_reg[0]\(0) => \EX_Branch_CMP_Op1_reg[0]_0\(0),
      EX_MBAR_Stall => EX_MBAR_Stall,
      EX_Valid => ex_valid_jump,
      \Using_FPGA.Native\ => PreFetch_Buffer_I1_n_107,
      ex_branch_with_delayslot => ex_branch_with_delayslot,
      ex_branch_with_delayslot_reg => PreFetch_Buffer_I1_n_66,
      ex_branch_with_delayslot_reg_0 => \^mem_pc_i_reg[31]\,
      ex_delayslot_Instr0 => ex_delayslot_Instr0,
      ex_delayslot_Instr2 => ex_delayslot_Instr2,
      ex_first_cycle => ex_first_cycle,
      ex_jump_hold => ex_jump_hold,
      ex_jump_hold_reg => jump_logic_I1_n_8,
      ex_jump_nodelay => ex_jump_nodelay,
      ex_jump_q => ex_jump_q,
      ex_mbar_decode => ex_mbar_decode,
      ex_mbar_sleep => ex_mbar_sleep,
      ex_mbar_stall_no_sleep_1 => ex_mbar_stall_no_sleep_1,
      ex_op1_cmp_eq => ex_op1_cmp_eq,
      ex_op1_cmp_eq1 => ex_op1_cmp_eq1,
      ex_op1_cmp_eq_n5_out => ex_op1_cmp_eq_n5_out,
      ex_op1_cmp_equal => ex_op1_cmp_equal,
      ex_op1_cmp_equal_n => ex_op1_cmp_equal_n,
      ex_op1_zero => ex_op1_zero,
      \^ex_valid\ => ex_valid,
      ex_valid_jump_reg => jump_logic_I1_n_4,
      ex_valid_jump_reg_0 => ex_valid_jump,
      ex_valid_reg => jump_logic_I1_n_5,
      force12_out => force12_out,
      force_Val10_out => force_Val10_out,
      keep_jump_taken_with_ds => keep_jump_taken_with_ds,
      keep_jump_taken_with_ds_reg => jump_logic_I1_n_9,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mem_jump_taken0 => mem_jump_taken0,
      \mem_pc_i_reg[31]\ => jump_logic_I1_n_3,
      of_valid => of_valid,
      \out\(0) => reset_bool_for_rst,
      use_Reg_Neg_DI1_out => use_Reg_Neg_DI1_out,
      use_Reg_Neg_S3_out => use_Reg_Neg_S3_out
    );
keep_jump_taken_with_ds_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => jump_logic_I1_n_9,
      Q => keep_jump_taken_with_ds,
      R => '0'
    );
mem_PipeRun_carry_and: entity work.carry_and_50
     port map (
      D(0) => \^d\(24),
      E(0) => \^wb_instr_reg[31]_0\,
      ex_branch_with_delayslot_reg => \^mem_pc_i_reg[31]\,
      ex_valid => ex_valid,
      lopt => lopt_13,
      lopt_1 => lopt_14,
      lopt_2 => lopt_15,
      mem_gpr_write => mem_gpr_write,
      mem_valid_instr => mem_valid_instr,
      mem_valid_reg => mem_PipeRun_carry_and_n_1,
      mem_wait_on_ready_N => mem_wait_on_ready_N,
      \out\(0) => reset_bool_for_rst,
      wb_PipeRun_i_reg(0) => \^wb_msr_i_reg[30]\(0),
      wb_gpr_write_i0 => wb_gpr_write_i0,
      wb_valid_reg => mem_PipeRun_carry_and_n_2
    );
mem_Write_DCache_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ex_write_dcache_instr,
      I1 => ex_valid,
      O => mem_Write_DCache_i_1_n_0
    );
mem_Write_DCache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => mem_Write_DCache_i_1_n_0,
      Q => mem_Write_DCache,
      R => reset_bool_for_rst
    );
mem_byte_access_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \^ex_byte_access\,
      Q => mem_byte_access,
      R => reset_bool_for_rst
    );
mem_delayslot_instr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_delayslot_Instr,
      Q => mem_delayslot_instr,
      R => reset_bool_for_rst
    );
mem_doublet_access_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \^ex_doublet_access\,
      Q => mem_doublet_access,
      R => reset_bool_for_rst
    );
\mem_gpr_write_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \ex_gpr_write_addr_reg_n_0_[0]\,
      Q => mem_gpr_write_addr(0),
      R => reset_bool_for_rst
    );
\mem_gpr_write_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => I2,
      Q => mem_gpr_write_addr(1),
      R => reset_bool_for_rst
    );
\mem_gpr_write_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => I4,
      Q => mem_gpr_write_addr(2),
      R => reset_bool_for_rst
    );
\mem_gpr_write_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => I0,
      Q => mem_gpr_write_addr(3),
      R => reset_bool_for_rst
    );
\mem_gpr_write_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \ex_gpr_write_addr_reg_n_0_[4]\,
      Q => mem_gpr_write_addr(4),
      R => reset_bool_for_rst
    );
mem_gpr_write_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_gpr_write_reg_n_0,
      Q => mem_gpr_write,
      R => reset_bool_for_rst
    );
\mem_instr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(0),
      Q => mem_instr(0),
      R => '0'
    );
\mem_instr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(10),
      Q => mem_instr(10),
      R => '0'
    );
\mem_instr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(11),
      Q => mem_instr(11),
      R => '0'
    );
\mem_instr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(12),
      Q => mem_instr(12),
      R => '0'
    );
\mem_instr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(13),
      Q => mem_instr(13),
      R => '0'
    );
\mem_instr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(14),
      Q => mem_instr(14),
      R => '0'
    );
\mem_instr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(15),
      Q => mem_instr(15),
      R => '0'
    );
\mem_instr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(16),
      Q => mem_instr(16),
      R => '0'
    );
\mem_instr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(17),
      Q => mem_instr(17),
      R => '0'
    );
\mem_instr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(18),
      Q => mem_instr(18),
      R => '0'
    );
\mem_instr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(19),
      Q => mem_instr(19),
      R => '0'
    );
\mem_instr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(1),
      Q => mem_instr(1),
      R => '0'
    );
\mem_instr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(20),
      Q => mem_instr(20),
      R => '0'
    );
\mem_instr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(21),
      Q => mem_instr(21),
      R => '0'
    );
\mem_instr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(22),
      Q => mem_instr(22),
      R => '0'
    );
\mem_instr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(23),
      Q => mem_instr(23),
      R => '0'
    );
\mem_instr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(24),
      Q => mem_instr(24),
      R => '0'
    );
\mem_instr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(25),
      Q => mem_instr(25),
      R => '0'
    );
\mem_instr_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(26),
      Q => mem_instr(26),
      R => '0'
    );
\mem_instr_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \ex_instr_reg_n_0_[27]\,
      Q => mem_instr(27),
      R => '0'
    );
\mem_instr_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(28),
      Q => mem_instr(28),
      R => '0'
    );
\mem_instr_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(29),
      Q => mem_instr(29),
      R => '0'
    );
\mem_instr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(2),
      Q => mem_instr(2),
      R => '0'
    );
\mem_instr_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \ex_instr_reg_n_0_[30]\,
      Q => mem_instr(30),
      R => '0'
    );
\mem_instr_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(31),
      Q => mem_instr(31),
      R => '0'
    );
\mem_instr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(3),
      Q => mem_instr(3),
      R => '0'
    );
\mem_instr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(4),
      Q => mem_instr(4),
      R => '0'
    );
\mem_instr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(5),
      Q => mem_instr(5),
      R => '0'
    );
\mem_instr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(6),
      Q => mem_instr(6),
      R => '0'
    );
\mem_instr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(7),
      Q => mem_instr(7),
      R => '0'
    );
\mem_instr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(8),
      Q => mem_instr(8),
      R => '0'
    );
\mem_instr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => ex_instr(9),
      Q => mem_instr(9),
      R => '0'
    );
mem_is_msr_instr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => mem_is_msr_instr0,
      Q => mem_sel_msr,
      R => reset_bool_for_rst
    );
mem_is_multi_or_load_instr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => mem_is_multi_or_load_instr0,
      Q => mem_is_multi_or_load_instr,
      R => reset_bool_for_rst
    );
mem_jump_taken_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => mem_jump_taken0,
      Q => mem_jump_taken,
      R => reset_bool_for_rst
    );
mem_load_store_access_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^mem_pc_i_reg[31]\,
      D => \Using_FPGA_2.ex_is_swx_instr_Inst_n_2\,
      Q => mem_load_store_access,
      R => reset_bool_for_rst
    );
mem_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => mem_PipeRun_carry_and_n_1,
      Q => mem_valid_instr,
      R => '0'
    );
mem_wait_on_ready_N_carry_or: entity work.carry_or_51
     port map (
      lopt => lopt_11,
      lopt_1 => lopt_12,
      mem_Write_DCache => mem_Write_DCache,
      mem_databus_ready => mem_databus_ready,
      mem_load_store_access => mem_load_store_access,
      mem_valid_instr => mem_valid_instr,
      mem_wait_on_ready_N => mem_wait_on_ready_N
    );
of_read_imm_reg_ii_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Use_MuxCy[10].OF_Piperun_Stage_n_2\,
      Q => of_read_imm_reg,
      R => '0'
    );
sign_16_23_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(7),
      I1 => \^using_fpga.native_3\(0),
      I2 => \^using_fpga.native_3\(1),
      O => \Using_FPGA.Native_4\
    );
wb_PipeRun_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^wb_instr_reg[31]_0\,
      Q => \^wb_msr_i_reg[30]\(0),
      R => reset_bool_for_rst
    );
\wb_gpr_write_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_gpr_write_addr(0),
      Q => \^d\(22),
      R => reset_bool_for_rst
    );
\wb_gpr_write_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_gpr_write_addr(1),
      Q => \^d\(21),
      R => reset_bool_for_rst
    );
\wb_gpr_write_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_gpr_write_addr(2),
      Q => \^d\(20),
      R => reset_bool_for_rst
    );
\wb_gpr_write_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_gpr_write_addr(3),
      Q => \^d\(19),
      R => reset_bool_for_rst
    );
\wb_gpr_write_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_gpr_write_addr(4),
      Q => \^d\(18),
      R => reset_bool_for_rst
    );
wb_gpr_write_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => wb_gpr_write_i0,
      Q => wb_gpr_write_i,
      R => '0'
    );
\wb_instr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(0),
      Q => \^d\(56),
      R => '0'
    );
\wb_instr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(10),
      Q => \^d\(46),
      R => '0'
    );
\wb_instr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(11),
      Q => \^d\(45),
      R => '0'
    );
\wb_instr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(12),
      Q => \^d\(44),
      R => '0'
    );
\wb_instr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(13),
      Q => \^d\(43),
      R => '0'
    );
\wb_instr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(14),
      Q => \^d\(42),
      R => '0'
    );
\wb_instr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(15),
      Q => \^d\(41),
      R => '0'
    );
\wb_instr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(16),
      Q => \^d\(40),
      R => '0'
    );
\wb_instr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(17),
      Q => \^d\(39),
      R => '0'
    );
\wb_instr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(18),
      Q => \^d\(38),
      R => '0'
    );
\wb_instr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(19),
      Q => \^d\(37),
      R => '0'
    );
\wb_instr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(1),
      Q => \^d\(55),
      R => '0'
    );
\wb_instr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(20),
      Q => \^d\(36),
      R => '0'
    );
\wb_instr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(21),
      Q => \^d\(35),
      R => '0'
    );
\wb_instr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(22),
      Q => \^d\(34),
      R => '0'
    );
\wb_instr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(23),
      Q => \^d\(33),
      R => '0'
    );
\wb_instr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(24),
      Q => \^d\(32),
      R => '0'
    );
\wb_instr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(25),
      Q => \^d\(31),
      R => '0'
    );
\wb_instr_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(26),
      Q => \^d\(30),
      R => '0'
    );
\wb_instr_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(27),
      Q => \^d\(29),
      R => '0'
    );
\wb_instr_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(28),
      Q => \^d\(28),
      R => '0'
    );
\wb_instr_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(29),
      Q => \^d\(27),
      R => '0'
    );
\wb_instr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(2),
      Q => \^d\(54),
      R => '0'
    );
\wb_instr_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(30),
      Q => \^d\(26),
      R => '0'
    );
\wb_instr_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(31),
      Q => \^d\(25),
      R => '0'
    );
\wb_instr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(3),
      Q => \^d\(53),
      R => '0'
    );
\wb_instr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(4),
      Q => \^d\(52),
      R => '0'
    );
\wb_instr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(5),
      Q => \^d\(51),
      R => '0'
    );
\wb_instr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(6),
      Q => \^d\(50),
      R => '0'
    );
\wb_instr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(7),
      Q => \^d\(49),
      R => '0'
    );
\wb_instr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(8),
      Q => \^d\(48),
      R => '0'
    );
\wb_instr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]_0\,
      D => mem_instr(9),
      Q => \^d\(47),
      R => '0'
    );
wb_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => reset_bool_for_rst,
      Q => wb_reset,
      R => '0'
    );
wb_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => mem_PipeRun_carry_and_n_2,
      Q => \^d\(24),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_crossbar_v2_1_8_axi_crossbar is
  port (
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 34 downto 0 );
    \WB_DAXI_Read_Data_reg[0]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axi_crossbar_v2_1_8_axi_crossbar;

architecture STRUCTURE of axi_crossbar_v2_1_8_axi_crossbar is
begin
\gen_sasd.crossbar_sasd_0\: entity work.axi_crossbar_v2_1_8_crossbar_sasd
     port map (
      Q(34 downto 0) => Q(34 downto 0),
      \WB_DAXI_Read_Data_reg[0]\(33 downto 0) => \WB_DAXI_Read_Data_reg[0]\(33 downto 0),
      aclk => aclk,
      aresetn => aresetn,
      m_axi_arready(1 downto 0) => m_axi_arready(1 downto 0),
      m_axi_arvalid(1 downto 0) => m_axi_arvalid(1 downto 0),
      m_axi_awready(1 downto 0) => m_axi_awready(1 downto 0),
      m_axi_awvalid(1 downto 0) => m_axi_awvalid(1 downto 0),
      m_axi_bready(1 downto 0) => m_axi_bready(1 downto 0),
      m_axi_bresp(3 downto 0) => m_axi_bresp(3 downto 0),
      m_axi_bvalid(1 downto 0) => m_axi_bvalid(1 downto 0),
      m_axi_rdata(63 downto 0) => m_axi_rdata(63 downto 0),
      m_axi_rready(1 downto 0) => m_axi_rready(1 downto 0),
      m_axi_rresp(3 downto 0) => m_axi_rresp(3 downto 0),
      m_axi_rvalid(1 downto 0) => m_axi_rvalid(1 downto 0),
      m_axi_wready(1 downto 0) => m_axi_wready(1 downto 0),
      m_axi_wvalid(1 downto 0) => m_axi_wvalid(1 downto 0),
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arready(0) => s_axi_arready(0),
      s_axi_arvalid(0) => s_axi_arvalid(0),
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awready(0) => s_axi_awready(0),
      s_axi_awvalid(0) => s_axi_awvalid(0),
      s_axi_bready(0) => s_axi_bready(0),
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid(0) => s_axi_bvalid(0),
      s_axi_rready(0) => s_axi_rready(0),
      s_axi_rvalid(0) => s_axi_rvalid(0),
      s_axi_wready(0) => s_axi_wready(0),
      s_axi_wvalid(0) => s_axi_wvalid(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_lite_ipif is
  port (
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\ : out STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_Bus2IP_CS : out STD_LOGIC;
    Bus_RNW_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_str_rst_reg : out STD_LOGIC;
    sig_str_rst_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[13]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[12]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[12]_0\ : out STD_LOGIC;
    \sig_register_array_reg[1][0]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \sig_register_array_reg[0][8]\ : out STD_LOGIC;
    \sig_register_array_reg[0][7]\ : out STD_LOGIC;
    sig_txd_sb_wr_en_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \sig_register_array_reg[1][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][11]\ : out STD_LOGIC;
    \sig_register_array_reg[0][10]\ : out STD_LOGIC;
    \sig_register_array_reg[0][9]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \sig_register_array_reg[0][3]\ : out STD_LOGIC;
    \sig_register_array_reg[0][6]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[1][0]_1\ : out STD_LOGIC;
    IP2Bus_RdAck_reg : out STD_LOGIC;
    \sig_txd_wr_data_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][4]\ : out STD_LOGIC;
    \sig_register_array_reg[0][3]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][10]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][9]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][3]_1\ : out STD_LOGIC;
    \sig_register_array_reg[0][7]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][6]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][0]\ : out STD_LOGIC;
    sig_rd_rlen_reg : out STD_LOGIC;
    \sig_register_array_reg[0][1]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[12]_1\ : out STD_LOGIC;
    sig_rxd_rd_en40_out : out STD_LOGIC;
    sig_rxd_rd_en_reg : out STD_LOGIC;
    IP2Bus_Error_reg : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][1]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][0]_0\ : out STD_LOGIC;
    sig_txd_sb_wr_en : out STD_LOGIC;
    sig_txd_wr_en : out STD_LOGIC;
    IP2Bus_WrAck_reg : out STD_LOGIC;
    \sig_register_array_reg[0][3]_2\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][1]_1\ : out STD_LOGIC;
    sig_rx_channel_reset_reg : out STD_LOGIC;
    sig_tx_channel_reset_reg : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    cs_ce_clr : in STD_LOGIC;
    p_2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    IPIC_STATE : in STD_LOGIC;
    \goreg_dm.dout_i_reg[18]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[17]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[16]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[15]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[14]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[13]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[12]\ : in STD_LOGIC;
    sig_rx_channel_reset_reg_0 : in STD_LOGIC;
    \goreg_bm.dout_i_reg[30]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_ip2bus_data : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rx_channel_reset_reg_1 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 12 downto 0 );
    rx_fg_len_empty : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    IP2Bus_RdAck_reg_0 : in STD_LOGIC;
    IP2Bus_WrAck_reg_0 : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    srst_wrst_busy : in STD_LOGIC;
    p_11_in18_in : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    eqOp : in STD_LOGIC;
    IP2Bus_Error2_in : in STD_LOGIC;
    p_17_in : in STD_LOGIC;
    \MEM_DataBus_Write_Data_reg[31]\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    \sig_register_array_reg[0][12]_1\ : in STD_LOGIC;
    \sig_register_array_reg[0][11]_1\ : in STD_LOGIC;
    \sig_register_array_reg[0][10]_1\ : in STD_LOGIC;
    empty_fwft_i_reg_1 : in STD_LOGIC;
    \goreg_dm.dout_i_reg[21]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rx_channel_reset_reg_2 : in STD_LOGIC;
    sig_tx_channel_reset_reg_0 : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \sig_ip2bus_data_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end axi_lite_ipif;

architecture STRUCTURE of axi_lite_ipif is
begin
I_SLAVE_ATTACHMENT: entity work.slave_attachment
     port map (
      D(12 downto 0) => D(12 downto 0),
      E(0) => E(0),
      IP2Bus_Error2_in => IP2Bus_Error2_in,
      IP2Bus_Error_reg => IP2Bus_Error_reg,
      IP2Bus_RdAck_reg => IP2Bus_RdAck_reg,
      IP2Bus_RdAck_reg_0 => IP2Bus_RdAck_reg_0,
      IP2Bus_WrAck_reg => IP2Bus_WrAck_reg,
      IP2Bus_WrAck_reg_0 => IP2Bus_WrAck_reg_0,
      IPIC_STATE => IPIC_STATE,
      IPIC_STATE_reg => sig_Bus2IP_CS,
      \MEM_DataBus_Write_Data_reg[31]\ => \MEM_DataBus_Write_Data_reg[31]\,
      SR(0) => SR(0),
      \count_reg[0]\(0) => \count_reg[0]\(0),
      cs_ce_clr => cs_ce_clr,
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      empty_fwft_i_reg_1 => empty_fwft_i_reg_1,
      eqOp => eqOp,
      \goreg_bm.dout_i_reg[30]\(5 downto 0) => \goreg_bm.dout_i_reg[30]\(5 downto 0),
      \goreg_dm.dout_i_reg[12]\ => \goreg_dm.dout_i_reg[12]\,
      \goreg_dm.dout_i_reg[13]\ => \goreg_dm.dout_i_reg[13]\,
      \goreg_dm.dout_i_reg[14]\ => \goreg_dm.dout_i_reg[14]\,
      \goreg_dm.dout_i_reg[15]\ => \goreg_dm.dout_i_reg[15]\,
      \goreg_dm.dout_i_reg[16]\ => \goreg_dm.dout_i_reg[16]\,
      \goreg_dm.dout_i_reg[17]\ => \goreg_dm.dout_i_reg[17]\,
      \goreg_dm.dout_i_reg[18]\ => \goreg_dm.dout_i_reg[18]\,
      \goreg_dm.dout_i_reg[21]\(2 downto 0) => \goreg_dm.dout_i_reg[21]\(2 downto 0),
      p_11_in18_in => p_11_in18_in,
      p_17_in => p_17_in,
      p_2_in(0) => p_2_in(0),
      rx_fg_len_empty => rx_fg_len_empty,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(3 downto 0) => s_axi_araddr(3 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(3 downto 0) => s_axi_awaddr(3 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(0) => s_axi_bresp(0),
      s_axi_bvalid_i_reg_0 => s_axi_bvalid_i_reg,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(0) => s_axi_rresp(0),
      s_axi_rvalid_i_reg_0 => s_axi_rvalid_i_reg,
      s_axi_wdata(12 downto 0) => s_axi_wdata(12 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sig_Bus2IP_Reset => sig_Bus2IP_Reset,
      sig_ip2bus_data(1 downto 0) => sig_ip2bus_data(1 downto 0),
      \sig_ip2bus_data_reg[0]\(31 downto 0) => \sig_ip2bus_data_reg[0]\(31 downto 0),
      \sig_ip2bus_data_reg[12]\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      \sig_ip2bus_data_reg[12]_0\ => \sig_ip2bus_data_reg[12]\,
      \sig_ip2bus_data_reg[12]_1\ => \sig_ip2bus_data_reg[12]_0\,
      \sig_ip2bus_data_reg[12]_2\ => \sig_ip2bus_data_reg[12]_1\,
      \sig_ip2bus_data_reg[13]\ => \sig_ip2bus_data_reg[13]\,
      \sig_ip2bus_data_reg[13]_0\ => \sig_ip2bus_data_reg[13]_0\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][0]\ => \sig_register_array_reg[0][0]\,
      \sig_register_array_reg[0][0]_0\ => \sig_register_array_reg[0][0]_0\,
      \sig_register_array_reg[0][10]\ => \sig_register_array_reg[0][10]\,
      \sig_register_array_reg[0][10]_0\ => \sig_register_array_reg[0][10]_0\,
      \sig_register_array_reg[0][10]_1\ => \sig_register_array_reg[0][10]_1\,
      \sig_register_array_reg[0][11]\ => \sig_register_array_reg[0][11]\,
      \sig_register_array_reg[0][11]_0\ => \sig_register_array_reg[0][11]_0\,
      \sig_register_array_reg[0][11]_1\ => \sig_register_array_reg[0][11]_1\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][12]_0\ => \sig_register_array_reg[0][12]_0\,
      \sig_register_array_reg[0][12]_1\ => \sig_register_array_reg[0][12]_1\,
      \sig_register_array_reg[0][1]\ => \sig_register_array_reg[0][1]\,
      \sig_register_array_reg[0][1]_0\ => \sig_register_array_reg[0][1]_0\,
      \sig_register_array_reg[0][1]_1\ => \sig_register_array_reg[0][1]_1\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][3]\ => \sig_register_array_reg[0][3]\,
      \sig_register_array_reg[0][3]_0\ => \sig_register_array_reg[0][3]_0\,
      \sig_register_array_reg[0][3]_1\ => \sig_register_array_reg[0][3]_1\,
      \sig_register_array_reg[0][3]_2\ => \sig_register_array_reg[0][3]_2\,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      \sig_register_array_reg[0][5]_0\ => \sig_register_array_reg[0][5]_0\,
      \sig_register_array_reg[0][6]\ => \sig_register_array_reg[0][6]\,
      \sig_register_array_reg[0][6]_0\ => \sig_register_array_reg[0][6]_0\,
      \sig_register_array_reg[0][7]\ => \sig_register_array_reg[0][7]\,
      \sig_register_array_reg[0][7]_0\ => \sig_register_array_reg[0][7]_0\,
      \sig_register_array_reg[0][8]\ => \sig_register_array_reg[0][8]\,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]\,
      \sig_register_array_reg[0][9]_0\ => \sig_register_array_reg[0][9]_0\,
      \sig_register_array_reg[1][0]\(12 downto 0) => \sig_register_array_reg[1][0]\(12 downto 0),
      \sig_register_array_reg[1][0]_0\ => \sig_register_array_reg[1][0]_0\(0),
      \sig_register_array_reg[1][0]_1\ => \sig_register_array_reg[1][0]_1\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rx_channel_reset_reg_0 => sig_rx_channel_reset_reg_0,
      sig_rx_channel_reset_reg_1 => sig_rx_channel_reset_reg_1,
      sig_rx_channel_reset_reg_2 => sig_rx_channel_reset_reg_2,
      sig_rxd_rd_en40_out => sig_rxd_rd_en40_out,
      sig_rxd_rd_en_reg => sig_rxd_rd_en_reg,
      sig_str_rst_reg => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      sig_str_rst_reg_0 => Bus_RNW_reg,
      sig_str_rst_reg_1 => sig_str_rst_reg,
      sig_str_rst_reg_2 => sig_str_rst_reg_0,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg,
      sig_tx_channel_reset_reg_0 => sig_tx_channel_reset_reg_0,
      sig_txd_sb_wr_en => sig_txd_sb_wr_en,
      sig_txd_sb_wr_en_reg => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      sig_txd_sb_wr_en_reg_0 => sig_txd_sb_wr_en_reg,
      \sig_txd_wr_data_reg[31]\(0) => \sig_txd_wr_data_reg[31]\(0),
      sig_txd_wr_en => sig_txd_wr_en,
      srst_wrst_busy => srst_wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_lite_ipif__parameterized0\ is
  port (
    bus2ip_reset : out STD_LOGIC;
    bus2ip_cs : out STD_LOGIC;
    bus2ip_rnw : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]\ : out STD_LOGIC;
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg[31]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg[30]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg[29]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg[28]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg[27]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg[26]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg[25]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg[24]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg[23]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[21]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg[20]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg[19]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[18]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg[17]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg[16]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[15]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg[14]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg[11]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg[10]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg[9]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg[8]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg[7]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg[5]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[4]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[3]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[2]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[1]\ : out STD_LOGIC;
    \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Dual.gpio_OE_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Read_Reg2_In : out STD_LOGIC_VECTOR ( 0 to 31 );
    \Dual.gpio2_Data_Out_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Dual.gpio2_OE_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Read_Reg_Rst : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    ip2bus_wrack_i_D1 : in STD_LOGIC;
    ip2bus_rdack_i_D1 : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    GPIO2_DBus_i : in STD_LOGIC_VECTOR ( 0 to 31 );
    \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg\ : in STD_LOGIC;
    \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg\ : in STD_LOGIC;
    gpio_io_t : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_t : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Dual.gpio2_Data_In_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    gpio_xferAck_Reg : in STD_LOGIC;
    GPIO_xferAck_i : in STD_LOGIC;
    \ip2bus_data_i_D1_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_lite_ipif__parameterized0\ : entity is "axi_lite_ipif";
end \axi_lite_ipif__parameterized0\;

architecture STRUCTURE of \axi_lite_ipif__parameterized0\ is
begin
I_SLAVE_ATTACHMENT: entity work.\slave_attachment__parameterized0\
     port map (
      D(31 downto 0) => D(31 downto 0),
      \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[0]\ => \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[0]\,
      \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg[10]\ => \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg[10]\,
      \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg[11]\ => \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg[11]\,
      \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]\ => \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]\,
      \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]\ => \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]\,
      \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg[14]\ => \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg[14]\,
      \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[15]\ => \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[15]\,
      \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg[16]\ => \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg[16]\,
      \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg[17]\ => \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg[17]\,
      \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[18]\ => \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[18]\,
      \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg[19]\ => \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg[19]\,
      \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[1]\ => \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[1]\,
      \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg[20]\ => \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg[20]\,
      \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[21]\ => \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[21]\,
      \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]\ => \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]\,
      \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg[23]\ => \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg[23]\,
      \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg[24]\ => \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg[24]\,
      \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg[25]\ => \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg[25]\,
      \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg[26]\ => \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg[26]\,
      \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg[27]\ => \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg[27]\,
      \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg[28]\ => \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg[28]\,
      \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg[29]\ => \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg[29]\,
      \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[2]\ => \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[2]\,
      \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg[30]\ => \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg[30]\,
      \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg[31]\ => \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg[31]\,
      \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[3]\ => \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[3]\,
      \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[4]\ => \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[4]\,
      \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg[5]\ => \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg[5]\,
      \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]\ => \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]\,
      \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg[7]\ => \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg[7]\,
      \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg[8]\ => \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg[8]\,
      \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg[9]\ => \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg[9]\,
      \Dual.gpio2_Data_In_reg[0]\(31 downto 0) => \Dual.gpio2_Data_In_reg[0]\(31 downto 0),
      \Dual.gpio2_Data_Out_reg[0]\(0) => \Dual.gpio2_Data_Out_reg[0]\(0),
      \Dual.gpio2_OE_reg[0]\(0) => \Dual.gpio2_OE_reg[0]\(0),
      \Dual.gpio_OE_reg[0]\(0) => \Dual.gpio_OE_reg[0]\(0),
      E(0) => E(0),
      GPIO2_DBus_i(0 to 31) => GPIO2_DBus_i(0 to 31),
      GPIO_xferAck_i => GPIO_xferAck_i,
      \MEM_DECODE_GEN[0].cs_out_i_reg[0]\ => bus2ip_cs,
      \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0\ => \MEM_DECODE_GEN[0].cs_out_i_reg[0]\,
      \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1\ => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0\,
      Q(31 downto 0) => Q(31 downto 0),
      Read_Reg2_In(0 to 31) => Read_Reg2_In(0 to 31),
      Read_Reg_Rst => Read_Reg_Rst,
      \bus2ip_addr_i_reg[2]_0\ => bus2ip_reset,
      gpio2_io_t(31 downto 0) => gpio2_io_t(31 downto 0),
      gpio_io_t(31 downto 0) => gpio_io_t(31 downto 0),
      gpio_xferAck_Reg => gpio_xferAck_Reg,
      \ip2bus_data_i_D1_reg[0]\(31 downto 0) => \ip2bus_data_i_D1_reg[0]\(31 downto 0),
      \ip2bus_data_i_D1_reg[31]\ => bus2ip_rnw,
      ip2bus_rdack_i_D1 => ip2bus_rdack_i_D1,
      ip2bus_wrack_i_D1 => ip2bus_wrack_i_D1,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(2 downto 0) => s_axi_araddr(2 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(2 downto 0) => s_axi_awaddr(2 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg_0 => s_axi_bvalid_i_reg,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg_0 => s_axi_rvalid_i_reg,
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_txd_sb_wr_en_reg : in STD_LOGIC;
    \sig_txd_wr_data_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.blk_mem_gen_prim_width
     port map (
      D(32 downto 0) => D(32 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      WEBWE(0) => WEBWE(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[8]\(8 downto 0) => \gcc0.gc1.gsym.count_d2_reg[8]\(8 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk,
      sig_txd_sb_wr_en_reg => sig_txd_sb_wr_en_reg,
      \sig_txd_wr_data_reg[1]\(1 downto 0) => \sig_txd_wr_data_reg[1]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_generic_cstr_491 is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxd_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_generic_cstr_491 : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_generic_cstr_491;

architecture STRUCTURE of blk_mem_gen_generic_cstr_491 is
begin
\ramloop[0].ram.r\: entity work.blk_mem_gen_prim_width_492
     port map (
      D(32 downto 0) => D(32 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      WEBWE(0) => WEBWE(0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    web : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      dinb(1 downto 0) => dinb(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      doutb(1 downto 0) => doutb(1 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[10].ram.r\: entity work.\blk_mem_gen_prim_width__parameterized10\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(21 downto 20),
      dinb(1 downto 0) => dinb(21 downto 20),
      douta(1 downto 0) => douta(21 downto 20),
      doutb(1 downto 0) => doutb(21 downto 20),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(2),
      web(0) => web(2)
    );
\ramloop[11].ram.r\: entity work.\blk_mem_gen_prim_width__parameterized11\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(23 downto 22),
      dinb(1 downto 0) => dinb(23 downto 22),
      douta(1 downto 0) => douta(23 downto 22),
      doutb(1 downto 0) => doutb(23 downto 22),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(2),
      web(0) => web(2)
    );
\ramloop[12].ram.r\: entity work.\blk_mem_gen_prim_width__parameterized12\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(25 downto 24),
      dinb(1 downto 0) => dinb(25 downto 24),
      douta(1 downto 0) => douta(25 downto 24),
      doutb(1 downto 0) => doutb(25 downto 24),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(3),
      web(0) => web(3)
    );
\ramloop[13].ram.r\: entity work.\blk_mem_gen_prim_width__parameterized13\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(27 downto 26),
      dinb(1 downto 0) => dinb(27 downto 26),
      douta(1 downto 0) => douta(27 downto 26),
      doutb(1 downto 0) => doutb(27 downto 26),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(3),
      web(0) => web(3)
    );
\ramloop[14].ram.r\: entity work.\blk_mem_gen_prim_width__parameterized14\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(29 downto 28),
      dinb(1 downto 0) => dinb(29 downto 28),
      douta(1 downto 0) => douta(29 downto 28),
      doutb(1 downto 0) => doutb(29 downto 28),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(3),
      web(0) => web(3)
    );
\ramloop[15].ram.r\: entity work.\blk_mem_gen_prim_width__parameterized15\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(31 downto 30),
      dinb(1 downto 0) => dinb(31 downto 30),
      douta(1 downto 0) => douta(31 downto 30),
      doutb(1 downto 0) => doutb(31 downto 30),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(3),
      web(0) => web(3)
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(3 downto 2),
      dinb(1 downto 0) => dinb(3 downto 2),
      douta(1 downto 0) => douta(3 downto 2),
      doutb(1 downto 0) => doutb(3 downto 2),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(5 downto 4),
      dinb(1 downto 0) => dinb(5 downto 4),
      douta(1 downto 0) => douta(5 downto 4),
      doutb(1 downto 0) => doutb(5 downto 4),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[3].ram.r\: entity work.\blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(7 downto 6),
      dinb(1 downto 0) => dinb(7 downto 6),
      douta(1 downto 0) => douta(7 downto 6),
      doutb(1 downto 0) => doutb(7 downto 6),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[4].ram.r\: entity work.\blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(9 downto 8),
      dinb(1 downto 0) => dinb(9 downto 8),
      douta(1 downto 0) => douta(9 downto 8),
      doutb(1 downto 0) => doutb(9 downto 8),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(1),
      web(0) => web(1)
    );
\ramloop[5].ram.r\: entity work.\blk_mem_gen_prim_width__parameterized5\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(11 downto 10),
      dinb(1 downto 0) => dinb(11 downto 10),
      douta(1 downto 0) => douta(11 downto 10),
      doutb(1 downto 0) => doutb(11 downto 10),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(1),
      web(0) => web(1)
    );
\ramloop[6].ram.r\: entity work.\blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(13 downto 12),
      dinb(1 downto 0) => dinb(13 downto 12),
      douta(1 downto 0) => douta(13 downto 12),
      doutb(1 downto 0) => doutb(13 downto 12),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(1),
      web(0) => web(1)
    );
\ramloop[7].ram.r\: entity work.\blk_mem_gen_prim_width__parameterized7\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(15 downto 14),
      dinb(1 downto 0) => dinb(15 downto 14),
      douta(1 downto 0) => douta(15 downto 14),
      doutb(1 downto 0) => doutb(15 downto 14),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(1),
      web(0) => web(1)
    );
\ramloop[8].ram.r\: entity work.\blk_mem_gen_prim_width__parameterized8\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(17 downto 16),
      dinb(1 downto 0) => dinb(17 downto 16),
      douta(1 downto 0) => douta(17 downto 16),
      doutb(1 downto 0) => doutb(17 downto 16),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(2),
      web(0) => web(2)
    );
\ramloop[9].ram.r\: entity work.\blk_mem_gen_prim_width__parameterized9\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(19 downto 18),
      dinb(1 downto 0) => dinb(19 downto 18),
      douta(1 downto 0) => douta(19 downto 18),
      doutb(1 downto 0) => doutb(19 downto 18),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(0) => wea(2),
      web(0) => web(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fifo_generator_ramfifo__parameterized1\ is
  port (
    \grxd.rx_fg_len_empty_d1_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[13]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[14]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[15]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[16]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[17]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[18]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[31]\ : out STD_LOGIC;
    sig_rd_rlen : out STD_LOGIC;
    sig_ip2bus_data : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_register_array_reg[0][0]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \goreg_bm.dout_i_reg[18]\ : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    Bus_RNW_reg_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \goreg_bm.dout_i_reg[17]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[16]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[15]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[14]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[11]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : in STD_LOGIC;
    Bus_RNW_reg_reg_1 : in STD_LOGIC;
    Bus_RNW_reg_reg_2 : in STD_LOGIC;
    \goreg_bm.dout_i_reg[27]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_rx_channel_reset_reg_0 : in STD_LOGIC;
    \count_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \fifo_generator_ramfifo__parameterized1\ is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_10\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_13\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_25\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_26\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_27\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_9\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.mem_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.mem_n_22\ : STD_LOGIC;
  signal \^grxd.rx_fg_len_empty_d1_reg\ : STD_LOGIC;
  signal \gwss.wsts/ram_full_i\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_10_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal p_1_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sig_ip2bus_data_reg[13]_0\ : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  \grxd.rx_fg_len_empty_d1_reg\ <= \^grxd.rx_fg_len_empty_d1_reg\;
  \sig_ip2bus_data_reg[13]_0\ <= \^sig_ip2bus_data_reg[13]_0\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\rd_logic__parameterized0\
     port map (
      \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\ => \^sr\(0),
      Bus_RNW_reg_reg => Bus_RNW_reg_reg,
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg_0,
      Bus_RNW_reg_reg_1 => Bus_RNW_reg_reg_2,
      Bus_RNW_reg_reg_2 => Bus_RNW_reg_reg_1,
      D(0) => D(0),
      E(0) => p_5_out,
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\,
      Q(6 downto 0) => p_10_out(6 downto 0),
      \gc1.count_d2_reg[1]\(1 downto 0) => rd_pntr_plus1(1 downto 0),
      \gc1.count_d2_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_24\,
      \gc1.count_d2_reg[2]_0\ => \gntv_or_sync_fifo.gl0.wr_n_27\,
      \gcc0.gc0.count_d1_reg[1]\ => \gntv_or_sync_fifo.gl0.wr_n_26\,
      \gcc0.gc0.count_reg[6]\(2 downto 0) => p_11_out(6 downto 4),
      \gfifo_gen.gmm2s.vacancy_i_reg[1]\(0) => Q(0),
      \goreg_bm.dout_i_reg[10]\ => \goreg_bm.dout_i_reg[10]\,
      \goreg_dm.dout_i_reg[1]\(1) => \gntv_or_sync_fifo.mem_n_21\,
      \goreg_dm.dout_i_reg[1]\(0) => \gntv_or_sync_fifo.mem_n_22\,
      \gpr1.dout_i_reg[0]\(0) => ram_rd_en_i,
      \gpr1.dout_i_reg[21]\(6 downto 0) => p_0_out(6 downto 0),
      \grxd.rx_fg_len_empty_d1_reg\ => \^grxd.rx_fg_len_empty_d1_reg\,
      p_1_out => p_1_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_25\,
      ram_full_i => \gwss.wsts/ram_full_i\,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[13]\ => \^sig_ip2bus_data_reg[13]_0\,
      \sig_ip2bus_data_reg[31]\ => \sig_ip2bus_data_reg[31]\,
      sig_rd_rlen => sig_rd_rlen,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][0]\ => \sig_register_array_reg[0][0]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_str_rst_reg => sig_str_rst_reg
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\wr_logic__parameterized1\
     port map (
      Q(6 downto 0) => p_10_out(6 downto 0),
      SR(0) => \^sr\(0),
      \gc1.count_d1_reg[1]\(1 downto 0) => rd_pntr_plus1(1 downto 0),
      \gc1.count_d2_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      \gcc0.gc0.count_d1_reg[6]\(2 downto 0) => p_11_out(6 downto 4),
      \gpr1.dout_i_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      \gpr1.dout_i_reg[0]_0\ => \gntv_or_sync_fifo.gl0.wr_n_23\,
      \gpr1.dout_i_reg[12]\ => \gntv_or_sync_fifo.gl0.wr_n_12\,
      \gpr1.dout_i_reg[12]_0\ => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \gpr1.dout_i_reg[15]\ => \gntv_or_sync_fifo.gl0.wr_n_13\,
      \gpr1.dout_i_reg[15]_0\ => \gntv_or_sync_fifo.gl0.wr_n_20\,
      \gpr1.dout_i_reg[18]\ => \gntv_or_sync_fifo.gl0.wr_n_14\,
      \gpr1.dout_i_reg[18]_0\ => \gntv_or_sync_fifo.gl0.wr_n_21\,
      \gpr1.dout_i_reg[21]\ => \gntv_or_sync_fifo.gl0.wr_n_15\,
      \gpr1.dout_i_reg[21]_0\ => \gntv_or_sync_fifo.gl0.wr_n_22\,
      \gpr1.dout_i_reg[3]\ => \gntv_or_sync_fifo.gl0.wr_n_9\,
      \gpr1.dout_i_reg[3]_0\ => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \gpr1.dout_i_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_10\,
      \gpr1.dout_i_reg[6]_0\ => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \gpr1.dout_i_reg[9]\ => \gntv_or_sync_fifo.gl0.wr_n_11\,
      \gpr1.dout_i_reg[9]_0\ => \gntv_or_sync_fifo.gl0.wr_n_18\,
      p_1_out => p_1_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_25\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_26\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_24\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_27\,
      ram_full_i => \gwss.wsts/ram_full_i\,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk
    );
\gntv_or_sync_fifo.mem\: entity work.\memory__parameterized0\
     port map (
      Bus_RNW_reg_reg => Bus_RNW_reg_reg,
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg_0,
      Bus_RNW_reg_reg_1 => Bus_RNW_reg_reg_1,
      Bus_RNW_reg_reg_2 => Bus_RNW_reg_reg_2,
      D(7 downto 0) => D(8 downto 1),
      E(0) => ram_rd_en_i,
      Q(7 downto 0) => Q(8 downto 1),
      SR(0) => \^sr\(0),
      \count_reg[9]\(9 downto 0) => \count_reg[9]\(9 downto 0),
      empty_fwft_i_reg => \^sig_ip2bus_data_reg[13]_0\,
      empty_fwft_i_reg_0 => \^grxd.rx_fg_len_empty_d1_reg\,
      fg_rxd_wr_length(21 downto 0) => fg_rxd_wr_length(21 downto 0),
      \gc1.count_d2_reg[6]\(6 downto 0) => p_0_out(6 downto 0),
      \gcc0.gc0.count_d1_reg[5]\(5 downto 0) => p_10_out(5 downto 0),
      \gcc0.gc0.count_d1_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      \gcc0.gc0.count_d1_reg[6]_0\ => \gntv_or_sync_fifo.gl0.wr_n_9\,
      \gcc0.gc0.count_d1_reg[6]_1\ => \gntv_or_sync_fifo.gl0.wr_n_10\,
      \gcc0.gc0.count_d1_reg[6]_2\ => \gntv_or_sync_fifo.gl0.wr_n_11\,
      \gcc0.gc0.count_d1_reg[6]_3\ => \gntv_or_sync_fifo.gl0.wr_n_12\,
      \gcc0.gc0.count_d1_reg[6]_4\ => \gntv_or_sync_fifo.gl0.wr_n_13\,
      \gcc0.gc0.count_d1_reg[6]_5\ => \gntv_or_sync_fifo.gl0.wr_n_14\,
      \gcc0.gc0.count_d1_reg[6]_6\ => \gntv_or_sync_fifo.gl0.wr_n_15\,
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[12]\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[13]\ => \goreg_bm.dout_i_reg[13]\,
      \goreg_bm.dout_i_reg[14]\ => \goreg_bm.dout_i_reg[14]\,
      \goreg_bm.dout_i_reg[15]\ => \goreg_bm.dout_i_reg[15]\,
      \goreg_bm.dout_i_reg[16]\ => \goreg_bm.dout_i_reg[16]\,
      \goreg_bm.dout_i_reg[17]\ => \goreg_bm.dout_i_reg[17]\,
      \goreg_bm.dout_i_reg[18]\ => \goreg_bm.dout_i_reg[18]\,
      \goreg_bm.dout_i_reg[27]\(6 downto 0) => \goreg_bm.dout_i_reg[27]\(6 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => p_5_out,
      \grxd.rx_len_wr_en_reg\ => \gntv_or_sync_fifo.gl0.wr_n_23\,
      \grxd.rx_len_wr_en_reg_0\ => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \grxd.rx_len_wr_en_reg_1\ => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \grxd.rx_len_wr_en_reg_2\ => \gntv_or_sync_fifo.gl0.wr_n_18\,
      \grxd.rx_len_wr_en_reg_3\ => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \grxd.rx_len_wr_en_reg_4\ => \gntv_or_sync_fifo.gl0.wr_n_20\,
      \grxd.rx_len_wr_en_reg_5\ => \gntv_or_sync_fifo.gl0.wr_n_21\,
      \grxd.rx_len_wr_en_reg_6\ => \gntv_or_sync_fifo.gl0.wr_n_22\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_ip2bus_data(1 downto 0) => sig_ip2bus_data(1 downto 0),
      \sig_ip2bus_data_reg[10]\(4 downto 2) => \sig_ip2bus_data_reg[10]\(2 downto 0),
      \sig_ip2bus_data_reg[10]\(1) => \gntv_or_sync_fifo.mem_n_21\,
      \sig_ip2bus_data_reg[10]\(0) => \gntv_or_sync_fifo.mem_n_22\,
      \sig_ip2bus_data_reg[13]\ => \sig_ip2bus_data_reg[13]\,
      \sig_ip2bus_data_reg[14]\ => \sig_ip2bus_data_reg[14]\,
      \sig_ip2bus_data_reg[15]\ => \sig_ip2bus_data_reg[15]\,
      \sig_ip2bus_data_reg[16]\ => \sig_ip2bus_data_reg[16]\,
      \sig_ip2bus_data_reg[17]\ => \sig_ip2bus_data_reg[17]\,
      \sig_ip2bus_data_reg[18]\ => \sig_ip2bus_data_reg[18]\,
      \sig_ip2bus_data_reg[19]\ => \sig_ip2bus_data_reg[19]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rx_channel_reset_reg_0 => sig_rx_channel_reset_reg_0,
      sig_str_rst_reg => sig_str_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity proc_sys_reset is
  port (
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    slowest_sync_clk : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC
  );
end proc_sys_reset;

architecture STRUCTURE of proc_sys_reset is
  signal Core : STD_LOGIC;
  signal SEQ_n_2 : STD_LOGIC;
  signal bsr : STD_LOGIC;
  signal lpf_int : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal pr : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \BSR_OUT_DFF[0].bus_struct_reset_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \PR_OUT_DFF[0].peripheral_reset_reg[0]\ : label is "no";
begin
\ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => p_0_out,
      Q => interconnect_aresetn(0),
      R => '0'
    );
\ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => SEQ_n_2,
      Q => peripheral_aresetn(0),
      R => '0'
    );
\BSR_OUT_DFF[0].bus_struct_reset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => bsr,
      Q => bus_struct_reset(0),
      R => '0'
    );
EXT_LPF: entity work.lpf
     port map (
      aux_reset_in => aux_reset_in,
      dcm_locked => dcm_locked,
      ext_reset_in => ext_reset_in,
      lpf_int => lpf_int,
      mb_debug_sys_rst => mb_debug_sys_rst,
      slowest_sync_clk => slowest_sync_clk
    );
\PR_OUT_DFF[0].peripheral_reset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => pr,
      Q => peripheral_reset(0),
      R => '0'
    );
SEQ: entity work.sequence_psr
     port map (
      \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\ => SEQ_n_2,
      Core => Core,
      bsr => bsr,
      lpf_int => lpf_int,
      p_0_out => p_0_out,
      pr => pr,
      slowest_sync_clk => slowest_sync_clk
    );
mb_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => slowest_sync_clk,
      CE => '1',
      D => Core,
      Q => mb_reset,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rd_logic is
  port (
    p_8_out_0 : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    sig_txd_prog_empty : out STD_LOGIC;
    axis_rd_en : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_rd_en_i : out STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_str_txd_tvalid : out STD_LOGIC;
    \gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_full_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_register_array_reg[0][4]\ : out STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\ : out STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_i : in STD_LOGIC;
    start_wr : in STD_LOGIC;
    sig_txd_sb_wr_en_reg : in STD_LOGIC;
    txd_wr_en : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    rd_en_int_sync : in STD_LOGIC;
    rst_int_sync_1 : in STD_LOGIC;
    rst_int_sync : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\ : in STD_LOGIC;
    axi_str_txd_tready : in STD_LOGIC;
    axis_wr_eop_d1 : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc1.gsym.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc1.gsym.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc1.gsym.count_reg[8]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axis_almost_full : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]\ : in STD_LOGIC;
    adjusted_wr_pntr_rd_pad : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc1.gsym.count_d2_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end rd_logic;

architecture STRUCTURE of rd_logic is
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal \^p_6_out\ : STD_LOGIC;
  signal rpntr_n_23 : STD_LOGIC;
begin
  p_6_out <= \^p_6_out\;
\gr1.rfwft\: entity work.rd_fwft
     port map (
      D(9 downto 0) => D(9 downto 0),
      DI(0) => DI(0),
      E(0) => \^p_6_out\,
      Q(1 downto 0) => Q(1 downto 0),
      S(2 downto 0) => S(2 downto 0),
      axi_str_txd_tready => axi_str_txd_tready,
      axi_str_txd_tvalid => axi_str_txd_tvalid,
      axis_almost_full => axis_almost_full,
      axis_rd_en => axis_rd_en,
      axis_wr_eop_d1 => axis_wr_eop_d1,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]\(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]\(0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]\ => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\(0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\ => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\ => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]\(3 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]\(3 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]\(7 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]\(7 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[8]\(1 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[8]\(1 downto 0),
      \gc0.count_reg[0]\ => p_8_out_0,
      \goreg_bm.dout_i_reg[0]\(0) => \goreg_bm.dout_i_reg[0]\(0),
      \goreg_bm.dout_i_reg[40]\(0) => \goreg_bm.dout_i_reg[40]\(0),
      p_2_out => p_2_out,
      ram_full_i => ram_full_i,
      ram_rd_en_i => ram_rd_en_i,
      rd_en_int_sync => rd_en_int_sync,
      rst_int_sync => rst_int_sync,
      rst_int_sync_1 => rst_int_sync_1,
      s_axi_aclk => s_axi_aclk,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      sig_txd_sb_wr_en_reg => sig_txd_sb_wr_en_reg,
      start_wr => start_wr,
      txd_wr_en => txd_wr_en
    );
\grss.gpe.rdpe\: entity work.rd_pe_ss
     port map (
      E(0) => E(0),
      Q(0) => Q(1),
      adjusted_wr_pntr_rd_pad(8 downto 1) => \gcc0.gc1.gsym.count_d2_reg[8]\(7 downto 0),
      adjusted_wr_pntr_rd_pad(0) => adjusted_wr_pntr_rd_pad(0),
      \gcc0.gc1.gsym.count_d2_reg[2]\(2 downto 0) => \gcc0.gc1.gsym.count_d2_reg[2]\(2 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[6]\(3 downto 0) => \gcc0.gc1.gsym.count_d2_reg[6]_0\(3 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[8]\(1 downto 0) => \gcc0.gc1.gsym.count_d2_reg[8]_0\(1 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \^p_6_out\,
      s_axi_aclk => s_axi_aclk,
      sig_txd_prog_empty => sig_txd_prog_empty
    );
\grss.rsts\: entity work.rd_status_flags_ss
     port map (
      E(0) => \^p_6_out\,
      Q(0) => Q(1),
      \gc0.count_d1_reg[8]\ => rpntr_n_23,
      \gcc0.gc1.gsym.count_d2_reg[6]\(2 downto 0) => \gcc0.gc1.gsym.count_d2_reg[6]\(2 downto 0),
      p_2_out => p_2_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      s_axi_aclk => s_axi_aclk,
      v1_reg(1) => \c2/v1_reg\(4),
      v1_reg(0) => \c2/v1_reg\(0),
      v1_reg_1(3 downto 0) => v1_reg_1(3 downto 0)
    );
rpntr: entity work.rd_bin_cntr
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      E(0) => \^p_6_out\,
      Q(5 downto 0) => \gc0.count_d1_reg[7]\(5 downto 0),
      \gcc0.gc1.gsym.count_d1_reg[8]\(0) => \gcc0.gc1.gsym.count_d1_reg[8]\(0),
      \gcc0.gc1.gsym.count_d2_reg[8]\(2) => \gcc0.gc1.gsym.count_d2_reg[8]\(8),
      \gcc0.gc1.gsym.count_d2_reg[8]\(1 downto 0) => \gcc0.gc1.gsym.count_d2_reg[8]\(1 downto 0),
      \gcc0.gc1.gsym.count_reg[8]\(6 downto 0) => \gcc0.gc1.gsym.count_reg[8]\(6 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => Q(1),
      ram_empty_fb_i_reg => rpntr_n_23,
      ram_full_i_reg(0) => ram_full_i_reg(0),
      s_axi_aclk => s_axi_aclk,
      v1_reg(0) => v1_reg(0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0),
      v1_reg_1(1) => \c2/v1_reg\(4),
      v1_reg_1(0) => \c2/v1_reg\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rd_logic_486 is
  port (
    p_6_out : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_pntr_plus1_pad : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][1]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[0]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[22]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[24]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[26]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[27]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[28]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[29]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[30]\ : out STD_LOGIC;
    \gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_full_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    IP2Bus_Error_reg : out STD_LOGIC;
    sig_rxd_rd_en_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_16_out : in STD_LOGIC;
    sig_rxd_rd_en_reg_0 : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    rst_int_sync : in STD_LOGIC;
    rd_en_int_sync : in STD_LOGIC;
    rst_int_sync_1 : in STD_LOGIC;
    sig_Bus2IP_CS : in STD_LOGIC;
    IPIC_STATE_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    sig_rxd_rd_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[18]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Bus_RNW_reg_reg : in STD_LOGIC;
    Bus_RNW_reg_reg_0 : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    p_2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tx_channel_reset_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_rxd_rd_en40_out : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gcc0.gc0.count_d1_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rd_logic_486 : entity is "rd_logic";
end rd_logic_486;

architecture STRUCTURE of rd_logic_486 is
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cntr_en : STD_LOGIC;
  signal \gr1.rfwft_n_0\ : STD_LOGIC;
  signal \p_2_out__0\ : STD_LOGIC;
  signal \^p_6_out\ : STD_LOGIC;
  signal rd_pntr_inv_pad : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rpntr_n_22 : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[22]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
  p_6_out <= \^p_6_out\;
  \sig_ip2bus_data_reg[22]\(9 downto 0) <= \^sig_ip2bus_data_reg[22]\(9 downto 0);
\gr1.gdcf.dc\: entity work.dc_ss_fwft
     port map (
      Bus_RNW_reg => Bus_RNW_reg,
      Bus_RNW_reg_reg => Bus_RNW_reg_reg,
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg_0,
      E(0) => cntr_en,
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      IP2Bus_Error_reg => IP2Bus_Error_reg,
      IPIC_STATE_reg => IPIC_STATE_reg,
      Q(9 downto 0) => \^sig_ip2bus_data_reg[22]\(9 downto 0),
      S(0) => \gr1.rfwft_n_0\,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \goreg_bm.dout_i_reg[18]\(8 downto 0) => \goreg_bm.dout_i_reg[18]\(8 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => Q(1),
      p_2_in(0) => p_2_in(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_Bus2IP_CS => sig_Bus2IP_CS,
      \sig_ip2bus_data_reg[0]\ => \sig_ip2bus_data_reg[0]\,
      \sig_ip2bus_data_reg[22]\ => \sig_ip2bus_data_reg[22]_0\,
      \sig_ip2bus_data_reg[23]\ => \sig_ip2bus_data_reg[23]\,
      \sig_ip2bus_data_reg[24]\ => \sig_ip2bus_data_reg[24]\,
      \sig_ip2bus_data_reg[25]\ => \sig_ip2bus_data_reg[25]\,
      \sig_ip2bus_data_reg[26]\ => \sig_ip2bus_data_reg[26]\,
      \sig_ip2bus_data_reg[27]\ => \sig_ip2bus_data_reg[27]\,
      \sig_ip2bus_data_reg[28]\ => \sig_ip2bus_data_reg[28]\,
      \sig_ip2bus_data_reg[29]\ => \sig_ip2bus_data_reg[29]\,
      \sig_ip2bus_data_reg[30]\ => \sig_ip2bus_data_reg[30]\,
      \sig_register_array_reg[0][1]\ => \sig_register_array_reg[0][1]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rxd_rd_data(0) => sig_rxd_rd_data(0),
      sig_rxd_rd_en40_out => sig_rxd_rd_en40_out,
      sig_rxd_rd_en_reg => sig_rxd_rd_en_reg,
      sig_rxd_rd_en_reg_0 => sig_rxd_rd_en_reg_0,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg
    );
\gr1.rfwft\: entity work.rd_fwft_497
     port map (
      E(0) => cntr_en,
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => \gr1.rfwft_n_0\,
      adjusted_wr_pntr_rd_pad(0) => rd_pntr_inv_pad(0),
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[1]\(0) => \^sig_ip2bus_data_reg[22]\(1),
      \gc0.count_reg[0]\(0) => \^p_6_out\,
      \goreg_bm.dout_i_reg[40]\(0) => E(0),
      p_16_out => p_16_out,
      p_2_out => p_2_out,
      \p_2_out__0\ => \p_2_out__0\,
      ram_full_i_reg => ram_full_i_reg_0,
      ram_rd_en_i => ram_rd_en_i,
      rd_en_int_sync => rd_en_int_sync,
      rst_int_sync => rst_int_sync,
      rst_int_sync_1 => rst_int_sync_1,
      s_axi_aclk => s_axi_aclk,
      sig_rxd_rd_en_reg => sig_rxd_rd_en_reg_0,
      wr_pntr_plus1_pad(0) => wr_pntr_plus1_pad(0)
    );
\grss.gpe.rdpe\: entity work.rd_pe_ss_498
     port map (
      E(0) => \^p_6_out\,
      Q(0) => Q(1),
      S(2 downto 0) => S(2 downto 0),
      adjusted_wr_pntr_rd_pad(8 downto 1) => \gcc0.gc0.count_d1_reg[8]\(7 downto 0),
      adjusted_wr_pntr_rd_pad(0) => rd_pntr_inv_pad(0),
      \gcc0.gc0.count_d1_reg[6]\(3 downto 0) => \gcc0.gc0.count_d1_reg[6]_0\(3 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(1 downto 0) => \gcc0.gc0.count_d1_reg[8]_0\(1 downto 0),
      p_10_out => p_10_out,
      p_16_out => p_16_out,
      s_axi_aclk => s_axi_aclk
    );
\grss.rsts\: entity work.rd_status_flags_ss_499
     port map (
      E(0) => \^p_6_out\,
      Q(0) => Q(1),
      \gc0.count_d1_reg[8]\ => rpntr_n_22,
      \gcc0.gc0.count_d1_reg[6]\(2 downto 0) => \gcc0.gc0.count_d1_reg[6]\(2 downto 0),
      p_16_out => p_16_out,
      \p_2_out__0\ => \p_2_out__0\,
      s_axi_aclk => s_axi_aclk,
      v1_reg(1) => \c2/v1_reg\(4),
      v1_reg(0) => \c2/v1_reg\(0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
rpntr: entity work.rd_bin_cntr_500
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      E(0) => \^p_6_out\,
      Q(5 downto 0) => \gc0.count_d1_reg[7]\(5 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(2) => \gcc0.gc0.count_d1_reg[8]\(8),
      \gcc0.gc0.count_d1_reg[8]\(1 downto 0) => \gcc0.gc0.count_d1_reg[8]\(1 downto 0),
      \gcc0.gc0.count_reg[8]\(6 downto 0) => \gcc0.gc0.count_reg[8]\(6 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => Q(1),
      ram_empty_fb_i_reg => rpntr_n_22,
      ram_full_i_reg(0) => ram_full_i_reg(0),
      s_axi_aclk => s_axi_aclk,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(1) => \c2/v1_reg\(4),
      v1_reg_0(0) => \c2/v1_reg\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity wr_logic is
  port (
    axis_almost_full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gaf.gaf0.ram_afull_i_reg\ : out STD_LOGIC;
    adjusted_wr_pntr_rd_pad : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc1.gsym.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axis_wr_eop : out STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    txd_wr_en : in STD_LOGIC;
    sig_txd_sb_wr_en_reg : in STD_LOGIC;
    start_wr : in STD_LOGIC;
    axis_rd_en : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end wr_logic;

architecture STRUCTURE of wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gaf.c2/v1_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_3_out : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_22 : STD_LOGIC;
  signal wpntr_n_23 : STD_LOGIC;
  signal wpntr_n_24 : STD_LOGIC;
  signal wpntr_n_25 : STD_LOGIC;
  signal wpntr_n_30 : STD_LOGIC;
  signal wpntr_n_31 : STD_LOGIC;
  signal wpntr_n_32 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.gpf.wrpf\: entity work.wr_pf_ss
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      S(2) => wpntr_n_30,
      S(1) => wpntr_n_31,
      S(0) => wpntr_n_32,
      \gcc0.gc1.gsym.count_d1_reg[6]\(3) => wpntr_n_22,
      \gcc0.gc1.gsym.count_d1_reg[6]\(2) => wpntr_n_23,
      \gcc0.gc1.gsym.count_d1_reg[6]\(1) => wpntr_n_24,
      \gcc0.gc1.gsym.count_d1_reg[6]\(0) => wpntr_n_25,
      \gcc0.gc1.gsym.count_d1_reg[8]\(1) => wpntr_n_0,
      \gcc0.gc1.gsym.count_d1_reg[8]\(0) => wpntr_n_1,
      p_6_out => p_6_out,
      p_8_out => p_8_out,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      s_axi_aclk => s_axi_aclk,
      wr_pntr_plus1_pad(8 downto 1) => p_11_out(7 downto 0),
      wr_pntr_plus1_pad(0) => p_3_out
    );
\gwss.wsts\: entity work.wr_status_flags_ss
     port map (
      E(0) => \^e\(0),
      adjusted_wr_pntr_rd_pad(0) => adjusted_wr_pntr_rd_pad(0),
      axis_almost_full => axis_almost_full,
      axis_rd_en => axis_rd_en,
      axis_wr_eop => axis_wr_eop,
      \gaf.gaf0.ram_afull_i_reg_0\ => \gaf.gaf0.ram_afull_i_reg\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg\ => ram_full_i,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[9]\(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[9]\(0),
      \gc0.count_d1_reg[8]\(0) => \gc0.count_d1_reg[8]\(0),
      \gc0.count_d1_reg[8]_0\(0) => \gc0.count_d1_reg[8]_0\(0),
      \gc0.count_d1_reg[8]_1\(3 downto 0) => \gc0.count_d1_reg[8]_1\(3 downto 0),
      p_6_out => p_6_out,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      s_axi_aclk => s_axi_aclk,
      sig_txd_sb_wr_en_reg => sig_txd_sb_wr_en_reg,
      start_wr => start_wr,
      txd_wr_en => txd_wr_en,
      v1_reg(3 downto 0) => \c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c1/v1_reg\(3 downto 0),
      v1_reg_1(0) => \gaf.c2/v1_reg\(0),
      wr_pntr_plus1_pad(0) => p_3_out
    );
wpntr: entity work.wr_bin_cntr
     port map (
      AR(0) => AR(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      E(0) => \^e\(0),
      Q(8) => Q(0),
      Q(7 downto 0) => p_11_out(7 downto 0),
      S(2) => wpntr_n_30,
      S(1) => wpntr_n_31,
      S(0) => wpntr_n_32,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]_2\(8 downto 0),
      \gc0.count_reg[7]\(5 downto 0) => \gc0.count_reg[7]\(5 downto 0),
      \gcc0.gc1.gsym.count_d1_reg[8]_0\(6 downto 0) => \gcc0.gc1.gsym.count_d1_reg[8]\(6 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(3) => wpntr_n_22,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(2) => wpntr_n_23,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(1) => wpntr_n_24,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(0) => wpntr_n_25,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(1) => wpntr_n_0,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(0) => wpntr_n_1,
      \greg.gpcry_sym.diff_pntr_pad_reg[3]\(2 downto 0) => \greg.gpcry_sym.diff_pntr_pad_reg[3]\(2 downto 0),
      \greg.gpcry_sym.diff_pntr_pad_reg[7]\(3 downto 0) => \greg.gpcry_sym.diff_pntr_pad_reg[7]\(3 downto 0),
      \greg.gpcry_sym.diff_pntr_pad_reg[9]\(1 downto 0) => \greg.gpcry_sym.diff_pntr_pad_reg[9]\(1 downto 0),
      ram_empty_fb_i_reg(2 downto 0) => ram_empty_fb_i_reg(2 downto 0),
      s_axi_aclk => s_axi_aclk,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(0) => \gaf.c2/v1_reg\(0),
      v1_reg_1(3 downto 0) => \c0/v1_reg\(3 downto 0),
      v1_reg_2(3 downto 0) => \c1/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wr_logic__parameterized0\ is
  port (
    p_2_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[21]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[0]\ : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    rst_full_ff_i : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    \gc0.count_d1_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    plusOp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_len_wr_en : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rx_fg_len_empty_d1 : in STD_LOGIC;
    wr_pntr_plus1_pad : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wr_logic__parameterized0\ : entity is "wr_logic";
end \wr_logic__parameterized0\;

architecture STRUCTURE of \wr_logic__parameterized0\ is
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gcc0.gc0.count_d1_reg[8]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_16_out\ : STD_LOGIC;
  signal wpntr_n_11 : STD_LOGIC;
  signal wpntr_n_12 : STD_LOGIC;
  signal wpntr_n_26 : STD_LOGIC;
  signal wpntr_n_27 : STD_LOGIC;
  signal wpntr_n_28 : STD_LOGIC;
  signal wpntr_n_29 : STD_LOGIC;
  signal wpntr_n_33 : STD_LOGIC;
  signal wpntr_n_34 : STD_LOGIC;
  signal wpntr_n_35 : STD_LOGIC;
begin
  \gcc0.gc0.count_d1_reg[8]\(6 downto 0) <= \^gcc0.gc0.count_d1_reg[8]\(6 downto 0);
  p_16_out <= \^p_16_out\;
\gwss.gpf.wrpf\: entity work.wr_pf_ss_494
     port map (
      AR(0) => AR(0),
      E(0) => \^p_16_out\,
      S(2) => wpntr_n_33,
      S(1) => wpntr_n_34,
      S(0) => wpntr_n_35,
      \gcc0.gc0.count_reg[6]\(3) => wpntr_n_26,
      \gcc0.gc0.count_reg[6]\(2) => wpntr_n_27,
      \gcc0.gc0.count_reg[6]\(1) => wpntr_n_28,
      \gcc0.gc0.count_reg[6]\(0) => wpntr_n_29,
      \gcc0.gc0.count_reg[8]\(1) => wpntr_n_11,
      \gcc0.gc0.count_reg[8]\(0) => wpntr_n_12,
      p_6_out => p_6_out,
      p_9_out => p_9_out,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      s_axi_aclk => s_axi_aclk,
      wr_pntr_plus1_pad(8 downto 3) => \^gcc0.gc0.count_d1_reg[8]\(5 downto 0),
      wr_pntr_plus1_pad(2 downto 1) => p_11_out(1 downto 0),
      wr_pntr_plus1_pad(0) => wr_pntr_plus1_pad(0)
    );
\gwss.wsts\: entity work.\wr_status_flags_ss__parameterized0\
     port map (
      E(0) => \^p_16_out\,
      O(0) => O(0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \gc0.count_d1_reg[8]\(0) => \gc0.count_d1_reg[8]\(0),
      \gc0.count_d1_reg[8]_0\(3 downto 0) => \gc0.count_d1_reg[8]_0\(3 downto 0),
      \gcc0.gc0.count_reg[0]\ => \gcc0.gc0.count_reg[0]\,
      \grxd.fg_rxd_wr_length_reg[0]\ => \grxd.fg_rxd_wr_length_reg[0]\,
      \grxd.fg_rxd_wr_length_reg[21]\ => \grxd.fg_rxd_wr_length_reg[21]\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.fg_rxd_wr_length_reg[2]\,
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      p_2_out => p_2_out,
      p_6_out => p_6_out,
      plusOp(0) => plusOp(0),
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      sig_str_rst_reg => sig_str_rst_reg,
      v1_reg(3 downto 0) => \c0/v1_reg\(3 downto 0),
      v1_reg_0(0) => \c1/v1_reg\(0)
    );
wpntr: entity work.\wr_bin_cntr__parameterized0\
     port map (
      AR(0) => AR(0),
      E(0) => \^p_16_out\,
      Q(8 downto 0) => Q(8 downto 0),
      S(2 downto 0) => S(2 downto 0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]_1\(8 downto 0),
      \gc0.count_reg[7]\(5 downto 0) => \gc0.count_reg[7]\(5 downto 0),
      \gcc0.gc0.count_d1_reg[8]_0\(8 downto 2) => \^gcc0.gc0.count_d1_reg[8]\(6 downto 0),
      \gcc0.gc0.count_d1_reg[8]_0\(1 downto 0) => p_11_out(1 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\(2) => wpntr_n_33,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\(1) => wpntr_n_34,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\(0) => wpntr_n_35,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(3) => wpntr_n_26,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(2) => wpntr_n_27,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(1) => wpntr_n_28,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\(0) => wpntr_n_29,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(1) => wpntr_n_11,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(0) => wpntr_n_12,
      \greg.gpcry_sym.diff_pntr_pad_reg[7]\(3 downto 0) => \greg.gpcry_sym.diff_pntr_pad_reg[7]\(3 downto 0),
      \greg.gpcry_sym.diff_pntr_pad_reg[9]\(1 downto 0) => \greg.gpcry_sym.diff_pntr_pad_reg[9]\(1 downto 0),
      ram_empty_fb_i_reg(2 downto 0) => ram_empty_fb_i_reg(2 downto 0),
      s_axi_aclk => s_axi_aclk,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(0) => \c1/v1_reg\(0),
      v1_reg_1(3 downto 0) => \c0/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Data_Flow_gti is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    ex_op1_zero : out STD_LOGIC;
    Q29_out : out STD_LOGIC;
    Q28_out : out STD_LOGIC;
    Q27_out : out STD_LOGIC;
    Q26_out : out STD_LOGIC;
    Q25_out : out STD_LOGIC;
    Q24_out : out STD_LOGIC;
    Q23_out : out STD_LOGIC;
    Q22_out : out STD_LOGIC;
    Q21_out : out STD_LOGIC;
    Q20_out : out STD_LOGIC;
    Q19_out : out STD_LOGIC;
    Q18_out : out STD_LOGIC;
    Q17_out : out STD_LOGIC;
    Q16_out : out STD_LOGIC;
    Q15_out : out STD_LOGIC;
    Q14_out : out STD_LOGIC;
    Q13_out : out STD_LOGIC;
    Q12_out : out STD_LOGIC;
    Q11_out : out STD_LOGIC;
    Q10_out : out STD_LOGIC;
    Q9_out : out STD_LOGIC;
    Q8_out : out STD_LOGIC;
    Q7_out : out STD_LOGIC;
    Q6_out : out STD_LOGIC;
    Q5_out : out STD_LOGIC;
    Q4_out : out STD_LOGIC;
    \WB_MEM_Result_reg[31]\ : out STD_LOGIC;
    ex_MSR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \MEM_DataBus_Addr_reg[0]\ : out STD_LOGIC_VECTOR ( 143 downto 0 );
    wb_read_msb_doublet_sel : out STD_LOGIC;
    MEM_Fwd : out STD_LOGIC_VECTOR ( 4 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    GPR_Op1 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \mem_byte_selects_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3793]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LOCKSTEP_Out_reg[3769]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC;
    \mem_pc_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \LOCKSTEP_Out_reg[3792]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \MEM_DataBus_Addr_reg[30]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    of_op1_sel_spr : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 27 downto 0 );
    I1 : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    \Using_FPGA.Native_11\ : in STD_LOGIC;
    \Using_FPGA.Native_12\ : in STD_LOGIC;
    \Using_FPGA.Native_13\ : in STD_LOGIC;
    \Using_FPGA.Native_14\ : in STD_LOGIC;
    \Using_FPGA.Native_15\ : in STD_LOGIC;
    \Using_FPGA.Native_16\ : in STD_LOGIC;
    \Using_FPGA.Native_17\ : in STD_LOGIC;
    \Using_FPGA.Native_18\ : in STD_LOGIC;
    \Using_FPGA.Native_19\ : in STD_LOGIC;
    \Using_FPGA.Native_20\ : in STD_LOGIC;
    \Using_FPGA.Native_21\ : in STD_LOGIC;
    \Using_FPGA.Native_22\ : in STD_LOGIC;
    \Using_FPGA.Native_23\ : in STD_LOGIC;
    \Using_FPGA.Native_24\ : in STD_LOGIC;
    \Using_FPGA.Native_25\ : in STD_LOGIC;
    \Using_FPGA.Native_26\ : in STD_LOGIC;
    \Using_FPGA.Native_27\ : in STD_LOGIC;
    \Using_FPGA.Native_28\ : in STD_LOGIC;
    \Using_FPGA.Native_29\ : in STD_LOGIC;
    \Using_FPGA.Native_30\ : in STD_LOGIC;
    \Using_FPGA.Native_31\ : in STD_LOGIC;
    \Using_FPGA.Native_32\ : in STD_LOGIC;
    \Using_FPGA.Native_33\ : in STD_LOGIC;
    \Using_FPGA.Native_34\ : in STD_LOGIC;
    \Using_FPGA.Native_35\ : in STD_LOGIC;
    \Using_FPGA.Native_36\ : in STD_LOGIC;
    \Using_FPGA.Native_37\ : in STD_LOGIC;
    \Using_FPGA.Native_38\ : in STD_LOGIC;
    \Using_FPGA.Native_39\ : in STD_LOGIC;
    \Using_FPGA.Native_40\ : in STD_LOGIC;
    ex_use_carry : in STD_LOGIC;
    DI : in STD_LOGIC;
    ex_unsigned_op : in STD_LOGIC;
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    \EX_Op1_reg[24]\ : in STD_LOGIC;
    ex_op1_cmp_equal : in STD_LOGIC;
    ex_op1_cmp_equal_n : in STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 31 );
    Clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_move_to_MSR_instr_reg : in STD_LOGIC;
    \Using_FPGA.Native_41\ : in STD_LOGIC;
    \Using_FPGA.Native_42\ : in STD_LOGIC;
    \EX_Op1_reg[30]\ : in STD_LOGIC;
    \mem_pc_i_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_valid_reg : in STD_LOGIC;
    ex_reverse_byteorder : in STD_LOGIC;
    ex_doublet_access : in STD_LOGIC;
    ex_byte_access : in STD_LOGIC;
    \EX_Sext_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WB_Doublet_Access_reg : in STD_LOGIC_VECTOR ( 27 downto 0 );
    of_op3_sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    of_op1_sel : in STD_LOGIC_VECTOR ( 0 to 1 );
    ex_cmp_op : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[23]\ : in STD_LOGIC;
    wb_databus_read_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Use_DLMB.wb_dlmb_valid_read_data_reg[22]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[21]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[20]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[19]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[18]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[17]\ : in STD_LOGIC;
    \Use_DLMB.wb_dlmb_valid_read_data_reg[16]\ : in STD_LOGIC;
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC;
    MEM_FSL_Result : in STD_LOGIC_VECTOR ( 4 downto 0 );
    MEM_Sel_FSL : in STD_LOGIC;
    mem_sel_msr : in STD_LOGIC;
    wb_reset_reg : in STD_LOGIC;
    WB_Doublet_Access_reg_0 : in STD_LOGIC;
    WB_Doublet_Access_reg_1 : in STD_LOGIC;
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 0 to 15 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    \wb_gpr_write_addr_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WB_Doublet_Access_reg_2 : in STD_LOGIC;
    WB_Doublet_Access_reg_3 : in STD_LOGIC;
    WB_Doublet_Access_reg_4 : in STD_LOGIC;
    WB_Doublet_Access_reg_5 : in STD_LOGIC;
    WB_Doublet_Access_reg_6 : in STD_LOGIC;
    WB_Doublet_Access_reg_7 : in STD_LOGIC;
    WB_Doublet_Access_reg_8 : in STD_LOGIC;
    WB_Doublet_Access_reg_9 : in STD_LOGIC;
    WB_Doublet_Access_reg_10 : in STD_LOGIC;
    WB_Doublet_Access_reg_11 : in STD_LOGIC;
    WB_Doublet_Access_reg_12 : in STD_LOGIC;
    WB_Doublet_Access_reg_13 : in STD_LOGIC;
    WB_Doublet_Access_reg_14 : in STD_LOGIC;
    WB_Doublet_Access_reg_15 : in STD_LOGIC;
    WB_Byte_Access_reg : in STD_LOGIC;
    WB_Byte_Access_reg_0 : in STD_LOGIC;
    WB_Byte_Access_reg_1 : in STD_LOGIC;
    WB_Byte_Access_reg_2 : in STD_LOGIC;
    WB_Byte_Access_reg_3 : in STD_LOGIC;
    WB_Byte_Access_reg_4 : in STD_LOGIC;
    WB_Byte_Access_reg_5 : in STD_LOGIC;
    WB_Byte_Access_reg_6 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_43\ : in STD_LOGIC;
    \Using_FPGA.Native_44\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Using_FPGA.Native_45\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_46\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    wb_PipeRun_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
end Data_Flow_gti;

architecture STRUCTURE of Data_Flow_gti is
  signal \ALL_Bits[0].ALU_Bit_I1/S\ : STD_LOGIC;
  signal Byte_Doublet_Handle_gti_I_n_13 : STD_LOGIC;
  signal Byte_Doublet_Handle_gti_I_n_14 : STD_LOGIC;
  signal Byte_Doublet_Handle_gti_I_n_15 : STD_LOGIC;
  signal Byte_Doublet_Handle_gti_I_n_16 : STD_LOGIC;
  signal \^gen_m_channel_handling[0].m_axis_tdata_reg[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^mem_databus_addr_reg[0]\ : STD_LOGIC_VECTOR ( 143 downto 0 );
  signal \^mem_fwd\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal Operand_Select_I_n_0 : STD_LOGIC;
  signal Operand_Select_I_n_111 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Q0_out : STD_LOGIC;
  signal Q1_out : STD_LOGIC;
  signal Q2_out : STD_LOGIC;
  signal Q3_out : STD_LOGIC;
  signal Q_0 : STD_LOGIC;
  signal \Zero_Detecting[0].nibble_Zero_reg\ : STD_LOGIC;
  signal \Zero_Detecting[1].nibble_Zero_reg\ : STD_LOGIC;
  signal \Zero_Detecting[2].nibble_Zero_reg\ : STD_LOGIC;
  signal \Zero_Detecting[3].nibble_Zero_reg\ : STD_LOGIC;
  signal \Zero_Detecting[4].nibble_Zero_reg\ : STD_LOGIC;
  signal \Zero_Detecting[5].nibble_Zero_reg\ : STD_LOGIC;
  signal \^ex_msr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ex_alu_carryin : STD_LOGIC;
  signal ex_byte_selects : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ex_op2 : STD_LOGIC_VECTOR ( 0 to 30 );
  signal ex_pre_alu_carry : STD_LOGIC;
  signal \^gpr_op1\ : STD_LOGIC_VECTOR ( 27 to 30 );
  signal \^gpr_op3\ : STD_LOGIC_VECTOR ( 27 to 30 );
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal \^mem_byte_selects_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal muxcy_di : STD_LOGIC;
  signal muxcy_sel : STD_LOGIC;
  signal of_op3 : STD_LOGIC_VECTOR ( 27 to 30 );
  signal wb_mem_result : STD_LOGIC_VECTOR ( 24 to 31 );
begin
  \Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[0]\(31 downto 0) <= \^gen_m_channel_handling[0].m_axis_tdata_reg[0]\(31 downto 0);
  \MEM_DataBus_Addr_reg[0]\(143 downto 0) <= \^mem_databus_addr_reg[0]\(143 downto 0);
  MEM_Fwd(4 downto 0) <= \^mem_fwd\(4 downto 0);
  Q(0) <= \^q\(0);
  ex_MSR(3 downto 0) <= \^ex_msr\(3 downto 0);
  lopt <= \^lopt_2\;
  lopt_3 <= lopt_1;
  lopt_4 <= lopt_2;
  \mem_byte_selects_reg[0]\(0) <= \^mem_byte_selects_reg[0]\(0);
ALU_I: entity work.ALU
     port map (
      DI => DI,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CMP_Op_reg => Operand_Select_I_n_111,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[0]\(31 downto 0) => \^gen_m_channel_handling[0].m_axis_tdata_reg[0]\(31 downto 0),
      LO => LO,
      \MEM_DataBus_Addr_reg[0]\(29 downto 0) => \^mem_databus_addr_reg[0]\(143 downto 114),
      \MEM_DataBus_Addr_reg[30]\(1 downto 0) => \MEM_DataBus_Addr_reg[30]\(1 downto 0),
      Q(31) => ex_op2(0),
      Q(30) => ex_op2(1),
      Q(29) => ex_op2(2),
      Q(28) => ex_op2(3),
      Q(27) => ex_op2(4),
      Q(26) => ex_op2(5),
      Q(25) => ex_op2(6),
      Q(24) => ex_op2(7),
      Q(23) => ex_op2(8),
      Q(22) => ex_op2(9),
      Q(21) => ex_op2(10),
      Q(20) => ex_op2(11),
      Q(19) => ex_op2(12),
      Q(18) => ex_op2(13),
      Q(17) => ex_op2(14),
      Q(16) => ex_op2(15),
      Q(15) => ex_op2(16),
      Q(14) => ex_op2(17),
      Q(13) => ex_op2(18),
      Q(12) => ex_op2(19),
      Q(11) => ex_op2(20),
      Q(10) => ex_op2(21),
      Q(9) => ex_op2(22),
      Q(8) => ex_op2(23),
      Q(7) => ex_op2(24),
      Q(6) => ex_op2(25),
      Q(5) => ex_op2(26),
      Q(4) => ex_op2(27),
      Q(3) => ex_op2(28),
      Q(2) => ex_op2(29),
      Q(1) => ex_op2(30),
      Q(0) => \^q\(0),
      S => \ALL_Bits[0].ALU_Bit_I1/S\,
      ex_alu_carryin => ex_alu_carryin,
      ex_unsigned_op => ex_unsigned_op,
      ex_use_carry => ex_use_carry,
      lopt => \^ex_msr\(1),
      lopt_1 => muxcy_di,
      lopt_2 => muxcy_sel,
      lopt_3 => \^lopt\,
      lopt_4 => \^lopt_1\
    );
Byte_Doublet_Handle_gti_I: entity work.Byte_Doublet_Handle_gti
     port map (
      Clk => Clk,
      D(3) => of_op3(27),
      D(2) => of_op3(28),
      D(1) => of_op3(29),
      D(0) => of_op3(30),
      \EX_Branch_CMP_Op1_reg[27]\(3) => Byte_Doublet_Handle_gti_I_n_13,
      \EX_Branch_CMP_Op1_reg[27]\(2) => Byte_Doublet_Handle_gti_I_n_14,
      \EX_Branch_CMP_Op1_reg[27]\(1) => Byte_Doublet_Handle_gti_I_n_15,
      \EX_Branch_CMP_Op1_reg[27]\(0) => Byte_Doublet_Handle_gti_I_n_16,
      EX_Fwd(3) => EX_Fwd(27),
      EX_Fwd(2) => EX_Fwd(28),
      EX_Fwd(1) => EX_Fwd(29),
      EX_Fwd(0) => EX_Fwd(30),
      \EX_Op3_reg[24]\(31 downto 0) => \^mem_databus_addr_reg[0]\(111 downto 80),
      GPR_Op1(3) => \^gpr_op1\(27),
      GPR_Op1(2) => \^gpr_op1\(28),
      GPR_Op1(1) => \^gpr_op1\(29),
      GPR_Op1(0) => \^gpr_op1\(30),
      GPR_Op3(3) => \^gpr_op3\(27),
      GPR_Op3(2) => \^gpr_op3\(28),
      GPR_Op3(1) => \^gpr_op3\(29),
      GPR_Op3(0) => \^gpr_op3\(30),
      \LOCKSTEP_Out_reg[3792]\(1 downto 0) => \LOCKSTEP_Out_reg[3792]\(1 downto 0),
      Q(0) => \LOCKSTEP_Out_reg[3793]\(0),
      \Use_DLMB.wb_dlmb_valid_read_data_reg[16]\ => \Use_DLMB.wb_dlmb_valid_read_data_reg[16]\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[17]\ => \Use_DLMB.wb_dlmb_valid_read_data_reg[17]\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[18]\ => \Use_DLMB.wb_dlmb_valid_read_data_reg[18]\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[19]\ => \Use_DLMB.wb_dlmb_valid_read_data_reg[19]\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[20]\ => \Use_DLMB.wb_dlmb_valid_read_data_reg[20]\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[21]\ => \Use_DLMB.wb_dlmb_valid_read_data_reg[21]\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[22]\ => \Use_DLMB.wb_dlmb_valid_read_data_reg[22]\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[23]\ => \Use_DLMB.wb_dlmb_valid_read_data_reg[23]\,
      \Using_FPGA.Native\(3 downto 0) => \^mem_fwd\(3 downto 0),
      \Using_FPGA.Native_0\(3 downto 0) => \Using_FPGA.Native_45\(3 downto 0),
      \Using_FPGA.Native_1\(1) => \^mem_byte_selects_reg[0]\(0),
      \Using_FPGA.Native_1\(0) => ex_byte_selects(1),
      WB_Fwd(7 downto 0) => \^mem_databus_addr_reg[0]\(7 downto 0),
      \WB_MEM_Result_reg[24]\(7) => wb_mem_result(24),
      \WB_MEM_Result_reg[24]\(6) => wb_mem_result(25),
      \WB_MEM_Result_reg[24]\(5) => wb_mem_result(26),
      \WB_MEM_Result_reg[24]\(4) => wb_mem_result(27),
      \WB_MEM_Result_reg[24]\(3) => wb_mem_result(28),
      \WB_MEM_Result_reg[24]\(2) => wb_mem_result(29),
      \WB_MEM_Result_reg[24]\(1) => wb_mem_result(30),
      \WB_MEM_Result_reg[24]\(0) => wb_mem_result(31),
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      ex_byte_access => ex_byte_access,
      ex_doublet_access => ex_doublet_access,
      ex_reverse_byteorder => ex_reverse_byteorder,
      mem_valid_reg => mem_valid_reg,
      of_op1_sel(0 to 1) => of_op1_sel(0 to 1),
      of_op3_sel(0 to 1) => of_op3_sel(0 to 1),
      \out\(0) => \out\(0),
      \trace_data_write_value_i_reg[0]\(35 downto 0) => \^mem_databus_addr_reg[0]\(79 downto 44),
      wb_databus_read_data(15 downto 0) => wb_databus_read_data(15 downto 0),
      wb_read_msb_doublet_sel => wb_read_msb_doublet_sel
    );
Data_Flow_Logic_I: entity work.Data_Flow_Logic
     port map (
      Clk => Clk,
      D(31) => \^mem_fwd\(4),
      D(30 downto 5) => \Using_FPGA.Native_46\(26 downto 1),
      D(4 downto 1) => \^mem_fwd\(3 downto 0),
      D(0) => \Using_FPGA.Native_46\(0),
      EX_Fwd(0 to 31) => EX_Fwd(0 to 31),
      Q(31 downto 8) => \LOCKSTEP_Out_reg[3769]\(23 downto 0),
      Q(7) => wb_mem_result(24),
      Q(6) => wb_mem_result(25),
      Q(5) => wb_mem_result(26),
      Q(4) => wb_mem_result(27),
      Q(3) => wb_mem_result(28),
      Q(2) => wb_mem_result(29),
      Q(1) => wb_mem_result(30),
      Q(0) => wb_mem_result(31),
      Q0_out => Q0_out,
      Q10_out => Q10_out,
      Q11_out => Q11_out,
      Q12_out => Q12_out,
      Q13_out => Q13_out,
      Q14_out => Q14_out,
      Q15_out => Q15_out,
      Q16_out => Q16_out,
      Q17_out => Q17_out,
      Q18_out => Q18_out,
      Q19_out => Q19_out,
      Q1_out => Q1_out,
      Q20_out => Q20_out,
      Q21_out => Q21_out,
      Q22_out => Q22_out,
      Q23_out => Q23_out,
      Q24_out => Q24_out,
      Q25_out => Q25_out,
      Q26_out => Q26_out,
      Q27_out => Q27_out,
      Q28_out => Q28_out,
      Q29_out => Q29_out,
      Q2_out => Q2_out,
      Q3_out => Q3_out,
      Q4_out => Q4_out,
      Q5_out => Q5_out,
      Q6_out => Q6_out,
      Q7_out => Q7_out,
      Q8_out => Q8_out,
      Q9_out => Q9_out,
      Q_0 => Q_0,
      R => R,
      SR(0) => SR(0),
      \WB_MEM_Result_reg[31]_0\ => \WB_MEM_Result_reg[31]\,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_valid_reg => mem_valid_reg
    );
Operand_Select_I: entity work.Operand_Select_gti
     port map (
      Clk => Clk,
      D(31 downto 5) => D(27 downto 1),
      D(4) => Byte_Doublet_Handle_gti_I_n_13,
      D(3) => Byte_Doublet_Handle_gti_I_n_14,
      D(2) => Byte_Doublet_Handle_gti_I_n_15,
      D(1) => Byte_Doublet_Handle_gti_I_n_16,
      D(0) => D(0),
      E(0) => E(0),
      \EX_Op2_reg[0]_0\(15 downto 0) => \EX_Op2_reg[0]\(15 downto 0),
      \EX_Sext_Op_reg[0]\(1 downto 0) => \EX_Sext_Op_reg[0]\(1 downto 0),
      I1 => I1,
      \LOCKSTEP_Out_reg[66]\(33 downto 0) => \^mem_databus_addr_reg[0]\(113 downto 80),
      \MEM_DataBus_Addr_reg[0]\(31) => ex_op2(0),
      \MEM_DataBus_Addr_reg[0]\(30) => ex_op2(1),
      \MEM_DataBus_Addr_reg[0]\(29) => ex_op2(2),
      \MEM_DataBus_Addr_reg[0]\(28) => ex_op2(3),
      \MEM_DataBus_Addr_reg[0]\(27) => ex_op2(4),
      \MEM_DataBus_Addr_reg[0]\(26) => ex_op2(5),
      \MEM_DataBus_Addr_reg[0]\(25) => ex_op2(6),
      \MEM_DataBus_Addr_reg[0]\(24) => ex_op2(7),
      \MEM_DataBus_Addr_reg[0]\(23) => ex_op2(8),
      \MEM_DataBus_Addr_reg[0]\(22) => ex_op2(9),
      \MEM_DataBus_Addr_reg[0]\(21) => ex_op2(10),
      \MEM_DataBus_Addr_reg[0]\(20) => ex_op2(11),
      \MEM_DataBus_Addr_reg[0]\(19) => ex_op2(12),
      \MEM_DataBus_Addr_reg[0]\(18) => ex_op2(13),
      \MEM_DataBus_Addr_reg[0]\(17) => ex_op2(14),
      \MEM_DataBus_Addr_reg[0]\(16) => ex_op2(15),
      \MEM_DataBus_Addr_reg[0]\(15) => ex_op2(16),
      \MEM_DataBus_Addr_reg[0]\(14) => ex_op2(17),
      \MEM_DataBus_Addr_reg[0]\(13) => ex_op2(18),
      \MEM_DataBus_Addr_reg[0]\(12) => ex_op2(19),
      \MEM_DataBus_Addr_reg[0]\(11) => ex_op2(20),
      \MEM_DataBus_Addr_reg[0]\(10) => ex_op2(21),
      \MEM_DataBus_Addr_reg[0]\(9) => ex_op2(22),
      \MEM_DataBus_Addr_reg[0]\(8) => ex_op2(23),
      \MEM_DataBus_Addr_reg[0]\(7) => ex_op2(24),
      \MEM_DataBus_Addr_reg[0]\(6) => ex_op2(25),
      \MEM_DataBus_Addr_reg[0]\(5) => ex_op2(26),
      \MEM_DataBus_Addr_reg[0]\(4) => ex_op2(27),
      \MEM_DataBus_Addr_reg[0]\(3) => ex_op2(28),
      \MEM_DataBus_Addr_reg[0]\(2) => ex_op2(29),
      \MEM_DataBus_Addr_reg[0]\(1) => ex_op2(30),
      \MEM_DataBus_Addr_reg[0]\(0) => \^q\(0),
      \MEM_DataBus_Addr_reg[0]_0\ => Operand_Select_I_n_111,
      Q(31 downto 0) => \^gen_m_channel_handling[0].m_axis_tdata_reg[0]\(31 downto 0),
      S => \ALL_Bits[0].ALU_Bit_I1/S\,
      \Using_FPGA.Native\ => Operand_Select_I_n_0,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_10\ => \Using_FPGA.Native_11\,
      \Using_FPGA.Native_11\ => \Using_FPGA.Native_12\,
      \Using_FPGA.Native_12\ => \Using_FPGA.Native_13\,
      \Using_FPGA.Native_13\ => \Using_FPGA.Native_14\,
      \Using_FPGA.Native_14\ => \Using_FPGA.Native_15\,
      \Using_FPGA.Native_15\ => \Using_FPGA.Native_16\,
      \Using_FPGA.Native_16\ => \Using_FPGA.Native_17\,
      \Using_FPGA.Native_17\ => \Using_FPGA.Native_18\,
      \Using_FPGA.Native_18\ => \Using_FPGA.Native_19\,
      \Using_FPGA.Native_19\ => \Using_FPGA.Native_20\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_20\ => \Using_FPGA.Native_21\,
      \Using_FPGA.Native_21\ => \Using_FPGA.Native_22\,
      \Using_FPGA.Native_22\ => \Using_FPGA.Native_23\,
      \Using_FPGA.Native_23\ => \Using_FPGA.Native_24\,
      \Using_FPGA.Native_24\ => \Using_FPGA.Native_25\,
      \Using_FPGA.Native_25\ => \Using_FPGA.Native_26\,
      \Using_FPGA.Native_26\ => \Using_FPGA.Native_27\,
      \Using_FPGA.Native_27\ => \Using_FPGA.Native_28\,
      \Using_FPGA.Native_28\ => \Using_FPGA.Native_29\,
      \Using_FPGA.Native_29\ => \Using_FPGA.Native_30\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_30\ => \Using_FPGA.Native_31\,
      \Using_FPGA.Native_31\ => \Using_FPGA.Native_32\,
      \Using_FPGA.Native_32\ => \Using_FPGA.Native_33\,
      \Using_FPGA.Native_33\ => \Using_FPGA.Native_34\,
      \Using_FPGA.Native_34\ => \Using_FPGA.Native_35\,
      \Using_FPGA.Native_35\ => \Using_FPGA.Native_36\,
      \Using_FPGA.Native_36\ => \Using_FPGA.Native_37\,
      \Using_FPGA.Native_37\ => \Using_FPGA.Native_38\,
      \Using_FPGA.Native_38\ => \Using_FPGA.Native_39\,
      \Using_FPGA.Native_39\ => \Using_FPGA.Native_40\,
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_40\ => \Using_FPGA.Native_43\,
      \Using_FPGA.Native_41\(31 downto 0) => \Using_FPGA.Native_44\(31 downto 0),
      \Using_FPGA.Native_5\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_6\ => \Using_FPGA.Native_7\,
      \Using_FPGA.Native_7\ => \Using_FPGA.Native_8\,
      \Using_FPGA.Native_8\ => \Using_FPGA.Native_9\,
      \Using_FPGA.Native_9\ => \Using_FPGA.Native_10\,
      WB_Doublet_Access_reg(31 downto 5) => WB_Doublet_Access_reg(27 downto 1),
      WB_Doublet_Access_reg(4) => of_op3(27),
      WB_Doublet_Access_reg(3) => of_op3(28),
      WB_Doublet_Access_reg(2) => of_op3(29),
      WB_Doublet_Access_reg(1) => of_op3(30),
      WB_Doublet_Access_reg(0) => WB_Doublet_Access_reg(0),
      \Zero_Detecting[0].nibble_Zero_reg\ => \Zero_Detecting[0].nibble_Zero_reg\,
      \Zero_Detecting[1].nibble_Zero_reg\ => \Zero_Detecting[1].nibble_Zero_reg\,
      \Zero_Detecting[2].nibble_Zero_reg\ => \Zero_Detecting[2].nibble_Zero_reg\,
      \Zero_Detecting[3].nibble_Zero_reg\ => \Zero_Detecting[3].nibble_Zero_reg\,
      \Zero_Detecting[4].nibble_Zero_reg\ => \Zero_Detecting[4].nibble_Zero_reg\,
      \Zero_Detecting[5].nibble_Zero_reg\ => \Zero_Detecting[5].nibble_Zero_reg\,
      ex_byte_access => ex_byte_access,
      ex_cmp_op => ex_cmp_op,
      ex_doublet_access => ex_doublet_access,
      ex_reverse_byteorder => ex_reverse_byteorder,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      \mem_byte_selects_reg[0]\(1) => \^mem_byte_selects_reg[0]\(0),
      \mem_byte_selects_reg[0]\(0) => ex_byte_selects(1),
      \mem_pc_i_reg[31]\(0) => \mem_pc_i_reg[31]\(0),
      of_imm_data(0 to 15) => of_imm_data(0 to 15),
      of_op1_sel_spr => of_op1_sel_spr,
      \out\(0) => \out\(0)
    );
Register_File_I: entity work.Register_File_gti
     port map (
      Clk => Clk,
      GPR_Op1(0) => GPR_Op1(27),
      GPR_Op1(1) => GPR_Op1(26),
      GPR_Op1(2) => GPR_Op1(25),
      GPR_Op1(3) => GPR_Op1(24),
      GPR_Op1(4) => GPR_Op1(23),
      GPR_Op1(5) => GPR_Op1(22),
      GPR_Op1(6) => GPR_Op1(21),
      GPR_Op1(7) => GPR_Op1(20),
      GPR_Op1(8) => GPR_Op1(19),
      GPR_Op1(9) => GPR_Op1(18),
      GPR_Op1(10) => GPR_Op1(17),
      GPR_Op1(11) => GPR_Op1(16),
      GPR_Op1(12) => GPR_Op1(15),
      GPR_Op1(13) => GPR_Op1(14),
      GPR_Op1(14) => GPR_Op1(13),
      GPR_Op1(15) => GPR_Op1(12),
      GPR_Op1(16) => GPR_Op1(11),
      GPR_Op1(17) => GPR_Op1(10),
      GPR_Op1(18) => GPR_Op1(9),
      GPR_Op1(19) => GPR_Op1(8),
      GPR_Op1(20) => GPR_Op1(7),
      GPR_Op1(21) => GPR_Op1(6),
      GPR_Op1(22) => GPR_Op1(5),
      GPR_Op1(23) => GPR_Op1(4),
      GPR_Op1(24) => GPR_Op1(3),
      GPR_Op1(25) => GPR_Op1(2),
      GPR_Op1(26) => GPR_Op1(1),
      GPR_Op1(27 to 30) => \^gpr_op1\(27 to 30),
      GPR_Op1(31) => GPR_Op1(0),
      GPR_Op2(0 to 31) => GPR_Op2(0 to 31),
      GPR_Op3(0) => GPR_Op3(27),
      GPR_Op3(1) => GPR_Op3(26),
      GPR_Op3(2) => GPR_Op3(25),
      GPR_Op3(3) => GPR_Op3(24),
      GPR_Op3(4) => GPR_Op3(23),
      GPR_Op3(5) => GPR_Op3(22),
      GPR_Op3(6) => GPR_Op3(21),
      GPR_Op3(7) => GPR_Op3(20),
      GPR_Op3(8) => GPR_Op3(19),
      GPR_Op3(9) => GPR_Op3(18),
      GPR_Op3(10) => GPR_Op3(17),
      GPR_Op3(11) => GPR_Op3(16),
      GPR_Op3(12) => GPR_Op3(15),
      GPR_Op3(13) => GPR_Op3(14),
      GPR_Op3(14) => GPR_Op3(13),
      GPR_Op3(15) => GPR_Op3(12),
      GPR_Op3(16) => GPR_Op3(11),
      GPR_Op3(17) => GPR_Op3(10),
      GPR_Op3(18) => GPR_Op3(9),
      GPR_Op3(19) => GPR_Op3(8),
      GPR_Op3(20) => GPR_Op3(7),
      GPR_Op3(21) => GPR_Op3(6),
      GPR_Op3(22) => GPR_Op3(5),
      GPR_Op3(23) => GPR_Op3(4),
      GPR_Op3(24) => GPR_Op3(3),
      GPR_Op3(25) => GPR_Op3(2),
      GPR_Op3(26) => GPR_Op3(1),
      GPR_Op3(27 to 30) => \^gpr_op3\(27 to 30),
      GPR_Op3(31) => GPR_Op3(0),
      WB_Fwd(0) => WB_Doublet_Access_reg_0,
      WB_Fwd(1) => WB_Doublet_Access_reg_1,
      WB_Fwd(2) => WB_Doublet_Access_reg_2,
      WB_Fwd(3) => WB_Doublet_Access_reg_3,
      WB_Fwd(4) => WB_Doublet_Access_reg_4,
      WB_Fwd(5) => WB_Doublet_Access_reg_5,
      WB_Fwd(6) => WB_Doublet_Access_reg_6,
      WB_Fwd(7) => WB_Doublet_Access_reg_7,
      WB_Fwd(8) => WB_Doublet_Access_reg_8,
      WB_Fwd(9) => WB_Doublet_Access_reg_9,
      WB_Fwd(10) => WB_Doublet_Access_reg_10,
      WB_Fwd(11) => WB_Doublet_Access_reg_11,
      WB_Fwd(12) => WB_Doublet_Access_reg_12,
      WB_Fwd(13) => WB_Doublet_Access_reg_13,
      WB_Fwd(14) => WB_Doublet_Access_reg_14,
      WB_Fwd(15) => WB_Doublet_Access_reg_15,
      WB_Fwd(16) => WB_Byte_Access_reg,
      WB_Fwd(17) => WB_Byte_Access_reg_0,
      WB_Fwd(18) => WB_Byte_Access_reg_1,
      WB_Fwd(19) => WB_Byte_Access_reg_2,
      WB_Fwd(20) => WB_Byte_Access_reg_3,
      WB_Fwd(21) => WB_Byte_Access_reg_4,
      WB_Fwd(22) => WB_Byte_Access_reg_5,
      WB_Fwd(23) => WB_Byte_Access_reg_6,
      WB_Fwd(24) => \^mem_databus_addr_reg[0]\(7),
      WB_Fwd(25) => \^mem_databus_addr_reg[0]\(6),
      WB_Fwd(26) => \^mem_databus_addr_reg[0]\(5),
      WB_Fwd(27) => \^mem_databus_addr_reg[0]\(4),
      WB_Fwd(28) => \^mem_databus_addr_reg[0]\(3),
      WB_Fwd(29) => \^mem_databus_addr_reg[0]\(2),
      WB_Fwd(30) => \^mem_databus_addr_reg[0]\(1),
      WB_Fwd(31) => \^mem_databus_addr_reg[0]\(0),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4) => of_imm_data(0),
      of_imm_data(3) => of_imm_data(1),
      of_imm_data(2) => of_imm_data(2),
      of_imm_data(1) => of_imm_data(3),
      of_imm_data(0) => of_imm_data(4),
      \wb_gpr_write_addr_reg[0]\(4 downto 0) => \wb_gpr_write_addr_reg[0]\(4 downto 0),
      wb_reset_reg => wb_reset_reg
    );
Shift_Logic_Module_I: entity work.Shift_Logic_Module_gti
     port map (
      \EX_Op1_reg[24]\ => \EX_Op1_reg[24]\,
      \EX_Op1_reg[24]_0\ => Operand_Select_I_n_0,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\
    );
\Using_DAXI_ALU_Carry.Direct_MUXCY_I\: entity work.microblaze_v9_5_3_MB_MUXCY_259
     port map (
      ex_MSR(0) => \^ex_msr\(1),
      ex_pre_alu_carry => ex_pre_alu_carry,
      muxcy_di => muxcy_di,
      muxcy_sel => muxcy_sel
    );
\Using_DAXI_ALU_Carry.Post_MUXCY_I\: entity work.microblaze_v9_5_3_MB_MUXCY_260
     port map (
      ex_alu_carryin => ex_alu_carryin,
      ex_pre_alu_carry => ex_pre_alu_carry,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\
    );
\Using_DAXI_ALU_Carry.direct_lut_INST\: entity work.\MB_LUT6_2__parameterized1\
     port map (
      muxcy_di => muxcy_di,
      muxcy_sel => muxcy_sel
    );
Zero_Detect_I: entity work.Zero_Detect_gti
     port map (
      \Zero_Detecting[0].nibble_Zero_reg\ => \Zero_Detecting[0].nibble_Zero_reg\,
      \Zero_Detecting[1].nibble_Zero_reg\ => \Zero_Detecting[1].nibble_Zero_reg\,
      \Zero_Detecting[2].nibble_Zero_reg\ => \Zero_Detecting[2].nibble_Zero_reg\,
      \Zero_Detecting[3].nibble_Zero_reg\ => \Zero_Detecting[3].nibble_Zero_reg\,
      \Zero_Detecting[4].nibble_Zero_reg\ => \Zero_Detecting[4].nibble_Zero_reg\,
      \Zero_Detecting[5].nibble_Zero_reg\ => \Zero_Detecting[5].nibble_Zero_reg\,
      ex_op1_cmp_equal => ex_op1_cmp_equal,
      ex_op1_cmp_equal_n => ex_op1_cmp_equal_n,
      ex_op1_zero => ex_op1_zero,
      lopt => \^lopt_2\,
      lopt_1 => lopt_3,
      lopt_2 => lopt_4
    );
exception_registers_I1: entity work.exception_registers_gti
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[3708]\(31 downto 0) => \^mem_databus_addr_reg[0]\(43 downto 12),
      \mem_pc_i_reg[0]\(31 downto 0) => \mem_pc_i_reg[0]\(31 downto 0),
      mem_valid_reg => mem_valid_reg
    );
msr_reg_i: entity work.msr_reg_gti
     port map (
      Clk => Clk,
      \EX_Op1_reg[30]\ => \EX_Op1_reg[30]\,
      \LOCKSTEP_Out_reg[3756]\(3 downto 0) => \^mem_databus_addr_reg[0]\(11 downto 8),
      MEM_FSL_Result(4 downto 0) => MEM_FSL_Result(4 downto 0),
      MEM_Fwd(4 downto 0) => \^mem_fwd\(4 downto 0),
      MEM_Sel_FSL => MEM_Sel_FSL,
      Q => Q_0,
      Q0_out => Q0_out,
      Q1_out => Q1_out,
      Q2_out => Q2_out,
      Q3_out => Q3_out,
      \Using_FPGA.Native\ => \Using_FPGA.Native_41\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_42\,
      ex_MSR(3 downto 0) => \^ex_msr\(3 downto 0),
      ex_move_to_MSR_instr_reg => ex_move_to_MSR_instr_reg,
      mem_sel_msr => mem_sel_msr,
      mem_valid_reg => mem_valid_reg,
      \out\(0) => \out\(0),
      wb_PipeRun_i_reg(0) => wb_PipeRun_i_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_gpio is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC;
    gpio_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio_io_t : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_t : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_ALL_INPUTS : integer;
  attribute C_ALL_INPUTS of axi_gpio : entity is 1;
  attribute C_ALL_INPUTS_2 : integer;
  attribute C_ALL_INPUTS_2 of axi_gpio : entity is 0;
  attribute C_ALL_OUTPUTS : integer;
  attribute C_ALL_OUTPUTS of axi_gpio : entity is 0;
  attribute C_ALL_OUTPUTS_2 : integer;
  attribute C_ALL_OUTPUTS_2 of axi_gpio : entity is 1;
  attribute C_DOUT_DEFAULT : integer;
  attribute C_DOUT_DEFAULT of axi_gpio : entity is 0;
  attribute C_DOUT_DEFAULT_2 : integer;
  attribute C_DOUT_DEFAULT_2 of axi_gpio : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of axi_gpio : entity is "kintex7";
  attribute C_GPIO2_WIDTH : integer;
  attribute C_GPIO2_WIDTH of axi_gpio : entity is 32;
  attribute C_GPIO_WIDTH : integer;
  attribute C_GPIO_WIDTH of axi_gpio : entity is 32;
  attribute C_INTERRUPT_PRESENT : integer;
  attribute C_INTERRUPT_PRESENT of axi_gpio : entity is 0;
  attribute C_IS_DUAL : integer;
  attribute C_IS_DUAL of axi_gpio : entity is 1;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of axi_gpio : entity is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of axi_gpio : entity is 32;
  attribute C_TRI_DEFAULT : integer;
  attribute C_TRI_DEFAULT of axi_gpio : entity is -1;
  attribute C_TRI_DEFAULT_2 : integer;
  attribute C_TRI_DEFAULT_2 of axi_gpio : entity is -1;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of axi_gpio : entity is "yes";
  attribute ip_group : string;
  attribute ip_group of axi_gpio : entity is "LOGICORE";
end axi_gpio;

architecture STRUCTURE of axi_gpio is
  signal \<const0>\ : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_105 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_106 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_39 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_40 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_41 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_42 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_43 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_44 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_45 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_46 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_47 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_48 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_49 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_50 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_51 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_52 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_53 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_54 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_55 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_56 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_57 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_58 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_59 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_60 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_61 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_62 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_63 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_64 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_65 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_66 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_67 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_68 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_69 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_70 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_71 : STD_LOGIC;
  signal AXI_LITE_IPIF_I_n_72 : STD_LOGIC;
  signal \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg\ : STD_LOGIC;
  signal GPIO2_DBus_i : STD_LOGIC_VECTOR ( 0 to 31 );
  signal GPIO_xferAck_i : STD_LOGIC;
  signal Read_Reg2_In : STD_LOGIC_VECTOR ( 0 to 31 );
  signal Read_Reg_Rst : STD_LOGIC;
  signal bus2ip_cs : STD_LOGIC;
  signal bus2ip_reset : STD_LOGIC;
  signal bus2ip_rnw : STD_LOGIC;
  signal gpio2_Data_In : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^gpio2_io_t\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gpio_Data_In : STD_LOGIC_VECTOR ( 0 to 31 );
  signal gpio_core_1_n_67 : STD_LOGIC;
  signal \^gpio_io_t\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gpio_xferAck_Reg : STD_LOGIC;
  signal ip2bus_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ip2bus_data_i_D1 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ip2bus_rdack_i : STD_LOGIC;
  signal ip2bus_rdack_i_D1 : STD_LOGIC;
  signal ip2bus_wrack_i_D1 : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
begin
  gpio2_io_t(31 downto 0) <= \^gpio2_io_t\(31 downto 0);
  gpio_io_t(31 downto 0) <= \^gpio_io_t\(31 downto 0);
  ip2intc_irpt <= \<const0>\;
  s_axi_awready <= \^s_axi_wready\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_wready <= \^s_axi_wready\;
AXI_LITE_IPIF_I: entity work.\axi_lite_ipif__parameterized0\
     port map (
      D(31) => ip2bus_data(0),
      D(30) => ip2bus_data(1),
      D(29) => ip2bus_data(2),
      D(28) => ip2bus_data(3),
      D(27) => ip2bus_data(4),
      D(26) => ip2bus_data(5),
      D(25) => ip2bus_data(6),
      D(24) => ip2bus_data(7),
      D(23) => ip2bus_data(8),
      D(22) => ip2bus_data(9),
      D(21) => ip2bus_data(10),
      D(20) => ip2bus_data(11),
      D(19) => ip2bus_data(12),
      D(18) => ip2bus_data(13),
      D(17) => ip2bus_data(14),
      D(16) => ip2bus_data(15),
      D(15) => ip2bus_data(16),
      D(14) => ip2bus_data(17),
      D(13) => ip2bus_data(18),
      D(12) => ip2bus_data(19),
      D(11) => ip2bus_data(20),
      D(10) => ip2bus_data(21),
      D(9) => ip2bus_data(22),
      D(8) => ip2bus_data(23),
      D(7) => ip2bus_data(24),
      D(6) => ip2bus_data(25),
      D(5) => ip2bus_data(26),
      D(4) => ip2bus_data(27),
      D(3) => ip2bus_data(28),
      D(2) => ip2bus_data(29),
      D(1) => ip2bus_data(30),
      D(0) => ip2bus_data(31),
      \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[0]\ => AXI_LITE_IPIF_I_n_70,
      \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg[10]\ => AXI_LITE_IPIF_I_n_60,
      \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg[11]\ => AXI_LITE_IPIF_I_n_59,
      \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]\ => AXI_LITE_IPIF_I_n_58,
      \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg[13]\ => AXI_LITE_IPIF_I_n_57,
      \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg[14]\ => AXI_LITE_IPIF_I_n_56,
      \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[15]\ => AXI_LITE_IPIF_I_n_55,
      \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg[16]\ => AXI_LITE_IPIF_I_n_54,
      \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg[17]\ => AXI_LITE_IPIF_I_n_53,
      \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[18]\ => AXI_LITE_IPIF_I_n_52,
      \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg[19]\ => AXI_LITE_IPIF_I_n_51,
      \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[1]\ => AXI_LITE_IPIF_I_n_69,
      \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg[20]\ => AXI_LITE_IPIF_I_n_50,
      \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg[21]\ => AXI_LITE_IPIF_I_n_49,
      \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]\ => AXI_LITE_IPIF_I_n_48,
      \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg[23]\ => AXI_LITE_IPIF_I_n_47,
      \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg[24]\ => AXI_LITE_IPIF_I_n_46,
      \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg[25]\ => AXI_LITE_IPIF_I_n_45,
      \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg[26]\ => AXI_LITE_IPIF_I_n_44,
      \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg[27]\ => AXI_LITE_IPIF_I_n_43,
      \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg[28]\ => AXI_LITE_IPIF_I_n_42,
      \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg[29]\ => AXI_LITE_IPIF_I_n_41,
      \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[2]\ => AXI_LITE_IPIF_I_n_68,
      \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg[30]\ => AXI_LITE_IPIF_I_n_40,
      \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg[31]\ => AXI_LITE_IPIF_I_n_39,
      \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[3]\ => AXI_LITE_IPIF_I_n_67,
      \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg[4]\ => AXI_LITE_IPIF_I_n_66,
      \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg[5]\ => AXI_LITE_IPIF_I_n_65,
      \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg[6]\ => AXI_LITE_IPIF_I_n_64,
      \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg[7]\ => AXI_LITE_IPIF_I_n_63,
      \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg[8]\ => AXI_LITE_IPIF_I_n_62,
      \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg[9]\ => AXI_LITE_IPIF_I_n_61,
      \Dual.gpio2_Data_In_reg[0]\(31) => gpio2_Data_In(0),
      \Dual.gpio2_Data_In_reg[0]\(30) => gpio2_Data_In(1),
      \Dual.gpio2_Data_In_reg[0]\(29) => gpio2_Data_In(2),
      \Dual.gpio2_Data_In_reg[0]\(28) => gpio2_Data_In(3),
      \Dual.gpio2_Data_In_reg[0]\(27) => gpio2_Data_In(4),
      \Dual.gpio2_Data_In_reg[0]\(26) => gpio2_Data_In(5),
      \Dual.gpio2_Data_In_reg[0]\(25) => gpio2_Data_In(6),
      \Dual.gpio2_Data_In_reg[0]\(24) => gpio2_Data_In(7),
      \Dual.gpio2_Data_In_reg[0]\(23) => gpio2_Data_In(8),
      \Dual.gpio2_Data_In_reg[0]\(22) => gpio2_Data_In(9),
      \Dual.gpio2_Data_In_reg[0]\(21) => gpio2_Data_In(10),
      \Dual.gpio2_Data_In_reg[0]\(20) => gpio2_Data_In(11),
      \Dual.gpio2_Data_In_reg[0]\(19) => gpio2_Data_In(12),
      \Dual.gpio2_Data_In_reg[0]\(18) => gpio2_Data_In(13),
      \Dual.gpio2_Data_In_reg[0]\(17) => gpio2_Data_In(14),
      \Dual.gpio2_Data_In_reg[0]\(16) => gpio2_Data_In(15),
      \Dual.gpio2_Data_In_reg[0]\(15) => gpio2_Data_In(16),
      \Dual.gpio2_Data_In_reg[0]\(14) => gpio2_Data_In(17),
      \Dual.gpio2_Data_In_reg[0]\(13) => gpio2_Data_In(18),
      \Dual.gpio2_Data_In_reg[0]\(12) => gpio2_Data_In(19),
      \Dual.gpio2_Data_In_reg[0]\(11) => gpio2_Data_In(20),
      \Dual.gpio2_Data_In_reg[0]\(10) => gpio2_Data_In(21),
      \Dual.gpio2_Data_In_reg[0]\(9) => gpio2_Data_In(22),
      \Dual.gpio2_Data_In_reg[0]\(8) => gpio2_Data_In(23),
      \Dual.gpio2_Data_In_reg[0]\(7) => gpio2_Data_In(24),
      \Dual.gpio2_Data_In_reg[0]\(6) => gpio2_Data_In(25),
      \Dual.gpio2_Data_In_reg[0]\(5) => gpio2_Data_In(26),
      \Dual.gpio2_Data_In_reg[0]\(4) => gpio2_Data_In(27),
      \Dual.gpio2_Data_In_reg[0]\(3) => gpio2_Data_In(28),
      \Dual.gpio2_Data_In_reg[0]\(2) => gpio2_Data_In(29),
      \Dual.gpio2_Data_In_reg[0]\(1) => gpio2_Data_In(30),
      \Dual.gpio2_Data_In_reg[0]\(0) => gpio2_Data_In(31),
      \Dual.gpio2_Data_Out_reg[0]\(0) => AXI_LITE_IPIF_I_n_105,
      \Dual.gpio2_OE_reg[0]\(0) => AXI_LITE_IPIF_I_n_106,
      \Dual.gpio_OE_reg[0]\(0) => AXI_LITE_IPIF_I_n_72,
      E(0) => AXI_LITE_IPIF_I_n_71,
      GPIO2_DBus_i(0 to 31) => GPIO2_DBus_i(0 to 31),
      GPIO_xferAck_i => GPIO_xferAck_i,
      \MEM_DECODE_GEN[0].cs_out_i_reg[0]\ => \^s_axi_wready\,
      \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0\ => s_axi_arready,
      Q(31) => gpio_Data_In(0),
      Q(30) => gpio_Data_In(1),
      Q(29) => gpio_Data_In(2),
      Q(28) => gpio_Data_In(3),
      Q(27) => gpio_Data_In(4),
      Q(26) => gpio_Data_In(5),
      Q(25) => gpio_Data_In(6),
      Q(24) => gpio_Data_In(7),
      Q(23) => gpio_Data_In(8),
      Q(22) => gpio_Data_In(9),
      Q(21) => gpio_Data_In(10),
      Q(20) => gpio_Data_In(11),
      Q(19) => gpio_Data_In(12),
      Q(18) => gpio_Data_In(13),
      Q(17) => gpio_Data_In(14),
      Q(16) => gpio_Data_In(15),
      Q(15) => gpio_Data_In(16),
      Q(14) => gpio_Data_In(17),
      Q(13) => gpio_Data_In(18),
      Q(12) => gpio_Data_In(19),
      Q(11) => gpio_Data_In(20),
      Q(10) => gpio_Data_In(21),
      Q(9) => gpio_Data_In(22),
      Q(8) => gpio_Data_In(23),
      Q(7) => gpio_Data_In(24),
      Q(6) => gpio_Data_In(25),
      Q(5) => gpio_Data_In(26),
      Q(4) => gpio_Data_In(27),
      Q(3) => gpio_Data_In(28),
      Q(2) => gpio_Data_In(29),
      Q(1) => gpio_Data_In(30),
      Q(0) => gpio_Data_In(31),
      Read_Reg2_In(0 to 31) => Read_Reg2_In(0 to 31),
      Read_Reg_Rst => Read_Reg_Rst,
      bus2ip_cs => bus2ip_cs,
      bus2ip_reset => bus2ip_reset,
      bus2ip_rnw => bus2ip_rnw,
      gpio2_io_t(31 downto 0) => \^gpio2_io_t\(31 downto 0),
      gpio_io_t(31 downto 0) => \^gpio_io_t\(31 downto 0),
      gpio_xferAck_Reg => gpio_xferAck_Reg,
      \ip2bus_data_i_D1_reg[0]\(31) => ip2bus_data_i_D1(0),
      \ip2bus_data_i_D1_reg[0]\(30) => ip2bus_data_i_D1(1),
      \ip2bus_data_i_D1_reg[0]\(29) => ip2bus_data_i_D1(2),
      \ip2bus_data_i_D1_reg[0]\(28) => ip2bus_data_i_D1(3),
      \ip2bus_data_i_D1_reg[0]\(27) => ip2bus_data_i_D1(4),
      \ip2bus_data_i_D1_reg[0]\(26) => ip2bus_data_i_D1(5),
      \ip2bus_data_i_D1_reg[0]\(25) => ip2bus_data_i_D1(6),
      \ip2bus_data_i_D1_reg[0]\(24) => ip2bus_data_i_D1(7),
      \ip2bus_data_i_D1_reg[0]\(23) => ip2bus_data_i_D1(8),
      \ip2bus_data_i_D1_reg[0]\(22) => ip2bus_data_i_D1(9),
      \ip2bus_data_i_D1_reg[0]\(21) => ip2bus_data_i_D1(10),
      \ip2bus_data_i_D1_reg[0]\(20) => ip2bus_data_i_D1(11),
      \ip2bus_data_i_D1_reg[0]\(19) => ip2bus_data_i_D1(12),
      \ip2bus_data_i_D1_reg[0]\(18) => ip2bus_data_i_D1(13),
      \ip2bus_data_i_D1_reg[0]\(17) => ip2bus_data_i_D1(14),
      \ip2bus_data_i_D1_reg[0]\(16) => ip2bus_data_i_D1(15),
      \ip2bus_data_i_D1_reg[0]\(15) => ip2bus_data_i_D1(16),
      \ip2bus_data_i_D1_reg[0]\(14) => ip2bus_data_i_D1(17),
      \ip2bus_data_i_D1_reg[0]\(13) => ip2bus_data_i_D1(18),
      \ip2bus_data_i_D1_reg[0]\(12) => ip2bus_data_i_D1(19),
      \ip2bus_data_i_D1_reg[0]\(11) => ip2bus_data_i_D1(20),
      \ip2bus_data_i_D1_reg[0]\(10) => ip2bus_data_i_D1(21),
      \ip2bus_data_i_D1_reg[0]\(9) => ip2bus_data_i_D1(22),
      \ip2bus_data_i_D1_reg[0]\(8) => ip2bus_data_i_D1(23),
      \ip2bus_data_i_D1_reg[0]\(7) => ip2bus_data_i_D1(24),
      \ip2bus_data_i_D1_reg[0]\(6) => ip2bus_data_i_D1(25),
      \ip2bus_data_i_D1_reg[0]\(5) => ip2bus_data_i_D1(26),
      \ip2bus_data_i_D1_reg[0]\(4) => ip2bus_data_i_D1(27),
      \ip2bus_data_i_D1_reg[0]\(3) => ip2bus_data_i_D1(28),
      \ip2bus_data_i_D1_reg[0]\(2) => ip2bus_data_i_D1(29),
      \ip2bus_data_i_D1_reg[0]\(1) => ip2bus_data_i_D1(30),
      \ip2bus_data_i_D1_reg[0]\(0) => ip2bus_data_i_D1(31),
      ip2bus_rdack_i_D1 => ip2bus_rdack_i_D1,
      ip2bus_wrack_i_D1 => ip2bus_wrack_i_D1,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(2) => s_axi_araddr(8),
      s_axi_araddr(1 downto 0) => s_axi_araddr(3 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(2) => s_axi_awaddr(8),
      s_axi_awaddr(1 downto 0) => s_axi_awaddr(3 downto 2),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid,
      s_axi_wvalid => s_axi_wvalid
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
gpio_core_1: entity work.GPIO_Core
     port map (
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(31) => gpio2_Data_In(0),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(30) => gpio2_Data_In(1),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(29) => gpio2_Data_In(2),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(28) => gpio2_Data_In(3),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(27) => gpio2_Data_In(4),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(26) => gpio2_Data_In(5),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(25) => gpio2_Data_In(6),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(24) => gpio2_Data_In(7),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(23) => gpio2_Data_In(8),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(22) => gpio2_Data_In(9),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(21) => gpio2_Data_In(10),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(20) => gpio2_Data_In(11),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(19) => gpio2_Data_In(12),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(18) => gpio2_Data_In(13),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(17) => gpio2_Data_In(14),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(16) => gpio2_Data_In(15),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(15) => gpio2_Data_In(16),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(14) => gpio2_Data_In(17),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(13) => gpio2_Data_In(18),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(12) => gpio2_Data_In(19),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(11) => gpio2_Data_In(20),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(10) => gpio2_Data_In(21),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(9) => gpio2_Data_In(22),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(8) => gpio2_Data_In(23),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(7) => gpio2_Data_In(24),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(6) => gpio2_Data_In(25),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(5) => gpio2_Data_In(26),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(4) => gpio2_Data_In(27),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(3) => gpio2_Data_In(28),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(2) => gpio2_Data_In(29),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(1) => gpio2_Data_In(30),
      \Dual.READ_REG2_GEN[0].GPIO2_DBus_i_reg[0]_0\(0) => gpio2_Data_In(31),
      \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[0].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[10].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[11].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[12].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[13].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[14].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[15].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[16].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[17].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[18].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[19].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[1].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[20].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[21].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[22].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[23].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[24].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[25].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[26].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[27].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[28].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[29].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[2].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[30].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[31].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[3].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[4].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[5].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[6].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[7].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[8].GPIO_DBus_i_reg\,
      \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg\ => \Dual.READ_REG_GEN[9].GPIO_DBus_i_reg\,
      \Dual.gpio_OE_reg[0]_0\ => AXI_LITE_IPIF_I_n_70,
      \Dual.gpio_OE_reg[10]_0\ => AXI_LITE_IPIF_I_n_60,
      \Dual.gpio_OE_reg[11]_0\ => AXI_LITE_IPIF_I_n_59,
      \Dual.gpio_OE_reg[12]_0\ => AXI_LITE_IPIF_I_n_58,
      \Dual.gpio_OE_reg[13]_0\ => AXI_LITE_IPIF_I_n_57,
      \Dual.gpio_OE_reg[14]_0\ => AXI_LITE_IPIF_I_n_56,
      \Dual.gpio_OE_reg[15]_0\ => AXI_LITE_IPIF_I_n_55,
      \Dual.gpio_OE_reg[16]_0\ => AXI_LITE_IPIF_I_n_54,
      \Dual.gpio_OE_reg[17]_0\ => AXI_LITE_IPIF_I_n_53,
      \Dual.gpio_OE_reg[18]_0\ => AXI_LITE_IPIF_I_n_52,
      \Dual.gpio_OE_reg[19]_0\ => AXI_LITE_IPIF_I_n_51,
      \Dual.gpio_OE_reg[1]_0\ => AXI_LITE_IPIF_I_n_69,
      \Dual.gpio_OE_reg[20]_0\ => AXI_LITE_IPIF_I_n_50,
      \Dual.gpio_OE_reg[21]_0\ => AXI_LITE_IPIF_I_n_49,
      \Dual.gpio_OE_reg[22]_0\ => AXI_LITE_IPIF_I_n_48,
      \Dual.gpio_OE_reg[23]_0\ => AXI_LITE_IPIF_I_n_47,
      \Dual.gpio_OE_reg[24]_0\ => AXI_LITE_IPIF_I_n_46,
      \Dual.gpio_OE_reg[25]_0\ => AXI_LITE_IPIF_I_n_45,
      \Dual.gpio_OE_reg[26]_0\ => AXI_LITE_IPIF_I_n_44,
      \Dual.gpio_OE_reg[27]_0\ => AXI_LITE_IPIF_I_n_43,
      \Dual.gpio_OE_reg[28]_0\ => AXI_LITE_IPIF_I_n_42,
      \Dual.gpio_OE_reg[29]_0\ => AXI_LITE_IPIF_I_n_41,
      \Dual.gpio_OE_reg[2]_0\ => AXI_LITE_IPIF_I_n_68,
      \Dual.gpio_OE_reg[30]_0\ => AXI_LITE_IPIF_I_n_40,
      \Dual.gpio_OE_reg[31]_0\ => AXI_LITE_IPIF_I_n_39,
      \Dual.gpio_OE_reg[3]_0\ => AXI_LITE_IPIF_I_n_67,
      \Dual.gpio_OE_reg[4]_0\ => AXI_LITE_IPIF_I_n_66,
      \Dual.gpio_OE_reg[5]_0\ => AXI_LITE_IPIF_I_n_65,
      \Dual.gpio_OE_reg[6]_0\ => AXI_LITE_IPIF_I_n_64,
      \Dual.gpio_OE_reg[7]_0\ => AXI_LITE_IPIF_I_n_63,
      \Dual.gpio_OE_reg[8]_0\ => AXI_LITE_IPIF_I_n_62,
      \Dual.gpio_OE_reg[9]_0\ => AXI_LITE_IPIF_I_n_61,
      E(0) => AXI_LITE_IPIF_I_n_72,
      GPIO2_DBus_i(0 to 31) => GPIO2_DBus_i(0 to 31),
      GPIO_xferAck_i => GPIO_xferAck_i,
      Q(31) => gpio_Data_In(0),
      Q(30) => gpio_Data_In(1),
      Q(29) => gpio_Data_In(2),
      Q(28) => gpio_Data_In(3),
      Q(27) => gpio_Data_In(4),
      Q(26) => gpio_Data_In(5),
      Q(25) => gpio_Data_In(6),
      Q(24) => gpio_Data_In(7),
      Q(23) => gpio_Data_In(8),
      Q(22) => gpio_Data_In(9),
      Q(21) => gpio_Data_In(10),
      Q(20) => gpio_Data_In(11),
      Q(19) => gpio_Data_In(12),
      Q(18) => gpio_Data_In(13),
      Q(17) => gpio_Data_In(14),
      Q(16) => gpio_Data_In(15),
      Q(15) => gpio_Data_In(16),
      Q(14) => gpio_Data_In(17),
      Q(13) => gpio_Data_In(18),
      Q(12) => gpio_Data_In(19),
      Q(11) => gpio_Data_In(20),
      Q(10) => gpio_Data_In(21),
      Q(9) => gpio_Data_In(22),
      Q(8) => gpio_Data_In(23),
      Q(7) => gpio_Data_In(24),
      Q(6) => gpio_Data_In(25),
      Q(5) => gpio_Data_In(26),
      Q(4) => gpio_Data_In(27),
      Q(3) => gpio_Data_In(28),
      Q(2) => gpio_Data_In(29),
      Q(1) => gpio_Data_In(30),
      Q(0) => gpio_Data_In(31),
      Read_Reg2_In(0 to 31) => Read_Reg2_In(0 to 31),
      Read_Reg_Rst => Read_Reg_Rst,
      SR(0) => bus2ip_reset,
      bus2ip_cs => bus2ip_cs,
      bus2ip_rnw => bus2ip_rnw,
      bus2ip_rnw_i_reg(0) => AXI_LITE_IPIF_I_n_106,
      bus2ip_rnw_i_reg_0(0) => AXI_LITE_IPIF_I_n_71,
      bus2ip_rnw_i_reg_1(0) => AXI_LITE_IPIF_I_n_105,
      gpio2_io_i(31 downto 0) => gpio2_io_i(31 downto 0),
      gpio2_io_o(31 downto 0) => gpio2_io_o(31 downto 0),
      gpio2_io_t(31 downto 0) => \^gpio2_io_t\(31 downto 0),
      gpio_io_i(31 downto 0) => gpio_io_i(31 downto 0),
      gpio_io_o(31 downto 0) => gpio_io_o(31 downto 0),
      gpio_io_t(31 downto 0) => \^gpio_io_t\(31 downto 0),
      gpio_xferAck_Reg => gpio_xferAck_Reg,
      ip2bus_rdack_i => ip2bus_rdack_i,
      ip2bus_wrack_i_D1_reg => gpio_core_1_n_67,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0)
    );
\ip2bus_data_i_D1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(0),
      Q => ip2bus_data_i_D1(0),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(10),
      Q => ip2bus_data_i_D1(10),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(11),
      Q => ip2bus_data_i_D1(11),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(12),
      Q => ip2bus_data_i_D1(12),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(13),
      Q => ip2bus_data_i_D1(13),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(14),
      Q => ip2bus_data_i_D1(14),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(15),
      Q => ip2bus_data_i_D1(15),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(16),
      Q => ip2bus_data_i_D1(16),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(17),
      Q => ip2bus_data_i_D1(17),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(18),
      Q => ip2bus_data_i_D1(18),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(19),
      Q => ip2bus_data_i_D1(19),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(1),
      Q => ip2bus_data_i_D1(1),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(20),
      Q => ip2bus_data_i_D1(20),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(21),
      Q => ip2bus_data_i_D1(21),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(22),
      Q => ip2bus_data_i_D1(22),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(23),
      Q => ip2bus_data_i_D1(23),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(24),
      Q => ip2bus_data_i_D1(24),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(25),
      Q => ip2bus_data_i_D1(25),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(26),
      Q => ip2bus_data_i_D1(26),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(27),
      Q => ip2bus_data_i_D1(27),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(28),
      Q => ip2bus_data_i_D1(28),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(29),
      Q => ip2bus_data_i_D1(29),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(2),
      Q => ip2bus_data_i_D1(2),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(30),
      Q => ip2bus_data_i_D1(30),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(31),
      Q => ip2bus_data_i_D1(31),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(3),
      Q => ip2bus_data_i_D1(3),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(4),
      Q => ip2bus_data_i_D1(4),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(5),
      Q => ip2bus_data_i_D1(5),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(6),
      Q => ip2bus_data_i_D1(6),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(7),
      Q => ip2bus_data_i_D1(7),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(8),
      Q => ip2bus_data_i_D1(8),
      R => bus2ip_reset
    );
\ip2bus_data_i_D1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_data(9),
      Q => ip2bus_data_i_D1(9),
      R => bus2ip_reset
    );
ip2bus_rdack_i_D1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ip2bus_rdack_i,
      Q => ip2bus_rdack_i_D1,
      R => bus2ip_reset
    );
ip2bus_wrack_i_D1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gpio_core_1_n_67,
      Q => ip2bus_wrack_i_D1,
      R => bus2ip_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_txd_sb_wr_en_reg : in STD_LOGIC;
    \sig_txd_wr_data_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_generic_cstr
     port map (
      D(32 downto 0) => D(32 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      WEBWE(0) => WEBWE(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[8]\(8 downto 0) => \gcc0.gc1.gsym.count_d2_reg[8]\(8 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk,
      sig_txd_sb_wr_en_reg => sig_txd_sb_wr_en_reg,
      \sig_txd_wr_data_reg[1]\(1 downto 0) => \sig_txd_wr_data_reg[1]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_top_490 is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxd_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_top_490 : entity is "blk_mem_gen_top";
end blk_mem_gen_top_490;

architecture STRUCTURE of blk_mem_gen_top_490 is
begin
\valid.cstr\: entity work.blk_mem_gen_generic_cstr_491
     port map (
      D(32 downto 0) => D(32 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      WEBWE(0) => WEBWE(0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_top__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    web : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\blk_mem_gen_generic_cstr__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => dinb(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => web(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity d_microblaze_rst_clk_wiz_1_100M_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of d_microblaze_rst_clk_wiz_1_100M_0 : entity is "d_microblaze_rst_clk_wiz_1_100M_0,proc_sys_reset,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of d_microblaze_rst_clk_wiz_1_100M_0 : entity is "d_microblaze_rst_clk_wiz_1_100M_0,proc_sys_reset,{x_ipProduct=Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=proc_sys_reset,x_ipVersion=5.0,x_ipCoreRevision=8,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_FAMILY=kintex7,C_EXT_RST_WIDTH=4,C_AUX_RST_WIDTH=4,C_EXT_RESET_HIGH=1,C_AUX_RESET_HIGH=0,C_NUM_BUS_RST=1,C_NUM_PERP_RST=1,C_NUM_INTERCONNECT_ARESETN=1,C_NUM_PERP_ARESETN=1}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of d_microblaze_rst_clk_wiz_1_100M_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of d_microblaze_rst_clk_wiz_1_100M_0 : entity is "proc_sys_reset,Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4";
end d_microblaze_rst_clk_wiz_1_100M_0;

architecture STRUCTURE of d_microblaze_rst_clk_wiz_1_100M_0 is
begin
U0: entity work.proc_sys_reset
     port map (
      aux_reset_in => aux_reset_in,
      bus_struct_reset(0) => bus_struct_reset(0),
      dcm_locked => dcm_locked,
      ext_reset_in => ext_reset_in,
      interconnect_aresetn(0) => interconnect_aresetn(0),
      mb_debug_sys_rst => mb_debug_sys_rst,
      mb_reset => mb_reset,
      peripheral_aresetn(0) => peripheral_aresetn(0),
      peripheral_reset(0) => peripheral_reset(0),
      slowest_sync_clk => slowest_sync_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity d_microblaze_xbar_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of d_microblaze_xbar_0 : entity is "d_microblaze_xbar_0,axi_crossbar_v2_1_8_axi_crossbar,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of d_microblaze_xbar_0 : entity is "d_microblaze_xbar_0,axi_crossbar_v2_1_8_axi_crossbar,{x_ipProduct=Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_crossbar,x_ipVersion=2.1,x_ipCoreRevision=8,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_FAMILY=kintex7,C_NUM_SLAVE_SLOTS=1,C_NUM_MASTER_SLOTS=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_PROTOCOL=2,C_NUM_ADDR_RANGES=1,C_M_AXI_BASE_ADDR=0x0000000044a000000000000040000000,C_M_AXI_ADDR_WIDTH=0x0000001000000010,C_S_AXI_BASE_ID=0x00000000,C_S_AXI_THREAD_ID_WIDTH=0x00000000,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_M_AXI_WRITE_CONNECTIVITY=0xFFFFFFFFFFFFFFFF,C_M_AXI_READ_CONNECTIVITY=0xFFFFFFFFFFFFFFFF,C_R_REGISTER=1,C_S_AXI_SINGLE_THREAD=0x00000001,C_S_AXI_WRITE_ACCEPTANCE=0x00000001,C_S_AXI_READ_ACCEPTANCE=0x00000001,C_M_AXI_WRITE_ISSUING=0x0000000100000001,C_M_AXI_READ_ISSUING=0x0000000100000001,C_S_AXI_ARB_PRIORITY=0x00000000,C_M_AXI_SECURE=0x00000000,C_CONNECTIVITY_MODE=0}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of d_microblaze_xbar_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of d_microblaze_xbar_0 : entity is "axi_crossbar_v2_1_8_axi_crossbar,Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4";
end d_microblaze_xbar_0;

architecture STRUCTURE of d_microblaze_xbar_0 is
  signal \^m_axi_araddr\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^m_axi_arprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^m_axi_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 48 );
  signal \^s_axi_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \^s_axi_wdata\(31 downto 0) <= s_axi_wdata(31 downto 0);
  \^s_axi_wstrb\(3 downto 0) <= s_axi_wstrb(3 downto 0);
  m_axi_araddr(63 downto 48) <= \^m_axi_awaddr\(63 downto 48);
  m_axi_araddr(47 downto 32) <= \^m_axi_araddr\(15 downto 0);
  m_axi_araddr(31 downto 16) <= \^m_axi_awaddr\(63 downto 48);
  m_axi_araddr(15 downto 0) <= \^m_axi_araddr\(15 downto 0);
  m_axi_arprot(5 downto 3) <= \^m_axi_arprot\(2 downto 0);
  m_axi_arprot(2 downto 0) <= \^m_axi_arprot\(2 downto 0);
  m_axi_awaddr(63 downto 48) <= \^m_axi_awaddr\(63 downto 48);
  m_axi_awaddr(47 downto 32) <= \^m_axi_araddr\(15 downto 0);
  m_axi_awaddr(31 downto 16) <= \^m_axi_awaddr\(63 downto 48);
  m_axi_awaddr(15 downto 0) <= \^m_axi_araddr\(15 downto 0);
  m_axi_awprot(5 downto 3) <= \^m_axi_arprot\(2 downto 0);
  m_axi_awprot(2 downto 0) <= \^m_axi_arprot\(2 downto 0);
  m_axi_wdata(63 downto 32) <= \^s_axi_wdata\(31 downto 0);
  m_axi_wdata(31 downto 0) <= \^s_axi_wdata\(31 downto 0);
  m_axi_wstrb(7 downto 4) <= \^s_axi_wstrb\(3 downto 0);
  m_axi_wstrb(3 downto 0) <= \^s_axi_wstrb\(3 downto 0);
inst: entity work.axi_crossbar_v2_1_8_axi_crossbar
     port map (
      Q(34 downto 32) => \^m_axi_arprot\(2 downto 0),
      Q(31 downto 16) => \^m_axi_awaddr\(63 downto 48),
      Q(15 downto 0) => \^m_axi_araddr\(15 downto 0),
      \WB_DAXI_Read_Data_reg[0]\(33 downto 2) => s_axi_rdata(31 downto 0),
      \WB_DAXI_Read_Data_reg[0]\(1 downto 0) => s_axi_rresp(1 downto 0),
      aclk => aclk,
      aresetn => aresetn,
      m_axi_arready(1 downto 0) => m_axi_arready(1 downto 0),
      m_axi_arvalid(1 downto 0) => m_axi_arvalid(1 downto 0),
      m_axi_awready(1 downto 0) => m_axi_awready(1 downto 0),
      m_axi_awvalid(1 downto 0) => m_axi_awvalid(1 downto 0),
      m_axi_bready(1 downto 0) => m_axi_bready(1 downto 0),
      m_axi_bresp(3 downto 0) => m_axi_bresp(3 downto 0),
      m_axi_bvalid(1 downto 0) => m_axi_bvalid(1 downto 0),
      m_axi_rdata(63 downto 0) => m_axi_rdata(63 downto 0),
      m_axi_rready(1 downto 0) => m_axi_rready(1 downto 0),
      m_axi_rresp(3 downto 0) => m_axi_rresp(3 downto 0),
      m_axi_rvalid(1 downto 0) => m_axi_rvalid(1 downto 0),
      m_axi_wready(1 downto 0) => m_axi_wready(1 downto 0),
      m_axi_wvalid(1 downto 0) => m_axi_wvalid(1 downto 0),
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arready(0) => s_axi_arready(0),
      s_axi_arvalid(0) => s_axi_arvalid(0),
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awready(0) => s_axi_awready(0),
      s_axi_awvalid(0) => s_axi_awvalid(0),
      s_axi_bready(0) => s_axi_bready(0),
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid(0) => s_axi_bvalid(0),
      s_axi_rready(0) => s_axi_rready(0),
      s_axi_rvalid(0) => s_axi_rvalid(0),
      s_axi_wready(0) => s_axi_wready(0),
      s_axi_wvalid(0) => s_axi_wvalid(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fifo_generator_top__parameterized1\ is
  port (
    \grxd.rx_fg_len_empty_d1_reg\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[13]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[14]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[15]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[16]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[17]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[18]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[31]\ : out STD_LOGIC;
    sig_rd_rlen : out STD_LOGIC;
    sig_ip2bus_data : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_register_array_reg[0][0]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \goreg_bm.dout_i_reg[18]\ : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    Bus_RNW_reg_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \goreg_bm.dout_i_reg[17]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[16]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[15]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[14]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[11]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : in STD_LOGIC;
    Bus_RNW_reg_reg_1 : in STD_LOGIC;
    Bus_RNW_reg_reg_2 : in STD_LOGIC;
    \goreg_bm.dout_i_reg[27]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_rx_channel_reset_reg_0 : in STD_LOGIC;
    \count_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \fifo_generator_top__parameterized1\;

architecture STRUCTURE of \fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.\fifo_generator_ramfifo__parameterized1\
     port map (
      Bus_RNW_reg_reg => Bus_RNW_reg_reg,
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg_0,
      Bus_RNW_reg_reg_1 => Bus_RNW_reg_reg_1,
      Bus_RNW_reg_reg_2 => Bus_RNW_reg_reg_2,
      D(8 downto 0) => D(8 downto 0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\,
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => \gpr1.dout_i_reg[0]\,
      \count_reg[9]\(9 downto 0) => \count_reg[9]\(9 downto 0),
      fg_rxd_wr_length(21 downto 0) => fg_rxd_wr_length(21 downto 0),
      \goreg_bm.dout_i_reg[10]\ => \goreg_bm.dout_i_reg[10]\,
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[12]\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[13]\ => \goreg_bm.dout_i_reg[13]\,
      \goreg_bm.dout_i_reg[14]\ => \goreg_bm.dout_i_reg[14]\,
      \goreg_bm.dout_i_reg[15]\ => \goreg_bm.dout_i_reg[15]\,
      \goreg_bm.dout_i_reg[16]\ => \goreg_bm.dout_i_reg[16]\,
      \goreg_bm.dout_i_reg[17]\ => \goreg_bm.dout_i_reg[17]\,
      \goreg_bm.dout_i_reg[18]\ => \goreg_bm.dout_i_reg[18]\,
      \goreg_bm.dout_i_reg[27]\(6 downto 0) => \goreg_bm.dout_i_reg[27]\(6 downto 0),
      \grxd.rx_fg_len_empty_d1_reg\ => \grxd.rx_fg_len_empty_d1_reg\,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_ip2bus_data(1 downto 0) => sig_ip2bus_data(1 downto 0),
      \sig_ip2bus_data_reg[10]\(2 downto 0) => \sig_ip2bus_data_reg[10]\(2 downto 0),
      \sig_ip2bus_data_reg[13]\ => \sig_ip2bus_data_reg[13]\,
      \sig_ip2bus_data_reg[13]_0\ => \sig_ip2bus_data_reg[13]_0\,
      \sig_ip2bus_data_reg[14]\ => \sig_ip2bus_data_reg[14]\,
      \sig_ip2bus_data_reg[15]\ => \sig_ip2bus_data_reg[15]\,
      \sig_ip2bus_data_reg[16]\ => \sig_ip2bus_data_reg[16]\,
      \sig_ip2bus_data_reg[17]\ => \sig_ip2bus_data_reg[17]\,
      \sig_ip2bus_data_reg[18]\ => \sig_ip2bus_data_reg[18]\,
      \sig_ip2bus_data_reg[19]\ => \sig_ip2bus_data_reg[19]\,
      \sig_ip2bus_data_reg[31]\ => \sig_ip2bus_data_reg[31]\,
      sig_rd_rlen => sig_rd_rlen,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][0]\ => \sig_register_array_reg[0][0]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rx_channel_reset_reg_0 => sig_rx_channel_reset_reg_0,
      sig_str_rst_reg => sig_str_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MicroBlaze_GTi is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wb_instr_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 356 downto 0 );
    MEM_Sel_MEM_Res : out STD_LOGIC;
    FSL_Put_Control : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q29_out : out STD_LOGIC;
    Q28_out : out STD_LOGIC;
    Q27_out : out STD_LOGIC;
    Q26_out : out STD_LOGIC;
    Q25_out : out STD_LOGIC;
    Q24_out : out STD_LOGIC;
    Q23_out : out STD_LOGIC;
    Q22_out : out STD_LOGIC;
    Q21_out : out STD_LOGIC;
    Q20_out : out STD_LOGIC;
    Q19_out : out STD_LOGIC;
    Q18_out : out STD_LOGIC;
    Q17_out : out STD_LOGIC;
    Q16_out : out STD_LOGIC;
    Q15_out : out STD_LOGIC;
    Q14_out : out STD_LOGIC;
    Q13_out : out STD_LOGIC;
    Q12_out : out STD_LOGIC;
    Q11_out : out STD_LOGIC;
    Q10_out : out STD_LOGIC;
    Q9_out : out STD_LOGIC;
    Q8_out : out STD_LOGIC;
    Q7_out : out STD_LOGIC;
    Q6_out : out STD_LOGIC;
    Q5_out : out STD_LOGIC;
    Q4_out : out STD_LOGIC;
    \WB_MEM_Result_reg[31]\ : out STD_LOGIC;
    FSL_Get_Succesful : out STD_LOGIC;
    fsl_control_error_hold_value_reg : out STD_LOGIC;
    \Read_AXI_Performance.axi_get_succesful_happened_reg\ : out STD_LOGIC;
    fsl_carry_hold_value_reg : out STD_LOGIC;
    fsl_carry_hold_reg : out STD_LOGIC;
    \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\ : out STD_LOGIC;
    \Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sleep : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    IReady : in STD_LOGIC;
    M0_AXIS_TREADY : in STD_LOGIC;
    \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]_0\ : in STD_LOGIC;
    S0_AXIS_TVALID : in STD_LOGIC;
    axi_get_succesful_happened : in STD_LOGIC;
    \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]_1\ : in STD_LOGIC;
    fsl_carry_hold_value : in STD_LOGIC;
    fsl_carry_hold : in STD_LOGIC;
    DReady : in STD_LOGIC;
    S0_AXIS_TLAST : in STD_LOGIC;
    fsl_control_error_hold_value : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    DWait : in STD_LOGIC;
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_RVALID : in STD_LOGIC;
    \No_Debug_Logic.sleep_reset_mode_reg\ : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 1 );
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    MEM_FSL_Result : in STD_LOGIC_VECTOR ( 4 downto 0 );
    MEM_Sel_FSL : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Synchronize.use_sync_reset.sync_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 )
  );
end MicroBlaze_GTi;

architecture STRUCTURE of MicroBlaze_GTi is
  signal \ALU_I/DI\ : STD_LOGIC;
  signal \Byte_Doublet_Handle_gti_I/ex_byte_selects\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Byte_Doublet_Handle_gti_I/ex_reverse_byteorder\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 356 downto 0 );
  signal Data_Flow_I_n_274 : STD_LOGIC;
  signal Data_Flow_I_n_299 : STD_LOGIC;
  signal Data_Flow_I_n_300 : STD_LOGIC;
  signal Data_Flow_I_n_301 : STD_LOGIC;
  signal Data_Flow_I_n_302 : STD_LOGIC;
  signal Data_Flow_I_n_303 : STD_LOGIC;
  signal Data_Flow_I_n_304 : STD_LOGIC;
  signal Data_Flow_I_n_305 : STD_LOGIC;
  signal Data_Flow_I_n_306 : STD_LOGIC;
  signal Data_Flow_I_n_307 : STD_LOGIC;
  signal Data_Flow_I_n_33 : STD_LOGIC;
  signal Data_Flow_I_n_34 : STD_LOGIC;
  signal Data_Flow_I_n_358 : STD_LOGIC;
  signal Data_Flow_I_n_359 : STD_LOGIC;
  signal \Data_Flow_Logic_I/R\ : STD_LOGIC;
  signal Decode_I_n_189 : STD_LOGIC;
  signal Decode_I_n_190 : STD_LOGIC;
  signal Decode_I_n_191 : STD_LOGIC;
  signal Decode_I_n_192 : STD_LOGIC;
  signal Decode_I_n_193 : STD_LOGIC;
  signal Decode_I_n_194 : STD_LOGIC;
  signal Decode_I_n_195 : STD_LOGIC;
  signal Decode_I_n_196 : STD_LOGIC;
  signal Decode_I_n_197 : STD_LOGIC;
  signal Decode_I_n_198 : STD_LOGIC;
  signal Decode_I_n_199 : STD_LOGIC;
  signal Decode_I_n_200 : STD_LOGIC;
  signal Decode_I_n_201 : STD_LOGIC;
  signal Decode_I_n_202 : STD_LOGIC;
  signal Decode_I_n_203 : STD_LOGIC;
  signal Decode_I_n_204 : STD_LOGIC;
  signal Decode_I_n_205 : STD_LOGIC;
  signal Decode_I_n_206 : STD_LOGIC;
  signal Decode_I_n_207 : STD_LOGIC;
  signal Decode_I_n_208 : STD_LOGIC;
  signal Decode_I_n_209 : STD_LOGIC;
  signal Decode_I_n_210 : STD_LOGIC;
  signal Decode_I_n_211 : STD_LOGIC;
  signal Decode_I_n_212 : STD_LOGIC;
  signal Decode_I_n_213 : STD_LOGIC;
  signal Decode_I_n_214 : STD_LOGIC;
  signal Decode_I_n_215 : STD_LOGIC;
  signal Decode_I_n_216 : STD_LOGIC;
  signal Decode_I_n_217 : STD_LOGIC;
  signal Decode_I_n_218 : STD_LOGIC;
  signal Decode_I_n_219 : STD_LOGIC;
  signal Decode_I_n_220 : STD_LOGIC;
  signal Decode_I_n_221 : STD_LOGIC;
  signal Decode_I_n_222 : STD_LOGIC;
  signal Decode_I_n_320 : STD_LOGIC;
  signal Decode_I_n_321 : STD_LOGIC;
  signal Decode_I_n_322 : STD_LOGIC;
  signal Decode_I_n_323 : STD_LOGIC;
  signal Decode_I_n_324 : STD_LOGIC;
  signal Decode_I_n_325 : STD_LOGIC;
  signal Decode_I_n_326 : STD_LOGIC;
  signal Decode_I_n_327 : STD_LOGIC;
  signal Decode_I_n_328 : STD_LOGIC;
  signal Decode_I_n_329 : STD_LOGIC;
  signal Decode_I_n_330 : STD_LOGIC;
  signal Decode_I_n_331 : STD_LOGIC;
  signal Decode_I_n_332 : STD_LOGIC;
  signal Decode_I_n_333 : STD_LOGIC;
  signal Decode_I_n_334 : STD_LOGIC;
  signal Decode_I_n_335 : STD_LOGIC;
  signal Decode_I_n_336 : STD_LOGIC;
  signal Decode_I_n_337 : STD_LOGIC;
  signal Decode_I_n_338 : STD_LOGIC;
  signal Decode_I_n_339 : STD_LOGIC;
  signal Decode_I_n_340 : STD_LOGIC;
  signal Decode_I_n_341 : STD_LOGIC;
  signal Decode_I_n_342 : STD_LOGIC;
  signal Decode_I_n_343 : STD_LOGIC;
  signal Decode_I_n_344 : STD_LOGIC;
  signal Decode_I_n_345 : STD_LOGIC;
  signal Decode_I_n_346 : STD_LOGIC;
  signal Decode_I_n_350 : STD_LOGIC;
  signal Decode_I_n_357 : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal EX_ALU_Sel_Logic : STD_LOGIC;
  signal EX_Enable_ALU : STD_LOGIC;
  signal EX_Fwd : STD_LOGIC_VECTOR ( 0 to 31 );
  signal MEM_Fwd : STD_LOGIC_VECTOR ( 0 to 30 );
  signal MEM_PC : STD_LOGIC_VECTOR ( 0 to 31 );
  signal M_AXI_DP_AWVALID_i : STD_LOGIC;
  signal M_AXI_DP_AWVALID_i1 : STD_LOGIC;
  signal \Operand_Select_I/I0\ : STD_LOGIC;
  signal \Operand_Select_I/I1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SRI : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_1\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_13\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_14\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_15\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_16\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_17\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_18\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_19\ : STD_LOGIC;
  signal \Use_DBUS.DAXI_Interface_I1_n_20\ : STD_LOGIC;
  signal active_access_d1 : STD_LOGIC;
  signal ex_MSR : STD_LOGIC_VECTOR ( 27 to 30 );
  signal ex_alu_carry : STD_LOGIC;
  signal ex_alu_op : STD_LOGIC_VECTOR ( 0 to 1 );
  signal ex_byte_access : STD_LOGIC;
  signal ex_cmp_op : STD_LOGIC;
  signal ex_databus_addr_mmu : STD_LOGIC_VECTOR ( 30 to 31 );
  signal ex_doublet_access : STD_LOGIC;
  signal ex_op1_cmp_equal : STD_LOGIC;
  signal ex_op1_cmp_equal_n : STD_LOGIC;
  signal ex_op1_neg : STD_LOGIC;
  signal ex_op1_zero : STD_LOGIC;
  signal ex_op2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ex_sext_op : STD_LOGIC_VECTOR ( 0 to 1 );
  signal ex_swap_byte_instr : STD_LOGIC;
  signal ex_swap_instr : STD_LOGIC;
  signal ex_unsigned_op : STD_LOGIC;
  signal ex_use_carry : STD_LOGIC;
  signal gpr_op1 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal gpr_op2 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal gpr_op3 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal imm_reg : STD_LOGIC_VECTOR ( 0 to 15 );
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal mem_databus_access : STD_LOGIC;
  signal mem_databus_read : STD_LOGIC;
  signal mem_databus_ready : STD_LOGIC;
  signal mem_databus_write : STD_LOGIC;
  signal \^mem_pc_i_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mem_sel_msr : STD_LOGIC;
  signal of_gpr_op1_rd_addr : STD_LOGIC_VECTOR ( 0 to 4 );
  signal of_gpr_op3_rd_addr : STD_LOGIC_VECTOR ( 0 to 4 );
  signal of_imm_data : STD_LOGIC_VECTOR ( 0 to 15 );
  signal of_op1_sel : STD_LOGIC_VECTOR ( 0 to 1 );
  signal of_op1_sel_spr : STD_LOGIC;
  signal of_op2 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal of_op3 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal of_op3_sel : STD_LOGIC_VECTOR ( 0 to 1 );
  signal of_write_imm_reg : STD_LOGIC;
  signal wb_byte_access : STD_LOGIC;
  signal wb_databus_read_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal wb_dlmb_valid_read_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^wb_instr_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wb_mem_result : STD_LOGIC_VECTOR ( 0 to 23 );
  signal wb_piperun : STD_LOGIC;
  signal wb_read_msb_doublet_sel : STD_LOGIC;
begin
  D(356 downto 0) <= \^d\(356 downto 0);
  E(0) <= \^e\(0);
  Q(31 downto 0) <= \^q\(31 downto 0);
  \mem_pc_i_reg[31]\(0) <= \^mem_pc_i_reg[31]\(0);
  \wb_instr_reg[31]\(0) <= \^wb_instr_reg[31]\(0);
Data_Flow_I: entity work.Data_Flow_gti
     port map (
      Clk => Clk,
      D(27) => \Operand_Select_I/I0\,
      D(26) => Decode_I_n_320,
      D(25) => Decode_I_n_321,
      D(24) => Decode_I_n_322,
      D(23) => Decode_I_n_323,
      D(22) => Decode_I_n_324,
      D(21) => Decode_I_n_325,
      D(20) => Decode_I_n_326,
      D(19) => Decode_I_n_327,
      D(18) => Decode_I_n_328,
      D(17) => Decode_I_n_329,
      D(16) => Decode_I_n_330,
      D(15) => Decode_I_n_331,
      D(14) => Decode_I_n_332,
      D(13) => Decode_I_n_333,
      D(12) => Decode_I_n_334,
      D(11) => Decode_I_n_335,
      D(10) => Decode_I_n_336,
      D(9) => Decode_I_n_337,
      D(8) => Decode_I_n_338,
      D(7) => Decode_I_n_339,
      D(6) => Decode_I_n_340,
      D(5) => Decode_I_n_341,
      D(4) => Decode_I_n_342,
      D(3) => Decode_I_n_343,
      D(2) => Decode_I_n_344,
      D(1) => Decode_I_n_345,
      D(0) => Decode_I_n_346,
      DI => \ALU_I/DI\,
      E(0) => of_write_imm_reg,
      \EX_ALU_Op_reg[0]\(1) => ex_alu_op(0),
      \EX_ALU_Op_reg[0]\(0) => ex_alu_op(1),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      EX_Fwd(0 to 31) => EX_Fwd(0 to 31),
      \EX_Op1_reg[24]\ => Decode_I_n_357,
      \EX_Op1_reg[30]\ => Decode_I_n_350,
      \EX_Op2_reg[0]\(15) => imm_reg(0),
      \EX_Op2_reg[0]\(14) => imm_reg(1),
      \EX_Op2_reg[0]\(13) => imm_reg(2),
      \EX_Op2_reg[0]\(12) => imm_reg(3),
      \EX_Op2_reg[0]\(11) => imm_reg(4),
      \EX_Op2_reg[0]\(10) => imm_reg(5),
      \EX_Op2_reg[0]\(9) => imm_reg(6),
      \EX_Op2_reg[0]\(8) => imm_reg(7),
      \EX_Op2_reg[0]\(7) => imm_reg(8),
      \EX_Op2_reg[0]\(6) => imm_reg(9),
      \EX_Op2_reg[0]\(5) => imm_reg(10),
      \EX_Op2_reg[0]\(4) => imm_reg(11),
      \EX_Op2_reg[0]\(3) => imm_reg(12),
      \EX_Op2_reg[0]\(2) => imm_reg(13),
      \EX_Op2_reg[0]\(1) => imm_reg(14),
      \EX_Op2_reg[0]\(0) => imm_reg(15),
      \EX_Sext_Op_reg[0]\(1) => ex_sext_op(0),
      \EX_Sext_Op_reg[0]\(0) => ex_sext_op(1),
      GPR_Op1(27) => gpr_op1(0),
      GPR_Op1(26) => gpr_op1(1),
      GPR_Op1(25) => gpr_op1(2),
      GPR_Op1(24) => gpr_op1(3),
      GPR_Op1(23) => gpr_op1(4),
      GPR_Op1(22) => gpr_op1(5),
      GPR_Op1(21) => gpr_op1(6),
      GPR_Op1(20) => gpr_op1(7),
      GPR_Op1(19) => gpr_op1(8),
      GPR_Op1(18) => gpr_op1(9),
      GPR_Op1(17) => gpr_op1(10),
      GPR_Op1(16) => gpr_op1(11),
      GPR_Op1(15) => gpr_op1(12),
      GPR_Op1(14) => gpr_op1(13),
      GPR_Op1(13) => gpr_op1(14),
      GPR_Op1(12) => gpr_op1(15),
      GPR_Op1(11) => gpr_op1(16),
      GPR_Op1(10) => gpr_op1(17),
      GPR_Op1(9) => gpr_op1(18),
      GPR_Op1(8) => gpr_op1(19),
      GPR_Op1(7) => gpr_op1(20),
      GPR_Op1(6) => gpr_op1(21),
      GPR_Op1(5) => gpr_op1(22),
      GPR_Op1(4) => gpr_op1(23),
      GPR_Op1(3) => gpr_op1(24),
      GPR_Op1(2) => gpr_op1(25),
      GPR_Op1(1) => gpr_op1(26),
      GPR_Op1(0) => gpr_op1(31),
      GPR_Op2(0 to 31) => gpr_op2(0 to 31),
      GPR_Op3(27) => gpr_op3(0),
      GPR_Op3(26) => gpr_op3(1),
      GPR_Op3(25) => gpr_op3(2),
      GPR_Op3(24) => gpr_op3(3),
      GPR_Op3(23) => gpr_op3(4),
      GPR_Op3(22) => gpr_op3(5),
      GPR_Op3(21) => gpr_op3(6),
      GPR_Op3(20) => gpr_op3(7),
      GPR_Op3(19) => gpr_op3(8),
      GPR_Op3(18) => gpr_op3(9),
      GPR_Op3(17) => gpr_op3(10),
      GPR_Op3(16) => gpr_op3(11),
      GPR_Op3(15) => gpr_op3(12),
      GPR_Op3(14) => gpr_op3(13),
      GPR_Op3(13) => gpr_op3(14),
      GPR_Op3(12) => gpr_op3(15),
      GPR_Op3(11) => gpr_op3(16),
      GPR_Op3(10) => gpr_op3(17),
      GPR_Op3(9) => gpr_op3(18),
      GPR_Op3(8) => gpr_op3(19),
      GPR_Op3(7) => gpr_op3(20),
      GPR_Op3(6) => gpr_op3(21),
      GPR_Op3(5) => gpr_op3(22),
      GPR_Op3(4) => gpr_op3(23),
      GPR_Op3(3) => gpr_op3(24),
      GPR_Op3(2) => gpr_op3(25),
      GPR_Op3(1) => gpr_op3(26),
      GPR_Op3(0) => gpr_op3(31),
      \Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[0]\(31 downto 0) => \^q\(31 downto 0),
      I1 => \Operand_Select_I/I1\,
      LO => ex_alu_carry,
      \LOCKSTEP_Out_reg[3769]\(23) => wb_mem_result(0),
      \LOCKSTEP_Out_reg[3769]\(22) => wb_mem_result(1),
      \LOCKSTEP_Out_reg[3769]\(21) => wb_mem_result(2),
      \LOCKSTEP_Out_reg[3769]\(20) => wb_mem_result(3),
      \LOCKSTEP_Out_reg[3769]\(19) => wb_mem_result(4),
      \LOCKSTEP_Out_reg[3769]\(18) => wb_mem_result(5),
      \LOCKSTEP_Out_reg[3769]\(17) => wb_mem_result(6),
      \LOCKSTEP_Out_reg[3769]\(16) => wb_mem_result(7),
      \LOCKSTEP_Out_reg[3769]\(15) => wb_mem_result(8),
      \LOCKSTEP_Out_reg[3769]\(14) => wb_mem_result(9),
      \LOCKSTEP_Out_reg[3769]\(13) => wb_mem_result(10),
      \LOCKSTEP_Out_reg[3769]\(12) => wb_mem_result(11),
      \LOCKSTEP_Out_reg[3769]\(11) => wb_mem_result(12),
      \LOCKSTEP_Out_reg[3769]\(10) => wb_mem_result(13),
      \LOCKSTEP_Out_reg[3769]\(9) => wb_mem_result(14),
      \LOCKSTEP_Out_reg[3769]\(8) => wb_mem_result(15),
      \LOCKSTEP_Out_reg[3769]\(7) => wb_mem_result(16),
      \LOCKSTEP_Out_reg[3769]\(6) => wb_mem_result(17),
      \LOCKSTEP_Out_reg[3769]\(5) => wb_mem_result(18),
      \LOCKSTEP_Out_reg[3769]\(4) => wb_mem_result(19),
      \LOCKSTEP_Out_reg[3769]\(3) => wb_mem_result(20),
      \LOCKSTEP_Out_reg[3769]\(2) => wb_mem_result(21),
      \LOCKSTEP_Out_reg[3769]\(1) => wb_mem_result(22),
      \LOCKSTEP_Out_reg[3769]\(0) => wb_mem_result(23),
      \LOCKSTEP_Out_reg[3792]\(1) => Data_Flow_I_n_358,
      \LOCKSTEP_Out_reg[3792]\(0) => Data_Flow_I_n_359,
      \LOCKSTEP_Out_reg[3793]\(0) => Data_Flow_I_n_274,
      \MEM_DataBus_Addr_reg[0]\(143 downto 80) => \^d\(322 downto 259),
      \MEM_DataBus_Addr_reg[0]\(79 downto 44) => \^d\(218 downto 183),
      \MEM_DataBus_Addr_reg[0]\(43 downto 12) => \^d\(146 downto 115),
      \MEM_DataBus_Addr_reg[0]\(11 downto 8) => \^d\(108 downto 105),
      \MEM_DataBus_Addr_reg[0]\(7 downto 0) => \^d\(80 downto 73),
      \MEM_DataBus_Addr_reg[30]\(1) => ex_databus_addr_mmu(30),
      \MEM_DataBus_Addr_reg[30]\(0) => ex_databus_addr_mmu(31),
      MEM_FSL_Result(4 downto 0) => MEM_FSL_Result(4 downto 0),
      MEM_Fwd(4) => MEM_Fwd(0),
      MEM_Fwd(3) => MEM_Fwd(27),
      MEM_Fwd(2) => MEM_Fwd(28),
      MEM_Fwd(1) => MEM_Fwd(29),
      MEM_Fwd(0) => MEM_Fwd(30),
      MEM_Sel_FSL => MEM_Sel_FSL,
      Q(0) => ex_op2(31),
      Q10_out => Q10_out,
      Q11_out => Q11_out,
      Q12_out => Q12_out,
      Q13_out => Q13_out,
      Q14_out => Q14_out,
      Q15_out => Q15_out,
      Q16_out => Q16_out,
      Q17_out => Q17_out,
      Q18_out => Q18_out,
      Q19_out => Q19_out,
      Q20_out => Q20_out,
      Q21_out => Q21_out,
      Q22_out => Q22_out,
      Q23_out => Q23_out,
      Q24_out => Q24_out,
      Q25_out => Q25_out,
      Q26_out => Q26_out,
      Q27_out => Q27_out,
      Q28_out => Q28_out,
      Q29_out => Q29_out,
      Q4_out => Q4_out,
      Q5_out => Q5_out,
      Q6_out => Q6_out,
      Q7_out => Q7_out,
      Q8_out => Q8_out,
      Q9_out => Q9_out,
      R => \Data_Flow_Logic_I/R\,
      SR(0) => SR(0),
      \Use_DLMB.wb_dlmb_valid_read_data_reg[16]\ => \Use_DBUS.DAXI_Interface_I1_n_20\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[17]\ => \Use_DBUS.DAXI_Interface_I1_n_19\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[18]\ => \Use_DBUS.DAXI_Interface_I1_n_18\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[19]\ => \Use_DBUS.DAXI_Interface_I1_n_17\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[20]\ => \Use_DBUS.DAXI_Interface_I1_n_16\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[21]\ => \Use_DBUS.DAXI_Interface_I1_n_15\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[22]\ => \Use_DBUS.DAXI_Interface_I1_n_14\,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[23]\ => \Use_DBUS.DAXI_Interface_I1_n_13\,
      \Using_FPGA.Native\ => Data_Flow_I_n_33,
      \Using_FPGA.Native_0\ => Data_Flow_I_n_34,
      \Using_FPGA.Native_1\ => Data_Flow_I_n_299,
      \Using_FPGA.Native_10\ => Decode_I_n_219,
      \Using_FPGA.Native_11\ => Decode_I_n_218,
      \Using_FPGA.Native_12\ => Decode_I_n_217,
      \Using_FPGA.Native_13\ => Decode_I_n_216,
      \Using_FPGA.Native_14\ => Decode_I_n_215,
      \Using_FPGA.Native_15\ => Decode_I_n_214,
      \Using_FPGA.Native_16\ => Decode_I_n_213,
      \Using_FPGA.Native_17\ => Decode_I_n_212,
      \Using_FPGA.Native_18\ => Decode_I_n_211,
      \Using_FPGA.Native_19\ => Decode_I_n_210,
      \Using_FPGA.Native_2\ => Data_Flow_I_n_300,
      \Using_FPGA.Native_20\ => Decode_I_n_209,
      \Using_FPGA.Native_21\ => Decode_I_n_208,
      \Using_FPGA.Native_22\ => Decode_I_n_207,
      \Using_FPGA.Native_23\ => Decode_I_n_206,
      \Using_FPGA.Native_24\ => Decode_I_n_205,
      \Using_FPGA.Native_25\ => Decode_I_n_204,
      \Using_FPGA.Native_26\ => Decode_I_n_203,
      \Using_FPGA.Native_27\ => Decode_I_n_202,
      \Using_FPGA.Native_28\ => Decode_I_n_201,
      \Using_FPGA.Native_29\ => Decode_I_n_200,
      \Using_FPGA.Native_3\ => Data_Flow_I_n_301,
      \Using_FPGA.Native_30\ => Decode_I_n_199,
      \Using_FPGA.Native_31\ => Decode_I_n_198,
      \Using_FPGA.Native_32\ => Decode_I_n_197,
      \Using_FPGA.Native_33\ => Decode_I_n_196,
      \Using_FPGA.Native_34\ => Decode_I_n_195,
      \Using_FPGA.Native_35\ => Decode_I_n_194,
      \Using_FPGA.Native_36\ => Decode_I_n_189,
      \Using_FPGA.Native_37\ => Decode_I_n_190,
      \Using_FPGA.Native_38\ => Decode_I_n_191,
      \Using_FPGA.Native_39\ => Decode_I_n_192,
      \Using_FPGA.Native_4\ => Data_Flow_I_n_302,
      \Using_FPGA.Native_40\ => Decode_I_n_193,
      \Using_FPGA.Native_41\ => Decode_I_n_222,
      \Using_FPGA.Native_42\ => Decode_I_n_221,
      \Using_FPGA.Native_43\ => \^e\(0),
      \Using_FPGA.Native_44\(31) => of_op2(0),
      \Using_FPGA.Native_44\(30) => of_op2(1),
      \Using_FPGA.Native_44\(29) => of_op2(2),
      \Using_FPGA.Native_44\(28) => of_op2(3),
      \Using_FPGA.Native_44\(27) => of_op2(4),
      \Using_FPGA.Native_44\(26) => of_op2(5),
      \Using_FPGA.Native_44\(25) => of_op2(6),
      \Using_FPGA.Native_44\(24) => of_op2(7),
      \Using_FPGA.Native_44\(23) => of_op2(8),
      \Using_FPGA.Native_44\(22) => of_op2(9),
      \Using_FPGA.Native_44\(21) => of_op2(10),
      \Using_FPGA.Native_44\(20) => of_op2(11),
      \Using_FPGA.Native_44\(19) => of_op2(12),
      \Using_FPGA.Native_44\(18) => of_op2(13),
      \Using_FPGA.Native_44\(17) => of_op2(14),
      \Using_FPGA.Native_44\(16) => of_op2(15),
      \Using_FPGA.Native_44\(15) => of_op2(16),
      \Using_FPGA.Native_44\(14) => of_op2(17),
      \Using_FPGA.Native_44\(13) => of_op2(18),
      \Using_FPGA.Native_44\(12) => of_op2(19),
      \Using_FPGA.Native_44\(11) => of_op2(20),
      \Using_FPGA.Native_44\(10) => of_op2(21),
      \Using_FPGA.Native_44\(9) => of_op2(22),
      \Using_FPGA.Native_44\(8) => of_op2(23),
      \Using_FPGA.Native_44\(7) => of_op2(24),
      \Using_FPGA.Native_44\(6) => of_op2(25),
      \Using_FPGA.Native_44\(5) => of_op2(26),
      \Using_FPGA.Native_44\(4) => of_op2(27),
      \Using_FPGA.Native_44\(3) => of_op2(28),
      \Using_FPGA.Native_44\(2) => of_op2(29),
      \Using_FPGA.Native_44\(1) => of_op2(30),
      \Using_FPGA.Native_44\(0) => of_op2(31),
      \Using_FPGA.Native_45\(3 downto 0) => \^d\(255 downto 252),
      \Using_FPGA.Native_46\(26 downto 0) => \Using_FPGA.Native\(26 downto 0),
      \Using_FPGA.Native_5\ => Data_Flow_I_n_303,
      \Using_FPGA.Native_6\ => Data_Flow_I_n_304,
      \Using_FPGA.Native_7\ => Data_Flow_I_n_305,
      \Using_FPGA.Native_8\ => Data_Flow_I_n_306,
      \Using_FPGA.Native_9\ => Data_Flow_I_n_307,
      WB_Byte_Access_reg => \^d\(88),
      WB_Byte_Access_reg_0 => \^d\(87),
      WB_Byte_Access_reg_1 => \^d\(86),
      WB_Byte_Access_reg_2 => \^d\(85),
      WB_Byte_Access_reg_3 => \^d\(84),
      WB_Byte_Access_reg_4 => \^d\(83),
      WB_Byte_Access_reg_5 => \^d\(82),
      WB_Byte_Access_reg_6 => \^d\(81),
      WB_Doublet_Access_reg(27) => of_op3(0),
      WB_Doublet_Access_reg(26) => of_op3(1),
      WB_Doublet_Access_reg(25) => of_op3(2),
      WB_Doublet_Access_reg(24) => of_op3(3),
      WB_Doublet_Access_reg(23) => of_op3(4),
      WB_Doublet_Access_reg(22) => of_op3(5),
      WB_Doublet_Access_reg(21) => of_op3(6),
      WB_Doublet_Access_reg(20) => of_op3(7),
      WB_Doublet_Access_reg(19) => of_op3(8),
      WB_Doublet_Access_reg(18) => of_op3(9),
      WB_Doublet_Access_reg(17) => of_op3(10),
      WB_Doublet_Access_reg(16) => of_op3(11),
      WB_Doublet_Access_reg(15) => of_op3(12),
      WB_Doublet_Access_reg(14) => of_op3(13),
      WB_Doublet_Access_reg(13) => of_op3(14),
      WB_Doublet_Access_reg(12) => of_op3(15),
      WB_Doublet_Access_reg(11) => of_op3(16),
      WB_Doublet_Access_reg(10) => of_op3(17),
      WB_Doublet_Access_reg(9) => of_op3(18),
      WB_Doublet_Access_reg(8) => of_op3(19),
      WB_Doublet_Access_reg(7) => of_op3(20),
      WB_Doublet_Access_reg(6) => of_op3(21),
      WB_Doublet_Access_reg(5) => of_op3(22),
      WB_Doublet_Access_reg(4) => of_op3(23),
      WB_Doublet_Access_reg(3) => of_op3(24),
      WB_Doublet_Access_reg(2) => of_op3(25),
      WB_Doublet_Access_reg(1) => of_op3(26),
      WB_Doublet_Access_reg(0) => of_op3(31),
      WB_Doublet_Access_reg_0 => \^d\(104),
      WB_Doublet_Access_reg_1 => \^d\(103),
      WB_Doublet_Access_reg_10 => \^d\(94),
      WB_Doublet_Access_reg_11 => \^d\(93),
      WB_Doublet_Access_reg_12 => \^d\(92),
      WB_Doublet_Access_reg_13 => \^d\(91),
      WB_Doublet_Access_reg_14 => \^d\(90),
      WB_Doublet_Access_reg_15 => \^d\(89),
      WB_Doublet_Access_reg_2 => \^d\(102),
      WB_Doublet_Access_reg_3 => \^d\(101),
      WB_Doublet_Access_reg_4 => \^d\(100),
      WB_Doublet_Access_reg_5 => \^d\(99),
      WB_Doublet_Access_reg_6 => \^d\(98),
      WB_Doublet_Access_reg_7 => \^d\(97),
      WB_Doublet_Access_reg_8 => \^d\(96),
      WB_Doublet_Access_reg_9 => \^d\(95),
      \WB_MEM_Result_reg[31]\ => \WB_MEM_Result_reg[31]\,
      ex_MSR(3) => ex_MSR(27),
      ex_MSR(2) => ex_MSR(28),
      ex_MSR(1) => ex_MSR(29),
      ex_MSR(0) => ex_MSR(30),
      ex_branch_with_delayslot_reg => \^mem_pc_i_reg[31]\(0),
      ex_byte_access => ex_byte_access,
      ex_cmp_op => ex_cmp_op,
      ex_doublet_access => ex_doublet_access,
      ex_move_to_MSR_instr_reg => Decode_I_n_220,
      ex_op1_cmp_equal => ex_op1_cmp_equal,
      ex_op1_cmp_equal_n => ex_op1_cmp_equal_n,
      ex_op1_zero => ex_op1_zero,
      ex_reverse_byteorder => \Byte_Doublet_Handle_gti_I/ex_reverse_byteorder\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      ex_unsigned_op => ex_unsigned_op,
      ex_use_carry => ex_use_carry,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      \mem_byte_selects_reg[0]\(0) => \Byte_Doublet_Handle_gti_I/ex_byte_selects\(0),
      \mem_pc_i_reg[0]\(31) => MEM_PC(0),
      \mem_pc_i_reg[0]\(30) => MEM_PC(1),
      \mem_pc_i_reg[0]\(29) => MEM_PC(2),
      \mem_pc_i_reg[0]\(28) => MEM_PC(3),
      \mem_pc_i_reg[0]\(27) => MEM_PC(4),
      \mem_pc_i_reg[0]\(26) => MEM_PC(5),
      \mem_pc_i_reg[0]\(25) => MEM_PC(6),
      \mem_pc_i_reg[0]\(24) => MEM_PC(7),
      \mem_pc_i_reg[0]\(23) => MEM_PC(8),
      \mem_pc_i_reg[0]\(22) => MEM_PC(9),
      \mem_pc_i_reg[0]\(21) => MEM_PC(10),
      \mem_pc_i_reg[0]\(20) => MEM_PC(11),
      \mem_pc_i_reg[0]\(19) => MEM_PC(12),
      \mem_pc_i_reg[0]\(18) => MEM_PC(13),
      \mem_pc_i_reg[0]\(17) => MEM_PC(14),
      \mem_pc_i_reg[0]\(16) => MEM_PC(15),
      \mem_pc_i_reg[0]\(15) => MEM_PC(16),
      \mem_pc_i_reg[0]\(14) => MEM_PC(17),
      \mem_pc_i_reg[0]\(13) => MEM_PC(18),
      \mem_pc_i_reg[0]\(12) => MEM_PC(19),
      \mem_pc_i_reg[0]\(11) => MEM_PC(20),
      \mem_pc_i_reg[0]\(10) => MEM_PC(21),
      \mem_pc_i_reg[0]\(9) => MEM_PC(22),
      \mem_pc_i_reg[0]\(8) => MEM_PC(23),
      \mem_pc_i_reg[0]\(7) => MEM_PC(24),
      \mem_pc_i_reg[0]\(6) => MEM_PC(25),
      \mem_pc_i_reg[0]\(5) => MEM_PC(26),
      \mem_pc_i_reg[0]\(4) => MEM_PC(27),
      \mem_pc_i_reg[0]\(3) => MEM_PC(28),
      \mem_pc_i_reg[0]\(2) => MEM_PC(29),
      \mem_pc_i_reg[0]\(1) => MEM_PC(30),
      \mem_pc_i_reg[0]\(0) => MEM_PC(31),
      \mem_pc_i_reg[31]\(0) => ex_op1_neg,
      mem_sel_msr => mem_sel_msr,
      mem_valid_reg => \^wb_instr_reg[31]\(0),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(0 to 15) => of_imm_data(0 to 15),
      of_op1_sel(0 to 1) => of_op1_sel(0 to 1),
      of_op1_sel_spr => of_op1_sel_spr,
      of_op3_sel(0 to 1) => of_op3_sel(0 to 1),
      \out\(0) => \out\(0),
      wb_PipeRun_i_reg(0) => wb_piperun,
      wb_databus_read_data(15) => wb_databus_read_data(8),
      wb_databus_read_data(14) => wb_databus_read_data(9),
      wb_databus_read_data(13) => wb_databus_read_data(10),
      wb_databus_read_data(12) => wb_databus_read_data(11),
      wb_databus_read_data(11) => wb_databus_read_data(12),
      wb_databus_read_data(10) => wb_databus_read_data(13),
      wb_databus_read_data(9) => wb_databus_read_data(14),
      wb_databus_read_data(8) => wb_databus_read_data(15),
      wb_databus_read_data(7) => wb_databus_read_data(24),
      wb_databus_read_data(6) => wb_databus_read_data(25),
      wb_databus_read_data(5) => wb_databus_read_data(26),
      wb_databus_read_data(4) => wb_databus_read_data(27),
      wb_databus_read_data(3) => wb_databus_read_data(28),
      wb_databus_read_data(2) => wb_databus_read_data(29),
      wb_databus_read_data(1) => wb_databus_read_data(30),
      wb_databus_read_data(0) => wb_databus_read_data(31),
      \wb_gpr_write_addr_reg[0]\(4 downto 0) => \^d\(113 downto 109),
      wb_read_msb_doublet_sel => wb_read_msb_doublet_sel,
      wb_reset_reg => \^d\(114)
    );
Decode_I: entity work.Decode_gti
     port map (
      Clk => Clk,
      D(129 downto 96) => \^d\(356 downto 323),
      D(95 downto 58) => \^d\(257 downto 220),
      D(57 downto 24) => \^d\(180 downto 147),
      D(23 downto 18) => \^d\(114 downto 109),
      D(17 downto 2) => \^d\(104 downto 89),
      D(1 downto 0) => \^d\(72 downto 71),
      DI => \ALU_I/DI\,
      DReady => DReady,
      DWait => DWait,
      E(0) => of_write_imm_reg,
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      \EX_Branch_CMP_Op1_reg[0]\(27) => \Operand_Select_I/I0\,
      \EX_Branch_CMP_Op1_reg[0]\(26) => Decode_I_n_320,
      \EX_Branch_CMP_Op1_reg[0]\(25) => Decode_I_n_321,
      \EX_Branch_CMP_Op1_reg[0]\(24) => Decode_I_n_322,
      \EX_Branch_CMP_Op1_reg[0]\(23) => Decode_I_n_323,
      \EX_Branch_CMP_Op1_reg[0]\(22) => Decode_I_n_324,
      \EX_Branch_CMP_Op1_reg[0]\(21) => Decode_I_n_325,
      \EX_Branch_CMP_Op1_reg[0]\(20) => Decode_I_n_326,
      \EX_Branch_CMP_Op1_reg[0]\(19) => Decode_I_n_327,
      \EX_Branch_CMP_Op1_reg[0]\(18) => Decode_I_n_328,
      \EX_Branch_CMP_Op1_reg[0]\(17) => Decode_I_n_329,
      \EX_Branch_CMP_Op1_reg[0]\(16) => Decode_I_n_330,
      \EX_Branch_CMP_Op1_reg[0]\(15) => Decode_I_n_331,
      \EX_Branch_CMP_Op1_reg[0]\(14) => Decode_I_n_332,
      \EX_Branch_CMP_Op1_reg[0]\(13) => Decode_I_n_333,
      \EX_Branch_CMP_Op1_reg[0]\(12) => Decode_I_n_334,
      \EX_Branch_CMP_Op1_reg[0]\(11) => Decode_I_n_335,
      \EX_Branch_CMP_Op1_reg[0]\(10) => Decode_I_n_336,
      \EX_Branch_CMP_Op1_reg[0]\(9) => Decode_I_n_337,
      \EX_Branch_CMP_Op1_reg[0]\(8) => Decode_I_n_338,
      \EX_Branch_CMP_Op1_reg[0]\(7) => Decode_I_n_339,
      \EX_Branch_CMP_Op1_reg[0]\(6) => Decode_I_n_340,
      \EX_Branch_CMP_Op1_reg[0]\(5) => Decode_I_n_341,
      \EX_Branch_CMP_Op1_reg[0]\(4) => Decode_I_n_342,
      \EX_Branch_CMP_Op1_reg[0]\(3) => Decode_I_n_343,
      \EX_Branch_CMP_Op1_reg[0]\(2) => Decode_I_n_344,
      \EX_Branch_CMP_Op1_reg[0]\(1) => Decode_I_n_345,
      \EX_Branch_CMP_Op1_reg[0]\(0) => Decode_I_n_346,
      \EX_Branch_CMP_Op1_reg[0]_0\(0) => ex_op1_neg,
      EX_Enable_ALU => EX_Enable_ALU,
      EX_Fwd(0 to 31) => EX_Fwd(0 to 31),
      \EX_Op1_reg[0]\(31 downto 0) => \^q\(31 downto 0),
      \EX_Op1_reg[10]\ => Decode_I_n_210,
      \EX_Op1_reg[10]_0\ => Data_Flow_I_n_304,
      \EX_Op1_reg[11]\ => Decode_I_n_209,
      \EX_Op1_reg[11]_0\ => Data_Flow_I_n_303,
      \EX_Op1_reg[12]\ => Decode_I_n_208,
      \EX_Op1_reg[12]_0\ => Data_Flow_I_n_302,
      \EX_Op1_reg[13]\ => Decode_I_n_207,
      \EX_Op1_reg[13]_0\ => Data_Flow_I_n_301,
      \EX_Op1_reg[14]\ => Decode_I_n_206,
      \EX_Op1_reg[14]_0\ => Data_Flow_I_n_300,
      \EX_Op1_reg[15]\ => Decode_I_n_205,
      \EX_Op1_reg[15]_0\ => Data_Flow_I_n_299,
      \EX_Op1_reg[16]\ => Decode_I_n_204,
      \EX_Op1_reg[16]_0\ => Data_Flow_I_n_307,
      \EX_Op1_reg[17]\ => Decode_I_n_203,
      \EX_Op1_reg[18]\ => Decode_I_n_202,
      \EX_Op1_reg[19]\ => Decode_I_n_201,
      \EX_Op1_reg[1]\ => Decode_I_n_219,
      \EX_Op1_reg[20]\ => Decode_I_n_200,
      \EX_Op1_reg[21]\ => Decode_I_n_199,
      \EX_Op1_reg[22]\ => Decode_I_n_198,
      \EX_Op1_reg[23]\ => Decode_I_n_197,
      \EX_Op1_reg[24]\ => Decode_I_n_196,
      \EX_Op1_reg[24]_0\ => Data_Flow_I_n_33,
      \EX_Op1_reg[24]_1\ => Data_Flow_I_n_34,
      \EX_Op1_reg[25]\ => Decode_I_n_195,
      \EX_Op1_reg[26]\ => Decode_I_n_194,
      \EX_Op1_reg[27]\ => Decode_I_n_189,
      \EX_Op1_reg[28]\ => Decode_I_n_190,
      \EX_Op1_reg[29]\ => Decode_I_n_191,
      \EX_Op1_reg[2]\ => Decode_I_n_218,
      \EX_Op1_reg[30]\ => Decode_I_n_192,
      \EX_Op1_reg[31]\ => Decode_I_n_193,
      \EX_Op1_reg[3]\ => Decode_I_n_217,
      \EX_Op1_reg[4]\ => Decode_I_n_216,
      \EX_Op1_reg[5]\ => Decode_I_n_215,
      \EX_Op1_reg[6]\ => Decode_I_n_214,
      \EX_Op1_reg[7]\ => Decode_I_n_213,
      \EX_Op1_reg[8]\ => Decode_I_n_212,
      \EX_Op1_reg[8]_0\ => Data_Flow_I_n_306,
      \EX_Op1_reg[9]\ => Decode_I_n_211,
      \EX_Op1_reg[9]_0\ => Data_Flow_I_n_305,
      \EX_Op2_reg[0]\(31) => of_op2(0),
      \EX_Op2_reg[0]\(30) => of_op2(1),
      \EX_Op2_reg[0]\(29) => of_op2(2),
      \EX_Op2_reg[0]\(28) => of_op2(3),
      \EX_Op2_reg[0]\(27) => of_op2(4),
      \EX_Op2_reg[0]\(26) => of_op2(5),
      \EX_Op2_reg[0]\(25) => of_op2(6),
      \EX_Op2_reg[0]\(24) => of_op2(7),
      \EX_Op2_reg[0]\(23) => of_op2(8),
      \EX_Op2_reg[0]\(22) => of_op2(9),
      \EX_Op2_reg[0]\(21) => of_op2(10),
      \EX_Op2_reg[0]\(20) => of_op2(11),
      \EX_Op2_reg[0]\(19) => of_op2(12),
      \EX_Op2_reg[0]\(18) => of_op2(13),
      \EX_Op2_reg[0]\(17) => of_op2(14),
      \EX_Op2_reg[0]\(16) => of_op2(15),
      \EX_Op2_reg[0]\(15) => of_op2(16),
      \EX_Op2_reg[0]\(14) => of_op2(17),
      \EX_Op2_reg[0]\(13) => of_op2(18),
      \EX_Op2_reg[0]\(12) => of_op2(19),
      \EX_Op2_reg[0]\(11) => of_op2(20),
      \EX_Op2_reg[0]\(10) => of_op2(21),
      \EX_Op2_reg[0]\(9) => of_op2(22),
      \EX_Op2_reg[0]\(8) => of_op2(23),
      \EX_Op2_reg[0]\(7) => of_op2(24),
      \EX_Op2_reg[0]\(6) => of_op2(25),
      \EX_Op2_reg[0]\(5) => of_op2(26),
      \EX_Op2_reg[0]\(4) => of_op2(27),
      \EX_Op2_reg[0]\(3) => of_op2(28),
      \EX_Op2_reg[0]\(2) => of_op2(29),
      \EX_Op2_reg[0]\(1) => of_op2(30),
      \EX_Op2_reg[0]\(0) => of_op2(31),
      \EX_Op2_reg[0]_0\(37 downto 8) => \^d\(322 downto 293),
      \EX_Op2_reg[0]_0\(7 downto 0) => \^d\(80 downto 73),
      \EX_Op2_reg[30]\(1) => ex_databus_addr_mmu(30),
      \EX_Op2_reg[30]\(0) => ex_databus_addr_mmu(31),
      \EX_Op2_reg[31]\(0) => ex_op2(31),
      \EX_Op3_reg[0]\(27) => of_op3(0),
      \EX_Op3_reg[0]\(26) => of_op3(1),
      \EX_Op3_reg[0]\(25) => of_op3(2),
      \EX_Op3_reg[0]\(24) => of_op3(3),
      \EX_Op3_reg[0]\(23) => of_op3(4),
      \EX_Op3_reg[0]\(22) => of_op3(5),
      \EX_Op3_reg[0]\(21) => of_op3(6),
      \EX_Op3_reg[0]\(20) => of_op3(7),
      \EX_Op3_reg[0]\(19) => of_op3(8),
      \EX_Op3_reg[0]\(18) => of_op3(9),
      \EX_Op3_reg[0]\(17) => of_op3(10),
      \EX_Op3_reg[0]\(16) => of_op3(11),
      \EX_Op3_reg[0]\(15) => of_op3(12),
      \EX_Op3_reg[0]\(14) => of_op3(13),
      \EX_Op3_reg[0]\(13) => of_op3(14),
      \EX_Op3_reg[0]\(12) => of_op3(15),
      \EX_Op3_reg[0]\(11) => of_op3(16),
      \EX_Op3_reg[0]\(10) => of_op3(17),
      \EX_Op3_reg[0]\(9) => of_op3(18),
      \EX_Op3_reg[0]\(8) => of_op3(19),
      \EX_Op3_reg[0]\(7) => of_op3(20),
      \EX_Op3_reg[0]\(6) => of_op3(21),
      \EX_Op3_reg[0]\(5) => of_op3(22),
      \EX_Op3_reg[0]\(4) => of_op3(23),
      \EX_Op3_reg[0]\(3) => of_op3(24),
      \EX_Op3_reg[0]\(2) => of_op3(25),
      \EX_Op3_reg[0]\(1) => of_op3(26),
      \EX_Op3_reg[0]\(0) => of_op3(31),
      FSL_Get_Succesful => FSL_Get_Succesful,
      FSL_Put_Control => FSL_Put_Control,
      GPR_Op1(27) => gpr_op1(0),
      GPR_Op1(26) => gpr_op1(1),
      GPR_Op1(25) => gpr_op1(2),
      GPR_Op1(24) => gpr_op1(3),
      GPR_Op1(23) => gpr_op1(4),
      GPR_Op1(22) => gpr_op1(5),
      GPR_Op1(21) => gpr_op1(6),
      GPR_Op1(20) => gpr_op1(7),
      GPR_Op1(19) => gpr_op1(8),
      GPR_Op1(18) => gpr_op1(9),
      GPR_Op1(17) => gpr_op1(10),
      GPR_Op1(16) => gpr_op1(11),
      GPR_Op1(15) => gpr_op1(12),
      GPR_Op1(14) => gpr_op1(13),
      GPR_Op1(13) => gpr_op1(14),
      GPR_Op1(12) => gpr_op1(15),
      GPR_Op1(11) => gpr_op1(16),
      GPR_Op1(10) => gpr_op1(17),
      GPR_Op1(9) => gpr_op1(18),
      GPR_Op1(8) => gpr_op1(19),
      GPR_Op1(7) => gpr_op1(20),
      GPR_Op1(6) => gpr_op1(21),
      GPR_Op1(5) => gpr_op1(22),
      GPR_Op1(4) => gpr_op1(23),
      GPR_Op1(3) => gpr_op1(24),
      GPR_Op1(2) => gpr_op1(25),
      GPR_Op1(1) => gpr_op1(26),
      GPR_Op1(0) => gpr_op1(31),
      GPR_Op2(0 to 31) => gpr_op2(0 to 31),
      GPR_Op3(27) => gpr_op3(0),
      GPR_Op3(26) => gpr_op3(1),
      GPR_Op3(25) => gpr_op3(2),
      GPR_Op3(24) => gpr_op3(3),
      GPR_Op3(23) => gpr_op3(4),
      GPR_Op3(22) => gpr_op3(5),
      GPR_Op3(21) => gpr_op3(6),
      GPR_Op3(20) => gpr_op3(7),
      GPR_Op3(19) => gpr_op3(8),
      GPR_Op3(18) => gpr_op3(9),
      GPR_Op3(17) => gpr_op3(10),
      GPR_Op3(16) => gpr_op3(11),
      GPR_Op3(15) => gpr_op3(12),
      GPR_Op3(14) => gpr_op3(13),
      GPR_Op3(13) => gpr_op3(14),
      GPR_Op3(12) => gpr_op3(15),
      GPR_Op3(11) => gpr_op3(16),
      GPR_Op3(10) => gpr_op3(17),
      GPR_Op3(9) => gpr_op3(18),
      GPR_Op3(8) => gpr_op3(19),
      GPR_Op3(7) => gpr_op3(20),
      GPR_Op3(6) => gpr_op3(21),
      GPR_Op3(5) => gpr_op3(22),
      GPR_Op3(4) => gpr_op3(23),
      GPR_Op3(3) => gpr_op3(24),
      GPR_Op3(2) => gpr_op3(25),
      GPR_Op3(1) => gpr_op3(26),
      GPR_Op3(0) => gpr_op3(31),
      \Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[0]\(0) => \Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[0]\(0),
      \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\ => \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\,
      \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]_0\ => \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]_0\,
      \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]_1\ => \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]_1\,
      I1 => \Operand_Select_I/I1\,
      IReady => IReady,
      Instr(0 to 31) => Instr(0 to 31),
      M0_AXIS_TREADY => M0_AXIS_TREADY,
      MEM_Fwd(4) => MEM_Fwd(0),
      MEM_Fwd(3) => MEM_Fwd(27),
      MEM_Fwd(2) => MEM_Fwd(28),
      MEM_Fwd(1) => MEM_Fwd(29),
      MEM_Fwd(0) => MEM_Fwd(30),
      MEM_Sel_MEM_Res => MEM_Sel_MEM_Res,
      M_AXI_DP_AWVALID_i => M_AXI_DP_AWVALID_i,
      M_AXI_DP_AWVALID_i1 => M_AXI_DP_AWVALID_i1,
      \No_Debug_Logic.sleep_reset_mode_reg\ => \No_Debug_Logic.sleep_reset_mode_reg\,
      Q(1) => ex_alu_op(0),
      Q(0) => ex_alu_op(1),
      R => \Data_Flow_Logic_I/R\,
      \Read_AXI_Performance.axi_get_succesful_happened_reg\ => \Read_AXI_Performance.axi_get_succesful_happened_reg\,
      S0_AXIS_TDATA(31 downto 0) => S0_AXIS_TDATA(31 downto 0),
      S0_AXIS_TLAST => S0_AXIS_TLAST,
      S0_AXIS_TVALID => S0_AXIS_TVALID,
      SRI => SRI,
      Sleep => Sleep,
      \Using_FPGA.Native\ => Decode_I_n_220,
      \Using_FPGA.Native_0\ => Decode_I_n_221,
      \Using_FPGA.Native_1\ => Decode_I_n_222,
      \Using_FPGA.Native_2\ => Decode_I_n_350,
      \Using_FPGA.Native_3\(1) => ex_sext_op(0),
      \Using_FPGA.Native_3\(0) => ex_sext_op(1),
      \Using_FPGA.Native_4\ => Decode_I_n_357,
      \Using_FPGA.Native_5\(31) => MEM_PC(0),
      \Using_FPGA.Native_5\(30) => MEM_PC(1),
      \Using_FPGA.Native_5\(29) => MEM_PC(2),
      \Using_FPGA.Native_5\(28) => MEM_PC(3),
      \Using_FPGA.Native_5\(27) => MEM_PC(4),
      \Using_FPGA.Native_5\(26) => MEM_PC(5),
      \Using_FPGA.Native_5\(25) => MEM_PC(6),
      \Using_FPGA.Native_5\(24) => MEM_PC(7),
      \Using_FPGA.Native_5\(23) => MEM_PC(8),
      \Using_FPGA.Native_5\(22) => MEM_PC(9),
      \Using_FPGA.Native_5\(21) => MEM_PC(10),
      \Using_FPGA.Native_5\(20) => MEM_PC(11),
      \Using_FPGA.Native_5\(19) => MEM_PC(12),
      \Using_FPGA.Native_5\(18) => MEM_PC(13),
      \Using_FPGA.Native_5\(17) => MEM_PC(14),
      \Using_FPGA.Native_5\(16) => MEM_PC(15),
      \Using_FPGA.Native_5\(15) => MEM_PC(16),
      \Using_FPGA.Native_5\(14) => MEM_PC(17),
      \Using_FPGA.Native_5\(13) => MEM_PC(18),
      \Using_FPGA.Native_5\(12) => MEM_PC(19),
      \Using_FPGA.Native_5\(11) => MEM_PC(20),
      \Using_FPGA.Native_5\(10) => MEM_PC(21),
      \Using_FPGA.Native_5\(9) => MEM_PC(22),
      \Using_FPGA.Native_5\(8) => MEM_PC(23),
      \Using_FPGA.Native_5\(7) => MEM_PC(24),
      \Using_FPGA.Native_5\(6) => MEM_PC(25),
      \Using_FPGA.Native_5\(5) => MEM_PC(26),
      \Using_FPGA.Native_5\(4) => MEM_PC(27),
      \Using_FPGA.Native_5\(3) => MEM_PC(28),
      \Using_FPGA.Native_5\(2) => MEM_PC(29),
      \Using_FPGA.Native_5\(1) => MEM_PC(30),
      \Using_FPGA.Native_5\(0) => MEM_PC(31),
      \Using_FPGA.Native_6\(26 downto 0) => \Using_FPGA.Native\(26 downto 0),
      \Using_FPGA.Native_7\(0) => \Byte_Doublet_Handle_gti_I/ex_byte_selects\(0),
      WB_Byte_Access_reg_0 => \^d\(81),
      WB_Byte_Access_reg_1 => \^d\(82),
      WB_Byte_Access_reg_2 => \^d\(83),
      WB_Byte_Access_reg_3 => \^d\(84),
      WB_Byte_Access_reg_4 => \^d\(85),
      WB_Byte_Access_reg_5 => \^d\(86),
      WB_Byte_Access_reg_6 => \^d\(87),
      WB_Byte_Access_reg_7 => \^d\(88),
      \WB_MEM_Result_reg[0]\(15) => wb_mem_result(0),
      \WB_MEM_Result_reg[0]\(14) => wb_mem_result(1),
      \WB_MEM_Result_reg[0]\(13) => wb_mem_result(2),
      \WB_MEM_Result_reg[0]\(12) => wb_mem_result(3),
      \WB_MEM_Result_reg[0]\(11) => wb_mem_result(4),
      \WB_MEM_Result_reg[0]\(10) => wb_mem_result(5),
      \WB_MEM_Result_reg[0]\(9) => wb_mem_result(6),
      \WB_MEM_Result_reg[0]\(8) => wb_mem_result(7),
      \WB_MEM_Result_reg[0]\(7) => wb_mem_result(8),
      \WB_MEM_Result_reg[0]\(6) => wb_mem_result(9),
      \WB_MEM_Result_reg[0]\(5) => wb_mem_result(10),
      \WB_MEM_Result_reg[0]\(4) => wb_mem_result(11),
      \WB_MEM_Result_reg[0]\(3) => wb_mem_result(12),
      \WB_MEM_Result_reg[0]\(2) => wb_mem_result(13),
      \WB_MEM_Result_reg[0]\(1) => wb_mem_result(14),
      \WB_MEM_Result_reg[0]\(0) => wb_mem_result(15),
      Wakeup(0 to 1) => Wakeup(0 to 1),
      active_access_d1 => active_access_d1,
      axi_get_succesful_happened => axi_get_succesful_happened,
      ex_MSR(3) => ex_MSR(27),
      ex_MSR(2) => ex_MSR(28),
      ex_MSR(1) => ex_MSR(29),
      ex_MSR(0) => ex_MSR(30),
      ex_alu_carry => ex_alu_carry,
      ex_byte_access => ex_byte_access,
      ex_cmp_op => ex_cmp_op,
      ex_doublet_access => ex_doublet_access,
      ex_op1_cmp_equal => ex_op1_cmp_equal,
      ex_op1_cmp_equal_n => ex_op1_cmp_equal_n,
      ex_op1_zero => ex_op1_zero,
      ex_reverse_byteorder => \Byte_Doublet_Handle_gti_I/ex_reverse_byteorder\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      ex_unsigned_op => ex_unsigned_op,
      ex_use_carry => ex_use_carry,
      fsl_carry_hold => fsl_carry_hold,
      fsl_carry_hold_reg => fsl_carry_hold_reg,
      fsl_carry_hold_value => fsl_carry_hold_value,
      fsl_carry_hold_value_reg => fsl_carry_hold_value_reg,
      fsl_control_error_hold_value => fsl_control_error_hold_value,
      fsl_control_error_hold_value_reg => fsl_control_error_hold_value_reg,
      \imm_reg_reg[0]\(15) => imm_reg(0),
      \imm_reg_reg[0]\(14) => imm_reg(1),
      \imm_reg_reg[0]\(13) => imm_reg(2),
      \imm_reg_reg[0]\(12) => imm_reg(3),
      \imm_reg_reg[0]\(11) => imm_reg(4),
      \imm_reg_reg[0]\(10) => imm_reg(5),
      \imm_reg_reg[0]\(9) => imm_reg(6),
      \imm_reg_reg[0]\(8) => imm_reg(7),
      \imm_reg_reg[0]\(7) => imm_reg(8),
      \imm_reg_reg[0]\(6) => imm_reg(9),
      \imm_reg_reg[0]\(5) => imm_reg(10),
      \imm_reg_reg[0]\(4) => imm_reg(11),
      \imm_reg_reg[0]\(3) => imm_reg(12),
      \imm_reg_reg[0]\(2) => imm_reg(13),
      \imm_reg_reg[0]\(1) => imm_reg(14),
      \imm_reg_reg[0]\(0) => imm_reg(15),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => \Use_DBUS.DAXI_Interface_I1_n_1\,
      mem_databus_access => mem_databus_access,
      mem_databus_read => mem_databus_read,
      mem_databus_ready => mem_databus_ready,
      mem_databus_write => mem_databus_write,
      \mem_pc_i_reg[31]\ => \^mem_pc_i_reg[31]\(0),
      mem_sel_msr => mem_sel_msr,
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(0 to 15) => of_imm_data(0 to 15),
      of_op1_sel(0 to 1) => of_op1_sel(0 to 1),
      of_op1_sel_spr => of_op1_sel_spr,
      of_op3_sel(0 to 1) => of_op3_sel(0 to 1),
      \out\(0) => \out\(0),
      use_Reg_Neg_S_reg => \^e\(0),
      \wb_MSR_i_reg[30]\(0) => wb_piperun,
      wb_byte_access => wb_byte_access,
      wb_databus_read_data(0 to 31) => wb_databus_read_data(0 to 31),
      \wb_instr_reg[31]_0\ => \^wb_instr_reg[31]\(0),
      wb_read_msb_doublet_sel => wb_read_msb_doublet_sel
    );
\Use_DBUS.DAXI_Interface_I1\: entity work.DAXI_interface
     port map (
      Clk => Clk,
      D(10) => \^d\(219),
      D(9 downto 8) => \^d\(182 downto 181),
      D(7 downto 0) => \^d\(88 downto 81),
      DReady => DReady,
      \LOCKSTEP_Out_reg[3793]\ => \Use_DBUS.DAXI_Interface_I1_n_20\,
      \LOCKSTEP_Out_reg[3794]\ => \Use_DBUS.DAXI_Interface_I1_n_19\,
      \LOCKSTEP_Out_reg[3795]\ => \Use_DBUS.DAXI_Interface_I1_n_18\,
      \LOCKSTEP_Out_reg[3796]\ => \Use_DBUS.DAXI_Interface_I1_n_17\,
      \LOCKSTEP_Out_reg[3797]\ => \Use_DBUS.DAXI_Interface_I1_n_16\,
      \LOCKSTEP_Out_reg[3798]\ => \Use_DBUS.DAXI_Interface_I1_n_15\,
      \LOCKSTEP_Out_reg[3799]\ => \Use_DBUS.DAXI_Interface_I1_n_14\,
      \LOCKSTEP_Out_reg[3800]\ => \Use_DBUS.DAXI_Interface_I1_n_13\,
      M_AXI_DP_ARREADY => M_AXI_DP_ARREADY,
      M_AXI_DP_AWREADY => M_AXI_DP_AWREADY,
      M_AXI_DP_AWVALID_i => M_AXI_DP_AWVALID_i,
      M_AXI_DP_AWVALID_i1 => M_AXI_DP_AWVALID_i1,
      M_AXI_DP_BVALID => M_AXI_DP_BVALID,
      M_AXI_DP_RDATA(31 downto 0) => M_AXI_DP_RDATA(31 downto 0),
      M_AXI_DP_RVALID => M_AXI_DP_RVALID,
      M_AXI_DP_WREADY => M_AXI_DP_WREADY,
      Q(31) => wb_dlmb_valid_read_data(0),
      Q(30) => wb_dlmb_valid_read_data(1),
      Q(29) => wb_dlmb_valid_read_data(2),
      Q(28) => wb_dlmb_valid_read_data(3),
      Q(27) => wb_dlmb_valid_read_data(4),
      Q(26) => wb_dlmb_valid_read_data(5),
      Q(25) => wb_dlmb_valid_read_data(6),
      Q(24) => wb_dlmb_valid_read_data(7),
      Q(23) => wb_dlmb_valid_read_data(8),
      Q(22) => wb_dlmb_valid_read_data(9),
      Q(21) => wb_dlmb_valid_read_data(10),
      Q(20) => wb_dlmb_valid_read_data(11),
      Q(19) => wb_dlmb_valid_read_data(12),
      Q(18) => wb_dlmb_valid_read_data(13),
      Q(17) => wb_dlmb_valid_read_data(14),
      Q(16) => wb_dlmb_valid_read_data(15),
      Q(15) => wb_dlmb_valid_read_data(16),
      Q(14) => wb_dlmb_valid_read_data(17),
      Q(13) => wb_dlmb_valid_read_data(18),
      Q(12) => wb_dlmb_valid_read_data(19),
      Q(11) => wb_dlmb_valid_read_data(20),
      Q(10) => wb_dlmb_valid_read_data(21),
      Q(9) => wb_dlmb_valid_read_data(22),
      Q(8) => wb_dlmb_valid_read_data(23),
      Q(7) => wb_dlmb_valid_read_data(24),
      Q(6) => wb_dlmb_valid_read_data(25),
      Q(5) => wb_dlmb_valid_read_data(26),
      Q(4) => wb_dlmb_valid_read_data(27),
      Q(3) => wb_dlmb_valid_read_data(28),
      Q(2) => wb_dlmb_valid_read_data(29),
      Q(1) => wb_dlmb_valid_read_data(30),
      Q(0) => wb_dlmb_valid_read_data(31),
      \WB_MEM_Result_reg[16]\(7) => wb_mem_result(16),
      \WB_MEM_Result_reg[16]\(6) => wb_mem_result(17),
      \WB_MEM_Result_reg[16]\(5) => wb_mem_result(18),
      \WB_MEM_Result_reg[16]\(4) => wb_mem_result(19),
      \WB_MEM_Result_reg[16]\(3) => wb_mem_result(20),
      \WB_MEM_Result_reg[16]\(2) => wb_mem_result(21),
      \WB_MEM_Result_reg[16]\(1) => wb_mem_result(22),
      \WB_MEM_Result_reg[16]\(0) => wb_mem_result(23),
      active_access_d1 => active_access_d1,
      mem_databus_write => mem_databus_write,
      \out\(0) => \out\(0),
      wb_byte_access => wb_byte_access,
      wb_databus_read_data(0 to 31) => wb_databus_read_data(0 to 31),
      \wb_instr_reg[31]\ => \Use_DBUS.DAXI_Interface_I1_n_1\,
      \wb_read_lsb_1_sel_reg[0]\(1) => Data_Flow_I_n_358,
      \wb_read_lsb_1_sel_reg[0]\(0) => Data_Flow_I_n_359,
      \wb_read_lsb_sel_reg[0]\(0) => Data_Flow_I_n_274
    );
\Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1\: entity work.MB_AND2B1L
     port map (
      D(0) => \^d\(258),
      E(0) => \^wb_instr_reg[31]\(0),
      SRI => SRI
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(0),
      Q => wb_dlmb_valid_read_data(0),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(10),
      Q => wb_dlmb_valid_read_data(10),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(11),
      Q => wb_dlmb_valid_read_data(11),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(12),
      Q => wb_dlmb_valid_read_data(12),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(13),
      Q => wb_dlmb_valid_read_data(13),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(14),
      Q => wb_dlmb_valid_read_data(14),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(15),
      Q => wb_dlmb_valid_read_data(15),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(16),
      Q => wb_dlmb_valid_read_data(16),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(17),
      Q => wb_dlmb_valid_read_data(17),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(18),
      Q => wb_dlmb_valid_read_data(18),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(19),
      Q => wb_dlmb_valid_read_data(19),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(1),
      Q => wb_dlmb_valid_read_data(1),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(20),
      Q => wb_dlmb_valid_read_data(20),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(21),
      Q => wb_dlmb_valid_read_data(21),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(22),
      Q => wb_dlmb_valid_read_data(22),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(23),
      Q => wb_dlmb_valid_read_data(23),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(24),
      Q => wb_dlmb_valid_read_data(24),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(25),
      Q => wb_dlmb_valid_read_data(25),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(26),
      Q => wb_dlmb_valid_read_data(26),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(27),
      Q => wb_dlmb_valid_read_data(27),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(28),
      Q => wb_dlmb_valid_read_data(28),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(29),
      Q => wb_dlmb_valid_read_data(29),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(2),
      Q => wb_dlmb_valid_read_data(2),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(30),
      Q => wb_dlmb_valid_read_data(30),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(31),
      Q => wb_dlmb_valid_read_data(31),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(3),
      Q => wb_dlmb_valid_read_data(3),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(4),
      Q => wb_dlmb_valid_read_data(4),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(5),
      Q => wb_dlmb_valid_read_data(5),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(6),
      Q => wb_dlmb_valid_read_data(6),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(7),
      Q => wb_dlmb_valid_read_data(7),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(8),
      Q => wb_dlmb_valid_read_data(8),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Data_Read(9),
      Q => wb_dlmb_valid_read_data(9),
      R => \Synchronize.use_sync_reset.sync_reg[2]\(0)
    );
mem_databus_ready_sel_carry_or: entity work.carry_or
     port map (
      lopt => lopt_3,
      lopt_1 => lopt_4,
      mem_access_completed_reg => \Use_DBUS.DAXI_Interface_I1_n_1\,
      mem_databus_ready => mem_databus_ready
    );
trace_data_access_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => mem_databus_access,
      Q => \^d\(2),
      R => '0'
    );
\trace_data_address_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(251),
      Q => \^d\(70),
      R => '0'
    );
\trace_data_address_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(241),
      Q => \^d\(60),
      R => '0'
    );
\trace_data_address_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(240),
      Q => \^d\(59),
      R => '0'
    );
\trace_data_address_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(239),
      Q => \^d\(58),
      R => '0'
    );
\trace_data_address_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(238),
      Q => \^d\(57),
      R => '0'
    );
\trace_data_address_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(237),
      Q => \^d\(56),
      R => '0'
    );
\trace_data_address_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(236),
      Q => \^d\(55),
      R => '0'
    );
\trace_data_address_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(235),
      Q => \^d\(54),
      R => '0'
    );
\trace_data_address_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(234),
      Q => \^d\(53),
      R => '0'
    );
\trace_data_address_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(233),
      Q => \^d\(52),
      R => '0'
    );
\trace_data_address_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(232),
      Q => \^d\(51),
      R => '0'
    );
\trace_data_address_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(250),
      Q => \^d\(69),
      R => '0'
    );
\trace_data_address_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(231),
      Q => \^d\(50),
      R => '0'
    );
\trace_data_address_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(230),
      Q => \^d\(49),
      R => '0'
    );
\trace_data_address_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(229),
      Q => \^d\(48),
      R => '0'
    );
\trace_data_address_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(228),
      Q => \^d\(47),
      R => '0'
    );
\trace_data_address_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(227),
      Q => \^d\(46),
      R => '0'
    );
\trace_data_address_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(226),
      Q => \^d\(45),
      R => '0'
    );
\trace_data_address_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(225),
      Q => \^d\(44),
      R => '0'
    );
\trace_data_address_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(224),
      Q => \^d\(43),
      R => '0'
    );
\trace_data_address_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(223),
      Q => \^d\(42),
      R => '0'
    );
\trace_data_address_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(222),
      Q => \^d\(41),
      R => '0'
    );
\trace_data_address_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(249),
      Q => \^d\(68),
      R => '0'
    );
\trace_data_address_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(221),
      Q => \^d\(40),
      R => '0'
    );
\trace_data_address_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(220),
      Q => \^d\(39),
      R => '0'
    );
\trace_data_address_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(248),
      Q => \^d\(67),
      R => '0'
    );
\trace_data_address_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(247),
      Q => \^d\(66),
      R => '0'
    );
\trace_data_address_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(246),
      Q => \^d\(65),
      R => '0'
    );
\trace_data_address_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(245),
      Q => \^d\(64),
      R => '0'
    );
\trace_data_address_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(244),
      Q => \^d\(63),
      R => '0'
    );
\trace_data_address_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(243),
      Q => \^d\(62),
      R => '0'
    );
\trace_data_address_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(242),
      Q => \^d\(61),
      R => '0'
    );
\trace_data_byte_enable_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(186),
      Q => \^d\(6),
      R => '0'
    );
\trace_data_byte_enable_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(185),
      Q => \^d\(5),
      R => '0'
    );
\trace_data_byte_enable_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(184),
      Q => \^d\(4),
      R => '0'
    );
\trace_data_byte_enable_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(183),
      Q => \^d\(3),
      R => '0'
    );
trace_data_read_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => mem_databus_read,
      Q => \^d\(1),
      R => '0'
    );
trace_data_write_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => mem_databus_write,
      Q => \^d\(0),
      R => '0'
    );
\trace_data_write_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(218),
      Q => \^d\(38),
      R => '0'
    );
\trace_data_write_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(208),
      Q => \^d\(28),
      R => '0'
    );
\trace_data_write_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(207),
      Q => \^d\(27),
      R => '0'
    );
\trace_data_write_value_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(206),
      Q => \^d\(26),
      R => '0'
    );
\trace_data_write_value_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(205),
      Q => \^d\(25),
      R => '0'
    );
\trace_data_write_value_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(204),
      Q => \^d\(24),
      R => '0'
    );
\trace_data_write_value_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(203),
      Q => \^d\(23),
      R => '0'
    );
\trace_data_write_value_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(202),
      Q => \^d\(22),
      R => '0'
    );
\trace_data_write_value_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(201),
      Q => \^d\(21),
      R => '0'
    );
\trace_data_write_value_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(200),
      Q => \^d\(20),
      R => '0'
    );
\trace_data_write_value_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(199),
      Q => \^d\(19),
      R => '0'
    );
\trace_data_write_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(217),
      Q => \^d\(37),
      R => '0'
    );
\trace_data_write_value_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(198),
      Q => \^d\(18),
      R => '0'
    );
\trace_data_write_value_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(197),
      Q => \^d\(17),
      R => '0'
    );
\trace_data_write_value_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(196),
      Q => \^d\(16),
      R => '0'
    );
\trace_data_write_value_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(195),
      Q => \^d\(15),
      R => '0'
    );
\trace_data_write_value_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(194),
      Q => \^d\(14),
      R => '0'
    );
\trace_data_write_value_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(193),
      Q => \^d\(13),
      R => '0'
    );
\trace_data_write_value_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(192),
      Q => \^d\(12),
      R => '0'
    );
\trace_data_write_value_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(191),
      Q => \^d\(11),
      R => '0'
    );
\trace_data_write_value_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(190),
      Q => \^d\(10),
      R => '0'
    );
\trace_data_write_value_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(189),
      Q => \^d\(9),
      R => '0'
    );
\trace_data_write_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(216),
      Q => \^d\(36),
      R => '0'
    );
\trace_data_write_value_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(188),
      Q => \^d\(8),
      R => '0'
    );
\trace_data_write_value_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(187),
      Q => \^d\(7),
      R => '0'
    );
\trace_data_write_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(215),
      Q => \^d\(35),
      R => '0'
    );
\trace_data_write_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(214),
      Q => \^d\(34),
      R => '0'
    );
\trace_data_write_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(213),
      Q => \^d\(33),
      R => '0'
    );
\trace_data_write_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(212),
      Q => \^d\(32),
      R => '0'
    );
\trace_data_write_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(211),
      Q => \^d\(31),
      R => '0'
    );
\trace_data_write_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(210),
      Q => \^d\(30),
      R => '0'
    );
\trace_data_write_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => \^wb_instr_reg[31]\(0),
      D => \^d\(209),
      Q => \^d\(29),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_v8_3_1_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_txd_sb_wr_en_reg : in STD_LOGIC;
    \sig_txd_wr_data_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end blk_mem_gen_v8_3_1_synth;

architecture STRUCTURE of blk_mem_gen_v8_3_1_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_top
     port map (
      D(32 downto 0) => D(32 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      WEBWE(0) => WEBWE(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[8]\(8 downto 0) => \gcc0.gc1.gsym.count_d2_reg[8]\(8 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk,
      sig_txd_sb_wr_en_reg => sig_txd_sb_wr_en_reg,
      \sig_txd_wr_data_reg[1]\(1 downto 0) => \sig_txd_wr_data_reg[1]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_v8_3_1_synth_489 is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxd_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_v8_3_1_synth_489 : entity is "blk_mem_gen_v8_3_1_synth";
end blk_mem_gen_v8_3_1_synth_489;

architecture STRUCTURE of blk_mem_gen_v8_3_1_synth_489 is
begin
\gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_top_490
     port map (
      D(32 downto 0) => D(32 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      WEBWE(0) => WEBWE(0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_v8_3_1_synth__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    rsta : in STD_LOGIC;
    rstb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    web : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_v8_3_1_synth__parameterized0\ : entity is "blk_mem_gen_v8_3_1_synth";
end \blk_mem_gen_v8_3_1_synth__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_v8_3_1_synth__parameterized0\ is
begin
\gnative_mem_map_bmg.native_mem_map_blk_mem_gen\: entity work.\blk_mem_gen_top__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => dinb(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => web(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity d_microblaze_axi_gpio_0_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_io_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of d_microblaze_axi_gpio_0_0 : entity is "d_microblaze_axi_gpio_0_0,axi_gpio,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of d_microblaze_axi_gpio_0_0 : entity is "d_microblaze_axi_gpio_0_0,axi_gpio,{x_ipProduct=Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_gpio,x_ipVersion=2.0,x_ipCoreRevision=9,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_FAMILY=kintex7,C_S_AXI_ADDR_WIDTH=9,C_S_AXI_DATA_WIDTH=32,C_GPIO_WIDTH=32,C_GPIO2_WIDTH=32,C_ALL_INPUTS=1,C_ALL_INPUTS_2=0,C_ALL_OUTPUTS=0,C_ALL_OUTPUTS_2=1,C_INTERRUPT_PRESENT=0,C_DOUT_DEFAULT=0x00000000,C_TRI_DEFAULT=0xFFFFFFFF,C_IS_DUAL=1,C_DOUT_DEFAULT_2=0x00000000,C_TRI_DEFAULT_2=0xFFFFFFFF}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of d_microblaze_axi_gpio_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of d_microblaze_axi_gpio_0_0 : entity is "axi_gpio,Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4";
end d_microblaze_axi_gpio_0_0;

architecture STRUCTURE of d_microblaze_axi_gpio_0_0 is
  signal NLW_U0_ip2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_gpio2_io_t_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_gpio_io_o_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_gpio_io_t_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute C_ALL_INPUTS : integer;
  attribute C_ALL_INPUTS of U0 : label is 1;
  attribute C_ALL_INPUTS_2 : integer;
  attribute C_ALL_INPUTS_2 of U0 : label is 0;
  attribute C_ALL_OUTPUTS : integer;
  attribute C_ALL_OUTPUTS of U0 : label is 0;
  attribute C_ALL_OUTPUTS_2 : integer;
  attribute C_ALL_OUTPUTS_2 of U0 : label is 1;
  attribute C_DOUT_DEFAULT : integer;
  attribute C_DOUT_DEFAULT of U0 : label is 0;
  attribute C_DOUT_DEFAULT_2 : integer;
  attribute C_DOUT_DEFAULT_2 of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "kintex7";
  attribute C_GPIO2_WIDTH : integer;
  attribute C_GPIO2_WIDTH of U0 : label is 32;
  attribute C_GPIO_WIDTH : integer;
  attribute C_GPIO_WIDTH of U0 : label is 32;
  attribute C_INTERRUPT_PRESENT : integer;
  attribute C_INTERRUPT_PRESENT of U0 : label is 0;
  attribute C_IS_DUAL : integer;
  attribute C_IS_DUAL of U0 : label is 1;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_TRI_DEFAULT : integer;
  attribute C_TRI_DEFAULT of U0 : label is -1;
  attribute C_TRI_DEFAULT_2 : integer;
  attribute C_TRI_DEFAULT_2 of U0 : label is -1;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute ip_group : string;
  attribute ip_group of U0 : label is "LOGICORE";
begin
U0: entity work.axi_gpio
     port map (
      gpio2_io_i(31 downto 0) => B"00000000000000000000000000000000",
      gpio2_io_o(31 downto 0) => gpio2_io_o(31 downto 0),
      gpio2_io_t(31 downto 0) => NLW_U0_gpio2_io_t_UNCONNECTED(31 downto 0),
      gpio_io_i(31 downto 0) => gpio_io_i(31 downto 0),
      gpio_io_o(31 downto 0) => NLW_U0_gpio_io_o_UNCONNECTED(31 downto 0),
      gpio_io_t(31 downto 0) => NLW_U0_gpio_io_t_UNCONNECTED(31 downto 0),
      ip2intc_irpt => NLW_U0_ip2intc_irpt_UNCONNECTED,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(8 downto 0) => s_axi_araddr(8 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8 downto 0) => s_axi_awaddr(8 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity d_microblaze_microblaze_0_axi_periph_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_arready : in STD_LOGIC;
    M01_AXI_arvalid : out STD_LOGIC;
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_awready : in STD_LOGIC;
    M01_AXI_awvalid : out STD_LOGIC;
    M01_AXI_bready : out STD_LOGIC;
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC;
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC;
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC;
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC;
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC;
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end d_microblaze_microblaze_0_axi_periph_0;

architecture STRUCTURE of d_microblaze_microblaze_0_axi_periph_0 is
  signal NLW_xbar_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_xbar_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xbar : label is "d_microblaze_xbar_0,axi_crossbar_v2_1_8_axi_crossbar,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of xbar : label is "d_microblaze_xbar_0,axi_crossbar_v2_1_8_axi_crossbar,{x_ipProduct=Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_crossbar,x_ipVersion=2.1,x_ipCoreRevision=8,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_FAMILY=kintex7,C_NUM_SLAVE_SLOTS=1,C_NUM_MASTER_SLOTS=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_PROTOCOL=2,C_NUM_ADDR_RANGES=1,C_M_AXI_BASE_ADDR=0x0000000044a000000000000040000000,C_M_AXI_ADDR_WIDTH=0x0000001000000010,C_S_AXI_BASE_ID=0x00000000,C_S_AXI_THREAD_ID_WIDTH=0x00000000,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_M_AXI_WRITE_CONNECTIVITY=0xFFFFFFFFFFFFFFFF,C_M_AXI_READ_CONNECTIVITY=0xFFFFFFFFFFFFFFFF,C_R_REGISTER=1,C_S_AXI_SINGLE_THREAD=0x00000001,C_S_AXI_WRITE_ACCEPTANCE=0x00000001,C_S_AXI_READ_ACCEPTANCE=0x00000001,C_M_AXI_WRITE_ISSUING=0x0000000100000001,C_M_AXI_READ_ISSUING=0x0000000100000001,C_S_AXI_ARB_PRIORITY=0x00000000,C_M_AXI_SECURE=0x00000000,C_CONNECTIVITY_MODE=0}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xbar : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of xbar : label is "axi_crossbar_v2_1_8_axi_crossbar,Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4";
begin
xbar: entity work.d_microblaze_xbar_0
     port map (
      aclk => ACLK,
      aresetn => ARESETN(0),
      m_axi_araddr(63 downto 32) => M01_AXI_araddr(31 downto 0),
      m_axi_araddr(31 downto 0) => M00_AXI_araddr(31 downto 0),
      m_axi_arprot(5 downto 0) => NLW_xbar_m_axi_arprot_UNCONNECTED(5 downto 0),
      m_axi_arready(1) => M01_AXI_arready,
      m_axi_arready(0) => M00_AXI_arready(0),
      m_axi_arvalid(1) => M01_AXI_arvalid,
      m_axi_arvalid(0) => M00_AXI_arvalid(0),
      m_axi_awaddr(63 downto 32) => M01_AXI_awaddr(31 downto 0),
      m_axi_awaddr(31 downto 0) => M00_AXI_awaddr(31 downto 0),
      m_axi_awprot(5 downto 0) => NLW_xbar_m_axi_awprot_UNCONNECTED(5 downto 0),
      m_axi_awready(1) => M01_AXI_awready,
      m_axi_awready(0) => M00_AXI_awready(0),
      m_axi_awvalid(1) => M01_AXI_awvalid,
      m_axi_awvalid(0) => M00_AXI_awvalid(0),
      m_axi_bready(1) => M01_AXI_bready,
      m_axi_bready(0) => M00_AXI_bready(0),
      m_axi_bresp(3 downto 2) => M01_AXI_bresp(1 downto 0),
      m_axi_bresp(1 downto 0) => M00_AXI_bresp(1 downto 0),
      m_axi_bvalid(1) => M01_AXI_bvalid,
      m_axi_bvalid(0) => M00_AXI_bvalid(0),
      m_axi_rdata(63 downto 32) => M01_AXI_rdata(31 downto 0),
      m_axi_rdata(31 downto 0) => M00_AXI_rdata(31 downto 0),
      m_axi_rready(1) => M01_AXI_rready,
      m_axi_rready(0) => M00_AXI_rready(0),
      m_axi_rresp(3 downto 2) => M01_AXI_rresp(1 downto 0),
      m_axi_rresp(1 downto 0) => M00_AXI_rresp(1 downto 0),
      m_axi_rvalid(1) => M01_AXI_rvalid,
      m_axi_rvalid(0) => M00_AXI_rvalid(0),
      m_axi_wdata(63 downto 32) => M01_AXI_wdata(31 downto 0),
      m_axi_wdata(31 downto 0) => M00_AXI_wdata(31 downto 0),
      m_axi_wready(1) => M01_AXI_wready,
      m_axi_wready(0) => M00_AXI_wready(0),
      m_axi_wstrb(7 downto 4) => M01_AXI_wstrb(3 downto 0),
      m_axi_wstrb(3 downto 0) => M00_AXI_wstrb(3 downto 0),
      m_axi_wvalid(1) => M01_AXI_wvalid,
      m_axi_wvalid(0) => M00_AXI_wvalid(0),
      s_axi_araddr(31 downto 0) => S00_AXI_araddr(31 downto 0),
      s_axi_arprot(2 downto 0) => S00_AXI_arprot(2 downto 0),
      s_axi_arready(0) => S00_AXI_arready(0),
      s_axi_arvalid(0) => S00_AXI_arvalid(0),
      s_axi_awaddr(31 downto 0) => S00_AXI_awaddr(31 downto 0),
      s_axi_awprot(2 downto 0) => S00_AXI_awprot(2 downto 0),
      s_axi_awready(0) => S00_AXI_awready(0),
      s_axi_awvalid(0) => S00_AXI_awvalid(0),
      s_axi_bready(0) => S00_AXI_bready(0),
      s_axi_bresp(1 downto 0) => S00_AXI_bresp(1 downto 0),
      s_axi_bvalid(0) => S00_AXI_bvalid(0),
      s_axi_rdata(31 downto 0) => S00_AXI_rdata(31 downto 0),
      s_axi_rready(0) => S00_AXI_rready(0),
      s_axi_rresp(1 downto 0) => S00_AXI_rresp(1 downto 0),
      s_axi_rvalid(0) => S00_AXI_rvalid(0),
      s_axi_wdata(31 downto 0) => S00_AXI_wdata(31 downto 0),
      s_axi_wready(0) => S00_AXI_wready(0),
      s_axi_wstrb(3 downto 0) => S00_AXI_wstrb(3 downto 0),
      s_axi_wvalid(0) => S00_AXI_wvalid(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fifo_generator_v13_0_1_synth__parameterized1\ is
  port (
    \grxd.rx_fg_len_empty_d1_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[13]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[14]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[15]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[16]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[17]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[18]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[31]\ : out STD_LOGIC;
    sig_rd_rlen : out STD_LOGIC;
    sig_ip2bus_data : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_register_array_reg[0][0]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \goreg_bm.dout_i_reg[18]\ : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    Bus_RNW_reg_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \goreg_bm.dout_i_reg[17]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[16]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[15]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[14]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[11]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : in STD_LOGIC;
    Bus_RNW_reg_reg_1 : in STD_LOGIC;
    Bus_RNW_reg_reg_2 : in STD_LOGIC;
    \goreg_bm.dout_i_reg[27]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_rx_channel_reset_reg_0 : in STD_LOGIC;
    \count_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fifo_generator_v13_0_1_synth__parameterized1\ : entity is "fifo_generator_v13_0_1_synth";
end \fifo_generator_v13_0_1_synth__parameterized1\;

architecture STRUCTURE of \fifo_generator_v13_0_1_synth__parameterized1\ is
begin
\gconvfifo.rf\: entity work.\fifo_generator_top__parameterized1\
     port map (
      Bus_RNW_reg_reg => Bus_RNW_reg_reg,
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg_0,
      Bus_RNW_reg_reg_1 => Bus_RNW_reg_reg_1,
      Bus_RNW_reg_reg_2 => Bus_RNW_reg_reg_2,
      D(8 downto 0) => D(8 downto 0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\,
      Q(8 downto 0) => Q(8 downto 0),
      \count_reg[9]\(9 downto 0) => \count_reg[9]\(9 downto 0),
      fg_rxd_wr_length(21 downto 0) => fg_rxd_wr_length(21 downto 0),
      \goreg_bm.dout_i_reg[10]\ => \goreg_bm.dout_i_reg[10]\,
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[12]\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[13]\ => \goreg_bm.dout_i_reg[13]\,
      \goreg_bm.dout_i_reg[14]\ => \goreg_bm.dout_i_reg[14]\,
      \goreg_bm.dout_i_reg[15]\ => \goreg_bm.dout_i_reg[15]\,
      \goreg_bm.dout_i_reg[16]\ => \goreg_bm.dout_i_reg[16]\,
      \goreg_bm.dout_i_reg[17]\ => \goreg_bm.dout_i_reg[17]\,
      \goreg_bm.dout_i_reg[18]\ => \goreg_bm.dout_i_reg[18]\,
      \goreg_bm.dout_i_reg[27]\(6 downto 0) => \goreg_bm.dout_i_reg[27]\(6 downto 0),
      \gpr1.dout_i_reg[0]\ => SR(0),
      \grxd.rx_fg_len_empty_d1_reg\ => \grxd.rx_fg_len_empty_d1_reg\,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_ip2bus_data(1 downto 0) => sig_ip2bus_data(1 downto 0),
      \sig_ip2bus_data_reg[10]\(2 downto 0) => \sig_ip2bus_data_reg[10]\(2 downto 0),
      \sig_ip2bus_data_reg[13]\ => \sig_ip2bus_data_reg[13]\,
      \sig_ip2bus_data_reg[13]_0\ => \sig_ip2bus_data_reg[13]_0\,
      \sig_ip2bus_data_reg[14]\ => \sig_ip2bus_data_reg[14]\,
      \sig_ip2bus_data_reg[15]\ => \sig_ip2bus_data_reg[15]\,
      \sig_ip2bus_data_reg[16]\ => \sig_ip2bus_data_reg[16]\,
      \sig_ip2bus_data_reg[17]\ => \sig_ip2bus_data_reg[17]\,
      \sig_ip2bus_data_reg[18]\ => \sig_ip2bus_data_reg[18]\,
      \sig_ip2bus_data_reg[19]\ => \sig_ip2bus_data_reg[19]\,
      \sig_ip2bus_data_reg[31]\ => \sig_ip2bus_data_reg[31]\,
      sig_rd_rlen => sig_rd_rlen,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][0]\ => \sig_register_array_reg[0][0]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rx_channel_reset_reg_0 => sig_rx_channel_reset_reg_0,
      sig_str_rst_reg => sig_str_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MicroBlaze_Core is
  port (
    use_Reg_Neg_S_reg : out STD_LOGIC;
    \mem_pc_i_reg[31]\ : out STD_LOGIC;
    \wb_instr_reg[31]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 390 downto 0 );
    Sleep : out STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clk : in STD_LOGIC;
    Debug_Rst : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Mb_Reset : in STD_LOGIC;
    IReady : in STD_LOGIC;
    M0_AXIS_TREADY : in STD_LOGIC;
    S0_AXIS_TVALID : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 1 );
    DReady : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    S0_AXIS_TLAST : in STD_LOGIC;
    DWait : in STD_LOGIC
  );
end MicroBlaze_Core;

architecture STRUCTURE of MicroBlaze_Core is
  signal \^d\ : STD_LOGIC_VECTOR ( 390 downto 0 );
  signal \Data_Flow_I/Data_Flow_Logic_I/Q10_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q11_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q12_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q13_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q14_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q15_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q16_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q17_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q18_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q19_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q20_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q21_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q22_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q23_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q24_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q25_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q26_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q27_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q28_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q29_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q4_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q5_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q6_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q7_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q8_out\ : STD_LOGIC;
  signal \Data_Flow_I/Data_Flow_Logic_I/Q9_out\ : STD_LOGIC;
  signal \Data_Flow_I/MEM_Fwd\ : STD_LOGIC_VECTOR ( 1 to 31 );
  signal \Data_Flow_I/ex_op1_i\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \Decode_I/flush_pipe\ : STD_LOGIC;
  signal FSL_Get_Succesful : STD_LOGIC;
  signal FSL_Put_Control : STD_LOGIC;
  signal FSL_Put_Succesful : STD_LOGIC;
  signal MEM_FSL_Result : STD_LOGIC_VECTOR ( 0 to 30 );
  signal MEM_Sel_FSL : STD_LOGIC;
  signal MEM_Sel_MEM_Res : STD_LOGIC;
  signal \No_Debug_Logic.sleep_reset_mode_reg_n_0\ : STD_LOGIC;
  signal \Performance.Core_n_420\ : STD_LOGIC;
  signal \Performance.Core_n_422\ : STD_LOGIC;
  signal \Performance.Core_n_423\ : STD_LOGIC;
  signal \Performance.Core_n_424\ : STD_LOGIC;
  signal \Performance.Core_n_425\ : STD_LOGIC;
  signal \Performance.Core_n_426\ : STD_LOGIC;
  signal Reset_DFF_n_1 : STD_LOGIC;
  signal Reset_DFF_n_2 : STD_LOGIC;
  signal Reset_DFF_n_3 : STD_LOGIC;
  signal \Using_Streaming.Streaming_AXI_I_n_44\ : STD_LOGIC;
  signal axi_get_succesful_happened : STD_LOGIC;
  signal fsl_carry_hold : STD_LOGIC;
  signal fsl_carry_hold_value : STD_LOGIC;
  signal fsl_control_error_hold_value : STD_LOGIC;
  signal \^mem_pc_i_reg[31]\ : STD_LOGIC;
begin
  D(390 downto 0) <= \^d\(390 downto 0);
  \mem_pc_i_reg[31]\ <= \^mem_pc_i_reg[31]\;
\No_Debug_Logic.sleep_reset_mode_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Reset_DFF_n_1,
      Q => \No_Debug_Logic.sleep_reset_mode_reg_n_0\,
      R => '0'
    );
\Performance.Core\: entity work.MicroBlaze_GTi
     port map (
      Clk => Clk,
      D(356 downto 181) => \^d\(390 downto 215),
      D(180 downto 0) => \^d\(180 downto 0),
      DReady => DReady,
      DWait => DWait,
      Data_Read(0 to 31) => Data_Read(0 to 31),
      E(0) => use_Reg_Neg_S_reg,
      FSL_Get_Succesful => FSL_Get_Succesful,
      FSL_Put_Control => FSL_Put_Control,
      \Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[0]\(0) => FSL_Put_Succesful,
      \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]\ => \Performance.Core_n_426\,
      \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]_0\ => \^d\(181),
      \Gen_M_Channel_Handling[0].m_axis_tvalid_i_reg[0]_1\ => \Using_Streaming.Streaming_AXI_I_n_44\,
      IReady => IReady,
      Instr(0 to 31) => Instr(0 to 31),
      M0_AXIS_TREADY => M0_AXIS_TREADY,
      MEM_FSL_Result(4) => MEM_FSL_Result(0),
      MEM_FSL_Result(3) => MEM_FSL_Result(27),
      MEM_FSL_Result(2) => MEM_FSL_Result(28),
      MEM_FSL_Result(1) => MEM_FSL_Result(29),
      MEM_FSL_Result(0) => MEM_FSL_Result(30),
      MEM_Sel_FSL => MEM_Sel_FSL,
      MEM_Sel_MEM_Res => MEM_Sel_MEM_Res,
      M_AXI_DP_ARREADY => M_AXI_DP_ARREADY,
      M_AXI_DP_AWREADY => M_AXI_DP_AWREADY,
      M_AXI_DP_BVALID => M_AXI_DP_BVALID,
      M_AXI_DP_RDATA(31 downto 0) => M_AXI_DP_RDATA(31 downto 0),
      M_AXI_DP_RVALID => M_AXI_DP_RVALID,
      M_AXI_DP_WREADY => M_AXI_DP_WREADY,
      \No_Debug_Logic.sleep_reset_mode_reg\ => \No_Debug_Logic.sleep_reset_mode_reg_n_0\,
      Q(31) => \Data_Flow_I/ex_op1_i\(0),
      Q(30) => \Data_Flow_I/ex_op1_i\(1),
      Q(29) => \Data_Flow_I/ex_op1_i\(2),
      Q(28) => \Data_Flow_I/ex_op1_i\(3),
      Q(27) => \Data_Flow_I/ex_op1_i\(4),
      Q(26) => \Data_Flow_I/ex_op1_i\(5),
      Q(25) => \Data_Flow_I/ex_op1_i\(6),
      Q(24) => \Data_Flow_I/ex_op1_i\(7),
      Q(23) => \Data_Flow_I/ex_op1_i\(8),
      Q(22) => \Data_Flow_I/ex_op1_i\(9),
      Q(21) => \Data_Flow_I/ex_op1_i\(10),
      Q(20) => \Data_Flow_I/ex_op1_i\(11),
      Q(19) => \Data_Flow_I/ex_op1_i\(12),
      Q(18) => \Data_Flow_I/ex_op1_i\(13),
      Q(17) => \Data_Flow_I/ex_op1_i\(14),
      Q(16) => \Data_Flow_I/ex_op1_i\(15),
      Q(15) => \Data_Flow_I/ex_op1_i\(16),
      Q(14) => \Data_Flow_I/ex_op1_i\(17),
      Q(13) => \Data_Flow_I/ex_op1_i\(18),
      Q(12) => \Data_Flow_I/ex_op1_i\(19),
      Q(11) => \Data_Flow_I/ex_op1_i\(20),
      Q(10) => \Data_Flow_I/ex_op1_i\(21),
      Q(9) => \Data_Flow_I/ex_op1_i\(22),
      Q(8) => \Data_Flow_I/ex_op1_i\(23),
      Q(7) => \Data_Flow_I/ex_op1_i\(24),
      Q(6) => \Data_Flow_I/ex_op1_i\(25),
      Q(5) => \Data_Flow_I/ex_op1_i\(26),
      Q(4) => \Data_Flow_I/ex_op1_i\(27),
      Q(3) => \Data_Flow_I/ex_op1_i\(28),
      Q(2) => \Data_Flow_I/ex_op1_i\(29),
      Q(1) => \Data_Flow_I/ex_op1_i\(30),
      Q(0) => \Data_Flow_I/ex_op1_i\(31),
      Q10_out => \Data_Flow_I/Data_Flow_Logic_I/Q10_out\,
      Q11_out => \Data_Flow_I/Data_Flow_Logic_I/Q11_out\,
      Q12_out => \Data_Flow_I/Data_Flow_Logic_I/Q12_out\,
      Q13_out => \Data_Flow_I/Data_Flow_Logic_I/Q13_out\,
      Q14_out => \Data_Flow_I/Data_Flow_Logic_I/Q14_out\,
      Q15_out => \Data_Flow_I/Data_Flow_Logic_I/Q15_out\,
      Q16_out => \Data_Flow_I/Data_Flow_Logic_I/Q16_out\,
      Q17_out => \Data_Flow_I/Data_Flow_Logic_I/Q17_out\,
      Q18_out => \Data_Flow_I/Data_Flow_Logic_I/Q18_out\,
      Q19_out => \Data_Flow_I/Data_Flow_Logic_I/Q19_out\,
      Q20_out => \Data_Flow_I/Data_Flow_Logic_I/Q20_out\,
      Q21_out => \Data_Flow_I/Data_Flow_Logic_I/Q21_out\,
      Q22_out => \Data_Flow_I/Data_Flow_Logic_I/Q22_out\,
      Q23_out => \Data_Flow_I/Data_Flow_Logic_I/Q23_out\,
      Q24_out => \Data_Flow_I/Data_Flow_Logic_I/Q24_out\,
      Q25_out => \Data_Flow_I/Data_Flow_Logic_I/Q25_out\,
      Q26_out => \Data_Flow_I/Data_Flow_Logic_I/Q26_out\,
      Q27_out => \Data_Flow_I/Data_Flow_Logic_I/Q27_out\,
      Q28_out => \Data_Flow_I/Data_Flow_Logic_I/Q28_out\,
      Q29_out => \Data_Flow_I/Data_Flow_Logic_I/Q29_out\,
      Q4_out => \Data_Flow_I/Data_Flow_Logic_I/Q4_out\,
      Q5_out => \Data_Flow_I/Data_Flow_Logic_I/Q5_out\,
      Q6_out => \Data_Flow_I/Data_Flow_Logic_I/Q6_out\,
      Q7_out => \Data_Flow_I/Data_Flow_Logic_I/Q7_out\,
      Q8_out => \Data_Flow_I/Data_Flow_Logic_I/Q8_out\,
      Q9_out => \Data_Flow_I/Data_Flow_Logic_I/Q9_out\,
      \Read_AXI_Performance.axi_get_succesful_happened_reg\ => \Performance.Core_n_423\,
      S0_AXIS_TDATA(31 downto 0) => S0_AXIS_TDATA(31 downto 0),
      S0_AXIS_TLAST => S0_AXIS_TLAST,
      S0_AXIS_TVALID => S0_AXIS_TVALID,
      SR(0) => Reset_DFF_n_2,
      Sleep => Sleep,
      \Synchronize.use_sync_reset.sync_reg[2]\(0) => Reset_DFF_n_3,
      \Using_FPGA.Native\(26) => \Data_Flow_I/MEM_Fwd\(1),
      \Using_FPGA.Native\(25) => \Data_Flow_I/MEM_Fwd\(2),
      \Using_FPGA.Native\(24) => \Data_Flow_I/MEM_Fwd\(3),
      \Using_FPGA.Native\(23) => \Data_Flow_I/MEM_Fwd\(4),
      \Using_FPGA.Native\(22) => \Data_Flow_I/MEM_Fwd\(5),
      \Using_FPGA.Native\(21) => \Data_Flow_I/MEM_Fwd\(6),
      \Using_FPGA.Native\(20) => \Data_Flow_I/MEM_Fwd\(7),
      \Using_FPGA.Native\(19) => \Data_Flow_I/MEM_Fwd\(8),
      \Using_FPGA.Native\(18) => \Data_Flow_I/MEM_Fwd\(9),
      \Using_FPGA.Native\(17) => \Data_Flow_I/MEM_Fwd\(10),
      \Using_FPGA.Native\(16) => \Data_Flow_I/MEM_Fwd\(11),
      \Using_FPGA.Native\(15) => \Data_Flow_I/MEM_Fwd\(12),
      \Using_FPGA.Native\(14) => \Data_Flow_I/MEM_Fwd\(13),
      \Using_FPGA.Native\(13) => \Data_Flow_I/MEM_Fwd\(14),
      \Using_FPGA.Native\(12) => \Data_Flow_I/MEM_Fwd\(15),
      \Using_FPGA.Native\(11) => \Data_Flow_I/MEM_Fwd\(16),
      \Using_FPGA.Native\(10) => \Data_Flow_I/MEM_Fwd\(17),
      \Using_FPGA.Native\(9) => \Data_Flow_I/MEM_Fwd\(18),
      \Using_FPGA.Native\(8) => \Data_Flow_I/MEM_Fwd\(19),
      \Using_FPGA.Native\(7) => \Data_Flow_I/MEM_Fwd\(20),
      \Using_FPGA.Native\(6) => \Data_Flow_I/MEM_Fwd\(21),
      \Using_FPGA.Native\(5) => \Data_Flow_I/MEM_Fwd\(22),
      \Using_FPGA.Native\(4) => \Data_Flow_I/MEM_Fwd\(23),
      \Using_FPGA.Native\(3) => \Data_Flow_I/MEM_Fwd\(24),
      \Using_FPGA.Native\(2) => \Data_Flow_I/MEM_Fwd\(25),
      \Using_FPGA.Native\(1) => \Data_Flow_I/MEM_Fwd\(26),
      \Using_FPGA.Native\(0) => \Data_Flow_I/MEM_Fwd\(31),
      \WB_MEM_Result_reg[31]\ => \Performance.Core_n_420\,
      Wakeup(0 to 1) => Wakeup(0 to 1),
      axi_get_succesful_happened => axi_get_succesful_happened,
      fsl_carry_hold => fsl_carry_hold,
      fsl_carry_hold_reg => \Performance.Core_n_425\,
      fsl_carry_hold_value => fsl_carry_hold_value,
      fsl_carry_hold_value_reg => \Performance.Core_n_424\,
      fsl_control_error_hold_value => fsl_control_error_hold_value,
      fsl_control_error_hold_value_reg => \Performance.Core_n_422\,
      \mem_pc_i_reg[31]\(0) => \^mem_pc_i_reg[31]\,
      \out\(0) => \Decode_I/flush_pipe\,
      \wb_instr_reg[31]\(0) => \wb_instr_reg[31]\
    );
Reset_DFF: entity work.mb_sync_bit
     port map (
      Clk => Clk,
      DReady => DReady,
      Debug_Rst => Debug_Rst,
      MEM_Sel_MEM_Res => MEM_Sel_MEM_Res,
      Mb_Reset => Mb_Reset,
      \No_Debug_Logic.sleep_reset_mode_reg\ => Reset_DFF_n_1,
      \No_Debug_Logic.sleep_reset_mode_reg_0\ => \No_Debug_Logic.sleep_reset_mode_reg_n_0\,
      Reset => Reset,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      SR(0) => Reset_DFF_n_2,
      \Use_DLMB.wb_dlmb_valid_read_data_reg[31]\(0) => Reset_DFF_n_3,
      Wakeup(0 to 1) => Wakeup(0 to 1),
      \out\(0) => \Decode_I/flush_pipe\
    );
\Using_Streaming.Streaming_AXI_I\: entity work.Streaming_AXI
     port map (
      Clk => Clk,
      D(33 downto 0) => \^d\(214 downto 181),
      E(0) => FSL_Put_Succesful,
      \EX_Op1_reg[0]\(31) => \Data_Flow_I/ex_op1_i\(0),
      \EX_Op1_reg[0]\(30) => \Data_Flow_I/ex_op1_i\(1),
      \EX_Op1_reg[0]\(29) => \Data_Flow_I/ex_op1_i\(2),
      \EX_Op1_reg[0]\(28) => \Data_Flow_I/ex_op1_i\(3),
      \EX_Op1_reg[0]\(27) => \Data_Flow_I/ex_op1_i\(4),
      \EX_Op1_reg[0]\(26) => \Data_Flow_I/ex_op1_i\(5),
      \EX_Op1_reg[0]\(25) => \Data_Flow_I/ex_op1_i\(6),
      \EX_Op1_reg[0]\(24) => \Data_Flow_I/ex_op1_i\(7),
      \EX_Op1_reg[0]\(23) => \Data_Flow_I/ex_op1_i\(8),
      \EX_Op1_reg[0]\(22) => \Data_Flow_I/ex_op1_i\(9),
      \EX_Op1_reg[0]\(21) => \Data_Flow_I/ex_op1_i\(10),
      \EX_Op1_reg[0]\(20) => \Data_Flow_I/ex_op1_i\(11),
      \EX_Op1_reg[0]\(19) => \Data_Flow_I/ex_op1_i\(12),
      \EX_Op1_reg[0]\(18) => \Data_Flow_I/ex_op1_i\(13),
      \EX_Op1_reg[0]\(17) => \Data_Flow_I/ex_op1_i\(14),
      \EX_Op1_reg[0]\(16) => \Data_Flow_I/ex_op1_i\(15),
      \EX_Op1_reg[0]\(15) => \Data_Flow_I/ex_op1_i\(16),
      \EX_Op1_reg[0]\(14) => \Data_Flow_I/ex_op1_i\(17),
      \EX_Op1_reg[0]\(13) => \Data_Flow_I/ex_op1_i\(18),
      \EX_Op1_reg[0]\(12) => \Data_Flow_I/ex_op1_i\(19),
      \EX_Op1_reg[0]\(11) => \Data_Flow_I/ex_op1_i\(20),
      \EX_Op1_reg[0]\(10) => \Data_Flow_I/ex_op1_i\(21),
      \EX_Op1_reg[0]\(9) => \Data_Flow_I/ex_op1_i\(22),
      \EX_Op1_reg[0]\(8) => \Data_Flow_I/ex_op1_i\(23),
      \EX_Op1_reg[0]\(7) => \Data_Flow_I/ex_op1_i\(24),
      \EX_Op1_reg[0]\(6) => \Data_Flow_I/ex_op1_i\(25),
      \EX_Op1_reg[0]\(5) => \Data_Flow_I/ex_op1_i\(26),
      \EX_Op1_reg[0]\(4) => \Data_Flow_I/ex_op1_i\(27),
      \EX_Op1_reg[0]\(3) => \Data_Flow_I/ex_op1_i\(28),
      \EX_Op1_reg[0]\(2) => \Data_Flow_I/ex_op1_i\(29),
      \EX_Op1_reg[0]\(1) => \Data_Flow_I/ex_op1_i\(30),
      \EX_Op1_reg[0]\(0) => \Data_Flow_I/ex_op1_i\(31),
      FSL_Get_Succesful => FSL_Get_Succesful,
      FSL_Put_Control => FSL_Put_Control,
      M0_AXIS_TREADY => M0_AXIS_TREADY,
      MEM_Sel_FSL => MEM_Sel_FSL,
      Q10_out => \Data_Flow_I/Data_Flow_Logic_I/Q10_out\,
      Q11_out => \Data_Flow_I/Data_Flow_Logic_I/Q11_out\,
      Q12_out => \Data_Flow_I/Data_Flow_Logic_I/Q12_out\,
      Q13_out => \Data_Flow_I/Data_Flow_Logic_I/Q13_out\,
      Q14_out => \Data_Flow_I/Data_Flow_Logic_I/Q14_out\,
      Q15_out => \Data_Flow_I/Data_Flow_Logic_I/Q15_out\,
      Q16_out => \Data_Flow_I/Data_Flow_Logic_I/Q16_out\,
      Q17_out => \Data_Flow_I/Data_Flow_Logic_I/Q17_out\,
      Q18_out => \Data_Flow_I/Data_Flow_Logic_I/Q18_out\,
      Q19_out => \Data_Flow_I/Data_Flow_Logic_I/Q19_out\,
      Q20_out => \Data_Flow_I/Data_Flow_Logic_I/Q20_out\,
      Q21_out => \Data_Flow_I/Data_Flow_Logic_I/Q21_out\,
      Q22_out => \Data_Flow_I/Data_Flow_Logic_I/Q22_out\,
      Q23_out => \Data_Flow_I/Data_Flow_Logic_I/Q23_out\,
      Q24_out => \Data_Flow_I/Data_Flow_Logic_I/Q24_out\,
      Q25_out => \Data_Flow_I/Data_Flow_Logic_I/Q25_out\,
      Q26_out => \Data_Flow_I/Data_Flow_Logic_I/Q26_out\,
      Q27_out => \Data_Flow_I/Data_Flow_Logic_I/Q27_out\,
      Q28_out => \Data_Flow_I/Data_Flow_Logic_I/Q28_out\,
      Q29_out => \Data_Flow_I/Data_Flow_Logic_I/Q29_out\,
      Q4_out => \Data_Flow_I/Data_Flow_Logic_I/Q4_out\,
      Q5_out => \Data_Flow_I/Data_Flow_Logic_I/Q5_out\,
      Q6_out => \Data_Flow_I/Data_Flow_Logic_I/Q6_out\,
      Q7_out => \Data_Flow_I/Data_Flow_Logic_I/Q7_out\,
      Q8_out => \Data_Flow_I/Data_Flow_Logic_I/Q8_out\,
      Q9_out => \Data_Flow_I/Data_Flow_Logic_I/Q9_out\,
      S0_AXIS_TDATA(31 downto 0) => S0_AXIS_TDATA(31 downto 0),
      \Synchronize.use_sync_reset.sync_reg[2]\ => \Performance.Core_n_422\,
      \Using_FPGA.Native\ => \Performance.Core_n_420\,
      \WB_MEM_Result_reg[0]\(4) => MEM_FSL_Result(0),
      \WB_MEM_Result_reg[0]\(3) => MEM_FSL_Result(27),
      \WB_MEM_Result_reg[0]\(2) => MEM_FSL_Result(28),
      \WB_MEM_Result_reg[0]\(1) => MEM_FSL_Result(29),
      \WB_MEM_Result_reg[0]\(0) => MEM_FSL_Result(30),
      \WB_MEM_Result_reg[1]\(26) => \Data_Flow_I/MEM_Fwd\(1),
      \WB_MEM_Result_reg[1]\(25) => \Data_Flow_I/MEM_Fwd\(2),
      \WB_MEM_Result_reg[1]\(24) => \Data_Flow_I/MEM_Fwd\(3),
      \WB_MEM_Result_reg[1]\(23) => \Data_Flow_I/MEM_Fwd\(4),
      \WB_MEM_Result_reg[1]\(22) => \Data_Flow_I/MEM_Fwd\(5),
      \WB_MEM_Result_reg[1]\(21) => \Data_Flow_I/MEM_Fwd\(6),
      \WB_MEM_Result_reg[1]\(20) => \Data_Flow_I/MEM_Fwd\(7),
      \WB_MEM_Result_reg[1]\(19) => \Data_Flow_I/MEM_Fwd\(8),
      \WB_MEM_Result_reg[1]\(18) => \Data_Flow_I/MEM_Fwd\(9),
      \WB_MEM_Result_reg[1]\(17) => \Data_Flow_I/MEM_Fwd\(10),
      \WB_MEM_Result_reg[1]\(16) => \Data_Flow_I/MEM_Fwd\(11),
      \WB_MEM_Result_reg[1]\(15) => \Data_Flow_I/MEM_Fwd\(12),
      \WB_MEM_Result_reg[1]\(14) => \Data_Flow_I/MEM_Fwd\(13),
      \WB_MEM_Result_reg[1]\(13) => \Data_Flow_I/MEM_Fwd\(14),
      \WB_MEM_Result_reg[1]\(12) => \Data_Flow_I/MEM_Fwd\(15),
      \WB_MEM_Result_reg[1]\(11) => \Data_Flow_I/MEM_Fwd\(16),
      \WB_MEM_Result_reg[1]\(10) => \Data_Flow_I/MEM_Fwd\(17),
      \WB_MEM_Result_reg[1]\(9) => \Data_Flow_I/MEM_Fwd\(18),
      \WB_MEM_Result_reg[1]\(8) => \Data_Flow_I/MEM_Fwd\(19),
      \WB_MEM_Result_reg[1]\(7) => \Data_Flow_I/MEM_Fwd\(20),
      \WB_MEM_Result_reg[1]\(6) => \Data_Flow_I/MEM_Fwd\(21),
      \WB_MEM_Result_reg[1]\(5) => \Data_Flow_I/MEM_Fwd\(22),
      \WB_MEM_Result_reg[1]\(4) => \Data_Flow_I/MEM_Fwd\(23),
      \WB_MEM_Result_reg[1]\(3) => \Data_Flow_I/MEM_Fwd\(24),
      \WB_MEM_Result_reg[1]\(2) => \Data_Flow_I/MEM_Fwd\(25),
      \WB_MEM_Result_reg[1]\(1) => \Data_Flow_I/MEM_Fwd\(26),
      \WB_MEM_Result_reg[1]\(0) => \Data_Flow_I/MEM_Fwd\(31),
      axi_get_succesful_happened => axi_get_succesful_happened,
      ex_branch_with_delayslot_reg => \^mem_pc_i_reg[31]\,
      ex_valid_reg => \Performance.Core_n_426\,
      ex_valid_reg_0 => \Performance.Core_n_423\,
      fsl_carry_hold => fsl_carry_hold,
      fsl_carry_hold_reg_0 => \Performance.Core_n_425\,
      fsl_carry_hold_value => fsl_carry_hold_value,
      fsl_carry_hold_value_reg_0 => \Using_Streaming.Streaming_AXI_I_n_44\,
      fsl_carry_hold_value_reg_1 => \Performance.Core_n_424\,
      fsl_control_error_hold_value => fsl_control_error_hold_value,
      \out\(0) => \Decode_I/flush_pipe\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_v8_3_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_txd_sb_wr_en_reg : in STD_LOGIC;
    \sig_txd_wr_data_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end blk_mem_gen_v8_3_1;

architecture STRUCTURE of blk_mem_gen_v8_3_1 is
begin
inst_blk_mem_gen: entity work.blk_mem_gen_v8_3_1_synth
     port map (
      D(32 downto 0) => D(32 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      WEBWE(0) => WEBWE(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[8]\(8 downto 0) => \gcc0.gc1.gsym.count_d2_reg[8]\(8 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk,
      sig_txd_sb_wr_en_reg => sig_txd_sb_wr_en_reg,
      \sig_txd_wr_data_reg[1]\(1 downto 0) => \sig_txd_wr_data_reg[1]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_v8_3_1_488 is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxd_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_v8_3_1_488 : entity is "blk_mem_gen_v8_3_1";
end blk_mem_gen_v8_3_1_488;

architecture STRUCTURE of blk_mem_gen_v8_3_1_488 is
begin
inst_blk_mem_gen: entity work.blk_mem_gen_v8_3_1_synth_489
     port map (
      D(32 downto 0) => D(32 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      WEBWE(0) => WEBWE(0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_v8_3_1__parameterized1\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 32;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 32;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 8;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \blk_mem_gen_v8_3_1__parameterized1\ : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \blk_mem_gen_v8_3_1__parameterized1\ : entity is "16";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \blk_mem_gen_v8_3_1__parameterized1\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \blk_mem_gen_v8_3_1__parameterized1\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \blk_mem_gen_v8_3_1__parameterized1\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 1;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \blk_mem_gen_v8_3_1__parameterized1\ : entity is "Estimated Power for IP     :     20.388 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \blk_mem_gen_v8_3_1__parameterized1\ : entity is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 1;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 1;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \blk_mem_gen_v8_3_1__parameterized1\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \blk_mem_gen_v8_3_1__parameterized1\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \blk_mem_gen_v8_3_1__parameterized1\ : entity is "d_microblaze_lmb_bram_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \blk_mem_gen_v8_3_1__parameterized1\ : entity is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 16384;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \blk_mem_gen_v8_3_1__parameterized1\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \blk_mem_gen_v8_3_1__parameterized1\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \blk_mem_gen_v8_3_1__parameterized1\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 1;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 4;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 4;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \blk_mem_gen_v8_3_1__parameterized1\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \blk_mem_gen_v8_3_1__parameterized1\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \blk_mem_gen_v8_3_1__parameterized1\ : entity is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \blk_mem_gen_v8_3_1__parameterized1\ : entity is "kintex7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_v8_3_1__parameterized1\ : entity is "blk_mem_gen_v8_3_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \blk_mem_gen_v8_3_1__parameterized1\ : entity is "yes";
end \blk_mem_gen_v8_3_1__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_v8_3_1__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  rdaddrecc(31) <= \<const0>\;
  rdaddrecc(30) <= \<const0>\;
  rdaddrecc(29) <= \<const0>\;
  rdaddrecc(28) <= \<const0>\;
  rdaddrecc(27) <= \<const0>\;
  rdaddrecc(26) <= \<const0>\;
  rdaddrecc(25) <= \<const0>\;
  rdaddrecc(24) <= \<const0>\;
  rdaddrecc(23) <= \<const0>\;
  rdaddrecc(22) <= \<const0>\;
  rdaddrecc(21) <= \<const0>\;
  rdaddrecc(20) <= \<const0>\;
  rdaddrecc(19) <= \<const0>\;
  rdaddrecc(18) <= \<const0>\;
  rdaddrecc(17) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(31) <= \<const0>\;
  s_axi_rdaddrecc(30) <= \<const0>\;
  s_axi_rdaddrecc(29) <= \<const0>\;
  s_axi_rdaddrecc(28) <= \<const0>\;
  s_axi_rdaddrecc(27) <= \<const0>\;
  s_axi_rdaddrecc(26) <= \<const0>\;
  s_axi_rdaddrecc(25) <= \<const0>\;
  s_axi_rdaddrecc(24) <= \<const0>\;
  s_axi_rdaddrecc(23) <= \<const0>\;
  s_axi_rdaddrecc(22) <= \<const0>\;
  s_axi_rdaddrecc(21) <= \<const0>\;
  s_axi_rdaddrecc(20) <= \<const0>\;
  s_axi_rdaddrecc(19) <= \<const0>\;
  s_axi_rdaddrecc(18) <= \<const0>\;
  s_axi_rdaddrecc(17) <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\blk_mem_gen_v8_3_1_synth__parameterized0\
     port map (
      addra(13 downto 0) => addra(15 downto 2),
      addrb(13 downto 0) => addrb(15 downto 2),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => dinb(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      rsta => rsta,
      rstb => rstb,
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => web(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fifo_generator_v13_0_1__parameterized1\ is
  port (
    \grxd.rx_fg_len_empty_d1_reg\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[13]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[14]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[15]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[16]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[17]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[18]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[31]\ : out STD_LOGIC;
    sig_rd_rlen : out STD_LOGIC;
    sig_ip2bus_data : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_register_array_reg[0][0]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \goreg_bm.dout_i_reg[18]\ : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    Bus_RNW_reg_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \goreg_bm.dout_i_reg[17]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[16]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[15]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[14]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[11]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : in STD_LOGIC;
    Bus_RNW_reg_reg_1 : in STD_LOGIC;
    Bus_RNW_reg_reg_2 : in STD_LOGIC;
    \goreg_bm.dout_i_reg[27]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_rx_channel_reset_reg_0 : in STD_LOGIC;
    \count_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fifo_generator_v13_0_1__parameterized1\ : entity is "fifo_generator_v13_0_1";
end \fifo_generator_v13_0_1__parameterized1\;

architecture STRUCTURE of \fifo_generator_v13_0_1__parameterized1\ is
begin
inst_fifo_gen: entity work.\fifo_generator_v13_0_1_synth__parameterized1\
     port map (
      Bus_RNW_reg_reg => Bus_RNW_reg_reg,
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg_0,
      Bus_RNW_reg_reg_1 => Bus_RNW_reg_reg_1,
      Bus_RNW_reg_reg_2 => Bus_RNW_reg_reg_2,
      D(8 downto 0) => D(8 downto 0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\,
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => \gpr1.dout_i_reg[0]\,
      \count_reg[9]\(9 downto 0) => \count_reg[9]\(9 downto 0),
      fg_rxd_wr_length(21 downto 0) => fg_rxd_wr_length(21 downto 0),
      \goreg_bm.dout_i_reg[10]\ => \goreg_bm.dout_i_reg[10]\,
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[12]\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[13]\ => \goreg_bm.dout_i_reg[13]\,
      \goreg_bm.dout_i_reg[14]\ => \goreg_bm.dout_i_reg[14]\,
      \goreg_bm.dout_i_reg[15]\ => \goreg_bm.dout_i_reg[15]\,
      \goreg_bm.dout_i_reg[16]\ => \goreg_bm.dout_i_reg[16]\,
      \goreg_bm.dout_i_reg[17]\ => \goreg_bm.dout_i_reg[17]\,
      \goreg_bm.dout_i_reg[18]\ => \goreg_bm.dout_i_reg[18]\,
      \goreg_bm.dout_i_reg[27]\(6 downto 0) => \goreg_bm.dout_i_reg[27]\(6 downto 0),
      \grxd.rx_fg_len_empty_d1_reg\ => \grxd.rx_fg_len_empty_d1_reg\,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_ip2bus_data(1 downto 0) => sig_ip2bus_data(1 downto 0),
      \sig_ip2bus_data_reg[10]\(2 downto 0) => \sig_ip2bus_data_reg[10]\(2 downto 0),
      \sig_ip2bus_data_reg[13]\ => \sig_ip2bus_data_reg[13]\,
      \sig_ip2bus_data_reg[13]_0\ => \sig_ip2bus_data_reg[13]_0\,
      \sig_ip2bus_data_reg[14]\ => \sig_ip2bus_data_reg[14]\,
      \sig_ip2bus_data_reg[15]\ => \sig_ip2bus_data_reg[15]\,
      \sig_ip2bus_data_reg[16]\ => \sig_ip2bus_data_reg[16]\,
      \sig_ip2bus_data_reg[17]\ => \sig_ip2bus_data_reg[17]\,
      \sig_ip2bus_data_reg[18]\ => \sig_ip2bus_data_reg[18]\,
      \sig_ip2bus_data_reg[19]\ => \sig_ip2bus_data_reg[19]\,
      \sig_ip2bus_data_reg[31]\ => \sig_ip2bus_data_reg[31]\,
      sig_rd_rlen => sig_rd_rlen,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][0]\ => \sig_register_array_reg[0][0]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rx_channel_reset_reg_0 => sig_rx_channel_reset_reg_0,
      sig_str_rst_reg => sig_str_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MicroBlaze is
  port (
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Mb_Reset : in STD_LOGIC;
    Config_Reset : in STD_LOGIC;
    Dbg_Disable : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    Interrupt : in STD_LOGIC;
    Interrupt_Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Interrupt_Ack : out STD_LOGIC_VECTOR ( 0 to 1 );
    Ext_BRK : in STD_LOGIC;
    Ext_NM_BRK : in STD_LOGIC;
    Dbg_Stop : in STD_LOGIC;
    Dbg_Intr : out STD_LOGIC;
    MB_Halted : out STD_LOGIC;
    MB_Error : out STD_LOGIC;
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 1 );
    Sleep : out STD_LOGIC;
    Dbg_Wakeup : out STD_LOGIC;
    LOCKSTEP_Slave_In : in STD_LOGIC_VECTOR ( 0 to 4095 );
    LOCKSTEP_Master_Out : out STD_LOGIC_VECTOR ( 0 to 4095 );
    LOCKSTEP_Out : out STD_LOGIC_VECTOR ( 0 to 4095 );
    Instr_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    IFetch : out STD_LOGIC;
    I_AS : out STD_LOGIC;
    IReady : in STD_LOGIC;
    IWAIT : in STD_LOGIC;
    ICE : in STD_LOGIC;
    IUE : in STD_LOGIC;
    M_AXI_IP_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IP_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IP_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IP_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IP_AWLOCK : out STD_LOGIC;
    M_AXI_IP_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IP_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_AWVALID : out STD_LOGIC;
    M_AXI_IP_AWREADY : in STD_LOGIC;
    M_AXI_IP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_WLAST : out STD_LOGIC;
    M_AXI_IP_WVALID : out STD_LOGIC;
    M_AXI_IP_WREADY : in STD_LOGIC;
    M_AXI_IP_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IP_BVALID : in STD_LOGIC;
    M_AXI_IP_BREADY : out STD_LOGIC;
    M_AXI_IP_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IP_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IP_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IP_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IP_ARLOCK : out STD_LOGIC;
    M_AXI_IP_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IP_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_ARVALID : out STD_LOGIC;
    M_AXI_IP_ARREADY : in STD_LOGIC;
    M_AXI_IP_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IP_RLAST : in STD_LOGIC;
    M_AXI_IP_RVALID : in STD_LOGIC;
    M_AXI_IP_RREADY : out STD_LOGIC;
    Data_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    D_AS : out STD_LOGIC;
    Read_Strobe : out STD_LOGIC;
    Write_Strobe : out STD_LOGIC;
    DReady : in STD_LOGIC;
    DWait : in STD_LOGIC;
    DCE : in STD_LOGIC;
    DUE : in STD_LOGIC;
    Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    M_AXI_DP_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DP_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_AWLOCK : out STD_LOGIC;
    M_AXI_DP_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_AWVALID : out STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_WLAST : out STD_LOGIC;
    M_AXI_DP_WVALID : out STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_BREADY : out STD_LOGIC;
    M_AXI_DP_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DP_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_ARLOCK : out STD_LOGIC;
    M_AXI_DP_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_ARVALID : out STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_RLAST : in STD_LOGIC;
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_RREADY : out STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Shift : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Debug_Rst : in STD_LOGIC;
    Dbg_Trig_In : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trace_Clk : in STD_LOGIC;
    Dbg_Trace_Data : out STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_Trace_Ready : in STD_LOGIC;
    Dbg_Trace_Valid : out STD_LOGIC;
    Trace_Instruction : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Valid_Instr : out STD_LOGIC;
    Trace_PC : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Reg_Write : out STD_LOGIC;
    Trace_Reg_Addr : out STD_LOGIC_VECTOR ( 0 to 4 );
    Trace_MSR_Reg : out STD_LOGIC_VECTOR ( 0 to 14 );
    Trace_PID_Reg : out STD_LOGIC_VECTOR ( 0 to 7 );
    Trace_New_Reg_Value : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Exception_Taken : out STD_LOGIC;
    Trace_Exception_Kind : out STD_LOGIC_VECTOR ( 0 to 4 );
    Trace_Jump_Taken : out STD_LOGIC;
    Trace_Delay_Slot : out STD_LOGIC;
    Trace_Data_Address : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Data_Write_Value : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Data_Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    Trace_Data_Access : out STD_LOGIC;
    Trace_Data_Read : out STD_LOGIC;
    Trace_Data_Write : out STD_LOGIC;
    Trace_DCache_Req : out STD_LOGIC;
    Trace_DCache_Hit : out STD_LOGIC;
    Trace_DCache_Rdy : out STD_LOGIC;
    Trace_DCache_Read : out STD_LOGIC;
    Trace_ICache_Req : out STD_LOGIC;
    Trace_ICache_Hit : out STD_LOGIC;
    Trace_ICache_Rdy : out STD_LOGIC;
    Trace_OF_PipeRun : out STD_LOGIC;
    Trace_EX_PipeRun : out STD_LOGIC;
    Trace_MEM_PipeRun : out STD_LOGIC;
    Trace_MB_Halted : out STD_LOGIC;
    Trace_Jump_Hit : out STD_LOGIC;
    M0_AXIS_TLAST : out STD_LOGIC;
    M0_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXIS_TVALID : out STD_LOGIC;
    M0_AXIS_TREADY : in STD_LOGIC;
    M1_AXIS_TLAST : out STD_LOGIC;
    M1_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M1_AXIS_TVALID : out STD_LOGIC;
    M1_AXIS_TREADY : in STD_LOGIC;
    M2_AXIS_TLAST : out STD_LOGIC;
    M2_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M2_AXIS_TVALID : out STD_LOGIC;
    M2_AXIS_TREADY : in STD_LOGIC;
    M3_AXIS_TLAST : out STD_LOGIC;
    M3_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M3_AXIS_TVALID : out STD_LOGIC;
    M3_AXIS_TREADY : in STD_LOGIC;
    M4_AXIS_TLAST : out STD_LOGIC;
    M4_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M4_AXIS_TVALID : out STD_LOGIC;
    M4_AXIS_TREADY : in STD_LOGIC;
    M5_AXIS_TLAST : out STD_LOGIC;
    M5_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M5_AXIS_TVALID : out STD_LOGIC;
    M5_AXIS_TREADY : in STD_LOGIC;
    M6_AXIS_TLAST : out STD_LOGIC;
    M6_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M6_AXIS_TVALID : out STD_LOGIC;
    M6_AXIS_TREADY : in STD_LOGIC;
    M7_AXIS_TLAST : out STD_LOGIC;
    M7_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M7_AXIS_TVALID : out STD_LOGIC;
    M7_AXIS_TREADY : in STD_LOGIC;
    M8_AXIS_TLAST : out STD_LOGIC;
    M8_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M8_AXIS_TVALID : out STD_LOGIC;
    M8_AXIS_TREADY : in STD_LOGIC;
    M9_AXIS_TLAST : out STD_LOGIC;
    M9_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M9_AXIS_TVALID : out STD_LOGIC;
    M9_AXIS_TREADY : in STD_LOGIC;
    M10_AXIS_TLAST : out STD_LOGIC;
    M10_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXIS_TVALID : out STD_LOGIC;
    M10_AXIS_TREADY : in STD_LOGIC;
    M11_AXIS_TLAST : out STD_LOGIC;
    M11_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXIS_TVALID : out STD_LOGIC;
    M11_AXIS_TREADY : in STD_LOGIC;
    M12_AXIS_TLAST : out STD_LOGIC;
    M12_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXIS_TVALID : out STD_LOGIC;
    M12_AXIS_TREADY : in STD_LOGIC;
    M13_AXIS_TLAST : out STD_LOGIC;
    M13_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXIS_TVALID : out STD_LOGIC;
    M13_AXIS_TREADY : in STD_LOGIC;
    M14_AXIS_TLAST : out STD_LOGIC;
    M14_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXIS_TVALID : out STD_LOGIC;
    M14_AXIS_TREADY : in STD_LOGIC;
    M15_AXIS_TLAST : out STD_LOGIC;
    M15_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXIS_TVALID : out STD_LOGIC;
    M15_AXIS_TREADY : in STD_LOGIC;
    S0_AXIS_TLAST : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXIS_TVALID : in STD_LOGIC;
    S0_AXIS_TREADY : out STD_LOGIC;
    S1_AXIS_TLAST : in STD_LOGIC;
    S1_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_AXIS_TVALID : in STD_LOGIC;
    S1_AXIS_TREADY : out STD_LOGIC;
    S2_AXIS_TLAST : in STD_LOGIC;
    S2_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S2_AXIS_TVALID : in STD_LOGIC;
    S2_AXIS_TREADY : out STD_LOGIC;
    S3_AXIS_TLAST : in STD_LOGIC;
    S3_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S3_AXIS_TVALID : in STD_LOGIC;
    S3_AXIS_TREADY : out STD_LOGIC;
    S4_AXIS_TLAST : in STD_LOGIC;
    S4_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S4_AXIS_TVALID : in STD_LOGIC;
    S4_AXIS_TREADY : out STD_LOGIC;
    S5_AXIS_TLAST : in STD_LOGIC;
    S5_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S5_AXIS_TVALID : in STD_LOGIC;
    S5_AXIS_TREADY : out STD_LOGIC;
    S6_AXIS_TLAST : in STD_LOGIC;
    S6_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S6_AXIS_TVALID : in STD_LOGIC;
    S6_AXIS_TREADY : out STD_LOGIC;
    S7_AXIS_TLAST : in STD_LOGIC;
    S7_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S7_AXIS_TVALID : in STD_LOGIC;
    S7_AXIS_TREADY : out STD_LOGIC;
    S8_AXIS_TLAST : in STD_LOGIC;
    S8_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S8_AXIS_TVALID : in STD_LOGIC;
    S8_AXIS_TREADY : out STD_LOGIC;
    S9_AXIS_TLAST : in STD_LOGIC;
    S9_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S9_AXIS_TVALID : in STD_LOGIC;
    S9_AXIS_TREADY : out STD_LOGIC;
    S10_AXIS_TLAST : in STD_LOGIC;
    S10_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXIS_TVALID : in STD_LOGIC;
    S10_AXIS_TREADY : out STD_LOGIC;
    S11_AXIS_TLAST : in STD_LOGIC;
    S11_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXIS_TVALID : in STD_LOGIC;
    S11_AXIS_TREADY : out STD_LOGIC;
    S12_AXIS_TLAST : in STD_LOGIC;
    S12_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXIS_TVALID : in STD_LOGIC;
    S12_AXIS_TREADY : out STD_LOGIC;
    S13_AXIS_TLAST : in STD_LOGIC;
    S13_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXIS_TVALID : in STD_LOGIC;
    S13_AXIS_TREADY : out STD_LOGIC;
    S14_AXIS_TLAST : in STD_LOGIC;
    S14_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXIS_TVALID : in STD_LOGIC;
    S14_AXIS_TREADY : out STD_LOGIC;
    S15_AXIS_TLAST : in STD_LOGIC;
    S15_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXIS_TVALID : in STD_LOGIC;
    S15_AXIS_TREADY : out STD_LOGIC;
    M_AXI_IC_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IC_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_AWLOCK : out STD_LOGIC;
    M_AXI_IC_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_AWVALID : out STD_LOGIC;
    M_AXI_IC_AWREADY : in STD_LOGIC;
    M_AXI_IC_AWUSER : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_IC_AWDOMAIN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_AWSNOOP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWBAR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_WLAST : out STD_LOGIC;
    M_AXI_IC_WVALID : out STD_LOGIC;
    M_AXI_IC_WREADY : in STD_LOGIC;
    M_AXI_IC_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_BVALID : in STD_LOGIC;
    M_AXI_IC_BREADY : out STD_LOGIC;
    M_AXI_IC_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_WACK : out STD_LOGIC;
    M_AXI_IC_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IC_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_ARLOCK : out STD_LOGIC;
    M_AXI_IC_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARVALID : out STD_LOGIC;
    M_AXI_IC_ARREADY : in STD_LOGIC;
    M_AXI_IC_ARUSER : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_IC_ARDOMAIN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_ARSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARBAR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_RLAST : in STD_LOGIC;
    M_AXI_IC_RVALID : in STD_LOGIC;
    M_AXI_IC_RREADY : out STD_LOGIC;
    M_AXI_IC_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_RACK : out STD_LOGIC;
    M_AXI_IC_ACVALID : in STD_LOGIC;
    M_AXI_IC_ACADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_ACSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ACPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ACREADY : out STD_LOGIC;
    M_AXI_IC_CRVALID : out STD_LOGIC;
    M_AXI_IC_CRRESP : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_IC_CRREADY : in STD_LOGIC;
    M_AXI_IC_CDVALID : out STD_LOGIC;
    M_AXI_IC_CDDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_CDLAST : out STD_LOGIC;
    M_AXI_IC_CDREADY : in STD_LOGIC;
    M_AXI_DC_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DC_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_AWLOCK : out STD_LOGIC;
    M_AXI_DC_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_AWVALID : out STD_LOGIC;
    M_AXI_DC_AWREADY : in STD_LOGIC;
    M_AXI_DC_AWUSER : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_DC_AWDOMAIN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_AWSNOOP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWBAR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_WLAST : out STD_LOGIC;
    M_AXI_DC_WVALID : out STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC;
    M_AXI_DC_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_BVALID : in STD_LOGIC;
    M_AXI_DC_BREADY : out STD_LOGIC;
    M_AXI_DC_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_WACK : out STD_LOGIC;
    M_AXI_DC_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DC_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_ARLOCK : out STD_LOGIC;
    M_AXI_DC_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARVALID : out STD_LOGIC;
    M_AXI_DC_ARREADY : in STD_LOGIC;
    M_AXI_DC_ARUSER : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_DC_ARDOMAIN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_ARSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARBAR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_RLAST : in STD_LOGIC;
    M_AXI_DC_RVALID : in STD_LOGIC;
    M_AXI_DC_RREADY : out STD_LOGIC;
    M_AXI_DC_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_RACK : out STD_LOGIC;
    M_AXI_DC_ACVALID : in STD_LOGIC;
    M_AXI_DC_ACADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_ACSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ACPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ACREADY : out STD_LOGIC;
    M_AXI_DC_CRVALID : out STD_LOGIC;
    M_AXI_DC_CRRESP : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_DC_CRREADY : in STD_LOGIC;
    M_AXI_DC_CDVALID : out STD_LOGIC;
    M_AXI_DC_CDDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_CDLAST : out STD_LOGIC;
    M_AXI_DC_CDREADY : in STD_LOGIC
  );
  attribute C_ADDR_TAG_BITS : integer;
  attribute C_ADDR_TAG_BITS of MicroBlaze : entity is 17;
  attribute C_ALLOW_DCACHE_WR : integer;
  attribute C_ALLOW_DCACHE_WR of MicroBlaze : entity is 1;
  attribute C_ALLOW_ICACHE_WR : integer;
  attribute C_ALLOW_ICACHE_WR of MicroBlaze : entity is 1;
  attribute C_AREA_OPTIMIZED : integer;
  attribute C_AREA_OPTIMIZED of MicroBlaze : entity is 0;
  attribute C_ASYNC_INTERRUPT : integer;
  attribute C_ASYNC_INTERRUPT of MicroBlaze : entity is 1;
  attribute C_AVOID_PRIMITIVES : integer;
  attribute C_AVOID_PRIMITIVES of MicroBlaze : entity is 0;
  attribute C_BASE_VECTORS : integer;
  attribute C_BASE_VECTORS of MicroBlaze : entity is 0;
  attribute C_BRANCH_TARGET_CACHE_SIZE : integer;
  attribute C_BRANCH_TARGET_CACHE_SIZE of MicroBlaze : entity is 0;
  attribute C_CACHE_BYTE_SIZE : integer;
  attribute C_CACHE_BYTE_SIZE of MicroBlaze : entity is 8192;
  attribute C_DATA_SIZE : integer;
  attribute C_DATA_SIZE of MicroBlaze : entity is 32;
  attribute C_DCACHE_ADDR_TAG : integer;
  attribute C_DCACHE_ADDR_TAG of MicroBlaze : entity is 17;
  attribute C_DCACHE_ALWAYS_USED : integer;
  attribute C_DCACHE_ALWAYS_USED of MicroBlaze : entity is 0;
  attribute C_DCACHE_BASEADDR : integer;
  attribute C_DCACHE_BASEADDR of MicroBlaze : entity is 0;
  attribute C_DCACHE_BYTE_SIZE : integer;
  attribute C_DCACHE_BYTE_SIZE of MicroBlaze : entity is 8192;
  attribute C_DCACHE_DATA_WIDTH : integer;
  attribute C_DCACHE_DATA_WIDTH of MicroBlaze : entity is 0;
  attribute C_DCACHE_FORCE_TAG_LUTRAM : integer;
  attribute C_DCACHE_FORCE_TAG_LUTRAM of MicroBlaze : entity is 0;
  attribute C_DCACHE_HIGHADDR : integer;
  attribute C_DCACHE_HIGHADDR of MicroBlaze : entity is 1073741823;
  attribute C_DCACHE_LINE_LEN : integer;
  attribute C_DCACHE_LINE_LEN of MicroBlaze : entity is 4;
  attribute C_DCACHE_USE_WRITEBACK : integer;
  attribute C_DCACHE_USE_WRITEBACK of MicroBlaze : entity is 0;
  attribute C_DCACHE_VICTIMS : integer;
  attribute C_DCACHE_VICTIMS of MicroBlaze : entity is 0;
  attribute C_DEBUG_COUNTER_WIDTH : integer;
  attribute C_DEBUG_COUNTER_WIDTH of MicroBlaze : entity is 32;
  attribute C_DEBUG_ENABLED : integer;
  attribute C_DEBUG_ENABLED of MicroBlaze : entity is 0;
  attribute C_DEBUG_EVENT_COUNTERS : integer;
  attribute C_DEBUG_EVENT_COUNTERS of MicroBlaze : entity is 5;
  attribute C_DEBUG_EXTERNAL_TRACE : integer;
  attribute C_DEBUG_EXTERNAL_TRACE of MicroBlaze : entity is 0;
  attribute C_DEBUG_LATENCY_COUNTERS : integer;
  attribute C_DEBUG_LATENCY_COUNTERS of MicroBlaze : entity is 1;
  attribute C_DEBUG_PROFILE_SIZE : integer;
  attribute C_DEBUG_PROFILE_SIZE of MicroBlaze : entity is 0;
  attribute C_DEBUG_TRACE_SIZE : integer;
  attribute C_DEBUG_TRACE_SIZE of MicroBlaze : entity is 8192;
  attribute C_DIV_ZERO_EXCEPTION : integer;
  attribute C_DIV_ZERO_EXCEPTION of MicroBlaze : entity is 0;
  attribute C_DYNAMIC_BUS_SIZING : integer;
  attribute C_DYNAMIC_BUS_SIZING of MicroBlaze : entity is 0;
  attribute C_D_AXI : integer;
  attribute C_D_AXI of MicroBlaze : entity is 1;
  attribute C_D_LMB : integer;
  attribute C_D_LMB of MicroBlaze : entity is 1;
  attribute C_ECC_USE_CE_EXCEPTION : integer;
  attribute C_ECC_USE_CE_EXCEPTION of MicroBlaze : entity is 0;
  attribute C_EDGE_IS_POSITIVE : integer;
  attribute C_EDGE_IS_POSITIVE of MicroBlaze : entity is 1;
  attribute C_ENDIANNESS : integer;
  attribute C_ENDIANNESS of MicroBlaze : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of MicroBlaze : entity is "kintex7";
  attribute C_FAULT_TOLERANT : integer;
  attribute C_FAULT_TOLERANT of MicroBlaze : entity is 0;
  attribute C_FPU_EXCEPTION : integer;
  attribute C_FPU_EXCEPTION of MicroBlaze : entity is 0;
  attribute C_FREQ : integer;
  attribute C_FREQ of MicroBlaze : entity is 100000000;
  attribute C_FSL_EXCEPTION : integer;
  attribute C_FSL_EXCEPTION of MicroBlaze : entity is 0;
  attribute C_FSL_LINKS : integer;
  attribute C_FSL_LINKS of MicroBlaze : entity is 1;
  attribute C_ICACHE_ALWAYS_USED : integer;
  attribute C_ICACHE_ALWAYS_USED of MicroBlaze : entity is 0;
  attribute C_ICACHE_BASEADDR : integer;
  attribute C_ICACHE_BASEADDR of MicroBlaze : entity is 0;
  attribute C_ICACHE_DATA_WIDTH : integer;
  attribute C_ICACHE_DATA_WIDTH of MicroBlaze : entity is 0;
  attribute C_ICACHE_FORCE_TAG_LUTRAM : integer;
  attribute C_ICACHE_FORCE_TAG_LUTRAM of MicroBlaze : entity is 0;
  attribute C_ICACHE_HIGHADDR : integer;
  attribute C_ICACHE_HIGHADDR of MicroBlaze : entity is 1073741823;
  attribute C_ICACHE_LINE_LEN : integer;
  attribute C_ICACHE_LINE_LEN of MicroBlaze : entity is 4;
  attribute C_ICACHE_STREAMS : integer;
  attribute C_ICACHE_STREAMS of MicroBlaze : entity is 0;
  attribute C_ICACHE_VICTIMS : integer;
  attribute C_ICACHE_VICTIMS of MicroBlaze : entity is 0;
  attribute C_ILL_OPCODE_EXCEPTION : integer;
  attribute C_ILL_OPCODE_EXCEPTION of MicroBlaze : entity is 0;
  attribute C_IMPRECISE_EXCEPTIONS : integer;
  attribute C_IMPRECISE_EXCEPTIONS of MicroBlaze : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of MicroBlaze : entity is "d_microblaze_microblaze_0_0";
  attribute C_INTERCONNECT : integer;
  attribute C_INTERCONNECT of MicroBlaze : entity is 2;
  attribute C_INTERRUPT_IS_EDGE : integer;
  attribute C_INTERRUPT_IS_EDGE of MicroBlaze : entity is 0;
  attribute C_I_AXI : integer;
  attribute C_I_AXI of MicroBlaze : entity is 0;
  attribute C_I_LMB : integer;
  attribute C_I_LMB of MicroBlaze : entity is 1;
  attribute C_LOCKSTEP_SLAVE : integer;
  attribute C_LOCKSTEP_SLAVE of MicroBlaze : entity is 0;
  attribute C_M0_AXIS_DATA_WIDTH : integer;
  attribute C_M0_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_M10_AXIS_DATA_WIDTH : integer;
  attribute C_M10_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_M11_AXIS_DATA_WIDTH : integer;
  attribute C_M11_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_M12_AXIS_DATA_WIDTH : integer;
  attribute C_M12_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_M13_AXIS_DATA_WIDTH : integer;
  attribute C_M13_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_M14_AXIS_DATA_WIDTH : integer;
  attribute C_M14_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_M15_AXIS_DATA_WIDTH : integer;
  attribute C_M15_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_M1_AXIS_DATA_WIDTH : integer;
  attribute C_M1_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_M2_AXIS_DATA_WIDTH : integer;
  attribute C_M2_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_M3_AXIS_DATA_WIDTH : integer;
  attribute C_M3_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_M4_AXIS_DATA_WIDTH : integer;
  attribute C_M4_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_M5_AXIS_DATA_WIDTH : integer;
  attribute C_M5_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_M6_AXIS_DATA_WIDTH : integer;
  attribute C_M6_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_M7_AXIS_DATA_WIDTH : integer;
  attribute C_M7_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_M8_AXIS_DATA_WIDTH : integer;
  attribute C_M8_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_M9_AXIS_DATA_WIDTH : integer;
  attribute C_M9_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_MMU_DTLB_SIZE : integer;
  attribute C_MMU_DTLB_SIZE of MicroBlaze : entity is 4;
  attribute C_MMU_ITLB_SIZE : integer;
  attribute C_MMU_ITLB_SIZE of MicroBlaze : entity is 2;
  attribute C_MMU_PRIVILEGED_INSTR : integer;
  attribute C_MMU_PRIVILEGED_INSTR of MicroBlaze : entity is 0;
  attribute C_MMU_TLB_ACCESS : integer;
  attribute C_MMU_TLB_ACCESS of MicroBlaze : entity is 3;
  attribute C_MMU_ZONES : integer;
  attribute C_MMU_ZONES of MicroBlaze : entity is 16;
  attribute C_M_AXI_DC_ADDR_WIDTH : integer;
  attribute C_M_AXI_DC_ADDR_WIDTH of MicroBlaze : entity is 32;
  attribute C_M_AXI_DC_ARUSER_WIDTH : integer;
  attribute C_M_AXI_DC_ARUSER_WIDTH of MicroBlaze : entity is 5;
  attribute C_M_AXI_DC_AWUSER_WIDTH : integer;
  attribute C_M_AXI_DC_AWUSER_WIDTH of MicroBlaze : entity is 5;
  attribute C_M_AXI_DC_BUSER_WIDTH : integer;
  attribute C_M_AXI_DC_BUSER_WIDTH of MicroBlaze : entity is 1;
  attribute C_M_AXI_DC_DATA_WIDTH : integer;
  attribute C_M_AXI_DC_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_M_AXI_DC_EXCLUSIVE_ACCESS : integer;
  attribute C_M_AXI_DC_EXCLUSIVE_ACCESS of MicroBlaze : entity is 0;
  attribute C_M_AXI_DC_RUSER_WIDTH : integer;
  attribute C_M_AXI_DC_RUSER_WIDTH of MicroBlaze : entity is 1;
  attribute C_M_AXI_DC_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_DC_THREAD_ID_WIDTH of MicroBlaze : entity is 1;
  attribute C_M_AXI_DC_USER_VALUE : integer;
  attribute C_M_AXI_DC_USER_VALUE of MicroBlaze : entity is 31;
  attribute C_M_AXI_DC_WUSER_WIDTH : integer;
  attribute C_M_AXI_DC_WUSER_WIDTH of MicroBlaze : entity is 1;
  attribute C_M_AXI_DP_ADDR_WIDTH : integer;
  attribute C_M_AXI_DP_ADDR_WIDTH of MicroBlaze : entity is 32;
  attribute C_M_AXI_DP_DATA_WIDTH : integer;
  attribute C_M_AXI_DP_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_M_AXI_DP_EXCLUSIVE_ACCESS : integer;
  attribute C_M_AXI_DP_EXCLUSIVE_ACCESS of MicroBlaze : entity is 0;
  attribute C_M_AXI_DP_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_DP_THREAD_ID_WIDTH of MicroBlaze : entity is 1;
  attribute C_M_AXI_D_BUS_EXCEPTION : integer;
  attribute C_M_AXI_D_BUS_EXCEPTION of MicroBlaze : entity is 0;
  attribute C_M_AXI_IC_ADDR_WIDTH : integer;
  attribute C_M_AXI_IC_ADDR_WIDTH of MicroBlaze : entity is 32;
  attribute C_M_AXI_IC_ARUSER_WIDTH : integer;
  attribute C_M_AXI_IC_ARUSER_WIDTH of MicroBlaze : entity is 5;
  attribute C_M_AXI_IC_AWUSER_WIDTH : integer;
  attribute C_M_AXI_IC_AWUSER_WIDTH of MicroBlaze : entity is 5;
  attribute C_M_AXI_IC_BUSER_WIDTH : integer;
  attribute C_M_AXI_IC_BUSER_WIDTH of MicroBlaze : entity is 1;
  attribute C_M_AXI_IC_DATA_WIDTH : integer;
  attribute C_M_AXI_IC_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_M_AXI_IC_RUSER_WIDTH : integer;
  attribute C_M_AXI_IC_RUSER_WIDTH of MicroBlaze : entity is 1;
  attribute C_M_AXI_IC_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_IC_THREAD_ID_WIDTH of MicroBlaze : entity is 1;
  attribute C_M_AXI_IC_USER_VALUE : integer;
  attribute C_M_AXI_IC_USER_VALUE of MicroBlaze : entity is 31;
  attribute C_M_AXI_IC_WUSER_WIDTH : integer;
  attribute C_M_AXI_IC_WUSER_WIDTH of MicroBlaze : entity is 1;
  attribute C_M_AXI_IP_ADDR_WIDTH : integer;
  attribute C_M_AXI_IP_ADDR_WIDTH of MicroBlaze : entity is 32;
  attribute C_M_AXI_IP_DATA_WIDTH : integer;
  attribute C_M_AXI_IP_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_M_AXI_IP_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_IP_THREAD_ID_WIDTH of MicroBlaze : entity is 1;
  attribute C_M_AXI_I_BUS_EXCEPTION : integer;
  attribute C_M_AXI_I_BUS_EXCEPTION of MicroBlaze : entity is 0;
  attribute C_NUMBER_OF_PC_BRK : integer;
  attribute C_NUMBER_OF_PC_BRK of MicroBlaze : entity is 1;
  attribute C_NUMBER_OF_RD_ADDR_BRK : integer;
  attribute C_NUMBER_OF_RD_ADDR_BRK of MicroBlaze : entity is 0;
  attribute C_NUMBER_OF_WR_ADDR_BRK : integer;
  attribute C_NUMBER_OF_WR_ADDR_BRK of MicroBlaze : entity is 0;
  attribute C_NUM_SYNC_FF_CLK : integer;
  attribute C_NUM_SYNC_FF_CLK of MicroBlaze : entity is 2;
  attribute C_NUM_SYNC_FF_CLK_DEBUG : integer;
  attribute C_NUM_SYNC_FF_CLK_DEBUG of MicroBlaze : entity is 2;
  attribute C_NUM_SYNC_FF_CLK_IRQ : integer;
  attribute C_NUM_SYNC_FF_CLK_IRQ of MicroBlaze : entity is 1;
  attribute C_NUM_SYNC_FF_DBG_CLK : integer;
  attribute C_NUM_SYNC_FF_DBG_CLK of MicroBlaze : entity is 1;
  attribute C_OPCODE_0x0_ILLEGAL : integer;
  attribute C_OPCODE_0x0_ILLEGAL of MicroBlaze : entity is 0;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of MicroBlaze : entity is 0;
  attribute C_PC_WIDTH : integer;
  attribute C_PC_WIDTH of MicroBlaze : entity is 32;
  attribute C_PVR : integer;
  attribute C_PVR of MicroBlaze : entity is 0;
  attribute C_PVR_USER1 : string;
  attribute C_PVR_USER1 of MicroBlaze : entity is "8'b00000000";
  attribute C_PVR_USER2 : integer;
  attribute C_PVR_USER2 of MicroBlaze : entity is 0;
  attribute C_RESET_MSR : integer;
  attribute C_RESET_MSR of MicroBlaze : entity is 0;
  attribute C_S0_AXIS_DATA_WIDTH : integer;
  attribute C_S0_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_S10_AXIS_DATA_WIDTH : integer;
  attribute C_S10_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_S11_AXIS_DATA_WIDTH : integer;
  attribute C_S11_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_S12_AXIS_DATA_WIDTH : integer;
  attribute C_S12_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_S13_AXIS_DATA_WIDTH : integer;
  attribute C_S13_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_S14_AXIS_DATA_WIDTH : integer;
  attribute C_S14_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_S15_AXIS_DATA_WIDTH : integer;
  attribute C_S15_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_S1_AXIS_DATA_WIDTH : integer;
  attribute C_S1_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_S2_AXIS_DATA_WIDTH : integer;
  attribute C_S2_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_S3_AXIS_DATA_WIDTH : integer;
  attribute C_S3_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_S4_AXIS_DATA_WIDTH : integer;
  attribute C_S4_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_S5_AXIS_DATA_WIDTH : integer;
  attribute C_S5_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_S6_AXIS_DATA_WIDTH : integer;
  attribute C_S6_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_S7_AXIS_DATA_WIDTH : integer;
  attribute C_S7_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_S8_AXIS_DATA_WIDTH : integer;
  attribute C_S8_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_S9_AXIS_DATA_WIDTH : integer;
  attribute C_S9_AXIS_DATA_WIDTH of MicroBlaze : entity is 32;
  attribute C_SCO : integer;
  attribute C_SCO of MicroBlaze : entity is 0;
  attribute C_UNALIGNED_EXCEPTIONS : integer;
  attribute C_UNALIGNED_EXCEPTIONS of MicroBlaze : entity is 0;
  attribute C_USE_BARREL : integer;
  attribute C_USE_BARREL of MicroBlaze : entity is 0;
  attribute C_USE_BRANCH_TARGET_CACHE : integer;
  attribute C_USE_BRANCH_TARGET_CACHE of MicroBlaze : entity is 0;
  attribute C_USE_CONFIG_RESET : integer;
  attribute C_USE_CONFIG_RESET of MicroBlaze : entity is 0;
  attribute C_USE_DCACHE : integer;
  attribute C_USE_DCACHE of MicroBlaze : entity is 0;
  attribute C_USE_DIV : integer;
  attribute C_USE_DIV of MicroBlaze : entity is 0;
  attribute C_USE_EXTENDED_FSL_INSTR : integer;
  attribute C_USE_EXTENDED_FSL_INSTR of MicroBlaze : entity is 0;
  attribute C_USE_EXT_BRK : integer;
  attribute C_USE_EXT_BRK of MicroBlaze : entity is 0;
  attribute C_USE_EXT_NM_BRK : integer;
  attribute C_USE_EXT_NM_BRK of MicroBlaze : entity is 0;
  attribute C_USE_FPU : integer;
  attribute C_USE_FPU of MicroBlaze : entity is 0;
  attribute C_USE_HW_MUL : integer;
  attribute C_USE_HW_MUL of MicroBlaze : entity is 0;
  attribute C_USE_ICACHE : integer;
  attribute C_USE_ICACHE of MicroBlaze : entity is 0;
  attribute C_USE_INTERRUPT : integer;
  attribute C_USE_INTERRUPT of MicroBlaze : entity is 0;
  attribute C_USE_MMU : integer;
  attribute C_USE_MMU of MicroBlaze : entity is 0;
  attribute C_USE_MSR_INSTR : integer;
  attribute C_USE_MSR_INSTR of MicroBlaze : entity is 0;
  attribute C_USE_PCMP_INSTR : integer;
  attribute C_USE_PCMP_INSTR of MicroBlaze : entity is 0;
  attribute C_USE_REORDER_INSTR : integer;
  attribute C_USE_REORDER_INSTR of MicroBlaze : entity is 1;
  attribute C_USE_STACK_PROTECTION : integer;
  attribute C_USE_STACK_PROTECTION of MicroBlaze : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of MicroBlaze : entity is "yes";
end MicroBlaze;

architecture STRUCTURE of MicroBlaze is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^byte_enable\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^d_as\ : STD_LOGIC;
  signal \^data_addr\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^data_write\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^ifetch\ : STD_LOGIC;
  signal \^i_as\ : STD_LOGIC;
  signal \^instr_addr\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^lockstep_out\ : STD_LOGIC_VECTOR ( 2 to 3889 );
  signal \^m0_axis_tdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m0_axis_tlast\ : STD_LOGIC;
  signal \^m0_axis_tvalid\ : STD_LOGIC;
  signal \^m_axi_dp_araddr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_dp_arvalid\ : STD_LOGIC;
  signal \^m_axi_dp_awvalid\ : STD_LOGIC;
  signal \^m_axi_dp_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_dp_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_dp_wvalid\ : STD_LOGIC;
  signal \^read_strobe\ : STD_LOGIC;
  signal \^s0_axis_tready\ : STD_LOGIC;
  signal \^trace_data_access\ : STD_LOGIC;
  signal \^trace_data_address\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_data_byte_enable\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^trace_data_read\ : STD_LOGIC;
  signal \^trace_data_write\ : STD_LOGIC;
  signal \^trace_data_write_value\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_delay_slot\ : STD_LOGIC;
  signal \^trace_ex_piperun\ : STD_LOGIC;
  signal \^trace_instruction\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_jump_taken\ : STD_LOGIC;
  signal \^trace_mem_piperun\ : STD_LOGIC;
  signal \^trace_msr_reg\ : STD_LOGIC_VECTOR ( 10 to 13 );
  signal \^trace_new_reg_value\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_of_piperun\ : STD_LOGIC;
  signal \^trace_pc\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_reg_addr\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \^trace_reg_write\ : STD_LOGIC;
  signal \^trace_valid_instr\ : STD_LOGIC;
  signal \^write_strobe\ : STD_LOGIC;
begin
  Byte_Enable(0 to 3) <= \^byte_enable\(0 to 3);
  D_AS <= \^d_as\;
  Data_Addr(0 to 31) <= \^data_addr\(0 to 31);
  Data_Write(0 to 31) <= \^data_write\(0 to 31);
  Dbg_Intr <= \<const0>\;
  Dbg_TDO <= \<const0>\;
  Dbg_Trace_Data(0) <= \<const0>\;
  Dbg_Trace_Data(1) <= \<const0>\;
  Dbg_Trace_Data(2) <= \<const0>\;
  Dbg_Trace_Data(3) <= \<const0>\;
  Dbg_Trace_Data(4) <= \<const0>\;
  Dbg_Trace_Data(5) <= \<const0>\;
  Dbg_Trace_Data(6) <= \<const0>\;
  Dbg_Trace_Data(7) <= \<const0>\;
  Dbg_Trace_Data(8) <= \<const0>\;
  Dbg_Trace_Data(9) <= \<const0>\;
  Dbg_Trace_Data(10) <= \<const0>\;
  Dbg_Trace_Data(11) <= \<const0>\;
  Dbg_Trace_Data(12) <= \<const0>\;
  Dbg_Trace_Data(13) <= \<const0>\;
  Dbg_Trace_Data(14) <= \<const0>\;
  Dbg_Trace_Data(15) <= \<const0>\;
  Dbg_Trace_Data(16) <= \<const0>\;
  Dbg_Trace_Data(17) <= \<const0>\;
  Dbg_Trace_Data(18) <= \<const0>\;
  Dbg_Trace_Data(19) <= \<const0>\;
  Dbg_Trace_Data(20) <= \<const0>\;
  Dbg_Trace_Data(21) <= \<const0>\;
  Dbg_Trace_Data(22) <= \<const0>\;
  Dbg_Trace_Data(23) <= \<const0>\;
  Dbg_Trace_Data(24) <= \<const0>\;
  Dbg_Trace_Data(25) <= \<const0>\;
  Dbg_Trace_Data(26) <= \<const0>\;
  Dbg_Trace_Data(27) <= \<const0>\;
  Dbg_Trace_Data(28) <= \<const0>\;
  Dbg_Trace_Data(29) <= \<const0>\;
  Dbg_Trace_Data(30) <= \<const0>\;
  Dbg_Trace_Data(31) <= \<const0>\;
  Dbg_Trace_Data(32) <= \<const0>\;
  Dbg_Trace_Data(33) <= \<const0>\;
  Dbg_Trace_Data(34) <= \<const0>\;
  Dbg_Trace_Data(35) <= \<const0>\;
  Dbg_Trace_Valid <= \<const0>\;
  Dbg_Trig_Ack_Out(0) <= \<const0>\;
  Dbg_Trig_Ack_Out(1) <= \<const0>\;
  Dbg_Trig_Ack_Out(2) <= \<const0>\;
  Dbg_Trig_Ack_Out(3) <= \<const0>\;
  Dbg_Trig_Ack_Out(4) <= \<const0>\;
  Dbg_Trig_Ack_Out(5) <= \<const0>\;
  Dbg_Trig_Ack_Out(6) <= \<const0>\;
  Dbg_Trig_Ack_Out(7) <= \<const0>\;
  Dbg_Trig_In(0) <= \<const0>\;
  Dbg_Trig_In(1) <= \<const0>\;
  Dbg_Trig_In(2) <= \<const0>\;
  Dbg_Trig_In(3) <= \<const0>\;
  Dbg_Trig_In(4) <= \<const0>\;
  Dbg_Trig_In(5) <= \<const0>\;
  Dbg_Trig_In(6) <= \<const0>\;
  Dbg_Trig_In(7) <= \<const0>\;
  Dbg_Wakeup <= \<const0>\;
  IFetch <= \^ifetch\;
  I_AS <= \^i_as\;
  Instr_Addr(0 to 31) <= \^instr_addr\(0 to 31);
  Interrupt_Ack(0) <= \<const0>\;
  Interrupt_Ack(1) <= \<const0>\;
  LOCKSTEP_Master_Out(0) <= \<const0>\;
  LOCKSTEP_Master_Out(1) <= \<const0>\;
  LOCKSTEP_Master_Out(2) <= \<const0>\;
  LOCKSTEP_Master_Out(3) <= \<const0>\;
  LOCKSTEP_Master_Out(4) <= \<const0>\;
  LOCKSTEP_Master_Out(5) <= \<const0>\;
  LOCKSTEP_Master_Out(6) <= \<const0>\;
  LOCKSTEP_Master_Out(7) <= \<const0>\;
  LOCKSTEP_Master_Out(8) <= \<const0>\;
  LOCKSTEP_Master_Out(9) <= \<const0>\;
  LOCKSTEP_Master_Out(10) <= \<const0>\;
  LOCKSTEP_Master_Out(11) <= \<const0>\;
  LOCKSTEP_Master_Out(12) <= \<const0>\;
  LOCKSTEP_Master_Out(13) <= \<const0>\;
  LOCKSTEP_Master_Out(14) <= \<const0>\;
  LOCKSTEP_Master_Out(15) <= \<const0>\;
  LOCKSTEP_Master_Out(16) <= \<const0>\;
  LOCKSTEP_Master_Out(17) <= \<const0>\;
  LOCKSTEP_Master_Out(18) <= \<const0>\;
  LOCKSTEP_Master_Out(19) <= \<const0>\;
  LOCKSTEP_Master_Out(20) <= \<const0>\;
  LOCKSTEP_Master_Out(21) <= \<const0>\;
  LOCKSTEP_Master_Out(22) <= \<const0>\;
  LOCKSTEP_Master_Out(23) <= \<const0>\;
  LOCKSTEP_Master_Out(24) <= \<const0>\;
  LOCKSTEP_Master_Out(25) <= \<const0>\;
  LOCKSTEP_Master_Out(26) <= \<const0>\;
  LOCKSTEP_Master_Out(27) <= \<const0>\;
  LOCKSTEP_Master_Out(28) <= \<const0>\;
  LOCKSTEP_Master_Out(29) <= \<const0>\;
  LOCKSTEP_Master_Out(30) <= \<const0>\;
  LOCKSTEP_Master_Out(31) <= \<const0>\;
  LOCKSTEP_Master_Out(32) <= \<const0>\;
  LOCKSTEP_Master_Out(33) <= \<const0>\;
  LOCKSTEP_Master_Out(34) <= \<const0>\;
  LOCKSTEP_Master_Out(35) <= \<const0>\;
  LOCKSTEP_Master_Out(36) <= \<const0>\;
  LOCKSTEP_Master_Out(37) <= \<const0>\;
  LOCKSTEP_Master_Out(38) <= \<const0>\;
  LOCKSTEP_Master_Out(39) <= \<const0>\;
  LOCKSTEP_Master_Out(40) <= \<const0>\;
  LOCKSTEP_Master_Out(41) <= \<const0>\;
  LOCKSTEP_Master_Out(42) <= \<const0>\;
  LOCKSTEP_Master_Out(43) <= \<const0>\;
  LOCKSTEP_Master_Out(44) <= \<const0>\;
  LOCKSTEP_Master_Out(45) <= \<const0>\;
  LOCKSTEP_Master_Out(46) <= \<const0>\;
  LOCKSTEP_Master_Out(47) <= \<const0>\;
  LOCKSTEP_Master_Out(48) <= \<const0>\;
  LOCKSTEP_Master_Out(49) <= \<const0>\;
  LOCKSTEP_Master_Out(50) <= \<const0>\;
  LOCKSTEP_Master_Out(51) <= \<const0>\;
  LOCKSTEP_Master_Out(52) <= \<const0>\;
  LOCKSTEP_Master_Out(53) <= \<const0>\;
  LOCKSTEP_Master_Out(54) <= \<const0>\;
  LOCKSTEP_Master_Out(55) <= \<const0>\;
  LOCKSTEP_Master_Out(56) <= \<const0>\;
  LOCKSTEP_Master_Out(57) <= \<const0>\;
  LOCKSTEP_Master_Out(58) <= \<const0>\;
  LOCKSTEP_Master_Out(59) <= \<const0>\;
  LOCKSTEP_Master_Out(60) <= \<const0>\;
  LOCKSTEP_Master_Out(61) <= \<const0>\;
  LOCKSTEP_Master_Out(62) <= \<const0>\;
  LOCKSTEP_Master_Out(63) <= \<const0>\;
  LOCKSTEP_Master_Out(64) <= \<const0>\;
  LOCKSTEP_Master_Out(65) <= \<const0>\;
  LOCKSTEP_Master_Out(66) <= \<const0>\;
  LOCKSTEP_Master_Out(67) <= \<const0>\;
  LOCKSTEP_Master_Out(68) <= \<const0>\;
  LOCKSTEP_Master_Out(69) <= \<const0>\;
  LOCKSTEP_Master_Out(70) <= \<const0>\;
  LOCKSTEP_Master_Out(71) <= \<const0>\;
  LOCKSTEP_Master_Out(72) <= \<const0>\;
  LOCKSTEP_Master_Out(73) <= \<const0>\;
  LOCKSTEP_Master_Out(74) <= \<const0>\;
  LOCKSTEP_Master_Out(75) <= \<const0>\;
  LOCKSTEP_Master_Out(76) <= \<const0>\;
  LOCKSTEP_Master_Out(77) <= \<const0>\;
  LOCKSTEP_Master_Out(78) <= \<const0>\;
  LOCKSTEP_Master_Out(79) <= \<const0>\;
  LOCKSTEP_Master_Out(80) <= \<const0>\;
  LOCKSTEP_Master_Out(81) <= \<const0>\;
  LOCKSTEP_Master_Out(82) <= \<const0>\;
  LOCKSTEP_Master_Out(83) <= \<const0>\;
  LOCKSTEP_Master_Out(84) <= \<const0>\;
  LOCKSTEP_Master_Out(85) <= \<const0>\;
  LOCKSTEP_Master_Out(86) <= \<const0>\;
  LOCKSTEP_Master_Out(87) <= \<const0>\;
  LOCKSTEP_Master_Out(88) <= \<const0>\;
  LOCKSTEP_Master_Out(89) <= \<const0>\;
  LOCKSTEP_Master_Out(90) <= \<const0>\;
  LOCKSTEP_Master_Out(91) <= \<const0>\;
  LOCKSTEP_Master_Out(92) <= \<const0>\;
  LOCKSTEP_Master_Out(93) <= \<const0>\;
  LOCKSTEP_Master_Out(94) <= \<const0>\;
  LOCKSTEP_Master_Out(95) <= \<const0>\;
  LOCKSTEP_Master_Out(96) <= \<const0>\;
  LOCKSTEP_Master_Out(97) <= \<const0>\;
  LOCKSTEP_Master_Out(98) <= \<const0>\;
  LOCKSTEP_Master_Out(99) <= \<const0>\;
  LOCKSTEP_Master_Out(100) <= \<const0>\;
  LOCKSTEP_Master_Out(101) <= \<const0>\;
  LOCKSTEP_Master_Out(102) <= \<const0>\;
  LOCKSTEP_Master_Out(103) <= \<const0>\;
  LOCKSTEP_Master_Out(104) <= \<const0>\;
  LOCKSTEP_Master_Out(105) <= \<const0>\;
  LOCKSTEP_Master_Out(106) <= \<const0>\;
  LOCKSTEP_Master_Out(107) <= \<const0>\;
  LOCKSTEP_Master_Out(108) <= \<const0>\;
  LOCKSTEP_Master_Out(109) <= \<const0>\;
  LOCKSTEP_Master_Out(110) <= \<const0>\;
  LOCKSTEP_Master_Out(111) <= \<const0>\;
  LOCKSTEP_Master_Out(112) <= \<const0>\;
  LOCKSTEP_Master_Out(113) <= \<const0>\;
  LOCKSTEP_Master_Out(114) <= \<const0>\;
  LOCKSTEP_Master_Out(115) <= \<const0>\;
  LOCKSTEP_Master_Out(116) <= \<const0>\;
  LOCKSTEP_Master_Out(117) <= \<const0>\;
  LOCKSTEP_Master_Out(118) <= \<const0>\;
  LOCKSTEP_Master_Out(119) <= \<const0>\;
  LOCKSTEP_Master_Out(120) <= \<const0>\;
  LOCKSTEP_Master_Out(121) <= \<const0>\;
  LOCKSTEP_Master_Out(122) <= \<const0>\;
  LOCKSTEP_Master_Out(123) <= \<const0>\;
  LOCKSTEP_Master_Out(124) <= \<const0>\;
  LOCKSTEP_Master_Out(125) <= \<const0>\;
  LOCKSTEP_Master_Out(126) <= \<const0>\;
  LOCKSTEP_Master_Out(127) <= \<const0>\;
  LOCKSTEP_Master_Out(128) <= \<const0>\;
  LOCKSTEP_Master_Out(129) <= \<const0>\;
  LOCKSTEP_Master_Out(130) <= \<const0>\;
  LOCKSTEP_Master_Out(131) <= \<const0>\;
  LOCKSTEP_Master_Out(132) <= \<const0>\;
  LOCKSTEP_Master_Out(133) <= \<const0>\;
  LOCKSTEP_Master_Out(134) <= \<const0>\;
  LOCKSTEP_Master_Out(135) <= \<const0>\;
  LOCKSTEP_Master_Out(136) <= \<const0>\;
  LOCKSTEP_Master_Out(137) <= \<const0>\;
  LOCKSTEP_Master_Out(138) <= \<const0>\;
  LOCKSTEP_Master_Out(139) <= \<const0>\;
  LOCKSTEP_Master_Out(140) <= \<const0>\;
  LOCKSTEP_Master_Out(141) <= \<const0>\;
  LOCKSTEP_Master_Out(142) <= \<const0>\;
  LOCKSTEP_Master_Out(143) <= \<const0>\;
  LOCKSTEP_Master_Out(144) <= \<const0>\;
  LOCKSTEP_Master_Out(145) <= \<const0>\;
  LOCKSTEP_Master_Out(146) <= \<const0>\;
  LOCKSTEP_Master_Out(147) <= \<const0>\;
  LOCKSTEP_Master_Out(148) <= \<const0>\;
  LOCKSTEP_Master_Out(149) <= \<const0>\;
  LOCKSTEP_Master_Out(150) <= \<const0>\;
  LOCKSTEP_Master_Out(151) <= \<const0>\;
  LOCKSTEP_Master_Out(152) <= \<const0>\;
  LOCKSTEP_Master_Out(153) <= \<const0>\;
  LOCKSTEP_Master_Out(154) <= \<const0>\;
  LOCKSTEP_Master_Out(155) <= \<const0>\;
  LOCKSTEP_Master_Out(156) <= \<const0>\;
  LOCKSTEP_Master_Out(157) <= \<const0>\;
  LOCKSTEP_Master_Out(158) <= \<const0>\;
  LOCKSTEP_Master_Out(159) <= \<const0>\;
  LOCKSTEP_Master_Out(160) <= \<const0>\;
  LOCKSTEP_Master_Out(161) <= \<const0>\;
  LOCKSTEP_Master_Out(162) <= \<const0>\;
  LOCKSTEP_Master_Out(163) <= \<const0>\;
  LOCKSTEP_Master_Out(164) <= \<const0>\;
  LOCKSTEP_Master_Out(165) <= \<const0>\;
  LOCKSTEP_Master_Out(166) <= \<const0>\;
  LOCKSTEP_Master_Out(167) <= \<const0>\;
  LOCKSTEP_Master_Out(168) <= \<const0>\;
  LOCKSTEP_Master_Out(169) <= \<const0>\;
  LOCKSTEP_Master_Out(170) <= \<const0>\;
  LOCKSTEP_Master_Out(171) <= \<const0>\;
  LOCKSTEP_Master_Out(172) <= \<const0>\;
  LOCKSTEP_Master_Out(173) <= \<const0>\;
  LOCKSTEP_Master_Out(174) <= \<const0>\;
  LOCKSTEP_Master_Out(175) <= \<const0>\;
  LOCKSTEP_Master_Out(176) <= \<const0>\;
  LOCKSTEP_Master_Out(177) <= \<const0>\;
  LOCKSTEP_Master_Out(178) <= \<const0>\;
  LOCKSTEP_Master_Out(179) <= \<const0>\;
  LOCKSTEP_Master_Out(180) <= \<const0>\;
  LOCKSTEP_Master_Out(181) <= \<const0>\;
  LOCKSTEP_Master_Out(182) <= \<const0>\;
  LOCKSTEP_Master_Out(183) <= \<const0>\;
  LOCKSTEP_Master_Out(184) <= \<const0>\;
  LOCKSTEP_Master_Out(185) <= \<const0>\;
  LOCKSTEP_Master_Out(186) <= \<const0>\;
  LOCKSTEP_Master_Out(187) <= \<const0>\;
  LOCKSTEP_Master_Out(188) <= \<const0>\;
  LOCKSTEP_Master_Out(189) <= \<const0>\;
  LOCKSTEP_Master_Out(190) <= \<const0>\;
  LOCKSTEP_Master_Out(191) <= \<const0>\;
  LOCKSTEP_Master_Out(192) <= \<const0>\;
  LOCKSTEP_Master_Out(193) <= \<const0>\;
  LOCKSTEP_Master_Out(194) <= \<const0>\;
  LOCKSTEP_Master_Out(195) <= \<const0>\;
  LOCKSTEP_Master_Out(196) <= \<const0>\;
  LOCKSTEP_Master_Out(197) <= \<const0>\;
  LOCKSTEP_Master_Out(198) <= \<const0>\;
  LOCKSTEP_Master_Out(199) <= \<const0>\;
  LOCKSTEP_Master_Out(200) <= \<const0>\;
  LOCKSTEP_Master_Out(201) <= \<const0>\;
  LOCKSTEP_Master_Out(202) <= \<const0>\;
  LOCKSTEP_Master_Out(203) <= \<const0>\;
  LOCKSTEP_Master_Out(204) <= \<const0>\;
  LOCKSTEP_Master_Out(205) <= \<const0>\;
  LOCKSTEP_Master_Out(206) <= \<const0>\;
  LOCKSTEP_Master_Out(207) <= \<const0>\;
  LOCKSTEP_Master_Out(208) <= \<const0>\;
  LOCKSTEP_Master_Out(209) <= \<const0>\;
  LOCKSTEP_Master_Out(210) <= \<const0>\;
  LOCKSTEP_Master_Out(211) <= \<const0>\;
  LOCKSTEP_Master_Out(212) <= \<const0>\;
  LOCKSTEP_Master_Out(213) <= \<const0>\;
  LOCKSTEP_Master_Out(214) <= \<const0>\;
  LOCKSTEP_Master_Out(215) <= \<const0>\;
  LOCKSTEP_Master_Out(216) <= \<const0>\;
  LOCKSTEP_Master_Out(217) <= \<const0>\;
  LOCKSTEP_Master_Out(218) <= \<const0>\;
  LOCKSTEP_Master_Out(219) <= \<const0>\;
  LOCKSTEP_Master_Out(220) <= \<const0>\;
  LOCKSTEP_Master_Out(221) <= \<const0>\;
  LOCKSTEP_Master_Out(222) <= \<const0>\;
  LOCKSTEP_Master_Out(223) <= \<const0>\;
  LOCKSTEP_Master_Out(224) <= \<const0>\;
  LOCKSTEP_Master_Out(225) <= \<const0>\;
  LOCKSTEP_Master_Out(226) <= \<const0>\;
  LOCKSTEP_Master_Out(227) <= \<const0>\;
  LOCKSTEP_Master_Out(228) <= \<const0>\;
  LOCKSTEP_Master_Out(229) <= \<const0>\;
  LOCKSTEP_Master_Out(230) <= \<const0>\;
  LOCKSTEP_Master_Out(231) <= \<const0>\;
  LOCKSTEP_Master_Out(232) <= \<const0>\;
  LOCKSTEP_Master_Out(233) <= \<const0>\;
  LOCKSTEP_Master_Out(234) <= \<const0>\;
  LOCKSTEP_Master_Out(235) <= \<const0>\;
  LOCKSTEP_Master_Out(236) <= \<const0>\;
  LOCKSTEP_Master_Out(237) <= \<const0>\;
  LOCKSTEP_Master_Out(238) <= \<const0>\;
  LOCKSTEP_Master_Out(239) <= \<const0>\;
  LOCKSTEP_Master_Out(240) <= \<const0>\;
  LOCKSTEP_Master_Out(241) <= \<const0>\;
  LOCKSTEP_Master_Out(242) <= \<const0>\;
  LOCKSTEP_Master_Out(243) <= \<const0>\;
  LOCKSTEP_Master_Out(244) <= \<const0>\;
  LOCKSTEP_Master_Out(245) <= \<const0>\;
  LOCKSTEP_Master_Out(246) <= \<const0>\;
  LOCKSTEP_Master_Out(247) <= \<const0>\;
  LOCKSTEP_Master_Out(248) <= \<const0>\;
  LOCKSTEP_Master_Out(249) <= \<const0>\;
  LOCKSTEP_Master_Out(250) <= \<const0>\;
  LOCKSTEP_Master_Out(251) <= \<const0>\;
  LOCKSTEP_Master_Out(252) <= \<const0>\;
  LOCKSTEP_Master_Out(253) <= \<const0>\;
  LOCKSTEP_Master_Out(254) <= \<const0>\;
  LOCKSTEP_Master_Out(255) <= \<const0>\;
  LOCKSTEP_Master_Out(256) <= \<const0>\;
  LOCKSTEP_Master_Out(257) <= \<const0>\;
  LOCKSTEP_Master_Out(258) <= \<const0>\;
  LOCKSTEP_Master_Out(259) <= \<const0>\;
  LOCKSTEP_Master_Out(260) <= \<const0>\;
  LOCKSTEP_Master_Out(261) <= \<const0>\;
  LOCKSTEP_Master_Out(262) <= \<const0>\;
  LOCKSTEP_Master_Out(263) <= \<const0>\;
  LOCKSTEP_Master_Out(264) <= \<const0>\;
  LOCKSTEP_Master_Out(265) <= \<const0>\;
  LOCKSTEP_Master_Out(266) <= \<const0>\;
  LOCKSTEP_Master_Out(267) <= \<const0>\;
  LOCKSTEP_Master_Out(268) <= \<const0>\;
  LOCKSTEP_Master_Out(269) <= \<const0>\;
  LOCKSTEP_Master_Out(270) <= \<const0>\;
  LOCKSTEP_Master_Out(271) <= \<const0>\;
  LOCKSTEP_Master_Out(272) <= \<const0>\;
  LOCKSTEP_Master_Out(273) <= \<const0>\;
  LOCKSTEP_Master_Out(274) <= \<const0>\;
  LOCKSTEP_Master_Out(275) <= \<const0>\;
  LOCKSTEP_Master_Out(276) <= \<const0>\;
  LOCKSTEP_Master_Out(277) <= \<const0>\;
  LOCKSTEP_Master_Out(278) <= \<const0>\;
  LOCKSTEP_Master_Out(279) <= \<const0>\;
  LOCKSTEP_Master_Out(280) <= \<const0>\;
  LOCKSTEP_Master_Out(281) <= \<const0>\;
  LOCKSTEP_Master_Out(282) <= \<const0>\;
  LOCKSTEP_Master_Out(283) <= \<const0>\;
  LOCKSTEP_Master_Out(284) <= \<const0>\;
  LOCKSTEP_Master_Out(285) <= \<const0>\;
  LOCKSTEP_Master_Out(286) <= \<const0>\;
  LOCKSTEP_Master_Out(287) <= \<const0>\;
  LOCKSTEP_Master_Out(288) <= \<const0>\;
  LOCKSTEP_Master_Out(289) <= \<const0>\;
  LOCKSTEP_Master_Out(290) <= \<const0>\;
  LOCKSTEP_Master_Out(291) <= \<const0>\;
  LOCKSTEP_Master_Out(292) <= \<const0>\;
  LOCKSTEP_Master_Out(293) <= \<const0>\;
  LOCKSTEP_Master_Out(294) <= \<const0>\;
  LOCKSTEP_Master_Out(295) <= \<const0>\;
  LOCKSTEP_Master_Out(296) <= \<const0>\;
  LOCKSTEP_Master_Out(297) <= \<const0>\;
  LOCKSTEP_Master_Out(298) <= \<const0>\;
  LOCKSTEP_Master_Out(299) <= \<const0>\;
  LOCKSTEP_Master_Out(300) <= \<const0>\;
  LOCKSTEP_Master_Out(301) <= \<const0>\;
  LOCKSTEP_Master_Out(302) <= \<const0>\;
  LOCKSTEP_Master_Out(303) <= \<const0>\;
  LOCKSTEP_Master_Out(304) <= \<const0>\;
  LOCKSTEP_Master_Out(305) <= \<const0>\;
  LOCKSTEP_Master_Out(306) <= \<const0>\;
  LOCKSTEP_Master_Out(307) <= \<const0>\;
  LOCKSTEP_Master_Out(308) <= \<const0>\;
  LOCKSTEP_Master_Out(309) <= \<const0>\;
  LOCKSTEP_Master_Out(310) <= \<const0>\;
  LOCKSTEP_Master_Out(311) <= \<const0>\;
  LOCKSTEP_Master_Out(312) <= \<const0>\;
  LOCKSTEP_Master_Out(313) <= \<const0>\;
  LOCKSTEP_Master_Out(314) <= \<const0>\;
  LOCKSTEP_Master_Out(315) <= \<const0>\;
  LOCKSTEP_Master_Out(316) <= \<const0>\;
  LOCKSTEP_Master_Out(317) <= \<const0>\;
  LOCKSTEP_Master_Out(318) <= \<const0>\;
  LOCKSTEP_Master_Out(319) <= \<const0>\;
  LOCKSTEP_Master_Out(320) <= \<const0>\;
  LOCKSTEP_Master_Out(321) <= \<const0>\;
  LOCKSTEP_Master_Out(322) <= \<const0>\;
  LOCKSTEP_Master_Out(323) <= \<const0>\;
  LOCKSTEP_Master_Out(324) <= \<const0>\;
  LOCKSTEP_Master_Out(325) <= \<const0>\;
  LOCKSTEP_Master_Out(326) <= \<const0>\;
  LOCKSTEP_Master_Out(327) <= \<const0>\;
  LOCKSTEP_Master_Out(328) <= \<const0>\;
  LOCKSTEP_Master_Out(329) <= \<const0>\;
  LOCKSTEP_Master_Out(330) <= \<const0>\;
  LOCKSTEP_Master_Out(331) <= \<const0>\;
  LOCKSTEP_Master_Out(332) <= \<const0>\;
  LOCKSTEP_Master_Out(333) <= \<const0>\;
  LOCKSTEP_Master_Out(334) <= \<const0>\;
  LOCKSTEP_Master_Out(335) <= \<const0>\;
  LOCKSTEP_Master_Out(336) <= \<const0>\;
  LOCKSTEP_Master_Out(337) <= \<const0>\;
  LOCKSTEP_Master_Out(338) <= \<const0>\;
  LOCKSTEP_Master_Out(339) <= \<const0>\;
  LOCKSTEP_Master_Out(340) <= \<const0>\;
  LOCKSTEP_Master_Out(341) <= \<const0>\;
  LOCKSTEP_Master_Out(342) <= \<const0>\;
  LOCKSTEP_Master_Out(343) <= \<const0>\;
  LOCKSTEP_Master_Out(344) <= \<const0>\;
  LOCKSTEP_Master_Out(345) <= \<const0>\;
  LOCKSTEP_Master_Out(346) <= \<const0>\;
  LOCKSTEP_Master_Out(347) <= \<const0>\;
  LOCKSTEP_Master_Out(348) <= \<const0>\;
  LOCKSTEP_Master_Out(349) <= \<const0>\;
  LOCKSTEP_Master_Out(350) <= \<const0>\;
  LOCKSTEP_Master_Out(351) <= \<const0>\;
  LOCKSTEP_Master_Out(352) <= \<const0>\;
  LOCKSTEP_Master_Out(353) <= \<const0>\;
  LOCKSTEP_Master_Out(354) <= \<const0>\;
  LOCKSTEP_Master_Out(355) <= \<const0>\;
  LOCKSTEP_Master_Out(356) <= \<const0>\;
  LOCKSTEP_Master_Out(357) <= \<const0>\;
  LOCKSTEP_Master_Out(358) <= \<const0>\;
  LOCKSTEP_Master_Out(359) <= \<const0>\;
  LOCKSTEP_Master_Out(360) <= \<const0>\;
  LOCKSTEP_Master_Out(361) <= \<const0>\;
  LOCKSTEP_Master_Out(362) <= \<const0>\;
  LOCKSTEP_Master_Out(363) <= \<const0>\;
  LOCKSTEP_Master_Out(364) <= \<const0>\;
  LOCKSTEP_Master_Out(365) <= \<const0>\;
  LOCKSTEP_Master_Out(366) <= \<const0>\;
  LOCKSTEP_Master_Out(367) <= \<const0>\;
  LOCKSTEP_Master_Out(368) <= \<const0>\;
  LOCKSTEP_Master_Out(369) <= \<const0>\;
  LOCKSTEP_Master_Out(370) <= \<const0>\;
  LOCKSTEP_Master_Out(371) <= \<const0>\;
  LOCKSTEP_Master_Out(372) <= \<const0>\;
  LOCKSTEP_Master_Out(373) <= \<const0>\;
  LOCKSTEP_Master_Out(374) <= \<const0>\;
  LOCKSTEP_Master_Out(375) <= \<const0>\;
  LOCKSTEP_Master_Out(376) <= \<const0>\;
  LOCKSTEP_Master_Out(377) <= \<const0>\;
  LOCKSTEP_Master_Out(378) <= \<const0>\;
  LOCKSTEP_Master_Out(379) <= \<const0>\;
  LOCKSTEP_Master_Out(380) <= \<const0>\;
  LOCKSTEP_Master_Out(381) <= \<const0>\;
  LOCKSTEP_Master_Out(382) <= \<const0>\;
  LOCKSTEP_Master_Out(383) <= \<const0>\;
  LOCKSTEP_Master_Out(384) <= \<const0>\;
  LOCKSTEP_Master_Out(385) <= \<const0>\;
  LOCKSTEP_Master_Out(386) <= \<const0>\;
  LOCKSTEP_Master_Out(387) <= \<const0>\;
  LOCKSTEP_Master_Out(388) <= \<const0>\;
  LOCKSTEP_Master_Out(389) <= \<const0>\;
  LOCKSTEP_Master_Out(390) <= \<const0>\;
  LOCKSTEP_Master_Out(391) <= \<const0>\;
  LOCKSTEP_Master_Out(392) <= \<const0>\;
  LOCKSTEP_Master_Out(393) <= \<const0>\;
  LOCKSTEP_Master_Out(394) <= \<const0>\;
  LOCKSTEP_Master_Out(395) <= \<const0>\;
  LOCKSTEP_Master_Out(396) <= \<const0>\;
  LOCKSTEP_Master_Out(397) <= \<const0>\;
  LOCKSTEP_Master_Out(398) <= \<const0>\;
  LOCKSTEP_Master_Out(399) <= \<const0>\;
  LOCKSTEP_Master_Out(400) <= \<const0>\;
  LOCKSTEP_Master_Out(401) <= \<const0>\;
  LOCKSTEP_Master_Out(402) <= \<const0>\;
  LOCKSTEP_Master_Out(403) <= \<const0>\;
  LOCKSTEP_Master_Out(404) <= \<const0>\;
  LOCKSTEP_Master_Out(405) <= \<const0>\;
  LOCKSTEP_Master_Out(406) <= \<const0>\;
  LOCKSTEP_Master_Out(407) <= \<const0>\;
  LOCKSTEP_Master_Out(408) <= \<const0>\;
  LOCKSTEP_Master_Out(409) <= \<const0>\;
  LOCKSTEP_Master_Out(410) <= \<const0>\;
  LOCKSTEP_Master_Out(411) <= \<const0>\;
  LOCKSTEP_Master_Out(412) <= \<const0>\;
  LOCKSTEP_Master_Out(413) <= \<const0>\;
  LOCKSTEP_Master_Out(414) <= \<const0>\;
  LOCKSTEP_Master_Out(415) <= \<const0>\;
  LOCKSTEP_Master_Out(416) <= \<const0>\;
  LOCKSTEP_Master_Out(417) <= \<const0>\;
  LOCKSTEP_Master_Out(418) <= \<const0>\;
  LOCKSTEP_Master_Out(419) <= \<const0>\;
  LOCKSTEP_Master_Out(420) <= \<const0>\;
  LOCKSTEP_Master_Out(421) <= \<const0>\;
  LOCKSTEP_Master_Out(422) <= \<const0>\;
  LOCKSTEP_Master_Out(423) <= \<const0>\;
  LOCKSTEP_Master_Out(424) <= \<const0>\;
  LOCKSTEP_Master_Out(425) <= \<const0>\;
  LOCKSTEP_Master_Out(426) <= \<const0>\;
  LOCKSTEP_Master_Out(427) <= \<const0>\;
  LOCKSTEP_Master_Out(428) <= \<const0>\;
  LOCKSTEP_Master_Out(429) <= \<const0>\;
  LOCKSTEP_Master_Out(430) <= \<const0>\;
  LOCKSTEP_Master_Out(431) <= \<const0>\;
  LOCKSTEP_Master_Out(432) <= \<const0>\;
  LOCKSTEP_Master_Out(433) <= \<const0>\;
  LOCKSTEP_Master_Out(434) <= \<const0>\;
  LOCKSTEP_Master_Out(435) <= \<const0>\;
  LOCKSTEP_Master_Out(436) <= \<const0>\;
  LOCKSTEP_Master_Out(437) <= \<const0>\;
  LOCKSTEP_Master_Out(438) <= \<const0>\;
  LOCKSTEP_Master_Out(439) <= \<const0>\;
  LOCKSTEP_Master_Out(440) <= \<const0>\;
  LOCKSTEP_Master_Out(441) <= \<const0>\;
  LOCKSTEP_Master_Out(442) <= \<const0>\;
  LOCKSTEP_Master_Out(443) <= \<const0>\;
  LOCKSTEP_Master_Out(444) <= \<const0>\;
  LOCKSTEP_Master_Out(445) <= \<const0>\;
  LOCKSTEP_Master_Out(446) <= \<const0>\;
  LOCKSTEP_Master_Out(447) <= \<const0>\;
  LOCKSTEP_Master_Out(448) <= \<const0>\;
  LOCKSTEP_Master_Out(449) <= \<const0>\;
  LOCKSTEP_Master_Out(450) <= \<const0>\;
  LOCKSTEP_Master_Out(451) <= \<const0>\;
  LOCKSTEP_Master_Out(452) <= \<const0>\;
  LOCKSTEP_Master_Out(453) <= \<const0>\;
  LOCKSTEP_Master_Out(454) <= \<const0>\;
  LOCKSTEP_Master_Out(455) <= \<const0>\;
  LOCKSTEP_Master_Out(456) <= \<const0>\;
  LOCKSTEP_Master_Out(457) <= \<const0>\;
  LOCKSTEP_Master_Out(458) <= \<const0>\;
  LOCKSTEP_Master_Out(459) <= \<const0>\;
  LOCKSTEP_Master_Out(460) <= \<const0>\;
  LOCKSTEP_Master_Out(461) <= \<const0>\;
  LOCKSTEP_Master_Out(462) <= \<const0>\;
  LOCKSTEP_Master_Out(463) <= \<const0>\;
  LOCKSTEP_Master_Out(464) <= \<const0>\;
  LOCKSTEP_Master_Out(465) <= \<const0>\;
  LOCKSTEP_Master_Out(466) <= \<const0>\;
  LOCKSTEP_Master_Out(467) <= \<const0>\;
  LOCKSTEP_Master_Out(468) <= \<const0>\;
  LOCKSTEP_Master_Out(469) <= \<const0>\;
  LOCKSTEP_Master_Out(470) <= \<const0>\;
  LOCKSTEP_Master_Out(471) <= \<const0>\;
  LOCKSTEP_Master_Out(472) <= \<const0>\;
  LOCKSTEP_Master_Out(473) <= \<const0>\;
  LOCKSTEP_Master_Out(474) <= \<const0>\;
  LOCKSTEP_Master_Out(475) <= \<const0>\;
  LOCKSTEP_Master_Out(476) <= \<const0>\;
  LOCKSTEP_Master_Out(477) <= \<const0>\;
  LOCKSTEP_Master_Out(478) <= \<const0>\;
  LOCKSTEP_Master_Out(479) <= \<const0>\;
  LOCKSTEP_Master_Out(480) <= \<const0>\;
  LOCKSTEP_Master_Out(481) <= \<const0>\;
  LOCKSTEP_Master_Out(482) <= \<const0>\;
  LOCKSTEP_Master_Out(483) <= \<const0>\;
  LOCKSTEP_Master_Out(484) <= \<const0>\;
  LOCKSTEP_Master_Out(485) <= \<const0>\;
  LOCKSTEP_Master_Out(486) <= \<const0>\;
  LOCKSTEP_Master_Out(487) <= \<const0>\;
  LOCKSTEP_Master_Out(488) <= \<const0>\;
  LOCKSTEP_Master_Out(489) <= \<const0>\;
  LOCKSTEP_Master_Out(490) <= \<const0>\;
  LOCKSTEP_Master_Out(491) <= \<const0>\;
  LOCKSTEP_Master_Out(492) <= \<const0>\;
  LOCKSTEP_Master_Out(493) <= \<const0>\;
  LOCKSTEP_Master_Out(494) <= \<const0>\;
  LOCKSTEP_Master_Out(495) <= \<const0>\;
  LOCKSTEP_Master_Out(496) <= \<const0>\;
  LOCKSTEP_Master_Out(497) <= \<const0>\;
  LOCKSTEP_Master_Out(498) <= \<const0>\;
  LOCKSTEP_Master_Out(499) <= \<const0>\;
  LOCKSTEP_Master_Out(500) <= \<const0>\;
  LOCKSTEP_Master_Out(501) <= \<const0>\;
  LOCKSTEP_Master_Out(502) <= \<const0>\;
  LOCKSTEP_Master_Out(503) <= \<const0>\;
  LOCKSTEP_Master_Out(504) <= \<const0>\;
  LOCKSTEP_Master_Out(505) <= \<const0>\;
  LOCKSTEP_Master_Out(506) <= \<const0>\;
  LOCKSTEP_Master_Out(507) <= \<const0>\;
  LOCKSTEP_Master_Out(508) <= \<const0>\;
  LOCKSTEP_Master_Out(509) <= \<const0>\;
  LOCKSTEP_Master_Out(510) <= \<const0>\;
  LOCKSTEP_Master_Out(511) <= \<const0>\;
  LOCKSTEP_Master_Out(512) <= \<const0>\;
  LOCKSTEP_Master_Out(513) <= \<const0>\;
  LOCKSTEP_Master_Out(514) <= \<const0>\;
  LOCKSTEP_Master_Out(515) <= \<const0>\;
  LOCKSTEP_Master_Out(516) <= \<const0>\;
  LOCKSTEP_Master_Out(517) <= \<const0>\;
  LOCKSTEP_Master_Out(518) <= \<const0>\;
  LOCKSTEP_Master_Out(519) <= \<const0>\;
  LOCKSTEP_Master_Out(520) <= \<const0>\;
  LOCKSTEP_Master_Out(521) <= \<const0>\;
  LOCKSTEP_Master_Out(522) <= \<const0>\;
  LOCKSTEP_Master_Out(523) <= \<const0>\;
  LOCKSTEP_Master_Out(524) <= \<const0>\;
  LOCKSTEP_Master_Out(525) <= \<const0>\;
  LOCKSTEP_Master_Out(526) <= \<const0>\;
  LOCKSTEP_Master_Out(527) <= \<const0>\;
  LOCKSTEP_Master_Out(528) <= \<const0>\;
  LOCKSTEP_Master_Out(529) <= \<const0>\;
  LOCKSTEP_Master_Out(530) <= \<const0>\;
  LOCKSTEP_Master_Out(531) <= \<const0>\;
  LOCKSTEP_Master_Out(532) <= \<const0>\;
  LOCKSTEP_Master_Out(533) <= \<const0>\;
  LOCKSTEP_Master_Out(534) <= \<const0>\;
  LOCKSTEP_Master_Out(535) <= \<const0>\;
  LOCKSTEP_Master_Out(536) <= \<const0>\;
  LOCKSTEP_Master_Out(537) <= \<const0>\;
  LOCKSTEP_Master_Out(538) <= \<const0>\;
  LOCKSTEP_Master_Out(539) <= \<const0>\;
  LOCKSTEP_Master_Out(540) <= \<const0>\;
  LOCKSTEP_Master_Out(541) <= \<const0>\;
  LOCKSTEP_Master_Out(542) <= \<const0>\;
  LOCKSTEP_Master_Out(543) <= \<const0>\;
  LOCKSTEP_Master_Out(544) <= \<const0>\;
  LOCKSTEP_Master_Out(545) <= \<const0>\;
  LOCKSTEP_Master_Out(546) <= \<const0>\;
  LOCKSTEP_Master_Out(547) <= \<const0>\;
  LOCKSTEP_Master_Out(548) <= \<const0>\;
  LOCKSTEP_Master_Out(549) <= \<const0>\;
  LOCKSTEP_Master_Out(550) <= \<const0>\;
  LOCKSTEP_Master_Out(551) <= \<const0>\;
  LOCKSTEP_Master_Out(552) <= \<const0>\;
  LOCKSTEP_Master_Out(553) <= \<const0>\;
  LOCKSTEP_Master_Out(554) <= \<const0>\;
  LOCKSTEP_Master_Out(555) <= \<const0>\;
  LOCKSTEP_Master_Out(556) <= \<const0>\;
  LOCKSTEP_Master_Out(557) <= \<const0>\;
  LOCKSTEP_Master_Out(558) <= \<const0>\;
  LOCKSTEP_Master_Out(559) <= \<const0>\;
  LOCKSTEP_Master_Out(560) <= \<const0>\;
  LOCKSTEP_Master_Out(561) <= \<const0>\;
  LOCKSTEP_Master_Out(562) <= \<const0>\;
  LOCKSTEP_Master_Out(563) <= \<const0>\;
  LOCKSTEP_Master_Out(564) <= \<const0>\;
  LOCKSTEP_Master_Out(565) <= \<const0>\;
  LOCKSTEP_Master_Out(566) <= \<const0>\;
  LOCKSTEP_Master_Out(567) <= \<const0>\;
  LOCKSTEP_Master_Out(568) <= \<const0>\;
  LOCKSTEP_Master_Out(569) <= \<const0>\;
  LOCKSTEP_Master_Out(570) <= \<const0>\;
  LOCKSTEP_Master_Out(571) <= \<const0>\;
  LOCKSTEP_Master_Out(572) <= \<const0>\;
  LOCKSTEP_Master_Out(573) <= \<const0>\;
  LOCKSTEP_Master_Out(574) <= \<const0>\;
  LOCKSTEP_Master_Out(575) <= \<const0>\;
  LOCKSTEP_Master_Out(576) <= \<const0>\;
  LOCKSTEP_Master_Out(577) <= \<const0>\;
  LOCKSTEP_Master_Out(578) <= \<const0>\;
  LOCKSTEP_Master_Out(579) <= \<const0>\;
  LOCKSTEP_Master_Out(580) <= \<const0>\;
  LOCKSTEP_Master_Out(581) <= \<const0>\;
  LOCKSTEP_Master_Out(582) <= \<const0>\;
  LOCKSTEP_Master_Out(583) <= \<const0>\;
  LOCKSTEP_Master_Out(584) <= \<const0>\;
  LOCKSTEP_Master_Out(585) <= \<const0>\;
  LOCKSTEP_Master_Out(586) <= \<const0>\;
  LOCKSTEP_Master_Out(587) <= \<const0>\;
  LOCKSTEP_Master_Out(588) <= \<const0>\;
  LOCKSTEP_Master_Out(589) <= \<const0>\;
  LOCKSTEP_Master_Out(590) <= \<const0>\;
  LOCKSTEP_Master_Out(591) <= \<const0>\;
  LOCKSTEP_Master_Out(592) <= \<const0>\;
  LOCKSTEP_Master_Out(593) <= \<const0>\;
  LOCKSTEP_Master_Out(594) <= \<const0>\;
  LOCKSTEP_Master_Out(595) <= \<const0>\;
  LOCKSTEP_Master_Out(596) <= \<const0>\;
  LOCKSTEP_Master_Out(597) <= \<const0>\;
  LOCKSTEP_Master_Out(598) <= \<const0>\;
  LOCKSTEP_Master_Out(599) <= \<const0>\;
  LOCKSTEP_Master_Out(600) <= \<const0>\;
  LOCKSTEP_Master_Out(601) <= \<const0>\;
  LOCKSTEP_Master_Out(602) <= \<const0>\;
  LOCKSTEP_Master_Out(603) <= \<const0>\;
  LOCKSTEP_Master_Out(604) <= \<const0>\;
  LOCKSTEP_Master_Out(605) <= \<const0>\;
  LOCKSTEP_Master_Out(606) <= \<const0>\;
  LOCKSTEP_Master_Out(607) <= \<const0>\;
  LOCKSTEP_Master_Out(608) <= \<const0>\;
  LOCKSTEP_Master_Out(609) <= \<const0>\;
  LOCKSTEP_Master_Out(610) <= \<const0>\;
  LOCKSTEP_Master_Out(611) <= \<const0>\;
  LOCKSTEP_Master_Out(612) <= \<const0>\;
  LOCKSTEP_Master_Out(613) <= \<const0>\;
  LOCKSTEP_Master_Out(614) <= \<const0>\;
  LOCKSTEP_Master_Out(615) <= \<const0>\;
  LOCKSTEP_Master_Out(616) <= \<const0>\;
  LOCKSTEP_Master_Out(617) <= \<const0>\;
  LOCKSTEP_Master_Out(618) <= \<const0>\;
  LOCKSTEP_Master_Out(619) <= \<const0>\;
  LOCKSTEP_Master_Out(620) <= \<const0>\;
  LOCKSTEP_Master_Out(621) <= \<const0>\;
  LOCKSTEP_Master_Out(622) <= \<const0>\;
  LOCKSTEP_Master_Out(623) <= \<const0>\;
  LOCKSTEP_Master_Out(624) <= \<const0>\;
  LOCKSTEP_Master_Out(625) <= \<const0>\;
  LOCKSTEP_Master_Out(626) <= \<const0>\;
  LOCKSTEP_Master_Out(627) <= \<const0>\;
  LOCKSTEP_Master_Out(628) <= \<const0>\;
  LOCKSTEP_Master_Out(629) <= \<const0>\;
  LOCKSTEP_Master_Out(630) <= \<const0>\;
  LOCKSTEP_Master_Out(631) <= \<const0>\;
  LOCKSTEP_Master_Out(632) <= \<const0>\;
  LOCKSTEP_Master_Out(633) <= \<const0>\;
  LOCKSTEP_Master_Out(634) <= \<const0>\;
  LOCKSTEP_Master_Out(635) <= \<const0>\;
  LOCKSTEP_Master_Out(636) <= \<const0>\;
  LOCKSTEP_Master_Out(637) <= \<const0>\;
  LOCKSTEP_Master_Out(638) <= \<const0>\;
  LOCKSTEP_Master_Out(639) <= \<const0>\;
  LOCKSTEP_Master_Out(640) <= \<const0>\;
  LOCKSTEP_Master_Out(641) <= \<const0>\;
  LOCKSTEP_Master_Out(642) <= \<const0>\;
  LOCKSTEP_Master_Out(643) <= \<const0>\;
  LOCKSTEP_Master_Out(644) <= \<const0>\;
  LOCKSTEP_Master_Out(645) <= \<const0>\;
  LOCKSTEP_Master_Out(646) <= \<const0>\;
  LOCKSTEP_Master_Out(647) <= \<const0>\;
  LOCKSTEP_Master_Out(648) <= \<const0>\;
  LOCKSTEP_Master_Out(649) <= \<const0>\;
  LOCKSTEP_Master_Out(650) <= \<const0>\;
  LOCKSTEP_Master_Out(651) <= \<const0>\;
  LOCKSTEP_Master_Out(652) <= \<const0>\;
  LOCKSTEP_Master_Out(653) <= \<const0>\;
  LOCKSTEP_Master_Out(654) <= \<const0>\;
  LOCKSTEP_Master_Out(655) <= \<const0>\;
  LOCKSTEP_Master_Out(656) <= \<const0>\;
  LOCKSTEP_Master_Out(657) <= \<const0>\;
  LOCKSTEP_Master_Out(658) <= \<const0>\;
  LOCKSTEP_Master_Out(659) <= \<const0>\;
  LOCKSTEP_Master_Out(660) <= \<const0>\;
  LOCKSTEP_Master_Out(661) <= \<const0>\;
  LOCKSTEP_Master_Out(662) <= \<const0>\;
  LOCKSTEP_Master_Out(663) <= \<const0>\;
  LOCKSTEP_Master_Out(664) <= \<const0>\;
  LOCKSTEP_Master_Out(665) <= \<const0>\;
  LOCKSTEP_Master_Out(666) <= \<const0>\;
  LOCKSTEP_Master_Out(667) <= \<const0>\;
  LOCKSTEP_Master_Out(668) <= \<const0>\;
  LOCKSTEP_Master_Out(669) <= \<const0>\;
  LOCKSTEP_Master_Out(670) <= \<const0>\;
  LOCKSTEP_Master_Out(671) <= \<const0>\;
  LOCKSTEP_Master_Out(672) <= \<const0>\;
  LOCKSTEP_Master_Out(673) <= \<const0>\;
  LOCKSTEP_Master_Out(674) <= \<const0>\;
  LOCKSTEP_Master_Out(675) <= \<const0>\;
  LOCKSTEP_Master_Out(676) <= \<const0>\;
  LOCKSTEP_Master_Out(677) <= \<const0>\;
  LOCKSTEP_Master_Out(678) <= \<const0>\;
  LOCKSTEP_Master_Out(679) <= \<const0>\;
  LOCKSTEP_Master_Out(680) <= \<const0>\;
  LOCKSTEP_Master_Out(681) <= \<const0>\;
  LOCKSTEP_Master_Out(682) <= \<const0>\;
  LOCKSTEP_Master_Out(683) <= \<const0>\;
  LOCKSTEP_Master_Out(684) <= \<const0>\;
  LOCKSTEP_Master_Out(685) <= \<const0>\;
  LOCKSTEP_Master_Out(686) <= \<const0>\;
  LOCKSTEP_Master_Out(687) <= \<const0>\;
  LOCKSTEP_Master_Out(688) <= \<const0>\;
  LOCKSTEP_Master_Out(689) <= \<const0>\;
  LOCKSTEP_Master_Out(690) <= \<const0>\;
  LOCKSTEP_Master_Out(691) <= \<const0>\;
  LOCKSTEP_Master_Out(692) <= \<const0>\;
  LOCKSTEP_Master_Out(693) <= \<const0>\;
  LOCKSTEP_Master_Out(694) <= \<const0>\;
  LOCKSTEP_Master_Out(695) <= \<const0>\;
  LOCKSTEP_Master_Out(696) <= \<const0>\;
  LOCKSTEP_Master_Out(697) <= \<const0>\;
  LOCKSTEP_Master_Out(698) <= \<const0>\;
  LOCKSTEP_Master_Out(699) <= \<const0>\;
  LOCKSTEP_Master_Out(700) <= \<const0>\;
  LOCKSTEP_Master_Out(701) <= \<const0>\;
  LOCKSTEP_Master_Out(702) <= \<const0>\;
  LOCKSTEP_Master_Out(703) <= \<const0>\;
  LOCKSTEP_Master_Out(704) <= \<const0>\;
  LOCKSTEP_Master_Out(705) <= \<const0>\;
  LOCKSTEP_Master_Out(706) <= \<const0>\;
  LOCKSTEP_Master_Out(707) <= \<const0>\;
  LOCKSTEP_Master_Out(708) <= \<const0>\;
  LOCKSTEP_Master_Out(709) <= \<const0>\;
  LOCKSTEP_Master_Out(710) <= \<const0>\;
  LOCKSTEP_Master_Out(711) <= \<const0>\;
  LOCKSTEP_Master_Out(712) <= \<const0>\;
  LOCKSTEP_Master_Out(713) <= \<const0>\;
  LOCKSTEP_Master_Out(714) <= \<const0>\;
  LOCKSTEP_Master_Out(715) <= \<const0>\;
  LOCKSTEP_Master_Out(716) <= \<const0>\;
  LOCKSTEP_Master_Out(717) <= \<const0>\;
  LOCKSTEP_Master_Out(718) <= \<const0>\;
  LOCKSTEP_Master_Out(719) <= \<const0>\;
  LOCKSTEP_Master_Out(720) <= \<const0>\;
  LOCKSTEP_Master_Out(721) <= \<const0>\;
  LOCKSTEP_Master_Out(722) <= \<const0>\;
  LOCKSTEP_Master_Out(723) <= \<const0>\;
  LOCKSTEP_Master_Out(724) <= \<const0>\;
  LOCKSTEP_Master_Out(725) <= \<const0>\;
  LOCKSTEP_Master_Out(726) <= \<const0>\;
  LOCKSTEP_Master_Out(727) <= \<const0>\;
  LOCKSTEP_Master_Out(728) <= \<const0>\;
  LOCKSTEP_Master_Out(729) <= \<const0>\;
  LOCKSTEP_Master_Out(730) <= \<const0>\;
  LOCKSTEP_Master_Out(731) <= \<const0>\;
  LOCKSTEP_Master_Out(732) <= \<const0>\;
  LOCKSTEP_Master_Out(733) <= \<const0>\;
  LOCKSTEP_Master_Out(734) <= \<const0>\;
  LOCKSTEP_Master_Out(735) <= \<const0>\;
  LOCKSTEP_Master_Out(736) <= \<const0>\;
  LOCKSTEP_Master_Out(737) <= \<const0>\;
  LOCKSTEP_Master_Out(738) <= \<const0>\;
  LOCKSTEP_Master_Out(739) <= \<const0>\;
  LOCKSTEP_Master_Out(740) <= \<const0>\;
  LOCKSTEP_Master_Out(741) <= \<const0>\;
  LOCKSTEP_Master_Out(742) <= \<const0>\;
  LOCKSTEP_Master_Out(743) <= \<const0>\;
  LOCKSTEP_Master_Out(744) <= \<const0>\;
  LOCKSTEP_Master_Out(745) <= \<const0>\;
  LOCKSTEP_Master_Out(746) <= \<const0>\;
  LOCKSTEP_Master_Out(747) <= \<const0>\;
  LOCKSTEP_Master_Out(748) <= \<const0>\;
  LOCKSTEP_Master_Out(749) <= \<const0>\;
  LOCKSTEP_Master_Out(750) <= \<const0>\;
  LOCKSTEP_Master_Out(751) <= \<const0>\;
  LOCKSTEP_Master_Out(752) <= \<const0>\;
  LOCKSTEP_Master_Out(753) <= \<const0>\;
  LOCKSTEP_Master_Out(754) <= \<const0>\;
  LOCKSTEP_Master_Out(755) <= \<const0>\;
  LOCKSTEP_Master_Out(756) <= \<const0>\;
  LOCKSTEP_Master_Out(757) <= \<const0>\;
  LOCKSTEP_Master_Out(758) <= \<const0>\;
  LOCKSTEP_Master_Out(759) <= \<const0>\;
  LOCKSTEP_Master_Out(760) <= \<const0>\;
  LOCKSTEP_Master_Out(761) <= \<const0>\;
  LOCKSTEP_Master_Out(762) <= \<const0>\;
  LOCKSTEP_Master_Out(763) <= \<const0>\;
  LOCKSTEP_Master_Out(764) <= \<const0>\;
  LOCKSTEP_Master_Out(765) <= \<const0>\;
  LOCKSTEP_Master_Out(766) <= \<const0>\;
  LOCKSTEP_Master_Out(767) <= \<const0>\;
  LOCKSTEP_Master_Out(768) <= \<const0>\;
  LOCKSTEP_Master_Out(769) <= \<const0>\;
  LOCKSTEP_Master_Out(770) <= \<const0>\;
  LOCKSTEP_Master_Out(771) <= \<const0>\;
  LOCKSTEP_Master_Out(772) <= \<const0>\;
  LOCKSTEP_Master_Out(773) <= \<const0>\;
  LOCKSTEP_Master_Out(774) <= \<const0>\;
  LOCKSTEP_Master_Out(775) <= \<const0>\;
  LOCKSTEP_Master_Out(776) <= \<const0>\;
  LOCKSTEP_Master_Out(777) <= \<const0>\;
  LOCKSTEP_Master_Out(778) <= \<const0>\;
  LOCKSTEP_Master_Out(779) <= \<const0>\;
  LOCKSTEP_Master_Out(780) <= \<const0>\;
  LOCKSTEP_Master_Out(781) <= \<const0>\;
  LOCKSTEP_Master_Out(782) <= \<const0>\;
  LOCKSTEP_Master_Out(783) <= \<const0>\;
  LOCKSTEP_Master_Out(784) <= \<const0>\;
  LOCKSTEP_Master_Out(785) <= \<const0>\;
  LOCKSTEP_Master_Out(786) <= \<const0>\;
  LOCKSTEP_Master_Out(787) <= \<const0>\;
  LOCKSTEP_Master_Out(788) <= \<const0>\;
  LOCKSTEP_Master_Out(789) <= \<const0>\;
  LOCKSTEP_Master_Out(790) <= \<const0>\;
  LOCKSTEP_Master_Out(791) <= \<const0>\;
  LOCKSTEP_Master_Out(792) <= \<const0>\;
  LOCKSTEP_Master_Out(793) <= \<const0>\;
  LOCKSTEP_Master_Out(794) <= \<const0>\;
  LOCKSTEP_Master_Out(795) <= \<const0>\;
  LOCKSTEP_Master_Out(796) <= \<const0>\;
  LOCKSTEP_Master_Out(797) <= \<const0>\;
  LOCKSTEP_Master_Out(798) <= \<const0>\;
  LOCKSTEP_Master_Out(799) <= \<const0>\;
  LOCKSTEP_Master_Out(800) <= \<const0>\;
  LOCKSTEP_Master_Out(801) <= \<const0>\;
  LOCKSTEP_Master_Out(802) <= \<const0>\;
  LOCKSTEP_Master_Out(803) <= \<const0>\;
  LOCKSTEP_Master_Out(804) <= \<const0>\;
  LOCKSTEP_Master_Out(805) <= \<const0>\;
  LOCKSTEP_Master_Out(806) <= \<const0>\;
  LOCKSTEP_Master_Out(807) <= \<const0>\;
  LOCKSTEP_Master_Out(808) <= \<const0>\;
  LOCKSTEP_Master_Out(809) <= \<const0>\;
  LOCKSTEP_Master_Out(810) <= \<const0>\;
  LOCKSTEP_Master_Out(811) <= \<const0>\;
  LOCKSTEP_Master_Out(812) <= \<const0>\;
  LOCKSTEP_Master_Out(813) <= \<const0>\;
  LOCKSTEP_Master_Out(814) <= \<const0>\;
  LOCKSTEP_Master_Out(815) <= \<const0>\;
  LOCKSTEP_Master_Out(816) <= \<const0>\;
  LOCKSTEP_Master_Out(817) <= \<const0>\;
  LOCKSTEP_Master_Out(818) <= \<const0>\;
  LOCKSTEP_Master_Out(819) <= \<const0>\;
  LOCKSTEP_Master_Out(820) <= \<const0>\;
  LOCKSTEP_Master_Out(821) <= \<const0>\;
  LOCKSTEP_Master_Out(822) <= \<const0>\;
  LOCKSTEP_Master_Out(823) <= \<const0>\;
  LOCKSTEP_Master_Out(824) <= \<const0>\;
  LOCKSTEP_Master_Out(825) <= \<const0>\;
  LOCKSTEP_Master_Out(826) <= \<const0>\;
  LOCKSTEP_Master_Out(827) <= \<const0>\;
  LOCKSTEP_Master_Out(828) <= \<const0>\;
  LOCKSTEP_Master_Out(829) <= \<const0>\;
  LOCKSTEP_Master_Out(830) <= \<const0>\;
  LOCKSTEP_Master_Out(831) <= \<const0>\;
  LOCKSTEP_Master_Out(832) <= \<const0>\;
  LOCKSTEP_Master_Out(833) <= \<const0>\;
  LOCKSTEP_Master_Out(834) <= \<const0>\;
  LOCKSTEP_Master_Out(835) <= \<const0>\;
  LOCKSTEP_Master_Out(836) <= \<const0>\;
  LOCKSTEP_Master_Out(837) <= \<const0>\;
  LOCKSTEP_Master_Out(838) <= \<const0>\;
  LOCKSTEP_Master_Out(839) <= \<const0>\;
  LOCKSTEP_Master_Out(840) <= \<const0>\;
  LOCKSTEP_Master_Out(841) <= \<const0>\;
  LOCKSTEP_Master_Out(842) <= \<const0>\;
  LOCKSTEP_Master_Out(843) <= \<const0>\;
  LOCKSTEP_Master_Out(844) <= \<const0>\;
  LOCKSTEP_Master_Out(845) <= \<const0>\;
  LOCKSTEP_Master_Out(846) <= \<const0>\;
  LOCKSTEP_Master_Out(847) <= \<const0>\;
  LOCKSTEP_Master_Out(848) <= \<const0>\;
  LOCKSTEP_Master_Out(849) <= \<const0>\;
  LOCKSTEP_Master_Out(850) <= \<const0>\;
  LOCKSTEP_Master_Out(851) <= \<const0>\;
  LOCKSTEP_Master_Out(852) <= \<const0>\;
  LOCKSTEP_Master_Out(853) <= \<const0>\;
  LOCKSTEP_Master_Out(854) <= \<const0>\;
  LOCKSTEP_Master_Out(855) <= \<const0>\;
  LOCKSTEP_Master_Out(856) <= \<const0>\;
  LOCKSTEP_Master_Out(857) <= \<const0>\;
  LOCKSTEP_Master_Out(858) <= \<const0>\;
  LOCKSTEP_Master_Out(859) <= \<const0>\;
  LOCKSTEP_Master_Out(860) <= \<const0>\;
  LOCKSTEP_Master_Out(861) <= \<const0>\;
  LOCKSTEP_Master_Out(862) <= \<const0>\;
  LOCKSTEP_Master_Out(863) <= \<const0>\;
  LOCKSTEP_Master_Out(864) <= \<const0>\;
  LOCKSTEP_Master_Out(865) <= \<const0>\;
  LOCKSTEP_Master_Out(866) <= \<const0>\;
  LOCKSTEP_Master_Out(867) <= \<const0>\;
  LOCKSTEP_Master_Out(868) <= \<const0>\;
  LOCKSTEP_Master_Out(869) <= \<const0>\;
  LOCKSTEP_Master_Out(870) <= \<const0>\;
  LOCKSTEP_Master_Out(871) <= \<const0>\;
  LOCKSTEP_Master_Out(872) <= \<const0>\;
  LOCKSTEP_Master_Out(873) <= \<const0>\;
  LOCKSTEP_Master_Out(874) <= \<const0>\;
  LOCKSTEP_Master_Out(875) <= \<const0>\;
  LOCKSTEP_Master_Out(876) <= \<const0>\;
  LOCKSTEP_Master_Out(877) <= \<const0>\;
  LOCKSTEP_Master_Out(878) <= \<const0>\;
  LOCKSTEP_Master_Out(879) <= \<const0>\;
  LOCKSTEP_Master_Out(880) <= \<const0>\;
  LOCKSTEP_Master_Out(881) <= \<const0>\;
  LOCKSTEP_Master_Out(882) <= \<const0>\;
  LOCKSTEP_Master_Out(883) <= \<const0>\;
  LOCKSTEP_Master_Out(884) <= \<const0>\;
  LOCKSTEP_Master_Out(885) <= \<const0>\;
  LOCKSTEP_Master_Out(886) <= \<const0>\;
  LOCKSTEP_Master_Out(887) <= \<const0>\;
  LOCKSTEP_Master_Out(888) <= \<const0>\;
  LOCKSTEP_Master_Out(889) <= \<const0>\;
  LOCKSTEP_Master_Out(890) <= \<const0>\;
  LOCKSTEP_Master_Out(891) <= \<const0>\;
  LOCKSTEP_Master_Out(892) <= \<const0>\;
  LOCKSTEP_Master_Out(893) <= \<const0>\;
  LOCKSTEP_Master_Out(894) <= \<const0>\;
  LOCKSTEP_Master_Out(895) <= \<const0>\;
  LOCKSTEP_Master_Out(896) <= \<const0>\;
  LOCKSTEP_Master_Out(897) <= \<const0>\;
  LOCKSTEP_Master_Out(898) <= \<const0>\;
  LOCKSTEP_Master_Out(899) <= \<const0>\;
  LOCKSTEP_Master_Out(900) <= \<const0>\;
  LOCKSTEP_Master_Out(901) <= \<const0>\;
  LOCKSTEP_Master_Out(902) <= \<const0>\;
  LOCKSTEP_Master_Out(903) <= \<const0>\;
  LOCKSTEP_Master_Out(904) <= \<const0>\;
  LOCKSTEP_Master_Out(905) <= \<const0>\;
  LOCKSTEP_Master_Out(906) <= \<const0>\;
  LOCKSTEP_Master_Out(907) <= \<const0>\;
  LOCKSTEP_Master_Out(908) <= \<const0>\;
  LOCKSTEP_Master_Out(909) <= \<const0>\;
  LOCKSTEP_Master_Out(910) <= \<const0>\;
  LOCKSTEP_Master_Out(911) <= \<const0>\;
  LOCKSTEP_Master_Out(912) <= \<const0>\;
  LOCKSTEP_Master_Out(913) <= \<const0>\;
  LOCKSTEP_Master_Out(914) <= \<const0>\;
  LOCKSTEP_Master_Out(915) <= \<const0>\;
  LOCKSTEP_Master_Out(916) <= \<const0>\;
  LOCKSTEP_Master_Out(917) <= \<const0>\;
  LOCKSTEP_Master_Out(918) <= \<const0>\;
  LOCKSTEP_Master_Out(919) <= \<const0>\;
  LOCKSTEP_Master_Out(920) <= \<const0>\;
  LOCKSTEP_Master_Out(921) <= \<const0>\;
  LOCKSTEP_Master_Out(922) <= \<const0>\;
  LOCKSTEP_Master_Out(923) <= \<const0>\;
  LOCKSTEP_Master_Out(924) <= \<const0>\;
  LOCKSTEP_Master_Out(925) <= \<const0>\;
  LOCKSTEP_Master_Out(926) <= \<const0>\;
  LOCKSTEP_Master_Out(927) <= \<const0>\;
  LOCKSTEP_Master_Out(928) <= \<const0>\;
  LOCKSTEP_Master_Out(929) <= \<const0>\;
  LOCKSTEP_Master_Out(930) <= \<const0>\;
  LOCKSTEP_Master_Out(931) <= \<const0>\;
  LOCKSTEP_Master_Out(932) <= \<const0>\;
  LOCKSTEP_Master_Out(933) <= \<const0>\;
  LOCKSTEP_Master_Out(934) <= \<const0>\;
  LOCKSTEP_Master_Out(935) <= \<const0>\;
  LOCKSTEP_Master_Out(936) <= \<const0>\;
  LOCKSTEP_Master_Out(937) <= \<const0>\;
  LOCKSTEP_Master_Out(938) <= \<const0>\;
  LOCKSTEP_Master_Out(939) <= \<const0>\;
  LOCKSTEP_Master_Out(940) <= \<const0>\;
  LOCKSTEP_Master_Out(941) <= \<const0>\;
  LOCKSTEP_Master_Out(942) <= \<const0>\;
  LOCKSTEP_Master_Out(943) <= \<const0>\;
  LOCKSTEP_Master_Out(944) <= \<const0>\;
  LOCKSTEP_Master_Out(945) <= \<const0>\;
  LOCKSTEP_Master_Out(946) <= \<const0>\;
  LOCKSTEP_Master_Out(947) <= \<const0>\;
  LOCKSTEP_Master_Out(948) <= \<const0>\;
  LOCKSTEP_Master_Out(949) <= \<const0>\;
  LOCKSTEP_Master_Out(950) <= \<const0>\;
  LOCKSTEP_Master_Out(951) <= \<const0>\;
  LOCKSTEP_Master_Out(952) <= \<const0>\;
  LOCKSTEP_Master_Out(953) <= \<const0>\;
  LOCKSTEP_Master_Out(954) <= \<const0>\;
  LOCKSTEP_Master_Out(955) <= \<const0>\;
  LOCKSTEP_Master_Out(956) <= \<const0>\;
  LOCKSTEP_Master_Out(957) <= \<const0>\;
  LOCKSTEP_Master_Out(958) <= \<const0>\;
  LOCKSTEP_Master_Out(959) <= \<const0>\;
  LOCKSTEP_Master_Out(960) <= \<const0>\;
  LOCKSTEP_Master_Out(961) <= \<const0>\;
  LOCKSTEP_Master_Out(962) <= \<const0>\;
  LOCKSTEP_Master_Out(963) <= \<const0>\;
  LOCKSTEP_Master_Out(964) <= \<const0>\;
  LOCKSTEP_Master_Out(965) <= \<const0>\;
  LOCKSTEP_Master_Out(966) <= \<const0>\;
  LOCKSTEP_Master_Out(967) <= \<const0>\;
  LOCKSTEP_Master_Out(968) <= \<const0>\;
  LOCKSTEP_Master_Out(969) <= \<const0>\;
  LOCKSTEP_Master_Out(970) <= \<const0>\;
  LOCKSTEP_Master_Out(971) <= \<const0>\;
  LOCKSTEP_Master_Out(972) <= \<const0>\;
  LOCKSTEP_Master_Out(973) <= \<const0>\;
  LOCKSTEP_Master_Out(974) <= \<const0>\;
  LOCKSTEP_Master_Out(975) <= \<const0>\;
  LOCKSTEP_Master_Out(976) <= \<const0>\;
  LOCKSTEP_Master_Out(977) <= \<const0>\;
  LOCKSTEP_Master_Out(978) <= \<const0>\;
  LOCKSTEP_Master_Out(979) <= \<const0>\;
  LOCKSTEP_Master_Out(980) <= \<const0>\;
  LOCKSTEP_Master_Out(981) <= \<const0>\;
  LOCKSTEP_Master_Out(982) <= \<const0>\;
  LOCKSTEP_Master_Out(983) <= \<const0>\;
  LOCKSTEP_Master_Out(984) <= \<const0>\;
  LOCKSTEP_Master_Out(985) <= \<const0>\;
  LOCKSTEP_Master_Out(986) <= \<const0>\;
  LOCKSTEP_Master_Out(987) <= \<const0>\;
  LOCKSTEP_Master_Out(988) <= \<const0>\;
  LOCKSTEP_Master_Out(989) <= \<const0>\;
  LOCKSTEP_Master_Out(990) <= \<const0>\;
  LOCKSTEP_Master_Out(991) <= \<const0>\;
  LOCKSTEP_Master_Out(992) <= \<const0>\;
  LOCKSTEP_Master_Out(993) <= \<const0>\;
  LOCKSTEP_Master_Out(994) <= \<const0>\;
  LOCKSTEP_Master_Out(995) <= \<const0>\;
  LOCKSTEP_Master_Out(996) <= \<const0>\;
  LOCKSTEP_Master_Out(997) <= \<const0>\;
  LOCKSTEP_Master_Out(998) <= \<const0>\;
  LOCKSTEP_Master_Out(999) <= \<const0>\;
  LOCKSTEP_Master_Out(1000) <= \<const0>\;
  LOCKSTEP_Master_Out(1001) <= \<const0>\;
  LOCKSTEP_Master_Out(1002) <= \<const0>\;
  LOCKSTEP_Master_Out(1003) <= \<const0>\;
  LOCKSTEP_Master_Out(1004) <= \<const0>\;
  LOCKSTEP_Master_Out(1005) <= \<const0>\;
  LOCKSTEP_Master_Out(1006) <= \<const0>\;
  LOCKSTEP_Master_Out(1007) <= \<const0>\;
  LOCKSTEP_Master_Out(1008) <= \<const0>\;
  LOCKSTEP_Master_Out(1009) <= \<const0>\;
  LOCKSTEP_Master_Out(1010) <= \<const0>\;
  LOCKSTEP_Master_Out(1011) <= \<const0>\;
  LOCKSTEP_Master_Out(1012) <= \<const0>\;
  LOCKSTEP_Master_Out(1013) <= \<const0>\;
  LOCKSTEP_Master_Out(1014) <= \<const0>\;
  LOCKSTEP_Master_Out(1015) <= \<const0>\;
  LOCKSTEP_Master_Out(1016) <= \<const0>\;
  LOCKSTEP_Master_Out(1017) <= \<const0>\;
  LOCKSTEP_Master_Out(1018) <= \<const0>\;
  LOCKSTEP_Master_Out(1019) <= \<const0>\;
  LOCKSTEP_Master_Out(1020) <= \<const0>\;
  LOCKSTEP_Master_Out(1021) <= \<const0>\;
  LOCKSTEP_Master_Out(1022) <= \<const0>\;
  LOCKSTEP_Master_Out(1023) <= \<const0>\;
  LOCKSTEP_Master_Out(1024) <= \<const0>\;
  LOCKSTEP_Master_Out(1025) <= \<const0>\;
  LOCKSTEP_Master_Out(1026) <= \<const0>\;
  LOCKSTEP_Master_Out(1027) <= \<const0>\;
  LOCKSTEP_Master_Out(1028) <= \<const0>\;
  LOCKSTEP_Master_Out(1029) <= \<const0>\;
  LOCKSTEP_Master_Out(1030) <= \<const0>\;
  LOCKSTEP_Master_Out(1031) <= \<const0>\;
  LOCKSTEP_Master_Out(1032) <= \<const0>\;
  LOCKSTEP_Master_Out(1033) <= \<const0>\;
  LOCKSTEP_Master_Out(1034) <= \<const0>\;
  LOCKSTEP_Master_Out(1035) <= \<const0>\;
  LOCKSTEP_Master_Out(1036) <= \<const0>\;
  LOCKSTEP_Master_Out(1037) <= \<const0>\;
  LOCKSTEP_Master_Out(1038) <= \<const0>\;
  LOCKSTEP_Master_Out(1039) <= \<const0>\;
  LOCKSTEP_Master_Out(1040) <= \<const0>\;
  LOCKSTEP_Master_Out(1041) <= \<const0>\;
  LOCKSTEP_Master_Out(1042) <= \<const0>\;
  LOCKSTEP_Master_Out(1043) <= \<const0>\;
  LOCKSTEP_Master_Out(1044) <= \<const0>\;
  LOCKSTEP_Master_Out(1045) <= \<const0>\;
  LOCKSTEP_Master_Out(1046) <= \<const0>\;
  LOCKSTEP_Master_Out(1047) <= \<const0>\;
  LOCKSTEP_Master_Out(1048) <= \<const0>\;
  LOCKSTEP_Master_Out(1049) <= \<const0>\;
  LOCKSTEP_Master_Out(1050) <= \<const0>\;
  LOCKSTEP_Master_Out(1051) <= \<const0>\;
  LOCKSTEP_Master_Out(1052) <= \<const0>\;
  LOCKSTEP_Master_Out(1053) <= \<const0>\;
  LOCKSTEP_Master_Out(1054) <= \<const0>\;
  LOCKSTEP_Master_Out(1055) <= \<const0>\;
  LOCKSTEP_Master_Out(1056) <= \<const0>\;
  LOCKSTEP_Master_Out(1057) <= \<const0>\;
  LOCKSTEP_Master_Out(1058) <= \<const0>\;
  LOCKSTEP_Master_Out(1059) <= \<const0>\;
  LOCKSTEP_Master_Out(1060) <= \<const0>\;
  LOCKSTEP_Master_Out(1061) <= \<const0>\;
  LOCKSTEP_Master_Out(1062) <= \<const0>\;
  LOCKSTEP_Master_Out(1063) <= \<const0>\;
  LOCKSTEP_Master_Out(1064) <= \<const0>\;
  LOCKSTEP_Master_Out(1065) <= \<const0>\;
  LOCKSTEP_Master_Out(1066) <= \<const0>\;
  LOCKSTEP_Master_Out(1067) <= \<const0>\;
  LOCKSTEP_Master_Out(1068) <= \<const0>\;
  LOCKSTEP_Master_Out(1069) <= \<const0>\;
  LOCKSTEP_Master_Out(1070) <= \<const0>\;
  LOCKSTEP_Master_Out(1071) <= \<const0>\;
  LOCKSTEP_Master_Out(1072) <= \<const0>\;
  LOCKSTEP_Master_Out(1073) <= \<const0>\;
  LOCKSTEP_Master_Out(1074) <= \<const0>\;
  LOCKSTEP_Master_Out(1075) <= \<const0>\;
  LOCKSTEP_Master_Out(1076) <= \<const0>\;
  LOCKSTEP_Master_Out(1077) <= \<const0>\;
  LOCKSTEP_Master_Out(1078) <= \<const0>\;
  LOCKSTEP_Master_Out(1079) <= \<const0>\;
  LOCKSTEP_Master_Out(1080) <= \<const0>\;
  LOCKSTEP_Master_Out(1081) <= \<const0>\;
  LOCKSTEP_Master_Out(1082) <= \<const0>\;
  LOCKSTEP_Master_Out(1083) <= \<const0>\;
  LOCKSTEP_Master_Out(1084) <= \<const0>\;
  LOCKSTEP_Master_Out(1085) <= \<const0>\;
  LOCKSTEP_Master_Out(1086) <= \<const0>\;
  LOCKSTEP_Master_Out(1087) <= \<const0>\;
  LOCKSTEP_Master_Out(1088) <= \<const0>\;
  LOCKSTEP_Master_Out(1089) <= \<const0>\;
  LOCKSTEP_Master_Out(1090) <= \<const0>\;
  LOCKSTEP_Master_Out(1091) <= \<const0>\;
  LOCKSTEP_Master_Out(1092) <= \<const0>\;
  LOCKSTEP_Master_Out(1093) <= \<const0>\;
  LOCKSTEP_Master_Out(1094) <= \<const0>\;
  LOCKSTEP_Master_Out(1095) <= \<const0>\;
  LOCKSTEP_Master_Out(1096) <= \<const0>\;
  LOCKSTEP_Master_Out(1097) <= \<const0>\;
  LOCKSTEP_Master_Out(1098) <= \<const0>\;
  LOCKSTEP_Master_Out(1099) <= \<const0>\;
  LOCKSTEP_Master_Out(1100) <= \<const0>\;
  LOCKSTEP_Master_Out(1101) <= \<const0>\;
  LOCKSTEP_Master_Out(1102) <= \<const0>\;
  LOCKSTEP_Master_Out(1103) <= \<const0>\;
  LOCKSTEP_Master_Out(1104) <= \<const0>\;
  LOCKSTEP_Master_Out(1105) <= \<const0>\;
  LOCKSTEP_Master_Out(1106) <= \<const0>\;
  LOCKSTEP_Master_Out(1107) <= \<const0>\;
  LOCKSTEP_Master_Out(1108) <= \<const0>\;
  LOCKSTEP_Master_Out(1109) <= \<const0>\;
  LOCKSTEP_Master_Out(1110) <= \<const0>\;
  LOCKSTEP_Master_Out(1111) <= \<const0>\;
  LOCKSTEP_Master_Out(1112) <= \<const0>\;
  LOCKSTEP_Master_Out(1113) <= \<const0>\;
  LOCKSTEP_Master_Out(1114) <= \<const0>\;
  LOCKSTEP_Master_Out(1115) <= \<const0>\;
  LOCKSTEP_Master_Out(1116) <= \<const0>\;
  LOCKSTEP_Master_Out(1117) <= \<const0>\;
  LOCKSTEP_Master_Out(1118) <= \<const0>\;
  LOCKSTEP_Master_Out(1119) <= \<const0>\;
  LOCKSTEP_Master_Out(1120) <= \<const0>\;
  LOCKSTEP_Master_Out(1121) <= \<const0>\;
  LOCKSTEP_Master_Out(1122) <= \<const0>\;
  LOCKSTEP_Master_Out(1123) <= \<const0>\;
  LOCKSTEP_Master_Out(1124) <= \<const0>\;
  LOCKSTEP_Master_Out(1125) <= \<const0>\;
  LOCKSTEP_Master_Out(1126) <= \<const0>\;
  LOCKSTEP_Master_Out(1127) <= \<const0>\;
  LOCKSTEP_Master_Out(1128) <= \<const0>\;
  LOCKSTEP_Master_Out(1129) <= \<const0>\;
  LOCKSTEP_Master_Out(1130) <= \<const0>\;
  LOCKSTEP_Master_Out(1131) <= \<const0>\;
  LOCKSTEP_Master_Out(1132) <= \<const0>\;
  LOCKSTEP_Master_Out(1133) <= \<const0>\;
  LOCKSTEP_Master_Out(1134) <= \<const0>\;
  LOCKSTEP_Master_Out(1135) <= \<const0>\;
  LOCKSTEP_Master_Out(1136) <= \<const0>\;
  LOCKSTEP_Master_Out(1137) <= \<const0>\;
  LOCKSTEP_Master_Out(1138) <= \<const0>\;
  LOCKSTEP_Master_Out(1139) <= \<const0>\;
  LOCKSTEP_Master_Out(1140) <= \<const0>\;
  LOCKSTEP_Master_Out(1141) <= \<const0>\;
  LOCKSTEP_Master_Out(1142) <= \<const0>\;
  LOCKSTEP_Master_Out(1143) <= \<const0>\;
  LOCKSTEP_Master_Out(1144) <= \<const0>\;
  LOCKSTEP_Master_Out(1145) <= \<const0>\;
  LOCKSTEP_Master_Out(1146) <= \<const0>\;
  LOCKSTEP_Master_Out(1147) <= \<const0>\;
  LOCKSTEP_Master_Out(1148) <= \<const0>\;
  LOCKSTEP_Master_Out(1149) <= \<const0>\;
  LOCKSTEP_Master_Out(1150) <= \<const0>\;
  LOCKSTEP_Master_Out(1151) <= \<const0>\;
  LOCKSTEP_Master_Out(1152) <= \<const0>\;
  LOCKSTEP_Master_Out(1153) <= \<const0>\;
  LOCKSTEP_Master_Out(1154) <= \<const0>\;
  LOCKSTEP_Master_Out(1155) <= \<const0>\;
  LOCKSTEP_Master_Out(1156) <= \<const0>\;
  LOCKSTEP_Master_Out(1157) <= \<const0>\;
  LOCKSTEP_Master_Out(1158) <= \<const0>\;
  LOCKSTEP_Master_Out(1159) <= \<const0>\;
  LOCKSTEP_Master_Out(1160) <= \<const0>\;
  LOCKSTEP_Master_Out(1161) <= \<const0>\;
  LOCKSTEP_Master_Out(1162) <= \<const0>\;
  LOCKSTEP_Master_Out(1163) <= \<const0>\;
  LOCKSTEP_Master_Out(1164) <= \<const0>\;
  LOCKSTEP_Master_Out(1165) <= \<const0>\;
  LOCKSTEP_Master_Out(1166) <= \<const0>\;
  LOCKSTEP_Master_Out(1167) <= \<const0>\;
  LOCKSTEP_Master_Out(1168) <= \<const0>\;
  LOCKSTEP_Master_Out(1169) <= \<const0>\;
  LOCKSTEP_Master_Out(1170) <= \<const0>\;
  LOCKSTEP_Master_Out(1171) <= \<const0>\;
  LOCKSTEP_Master_Out(1172) <= \<const0>\;
  LOCKSTEP_Master_Out(1173) <= \<const0>\;
  LOCKSTEP_Master_Out(1174) <= \<const0>\;
  LOCKSTEP_Master_Out(1175) <= \<const0>\;
  LOCKSTEP_Master_Out(1176) <= \<const0>\;
  LOCKSTEP_Master_Out(1177) <= \<const0>\;
  LOCKSTEP_Master_Out(1178) <= \<const0>\;
  LOCKSTEP_Master_Out(1179) <= \<const0>\;
  LOCKSTEP_Master_Out(1180) <= \<const0>\;
  LOCKSTEP_Master_Out(1181) <= \<const0>\;
  LOCKSTEP_Master_Out(1182) <= \<const0>\;
  LOCKSTEP_Master_Out(1183) <= \<const0>\;
  LOCKSTEP_Master_Out(1184) <= \<const0>\;
  LOCKSTEP_Master_Out(1185) <= \<const0>\;
  LOCKSTEP_Master_Out(1186) <= \<const0>\;
  LOCKSTEP_Master_Out(1187) <= \<const0>\;
  LOCKSTEP_Master_Out(1188) <= \<const0>\;
  LOCKSTEP_Master_Out(1189) <= \<const0>\;
  LOCKSTEP_Master_Out(1190) <= \<const0>\;
  LOCKSTEP_Master_Out(1191) <= \<const0>\;
  LOCKSTEP_Master_Out(1192) <= \<const0>\;
  LOCKSTEP_Master_Out(1193) <= \<const0>\;
  LOCKSTEP_Master_Out(1194) <= \<const0>\;
  LOCKSTEP_Master_Out(1195) <= \<const0>\;
  LOCKSTEP_Master_Out(1196) <= \<const0>\;
  LOCKSTEP_Master_Out(1197) <= \<const0>\;
  LOCKSTEP_Master_Out(1198) <= \<const0>\;
  LOCKSTEP_Master_Out(1199) <= \<const0>\;
  LOCKSTEP_Master_Out(1200) <= \<const0>\;
  LOCKSTEP_Master_Out(1201) <= \<const0>\;
  LOCKSTEP_Master_Out(1202) <= \<const0>\;
  LOCKSTEP_Master_Out(1203) <= \<const0>\;
  LOCKSTEP_Master_Out(1204) <= \<const0>\;
  LOCKSTEP_Master_Out(1205) <= \<const0>\;
  LOCKSTEP_Master_Out(1206) <= \<const0>\;
  LOCKSTEP_Master_Out(1207) <= \<const0>\;
  LOCKSTEP_Master_Out(1208) <= \<const0>\;
  LOCKSTEP_Master_Out(1209) <= \<const0>\;
  LOCKSTEP_Master_Out(1210) <= \<const0>\;
  LOCKSTEP_Master_Out(1211) <= \<const0>\;
  LOCKSTEP_Master_Out(1212) <= \<const0>\;
  LOCKSTEP_Master_Out(1213) <= \<const0>\;
  LOCKSTEP_Master_Out(1214) <= \<const0>\;
  LOCKSTEP_Master_Out(1215) <= \<const0>\;
  LOCKSTEP_Master_Out(1216) <= \<const0>\;
  LOCKSTEP_Master_Out(1217) <= \<const0>\;
  LOCKSTEP_Master_Out(1218) <= \<const0>\;
  LOCKSTEP_Master_Out(1219) <= \<const0>\;
  LOCKSTEP_Master_Out(1220) <= \<const0>\;
  LOCKSTEP_Master_Out(1221) <= \<const0>\;
  LOCKSTEP_Master_Out(1222) <= \<const0>\;
  LOCKSTEP_Master_Out(1223) <= \<const0>\;
  LOCKSTEP_Master_Out(1224) <= \<const0>\;
  LOCKSTEP_Master_Out(1225) <= \<const0>\;
  LOCKSTEP_Master_Out(1226) <= \<const0>\;
  LOCKSTEP_Master_Out(1227) <= \<const0>\;
  LOCKSTEP_Master_Out(1228) <= \<const0>\;
  LOCKSTEP_Master_Out(1229) <= \<const0>\;
  LOCKSTEP_Master_Out(1230) <= \<const0>\;
  LOCKSTEP_Master_Out(1231) <= \<const0>\;
  LOCKSTEP_Master_Out(1232) <= \<const0>\;
  LOCKSTEP_Master_Out(1233) <= \<const0>\;
  LOCKSTEP_Master_Out(1234) <= \<const0>\;
  LOCKSTEP_Master_Out(1235) <= \<const0>\;
  LOCKSTEP_Master_Out(1236) <= \<const0>\;
  LOCKSTEP_Master_Out(1237) <= \<const0>\;
  LOCKSTEP_Master_Out(1238) <= \<const0>\;
  LOCKSTEP_Master_Out(1239) <= \<const0>\;
  LOCKSTEP_Master_Out(1240) <= \<const0>\;
  LOCKSTEP_Master_Out(1241) <= \<const0>\;
  LOCKSTEP_Master_Out(1242) <= \<const0>\;
  LOCKSTEP_Master_Out(1243) <= \<const0>\;
  LOCKSTEP_Master_Out(1244) <= \<const0>\;
  LOCKSTEP_Master_Out(1245) <= \<const0>\;
  LOCKSTEP_Master_Out(1246) <= \<const0>\;
  LOCKSTEP_Master_Out(1247) <= \<const0>\;
  LOCKSTEP_Master_Out(1248) <= \<const0>\;
  LOCKSTEP_Master_Out(1249) <= \<const0>\;
  LOCKSTEP_Master_Out(1250) <= \<const0>\;
  LOCKSTEP_Master_Out(1251) <= \<const0>\;
  LOCKSTEP_Master_Out(1252) <= \<const0>\;
  LOCKSTEP_Master_Out(1253) <= \<const0>\;
  LOCKSTEP_Master_Out(1254) <= \<const0>\;
  LOCKSTEP_Master_Out(1255) <= \<const0>\;
  LOCKSTEP_Master_Out(1256) <= \<const0>\;
  LOCKSTEP_Master_Out(1257) <= \<const0>\;
  LOCKSTEP_Master_Out(1258) <= \<const0>\;
  LOCKSTEP_Master_Out(1259) <= \<const0>\;
  LOCKSTEP_Master_Out(1260) <= \<const0>\;
  LOCKSTEP_Master_Out(1261) <= \<const0>\;
  LOCKSTEP_Master_Out(1262) <= \<const0>\;
  LOCKSTEP_Master_Out(1263) <= \<const0>\;
  LOCKSTEP_Master_Out(1264) <= \<const0>\;
  LOCKSTEP_Master_Out(1265) <= \<const0>\;
  LOCKSTEP_Master_Out(1266) <= \<const0>\;
  LOCKSTEP_Master_Out(1267) <= \<const0>\;
  LOCKSTEP_Master_Out(1268) <= \<const0>\;
  LOCKSTEP_Master_Out(1269) <= \<const0>\;
  LOCKSTEP_Master_Out(1270) <= \<const0>\;
  LOCKSTEP_Master_Out(1271) <= \<const0>\;
  LOCKSTEP_Master_Out(1272) <= \<const0>\;
  LOCKSTEP_Master_Out(1273) <= \<const0>\;
  LOCKSTEP_Master_Out(1274) <= \<const0>\;
  LOCKSTEP_Master_Out(1275) <= \<const0>\;
  LOCKSTEP_Master_Out(1276) <= \<const0>\;
  LOCKSTEP_Master_Out(1277) <= \<const0>\;
  LOCKSTEP_Master_Out(1278) <= \<const0>\;
  LOCKSTEP_Master_Out(1279) <= \<const0>\;
  LOCKSTEP_Master_Out(1280) <= \<const0>\;
  LOCKSTEP_Master_Out(1281) <= \<const0>\;
  LOCKSTEP_Master_Out(1282) <= \<const0>\;
  LOCKSTEP_Master_Out(1283) <= \<const0>\;
  LOCKSTEP_Master_Out(1284) <= \<const0>\;
  LOCKSTEP_Master_Out(1285) <= \<const0>\;
  LOCKSTEP_Master_Out(1286) <= \<const0>\;
  LOCKSTEP_Master_Out(1287) <= \<const0>\;
  LOCKSTEP_Master_Out(1288) <= \<const0>\;
  LOCKSTEP_Master_Out(1289) <= \<const0>\;
  LOCKSTEP_Master_Out(1290) <= \<const0>\;
  LOCKSTEP_Master_Out(1291) <= \<const0>\;
  LOCKSTEP_Master_Out(1292) <= \<const0>\;
  LOCKSTEP_Master_Out(1293) <= \<const0>\;
  LOCKSTEP_Master_Out(1294) <= \<const0>\;
  LOCKSTEP_Master_Out(1295) <= \<const0>\;
  LOCKSTEP_Master_Out(1296) <= \<const0>\;
  LOCKSTEP_Master_Out(1297) <= \<const0>\;
  LOCKSTEP_Master_Out(1298) <= \<const0>\;
  LOCKSTEP_Master_Out(1299) <= \<const0>\;
  LOCKSTEP_Master_Out(1300) <= \<const0>\;
  LOCKSTEP_Master_Out(1301) <= \<const0>\;
  LOCKSTEP_Master_Out(1302) <= \<const0>\;
  LOCKSTEP_Master_Out(1303) <= \<const0>\;
  LOCKSTEP_Master_Out(1304) <= \<const0>\;
  LOCKSTEP_Master_Out(1305) <= \<const0>\;
  LOCKSTEP_Master_Out(1306) <= \<const0>\;
  LOCKSTEP_Master_Out(1307) <= \<const0>\;
  LOCKSTEP_Master_Out(1308) <= \<const0>\;
  LOCKSTEP_Master_Out(1309) <= \<const0>\;
  LOCKSTEP_Master_Out(1310) <= \<const0>\;
  LOCKSTEP_Master_Out(1311) <= \<const0>\;
  LOCKSTEP_Master_Out(1312) <= \<const0>\;
  LOCKSTEP_Master_Out(1313) <= \<const0>\;
  LOCKSTEP_Master_Out(1314) <= \<const0>\;
  LOCKSTEP_Master_Out(1315) <= \<const0>\;
  LOCKSTEP_Master_Out(1316) <= \<const0>\;
  LOCKSTEP_Master_Out(1317) <= \<const0>\;
  LOCKSTEP_Master_Out(1318) <= \<const0>\;
  LOCKSTEP_Master_Out(1319) <= \<const0>\;
  LOCKSTEP_Master_Out(1320) <= \<const0>\;
  LOCKSTEP_Master_Out(1321) <= \<const0>\;
  LOCKSTEP_Master_Out(1322) <= \<const0>\;
  LOCKSTEP_Master_Out(1323) <= \<const0>\;
  LOCKSTEP_Master_Out(1324) <= \<const0>\;
  LOCKSTEP_Master_Out(1325) <= \<const0>\;
  LOCKSTEP_Master_Out(1326) <= \<const0>\;
  LOCKSTEP_Master_Out(1327) <= \<const0>\;
  LOCKSTEP_Master_Out(1328) <= \<const0>\;
  LOCKSTEP_Master_Out(1329) <= \<const0>\;
  LOCKSTEP_Master_Out(1330) <= \<const0>\;
  LOCKSTEP_Master_Out(1331) <= \<const0>\;
  LOCKSTEP_Master_Out(1332) <= \<const0>\;
  LOCKSTEP_Master_Out(1333) <= \<const0>\;
  LOCKSTEP_Master_Out(1334) <= \<const0>\;
  LOCKSTEP_Master_Out(1335) <= \<const0>\;
  LOCKSTEP_Master_Out(1336) <= \<const0>\;
  LOCKSTEP_Master_Out(1337) <= \<const0>\;
  LOCKSTEP_Master_Out(1338) <= \<const0>\;
  LOCKSTEP_Master_Out(1339) <= \<const0>\;
  LOCKSTEP_Master_Out(1340) <= \<const0>\;
  LOCKSTEP_Master_Out(1341) <= \<const0>\;
  LOCKSTEP_Master_Out(1342) <= \<const0>\;
  LOCKSTEP_Master_Out(1343) <= \<const0>\;
  LOCKSTEP_Master_Out(1344) <= \<const0>\;
  LOCKSTEP_Master_Out(1345) <= \<const0>\;
  LOCKSTEP_Master_Out(1346) <= \<const0>\;
  LOCKSTEP_Master_Out(1347) <= \<const0>\;
  LOCKSTEP_Master_Out(1348) <= \<const0>\;
  LOCKSTEP_Master_Out(1349) <= \<const0>\;
  LOCKSTEP_Master_Out(1350) <= \<const0>\;
  LOCKSTEP_Master_Out(1351) <= \<const0>\;
  LOCKSTEP_Master_Out(1352) <= \<const0>\;
  LOCKSTEP_Master_Out(1353) <= \<const0>\;
  LOCKSTEP_Master_Out(1354) <= \<const0>\;
  LOCKSTEP_Master_Out(1355) <= \<const0>\;
  LOCKSTEP_Master_Out(1356) <= \<const0>\;
  LOCKSTEP_Master_Out(1357) <= \<const0>\;
  LOCKSTEP_Master_Out(1358) <= \<const0>\;
  LOCKSTEP_Master_Out(1359) <= \<const0>\;
  LOCKSTEP_Master_Out(1360) <= \<const0>\;
  LOCKSTEP_Master_Out(1361) <= \<const0>\;
  LOCKSTEP_Master_Out(1362) <= \<const0>\;
  LOCKSTEP_Master_Out(1363) <= \<const0>\;
  LOCKSTEP_Master_Out(1364) <= \<const0>\;
  LOCKSTEP_Master_Out(1365) <= \<const0>\;
  LOCKSTEP_Master_Out(1366) <= \<const0>\;
  LOCKSTEP_Master_Out(1367) <= \<const0>\;
  LOCKSTEP_Master_Out(1368) <= \<const0>\;
  LOCKSTEP_Master_Out(1369) <= \<const0>\;
  LOCKSTEP_Master_Out(1370) <= \<const0>\;
  LOCKSTEP_Master_Out(1371) <= \<const0>\;
  LOCKSTEP_Master_Out(1372) <= \<const0>\;
  LOCKSTEP_Master_Out(1373) <= \<const0>\;
  LOCKSTEP_Master_Out(1374) <= \<const0>\;
  LOCKSTEP_Master_Out(1375) <= \<const0>\;
  LOCKSTEP_Master_Out(1376) <= \<const0>\;
  LOCKSTEP_Master_Out(1377) <= \<const0>\;
  LOCKSTEP_Master_Out(1378) <= \<const0>\;
  LOCKSTEP_Master_Out(1379) <= \<const0>\;
  LOCKSTEP_Master_Out(1380) <= \<const0>\;
  LOCKSTEP_Master_Out(1381) <= \<const0>\;
  LOCKSTEP_Master_Out(1382) <= \<const0>\;
  LOCKSTEP_Master_Out(1383) <= \<const0>\;
  LOCKSTEP_Master_Out(1384) <= \<const0>\;
  LOCKSTEP_Master_Out(1385) <= \<const0>\;
  LOCKSTEP_Master_Out(1386) <= \<const0>\;
  LOCKSTEP_Master_Out(1387) <= \<const0>\;
  LOCKSTEP_Master_Out(1388) <= \<const0>\;
  LOCKSTEP_Master_Out(1389) <= \<const0>\;
  LOCKSTEP_Master_Out(1390) <= \<const0>\;
  LOCKSTEP_Master_Out(1391) <= \<const0>\;
  LOCKSTEP_Master_Out(1392) <= \<const0>\;
  LOCKSTEP_Master_Out(1393) <= \<const0>\;
  LOCKSTEP_Master_Out(1394) <= \<const0>\;
  LOCKSTEP_Master_Out(1395) <= \<const0>\;
  LOCKSTEP_Master_Out(1396) <= \<const0>\;
  LOCKSTEP_Master_Out(1397) <= \<const0>\;
  LOCKSTEP_Master_Out(1398) <= \<const0>\;
  LOCKSTEP_Master_Out(1399) <= \<const0>\;
  LOCKSTEP_Master_Out(1400) <= \<const0>\;
  LOCKSTEP_Master_Out(1401) <= \<const0>\;
  LOCKSTEP_Master_Out(1402) <= \<const0>\;
  LOCKSTEP_Master_Out(1403) <= \<const0>\;
  LOCKSTEP_Master_Out(1404) <= \<const0>\;
  LOCKSTEP_Master_Out(1405) <= \<const0>\;
  LOCKSTEP_Master_Out(1406) <= \<const0>\;
  LOCKSTEP_Master_Out(1407) <= \<const0>\;
  LOCKSTEP_Master_Out(1408) <= \<const0>\;
  LOCKSTEP_Master_Out(1409) <= \<const0>\;
  LOCKSTEP_Master_Out(1410) <= \<const0>\;
  LOCKSTEP_Master_Out(1411) <= \<const0>\;
  LOCKSTEP_Master_Out(1412) <= \<const0>\;
  LOCKSTEP_Master_Out(1413) <= \<const0>\;
  LOCKSTEP_Master_Out(1414) <= \<const0>\;
  LOCKSTEP_Master_Out(1415) <= \<const0>\;
  LOCKSTEP_Master_Out(1416) <= \<const0>\;
  LOCKSTEP_Master_Out(1417) <= \<const0>\;
  LOCKSTEP_Master_Out(1418) <= \<const0>\;
  LOCKSTEP_Master_Out(1419) <= \<const0>\;
  LOCKSTEP_Master_Out(1420) <= \<const0>\;
  LOCKSTEP_Master_Out(1421) <= \<const0>\;
  LOCKSTEP_Master_Out(1422) <= \<const0>\;
  LOCKSTEP_Master_Out(1423) <= \<const0>\;
  LOCKSTEP_Master_Out(1424) <= \<const0>\;
  LOCKSTEP_Master_Out(1425) <= \<const0>\;
  LOCKSTEP_Master_Out(1426) <= \<const0>\;
  LOCKSTEP_Master_Out(1427) <= \<const0>\;
  LOCKSTEP_Master_Out(1428) <= \<const0>\;
  LOCKSTEP_Master_Out(1429) <= \<const0>\;
  LOCKSTEP_Master_Out(1430) <= \<const0>\;
  LOCKSTEP_Master_Out(1431) <= \<const0>\;
  LOCKSTEP_Master_Out(1432) <= \<const0>\;
  LOCKSTEP_Master_Out(1433) <= \<const0>\;
  LOCKSTEP_Master_Out(1434) <= \<const0>\;
  LOCKSTEP_Master_Out(1435) <= \<const0>\;
  LOCKSTEP_Master_Out(1436) <= \<const0>\;
  LOCKSTEP_Master_Out(1437) <= \<const0>\;
  LOCKSTEP_Master_Out(1438) <= \<const0>\;
  LOCKSTEP_Master_Out(1439) <= \<const0>\;
  LOCKSTEP_Master_Out(1440) <= \<const0>\;
  LOCKSTEP_Master_Out(1441) <= \<const0>\;
  LOCKSTEP_Master_Out(1442) <= \<const0>\;
  LOCKSTEP_Master_Out(1443) <= \<const0>\;
  LOCKSTEP_Master_Out(1444) <= \<const0>\;
  LOCKSTEP_Master_Out(1445) <= \<const0>\;
  LOCKSTEP_Master_Out(1446) <= \<const0>\;
  LOCKSTEP_Master_Out(1447) <= \<const0>\;
  LOCKSTEP_Master_Out(1448) <= \<const0>\;
  LOCKSTEP_Master_Out(1449) <= \<const0>\;
  LOCKSTEP_Master_Out(1450) <= \<const0>\;
  LOCKSTEP_Master_Out(1451) <= \<const0>\;
  LOCKSTEP_Master_Out(1452) <= \<const0>\;
  LOCKSTEP_Master_Out(1453) <= \<const0>\;
  LOCKSTEP_Master_Out(1454) <= \<const0>\;
  LOCKSTEP_Master_Out(1455) <= \<const0>\;
  LOCKSTEP_Master_Out(1456) <= \<const0>\;
  LOCKSTEP_Master_Out(1457) <= \<const0>\;
  LOCKSTEP_Master_Out(1458) <= \<const0>\;
  LOCKSTEP_Master_Out(1459) <= \<const0>\;
  LOCKSTEP_Master_Out(1460) <= \<const0>\;
  LOCKSTEP_Master_Out(1461) <= \<const0>\;
  LOCKSTEP_Master_Out(1462) <= \<const0>\;
  LOCKSTEP_Master_Out(1463) <= \<const0>\;
  LOCKSTEP_Master_Out(1464) <= \<const0>\;
  LOCKSTEP_Master_Out(1465) <= \<const0>\;
  LOCKSTEP_Master_Out(1466) <= \<const0>\;
  LOCKSTEP_Master_Out(1467) <= \<const0>\;
  LOCKSTEP_Master_Out(1468) <= \<const0>\;
  LOCKSTEP_Master_Out(1469) <= \<const0>\;
  LOCKSTEP_Master_Out(1470) <= \<const0>\;
  LOCKSTEP_Master_Out(1471) <= \<const0>\;
  LOCKSTEP_Master_Out(1472) <= \<const0>\;
  LOCKSTEP_Master_Out(1473) <= \<const0>\;
  LOCKSTEP_Master_Out(1474) <= \<const0>\;
  LOCKSTEP_Master_Out(1475) <= \<const0>\;
  LOCKSTEP_Master_Out(1476) <= \<const0>\;
  LOCKSTEP_Master_Out(1477) <= \<const0>\;
  LOCKSTEP_Master_Out(1478) <= \<const0>\;
  LOCKSTEP_Master_Out(1479) <= \<const0>\;
  LOCKSTEP_Master_Out(1480) <= \<const0>\;
  LOCKSTEP_Master_Out(1481) <= \<const0>\;
  LOCKSTEP_Master_Out(1482) <= \<const0>\;
  LOCKSTEP_Master_Out(1483) <= \<const0>\;
  LOCKSTEP_Master_Out(1484) <= \<const0>\;
  LOCKSTEP_Master_Out(1485) <= \<const0>\;
  LOCKSTEP_Master_Out(1486) <= \<const0>\;
  LOCKSTEP_Master_Out(1487) <= \<const0>\;
  LOCKSTEP_Master_Out(1488) <= \<const0>\;
  LOCKSTEP_Master_Out(1489) <= \<const0>\;
  LOCKSTEP_Master_Out(1490) <= \<const0>\;
  LOCKSTEP_Master_Out(1491) <= \<const0>\;
  LOCKSTEP_Master_Out(1492) <= \<const0>\;
  LOCKSTEP_Master_Out(1493) <= \<const0>\;
  LOCKSTEP_Master_Out(1494) <= \<const0>\;
  LOCKSTEP_Master_Out(1495) <= \<const0>\;
  LOCKSTEP_Master_Out(1496) <= \<const0>\;
  LOCKSTEP_Master_Out(1497) <= \<const0>\;
  LOCKSTEP_Master_Out(1498) <= \<const0>\;
  LOCKSTEP_Master_Out(1499) <= \<const0>\;
  LOCKSTEP_Master_Out(1500) <= \<const0>\;
  LOCKSTEP_Master_Out(1501) <= \<const0>\;
  LOCKSTEP_Master_Out(1502) <= \<const0>\;
  LOCKSTEP_Master_Out(1503) <= \<const0>\;
  LOCKSTEP_Master_Out(1504) <= \<const0>\;
  LOCKSTEP_Master_Out(1505) <= \<const0>\;
  LOCKSTEP_Master_Out(1506) <= \<const0>\;
  LOCKSTEP_Master_Out(1507) <= \<const0>\;
  LOCKSTEP_Master_Out(1508) <= \<const0>\;
  LOCKSTEP_Master_Out(1509) <= \<const0>\;
  LOCKSTEP_Master_Out(1510) <= \<const0>\;
  LOCKSTEP_Master_Out(1511) <= \<const0>\;
  LOCKSTEP_Master_Out(1512) <= \<const0>\;
  LOCKSTEP_Master_Out(1513) <= \<const0>\;
  LOCKSTEP_Master_Out(1514) <= \<const0>\;
  LOCKSTEP_Master_Out(1515) <= \<const0>\;
  LOCKSTEP_Master_Out(1516) <= \<const0>\;
  LOCKSTEP_Master_Out(1517) <= \<const0>\;
  LOCKSTEP_Master_Out(1518) <= \<const0>\;
  LOCKSTEP_Master_Out(1519) <= \<const0>\;
  LOCKSTEP_Master_Out(1520) <= \<const0>\;
  LOCKSTEP_Master_Out(1521) <= \<const0>\;
  LOCKSTEP_Master_Out(1522) <= \<const0>\;
  LOCKSTEP_Master_Out(1523) <= \<const0>\;
  LOCKSTEP_Master_Out(1524) <= \<const0>\;
  LOCKSTEP_Master_Out(1525) <= \<const0>\;
  LOCKSTEP_Master_Out(1526) <= \<const0>\;
  LOCKSTEP_Master_Out(1527) <= \<const0>\;
  LOCKSTEP_Master_Out(1528) <= \<const0>\;
  LOCKSTEP_Master_Out(1529) <= \<const0>\;
  LOCKSTEP_Master_Out(1530) <= \<const0>\;
  LOCKSTEP_Master_Out(1531) <= \<const0>\;
  LOCKSTEP_Master_Out(1532) <= \<const0>\;
  LOCKSTEP_Master_Out(1533) <= \<const0>\;
  LOCKSTEP_Master_Out(1534) <= \<const0>\;
  LOCKSTEP_Master_Out(1535) <= \<const0>\;
  LOCKSTEP_Master_Out(1536) <= \<const0>\;
  LOCKSTEP_Master_Out(1537) <= \<const0>\;
  LOCKSTEP_Master_Out(1538) <= \<const0>\;
  LOCKSTEP_Master_Out(1539) <= \<const0>\;
  LOCKSTEP_Master_Out(1540) <= \<const0>\;
  LOCKSTEP_Master_Out(1541) <= \<const0>\;
  LOCKSTEP_Master_Out(1542) <= \<const0>\;
  LOCKSTEP_Master_Out(1543) <= \<const0>\;
  LOCKSTEP_Master_Out(1544) <= \<const0>\;
  LOCKSTEP_Master_Out(1545) <= \<const0>\;
  LOCKSTEP_Master_Out(1546) <= \<const0>\;
  LOCKSTEP_Master_Out(1547) <= \<const0>\;
  LOCKSTEP_Master_Out(1548) <= \<const0>\;
  LOCKSTEP_Master_Out(1549) <= \<const0>\;
  LOCKSTEP_Master_Out(1550) <= \<const0>\;
  LOCKSTEP_Master_Out(1551) <= \<const0>\;
  LOCKSTEP_Master_Out(1552) <= \<const0>\;
  LOCKSTEP_Master_Out(1553) <= \<const0>\;
  LOCKSTEP_Master_Out(1554) <= \<const0>\;
  LOCKSTEP_Master_Out(1555) <= \<const0>\;
  LOCKSTEP_Master_Out(1556) <= \<const0>\;
  LOCKSTEP_Master_Out(1557) <= \<const0>\;
  LOCKSTEP_Master_Out(1558) <= \<const0>\;
  LOCKSTEP_Master_Out(1559) <= \<const0>\;
  LOCKSTEP_Master_Out(1560) <= \<const0>\;
  LOCKSTEP_Master_Out(1561) <= \<const0>\;
  LOCKSTEP_Master_Out(1562) <= \<const0>\;
  LOCKSTEP_Master_Out(1563) <= \<const0>\;
  LOCKSTEP_Master_Out(1564) <= \<const0>\;
  LOCKSTEP_Master_Out(1565) <= \<const0>\;
  LOCKSTEP_Master_Out(1566) <= \<const0>\;
  LOCKSTEP_Master_Out(1567) <= \<const0>\;
  LOCKSTEP_Master_Out(1568) <= \<const0>\;
  LOCKSTEP_Master_Out(1569) <= \<const0>\;
  LOCKSTEP_Master_Out(1570) <= \<const0>\;
  LOCKSTEP_Master_Out(1571) <= \<const0>\;
  LOCKSTEP_Master_Out(1572) <= \<const0>\;
  LOCKSTEP_Master_Out(1573) <= \<const0>\;
  LOCKSTEP_Master_Out(1574) <= \<const0>\;
  LOCKSTEP_Master_Out(1575) <= \<const0>\;
  LOCKSTEP_Master_Out(1576) <= \<const0>\;
  LOCKSTEP_Master_Out(1577) <= \<const0>\;
  LOCKSTEP_Master_Out(1578) <= \<const0>\;
  LOCKSTEP_Master_Out(1579) <= \<const0>\;
  LOCKSTEP_Master_Out(1580) <= \<const0>\;
  LOCKSTEP_Master_Out(1581) <= \<const0>\;
  LOCKSTEP_Master_Out(1582) <= \<const0>\;
  LOCKSTEP_Master_Out(1583) <= \<const0>\;
  LOCKSTEP_Master_Out(1584) <= \<const0>\;
  LOCKSTEP_Master_Out(1585) <= \<const0>\;
  LOCKSTEP_Master_Out(1586) <= \<const0>\;
  LOCKSTEP_Master_Out(1587) <= \<const0>\;
  LOCKSTEP_Master_Out(1588) <= \<const0>\;
  LOCKSTEP_Master_Out(1589) <= \<const0>\;
  LOCKSTEP_Master_Out(1590) <= \<const0>\;
  LOCKSTEP_Master_Out(1591) <= \<const0>\;
  LOCKSTEP_Master_Out(1592) <= \<const0>\;
  LOCKSTEP_Master_Out(1593) <= \<const0>\;
  LOCKSTEP_Master_Out(1594) <= \<const0>\;
  LOCKSTEP_Master_Out(1595) <= \<const0>\;
  LOCKSTEP_Master_Out(1596) <= \<const0>\;
  LOCKSTEP_Master_Out(1597) <= \<const0>\;
  LOCKSTEP_Master_Out(1598) <= \<const0>\;
  LOCKSTEP_Master_Out(1599) <= \<const0>\;
  LOCKSTEP_Master_Out(1600) <= \<const0>\;
  LOCKSTEP_Master_Out(1601) <= \<const0>\;
  LOCKSTEP_Master_Out(1602) <= \<const0>\;
  LOCKSTEP_Master_Out(1603) <= \<const0>\;
  LOCKSTEP_Master_Out(1604) <= \<const0>\;
  LOCKSTEP_Master_Out(1605) <= \<const0>\;
  LOCKSTEP_Master_Out(1606) <= \<const0>\;
  LOCKSTEP_Master_Out(1607) <= \<const0>\;
  LOCKSTEP_Master_Out(1608) <= \<const0>\;
  LOCKSTEP_Master_Out(1609) <= \<const0>\;
  LOCKSTEP_Master_Out(1610) <= \<const0>\;
  LOCKSTEP_Master_Out(1611) <= \<const0>\;
  LOCKSTEP_Master_Out(1612) <= \<const0>\;
  LOCKSTEP_Master_Out(1613) <= \<const0>\;
  LOCKSTEP_Master_Out(1614) <= \<const0>\;
  LOCKSTEP_Master_Out(1615) <= \<const0>\;
  LOCKSTEP_Master_Out(1616) <= \<const0>\;
  LOCKSTEP_Master_Out(1617) <= \<const0>\;
  LOCKSTEP_Master_Out(1618) <= \<const0>\;
  LOCKSTEP_Master_Out(1619) <= \<const0>\;
  LOCKSTEP_Master_Out(1620) <= \<const0>\;
  LOCKSTEP_Master_Out(1621) <= \<const0>\;
  LOCKSTEP_Master_Out(1622) <= \<const0>\;
  LOCKSTEP_Master_Out(1623) <= \<const0>\;
  LOCKSTEP_Master_Out(1624) <= \<const0>\;
  LOCKSTEP_Master_Out(1625) <= \<const0>\;
  LOCKSTEP_Master_Out(1626) <= \<const0>\;
  LOCKSTEP_Master_Out(1627) <= \<const0>\;
  LOCKSTEP_Master_Out(1628) <= \<const0>\;
  LOCKSTEP_Master_Out(1629) <= \<const0>\;
  LOCKSTEP_Master_Out(1630) <= \<const0>\;
  LOCKSTEP_Master_Out(1631) <= \<const0>\;
  LOCKSTEP_Master_Out(1632) <= \<const0>\;
  LOCKSTEP_Master_Out(1633) <= \<const0>\;
  LOCKSTEP_Master_Out(1634) <= \<const0>\;
  LOCKSTEP_Master_Out(1635) <= \<const0>\;
  LOCKSTEP_Master_Out(1636) <= \<const0>\;
  LOCKSTEP_Master_Out(1637) <= \<const0>\;
  LOCKSTEP_Master_Out(1638) <= \<const0>\;
  LOCKSTEP_Master_Out(1639) <= \<const0>\;
  LOCKSTEP_Master_Out(1640) <= \<const0>\;
  LOCKSTEP_Master_Out(1641) <= \<const0>\;
  LOCKSTEP_Master_Out(1642) <= \<const0>\;
  LOCKSTEP_Master_Out(1643) <= \<const0>\;
  LOCKSTEP_Master_Out(1644) <= \<const0>\;
  LOCKSTEP_Master_Out(1645) <= \<const0>\;
  LOCKSTEP_Master_Out(1646) <= \<const0>\;
  LOCKSTEP_Master_Out(1647) <= \<const0>\;
  LOCKSTEP_Master_Out(1648) <= \<const0>\;
  LOCKSTEP_Master_Out(1649) <= \<const0>\;
  LOCKSTEP_Master_Out(1650) <= \<const0>\;
  LOCKSTEP_Master_Out(1651) <= \<const0>\;
  LOCKSTEP_Master_Out(1652) <= \<const0>\;
  LOCKSTEP_Master_Out(1653) <= \<const0>\;
  LOCKSTEP_Master_Out(1654) <= \<const0>\;
  LOCKSTEP_Master_Out(1655) <= \<const0>\;
  LOCKSTEP_Master_Out(1656) <= \<const0>\;
  LOCKSTEP_Master_Out(1657) <= \<const0>\;
  LOCKSTEP_Master_Out(1658) <= \<const0>\;
  LOCKSTEP_Master_Out(1659) <= \<const0>\;
  LOCKSTEP_Master_Out(1660) <= \<const0>\;
  LOCKSTEP_Master_Out(1661) <= \<const0>\;
  LOCKSTEP_Master_Out(1662) <= \<const0>\;
  LOCKSTEP_Master_Out(1663) <= \<const0>\;
  LOCKSTEP_Master_Out(1664) <= \<const0>\;
  LOCKSTEP_Master_Out(1665) <= \<const0>\;
  LOCKSTEP_Master_Out(1666) <= \<const0>\;
  LOCKSTEP_Master_Out(1667) <= \<const0>\;
  LOCKSTEP_Master_Out(1668) <= \<const0>\;
  LOCKSTEP_Master_Out(1669) <= \<const0>\;
  LOCKSTEP_Master_Out(1670) <= \<const0>\;
  LOCKSTEP_Master_Out(1671) <= \<const0>\;
  LOCKSTEP_Master_Out(1672) <= \<const0>\;
  LOCKSTEP_Master_Out(1673) <= \<const0>\;
  LOCKSTEP_Master_Out(1674) <= \<const0>\;
  LOCKSTEP_Master_Out(1675) <= \<const0>\;
  LOCKSTEP_Master_Out(1676) <= \<const0>\;
  LOCKSTEP_Master_Out(1677) <= \<const0>\;
  LOCKSTEP_Master_Out(1678) <= \<const0>\;
  LOCKSTEP_Master_Out(1679) <= \<const0>\;
  LOCKSTEP_Master_Out(1680) <= \<const0>\;
  LOCKSTEP_Master_Out(1681) <= \<const0>\;
  LOCKSTEP_Master_Out(1682) <= \<const0>\;
  LOCKSTEP_Master_Out(1683) <= \<const0>\;
  LOCKSTEP_Master_Out(1684) <= \<const0>\;
  LOCKSTEP_Master_Out(1685) <= \<const0>\;
  LOCKSTEP_Master_Out(1686) <= \<const0>\;
  LOCKSTEP_Master_Out(1687) <= \<const0>\;
  LOCKSTEP_Master_Out(1688) <= \<const0>\;
  LOCKSTEP_Master_Out(1689) <= \<const0>\;
  LOCKSTEP_Master_Out(1690) <= \<const0>\;
  LOCKSTEP_Master_Out(1691) <= \<const0>\;
  LOCKSTEP_Master_Out(1692) <= \<const0>\;
  LOCKSTEP_Master_Out(1693) <= \<const0>\;
  LOCKSTEP_Master_Out(1694) <= \<const0>\;
  LOCKSTEP_Master_Out(1695) <= \<const0>\;
  LOCKSTEP_Master_Out(1696) <= \<const0>\;
  LOCKSTEP_Master_Out(1697) <= \<const0>\;
  LOCKSTEP_Master_Out(1698) <= \<const0>\;
  LOCKSTEP_Master_Out(1699) <= \<const0>\;
  LOCKSTEP_Master_Out(1700) <= \<const0>\;
  LOCKSTEP_Master_Out(1701) <= \<const0>\;
  LOCKSTEP_Master_Out(1702) <= \<const0>\;
  LOCKSTEP_Master_Out(1703) <= \<const0>\;
  LOCKSTEP_Master_Out(1704) <= \<const0>\;
  LOCKSTEP_Master_Out(1705) <= \<const0>\;
  LOCKSTEP_Master_Out(1706) <= \<const0>\;
  LOCKSTEP_Master_Out(1707) <= \<const0>\;
  LOCKSTEP_Master_Out(1708) <= \<const0>\;
  LOCKSTEP_Master_Out(1709) <= \<const0>\;
  LOCKSTEP_Master_Out(1710) <= \<const0>\;
  LOCKSTEP_Master_Out(1711) <= \<const0>\;
  LOCKSTEP_Master_Out(1712) <= \<const0>\;
  LOCKSTEP_Master_Out(1713) <= \<const0>\;
  LOCKSTEP_Master_Out(1714) <= \<const0>\;
  LOCKSTEP_Master_Out(1715) <= \<const0>\;
  LOCKSTEP_Master_Out(1716) <= \<const0>\;
  LOCKSTEP_Master_Out(1717) <= \<const0>\;
  LOCKSTEP_Master_Out(1718) <= \<const0>\;
  LOCKSTEP_Master_Out(1719) <= \<const0>\;
  LOCKSTEP_Master_Out(1720) <= \<const0>\;
  LOCKSTEP_Master_Out(1721) <= \<const0>\;
  LOCKSTEP_Master_Out(1722) <= \<const0>\;
  LOCKSTEP_Master_Out(1723) <= \<const0>\;
  LOCKSTEP_Master_Out(1724) <= \<const0>\;
  LOCKSTEP_Master_Out(1725) <= \<const0>\;
  LOCKSTEP_Master_Out(1726) <= \<const0>\;
  LOCKSTEP_Master_Out(1727) <= \<const0>\;
  LOCKSTEP_Master_Out(1728) <= \<const0>\;
  LOCKSTEP_Master_Out(1729) <= \<const0>\;
  LOCKSTEP_Master_Out(1730) <= \<const0>\;
  LOCKSTEP_Master_Out(1731) <= \<const0>\;
  LOCKSTEP_Master_Out(1732) <= \<const0>\;
  LOCKSTEP_Master_Out(1733) <= \<const0>\;
  LOCKSTEP_Master_Out(1734) <= \<const0>\;
  LOCKSTEP_Master_Out(1735) <= \<const0>\;
  LOCKSTEP_Master_Out(1736) <= \<const0>\;
  LOCKSTEP_Master_Out(1737) <= \<const0>\;
  LOCKSTEP_Master_Out(1738) <= \<const0>\;
  LOCKSTEP_Master_Out(1739) <= \<const0>\;
  LOCKSTEP_Master_Out(1740) <= \<const0>\;
  LOCKSTEP_Master_Out(1741) <= \<const0>\;
  LOCKSTEP_Master_Out(1742) <= \<const0>\;
  LOCKSTEP_Master_Out(1743) <= \<const0>\;
  LOCKSTEP_Master_Out(1744) <= \<const0>\;
  LOCKSTEP_Master_Out(1745) <= \<const0>\;
  LOCKSTEP_Master_Out(1746) <= \<const0>\;
  LOCKSTEP_Master_Out(1747) <= \<const0>\;
  LOCKSTEP_Master_Out(1748) <= \<const0>\;
  LOCKSTEP_Master_Out(1749) <= \<const0>\;
  LOCKSTEP_Master_Out(1750) <= \<const0>\;
  LOCKSTEP_Master_Out(1751) <= \<const0>\;
  LOCKSTEP_Master_Out(1752) <= \<const0>\;
  LOCKSTEP_Master_Out(1753) <= \<const0>\;
  LOCKSTEP_Master_Out(1754) <= \<const0>\;
  LOCKSTEP_Master_Out(1755) <= \<const0>\;
  LOCKSTEP_Master_Out(1756) <= \<const0>\;
  LOCKSTEP_Master_Out(1757) <= \<const0>\;
  LOCKSTEP_Master_Out(1758) <= \<const0>\;
  LOCKSTEP_Master_Out(1759) <= \<const0>\;
  LOCKSTEP_Master_Out(1760) <= \<const0>\;
  LOCKSTEP_Master_Out(1761) <= \<const0>\;
  LOCKSTEP_Master_Out(1762) <= \<const0>\;
  LOCKSTEP_Master_Out(1763) <= \<const0>\;
  LOCKSTEP_Master_Out(1764) <= \<const0>\;
  LOCKSTEP_Master_Out(1765) <= \<const0>\;
  LOCKSTEP_Master_Out(1766) <= \<const0>\;
  LOCKSTEP_Master_Out(1767) <= \<const0>\;
  LOCKSTEP_Master_Out(1768) <= \<const0>\;
  LOCKSTEP_Master_Out(1769) <= \<const0>\;
  LOCKSTEP_Master_Out(1770) <= \<const0>\;
  LOCKSTEP_Master_Out(1771) <= \<const0>\;
  LOCKSTEP_Master_Out(1772) <= \<const0>\;
  LOCKSTEP_Master_Out(1773) <= \<const0>\;
  LOCKSTEP_Master_Out(1774) <= \<const0>\;
  LOCKSTEP_Master_Out(1775) <= \<const0>\;
  LOCKSTEP_Master_Out(1776) <= \<const0>\;
  LOCKSTEP_Master_Out(1777) <= \<const0>\;
  LOCKSTEP_Master_Out(1778) <= \<const0>\;
  LOCKSTEP_Master_Out(1779) <= \<const0>\;
  LOCKSTEP_Master_Out(1780) <= \<const0>\;
  LOCKSTEP_Master_Out(1781) <= \<const0>\;
  LOCKSTEP_Master_Out(1782) <= \<const0>\;
  LOCKSTEP_Master_Out(1783) <= \<const0>\;
  LOCKSTEP_Master_Out(1784) <= \<const0>\;
  LOCKSTEP_Master_Out(1785) <= \<const0>\;
  LOCKSTEP_Master_Out(1786) <= \<const0>\;
  LOCKSTEP_Master_Out(1787) <= \<const0>\;
  LOCKSTEP_Master_Out(1788) <= \<const0>\;
  LOCKSTEP_Master_Out(1789) <= \<const0>\;
  LOCKSTEP_Master_Out(1790) <= \<const0>\;
  LOCKSTEP_Master_Out(1791) <= \<const0>\;
  LOCKSTEP_Master_Out(1792) <= \<const0>\;
  LOCKSTEP_Master_Out(1793) <= \<const0>\;
  LOCKSTEP_Master_Out(1794) <= \<const0>\;
  LOCKSTEP_Master_Out(1795) <= \<const0>\;
  LOCKSTEP_Master_Out(1796) <= \<const0>\;
  LOCKSTEP_Master_Out(1797) <= \<const0>\;
  LOCKSTEP_Master_Out(1798) <= \<const0>\;
  LOCKSTEP_Master_Out(1799) <= \<const0>\;
  LOCKSTEP_Master_Out(1800) <= \<const0>\;
  LOCKSTEP_Master_Out(1801) <= \<const0>\;
  LOCKSTEP_Master_Out(1802) <= \<const0>\;
  LOCKSTEP_Master_Out(1803) <= \<const0>\;
  LOCKSTEP_Master_Out(1804) <= \<const0>\;
  LOCKSTEP_Master_Out(1805) <= \<const0>\;
  LOCKSTEP_Master_Out(1806) <= \<const0>\;
  LOCKSTEP_Master_Out(1807) <= \<const0>\;
  LOCKSTEP_Master_Out(1808) <= \<const0>\;
  LOCKSTEP_Master_Out(1809) <= \<const0>\;
  LOCKSTEP_Master_Out(1810) <= \<const0>\;
  LOCKSTEP_Master_Out(1811) <= \<const0>\;
  LOCKSTEP_Master_Out(1812) <= \<const0>\;
  LOCKSTEP_Master_Out(1813) <= \<const0>\;
  LOCKSTEP_Master_Out(1814) <= \<const0>\;
  LOCKSTEP_Master_Out(1815) <= \<const0>\;
  LOCKSTEP_Master_Out(1816) <= \<const0>\;
  LOCKSTEP_Master_Out(1817) <= \<const0>\;
  LOCKSTEP_Master_Out(1818) <= \<const0>\;
  LOCKSTEP_Master_Out(1819) <= \<const0>\;
  LOCKSTEP_Master_Out(1820) <= \<const0>\;
  LOCKSTEP_Master_Out(1821) <= \<const0>\;
  LOCKSTEP_Master_Out(1822) <= \<const0>\;
  LOCKSTEP_Master_Out(1823) <= \<const0>\;
  LOCKSTEP_Master_Out(1824) <= \<const0>\;
  LOCKSTEP_Master_Out(1825) <= \<const0>\;
  LOCKSTEP_Master_Out(1826) <= \<const0>\;
  LOCKSTEP_Master_Out(1827) <= \<const0>\;
  LOCKSTEP_Master_Out(1828) <= \<const0>\;
  LOCKSTEP_Master_Out(1829) <= \<const0>\;
  LOCKSTEP_Master_Out(1830) <= \<const0>\;
  LOCKSTEP_Master_Out(1831) <= \<const0>\;
  LOCKSTEP_Master_Out(1832) <= \<const0>\;
  LOCKSTEP_Master_Out(1833) <= \<const0>\;
  LOCKSTEP_Master_Out(1834) <= \<const0>\;
  LOCKSTEP_Master_Out(1835) <= \<const0>\;
  LOCKSTEP_Master_Out(1836) <= \<const0>\;
  LOCKSTEP_Master_Out(1837) <= \<const0>\;
  LOCKSTEP_Master_Out(1838) <= \<const0>\;
  LOCKSTEP_Master_Out(1839) <= \<const0>\;
  LOCKSTEP_Master_Out(1840) <= \<const0>\;
  LOCKSTEP_Master_Out(1841) <= \<const0>\;
  LOCKSTEP_Master_Out(1842) <= \<const0>\;
  LOCKSTEP_Master_Out(1843) <= \<const0>\;
  LOCKSTEP_Master_Out(1844) <= \<const0>\;
  LOCKSTEP_Master_Out(1845) <= \<const0>\;
  LOCKSTEP_Master_Out(1846) <= \<const0>\;
  LOCKSTEP_Master_Out(1847) <= \<const0>\;
  LOCKSTEP_Master_Out(1848) <= \<const0>\;
  LOCKSTEP_Master_Out(1849) <= \<const0>\;
  LOCKSTEP_Master_Out(1850) <= \<const0>\;
  LOCKSTEP_Master_Out(1851) <= \<const0>\;
  LOCKSTEP_Master_Out(1852) <= \<const0>\;
  LOCKSTEP_Master_Out(1853) <= \<const0>\;
  LOCKSTEP_Master_Out(1854) <= \<const0>\;
  LOCKSTEP_Master_Out(1855) <= \<const0>\;
  LOCKSTEP_Master_Out(1856) <= \<const0>\;
  LOCKSTEP_Master_Out(1857) <= \<const0>\;
  LOCKSTEP_Master_Out(1858) <= \<const0>\;
  LOCKSTEP_Master_Out(1859) <= \<const0>\;
  LOCKSTEP_Master_Out(1860) <= \<const0>\;
  LOCKSTEP_Master_Out(1861) <= \<const0>\;
  LOCKSTEP_Master_Out(1862) <= \<const0>\;
  LOCKSTEP_Master_Out(1863) <= \<const0>\;
  LOCKSTEP_Master_Out(1864) <= \<const0>\;
  LOCKSTEP_Master_Out(1865) <= \<const0>\;
  LOCKSTEP_Master_Out(1866) <= \<const0>\;
  LOCKSTEP_Master_Out(1867) <= \<const0>\;
  LOCKSTEP_Master_Out(1868) <= \<const0>\;
  LOCKSTEP_Master_Out(1869) <= \<const0>\;
  LOCKSTEP_Master_Out(1870) <= \<const0>\;
  LOCKSTEP_Master_Out(1871) <= \<const0>\;
  LOCKSTEP_Master_Out(1872) <= \<const0>\;
  LOCKSTEP_Master_Out(1873) <= \<const0>\;
  LOCKSTEP_Master_Out(1874) <= \<const0>\;
  LOCKSTEP_Master_Out(1875) <= \<const0>\;
  LOCKSTEP_Master_Out(1876) <= \<const0>\;
  LOCKSTEP_Master_Out(1877) <= \<const0>\;
  LOCKSTEP_Master_Out(1878) <= \<const0>\;
  LOCKSTEP_Master_Out(1879) <= \<const0>\;
  LOCKSTEP_Master_Out(1880) <= \<const0>\;
  LOCKSTEP_Master_Out(1881) <= \<const0>\;
  LOCKSTEP_Master_Out(1882) <= \<const0>\;
  LOCKSTEP_Master_Out(1883) <= \<const0>\;
  LOCKSTEP_Master_Out(1884) <= \<const0>\;
  LOCKSTEP_Master_Out(1885) <= \<const0>\;
  LOCKSTEP_Master_Out(1886) <= \<const0>\;
  LOCKSTEP_Master_Out(1887) <= \<const0>\;
  LOCKSTEP_Master_Out(1888) <= \<const0>\;
  LOCKSTEP_Master_Out(1889) <= \<const0>\;
  LOCKSTEP_Master_Out(1890) <= \<const0>\;
  LOCKSTEP_Master_Out(1891) <= \<const0>\;
  LOCKSTEP_Master_Out(1892) <= \<const0>\;
  LOCKSTEP_Master_Out(1893) <= \<const0>\;
  LOCKSTEP_Master_Out(1894) <= \<const0>\;
  LOCKSTEP_Master_Out(1895) <= \<const0>\;
  LOCKSTEP_Master_Out(1896) <= \<const0>\;
  LOCKSTEP_Master_Out(1897) <= \<const0>\;
  LOCKSTEP_Master_Out(1898) <= \<const0>\;
  LOCKSTEP_Master_Out(1899) <= \<const0>\;
  LOCKSTEP_Master_Out(1900) <= \<const0>\;
  LOCKSTEP_Master_Out(1901) <= \<const0>\;
  LOCKSTEP_Master_Out(1902) <= \<const0>\;
  LOCKSTEP_Master_Out(1903) <= \<const0>\;
  LOCKSTEP_Master_Out(1904) <= \<const0>\;
  LOCKSTEP_Master_Out(1905) <= \<const0>\;
  LOCKSTEP_Master_Out(1906) <= \<const0>\;
  LOCKSTEP_Master_Out(1907) <= \<const0>\;
  LOCKSTEP_Master_Out(1908) <= \<const0>\;
  LOCKSTEP_Master_Out(1909) <= \<const0>\;
  LOCKSTEP_Master_Out(1910) <= \<const0>\;
  LOCKSTEP_Master_Out(1911) <= \<const0>\;
  LOCKSTEP_Master_Out(1912) <= \<const0>\;
  LOCKSTEP_Master_Out(1913) <= \<const0>\;
  LOCKSTEP_Master_Out(1914) <= \<const0>\;
  LOCKSTEP_Master_Out(1915) <= \<const0>\;
  LOCKSTEP_Master_Out(1916) <= \<const0>\;
  LOCKSTEP_Master_Out(1917) <= \<const0>\;
  LOCKSTEP_Master_Out(1918) <= \<const0>\;
  LOCKSTEP_Master_Out(1919) <= \<const0>\;
  LOCKSTEP_Master_Out(1920) <= \<const0>\;
  LOCKSTEP_Master_Out(1921) <= \<const0>\;
  LOCKSTEP_Master_Out(1922) <= \<const0>\;
  LOCKSTEP_Master_Out(1923) <= \<const0>\;
  LOCKSTEP_Master_Out(1924) <= \<const0>\;
  LOCKSTEP_Master_Out(1925) <= \<const0>\;
  LOCKSTEP_Master_Out(1926) <= \<const0>\;
  LOCKSTEP_Master_Out(1927) <= \<const0>\;
  LOCKSTEP_Master_Out(1928) <= \<const0>\;
  LOCKSTEP_Master_Out(1929) <= \<const0>\;
  LOCKSTEP_Master_Out(1930) <= \<const0>\;
  LOCKSTEP_Master_Out(1931) <= \<const0>\;
  LOCKSTEP_Master_Out(1932) <= \<const0>\;
  LOCKSTEP_Master_Out(1933) <= \<const0>\;
  LOCKSTEP_Master_Out(1934) <= \<const0>\;
  LOCKSTEP_Master_Out(1935) <= \<const0>\;
  LOCKSTEP_Master_Out(1936) <= \<const0>\;
  LOCKSTEP_Master_Out(1937) <= \<const0>\;
  LOCKSTEP_Master_Out(1938) <= \<const0>\;
  LOCKSTEP_Master_Out(1939) <= \<const0>\;
  LOCKSTEP_Master_Out(1940) <= \<const0>\;
  LOCKSTEP_Master_Out(1941) <= \<const0>\;
  LOCKSTEP_Master_Out(1942) <= \<const0>\;
  LOCKSTEP_Master_Out(1943) <= \<const0>\;
  LOCKSTEP_Master_Out(1944) <= \<const0>\;
  LOCKSTEP_Master_Out(1945) <= \<const0>\;
  LOCKSTEP_Master_Out(1946) <= \<const0>\;
  LOCKSTEP_Master_Out(1947) <= \<const0>\;
  LOCKSTEP_Master_Out(1948) <= \<const0>\;
  LOCKSTEP_Master_Out(1949) <= \<const0>\;
  LOCKSTEP_Master_Out(1950) <= \<const0>\;
  LOCKSTEP_Master_Out(1951) <= \<const0>\;
  LOCKSTEP_Master_Out(1952) <= \<const0>\;
  LOCKSTEP_Master_Out(1953) <= \<const0>\;
  LOCKSTEP_Master_Out(1954) <= \<const0>\;
  LOCKSTEP_Master_Out(1955) <= \<const0>\;
  LOCKSTEP_Master_Out(1956) <= \<const0>\;
  LOCKSTEP_Master_Out(1957) <= \<const0>\;
  LOCKSTEP_Master_Out(1958) <= \<const0>\;
  LOCKSTEP_Master_Out(1959) <= \<const0>\;
  LOCKSTEP_Master_Out(1960) <= \<const0>\;
  LOCKSTEP_Master_Out(1961) <= \<const0>\;
  LOCKSTEP_Master_Out(1962) <= \<const0>\;
  LOCKSTEP_Master_Out(1963) <= \<const0>\;
  LOCKSTEP_Master_Out(1964) <= \<const0>\;
  LOCKSTEP_Master_Out(1965) <= \<const0>\;
  LOCKSTEP_Master_Out(1966) <= \<const0>\;
  LOCKSTEP_Master_Out(1967) <= \<const0>\;
  LOCKSTEP_Master_Out(1968) <= \<const0>\;
  LOCKSTEP_Master_Out(1969) <= \<const0>\;
  LOCKSTEP_Master_Out(1970) <= \<const0>\;
  LOCKSTEP_Master_Out(1971) <= \<const0>\;
  LOCKSTEP_Master_Out(1972) <= \<const0>\;
  LOCKSTEP_Master_Out(1973) <= \<const0>\;
  LOCKSTEP_Master_Out(1974) <= \<const0>\;
  LOCKSTEP_Master_Out(1975) <= \<const0>\;
  LOCKSTEP_Master_Out(1976) <= \<const0>\;
  LOCKSTEP_Master_Out(1977) <= \<const0>\;
  LOCKSTEP_Master_Out(1978) <= \<const0>\;
  LOCKSTEP_Master_Out(1979) <= \<const0>\;
  LOCKSTEP_Master_Out(1980) <= \<const0>\;
  LOCKSTEP_Master_Out(1981) <= \<const0>\;
  LOCKSTEP_Master_Out(1982) <= \<const0>\;
  LOCKSTEP_Master_Out(1983) <= \<const0>\;
  LOCKSTEP_Master_Out(1984) <= \<const0>\;
  LOCKSTEP_Master_Out(1985) <= \<const0>\;
  LOCKSTEP_Master_Out(1986) <= \<const0>\;
  LOCKSTEP_Master_Out(1987) <= \<const0>\;
  LOCKSTEP_Master_Out(1988) <= \<const0>\;
  LOCKSTEP_Master_Out(1989) <= \<const0>\;
  LOCKSTEP_Master_Out(1990) <= \<const0>\;
  LOCKSTEP_Master_Out(1991) <= \<const0>\;
  LOCKSTEP_Master_Out(1992) <= \<const0>\;
  LOCKSTEP_Master_Out(1993) <= \<const0>\;
  LOCKSTEP_Master_Out(1994) <= \<const0>\;
  LOCKSTEP_Master_Out(1995) <= \<const0>\;
  LOCKSTEP_Master_Out(1996) <= \<const0>\;
  LOCKSTEP_Master_Out(1997) <= \<const0>\;
  LOCKSTEP_Master_Out(1998) <= \<const0>\;
  LOCKSTEP_Master_Out(1999) <= \<const0>\;
  LOCKSTEP_Master_Out(2000) <= \<const0>\;
  LOCKSTEP_Master_Out(2001) <= \<const0>\;
  LOCKSTEP_Master_Out(2002) <= \<const0>\;
  LOCKSTEP_Master_Out(2003) <= \<const0>\;
  LOCKSTEP_Master_Out(2004) <= \<const0>\;
  LOCKSTEP_Master_Out(2005) <= \<const0>\;
  LOCKSTEP_Master_Out(2006) <= \<const0>\;
  LOCKSTEP_Master_Out(2007) <= \<const0>\;
  LOCKSTEP_Master_Out(2008) <= \<const0>\;
  LOCKSTEP_Master_Out(2009) <= \<const0>\;
  LOCKSTEP_Master_Out(2010) <= \<const0>\;
  LOCKSTEP_Master_Out(2011) <= \<const0>\;
  LOCKSTEP_Master_Out(2012) <= \<const0>\;
  LOCKSTEP_Master_Out(2013) <= \<const0>\;
  LOCKSTEP_Master_Out(2014) <= \<const0>\;
  LOCKSTEP_Master_Out(2015) <= \<const0>\;
  LOCKSTEP_Master_Out(2016) <= \<const0>\;
  LOCKSTEP_Master_Out(2017) <= \<const0>\;
  LOCKSTEP_Master_Out(2018) <= \<const0>\;
  LOCKSTEP_Master_Out(2019) <= \<const0>\;
  LOCKSTEP_Master_Out(2020) <= \<const0>\;
  LOCKSTEP_Master_Out(2021) <= \<const0>\;
  LOCKSTEP_Master_Out(2022) <= \<const0>\;
  LOCKSTEP_Master_Out(2023) <= \<const0>\;
  LOCKSTEP_Master_Out(2024) <= \<const0>\;
  LOCKSTEP_Master_Out(2025) <= \<const0>\;
  LOCKSTEP_Master_Out(2026) <= \<const0>\;
  LOCKSTEP_Master_Out(2027) <= \<const0>\;
  LOCKSTEP_Master_Out(2028) <= \<const0>\;
  LOCKSTEP_Master_Out(2029) <= \<const0>\;
  LOCKSTEP_Master_Out(2030) <= \<const0>\;
  LOCKSTEP_Master_Out(2031) <= \<const0>\;
  LOCKSTEP_Master_Out(2032) <= \<const0>\;
  LOCKSTEP_Master_Out(2033) <= \<const0>\;
  LOCKSTEP_Master_Out(2034) <= \<const0>\;
  LOCKSTEP_Master_Out(2035) <= \<const0>\;
  LOCKSTEP_Master_Out(2036) <= \<const0>\;
  LOCKSTEP_Master_Out(2037) <= \<const0>\;
  LOCKSTEP_Master_Out(2038) <= \<const0>\;
  LOCKSTEP_Master_Out(2039) <= \<const0>\;
  LOCKSTEP_Master_Out(2040) <= \<const0>\;
  LOCKSTEP_Master_Out(2041) <= \<const0>\;
  LOCKSTEP_Master_Out(2042) <= \<const0>\;
  LOCKSTEP_Master_Out(2043) <= \<const0>\;
  LOCKSTEP_Master_Out(2044) <= \<const0>\;
  LOCKSTEP_Master_Out(2045) <= \<const0>\;
  LOCKSTEP_Master_Out(2046) <= \<const0>\;
  LOCKSTEP_Master_Out(2047) <= \<const0>\;
  LOCKSTEP_Master_Out(2048) <= \<const0>\;
  LOCKSTEP_Master_Out(2049) <= \<const0>\;
  LOCKSTEP_Master_Out(2050) <= \<const0>\;
  LOCKSTEP_Master_Out(2051) <= \<const0>\;
  LOCKSTEP_Master_Out(2052) <= \<const0>\;
  LOCKSTEP_Master_Out(2053) <= \<const0>\;
  LOCKSTEP_Master_Out(2054) <= \<const0>\;
  LOCKSTEP_Master_Out(2055) <= \<const0>\;
  LOCKSTEP_Master_Out(2056) <= \<const0>\;
  LOCKSTEP_Master_Out(2057) <= \<const0>\;
  LOCKSTEP_Master_Out(2058) <= \<const0>\;
  LOCKSTEP_Master_Out(2059) <= \<const0>\;
  LOCKSTEP_Master_Out(2060) <= \<const0>\;
  LOCKSTEP_Master_Out(2061) <= \<const0>\;
  LOCKSTEP_Master_Out(2062) <= \<const0>\;
  LOCKSTEP_Master_Out(2063) <= \<const0>\;
  LOCKSTEP_Master_Out(2064) <= \<const0>\;
  LOCKSTEP_Master_Out(2065) <= \<const0>\;
  LOCKSTEP_Master_Out(2066) <= \<const0>\;
  LOCKSTEP_Master_Out(2067) <= \<const0>\;
  LOCKSTEP_Master_Out(2068) <= \<const0>\;
  LOCKSTEP_Master_Out(2069) <= \<const0>\;
  LOCKSTEP_Master_Out(2070) <= \<const0>\;
  LOCKSTEP_Master_Out(2071) <= \<const0>\;
  LOCKSTEP_Master_Out(2072) <= \<const0>\;
  LOCKSTEP_Master_Out(2073) <= \<const0>\;
  LOCKSTEP_Master_Out(2074) <= \<const0>\;
  LOCKSTEP_Master_Out(2075) <= \<const0>\;
  LOCKSTEP_Master_Out(2076) <= \<const0>\;
  LOCKSTEP_Master_Out(2077) <= \<const0>\;
  LOCKSTEP_Master_Out(2078) <= \<const0>\;
  LOCKSTEP_Master_Out(2079) <= \<const0>\;
  LOCKSTEP_Master_Out(2080) <= \<const0>\;
  LOCKSTEP_Master_Out(2081) <= \<const0>\;
  LOCKSTEP_Master_Out(2082) <= \<const0>\;
  LOCKSTEP_Master_Out(2083) <= \<const0>\;
  LOCKSTEP_Master_Out(2084) <= \<const0>\;
  LOCKSTEP_Master_Out(2085) <= \<const0>\;
  LOCKSTEP_Master_Out(2086) <= \<const0>\;
  LOCKSTEP_Master_Out(2087) <= \<const0>\;
  LOCKSTEP_Master_Out(2088) <= \<const0>\;
  LOCKSTEP_Master_Out(2089) <= \<const0>\;
  LOCKSTEP_Master_Out(2090) <= \<const0>\;
  LOCKSTEP_Master_Out(2091) <= \<const0>\;
  LOCKSTEP_Master_Out(2092) <= \<const0>\;
  LOCKSTEP_Master_Out(2093) <= \<const0>\;
  LOCKSTEP_Master_Out(2094) <= \<const0>\;
  LOCKSTEP_Master_Out(2095) <= \<const0>\;
  LOCKSTEP_Master_Out(2096) <= \<const0>\;
  LOCKSTEP_Master_Out(2097) <= \<const0>\;
  LOCKSTEP_Master_Out(2098) <= \<const0>\;
  LOCKSTEP_Master_Out(2099) <= \<const0>\;
  LOCKSTEP_Master_Out(2100) <= \<const0>\;
  LOCKSTEP_Master_Out(2101) <= \<const0>\;
  LOCKSTEP_Master_Out(2102) <= \<const0>\;
  LOCKSTEP_Master_Out(2103) <= \<const0>\;
  LOCKSTEP_Master_Out(2104) <= \<const0>\;
  LOCKSTEP_Master_Out(2105) <= \<const0>\;
  LOCKSTEP_Master_Out(2106) <= \<const0>\;
  LOCKSTEP_Master_Out(2107) <= \<const0>\;
  LOCKSTEP_Master_Out(2108) <= \<const0>\;
  LOCKSTEP_Master_Out(2109) <= \<const0>\;
  LOCKSTEP_Master_Out(2110) <= \<const0>\;
  LOCKSTEP_Master_Out(2111) <= \<const0>\;
  LOCKSTEP_Master_Out(2112) <= \<const0>\;
  LOCKSTEP_Master_Out(2113) <= \<const0>\;
  LOCKSTEP_Master_Out(2114) <= \<const0>\;
  LOCKSTEP_Master_Out(2115) <= \<const0>\;
  LOCKSTEP_Master_Out(2116) <= \<const0>\;
  LOCKSTEP_Master_Out(2117) <= \<const0>\;
  LOCKSTEP_Master_Out(2118) <= \<const0>\;
  LOCKSTEP_Master_Out(2119) <= \<const0>\;
  LOCKSTEP_Master_Out(2120) <= \<const0>\;
  LOCKSTEP_Master_Out(2121) <= \<const0>\;
  LOCKSTEP_Master_Out(2122) <= \<const0>\;
  LOCKSTEP_Master_Out(2123) <= \<const0>\;
  LOCKSTEP_Master_Out(2124) <= \<const0>\;
  LOCKSTEP_Master_Out(2125) <= \<const0>\;
  LOCKSTEP_Master_Out(2126) <= \<const0>\;
  LOCKSTEP_Master_Out(2127) <= \<const0>\;
  LOCKSTEP_Master_Out(2128) <= \<const0>\;
  LOCKSTEP_Master_Out(2129) <= \<const0>\;
  LOCKSTEP_Master_Out(2130) <= \<const0>\;
  LOCKSTEP_Master_Out(2131) <= \<const0>\;
  LOCKSTEP_Master_Out(2132) <= \<const0>\;
  LOCKSTEP_Master_Out(2133) <= \<const0>\;
  LOCKSTEP_Master_Out(2134) <= \<const0>\;
  LOCKSTEP_Master_Out(2135) <= \<const0>\;
  LOCKSTEP_Master_Out(2136) <= \<const0>\;
  LOCKSTEP_Master_Out(2137) <= \<const0>\;
  LOCKSTEP_Master_Out(2138) <= \<const0>\;
  LOCKSTEP_Master_Out(2139) <= \<const0>\;
  LOCKSTEP_Master_Out(2140) <= \<const0>\;
  LOCKSTEP_Master_Out(2141) <= \<const0>\;
  LOCKSTEP_Master_Out(2142) <= \<const0>\;
  LOCKSTEP_Master_Out(2143) <= \<const0>\;
  LOCKSTEP_Master_Out(2144) <= \<const0>\;
  LOCKSTEP_Master_Out(2145) <= \<const0>\;
  LOCKSTEP_Master_Out(2146) <= \<const0>\;
  LOCKSTEP_Master_Out(2147) <= \<const0>\;
  LOCKSTEP_Master_Out(2148) <= \<const0>\;
  LOCKSTEP_Master_Out(2149) <= \<const0>\;
  LOCKSTEP_Master_Out(2150) <= \<const0>\;
  LOCKSTEP_Master_Out(2151) <= \<const0>\;
  LOCKSTEP_Master_Out(2152) <= \<const0>\;
  LOCKSTEP_Master_Out(2153) <= \<const0>\;
  LOCKSTEP_Master_Out(2154) <= \<const0>\;
  LOCKSTEP_Master_Out(2155) <= \<const0>\;
  LOCKSTEP_Master_Out(2156) <= \<const0>\;
  LOCKSTEP_Master_Out(2157) <= \<const0>\;
  LOCKSTEP_Master_Out(2158) <= \<const0>\;
  LOCKSTEP_Master_Out(2159) <= \<const0>\;
  LOCKSTEP_Master_Out(2160) <= \<const0>\;
  LOCKSTEP_Master_Out(2161) <= \<const0>\;
  LOCKSTEP_Master_Out(2162) <= \<const0>\;
  LOCKSTEP_Master_Out(2163) <= \<const0>\;
  LOCKSTEP_Master_Out(2164) <= \<const0>\;
  LOCKSTEP_Master_Out(2165) <= \<const0>\;
  LOCKSTEP_Master_Out(2166) <= \<const0>\;
  LOCKSTEP_Master_Out(2167) <= \<const0>\;
  LOCKSTEP_Master_Out(2168) <= \<const0>\;
  LOCKSTEP_Master_Out(2169) <= \<const0>\;
  LOCKSTEP_Master_Out(2170) <= \<const0>\;
  LOCKSTEP_Master_Out(2171) <= \<const0>\;
  LOCKSTEP_Master_Out(2172) <= \<const0>\;
  LOCKSTEP_Master_Out(2173) <= \<const0>\;
  LOCKSTEP_Master_Out(2174) <= \<const0>\;
  LOCKSTEP_Master_Out(2175) <= \<const0>\;
  LOCKSTEP_Master_Out(2176) <= \<const0>\;
  LOCKSTEP_Master_Out(2177) <= \<const0>\;
  LOCKSTEP_Master_Out(2178) <= \<const0>\;
  LOCKSTEP_Master_Out(2179) <= \<const0>\;
  LOCKSTEP_Master_Out(2180) <= \<const0>\;
  LOCKSTEP_Master_Out(2181) <= \<const0>\;
  LOCKSTEP_Master_Out(2182) <= \<const0>\;
  LOCKSTEP_Master_Out(2183) <= \<const0>\;
  LOCKSTEP_Master_Out(2184) <= \<const0>\;
  LOCKSTEP_Master_Out(2185) <= \<const0>\;
  LOCKSTEP_Master_Out(2186) <= \<const0>\;
  LOCKSTEP_Master_Out(2187) <= \<const0>\;
  LOCKSTEP_Master_Out(2188) <= \<const0>\;
  LOCKSTEP_Master_Out(2189) <= \<const0>\;
  LOCKSTEP_Master_Out(2190) <= \<const0>\;
  LOCKSTEP_Master_Out(2191) <= \<const0>\;
  LOCKSTEP_Master_Out(2192) <= \<const0>\;
  LOCKSTEP_Master_Out(2193) <= \<const0>\;
  LOCKSTEP_Master_Out(2194) <= \<const0>\;
  LOCKSTEP_Master_Out(2195) <= \<const0>\;
  LOCKSTEP_Master_Out(2196) <= \<const0>\;
  LOCKSTEP_Master_Out(2197) <= \<const0>\;
  LOCKSTEP_Master_Out(2198) <= \<const0>\;
  LOCKSTEP_Master_Out(2199) <= \<const0>\;
  LOCKSTEP_Master_Out(2200) <= \<const0>\;
  LOCKSTEP_Master_Out(2201) <= \<const0>\;
  LOCKSTEP_Master_Out(2202) <= \<const0>\;
  LOCKSTEP_Master_Out(2203) <= \<const0>\;
  LOCKSTEP_Master_Out(2204) <= \<const0>\;
  LOCKSTEP_Master_Out(2205) <= \<const0>\;
  LOCKSTEP_Master_Out(2206) <= \<const0>\;
  LOCKSTEP_Master_Out(2207) <= \<const0>\;
  LOCKSTEP_Master_Out(2208) <= \<const0>\;
  LOCKSTEP_Master_Out(2209) <= \<const0>\;
  LOCKSTEP_Master_Out(2210) <= \<const0>\;
  LOCKSTEP_Master_Out(2211) <= \<const0>\;
  LOCKSTEP_Master_Out(2212) <= \<const0>\;
  LOCKSTEP_Master_Out(2213) <= \<const0>\;
  LOCKSTEP_Master_Out(2214) <= \<const0>\;
  LOCKSTEP_Master_Out(2215) <= \<const0>\;
  LOCKSTEP_Master_Out(2216) <= \<const0>\;
  LOCKSTEP_Master_Out(2217) <= \<const0>\;
  LOCKSTEP_Master_Out(2218) <= \<const0>\;
  LOCKSTEP_Master_Out(2219) <= \<const0>\;
  LOCKSTEP_Master_Out(2220) <= \<const0>\;
  LOCKSTEP_Master_Out(2221) <= \<const0>\;
  LOCKSTEP_Master_Out(2222) <= \<const0>\;
  LOCKSTEP_Master_Out(2223) <= \<const0>\;
  LOCKSTEP_Master_Out(2224) <= \<const0>\;
  LOCKSTEP_Master_Out(2225) <= \<const0>\;
  LOCKSTEP_Master_Out(2226) <= \<const0>\;
  LOCKSTEP_Master_Out(2227) <= \<const0>\;
  LOCKSTEP_Master_Out(2228) <= \<const0>\;
  LOCKSTEP_Master_Out(2229) <= \<const0>\;
  LOCKSTEP_Master_Out(2230) <= \<const0>\;
  LOCKSTEP_Master_Out(2231) <= \<const0>\;
  LOCKSTEP_Master_Out(2232) <= \<const0>\;
  LOCKSTEP_Master_Out(2233) <= \<const0>\;
  LOCKSTEP_Master_Out(2234) <= \<const0>\;
  LOCKSTEP_Master_Out(2235) <= \<const0>\;
  LOCKSTEP_Master_Out(2236) <= \<const0>\;
  LOCKSTEP_Master_Out(2237) <= \<const0>\;
  LOCKSTEP_Master_Out(2238) <= \<const0>\;
  LOCKSTEP_Master_Out(2239) <= \<const0>\;
  LOCKSTEP_Master_Out(2240) <= \<const0>\;
  LOCKSTEP_Master_Out(2241) <= \<const0>\;
  LOCKSTEP_Master_Out(2242) <= \<const0>\;
  LOCKSTEP_Master_Out(2243) <= \<const0>\;
  LOCKSTEP_Master_Out(2244) <= \<const0>\;
  LOCKSTEP_Master_Out(2245) <= \<const0>\;
  LOCKSTEP_Master_Out(2246) <= \<const0>\;
  LOCKSTEP_Master_Out(2247) <= \<const0>\;
  LOCKSTEP_Master_Out(2248) <= \<const0>\;
  LOCKSTEP_Master_Out(2249) <= \<const0>\;
  LOCKSTEP_Master_Out(2250) <= \<const0>\;
  LOCKSTEP_Master_Out(2251) <= \<const0>\;
  LOCKSTEP_Master_Out(2252) <= \<const0>\;
  LOCKSTEP_Master_Out(2253) <= \<const0>\;
  LOCKSTEP_Master_Out(2254) <= \<const0>\;
  LOCKSTEP_Master_Out(2255) <= \<const0>\;
  LOCKSTEP_Master_Out(2256) <= \<const0>\;
  LOCKSTEP_Master_Out(2257) <= \<const0>\;
  LOCKSTEP_Master_Out(2258) <= \<const0>\;
  LOCKSTEP_Master_Out(2259) <= \<const0>\;
  LOCKSTEP_Master_Out(2260) <= \<const0>\;
  LOCKSTEP_Master_Out(2261) <= \<const0>\;
  LOCKSTEP_Master_Out(2262) <= \<const0>\;
  LOCKSTEP_Master_Out(2263) <= \<const0>\;
  LOCKSTEP_Master_Out(2264) <= \<const0>\;
  LOCKSTEP_Master_Out(2265) <= \<const0>\;
  LOCKSTEP_Master_Out(2266) <= \<const0>\;
  LOCKSTEP_Master_Out(2267) <= \<const0>\;
  LOCKSTEP_Master_Out(2268) <= \<const0>\;
  LOCKSTEP_Master_Out(2269) <= \<const0>\;
  LOCKSTEP_Master_Out(2270) <= \<const0>\;
  LOCKSTEP_Master_Out(2271) <= \<const0>\;
  LOCKSTEP_Master_Out(2272) <= \<const0>\;
  LOCKSTEP_Master_Out(2273) <= \<const0>\;
  LOCKSTEP_Master_Out(2274) <= \<const0>\;
  LOCKSTEP_Master_Out(2275) <= \<const0>\;
  LOCKSTEP_Master_Out(2276) <= \<const0>\;
  LOCKSTEP_Master_Out(2277) <= \<const0>\;
  LOCKSTEP_Master_Out(2278) <= \<const0>\;
  LOCKSTEP_Master_Out(2279) <= \<const0>\;
  LOCKSTEP_Master_Out(2280) <= \<const0>\;
  LOCKSTEP_Master_Out(2281) <= \<const0>\;
  LOCKSTEP_Master_Out(2282) <= \<const0>\;
  LOCKSTEP_Master_Out(2283) <= \<const0>\;
  LOCKSTEP_Master_Out(2284) <= \<const0>\;
  LOCKSTEP_Master_Out(2285) <= \<const0>\;
  LOCKSTEP_Master_Out(2286) <= \<const0>\;
  LOCKSTEP_Master_Out(2287) <= \<const0>\;
  LOCKSTEP_Master_Out(2288) <= \<const0>\;
  LOCKSTEP_Master_Out(2289) <= \<const0>\;
  LOCKSTEP_Master_Out(2290) <= \<const0>\;
  LOCKSTEP_Master_Out(2291) <= \<const0>\;
  LOCKSTEP_Master_Out(2292) <= \<const0>\;
  LOCKSTEP_Master_Out(2293) <= \<const0>\;
  LOCKSTEP_Master_Out(2294) <= \<const0>\;
  LOCKSTEP_Master_Out(2295) <= \<const0>\;
  LOCKSTEP_Master_Out(2296) <= \<const0>\;
  LOCKSTEP_Master_Out(2297) <= \<const0>\;
  LOCKSTEP_Master_Out(2298) <= \<const0>\;
  LOCKSTEP_Master_Out(2299) <= \<const0>\;
  LOCKSTEP_Master_Out(2300) <= \<const0>\;
  LOCKSTEP_Master_Out(2301) <= \<const0>\;
  LOCKSTEP_Master_Out(2302) <= \<const0>\;
  LOCKSTEP_Master_Out(2303) <= \<const0>\;
  LOCKSTEP_Master_Out(2304) <= \<const0>\;
  LOCKSTEP_Master_Out(2305) <= \<const0>\;
  LOCKSTEP_Master_Out(2306) <= \<const0>\;
  LOCKSTEP_Master_Out(2307) <= \<const0>\;
  LOCKSTEP_Master_Out(2308) <= \<const0>\;
  LOCKSTEP_Master_Out(2309) <= \<const0>\;
  LOCKSTEP_Master_Out(2310) <= \<const0>\;
  LOCKSTEP_Master_Out(2311) <= \<const0>\;
  LOCKSTEP_Master_Out(2312) <= \<const0>\;
  LOCKSTEP_Master_Out(2313) <= \<const0>\;
  LOCKSTEP_Master_Out(2314) <= \<const0>\;
  LOCKSTEP_Master_Out(2315) <= \<const0>\;
  LOCKSTEP_Master_Out(2316) <= \<const0>\;
  LOCKSTEP_Master_Out(2317) <= \<const0>\;
  LOCKSTEP_Master_Out(2318) <= \<const0>\;
  LOCKSTEP_Master_Out(2319) <= \<const0>\;
  LOCKSTEP_Master_Out(2320) <= \<const0>\;
  LOCKSTEP_Master_Out(2321) <= \<const0>\;
  LOCKSTEP_Master_Out(2322) <= \<const0>\;
  LOCKSTEP_Master_Out(2323) <= \<const0>\;
  LOCKSTEP_Master_Out(2324) <= \<const0>\;
  LOCKSTEP_Master_Out(2325) <= \<const0>\;
  LOCKSTEP_Master_Out(2326) <= \<const0>\;
  LOCKSTEP_Master_Out(2327) <= \<const0>\;
  LOCKSTEP_Master_Out(2328) <= \<const0>\;
  LOCKSTEP_Master_Out(2329) <= \<const0>\;
  LOCKSTEP_Master_Out(2330) <= \<const0>\;
  LOCKSTEP_Master_Out(2331) <= \<const0>\;
  LOCKSTEP_Master_Out(2332) <= \<const0>\;
  LOCKSTEP_Master_Out(2333) <= \<const0>\;
  LOCKSTEP_Master_Out(2334) <= \<const0>\;
  LOCKSTEP_Master_Out(2335) <= \<const0>\;
  LOCKSTEP_Master_Out(2336) <= \<const0>\;
  LOCKSTEP_Master_Out(2337) <= \<const0>\;
  LOCKSTEP_Master_Out(2338) <= \<const0>\;
  LOCKSTEP_Master_Out(2339) <= \<const0>\;
  LOCKSTEP_Master_Out(2340) <= \<const0>\;
  LOCKSTEP_Master_Out(2341) <= \<const0>\;
  LOCKSTEP_Master_Out(2342) <= \<const0>\;
  LOCKSTEP_Master_Out(2343) <= \<const0>\;
  LOCKSTEP_Master_Out(2344) <= \<const0>\;
  LOCKSTEP_Master_Out(2345) <= \<const0>\;
  LOCKSTEP_Master_Out(2346) <= \<const0>\;
  LOCKSTEP_Master_Out(2347) <= \<const0>\;
  LOCKSTEP_Master_Out(2348) <= \<const0>\;
  LOCKSTEP_Master_Out(2349) <= \<const0>\;
  LOCKSTEP_Master_Out(2350) <= \<const0>\;
  LOCKSTEP_Master_Out(2351) <= \<const0>\;
  LOCKSTEP_Master_Out(2352) <= \<const0>\;
  LOCKSTEP_Master_Out(2353) <= \<const0>\;
  LOCKSTEP_Master_Out(2354) <= \<const0>\;
  LOCKSTEP_Master_Out(2355) <= \<const0>\;
  LOCKSTEP_Master_Out(2356) <= \<const0>\;
  LOCKSTEP_Master_Out(2357) <= \<const0>\;
  LOCKSTEP_Master_Out(2358) <= \<const0>\;
  LOCKSTEP_Master_Out(2359) <= \<const0>\;
  LOCKSTEP_Master_Out(2360) <= \<const0>\;
  LOCKSTEP_Master_Out(2361) <= \<const0>\;
  LOCKSTEP_Master_Out(2362) <= \<const0>\;
  LOCKSTEP_Master_Out(2363) <= \<const0>\;
  LOCKSTEP_Master_Out(2364) <= \<const0>\;
  LOCKSTEP_Master_Out(2365) <= \<const0>\;
  LOCKSTEP_Master_Out(2366) <= \<const0>\;
  LOCKSTEP_Master_Out(2367) <= \<const0>\;
  LOCKSTEP_Master_Out(2368) <= \<const0>\;
  LOCKSTEP_Master_Out(2369) <= \<const0>\;
  LOCKSTEP_Master_Out(2370) <= \<const0>\;
  LOCKSTEP_Master_Out(2371) <= \<const0>\;
  LOCKSTEP_Master_Out(2372) <= \<const0>\;
  LOCKSTEP_Master_Out(2373) <= \<const0>\;
  LOCKSTEP_Master_Out(2374) <= \<const0>\;
  LOCKSTEP_Master_Out(2375) <= \<const0>\;
  LOCKSTEP_Master_Out(2376) <= \<const0>\;
  LOCKSTEP_Master_Out(2377) <= \<const0>\;
  LOCKSTEP_Master_Out(2378) <= \<const0>\;
  LOCKSTEP_Master_Out(2379) <= \<const0>\;
  LOCKSTEP_Master_Out(2380) <= \<const0>\;
  LOCKSTEP_Master_Out(2381) <= \<const0>\;
  LOCKSTEP_Master_Out(2382) <= \<const0>\;
  LOCKSTEP_Master_Out(2383) <= \<const0>\;
  LOCKSTEP_Master_Out(2384) <= \<const0>\;
  LOCKSTEP_Master_Out(2385) <= \<const0>\;
  LOCKSTEP_Master_Out(2386) <= \<const0>\;
  LOCKSTEP_Master_Out(2387) <= \<const0>\;
  LOCKSTEP_Master_Out(2388) <= \<const0>\;
  LOCKSTEP_Master_Out(2389) <= \<const0>\;
  LOCKSTEP_Master_Out(2390) <= \<const0>\;
  LOCKSTEP_Master_Out(2391) <= \<const0>\;
  LOCKSTEP_Master_Out(2392) <= \<const0>\;
  LOCKSTEP_Master_Out(2393) <= \<const0>\;
  LOCKSTEP_Master_Out(2394) <= \<const0>\;
  LOCKSTEP_Master_Out(2395) <= \<const0>\;
  LOCKSTEP_Master_Out(2396) <= \<const0>\;
  LOCKSTEP_Master_Out(2397) <= \<const0>\;
  LOCKSTEP_Master_Out(2398) <= \<const0>\;
  LOCKSTEP_Master_Out(2399) <= \<const0>\;
  LOCKSTEP_Master_Out(2400) <= \<const0>\;
  LOCKSTEP_Master_Out(2401) <= \<const0>\;
  LOCKSTEP_Master_Out(2402) <= \<const0>\;
  LOCKSTEP_Master_Out(2403) <= \<const0>\;
  LOCKSTEP_Master_Out(2404) <= \<const0>\;
  LOCKSTEP_Master_Out(2405) <= \<const0>\;
  LOCKSTEP_Master_Out(2406) <= \<const0>\;
  LOCKSTEP_Master_Out(2407) <= \<const0>\;
  LOCKSTEP_Master_Out(2408) <= \<const0>\;
  LOCKSTEP_Master_Out(2409) <= \<const0>\;
  LOCKSTEP_Master_Out(2410) <= \<const0>\;
  LOCKSTEP_Master_Out(2411) <= \<const0>\;
  LOCKSTEP_Master_Out(2412) <= \<const0>\;
  LOCKSTEP_Master_Out(2413) <= \<const0>\;
  LOCKSTEP_Master_Out(2414) <= \<const0>\;
  LOCKSTEP_Master_Out(2415) <= \<const0>\;
  LOCKSTEP_Master_Out(2416) <= \<const0>\;
  LOCKSTEP_Master_Out(2417) <= \<const0>\;
  LOCKSTEP_Master_Out(2418) <= \<const0>\;
  LOCKSTEP_Master_Out(2419) <= \<const0>\;
  LOCKSTEP_Master_Out(2420) <= \<const0>\;
  LOCKSTEP_Master_Out(2421) <= \<const0>\;
  LOCKSTEP_Master_Out(2422) <= \<const0>\;
  LOCKSTEP_Master_Out(2423) <= \<const0>\;
  LOCKSTEP_Master_Out(2424) <= \<const0>\;
  LOCKSTEP_Master_Out(2425) <= \<const0>\;
  LOCKSTEP_Master_Out(2426) <= \<const0>\;
  LOCKSTEP_Master_Out(2427) <= \<const0>\;
  LOCKSTEP_Master_Out(2428) <= \<const0>\;
  LOCKSTEP_Master_Out(2429) <= \<const0>\;
  LOCKSTEP_Master_Out(2430) <= \<const0>\;
  LOCKSTEP_Master_Out(2431) <= \<const0>\;
  LOCKSTEP_Master_Out(2432) <= \<const0>\;
  LOCKSTEP_Master_Out(2433) <= \<const0>\;
  LOCKSTEP_Master_Out(2434) <= \<const0>\;
  LOCKSTEP_Master_Out(2435) <= \<const0>\;
  LOCKSTEP_Master_Out(2436) <= \<const0>\;
  LOCKSTEP_Master_Out(2437) <= \<const0>\;
  LOCKSTEP_Master_Out(2438) <= \<const0>\;
  LOCKSTEP_Master_Out(2439) <= \<const0>\;
  LOCKSTEP_Master_Out(2440) <= \<const0>\;
  LOCKSTEP_Master_Out(2441) <= \<const0>\;
  LOCKSTEP_Master_Out(2442) <= \<const0>\;
  LOCKSTEP_Master_Out(2443) <= \<const0>\;
  LOCKSTEP_Master_Out(2444) <= \<const0>\;
  LOCKSTEP_Master_Out(2445) <= \<const0>\;
  LOCKSTEP_Master_Out(2446) <= \<const0>\;
  LOCKSTEP_Master_Out(2447) <= \<const0>\;
  LOCKSTEP_Master_Out(2448) <= \<const0>\;
  LOCKSTEP_Master_Out(2449) <= \<const0>\;
  LOCKSTEP_Master_Out(2450) <= \<const0>\;
  LOCKSTEP_Master_Out(2451) <= \<const0>\;
  LOCKSTEP_Master_Out(2452) <= \<const0>\;
  LOCKSTEP_Master_Out(2453) <= \<const0>\;
  LOCKSTEP_Master_Out(2454) <= \<const0>\;
  LOCKSTEP_Master_Out(2455) <= \<const0>\;
  LOCKSTEP_Master_Out(2456) <= \<const0>\;
  LOCKSTEP_Master_Out(2457) <= \<const0>\;
  LOCKSTEP_Master_Out(2458) <= \<const0>\;
  LOCKSTEP_Master_Out(2459) <= \<const0>\;
  LOCKSTEP_Master_Out(2460) <= \<const0>\;
  LOCKSTEP_Master_Out(2461) <= \<const0>\;
  LOCKSTEP_Master_Out(2462) <= \<const0>\;
  LOCKSTEP_Master_Out(2463) <= \<const0>\;
  LOCKSTEP_Master_Out(2464) <= \<const0>\;
  LOCKSTEP_Master_Out(2465) <= \<const0>\;
  LOCKSTEP_Master_Out(2466) <= \<const0>\;
  LOCKSTEP_Master_Out(2467) <= \<const0>\;
  LOCKSTEP_Master_Out(2468) <= \<const0>\;
  LOCKSTEP_Master_Out(2469) <= \<const0>\;
  LOCKSTEP_Master_Out(2470) <= \<const0>\;
  LOCKSTEP_Master_Out(2471) <= \<const0>\;
  LOCKSTEP_Master_Out(2472) <= \<const0>\;
  LOCKSTEP_Master_Out(2473) <= \<const0>\;
  LOCKSTEP_Master_Out(2474) <= \<const0>\;
  LOCKSTEP_Master_Out(2475) <= \<const0>\;
  LOCKSTEP_Master_Out(2476) <= \<const0>\;
  LOCKSTEP_Master_Out(2477) <= \<const0>\;
  LOCKSTEP_Master_Out(2478) <= \<const0>\;
  LOCKSTEP_Master_Out(2479) <= \<const0>\;
  LOCKSTEP_Master_Out(2480) <= \<const0>\;
  LOCKSTEP_Master_Out(2481) <= \<const0>\;
  LOCKSTEP_Master_Out(2482) <= \<const0>\;
  LOCKSTEP_Master_Out(2483) <= \<const0>\;
  LOCKSTEP_Master_Out(2484) <= \<const0>\;
  LOCKSTEP_Master_Out(2485) <= \<const0>\;
  LOCKSTEP_Master_Out(2486) <= \<const0>\;
  LOCKSTEP_Master_Out(2487) <= \<const0>\;
  LOCKSTEP_Master_Out(2488) <= \<const0>\;
  LOCKSTEP_Master_Out(2489) <= \<const0>\;
  LOCKSTEP_Master_Out(2490) <= \<const0>\;
  LOCKSTEP_Master_Out(2491) <= \<const0>\;
  LOCKSTEP_Master_Out(2492) <= \<const0>\;
  LOCKSTEP_Master_Out(2493) <= \<const0>\;
  LOCKSTEP_Master_Out(2494) <= \<const0>\;
  LOCKSTEP_Master_Out(2495) <= \<const0>\;
  LOCKSTEP_Master_Out(2496) <= \<const0>\;
  LOCKSTEP_Master_Out(2497) <= \<const0>\;
  LOCKSTEP_Master_Out(2498) <= \<const0>\;
  LOCKSTEP_Master_Out(2499) <= \<const0>\;
  LOCKSTEP_Master_Out(2500) <= \<const0>\;
  LOCKSTEP_Master_Out(2501) <= \<const0>\;
  LOCKSTEP_Master_Out(2502) <= \<const0>\;
  LOCKSTEP_Master_Out(2503) <= \<const0>\;
  LOCKSTEP_Master_Out(2504) <= \<const0>\;
  LOCKSTEP_Master_Out(2505) <= \<const0>\;
  LOCKSTEP_Master_Out(2506) <= \<const0>\;
  LOCKSTEP_Master_Out(2507) <= \<const0>\;
  LOCKSTEP_Master_Out(2508) <= \<const0>\;
  LOCKSTEP_Master_Out(2509) <= \<const0>\;
  LOCKSTEP_Master_Out(2510) <= \<const0>\;
  LOCKSTEP_Master_Out(2511) <= \<const0>\;
  LOCKSTEP_Master_Out(2512) <= \<const0>\;
  LOCKSTEP_Master_Out(2513) <= \<const0>\;
  LOCKSTEP_Master_Out(2514) <= \<const0>\;
  LOCKSTEP_Master_Out(2515) <= \<const0>\;
  LOCKSTEP_Master_Out(2516) <= \<const0>\;
  LOCKSTEP_Master_Out(2517) <= \<const0>\;
  LOCKSTEP_Master_Out(2518) <= \<const0>\;
  LOCKSTEP_Master_Out(2519) <= \<const0>\;
  LOCKSTEP_Master_Out(2520) <= \<const0>\;
  LOCKSTEP_Master_Out(2521) <= \<const0>\;
  LOCKSTEP_Master_Out(2522) <= \<const0>\;
  LOCKSTEP_Master_Out(2523) <= \<const0>\;
  LOCKSTEP_Master_Out(2524) <= \<const0>\;
  LOCKSTEP_Master_Out(2525) <= \<const0>\;
  LOCKSTEP_Master_Out(2526) <= \<const0>\;
  LOCKSTEP_Master_Out(2527) <= \<const0>\;
  LOCKSTEP_Master_Out(2528) <= \<const0>\;
  LOCKSTEP_Master_Out(2529) <= \<const0>\;
  LOCKSTEP_Master_Out(2530) <= \<const0>\;
  LOCKSTEP_Master_Out(2531) <= \<const0>\;
  LOCKSTEP_Master_Out(2532) <= \<const0>\;
  LOCKSTEP_Master_Out(2533) <= \<const0>\;
  LOCKSTEP_Master_Out(2534) <= \<const0>\;
  LOCKSTEP_Master_Out(2535) <= \<const0>\;
  LOCKSTEP_Master_Out(2536) <= \<const0>\;
  LOCKSTEP_Master_Out(2537) <= \<const0>\;
  LOCKSTEP_Master_Out(2538) <= \<const0>\;
  LOCKSTEP_Master_Out(2539) <= \<const0>\;
  LOCKSTEP_Master_Out(2540) <= \<const0>\;
  LOCKSTEP_Master_Out(2541) <= \<const0>\;
  LOCKSTEP_Master_Out(2542) <= \<const0>\;
  LOCKSTEP_Master_Out(2543) <= \<const0>\;
  LOCKSTEP_Master_Out(2544) <= \<const0>\;
  LOCKSTEP_Master_Out(2545) <= \<const0>\;
  LOCKSTEP_Master_Out(2546) <= \<const0>\;
  LOCKSTEP_Master_Out(2547) <= \<const0>\;
  LOCKSTEP_Master_Out(2548) <= \<const0>\;
  LOCKSTEP_Master_Out(2549) <= \<const0>\;
  LOCKSTEP_Master_Out(2550) <= \<const0>\;
  LOCKSTEP_Master_Out(2551) <= \<const0>\;
  LOCKSTEP_Master_Out(2552) <= \<const0>\;
  LOCKSTEP_Master_Out(2553) <= \<const0>\;
  LOCKSTEP_Master_Out(2554) <= \<const0>\;
  LOCKSTEP_Master_Out(2555) <= \<const0>\;
  LOCKSTEP_Master_Out(2556) <= \<const0>\;
  LOCKSTEP_Master_Out(2557) <= \<const0>\;
  LOCKSTEP_Master_Out(2558) <= \<const0>\;
  LOCKSTEP_Master_Out(2559) <= \<const0>\;
  LOCKSTEP_Master_Out(2560) <= \<const0>\;
  LOCKSTEP_Master_Out(2561) <= \<const0>\;
  LOCKSTEP_Master_Out(2562) <= \<const0>\;
  LOCKSTEP_Master_Out(2563) <= \<const0>\;
  LOCKSTEP_Master_Out(2564) <= \<const0>\;
  LOCKSTEP_Master_Out(2565) <= \<const0>\;
  LOCKSTEP_Master_Out(2566) <= \<const0>\;
  LOCKSTEP_Master_Out(2567) <= \<const0>\;
  LOCKSTEP_Master_Out(2568) <= \<const0>\;
  LOCKSTEP_Master_Out(2569) <= \<const0>\;
  LOCKSTEP_Master_Out(2570) <= \<const0>\;
  LOCKSTEP_Master_Out(2571) <= \<const0>\;
  LOCKSTEP_Master_Out(2572) <= \<const0>\;
  LOCKSTEP_Master_Out(2573) <= \<const0>\;
  LOCKSTEP_Master_Out(2574) <= \<const0>\;
  LOCKSTEP_Master_Out(2575) <= \<const0>\;
  LOCKSTEP_Master_Out(2576) <= \<const0>\;
  LOCKSTEP_Master_Out(2577) <= \<const0>\;
  LOCKSTEP_Master_Out(2578) <= \<const0>\;
  LOCKSTEP_Master_Out(2579) <= \<const0>\;
  LOCKSTEP_Master_Out(2580) <= \<const0>\;
  LOCKSTEP_Master_Out(2581) <= \<const0>\;
  LOCKSTEP_Master_Out(2582) <= \<const0>\;
  LOCKSTEP_Master_Out(2583) <= \<const0>\;
  LOCKSTEP_Master_Out(2584) <= \<const0>\;
  LOCKSTEP_Master_Out(2585) <= \<const0>\;
  LOCKSTEP_Master_Out(2586) <= \<const0>\;
  LOCKSTEP_Master_Out(2587) <= \<const0>\;
  LOCKSTEP_Master_Out(2588) <= \<const0>\;
  LOCKSTEP_Master_Out(2589) <= \<const0>\;
  LOCKSTEP_Master_Out(2590) <= \<const0>\;
  LOCKSTEP_Master_Out(2591) <= \<const0>\;
  LOCKSTEP_Master_Out(2592) <= \<const0>\;
  LOCKSTEP_Master_Out(2593) <= \<const0>\;
  LOCKSTEP_Master_Out(2594) <= \<const0>\;
  LOCKSTEP_Master_Out(2595) <= \<const0>\;
  LOCKSTEP_Master_Out(2596) <= \<const0>\;
  LOCKSTEP_Master_Out(2597) <= \<const0>\;
  LOCKSTEP_Master_Out(2598) <= \<const0>\;
  LOCKSTEP_Master_Out(2599) <= \<const0>\;
  LOCKSTEP_Master_Out(2600) <= \<const0>\;
  LOCKSTEP_Master_Out(2601) <= \<const0>\;
  LOCKSTEP_Master_Out(2602) <= \<const0>\;
  LOCKSTEP_Master_Out(2603) <= \<const0>\;
  LOCKSTEP_Master_Out(2604) <= \<const0>\;
  LOCKSTEP_Master_Out(2605) <= \<const0>\;
  LOCKSTEP_Master_Out(2606) <= \<const0>\;
  LOCKSTEP_Master_Out(2607) <= \<const0>\;
  LOCKSTEP_Master_Out(2608) <= \<const0>\;
  LOCKSTEP_Master_Out(2609) <= \<const0>\;
  LOCKSTEP_Master_Out(2610) <= \<const0>\;
  LOCKSTEP_Master_Out(2611) <= \<const0>\;
  LOCKSTEP_Master_Out(2612) <= \<const0>\;
  LOCKSTEP_Master_Out(2613) <= \<const0>\;
  LOCKSTEP_Master_Out(2614) <= \<const0>\;
  LOCKSTEP_Master_Out(2615) <= \<const0>\;
  LOCKSTEP_Master_Out(2616) <= \<const0>\;
  LOCKSTEP_Master_Out(2617) <= \<const0>\;
  LOCKSTEP_Master_Out(2618) <= \<const0>\;
  LOCKSTEP_Master_Out(2619) <= \<const0>\;
  LOCKSTEP_Master_Out(2620) <= \<const0>\;
  LOCKSTEP_Master_Out(2621) <= \<const0>\;
  LOCKSTEP_Master_Out(2622) <= \<const0>\;
  LOCKSTEP_Master_Out(2623) <= \<const0>\;
  LOCKSTEP_Master_Out(2624) <= \<const0>\;
  LOCKSTEP_Master_Out(2625) <= \<const0>\;
  LOCKSTEP_Master_Out(2626) <= \<const0>\;
  LOCKSTEP_Master_Out(2627) <= \<const0>\;
  LOCKSTEP_Master_Out(2628) <= \<const0>\;
  LOCKSTEP_Master_Out(2629) <= \<const0>\;
  LOCKSTEP_Master_Out(2630) <= \<const0>\;
  LOCKSTEP_Master_Out(2631) <= \<const0>\;
  LOCKSTEP_Master_Out(2632) <= \<const0>\;
  LOCKSTEP_Master_Out(2633) <= \<const0>\;
  LOCKSTEP_Master_Out(2634) <= \<const0>\;
  LOCKSTEP_Master_Out(2635) <= \<const0>\;
  LOCKSTEP_Master_Out(2636) <= \<const0>\;
  LOCKSTEP_Master_Out(2637) <= \<const0>\;
  LOCKSTEP_Master_Out(2638) <= \<const0>\;
  LOCKSTEP_Master_Out(2639) <= \<const0>\;
  LOCKSTEP_Master_Out(2640) <= \<const0>\;
  LOCKSTEP_Master_Out(2641) <= \<const0>\;
  LOCKSTEP_Master_Out(2642) <= \<const0>\;
  LOCKSTEP_Master_Out(2643) <= \<const0>\;
  LOCKSTEP_Master_Out(2644) <= \<const0>\;
  LOCKSTEP_Master_Out(2645) <= \<const0>\;
  LOCKSTEP_Master_Out(2646) <= \<const0>\;
  LOCKSTEP_Master_Out(2647) <= \<const0>\;
  LOCKSTEP_Master_Out(2648) <= \<const0>\;
  LOCKSTEP_Master_Out(2649) <= \<const0>\;
  LOCKSTEP_Master_Out(2650) <= \<const0>\;
  LOCKSTEP_Master_Out(2651) <= \<const0>\;
  LOCKSTEP_Master_Out(2652) <= \<const0>\;
  LOCKSTEP_Master_Out(2653) <= \<const0>\;
  LOCKSTEP_Master_Out(2654) <= \<const0>\;
  LOCKSTEP_Master_Out(2655) <= \<const0>\;
  LOCKSTEP_Master_Out(2656) <= \<const0>\;
  LOCKSTEP_Master_Out(2657) <= \<const0>\;
  LOCKSTEP_Master_Out(2658) <= \<const0>\;
  LOCKSTEP_Master_Out(2659) <= \<const0>\;
  LOCKSTEP_Master_Out(2660) <= \<const0>\;
  LOCKSTEP_Master_Out(2661) <= \<const0>\;
  LOCKSTEP_Master_Out(2662) <= \<const0>\;
  LOCKSTEP_Master_Out(2663) <= \<const0>\;
  LOCKSTEP_Master_Out(2664) <= \<const0>\;
  LOCKSTEP_Master_Out(2665) <= \<const0>\;
  LOCKSTEP_Master_Out(2666) <= \<const0>\;
  LOCKSTEP_Master_Out(2667) <= \<const0>\;
  LOCKSTEP_Master_Out(2668) <= \<const0>\;
  LOCKSTEP_Master_Out(2669) <= \<const0>\;
  LOCKSTEP_Master_Out(2670) <= \<const0>\;
  LOCKSTEP_Master_Out(2671) <= \<const0>\;
  LOCKSTEP_Master_Out(2672) <= \<const0>\;
  LOCKSTEP_Master_Out(2673) <= \<const0>\;
  LOCKSTEP_Master_Out(2674) <= \<const0>\;
  LOCKSTEP_Master_Out(2675) <= \<const0>\;
  LOCKSTEP_Master_Out(2676) <= \<const0>\;
  LOCKSTEP_Master_Out(2677) <= \<const0>\;
  LOCKSTEP_Master_Out(2678) <= \<const0>\;
  LOCKSTEP_Master_Out(2679) <= \<const0>\;
  LOCKSTEP_Master_Out(2680) <= \<const0>\;
  LOCKSTEP_Master_Out(2681) <= \<const0>\;
  LOCKSTEP_Master_Out(2682) <= \<const0>\;
  LOCKSTEP_Master_Out(2683) <= \<const0>\;
  LOCKSTEP_Master_Out(2684) <= \<const0>\;
  LOCKSTEP_Master_Out(2685) <= \<const0>\;
  LOCKSTEP_Master_Out(2686) <= \<const0>\;
  LOCKSTEP_Master_Out(2687) <= \<const0>\;
  LOCKSTEP_Master_Out(2688) <= \<const0>\;
  LOCKSTEP_Master_Out(2689) <= \<const0>\;
  LOCKSTEP_Master_Out(2690) <= \<const0>\;
  LOCKSTEP_Master_Out(2691) <= \<const0>\;
  LOCKSTEP_Master_Out(2692) <= \<const0>\;
  LOCKSTEP_Master_Out(2693) <= \<const0>\;
  LOCKSTEP_Master_Out(2694) <= \<const0>\;
  LOCKSTEP_Master_Out(2695) <= \<const0>\;
  LOCKSTEP_Master_Out(2696) <= \<const0>\;
  LOCKSTEP_Master_Out(2697) <= \<const0>\;
  LOCKSTEP_Master_Out(2698) <= \<const0>\;
  LOCKSTEP_Master_Out(2699) <= \<const0>\;
  LOCKSTEP_Master_Out(2700) <= \<const0>\;
  LOCKSTEP_Master_Out(2701) <= \<const0>\;
  LOCKSTEP_Master_Out(2702) <= \<const0>\;
  LOCKSTEP_Master_Out(2703) <= \<const0>\;
  LOCKSTEP_Master_Out(2704) <= \<const0>\;
  LOCKSTEP_Master_Out(2705) <= \<const0>\;
  LOCKSTEP_Master_Out(2706) <= \<const0>\;
  LOCKSTEP_Master_Out(2707) <= \<const0>\;
  LOCKSTEP_Master_Out(2708) <= \<const0>\;
  LOCKSTEP_Master_Out(2709) <= \<const0>\;
  LOCKSTEP_Master_Out(2710) <= \<const0>\;
  LOCKSTEP_Master_Out(2711) <= \<const0>\;
  LOCKSTEP_Master_Out(2712) <= \<const0>\;
  LOCKSTEP_Master_Out(2713) <= \<const0>\;
  LOCKSTEP_Master_Out(2714) <= \<const0>\;
  LOCKSTEP_Master_Out(2715) <= \<const0>\;
  LOCKSTEP_Master_Out(2716) <= \<const0>\;
  LOCKSTEP_Master_Out(2717) <= \<const0>\;
  LOCKSTEP_Master_Out(2718) <= \<const0>\;
  LOCKSTEP_Master_Out(2719) <= \<const0>\;
  LOCKSTEP_Master_Out(2720) <= \<const0>\;
  LOCKSTEP_Master_Out(2721) <= \<const0>\;
  LOCKSTEP_Master_Out(2722) <= \<const0>\;
  LOCKSTEP_Master_Out(2723) <= \<const0>\;
  LOCKSTEP_Master_Out(2724) <= \<const0>\;
  LOCKSTEP_Master_Out(2725) <= \<const0>\;
  LOCKSTEP_Master_Out(2726) <= \<const0>\;
  LOCKSTEP_Master_Out(2727) <= \<const0>\;
  LOCKSTEP_Master_Out(2728) <= \<const0>\;
  LOCKSTEP_Master_Out(2729) <= \<const0>\;
  LOCKSTEP_Master_Out(2730) <= \<const0>\;
  LOCKSTEP_Master_Out(2731) <= \<const0>\;
  LOCKSTEP_Master_Out(2732) <= \<const0>\;
  LOCKSTEP_Master_Out(2733) <= \<const0>\;
  LOCKSTEP_Master_Out(2734) <= \<const0>\;
  LOCKSTEP_Master_Out(2735) <= \<const0>\;
  LOCKSTEP_Master_Out(2736) <= \<const0>\;
  LOCKSTEP_Master_Out(2737) <= \<const0>\;
  LOCKSTEP_Master_Out(2738) <= \<const0>\;
  LOCKSTEP_Master_Out(2739) <= \<const0>\;
  LOCKSTEP_Master_Out(2740) <= \<const0>\;
  LOCKSTEP_Master_Out(2741) <= \<const0>\;
  LOCKSTEP_Master_Out(2742) <= \<const0>\;
  LOCKSTEP_Master_Out(2743) <= \<const0>\;
  LOCKSTEP_Master_Out(2744) <= \<const0>\;
  LOCKSTEP_Master_Out(2745) <= \<const0>\;
  LOCKSTEP_Master_Out(2746) <= \<const0>\;
  LOCKSTEP_Master_Out(2747) <= \<const0>\;
  LOCKSTEP_Master_Out(2748) <= \<const0>\;
  LOCKSTEP_Master_Out(2749) <= \<const0>\;
  LOCKSTEP_Master_Out(2750) <= \<const0>\;
  LOCKSTEP_Master_Out(2751) <= \<const0>\;
  LOCKSTEP_Master_Out(2752) <= \<const0>\;
  LOCKSTEP_Master_Out(2753) <= \<const0>\;
  LOCKSTEP_Master_Out(2754) <= \<const0>\;
  LOCKSTEP_Master_Out(2755) <= \<const0>\;
  LOCKSTEP_Master_Out(2756) <= \<const0>\;
  LOCKSTEP_Master_Out(2757) <= \<const0>\;
  LOCKSTEP_Master_Out(2758) <= \<const0>\;
  LOCKSTEP_Master_Out(2759) <= \<const0>\;
  LOCKSTEP_Master_Out(2760) <= \<const0>\;
  LOCKSTEP_Master_Out(2761) <= \<const0>\;
  LOCKSTEP_Master_Out(2762) <= \<const0>\;
  LOCKSTEP_Master_Out(2763) <= \<const0>\;
  LOCKSTEP_Master_Out(2764) <= \<const0>\;
  LOCKSTEP_Master_Out(2765) <= \<const0>\;
  LOCKSTEP_Master_Out(2766) <= \<const0>\;
  LOCKSTEP_Master_Out(2767) <= \<const0>\;
  LOCKSTEP_Master_Out(2768) <= \<const0>\;
  LOCKSTEP_Master_Out(2769) <= \<const0>\;
  LOCKSTEP_Master_Out(2770) <= \<const0>\;
  LOCKSTEP_Master_Out(2771) <= \<const0>\;
  LOCKSTEP_Master_Out(2772) <= \<const0>\;
  LOCKSTEP_Master_Out(2773) <= \<const0>\;
  LOCKSTEP_Master_Out(2774) <= \<const0>\;
  LOCKSTEP_Master_Out(2775) <= \<const0>\;
  LOCKSTEP_Master_Out(2776) <= \<const0>\;
  LOCKSTEP_Master_Out(2777) <= \<const0>\;
  LOCKSTEP_Master_Out(2778) <= \<const0>\;
  LOCKSTEP_Master_Out(2779) <= \<const0>\;
  LOCKSTEP_Master_Out(2780) <= \<const0>\;
  LOCKSTEP_Master_Out(2781) <= \<const0>\;
  LOCKSTEP_Master_Out(2782) <= \<const0>\;
  LOCKSTEP_Master_Out(2783) <= \<const0>\;
  LOCKSTEP_Master_Out(2784) <= \<const0>\;
  LOCKSTEP_Master_Out(2785) <= \<const0>\;
  LOCKSTEP_Master_Out(2786) <= \<const0>\;
  LOCKSTEP_Master_Out(2787) <= \<const0>\;
  LOCKSTEP_Master_Out(2788) <= \<const0>\;
  LOCKSTEP_Master_Out(2789) <= \<const0>\;
  LOCKSTEP_Master_Out(2790) <= \<const0>\;
  LOCKSTEP_Master_Out(2791) <= \<const0>\;
  LOCKSTEP_Master_Out(2792) <= \<const0>\;
  LOCKSTEP_Master_Out(2793) <= \<const0>\;
  LOCKSTEP_Master_Out(2794) <= \<const0>\;
  LOCKSTEP_Master_Out(2795) <= \<const0>\;
  LOCKSTEP_Master_Out(2796) <= \<const0>\;
  LOCKSTEP_Master_Out(2797) <= \<const0>\;
  LOCKSTEP_Master_Out(2798) <= \<const0>\;
  LOCKSTEP_Master_Out(2799) <= \<const0>\;
  LOCKSTEP_Master_Out(2800) <= \<const0>\;
  LOCKSTEP_Master_Out(2801) <= \<const0>\;
  LOCKSTEP_Master_Out(2802) <= \<const0>\;
  LOCKSTEP_Master_Out(2803) <= \<const0>\;
  LOCKSTEP_Master_Out(2804) <= \<const0>\;
  LOCKSTEP_Master_Out(2805) <= \<const0>\;
  LOCKSTEP_Master_Out(2806) <= \<const0>\;
  LOCKSTEP_Master_Out(2807) <= \<const0>\;
  LOCKSTEP_Master_Out(2808) <= \<const0>\;
  LOCKSTEP_Master_Out(2809) <= \<const0>\;
  LOCKSTEP_Master_Out(2810) <= \<const0>\;
  LOCKSTEP_Master_Out(2811) <= \<const0>\;
  LOCKSTEP_Master_Out(2812) <= \<const0>\;
  LOCKSTEP_Master_Out(2813) <= \<const0>\;
  LOCKSTEP_Master_Out(2814) <= \<const0>\;
  LOCKSTEP_Master_Out(2815) <= \<const0>\;
  LOCKSTEP_Master_Out(2816) <= \<const0>\;
  LOCKSTEP_Master_Out(2817) <= \<const0>\;
  LOCKSTEP_Master_Out(2818) <= \<const0>\;
  LOCKSTEP_Master_Out(2819) <= \<const0>\;
  LOCKSTEP_Master_Out(2820) <= \<const0>\;
  LOCKSTEP_Master_Out(2821) <= \<const0>\;
  LOCKSTEP_Master_Out(2822) <= \<const0>\;
  LOCKSTEP_Master_Out(2823) <= \<const0>\;
  LOCKSTEP_Master_Out(2824) <= \<const0>\;
  LOCKSTEP_Master_Out(2825) <= \<const0>\;
  LOCKSTEP_Master_Out(2826) <= \<const0>\;
  LOCKSTEP_Master_Out(2827) <= \<const0>\;
  LOCKSTEP_Master_Out(2828) <= \<const0>\;
  LOCKSTEP_Master_Out(2829) <= \<const0>\;
  LOCKSTEP_Master_Out(2830) <= \<const0>\;
  LOCKSTEP_Master_Out(2831) <= \<const0>\;
  LOCKSTEP_Master_Out(2832) <= \<const0>\;
  LOCKSTEP_Master_Out(2833) <= \<const0>\;
  LOCKSTEP_Master_Out(2834) <= \<const0>\;
  LOCKSTEP_Master_Out(2835) <= \<const0>\;
  LOCKSTEP_Master_Out(2836) <= \<const0>\;
  LOCKSTEP_Master_Out(2837) <= \<const0>\;
  LOCKSTEP_Master_Out(2838) <= \<const0>\;
  LOCKSTEP_Master_Out(2839) <= \<const0>\;
  LOCKSTEP_Master_Out(2840) <= \<const0>\;
  LOCKSTEP_Master_Out(2841) <= \<const0>\;
  LOCKSTEP_Master_Out(2842) <= \<const0>\;
  LOCKSTEP_Master_Out(2843) <= \<const0>\;
  LOCKSTEP_Master_Out(2844) <= \<const0>\;
  LOCKSTEP_Master_Out(2845) <= \<const0>\;
  LOCKSTEP_Master_Out(2846) <= \<const0>\;
  LOCKSTEP_Master_Out(2847) <= \<const0>\;
  LOCKSTEP_Master_Out(2848) <= \<const0>\;
  LOCKSTEP_Master_Out(2849) <= \<const0>\;
  LOCKSTEP_Master_Out(2850) <= \<const0>\;
  LOCKSTEP_Master_Out(2851) <= \<const0>\;
  LOCKSTEP_Master_Out(2852) <= \<const0>\;
  LOCKSTEP_Master_Out(2853) <= \<const0>\;
  LOCKSTEP_Master_Out(2854) <= \<const0>\;
  LOCKSTEP_Master_Out(2855) <= \<const0>\;
  LOCKSTEP_Master_Out(2856) <= \<const0>\;
  LOCKSTEP_Master_Out(2857) <= \<const0>\;
  LOCKSTEP_Master_Out(2858) <= \<const0>\;
  LOCKSTEP_Master_Out(2859) <= \<const0>\;
  LOCKSTEP_Master_Out(2860) <= \<const0>\;
  LOCKSTEP_Master_Out(2861) <= \<const0>\;
  LOCKSTEP_Master_Out(2862) <= \<const0>\;
  LOCKSTEP_Master_Out(2863) <= \<const0>\;
  LOCKSTEP_Master_Out(2864) <= \<const0>\;
  LOCKSTEP_Master_Out(2865) <= \<const0>\;
  LOCKSTEP_Master_Out(2866) <= \<const0>\;
  LOCKSTEP_Master_Out(2867) <= \<const0>\;
  LOCKSTEP_Master_Out(2868) <= \<const0>\;
  LOCKSTEP_Master_Out(2869) <= \<const0>\;
  LOCKSTEP_Master_Out(2870) <= \<const0>\;
  LOCKSTEP_Master_Out(2871) <= \<const0>\;
  LOCKSTEP_Master_Out(2872) <= \<const0>\;
  LOCKSTEP_Master_Out(2873) <= \<const0>\;
  LOCKSTEP_Master_Out(2874) <= \<const0>\;
  LOCKSTEP_Master_Out(2875) <= \<const0>\;
  LOCKSTEP_Master_Out(2876) <= \<const0>\;
  LOCKSTEP_Master_Out(2877) <= \<const0>\;
  LOCKSTEP_Master_Out(2878) <= \<const0>\;
  LOCKSTEP_Master_Out(2879) <= \<const0>\;
  LOCKSTEP_Master_Out(2880) <= \<const0>\;
  LOCKSTEP_Master_Out(2881) <= \<const0>\;
  LOCKSTEP_Master_Out(2882) <= \<const0>\;
  LOCKSTEP_Master_Out(2883) <= \<const0>\;
  LOCKSTEP_Master_Out(2884) <= \<const0>\;
  LOCKSTEP_Master_Out(2885) <= \<const0>\;
  LOCKSTEP_Master_Out(2886) <= \<const0>\;
  LOCKSTEP_Master_Out(2887) <= \<const0>\;
  LOCKSTEP_Master_Out(2888) <= \<const0>\;
  LOCKSTEP_Master_Out(2889) <= \<const0>\;
  LOCKSTEP_Master_Out(2890) <= \<const0>\;
  LOCKSTEP_Master_Out(2891) <= \<const0>\;
  LOCKSTEP_Master_Out(2892) <= \<const0>\;
  LOCKSTEP_Master_Out(2893) <= \<const0>\;
  LOCKSTEP_Master_Out(2894) <= \<const0>\;
  LOCKSTEP_Master_Out(2895) <= \<const0>\;
  LOCKSTEP_Master_Out(2896) <= \<const0>\;
  LOCKSTEP_Master_Out(2897) <= \<const0>\;
  LOCKSTEP_Master_Out(2898) <= \<const0>\;
  LOCKSTEP_Master_Out(2899) <= \<const0>\;
  LOCKSTEP_Master_Out(2900) <= \<const0>\;
  LOCKSTEP_Master_Out(2901) <= \<const0>\;
  LOCKSTEP_Master_Out(2902) <= \<const0>\;
  LOCKSTEP_Master_Out(2903) <= \<const0>\;
  LOCKSTEP_Master_Out(2904) <= \<const0>\;
  LOCKSTEP_Master_Out(2905) <= \<const0>\;
  LOCKSTEP_Master_Out(2906) <= \<const0>\;
  LOCKSTEP_Master_Out(2907) <= \<const0>\;
  LOCKSTEP_Master_Out(2908) <= \<const0>\;
  LOCKSTEP_Master_Out(2909) <= \<const0>\;
  LOCKSTEP_Master_Out(2910) <= \<const0>\;
  LOCKSTEP_Master_Out(2911) <= \<const0>\;
  LOCKSTEP_Master_Out(2912) <= \<const0>\;
  LOCKSTEP_Master_Out(2913) <= \<const0>\;
  LOCKSTEP_Master_Out(2914) <= \<const0>\;
  LOCKSTEP_Master_Out(2915) <= \<const0>\;
  LOCKSTEP_Master_Out(2916) <= \<const0>\;
  LOCKSTEP_Master_Out(2917) <= \<const0>\;
  LOCKSTEP_Master_Out(2918) <= \<const0>\;
  LOCKSTEP_Master_Out(2919) <= \<const0>\;
  LOCKSTEP_Master_Out(2920) <= \<const0>\;
  LOCKSTEP_Master_Out(2921) <= \<const0>\;
  LOCKSTEP_Master_Out(2922) <= \<const0>\;
  LOCKSTEP_Master_Out(2923) <= \<const0>\;
  LOCKSTEP_Master_Out(2924) <= \<const0>\;
  LOCKSTEP_Master_Out(2925) <= \<const0>\;
  LOCKSTEP_Master_Out(2926) <= \<const0>\;
  LOCKSTEP_Master_Out(2927) <= \<const0>\;
  LOCKSTEP_Master_Out(2928) <= \<const0>\;
  LOCKSTEP_Master_Out(2929) <= \<const0>\;
  LOCKSTEP_Master_Out(2930) <= \<const0>\;
  LOCKSTEP_Master_Out(2931) <= \<const0>\;
  LOCKSTEP_Master_Out(2932) <= \<const0>\;
  LOCKSTEP_Master_Out(2933) <= \<const0>\;
  LOCKSTEP_Master_Out(2934) <= \<const0>\;
  LOCKSTEP_Master_Out(2935) <= \<const0>\;
  LOCKSTEP_Master_Out(2936) <= \<const0>\;
  LOCKSTEP_Master_Out(2937) <= \<const0>\;
  LOCKSTEP_Master_Out(2938) <= \<const0>\;
  LOCKSTEP_Master_Out(2939) <= \<const0>\;
  LOCKSTEP_Master_Out(2940) <= \<const0>\;
  LOCKSTEP_Master_Out(2941) <= \<const0>\;
  LOCKSTEP_Master_Out(2942) <= \<const0>\;
  LOCKSTEP_Master_Out(2943) <= \<const0>\;
  LOCKSTEP_Master_Out(2944) <= \<const0>\;
  LOCKSTEP_Master_Out(2945) <= \<const0>\;
  LOCKSTEP_Master_Out(2946) <= \<const0>\;
  LOCKSTEP_Master_Out(2947) <= \<const0>\;
  LOCKSTEP_Master_Out(2948) <= \<const0>\;
  LOCKSTEP_Master_Out(2949) <= \<const0>\;
  LOCKSTEP_Master_Out(2950) <= \<const0>\;
  LOCKSTEP_Master_Out(2951) <= \<const0>\;
  LOCKSTEP_Master_Out(2952) <= \<const0>\;
  LOCKSTEP_Master_Out(2953) <= \<const0>\;
  LOCKSTEP_Master_Out(2954) <= \<const0>\;
  LOCKSTEP_Master_Out(2955) <= \<const0>\;
  LOCKSTEP_Master_Out(2956) <= \<const0>\;
  LOCKSTEP_Master_Out(2957) <= \<const0>\;
  LOCKSTEP_Master_Out(2958) <= \<const0>\;
  LOCKSTEP_Master_Out(2959) <= \<const0>\;
  LOCKSTEP_Master_Out(2960) <= \<const0>\;
  LOCKSTEP_Master_Out(2961) <= \<const0>\;
  LOCKSTEP_Master_Out(2962) <= \<const0>\;
  LOCKSTEP_Master_Out(2963) <= \<const0>\;
  LOCKSTEP_Master_Out(2964) <= \<const0>\;
  LOCKSTEP_Master_Out(2965) <= \<const0>\;
  LOCKSTEP_Master_Out(2966) <= \<const0>\;
  LOCKSTEP_Master_Out(2967) <= \<const0>\;
  LOCKSTEP_Master_Out(2968) <= \<const0>\;
  LOCKSTEP_Master_Out(2969) <= \<const0>\;
  LOCKSTEP_Master_Out(2970) <= \<const0>\;
  LOCKSTEP_Master_Out(2971) <= \<const0>\;
  LOCKSTEP_Master_Out(2972) <= \<const0>\;
  LOCKSTEP_Master_Out(2973) <= \<const0>\;
  LOCKSTEP_Master_Out(2974) <= \<const0>\;
  LOCKSTEP_Master_Out(2975) <= \<const0>\;
  LOCKSTEP_Master_Out(2976) <= \<const0>\;
  LOCKSTEP_Master_Out(2977) <= \<const0>\;
  LOCKSTEP_Master_Out(2978) <= \<const0>\;
  LOCKSTEP_Master_Out(2979) <= \<const0>\;
  LOCKSTEP_Master_Out(2980) <= \<const0>\;
  LOCKSTEP_Master_Out(2981) <= \<const0>\;
  LOCKSTEP_Master_Out(2982) <= \<const0>\;
  LOCKSTEP_Master_Out(2983) <= \<const0>\;
  LOCKSTEP_Master_Out(2984) <= \<const0>\;
  LOCKSTEP_Master_Out(2985) <= \<const0>\;
  LOCKSTEP_Master_Out(2986) <= \<const0>\;
  LOCKSTEP_Master_Out(2987) <= \<const0>\;
  LOCKSTEP_Master_Out(2988) <= \<const0>\;
  LOCKSTEP_Master_Out(2989) <= \<const0>\;
  LOCKSTEP_Master_Out(2990) <= \<const0>\;
  LOCKSTEP_Master_Out(2991) <= \<const0>\;
  LOCKSTEP_Master_Out(2992) <= \<const0>\;
  LOCKSTEP_Master_Out(2993) <= \<const0>\;
  LOCKSTEP_Master_Out(2994) <= \<const0>\;
  LOCKSTEP_Master_Out(2995) <= \<const0>\;
  LOCKSTEP_Master_Out(2996) <= \<const0>\;
  LOCKSTEP_Master_Out(2997) <= \<const0>\;
  LOCKSTEP_Master_Out(2998) <= \<const0>\;
  LOCKSTEP_Master_Out(2999) <= \<const0>\;
  LOCKSTEP_Master_Out(3000) <= \<const0>\;
  LOCKSTEP_Master_Out(3001) <= \<const0>\;
  LOCKSTEP_Master_Out(3002) <= \<const0>\;
  LOCKSTEP_Master_Out(3003) <= \<const0>\;
  LOCKSTEP_Master_Out(3004) <= \<const0>\;
  LOCKSTEP_Master_Out(3005) <= \<const0>\;
  LOCKSTEP_Master_Out(3006) <= \<const0>\;
  LOCKSTEP_Master_Out(3007) <= \<const0>\;
  LOCKSTEP_Master_Out(3008) <= \<const0>\;
  LOCKSTEP_Master_Out(3009) <= \<const0>\;
  LOCKSTEP_Master_Out(3010) <= \<const0>\;
  LOCKSTEP_Master_Out(3011) <= \<const0>\;
  LOCKSTEP_Master_Out(3012) <= \<const0>\;
  LOCKSTEP_Master_Out(3013) <= \<const0>\;
  LOCKSTEP_Master_Out(3014) <= \<const0>\;
  LOCKSTEP_Master_Out(3015) <= \<const0>\;
  LOCKSTEP_Master_Out(3016) <= \<const0>\;
  LOCKSTEP_Master_Out(3017) <= \<const0>\;
  LOCKSTEP_Master_Out(3018) <= \<const0>\;
  LOCKSTEP_Master_Out(3019) <= \<const0>\;
  LOCKSTEP_Master_Out(3020) <= \<const0>\;
  LOCKSTEP_Master_Out(3021) <= \<const0>\;
  LOCKSTEP_Master_Out(3022) <= \<const0>\;
  LOCKSTEP_Master_Out(3023) <= \<const0>\;
  LOCKSTEP_Master_Out(3024) <= \<const0>\;
  LOCKSTEP_Master_Out(3025) <= \<const0>\;
  LOCKSTEP_Master_Out(3026) <= \<const0>\;
  LOCKSTEP_Master_Out(3027) <= \<const0>\;
  LOCKSTEP_Master_Out(3028) <= \<const0>\;
  LOCKSTEP_Master_Out(3029) <= \<const0>\;
  LOCKSTEP_Master_Out(3030) <= \<const0>\;
  LOCKSTEP_Master_Out(3031) <= \<const0>\;
  LOCKSTEP_Master_Out(3032) <= \<const0>\;
  LOCKSTEP_Master_Out(3033) <= \<const0>\;
  LOCKSTEP_Master_Out(3034) <= \<const0>\;
  LOCKSTEP_Master_Out(3035) <= \<const0>\;
  LOCKSTEP_Master_Out(3036) <= \<const0>\;
  LOCKSTEP_Master_Out(3037) <= \<const0>\;
  LOCKSTEP_Master_Out(3038) <= \<const0>\;
  LOCKSTEP_Master_Out(3039) <= \<const0>\;
  LOCKSTEP_Master_Out(3040) <= \<const0>\;
  LOCKSTEP_Master_Out(3041) <= \<const0>\;
  LOCKSTEP_Master_Out(3042) <= \<const0>\;
  LOCKSTEP_Master_Out(3043) <= \<const0>\;
  LOCKSTEP_Master_Out(3044) <= \<const0>\;
  LOCKSTEP_Master_Out(3045) <= \<const0>\;
  LOCKSTEP_Master_Out(3046) <= \<const0>\;
  LOCKSTEP_Master_Out(3047) <= \<const0>\;
  LOCKSTEP_Master_Out(3048) <= \<const0>\;
  LOCKSTEP_Master_Out(3049) <= \<const0>\;
  LOCKSTEP_Master_Out(3050) <= \<const0>\;
  LOCKSTEP_Master_Out(3051) <= \<const0>\;
  LOCKSTEP_Master_Out(3052) <= \<const0>\;
  LOCKSTEP_Master_Out(3053) <= \<const0>\;
  LOCKSTEP_Master_Out(3054) <= \<const0>\;
  LOCKSTEP_Master_Out(3055) <= \<const0>\;
  LOCKSTEP_Master_Out(3056) <= \<const0>\;
  LOCKSTEP_Master_Out(3057) <= \<const0>\;
  LOCKSTEP_Master_Out(3058) <= \<const0>\;
  LOCKSTEP_Master_Out(3059) <= \<const0>\;
  LOCKSTEP_Master_Out(3060) <= \<const0>\;
  LOCKSTEP_Master_Out(3061) <= \<const0>\;
  LOCKSTEP_Master_Out(3062) <= \<const0>\;
  LOCKSTEP_Master_Out(3063) <= \<const0>\;
  LOCKSTEP_Master_Out(3064) <= \<const0>\;
  LOCKSTEP_Master_Out(3065) <= \<const0>\;
  LOCKSTEP_Master_Out(3066) <= \<const0>\;
  LOCKSTEP_Master_Out(3067) <= \<const0>\;
  LOCKSTEP_Master_Out(3068) <= \<const0>\;
  LOCKSTEP_Master_Out(3069) <= \<const0>\;
  LOCKSTEP_Master_Out(3070) <= \<const0>\;
  LOCKSTEP_Master_Out(3071) <= \<const0>\;
  LOCKSTEP_Master_Out(3072) <= \<const0>\;
  LOCKSTEP_Master_Out(3073) <= \<const0>\;
  LOCKSTEP_Master_Out(3074) <= \<const0>\;
  LOCKSTEP_Master_Out(3075) <= \<const0>\;
  LOCKSTEP_Master_Out(3076) <= \<const0>\;
  LOCKSTEP_Master_Out(3077) <= \<const0>\;
  LOCKSTEP_Master_Out(3078) <= \<const0>\;
  LOCKSTEP_Master_Out(3079) <= \<const0>\;
  LOCKSTEP_Master_Out(3080) <= \<const0>\;
  LOCKSTEP_Master_Out(3081) <= \<const0>\;
  LOCKSTEP_Master_Out(3082) <= \<const0>\;
  LOCKSTEP_Master_Out(3083) <= \<const0>\;
  LOCKSTEP_Master_Out(3084) <= \<const0>\;
  LOCKSTEP_Master_Out(3085) <= \<const0>\;
  LOCKSTEP_Master_Out(3086) <= \<const0>\;
  LOCKSTEP_Master_Out(3087) <= \<const0>\;
  LOCKSTEP_Master_Out(3088) <= \<const0>\;
  LOCKSTEP_Master_Out(3089) <= \<const0>\;
  LOCKSTEP_Master_Out(3090) <= \<const0>\;
  LOCKSTEP_Master_Out(3091) <= \<const0>\;
  LOCKSTEP_Master_Out(3092) <= \<const0>\;
  LOCKSTEP_Master_Out(3093) <= \<const0>\;
  LOCKSTEP_Master_Out(3094) <= \<const0>\;
  LOCKSTEP_Master_Out(3095) <= \<const0>\;
  LOCKSTEP_Master_Out(3096) <= \<const0>\;
  LOCKSTEP_Master_Out(3097) <= \<const0>\;
  LOCKSTEP_Master_Out(3098) <= \<const0>\;
  LOCKSTEP_Master_Out(3099) <= \<const0>\;
  LOCKSTEP_Master_Out(3100) <= \<const0>\;
  LOCKSTEP_Master_Out(3101) <= \<const0>\;
  LOCKSTEP_Master_Out(3102) <= \<const0>\;
  LOCKSTEP_Master_Out(3103) <= \<const0>\;
  LOCKSTEP_Master_Out(3104) <= \<const0>\;
  LOCKSTEP_Master_Out(3105) <= \<const0>\;
  LOCKSTEP_Master_Out(3106) <= \<const0>\;
  LOCKSTEP_Master_Out(3107) <= \<const0>\;
  LOCKSTEP_Master_Out(3108) <= \<const0>\;
  LOCKSTEP_Master_Out(3109) <= \<const0>\;
  LOCKSTEP_Master_Out(3110) <= \<const0>\;
  LOCKSTEP_Master_Out(3111) <= \<const0>\;
  LOCKSTEP_Master_Out(3112) <= \<const0>\;
  LOCKSTEP_Master_Out(3113) <= \<const0>\;
  LOCKSTEP_Master_Out(3114) <= \<const0>\;
  LOCKSTEP_Master_Out(3115) <= \<const0>\;
  LOCKSTEP_Master_Out(3116) <= \<const0>\;
  LOCKSTEP_Master_Out(3117) <= \<const0>\;
  LOCKSTEP_Master_Out(3118) <= \<const0>\;
  LOCKSTEP_Master_Out(3119) <= \<const0>\;
  LOCKSTEP_Master_Out(3120) <= \<const0>\;
  LOCKSTEP_Master_Out(3121) <= \<const0>\;
  LOCKSTEP_Master_Out(3122) <= \<const0>\;
  LOCKSTEP_Master_Out(3123) <= \<const0>\;
  LOCKSTEP_Master_Out(3124) <= \<const0>\;
  LOCKSTEP_Master_Out(3125) <= \<const0>\;
  LOCKSTEP_Master_Out(3126) <= \<const0>\;
  LOCKSTEP_Master_Out(3127) <= \<const0>\;
  LOCKSTEP_Master_Out(3128) <= \<const0>\;
  LOCKSTEP_Master_Out(3129) <= \<const0>\;
  LOCKSTEP_Master_Out(3130) <= \<const0>\;
  LOCKSTEP_Master_Out(3131) <= \<const0>\;
  LOCKSTEP_Master_Out(3132) <= \<const0>\;
  LOCKSTEP_Master_Out(3133) <= \<const0>\;
  LOCKSTEP_Master_Out(3134) <= \<const0>\;
  LOCKSTEP_Master_Out(3135) <= \<const0>\;
  LOCKSTEP_Master_Out(3136) <= \<const0>\;
  LOCKSTEP_Master_Out(3137) <= \<const0>\;
  LOCKSTEP_Master_Out(3138) <= \<const0>\;
  LOCKSTEP_Master_Out(3139) <= \<const0>\;
  LOCKSTEP_Master_Out(3140) <= \<const0>\;
  LOCKSTEP_Master_Out(3141) <= \<const0>\;
  LOCKSTEP_Master_Out(3142) <= \<const0>\;
  LOCKSTEP_Master_Out(3143) <= \<const0>\;
  LOCKSTEP_Master_Out(3144) <= \<const0>\;
  LOCKSTEP_Master_Out(3145) <= \<const0>\;
  LOCKSTEP_Master_Out(3146) <= \<const0>\;
  LOCKSTEP_Master_Out(3147) <= \<const0>\;
  LOCKSTEP_Master_Out(3148) <= \<const0>\;
  LOCKSTEP_Master_Out(3149) <= \<const0>\;
  LOCKSTEP_Master_Out(3150) <= \<const0>\;
  LOCKSTEP_Master_Out(3151) <= \<const0>\;
  LOCKSTEP_Master_Out(3152) <= \<const0>\;
  LOCKSTEP_Master_Out(3153) <= \<const0>\;
  LOCKSTEP_Master_Out(3154) <= \<const0>\;
  LOCKSTEP_Master_Out(3155) <= \<const0>\;
  LOCKSTEP_Master_Out(3156) <= \<const0>\;
  LOCKSTEP_Master_Out(3157) <= \<const0>\;
  LOCKSTEP_Master_Out(3158) <= \<const0>\;
  LOCKSTEP_Master_Out(3159) <= \<const0>\;
  LOCKSTEP_Master_Out(3160) <= \<const0>\;
  LOCKSTEP_Master_Out(3161) <= \<const0>\;
  LOCKSTEP_Master_Out(3162) <= \<const0>\;
  LOCKSTEP_Master_Out(3163) <= \<const0>\;
  LOCKSTEP_Master_Out(3164) <= \<const0>\;
  LOCKSTEP_Master_Out(3165) <= \<const0>\;
  LOCKSTEP_Master_Out(3166) <= \<const0>\;
  LOCKSTEP_Master_Out(3167) <= \<const0>\;
  LOCKSTEP_Master_Out(3168) <= \<const0>\;
  LOCKSTEP_Master_Out(3169) <= \<const0>\;
  LOCKSTEP_Master_Out(3170) <= \<const0>\;
  LOCKSTEP_Master_Out(3171) <= \<const0>\;
  LOCKSTEP_Master_Out(3172) <= \<const0>\;
  LOCKSTEP_Master_Out(3173) <= \<const0>\;
  LOCKSTEP_Master_Out(3174) <= \<const0>\;
  LOCKSTEP_Master_Out(3175) <= \<const0>\;
  LOCKSTEP_Master_Out(3176) <= \<const0>\;
  LOCKSTEP_Master_Out(3177) <= \<const0>\;
  LOCKSTEP_Master_Out(3178) <= \<const0>\;
  LOCKSTEP_Master_Out(3179) <= \<const0>\;
  LOCKSTEP_Master_Out(3180) <= \<const0>\;
  LOCKSTEP_Master_Out(3181) <= \<const0>\;
  LOCKSTEP_Master_Out(3182) <= \<const0>\;
  LOCKSTEP_Master_Out(3183) <= \<const0>\;
  LOCKSTEP_Master_Out(3184) <= \<const0>\;
  LOCKSTEP_Master_Out(3185) <= \<const0>\;
  LOCKSTEP_Master_Out(3186) <= \<const0>\;
  LOCKSTEP_Master_Out(3187) <= \<const0>\;
  LOCKSTEP_Master_Out(3188) <= \<const0>\;
  LOCKSTEP_Master_Out(3189) <= \<const0>\;
  LOCKSTEP_Master_Out(3190) <= \<const0>\;
  LOCKSTEP_Master_Out(3191) <= \<const0>\;
  LOCKSTEP_Master_Out(3192) <= \<const0>\;
  LOCKSTEP_Master_Out(3193) <= \<const0>\;
  LOCKSTEP_Master_Out(3194) <= \<const0>\;
  LOCKSTEP_Master_Out(3195) <= \<const0>\;
  LOCKSTEP_Master_Out(3196) <= \<const0>\;
  LOCKSTEP_Master_Out(3197) <= \<const0>\;
  LOCKSTEP_Master_Out(3198) <= \<const0>\;
  LOCKSTEP_Master_Out(3199) <= \<const0>\;
  LOCKSTEP_Master_Out(3200) <= \<const0>\;
  LOCKSTEP_Master_Out(3201) <= \<const0>\;
  LOCKSTEP_Master_Out(3202) <= \<const0>\;
  LOCKSTEP_Master_Out(3203) <= \<const0>\;
  LOCKSTEP_Master_Out(3204) <= \<const0>\;
  LOCKSTEP_Master_Out(3205) <= \<const0>\;
  LOCKSTEP_Master_Out(3206) <= \<const0>\;
  LOCKSTEP_Master_Out(3207) <= \<const0>\;
  LOCKSTEP_Master_Out(3208) <= \<const0>\;
  LOCKSTEP_Master_Out(3209) <= \<const0>\;
  LOCKSTEP_Master_Out(3210) <= \<const0>\;
  LOCKSTEP_Master_Out(3211) <= \<const0>\;
  LOCKSTEP_Master_Out(3212) <= \<const0>\;
  LOCKSTEP_Master_Out(3213) <= \<const0>\;
  LOCKSTEP_Master_Out(3214) <= \<const0>\;
  LOCKSTEP_Master_Out(3215) <= \<const0>\;
  LOCKSTEP_Master_Out(3216) <= \<const0>\;
  LOCKSTEP_Master_Out(3217) <= \<const0>\;
  LOCKSTEP_Master_Out(3218) <= \<const0>\;
  LOCKSTEP_Master_Out(3219) <= \<const0>\;
  LOCKSTEP_Master_Out(3220) <= \<const0>\;
  LOCKSTEP_Master_Out(3221) <= \<const0>\;
  LOCKSTEP_Master_Out(3222) <= \<const0>\;
  LOCKSTEP_Master_Out(3223) <= \<const0>\;
  LOCKSTEP_Master_Out(3224) <= \<const0>\;
  LOCKSTEP_Master_Out(3225) <= \<const0>\;
  LOCKSTEP_Master_Out(3226) <= \<const0>\;
  LOCKSTEP_Master_Out(3227) <= \<const0>\;
  LOCKSTEP_Master_Out(3228) <= \<const0>\;
  LOCKSTEP_Master_Out(3229) <= \<const0>\;
  LOCKSTEP_Master_Out(3230) <= \<const0>\;
  LOCKSTEP_Master_Out(3231) <= \<const0>\;
  LOCKSTEP_Master_Out(3232) <= \<const0>\;
  LOCKSTEP_Master_Out(3233) <= \<const0>\;
  LOCKSTEP_Master_Out(3234) <= \<const0>\;
  LOCKSTEP_Master_Out(3235) <= \<const0>\;
  LOCKSTEP_Master_Out(3236) <= \<const0>\;
  LOCKSTEP_Master_Out(3237) <= \<const0>\;
  LOCKSTEP_Master_Out(3238) <= \<const0>\;
  LOCKSTEP_Master_Out(3239) <= \<const0>\;
  LOCKSTEP_Master_Out(3240) <= \<const0>\;
  LOCKSTEP_Master_Out(3241) <= \<const0>\;
  LOCKSTEP_Master_Out(3242) <= \<const0>\;
  LOCKSTEP_Master_Out(3243) <= \<const0>\;
  LOCKSTEP_Master_Out(3244) <= \<const0>\;
  LOCKSTEP_Master_Out(3245) <= \<const0>\;
  LOCKSTEP_Master_Out(3246) <= \<const0>\;
  LOCKSTEP_Master_Out(3247) <= \<const0>\;
  LOCKSTEP_Master_Out(3248) <= \<const0>\;
  LOCKSTEP_Master_Out(3249) <= \<const0>\;
  LOCKSTEP_Master_Out(3250) <= \<const0>\;
  LOCKSTEP_Master_Out(3251) <= \<const0>\;
  LOCKSTEP_Master_Out(3252) <= \<const0>\;
  LOCKSTEP_Master_Out(3253) <= \<const0>\;
  LOCKSTEP_Master_Out(3254) <= \<const0>\;
  LOCKSTEP_Master_Out(3255) <= \<const0>\;
  LOCKSTEP_Master_Out(3256) <= \<const0>\;
  LOCKSTEP_Master_Out(3257) <= \<const0>\;
  LOCKSTEP_Master_Out(3258) <= \<const0>\;
  LOCKSTEP_Master_Out(3259) <= \<const0>\;
  LOCKSTEP_Master_Out(3260) <= \<const0>\;
  LOCKSTEP_Master_Out(3261) <= \<const0>\;
  LOCKSTEP_Master_Out(3262) <= \<const0>\;
  LOCKSTEP_Master_Out(3263) <= \<const0>\;
  LOCKSTEP_Master_Out(3264) <= \<const0>\;
  LOCKSTEP_Master_Out(3265) <= \<const0>\;
  LOCKSTEP_Master_Out(3266) <= \<const0>\;
  LOCKSTEP_Master_Out(3267) <= \<const0>\;
  LOCKSTEP_Master_Out(3268) <= \<const0>\;
  LOCKSTEP_Master_Out(3269) <= \<const0>\;
  LOCKSTEP_Master_Out(3270) <= \<const0>\;
  LOCKSTEP_Master_Out(3271) <= \<const0>\;
  LOCKSTEP_Master_Out(3272) <= \<const0>\;
  LOCKSTEP_Master_Out(3273) <= \<const0>\;
  LOCKSTEP_Master_Out(3274) <= \<const0>\;
  LOCKSTEP_Master_Out(3275) <= \<const0>\;
  LOCKSTEP_Master_Out(3276) <= \<const0>\;
  LOCKSTEP_Master_Out(3277) <= \<const0>\;
  LOCKSTEP_Master_Out(3278) <= \<const0>\;
  LOCKSTEP_Master_Out(3279) <= \<const0>\;
  LOCKSTEP_Master_Out(3280) <= \<const0>\;
  LOCKSTEP_Master_Out(3281) <= \<const0>\;
  LOCKSTEP_Master_Out(3282) <= \<const0>\;
  LOCKSTEP_Master_Out(3283) <= \<const0>\;
  LOCKSTEP_Master_Out(3284) <= \<const0>\;
  LOCKSTEP_Master_Out(3285) <= \<const0>\;
  LOCKSTEP_Master_Out(3286) <= \<const0>\;
  LOCKSTEP_Master_Out(3287) <= \<const0>\;
  LOCKSTEP_Master_Out(3288) <= \<const0>\;
  LOCKSTEP_Master_Out(3289) <= \<const0>\;
  LOCKSTEP_Master_Out(3290) <= \<const0>\;
  LOCKSTEP_Master_Out(3291) <= \<const0>\;
  LOCKSTEP_Master_Out(3292) <= \<const0>\;
  LOCKSTEP_Master_Out(3293) <= \<const0>\;
  LOCKSTEP_Master_Out(3294) <= \<const0>\;
  LOCKSTEP_Master_Out(3295) <= \<const0>\;
  LOCKSTEP_Master_Out(3296) <= \<const0>\;
  LOCKSTEP_Master_Out(3297) <= \<const0>\;
  LOCKSTEP_Master_Out(3298) <= \<const0>\;
  LOCKSTEP_Master_Out(3299) <= \<const0>\;
  LOCKSTEP_Master_Out(3300) <= \<const0>\;
  LOCKSTEP_Master_Out(3301) <= \<const0>\;
  LOCKSTEP_Master_Out(3302) <= \<const0>\;
  LOCKSTEP_Master_Out(3303) <= \<const0>\;
  LOCKSTEP_Master_Out(3304) <= \<const0>\;
  LOCKSTEP_Master_Out(3305) <= \<const0>\;
  LOCKSTEP_Master_Out(3306) <= \<const0>\;
  LOCKSTEP_Master_Out(3307) <= \<const0>\;
  LOCKSTEP_Master_Out(3308) <= \<const0>\;
  LOCKSTEP_Master_Out(3309) <= \<const0>\;
  LOCKSTEP_Master_Out(3310) <= \<const0>\;
  LOCKSTEP_Master_Out(3311) <= \<const0>\;
  LOCKSTEP_Master_Out(3312) <= \<const0>\;
  LOCKSTEP_Master_Out(3313) <= \<const0>\;
  LOCKSTEP_Master_Out(3314) <= \<const0>\;
  LOCKSTEP_Master_Out(3315) <= \<const0>\;
  LOCKSTEP_Master_Out(3316) <= \<const0>\;
  LOCKSTEP_Master_Out(3317) <= \<const0>\;
  LOCKSTEP_Master_Out(3318) <= \<const0>\;
  LOCKSTEP_Master_Out(3319) <= \<const0>\;
  LOCKSTEP_Master_Out(3320) <= \<const0>\;
  LOCKSTEP_Master_Out(3321) <= \<const0>\;
  LOCKSTEP_Master_Out(3322) <= \<const0>\;
  LOCKSTEP_Master_Out(3323) <= \<const0>\;
  LOCKSTEP_Master_Out(3324) <= \<const0>\;
  LOCKSTEP_Master_Out(3325) <= \<const0>\;
  LOCKSTEP_Master_Out(3326) <= \<const0>\;
  LOCKSTEP_Master_Out(3327) <= \<const0>\;
  LOCKSTEP_Master_Out(3328) <= \<const0>\;
  LOCKSTEP_Master_Out(3329) <= \<const0>\;
  LOCKSTEP_Master_Out(3330) <= \<const0>\;
  LOCKSTEP_Master_Out(3331) <= \<const0>\;
  LOCKSTEP_Master_Out(3332) <= \<const0>\;
  LOCKSTEP_Master_Out(3333) <= \<const0>\;
  LOCKSTEP_Master_Out(3334) <= \<const0>\;
  LOCKSTEP_Master_Out(3335) <= \<const0>\;
  LOCKSTEP_Master_Out(3336) <= \<const0>\;
  LOCKSTEP_Master_Out(3337) <= \<const0>\;
  LOCKSTEP_Master_Out(3338) <= \<const0>\;
  LOCKSTEP_Master_Out(3339) <= \<const0>\;
  LOCKSTEP_Master_Out(3340) <= \<const0>\;
  LOCKSTEP_Master_Out(3341) <= \<const0>\;
  LOCKSTEP_Master_Out(3342) <= \<const0>\;
  LOCKSTEP_Master_Out(3343) <= \<const0>\;
  LOCKSTEP_Master_Out(3344) <= \<const0>\;
  LOCKSTEP_Master_Out(3345) <= \<const0>\;
  LOCKSTEP_Master_Out(3346) <= \<const0>\;
  LOCKSTEP_Master_Out(3347) <= \<const0>\;
  LOCKSTEP_Master_Out(3348) <= \<const0>\;
  LOCKSTEP_Master_Out(3349) <= \<const0>\;
  LOCKSTEP_Master_Out(3350) <= \<const0>\;
  LOCKSTEP_Master_Out(3351) <= \<const0>\;
  LOCKSTEP_Master_Out(3352) <= \<const0>\;
  LOCKSTEP_Master_Out(3353) <= \<const0>\;
  LOCKSTEP_Master_Out(3354) <= \<const0>\;
  LOCKSTEP_Master_Out(3355) <= \<const0>\;
  LOCKSTEP_Master_Out(3356) <= \<const0>\;
  LOCKSTEP_Master_Out(3357) <= \<const0>\;
  LOCKSTEP_Master_Out(3358) <= \<const0>\;
  LOCKSTEP_Master_Out(3359) <= \<const0>\;
  LOCKSTEP_Master_Out(3360) <= \<const0>\;
  LOCKSTEP_Master_Out(3361) <= \<const0>\;
  LOCKSTEP_Master_Out(3362) <= \<const0>\;
  LOCKSTEP_Master_Out(3363) <= \<const0>\;
  LOCKSTEP_Master_Out(3364) <= \<const0>\;
  LOCKSTEP_Master_Out(3365) <= \<const0>\;
  LOCKSTEP_Master_Out(3366) <= \<const0>\;
  LOCKSTEP_Master_Out(3367) <= \<const0>\;
  LOCKSTEP_Master_Out(3368) <= \<const0>\;
  LOCKSTEP_Master_Out(3369) <= \<const0>\;
  LOCKSTEP_Master_Out(3370) <= \<const0>\;
  LOCKSTEP_Master_Out(3371) <= \<const0>\;
  LOCKSTEP_Master_Out(3372) <= \<const0>\;
  LOCKSTEP_Master_Out(3373) <= \<const0>\;
  LOCKSTEP_Master_Out(3374) <= \<const0>\;
  LOCKSTEP_Master_Out(3375) <= \<const0>\;
  LOCKSTEP_Master_Out(3376) <= \<const0>\;
  LOCKSTEP_Master_Out(3377) <= \<const0>\;
  LOCKSTEP_Master_Out(3378) <= \<const0>\;
  LOCKSTEP_Master_Out(3379) <= \<const0>\;
  LOCKSTEP_Master_Out(3380) <= \<const0>\;
  LOCKSTEP_Master_Out(3381) <= \<const0>\;
  LOCKSTEP_Master_Out(3382) <= \<const0>\;
  LOCKSTEP_Master_Out(3383) <= \<const0>\;
  LOCKSTEP_Master_Out(3384) <= \<const0>\;
  LOCKSTEP_Master_Out(3385) <= \<const0>\;
  LOCKSTEP_Master_Out(3386) <= \<const0>\;
  LOCKSTEP_Master_Out(3387) <= \<const0>\;
  LOCKSTEP_Master_Out(3388) <= \<const0>\;
  LOCKSTEP_Master_Out(3389) <= \<const0>\;
  LOCKSTEP_Master_Out(3390) <= \<const0>\;
  LOCKSTEP_Master_Out(3391) <= \<const0>\;
  LOCKSTEP_Master_Out(3392) <= \<const0>\;
  LOCKSTEP_Master_Out(3393) <= \<const0>\;
  LOCKSTEP_Master_Out(3394) <= \<const0>\;
  LOCKSTEP_Master_Out(3395) <= \<const0>\;
  LOCKSTEP_Master_Out(3396) <= \<const0>\;
  LOCKSTEP_Master_Out(3397) <= \<const0>\;
  LOCKSTEP_Master_Out(3398) <= \<const0>\;
  LOCKSTEP_Master_Out(3399) <= \<const0>\;
  LOCKSTEP_Master_Out(3400) <= \<const0>\;
  LOCKSTEP_Master_Out(3401) <= \<const0>\;
  LOCKSTEP_Master_Out(3402) <= \<const0>\;
  LOCKSTEP_Master_Out(3403) <= \<const0>\;
  LOCKSTEP_Master_Out(3404) <= \<const0>\;
  LOCKSTEP_Master_Out(3405) <= \<const0>\;
  LOCKSTEP_Master_Out(3406) <= \<const0>\;
  LOCKSTEP_Master_Out(3407) <= \<const0>\;
  LOCKSTEP_Master_Out(3408) <= \<const0>\;
  LOCKSTEP_Master_Out(3409) <= \<const0>\;
  LOCKSTEP_Master_Out(3410) <= \<const0>\;
  LOCKSTEP_Master_Out(3411) <= \<const0>\;
  LOCKSTEP_Master_Out(3412) <= \<const0>\;
  LOCKSTEP_Master_Out(3413) <= \<const0>\;
  LOCKSTEP_Master_Out(3414) <= \<const0>\;
  LOCKSTEP_Master_Out(3415) <= \<const0>\;
  LOCKSTEP_Master_Out(3416) <= \<const0>\;
  LOCKSTEP_Master_Out(3417) <= \<const0>\;
  LOCKSTEP_Master_Out(3418) <= \<const0>\;
  LOCKSTEP_Master_Out(3419) <= \<const0>\;
  LOCKSTEP_Master_Out(3420) <= \<const0>\;
  LOCKSTEP_Master_Out(3421) <= \<const0>\;
  LOCKSTEP_Master_Out(3422) <= \<const0>\;
  LOCKSTEP_Master_Out(3423) <= \<const0>\;
  LOCKSTEP_Master_Out(3424) <= \<const0>\;
  LOCKSTEP_Master_Out(3425) <= \<const0>\;
  LOCKSTEP_Master_Out(3426) <= \<const0>\;
  LOCKSTEP_Master_Out(3427) <= \<const0>\;
  LOCKSTEP_Master_Out(3428) <= \<const0>\;
  LOCKSTEP_Master_Out(3429) <= \<const0>\;
  LOCKSTEP_Master_Out(3430) <= \<const0>\;
  LOCKSTEP_Master_Out(3431) <= \<const0>\;
  LOCKSTEP_Master_Out(3432) <= \<const0>\;
  LOCKSTEP_Master_Out(3433) <= \<const0>\;
  LOCKSTEP_Master_Out(3434) <= \<const0>\;
  LOCKSTEP_Master_Out(3435) <= \<const0>\;
  LOCKSTEP_Master_Out(3436) <= \<const0>\;
  LOCKSTEP_Master_Out(3437) <= \<const0>\;
  LOCKSTEP_Master_Out(3438) <= \<const0>\;
  LOCKSTEP_Master_Out(3439) <= \<const0>\;
  LOCKSTEP_Master_Out(3440) <= \<const0>\;
  LOCKSTEP_Master_Out(3441) <= \<const0>\;
  LOCKSTEP_Master_Out(3442) <= \<const0>\;
  LOCKSTEP_Master_Out(3443) <= \<const0>\;
  LOCKSTEP_Master_Out(3444) <= \<const0>\;
  LOCKSTEP_Master_Out(3445) <= \<const0>\;
  LOCKSTEP_Master_Out(3446) <= \<const0>\;
  LOCKSTEP_Master_Out(3447) <= \<const0>\;
  LOCKSTEP_Master_Out(3448) <= \<const0>\;
  LOCKSTEP_Master_Out(3449) <= \<const0>\;
  LOCKSTEP_Master_Out(3450) <= \<const0>\;
  LOCKSTEP_Master_Out(3451) <= \<const0>\;
  LOCKSTEP_Master_Out(3452) <= \<const0>\;
  LOCKSTEP_Master_Out(3453) <= \<const0>\;
  LOCKSTEP_Master_Out(3454) <= \<const0>\;
  LOCKSTEP_Master_Out(3455) <= \<const0>\;
  LOCKSTEP_Master_Out(3456) <= \<const0>\;
  LOCKSTEP_Master_Out(3457) <= \<const0>\;
  LOCKSTEP_Master_Out(3458) <= \<const0>\;
  LOCKSTEP_Master_Out(3459) <= \<const0>\;
  LOCKSTEP_Master_Out(3460) <= \<const0>\;
  LOCKSTEP_Master_Out(3461) <= \<const0>\;
  LOCKSTEP_Master_Out(3462) <= \<const0>\;
  LOCKSTEP_Master_Out(3463) <= \<const0>\;
  LOCKSTEP_Master_Out(3464) <= \<const0>\;
  LOCKSTEP_Master_Out(3465) <= \<const0>\;
  LOCKSTEP_Master_Out(3466) <= \<const0>\;
  LOCKSTEP_Master_Out(3467) <= \<const0>\;
  LOCKSTEP_Master_Out(3468) <= \<const0>\;
  LOCKSTEP_Master_Out(3469) <= \<const0>\;
  LOCKSTEP_Master_Out(3470) <= \<const0>\;
  LOCKSTEP_Master_Out(3471) <= \<const0>\;
  LOCKSTEP_Master_Out(3472) <= \<const0>\;
  LOCKSTEP_Master_Out(3473) <= \<const0>\;
  LOCKSTEP_Master_Out(3474) <= \<const0>\;
  LOCKSTEP_Master_Out(3475) <= \<const0>\;
  LOCKSTEP_Master_Out(3476) <= \<const0>\;
  LOCKSTEP_Master_Out(3477) <= \<const0>\;
  LOCKSTEP_Master_Out(3478) <= \<const0>\;
  LOCKSTEP_Master_Out(3479) <= \<const0>\;
  LOCKSTEP_Master_Out(3480) <= \<const0>\;
  LOCKSTEP_Master_Out(3481) <= \<const0>\;
  LOCKSTEP_Master_Out(3482) <= \<const0>\;
  LOCKSTEP_Master_Out(3483) <= \<const0>\;
  LOCKSTEP_Master_Out(3484) <= \<const0>\;
  LOCKSTEP_Master_Out(3485) <= \<const0>\;
  LOCKSTEP_Master_Out(3486) <= \<const0>\;
  LOCKSTEP_Master_Out(3487) <= \<const0>\;
  LOCKSTEP_Master_Out(3488) <= \<const0>\;
  LOCKSTEP_Master_Out(3489) <= \<const0>\;
  LOCKSTEP_Master_Out(3490) <= \<const0>\;
  LOCKSTEP_Master_Out(3491) <= \<const0>\;
  LOCKSTEP_Master_Out(3492) <= \<const0>\;
  LOCKSTEP_Master_Out(3493) <= \<const0>\;
  LOCKSTEP_Master_Out(3494) <= \<const0>\;
  LOCKSTEP_Master_Out(3495) <= \<const0>\;
  LOCKSTEP_Master_Out(3496) <= \<const0>\;
  LOCKSTEP_Master_Out(3497) <= \<const0>\;
  LOCKSTEP_Master_Out(3498) <= \<const0>\;
  LOCKSTEP_Master_Out(3499) <= \<const0>\;
  LOCKSTEP_Master_Out(3500) <= \<const0>\;
  LOCKSTEP_Master_Out(3501) <= \<const0>\;
  LOCKSTEP_Master_Out(3502) <= \<const0>\;
  LOCKSTEP_Master_Out(3503) <= \<const0>\;
  LOCKSTEP_Master_Out(3504) <= \<const0>\;
  LOCKSTEP_Master_Out(3505) <= \<const0>\;
  LOCKSTEP_Master_Out(3506) <= \<const0>\;
  LOCKSTEP_Master_Out(3507) <= \<const0>\;
  LOCKSTEP_Master_Out(3508) <= \<const0>\;
  LOCKSTEP_Master_Out(3509) <= \<const0>\;
  LOCKSTEP_Master_Out(3510) <= \<const0>\;
  LOCKSTEP_Master_Out(3511) <= \<const0>\;
  LOCKSTEP_Master_Out(3512) <= \<const0>\;
  LOCKSTEP_Master_Out(3513) <= \<const0>\;
  LOCKSTEP_Master_Out(3514) <= \<const0>\;
  LOCKSTEP_Master_Out(3515) <= \<const0>\;
  LOCKSTEP_Master_Out(3516) <= \<const0>\;
  LOCKSTEP_Master_Out(3517) <= \<const0>\;
  LOCKSTEP_Master_Out(3518) <= \<const0>\;
  LOCKSTEP_Master_Out(3519) <= \<const0>\;
  LOCKSTEP_Master_Out(3520) <= \<const0>\;
  LOCKSTEP_Master_Out(3521) <= \<const0>\;
  LOCKSTEP_Master_Out(3522) <= \<const0>\;
  LOCKSTEP_Master_Out(3523) <= \<const0>\;
  LOCKSTEP_Master_Out(3524) <= \<const0>\;
  LOCKSTEP_Master_Out(3525) <= \<const0>\;
  LOCKSTEP_Master_Out(3526) <= \<const0>\;
  LOCKSTEP_Master_Out(3527) <= \<const0>\;
  LOCKSTEP_Master_Out(3528) <= \<const0>\;
  LOCKSTEP_Master_Out(3529) <= \<const0>\;
  LOCKSTEP_Master_Out(3530) <= \<const0>\;
  LOCKSTEP_Master_Out(3531) <= \<const0>\;
  LOCKSTEP_Master_Out(3532) <= \<const0>\;
  LOCKSTEP_Master_Out(3533) <= \<const0>\;
  LOCKSTEP_Master_Out(3534) <= \<const0>\;
  LOCKSTEP_Master_Out(3535) <= \<const0>\;
  LOCKSTEP_Master_Out(3536) <= \<const0>\;
  LOCKSTEP_Master_Out(3537) <= \<const0>\;
  LOCKSTEP_Master_Out(3538) <= \<const0>\;
  LOCKSTEP_Master_Out(3539) <= \<const0>\;
  LOCKSTEP_Master_Out(3540) <= \<const0>\;
  LOCKSTEP_Master_Out(3541) <= \<const0>\;
  LOCKSTEP_Master_Out(3542) <= \<const0>\;
  LOCKSTEP_Master_Out(3543) <= \<const0>\;
  LOCKSTEP_Master_Out(3544) <= \<const0>\;
  LOCKSTEP_Master_Out(3545) <= \<const0>\;
  LOCKSTEP_Master_Out(3546) <= \<const0>\;
  LOCKSTEP_Master_Out(3547) <= \<const0>\;
  LOCKSTEP_Master_Out(3548) <= \<const0>\;
  LOCKSTEP_Master_Out(3549) <= \<const0>\;
  LOCKSTEP_Master_Out(3550) <= \<const0>\;
  LOCKSTEP_Master_Out(3551) <= \<const0>\;
  LOCKSTEP_Master_Out(3552) <= \<const0>\;
  LOCKSTEP_Master_Out(3553) <= \<const0>\;
  LOCKSTEP_Master_Out(3554) <= \<const0>\;
  LOCKSTEP_Master_Out(3555) <= \<const0>\;
  LOCKSTEP_Master_Out(3556) <= \<const0>\;
  LOCKSTEP_Master_Out(3557) <= \<const0>\;
  LOCKSTEP_Master_Out(3558) <= \<const0>\;
  LOCKSTEP_Master_Out(3559) <= \<const0>\;
  LOCKSTEP_Master_Out(3560) <= \<const0>\;
  LOCKSTEP_Master_Out(3561) <= \<const0>\;
  LOCKSTEP_Master_Out(3562) <= \<const0>\;
  LOCKSTEP_Master_Out(3563) <= \<const0>\;
  LOCKSTEP_Master_Out(3564) <= \<const0>\;
  LOCKSTEP_Master_Out(3565) <= \<const0>\;
  LOCKSTEP_Master_Out(3566) <= \<const0>\;
  LOCKSTEP_Master_Out(3567) <= \<const0>\;
  LOCKSTEP_Master_Out(3568) <= \<const0>\;
  LOCKSTEP_Master_Out(3569) <= \<const0>\;
  LOCKSTEP_Master_Out(3570) <= \<const0>\;
  LOCKSTEP_Master_Out(3571) <= \<const0>\;
  LOCKSTEP_Master_Out(3572) <= \<const0>\;
  LOCKSTEP_Master_Out(3573) <= \<const0>\;
  LOCKSTEP_Master_Out(3574) <= \<const0>\;
  LOCKSTEP_Master_Out(3575) <= \<const0>\;
  LOCKSTEP_Master_Out(3576) <= \<const0>\;
  LOCKSTEP_Master_Out(3577) <= \<const0>\;
  LOCKSTEP_Master_Out(3578) <= \<const0>\;
  LOCKSTEP_Master_Out(3579) <= \<const0>\;
  LOCKSTEP_Master_Out(3580) <= \<const0>\;
  LOCKSTEP_Master_Out(3581) <= \<const0>\;
  LOCKSTEP_Master_Out(3582) <= \<const0>\;
  LOCKSTEP_Master_Out(3583) <= \<const0>\;
  LOCKSTEP_Master_Out(3584) <= \<const0>\;
  LOCKSTEP_Master_Out(3585) <= \<const0>\;
  LOCKSTEP_Master_Out(3586) <= \<const0>\;
  LOCKSTEP_Master_Out(3587) <= \<const0>\;
  LOCKSTEP_Master_Out(3588) <= \<const0>\;
  LOCKSTEP_Master_Out(3589) <= \<const0>\;
  LOCKSTEP_Master_Out(3590) <= \<const0>\;
  LOCKSTEP_Master_Out(3591) <= \<const0>\;
  LOCKSTEP_Master_Out(3592) <= \<const0>\;
  LOCKSTEP_Master_Out(3593) <= \<const0>\;
  LOCKSTEP_Master_Out(3594) <= \<const0>\;
  LOCKSTEP_Master_Out(3595) <= \<const0>\;
  LOCKSTEP_Master_Out(3596) <= \<const0>\;
  LOCKSTEP_Master_Out(3597) <= \<const0>\;
  LOCKSTEP_Master_Out(3598) <= \<const0>\;
  LOCKSTEP_Master_Out(3599) <= \<const0>\;
  LOCKSTEP_Master_Out(3600) <= \<const0>\;
  LOCKSTEP_Master_Out(3601) <= \<const0>\;
  LOCKSTEP_Master_Out(3602) <= \<const0>\;
  LOCKSTEP_Master_Out(3603) <= \<const0>\;
  LOCKSTEP_Master_Out(3604) <= \<const0>\;
  LOCKSTEP_Master_Out(3605) <= \<const0>\;
  LOCKSTEP_Master_Out(3606) <= \<const0>\;
  LOCKSTEP_Master_Out(3607) <= \<const0>\;
  LOCKSTEP_Master_Out(3608) <= \<const0>\;
  LOCKSTEP_Master_Out(3609) <= \<const0>\;
  LOCKSTEP_Master_Out(3610) <= \<const0>\;
  LOCKSTEP_Master_Out(3611) <= \<const0>\;
  LOCKSTEP_Master_Out(3612) <= \<const0>\;
  LOCKSTEP_Master_Out(3613) <= \<const0>\;
  LOCKSTEP_Master_Out(3614) <= \<const0>\;
  LOCKSTEP_Master_Out(3615) <= \<const0>\;
  LOCKSTEP_Master_Out(3616) <= \<const0>\;
  LOCKSTEP_Master_Out(3617) <= \<const0>\;
  LOCKSTEP_Master_Out(3618) <= \<const0>\;
  LOCKSTEP_Master_Out(3619) <= \<const0>\;
  LOCKSTEP_Master_Out(3620) <= \<const0>\;
  LOCKSTEP_Master_Out(3621) <= \<const0>\;
  LOCKSTEP_Master_Out(3622) <= \<const0>\;
  LOCKSTEP_Master_Out(3623) <= \<const0>\;
  LOCKSTEP_Master_Out(3624) <= \<const0>\;
  LOCKSTEP_Master_Out(3625) <= \<const0>\;
  LOCKSTEP_Master_Out(3626) <= \<const0>\;
  LOCKSTEP_Master_Out(3627) <= \<const0>\;
  LOCKSTEP_Master_Out(3628) <= \<const0>\;
  LOCKSTEP_Master_Out(3629) <= \<const0>\;
  LOCKSTEP_Master_Out(3630) <= \<const0>\;
  LOCKSTEP_Master_Out(3631) <= \<const0>\;
  LOCKSTEP_Master_Out(3632) <= \<const0>\;
  LOCKSTEP_Master_Out(3633) <= \<const0>\;
  LOCKSTEP_Master_Out(3634) <= \<const0>\;
  LOCKSTEP_Master_Out(3635) <= \<const0>\;
  LOCKSTEP_Master_Out(3636) <= \<const0>\;
  LOCKSTEP_Master_Out(3637) <= \<const0>\;
  LOCKSTEP_Master_Out(3638) <= \<const0>\;
  LOCKSTEP_Master_Out(3639) <= \<const0>\;
  LOCKSTEP_Master_Out(3640) <= \<const0>\;
  LOCKSTEP_Master_Out(3641) <= \<const0>\;
  LOCKSTEP_Master_Out(3642) <= \<const0>\;
  LOCKSTEP_Master_Out(3643) <= \<const0>\;
  LOCKSTEP_Master_Out(3644) <= \<const0>\;
  LOCKSTEP_Master_Out(3645) <= \<const0>\;
  LOCKSTEP_Master_Out(3646) <= \<const0>\;
  LOCKSTEP_Master_Out(3647) <= \<const0>\;
  LOCKSTEP_Master_Out(3648) <= \<const0>\;
  LOCKSTEP_Master_Out(3649) <= \<const0>\;
  LOCKSTEP_Master_Out(3650) <= \<const0>\;
  LOCKSTEP_Master_Out(3651) <= \<const0>\;
  LOCKSTEP_Master_Out(3652) <= \<const0>\;
  LOCKSTEP_Master_Out(3653) <= \<const0>\;
  LOCKSTEP_Master_Out(3654) <= \<const0>\;
  LOCKSTEP_Master_Out(3655) <= \<const0>\;
  LOCKSTEP_Master_Out(3656) <= \<const0>\;
  LOCKSTEP_Master_Out(3657) <= \<const0>\;
  LOCKSTEP_Master_Out(3658) <= \<const0>\;
  LOCKSTEP_Master_Out(3659) <= \<const0>\;
  LOCKSTEP_Master_Out(3660) <= \<const0>\;
  LOCKSTEP_Master_Out(3661) <= \<const0>\;
  LOCKSTEP_Master_Out(3662) <= \<const0>\;
  LOCKSTEP_Master_Out(3663) <= \<const0>\;
  LOCKSTEP_Master_Out(3664) <= \<const0>\;
  LOCKSTEP_Master_Out(3665) <= \<const0>\;
  LOCKSTEP_Master_Out(3666) <= \<const0>\;
  LOCKSTEP_Master_Out(3667) <= \<const0>\;
  LOCKSTEP_Master_Out(3668) <= \<const0>\;
  LOCKSTEP_Master_Out(3669) <= \<const0>\;
  LOCKSTEP_Master_Out(3670) <= \<const0>\;
  LOCKSTEP_Master_Out(3671) <= \<const0>\;
  LOCKSTEP_Master_Out(3672) <= \<const0>\;
  LOCKSTEP_Master_Out(3673) <= \<const0>\;
  LOCKSTEP_Master_Out(3674) <= \<const0>\;
  LOCKSTEP_Master_Out(3675) <= \<const0>\;
  LOCKSTEP_Master_Out(3676) <= \<const0>\;
  LOCKSTEP_Master_Out(3677) <= \<const0>\;
  LOCKSTEP_Master_Out(3678) <= \<const0>\;
  LOCKSTEP_Master_Out(3679) <= \<const0>\;
  LOCKSTEP_Master_Out(3680) <= \<const0>\;
  LOCKSTEP_Master_Out(3681) <= \<const0>\;
  LOCKSTEP_Master_Out(3682) <= \<const0>\;
  LOCKSTEP_Master_Out(3683) <= \<const0>\;
  LOCKSTEP_Master_Out(3684) <= \<const0>\;
  LOCKSTEP_Master_Out(3685) <= \<const0>\;
  LOCKSTEP_Master_Out(3686) <= \<const0>\;
  LOCKSTEP_Master_Out(3687) <= \<const0>\;
  LOCKSTEP_Master_Out(3688) <= \<const0>\;
  LOCKSTEP_Master_Out(3689) <= \<const0>\;
  LOCKSTEP_Master_Out(3690) <= \<const0>\;
  LOCKSTEP_Master_Out(3691) <= \<const0>\;
  LOCKSTEP_Master_Out(3692) <= \<const0>\;
  LOCKSTEP_Master_Out(3693) <= \<const0>\;
  LOCKSTEP_Master_Out(3694) <= \<const0>\;
  LOCKSTEP_Master_Out(3695) <= \<const0>\;
  LOCKSTEP_Master_Out(3696) <= \<const0>\;
  LOCKSTEP_Master_Out(3697) <= \<const0>\;
  LOCKSTEP_Master_Out(3698) <= \<const0>\;
  LOCKSTEP_Master_Out(3699) <= \<const0>\;
  LOCKSTEP_Master_Out(3700) <= \<const0>\;
  LOCKSTEP_Master_Out(3701) <= \<const0>\;
  LOCKSTEP_Master_Out(3702) <= \<const0>\;
  LOCKSTEP_Master_Out(3703) <= \<const0>\;
  LOCKSTEP_Master_Out(3704) <= \<const0>\;
  LOCKSTEP_Master_Out(3705) <= \<const0>\;
  LOCKSTEP_Master_Out(3706) <= \<const0>\;
  LOCKSTEP_Master_Out(3707) <= \<const0>\;
  LOCKSTEP_Master_Out(3708) <= \<const0>\;
  LOCKSTEP_Master_Out(3709) <= \<const0>\;
  LOCKSTEP_Master_Out(3710) <= \<const0>\;
  LOCKSTEP_Master_Out(3711) <= \<const0>\;
  LOCKSTEP_Master_Out(3712) <= \<const0>\;
  LOCKSTEP_Master_Out(3713) <= \<const0>\;
  LOCKSTEP_Master_Out(3714) <= \<const0>\;
  LOCKSTEP_Master_Out(3715) <= \<const0>\;
  LOCKSTEP_Master_Out(3716) <= \<const0>\;
  LOCKSTEP_Master_Out(3717) <= \<const0>\;
  LOCKSTEP_Master_Out(3718) <= \<const0>\;
  LOCKSTEP_Master_Out(3719) <= \<const0>\;
  LOCKSTEP_Master_Out(3720) <= \<const0>\;
  LOCKSTEP_Master_Out(3721) <= \<const0>\;
  LOCKSTEP_Master_Out(3722) <= \<const0>\;
  LOCKSTEP_Master_Out(3723) <= \<const0>\;
  LOCKSTEP_Master_Out(3724) <= \<const0>\;
  LOCKSTEP_Master_Out(3725) <= \<const0>\;
  LOCKSTEP_Master_Out(3726) <= \<const0>\;
  LOCKSTEP_Master_Out(3727) <= \<const0>\;
  LOCKSTEP_Master_Out(3728) <= \<const0>\;
  LOCKSTEP_Master_Out(3729) <= \<const0>\;
  LOCKSTEP_Master_Out(3730) <= \<const0>\;
  LOCKSTEP_Master_Out(3731) <= \<const0>\;
  LOCKSTEP_Master_Out(3732) <= \<const0>\;
  LOCKSTEP_Master_Out(3733) <= \<const0>\;
  LOCKSTEP_Master_Out(3734) <= \<const0>\;
  LOCKSTEP_Master_Out(3735) <= \<const0>\;
  LOCKSTEP_Master_Out(3736) <= \<const0>\;
  LOCKSTEP_Master_Out(3737) <= \<const0>\;
  LOCKSTEP_Master_Out(3738) <= \<const0>\;
  LOCKSTEP_Master_Out(3739) <= \<const0>\;
  LOCKSTEP_Master_Out(3740) <= \<const0>\;
  LOCKSTEP_Master_Out(3741) <= \<const0>\;
  LOCKSTEP_Master_Out(3742) <= \<const0>\;
  LOCKSTEP_Master_Out(3743) <= \<const0>\;
  LOCKSTEP_Master_Out(3744) <= \<const0>\;
  LOCKSTEP_Master_Out(3745) <= \<const0>\;
  LOCKSTEP_Master_Out(3746) <= \<const0>\;
  LOCKSTEP_Master_Out(3747) <= \<const0>\;
  LOCKSTEP_Master_Out(3748) <= \<const0>\;
  LOCKSTEP_Master_Out(3749) <= \<const0>\;
  LOCKSTEP_Master_Out(3750) <= \<const0>\;
  LOCKSTEP_Master_Out(3751) <= \<const0>\;
  LOCKSTEP_Master_Out(3752) <= \<const0>\;
  LOCKSTEP_Master_Out(3753) <= \<const0>\;
  LOCKSTEP_Master_Out(3754) <= \<const0>\;
  LOCKSTEP_Master_Out(3755) <= \<const0>\;
  LOCKSTEP_Master_Out(3756) <= \<const0>\;
  LOCKSTEP_Master_Out(3757) <= \<const0>\;
  LOCKSTEP_Master_Out(3758) <= \<const0>\;
  LOCKSTEP_Master_Out(3759) <= \<const0>\;
  LOCKSTEP_Master_Out(3760) <= \<const0>\;
  LOCKSTEP_Master_Out(3761) <= \<const0>\;
  LOCKSTEP_Master_Out(3762) <= \<const0>\;
  LOCKSTEP_Master_Out(3763) <= \<const0>\;
  LOCKSTEP_Master_Out(3764) <= \<const0>\;
  LOCKSTEP_Master_Out(3765) <= \<const0>\;
  LOCKSTEP_Master_Out(3766) <= \<const0>\;
  LOCKSTEP_Master_Out(3767) <= \<const0>\;
  LOCKSTEP_Master_Out(3768) <= \<const0>\;
  LOCKSTEP_Master_Out(3769) <= \<const0>\;
  LOCKSTEP_Master_Out(3770) <= \<const0>\;
  LOCKSTEP_Master_Out(3771) <= \<const0>\;
  LOCKSTEP_Master_Out(3772) <= \<const0>\;
  LOCKSTEP_Master_Out(3773) <= \<const0>\;
  LOCKSTEP_Master_Out(3774) <= \<const0>\;
  LOCKSTEP_Master_Out(3775) <= \<const0>\;
  LOCKSTEP_Master_Out(3776) <= \<const0>\;
  LOCKSTEP_Master_Out(3777) <= \<const0>\;
  LOCKSTEP_Master_Out(3778) <= \<const0>\;
  LOCKSTEP_Master_Out(3779) <= \<const0>\;
  LOCKSTEP_Master_Out(3780) <= \<const0>\;
  LOCKSTEP_Master_Out(3781) <= \<const0>\;
  LOCKSTEP_Master_Out(3782) <= \<const0>\;
  LOCKSTEP_Master_Out(3783) <= \<const0>\;
  LOCKSTEP_Master_Out(3784) <= \<const0>\;
  LOCKSTEP_Master_Out(3785) <= \<const0>\;
  LOCKSTEP_Master_Out(3786) <= \<const0>\;
  LOCKSTEP_Master_Out(3787) <= \<const0>\;
  LOCKSTEP_Master_Out(3788) <= \<const0>\;
  LOCKSTEP_Master_Out(3789) <= \<const0>\;
  LOCKSTEP_Master_Out(3790) <= \<const0>\;
  LOCKSTEP_Master_Out(3791) <= \<const0>\;
  LOCKSTEP_Master_Out(3792) <= \<const0>\;
  LOCKSTEP_Master_Out(3793) <= \<const0>\;
  LOCKSTEP_Master_Out(3794) <= \<const0>\;
  LOCKSTEP_Master_Out(3795) <= \<const0>\;
  LOCKSTEP_Master_Out(3796) <= \<const0>\;
  LOCKSTEP_Master_Out(3797) <= \<const0>\;
  LOCKSTEP_Master_Out(3798) <= \<const0>\;
  LOCKSTEP_Master_Out(3799) <= \<const0>\;
  LOCKSTEP_Master_Out(3800) <= \<const0>\;
  LOCKSTEP_Master_Out(3801) <= \<const0>\;
  LOCKSTEP_Master_Out(3802) <= \<const0>\;
  LOCKSTEP_Master_Out(3803) <= \<const0>\;
  LOCKSTEP_Master_Out(3804) <= \<const0>\;
  LOCKSTEP_Master_Out(3805) <= \<const0>\;
  LOCKSTEP_Master_Out(3806) <= \<const0>\;
  LOCKSTEP_Master_Out(3807) <= \<const0>\;
  LOCKSTEP_Master_Out(3808) <= \<const0>\;
  LOCKSTEP_Master_Out(3809) <= \<const0>\;
  LOCKSTEP_Master_Out(3810) <= \<const0>\;
  LOCKSTEP_Master_Out(3811) <= \<const0>\;
  LOCKSTEP_Master_Out(3812) <= \<const0>\;
  LOCKSTEP_Master_Out(3813) <= \<const0>\;
  LOCKSTEP_Master_Out(3814) <= \<const0>\;
  LOCKSTEP_Master_Out(3815) <= \<const0>\;
  LOCKSTEP_Master_Out(3816) <= \<const0>\;
  LOCKSTEP_Master_Out(3817) <= \<const0>\;
  LOCKSTEP_Master_Out(3818) <= \<const0>\;
  LOCKSTEP_Master_Out(3819) <= \<const0>\;
  LOCKSTEP_Master_Out(3820) <= \<const0>\;
  LOCKSTEP_Master_Out(3821) <= \<const0>\;
  LOCKSTEP_Master_Out(3822) <= \<const0>\;
  LOCKSTEP_Master_Out(3823) <= \<const0>\;
  LOCKSTEP_Master_Out(3824) <= \<const0>\;
  LOCKSTEP_Master_Out(3825) <= \<const0>\;
  LOCKSTEP_Master_Out(3826) <= \<const0>\;
  LOCKSTEP_Master_Out(3827) <= \<const0>\;
  LOCKSTEP_Master_Out(3828) <= \<const0>\;
  LOCKSTEP_Master_Out(3829) <= \<const0>\;
  LOCKSTEP_Master_Out(3830) <= \<const0>\;
  LOCKSTEP_Master_Out(3831) <= \<const0>\;
  LOCKSTEP_Master_Out(3832) <= \<const0>\;
  LOCKSTEP_Master_Out(3833) <= \<const0>\;
  LOCKSTEP_Master_Out(3834) <= \<const0>\;
  LOCKSTEP_Master_Out(3835) <= \<const0>\;
  LOCKSTEP_Master_Out(3836) <= \<const0>\;
  LOCKSTEP_Master_Out(3837) <= \<const0>\;
  LOCKSTEP_Master_Out(3838) <= \<const0>\;
  LOCKSTEP_Master_Out(3839) <= \<const0>\;
  LOCKSTEP_Master_Out(3840) <= \<const0>\;
  LOCKSTEP_Master_Out(3841) <= \<const0>\;
  LOCKSTEP_Master_Out(3842) <= \<const0>\;
  LOCKSTEP_Master_Out(3843) <= \<const0>\;
  LOCKSTEP_Master_Out(3844) <= \<const0>\;
  LOCKSTEP_Master_Out(3845) <= \<const0>\;
  LOCKSTEP_Master_Out(3846) <= \<const0>\;
  LOCKSTEP_Master_Out(3847) <= \<const0>\;
  LOCKSTEP_Master_Out(3848) <= \<const0>\;
  LOCKSTEP_Master_Out(3849) <= \<const0>\;
  LOCKSTEP_Master_Out(3850) <= \<const0>\;
  LOCKSTEP_Master_Out(3851) <= \<const0>\;
  LOCKSTEP_Master_Out(3852) <= \<const0>\;
  LOCKSTEP_Master_Out(3853) <= \<const0>\;
  LOCKSTEP_Master_Out(3854) <= \<const0>\;
  LOCKSTEP_Master_Out(3855) <= \<const0>\;
  LOCKSTEP_Master_Out(3856) <= \<const0>\;
  LOCKSTEP_Master_Out(3857) <= \<const0>\;
  LOCKSTEP_Master_Out(3858) <= \<const0>\;
  LOCKSTEP_Master_Out(3859) <= \<const0>\;
  LOCKSTEP_Master_Out(3860) <= \<const0>\;
  LOCKSTEP_Master_Out(3861) <= \<const0>\;
  LOCKSTEP_Master_Out(3862) <= \<const0>\;
  LOCKSTEP_Master_Out(3863) <= \<const0>\;
  LOCKSTEP_Master_Out(3864) <= \<const0>\;
  LOCKSTEP_Master_Out(3865) <= \<const0>\;
  LOCKSTEP_Master_Out(3866) <= \<const0>\;
  LOCKSTEP_Master_Out(3867) <= \<const0>\;
  LOCKSTEP_Master_Out(3868) <= \<const0>\;
  LOCKSTEP_Master_Out(3869) <= \<const0>\;
  LOCKSTEP_Master_Out(3870) <= \<const0>\;
  LOCKSTEP_Master_Out(3871) <= \<const0>\;
  LOCKSTEP_Master_Out(3872) <= \<const0>\;
  LOCKSTEP_Master_Out(3873) <= \<const0>\;
  LOCKSTEP_Master_Out(3874) <= \<const0>\;
  LOCKSTEP_Master_Out(3875) <= \<const0>\;
  LOCKSTEP_Master_Out(3876) <= \<const0>\;
  LOCKSTEP_Master_Out(3877) <= \<const0>\;
  LOCKSTEP_Master_Out(3878) <= \<const0>\;
  LOCKSTEP_Master_Out(3879) <= \<const0>\;
  LOCKSTEP_Master_Out(3880) <= \<const0>\;
  LOCKSTEP_Master_Out(3881) <= \<const0>\;
  LOCKSTEP_Master_Out(3882) <= \<const0>\;
  LOCKSTEP_Master_Out(3883) <= \<const0>\;
  LOCKSTEP_Master_Out(3884) <= \<const0>\;
  LOCKSTEP_Master_Out(3885) <= \<const0>\;
  LOCKSTEP_Master_Out(3886) <= \<const0>\;
  LOCKSTEP_Master_Out(3887) <= \<const0>\;
  LOCKSTEP_Master_Out(3888) <= \<const0>\;
  LOCKSTEP_Master_Out(3889) <= \<const0>\;
  LOCKSTEP_Master_Out(3890) <= \<const0>\;
  LOCKSTEP_Master_Out(3891) <= \<const0>\;
  LOCKSTEP_Master_Out(3892) <= \<const0>\;
  LOCKSTEP_Master_Out(3893) <= \<const0>\;
  LOCKSTEP_Master_Out(3894) <= \<const0>\;
  LOCKSTEP_Master_Out(3895) <= \<const0>\;
  LOCKSTEP_Master_Out(3896) <= \<const0>\;
  LOCKSTEP_Master_Out(3897) <= \<const0>\;
  LOCKSTEP_Master_Out(3898) <= \<const0>\;
  LOCKSTEP_Master_Out(3899) <= \<const0>\;
  LOCKSTEP_Master_Out(3900) <= \<const0>\;
  LOCKSTEP_Master_Out(3901) <= \<const0>\;
  LOCKSTEP_Master_Out(3902) <= \<const0>\;
  LOCKSTEP_Master_Out(3903) <= \<const0>\;
  LOCKSTEP_Master_Out(3904) <= \<const0>\;
  LOCKSTEP_Master_Out(3905) <= \<const0>\;
  LOCKSTEP_Master_Out(3906) <= \<const0>\;
  LOCKSTEP_Master_Out(3907) <= \<const0>\;
  LOCKSTEP_Master_Out(3908) <= \<const0>\;
  LOCKSTEP_Master_Out(3909) <= \<const0>\;
  LOCKSTEP_Master_Out(3910) <= \<const0>\;
  LOCKSTEP_Master_Out(3911) <= \<const0>\;
  LOCKSTEP_Master_Out(3912) <= \<const0>\;
  LOCKSTEP_Master_Out(3913) <= \<const0>\;
  LOCKSTEP_Master_Out(3914) <= \<const0>\;
  LOCKSTEP_Master_Out(3915) <= \<const0>\;
  LOCKSTEP_Master_Out(3916) <= \<const0>\;
  LOCKSTEP_Master_Out(3917) <= \<const0>\;
  LOCKSTEP_Master_Out(3918) <= \<const0>\;
  LOCKSTEP_Master_Out(3919) <= \<const0>\;
  LOCKSTEP_Master_Out(3920) <= \<const0>\;
  LOCKSTEP_Master_Out(3921) <= \<const0>\;
  LOCKSTEP_Master_Out(3922) <= \<const0>\;
  LOCKSTEP_Master_Out(3923) <= \<const0>\;
  LOCKSTEP_Master_Out(3924) <= \<const0>\;
  LOCKSTEP_Master_Out(3925) <= \<const0>\;
  LOCKSTEP_Master_Out(3926) <= \<const0>\;
  LOCKSTEP_Master_Out(3927) <= \<const0>\;
  LOCKSTEP_Master_Out(3928) <= \<const0>\;
  LOCKSTEP_Master_Out(3929) <= \<const0>\;
  LOCKSTEP_Master_Out(3930) <= \<const0>\;
  LOCKSTEP_Master_Out(3931) <= \<const0>\;
  LOCKSTEP_Master_Out(3932) <= \<const0>\;
  LOCKSTEP_Master_Out(3933) <= \<const0>\;
  LOCKSTEP_Master_Out(3934) <= \<const0>\;
  LOCKSTEP_Master_Out(3935) <= \<const0>\;
  LOCKSTEP_Master_Out(3936) <= \<const0>\;
  LOCKSTEP_Master_Out(3937) <= \<const0>\;
  LOCKSTEP_Master_Out(3938) <= \<const0>\;
  LOCKSTEP_Master_Out(3939) <= \<const0>\;
  LOCKSTEP_Master_Out(3940) <= \<const0>\;
  LOCKSTEP_Master_Out(3941) <= \<const0>\;
  LOCKSTEP_Master_Out(3942) <= \<const0>\;
  LOCKSTEP_Master_Out(3943) <= \<const0>\;
  LOCKSTEP_Master_Out(3944) <= \<const0>\;
  LOCKSTEP_Master_Out(3945) <= \<const0>\;
  LOCKSTEP_Master_Out(3946) <= \<const0>\;
  LOCKSTEP_Master_Out(3947) <= \<const0>\;
  LOCKSTEP_Master_Out(3948) <= \<const0>\;
  LOCKSTEP_Master_Out(3949) <= \<const0>\;
  LOCKSTEP_Master_Out(3950) <= \<const0>\;
  LOCKSTEP_Master_Out(3951) <= \<const0>\;
  LOCKSTEP_Master_Out(3952) <= \<const0>\;
  LOCKSTEP_Master_Out(3953) <= \<const0>\;
  LOCKSTEP_Master_Out(3954) <= \<const0>\;
  LOCKSTEP_Master_Out(3955) <= \<const0>\;
  LOCKSTEP_Master_Out(3956) <= \<const0>\;
  LOCKSTEP_Master_Out(3957) <= \<const0>\;
  LOCKSTEP_Master_Out(3958) <= \<const0>\;
  LOCKSTEP_Master_Out(3959) <= \<const0>\;
  LOCKSTEP_Master_Out(3960) <= \<const0>\;
  LOCKSTEP_Master_Out(3961) <= \<const0>\;
  LOCKSTEP_Master_Out(3962) <= \<const0>\;
  LOCKSTEP_Master_Out(3963) <= \<const0>\;
  LOCKSTEP_Master_Out(3964) <= \<const0>\;
  LOCKSTEP_Master_Out(3965) <= \<const0>\;
  LOCKSTEP_Master_Out(3966) <= \<const0>\;
  LOCKSTEP_Master_Out(3967) <= \<const0>\;
  LOCKSTEP_Master_Out(3968) <= \<const0>\;
  LOCKSTEP_Master_Out(3969) <= \<const0>\;
  LOCKSTEP_Master_Out(3970) <= \<const0>\;
  LOCKSTEP_Master_Out(3971) <= \<const0>\;
  LOCKSTEP_Master_Out(3972) <= \<const0>\;
  LOCKSTEP_Master_Out(3973) <= \<const0>\;
  LOCKSTEP_Master_Out(3974) <= \<const0>\;
  LOCKSTEP_Master_Out(3975) <= \<const0>\;
  LOCKSTEP_Master_Out(3976) <= \<const0>\;
  LOCKSTEP_Master_Out(3977) <= \<const0>\;
  LOCKSTEP_Master_Out(3978) <= \<const0>\;
  LOCKSTEP_Master_Out(3979) <= \<const0>\;
  LOCKSTEP_Master_Out(3980) <= \<const0>\;
  LOCKSTEP_Master_Out(3981) <= \<const0>\;
  LOCKSTEP_Master_Out(3982) <= \<const0>\;
  LOCKSTEP_Master_Out(3983) <= \<const0>\;
  LOCKSTEP_Master_Out(3984) <= \<const0>\;
  LOCKSTEP_Master_Out(3985) <= \<const0>\;
  LOCKSTEP_Master_Out(3986) <= \<const0>\;
  LOCKSTEP_Master_Out(3987) <= \<const0>\;
  LOCKSTEP_Master_Out(3988) <= \<const0>\;
  LOCKSTEP_Master_Out(3989) <= \<const0>\;
  LOCKSTEP_Master_Out(3990) <= \<const0>\;
  LOCKSTEP_Master_Out(3991) <= \<const0>\;
  LOCKSTEP_Master_Out(3992) <= \<const0>\;
  LOCKSTEP_Master_Out(3993) <= \<const0>\;
  LOCKSTEP_Master_Out(3994) <= \<const0>\;
  LOCKSTEP_Master_Out(3995) <= \<const0>\;
  LOCKSTEP_Master_Out(3996) <= \<const0>\;
  LOCKSTEP_Master_Out(3997) <= \<const0>\;
  LOCKSTEP_Master_Out(3998) <= \<const0>\;
  LOCKSTEP_Master_Out(3999) <= \<const0>\;
  LOCKSTEP_Master_Out(4000) <= \<const0>\;
  LOCKSTEP_Master_Out(4001) <= \<const0>\;
  LOCKSTEP_Master_Out(4002) <= \<const0>\;
  LOCKSTEP_Master_Out(4003) <= \<const0>\;
  LOCKSTEP_Master_Out(4004) <= \<const0>\;
  LOCKSTEP_Master_Out(4005) <= \<const0>\;
  LOCKSTEP_Master_Out(4006) <= \<const0>\;
  LOCKSTEP_Master_Out(4007) <= \<const0>\;
  LOCKSTEP_Master_Out(4008) <= \<const0>\;
  LOCKSTEP_Master_Out(4009) <= \<const0>\;
  LOCKSTEP_Master_Out(4010) <= \<const0>\;
  LOCKSTEP_Master_Out(4011) <= \<const0>\;
  LOCKSTEP_Master_Out(4012) <= \<const0>\;
  LOCKSTEP_Master_Out(4013) <= \<const0>\;
  LOCKSTEP_Master_Out(4014) <= \<const0>\;
  LOCKSTEP_Master_Out(4015) <= \<const0>\;
  LOCKSTEP_Master_Out(4016) <= \<const0>\;
  LOCKSTEP_Master_Out(4017) <= \<const0>\;
  LOCKSTEP_Master_Out(4018) <= \<const0>\;
  LOCKSTEP_Master_Out(4019) <= \<const0>\;
  LOCKSTEP_Master_Out(4020) <= \<const0>\;
  LOCKSTEP_Master_Out(4021) <= \<const0>\;
  LOCKSTEP_Master_Out(4022) <= \<const0>\;
  LOCKSTEP_Master_Out(4023) <= \<const0>\;
  LOCKSTEP_Master_Out(4024) <= \<const0>\;
  LOCKSTEP_Master_Out(4025) <= \<const0>\;
  LOCKSTEP_Master_Out(4026) <= \<const0>\;
  LOCKSTEP_Master_Out(4027) <= \<const0>\;
  LOCKSTEP_Master_Out(4028) <= \<const0>\;
  LOCKSTEP_Master_Out(4029) <= \<const0>\;
  LOCKSTEP_Master_Out(4030) <= \<const0>\;
  LOCKSTEP_Master_Out(4031) <= \<const0>\;
  LOCKSTEP_Master_Out(4032) <= \<const0>\;
  LOCKSTEP_Master_Out(4033) <= \<const0>\;
  LOCKSTEP_Master_Out(4034) <= \<const0>\;
  LOCKSTEP_Master_Out(4035) <= \<const0>\;
  LOCKSTEP_Master_Out(4036) <= \<const0>\;
  LOCKSTEP_Master_Out(4037) <= \<const0>\;
  LOCKSTEP_Master_Out(4038) <= \<const0>\;
  LOCKSTEP_Master_Out(4039) <= \<const0>\;
  LOCKSTEP_Master_Out(4040) <= \<const0>\;
  LOCKSTEP_Master_Out(4041) <= \<const0>\;
  LOCKSTEP_Master_Out(4042) <= \<const0>\;
  LOCKSTEP_Master_Out(4043) <= \<const0>\;
  LOCKSTEP_Master_Out(4044) <= \<const0>\;
  LOCKSTEP_Master_Out(4045) <= \<const0>\;
  LOCKSTEP_Master_Out(4046) <= \<const0>\;
  LOCKSTEP_Master_Out(4047) <= \<const0>\;
  LOCKSTEP_Master_Out(4048) <= \<const0>\;
  LOCKSTEP_Master_Out(4049) <= \<const0>\;
  LOCKSTEP_Master_Out(4050) <= \<const0>\;
  LOCKSTEP_Master_Out(4051) <= \<const0>\;
  LOCKSTEP_Master_Out(4052) <= \<const0>\;
  LOCKSTEP_Master_Out(4053) <= \<const0>\;
  LOCKSTEP_Master_Out(4054) <= \<const0>\;
  LOCKSTEP_Master_Out(4055) <= \<const0>\;
  LOCKSTEP_Master_Out(4056) <= \<const0>\;
  LOCKSTEP_Master_Out(4057) <= \<const0>\;
  LOCKSTEP_Master_Out(4058) <= \<const0>\;
  LOCKSTEP_Master_Out(4059) <= \<const0>\;
  LOCKSTEP_Master_Out(4060) <= \<const0>\;
  LOCKSTEP_Master_Out(4061) <= \<const0>\;
  LOCKSTEP_Master_Out(4062) <= \<const0>\;
  LOCKSTEP_Master_Out(4063) <= \<const0>\;
  LOCKSTEP_Master_Out(4064) <= \<const0>\;
  LOCKSTEP_Master_Out(4065) <= \<const0>\;
  LOCKSTEP_Master_Out(4066) <= \<const0>\;
  LOCKSTEP_Master_Out(4067) <= \<const0>\;
  LOCKSTEP_Master_Out(4068) <= \<const0>\;
  LOCKSTEP_Master_Out(4069) <= \<const0>\;
  LOCKSTEP_Master_Out(4070) <= \<const0>\;
  LOCKSTEP_Master_Out(4071) <= \<const0>\;
  LOCKSTEP_Master_Out(4072) <= \<const0>\;
  LOCKSTEP_Master_Out(4073) <= \<const0>\;
  LOCKSTEP_Master_Out(4074) <= \<const0>\;
  LOCKSTEP_Master_Out(4075) <= \<const0>\;
  LOCKSTEP_Master_Out(4076) <= \<const0>\;
  LOCKSTEP_Master_Out(4077) <= \<const0>\;
  LOCKSTEP_Master_Out(4078) <= \<const0>\;
  LOCKSTEP_Master_Out(4079) <= \<const0>\;
  LOCKSTEP_Master_Out(4080) <= \<const0>\;
  LOCKSTEP_Master_Out(4081) <= \<const0>\;
  LOCKSTEP_Master_Out(4082) <= \<const0>\;
  LOCKSTEP_Master_Out(4083) <= \<const0>\;
  LOCKSTEP_Master_Out(4084) <= \<const0>\;
  LOCKSTEP_Master_Out(4085) <= \<const0>\;
  LOCKSTEP_Master_Out(4086) <= \<const0>\;
  LOCKSTEP_Master_Out(4087) <= \<const0>\;
  LOCKSTEP_Master_Out(4088) <= \<const0>\;
  LOCKSTEP_Master_Out(4089) <= \<const0>\;
  LOCKSTEP_Master_Out(4090) <= \<const0>\;
  LOCKSTEP_Master_Out(4091) <= \<const0>\;
  LOCKSTEP_Master_Out(4092) <= \<const0>\;
  LOCKSTEP_Master_Out(4093) <= \<const0>\;
  LOCKSTEP_Master_Out(4094) <= \<const0>\;
  LOCKSTEP_Master_Out(4095) <= \<const0>\;
  LOCKSTEP_Out(0) <= \<const0>\;
  LOCKSTEP_Out(1) <= \<const0>\;
  LOCKSTEP_Out(2 to 106) <= \^lockstep_out\(2 to 106);
  LOCKSTEP_Out(107) <= \<const0>\;
  LOCKSTEP_Out(108) <= \<const0>\;
  LOCKSTEP_Out(109) <= \<const0>\;
  LOCKSTEP_Out(110) <= \<const0>\;
  LOCKSTEP_Out(111) <= \<const0>\;
  LOCKSTEP_Out(112) <= \<const0>\;
  LOCKSTEP_Out(113) <= \<const0>\;
  LOCKSTEP_Out(114) <= \<const0>\;
  LOCKSTEP_Out(115) <= \<const0>\;
  LOCKSTEP_Out(116) <= \<const0>\;
  LOCKSTEP_Out(117) <= \<const0>\;
  LOCKSTEP_Out(118) <= \<const0>\;
  LOCKSTEP_Out(119) <= \<const0>\;
  LOCKSTEP_Out(120) <= \<const0>\;
  LOCKSTEP_Out(121) <= \<const0>\;
  LOCKSTEP_Out(122) <= \<const0>\;
  LOCKSTEP_Out(123) <= \<const0>\;
  LOCKSTEP_Out(124) <= \<const0>\;
  LOCKSTEP_Out(125) <= \<const0>\;
  LOCKSTEP_Out(126) <= \<const0>\;
  LOCKSTEP_Out(127) <= \<const0>\;
  LOCKSTEP_Out(128) <= \<const0>\;
  LOCKSTEP_Out(129) <= \<const0>\;
  LOCKSTEP_Out(130) <= \<const0>\;
  LOCKSTEP_Out(131) <= \<const0>\;
  LOCKSTEP_Out(132) <= \<const0>\;
  LOCKSTEP_Out(133) <= \<const0>\;
  LOCKSTEP_Out(134) <= \<const0>\;
  LOCKSTEP_Out(135) <= \<const0>\;
  LOCKSTEP_Out(136) <= \<const0>\;
  LOCKSTEP_Out(137) <= \<const0>\;
  LOCKSTEP_Out(138) <= \<const0>\;
  LOCKSTEP_Out(139) <= \<const0>\;
  LOCKSTEP_Out(140) <= \<const0>\;
  LOCKSTEP_Out(141) <= \<const0>\;
  LOCKSTEP_Out(142) <= \<const0>\;
  LOCKSTEP_Out(143) <= \<const0>\;
  LOCKSTEP_Out(144) <= \<const0>\;
  LOCKSTEP_Out(145) <= \<const0>\;
  LOCKSTEP_Out(146) <= \<const0>\;
  LOCKSTEP_Out(147) <= \<const0>\;
  LOCKSTEP_Out(148) <= \<const0>\;
  LOCKSTEP_Out(149) <= \<const0>\;
  LOCKSTEP_Out(150) <= \<const0>\;
  LOCKSTEP_Out(151) <= \<const0>\;
  LOCKSTEP_Out(152) <= \<const0>\;
  LOCKSTEP_Out(153) <= \<const0>\;
  LOCKSTEP_Out(154) <= \<const0>\;
  LOCKSTEP_Out(155) <= \<const0>\;
  LOCKSTEP_Out(156) <= \<const0>\;
  LOCKSTEP_Out(157) <= \<const0>\;
  LOCKSTEP_Out(158) <= \<const0>\;
  LOCKSTEP_Out(159) <= \<const0>\;
  LOCKSTEP_Out(160) <= \<const0>\;
  LOCKSTEP_Out(161) <= \<const0>\;
  LOCKSTEP_Out(162) <= \<const0>\;
  LOCKSTEP_Out(163) <= \<const0>\;
  LOCKSTEP_Out(164) <= \<const0>\;
  LOCKSTEP_Out(165) <= \<const0>\;
  LOCKSTEP_Out(166) <= \<const0>\;
  LOCKSTEP_Out(167) <= \<const0>\;
  LOCKSTEP_Out(168) <= \<const0>\;
  LOCKSTEP_Out(169) <= \<const0>\;
  LOCKSTEP_Out(170) <= \<const0>\;
  LOCKSTEP_Out(171) <= \<const0>\;
  LOCKSTEP_Out(172) <= \<const0>\;
  LOCKSTEP_Out(173) <= \<const0>\;
  LOCKSTEP_Out(174) <= \<const0>\;
  LOCKSTEP_Out(175) <= \<const0>\;
  LOCKSTEP_Out(176) <= \<const0>\;
  LOCKSTEP_Out(177) <= \<const0>\;
  LOCKSTEP_Out(178) <= \<const0>\;
  LOCKSTEP_Out(179) <= \<const0>\;
  LOCKSTEP_Out(180) <= \<const0>\;
  LOCKSTEP_Out(181) <= \<const0>\;
  LOCKSTEP_Out(182) <= \<const0>\;
  LOCKSTEP_Out(183) <= \<const0>\;
  LOCKSTEP_Out(184) <= \<const0>\;
  LOCKSTEP_Out(185) <= \<const0>\;
  LOCKSTEP_Out(186) <= \<const0>\;
  LOCKSTEP_Out(187) <= \<const0>\;
  LOCKSTEP_Out(188) <= \<const0>\;
  LOCKSTEP_Out(189) <= \<const0>\;
  LOCKSTEP_Out(190) <= \<const0>\;
  LOCKSTEP_Out(191) <= \<const0>\;
  LOCKSTEP_Out(192) <= \<const0>\;
  LOCKSTEP_Out(193) <= \<const0>\;
  LOCKSTEP_Out(194) <= \<const0>\;
  LOCKSTEP_Out(195) <= \<const0>\;
  LOCKSTEP_Out(196) <= \<const0>\;
  LOCKSTEP_Out(197) <= \<const0>\;
  LOCKSTEP_Out(198) <= \<const0>\;
  LOCKSTEP_Out(199) <= \<const0>\;
  LOCKSTEP_Out(200) <= \<const0>\;
  LOCKSTEP_Out(201) <= \<const0>\;
  LOCKSTEP_Out(202) <= \<const0>\;
  LOCKSTEP_Out(203) <= \<const0>\;
  LOCKSTEP_Out(204) <= \<const0>\;
  LOCKSTEP_Out(205) <= \<const0>\;
  LOCKSTEP_Out(206) <= \<const0>\;
  LOCKSTEP_Out(207) <= \<const0>\;
  LOCKSTEP_Out(208) <= \<const0>\;
  LOCKSTEP_Out(209) <= \<const0>\;
  LOCKSTEP_Out(210) <= \<const0>\;
  LOCKSTEP_Out(211) <= \<const0>\;
  LOCKSTEP_Out(212) <= \<const0>\;
  LOCKSTEP_Out(213) <= \<const0>\;
  LOCKSTEP_Out(214) <= \<const0>\;
  LOCKSTEP_Out(215) <= \<const0>\;
  LOCKSTEP_Out(216) <= \<const0>\;
  LOCKSTEP_Out(217) <= \<const0>\;
  LOCKSTEP_Out(218) <= \<const0>\;
  LOCKSTEP_Out(219) <= \<const0>\;
  LOCKSTEP_Out(220) <= \<const0>\;
  LOCKSTEP_Out(221) <= \<const0>\;
  LOCKSTEP_Out(222) <= \<const0>\;
  LOCKSTEP_Out(223) <= \<const0>\;
  LOCKSTEP_Out(224) <= \<const0>\;
  LOCKSTEP_Out(225) <= \<const0>\;
  LOCKSTEP_Out(226) <= \<const0>\;
  LOCKSTEP_Out(227) <= \<const0>\;
  LOCKSTEP_Out(228) <= \<const0>\;
  LOCKSTEP_Out(229) <= \<const0>\;
  LOCKSTEP_Out(230) <= \<const0>\;
  LOCKSTEP_Out(231) <= \<const0>\;
  LOCKSTEP_Out(232) <= \<const0>\;
  LOCKSTEP_Out(233) <= \<const0>\;
  LOCKSTEP_Out(234) <= \<const0>\;
  LOCKSTEP_Out(235) <= \<const0>\;
  LOCKSTEP_Out(236) <= \<const0>\;
  LOCKSTEP_Out(237) <= \<const0>\;
  LOCKSTEP_Out(238) <= \<const0>\;
  LOCKSTEP_Out(239) <= \<const0>\;
  LOCKSTEP_Out(240) <= \<const0>\;
  LOCKSTEP_Out(241) <= \<const0>\;
  LOCKSTEP_Out(242) <= \<const0>\;
  LOCKSTEP_Out(243) <= \<const0>\;
  LOCKSTEP_Out(244) <= \<const0>\;
  LOCKSTEP_Out(245) <= \<const0>\;
  LOCKSTEP_Out(246) <= \<const0>\;
  LOCKSTEP_Out(247) <= \<const0>\;
  LOCKSTEP_Out(248) <= \<const0>\;
  LOCKSTEP_Out(249) <= \<const0>\;
  LOCKSTEP_Out(250) <= \<const0>\;
  LOCKSTEP_Out(251) <= \<const0>\;
  LOCKSTEP_Out(252) <= \<const0>\;
  LOCKSTEP_Out(253) <= \<const0>\;
  LOCKSTEP_Out(254) <= \<const0>\;
  LOCKSTEP_Out(255) <= \<const0>\;
  LOCKSTEP_Out(256) <= \<const0>\;
  LOCKSTEP_Out(257) <= \<const0>\;
  LOCKSTEP_Out(258) <= \<const0>\;
  LOCKSTEP_Out(259) <= \<const0>\;
  LOCKSTEP_Out(260) <= \<const0>\;
  LOCKSTEP_Out(261) <= \<const0>\;
  LOCKSTEP_Out(262) <= \<const0>\;
  LOCKSTEP_Out(263) <= \<const0>\;
  LOCKSTEP_Out(264) <= \<const0>\;
  LOCKSTEP_Out(265) <= \<const0>\;
  LOCKSTEP_Out(266) <= \<const0>\;
  LOCKSTEP_Out(267) <= \<const0>\;
  LOCKSTEP_Out(268) <= \<const0>\;
  LOCKSTEP_Out(269) <= \<const0>\;
  LOCKSTEP_Out(270) <= \<const0>\;
  LOCKSTEP_Out(271) <= \<const0>\;
  LOCKSTEP_Out(272) <= \<const0>\;
  LOCKSTEP_Out(273) <= \<const0>\;
  LOCKSTEP_Out(274) <= \<const0>\;
  LOCKSTEP_Out(275) <= \<const0>\;
  LOCKSTEP_Out(276) <= \<const0>\;
  LOCKSTEP_Out(277) <= \<const0>\;
  LOCKSTEP_Out(278) <= \<const0>\;
  LOCKSTEP_Out(279) <= \<const0>\;
  LOCKSTEP_Out(280) <= \<const0>\;
  LOCKSTEP_Out(281) <= \<const0>\;
  LOCKSTEP_Out(282) <= \<const0>\;
  LOCKSTEP_Out(283) <= \<const0>\;
  LOCKSTEP_Out(284) <= \<const0>\;
  LOCKSTEP_Out(285) <= \<const0>\;
  LOCKSTEP_Out(286) <= \<const0>\;
  LOCKSTEP_Out(287) <= \<const0>\;
  LOCKSTEP_Out(288) <= \<const0>\;
  LOCKSTEP_Out(289) <= \<const0>\;
  LOCKSTEP_Out(290) <= \<const0>\;
  LOCKSTEP_Out(291) <= \<const0>\;
  LOCKSTEP_Out(292) <= \<const0>\;
  LOCKSTEP_Out(293) <= \<const0>\;
  LOCKSTEP_Out(294) <= \<const0>\;
  LOCKSTEP_Out(295) <= \<const0>\;
  LOCKSTEP_Out(296) <= \<const0>\;
  LOCKSTEP_Out(297) <= \<const0>\;
  LOCKSTEP_Out(298) <= \<const0>\;
  LOCKSTEP_Out(299) <= \<const0>\;
  LOCKSTEP_Out(300) <= \<const0>\;
  LOCKSTEP_Out(301) <= \<const0>\;
  LOCKSTEP_Out(302) <= \<const0>\;
  LOCKSTEP_Out(303) <= \<const0>\;
  LOCKSTEP_Out(304) <= \<const0>\;
  LOCKSTEP_Out(305) <= \<const0>\;
  LOCKSTEP_Out(306) <= \<const0>\;
  LOCKSTEP_Out(307) <= \<const0>\;
  LOCKSTEP_Out(308) <= \<const0>\;
  LOCKSTEP_Out(309) <= \<const0>\;
  LOCKSTEP_Out(310) <= \<const0>\;
  LOCKSTEP_Out(311) <= \<const0>\;
  LOCKSTEP_Out(312) <= \<const0>\;
  LOCKSTEP_Out(313) <= \<const0>\;
  LOCKSTEP_Out(314) <= \<const0>\;
  LOCKSTEP_Out(315) <= \<const0>\;
  LOCKSTEP_Out(316) <= \<const0>\;
  LOCKSTEP_Out(317) <= \<const0>\;
  LOCKSTEP_Out(318) <= \<const0>\;
  LOCKSTEP_Out(319) <= \<const0>\;
  LOCKSTEP_Out(320) <= \<const0>\;
  LOCKSTEP_Out(321) <= \<const0>\;
  LOCKSTEP_Out(322) <= \<const0>\;
  LOCKSTEP_Out(323) <= \<const0>\;
  LOCKSTEP_Out(324) <= \<const0>\;
  LOCKSTEP_Out(325) <= \<const0>\;
  LOCKSTEP_Out(326) <= \<const0>\;
  LOCKSTEP_Out(327) <= \<const0>\;
  LOCKSTEP_Out(328) <= \<const0>\;
  LOCKSTEP_Out(329) <= \<const0>\;
  LOCKSTEP_Out(330) <= \<const0>\;
  LOCKSTEP_Out(331) <= \<const0>\;
  LOCKSTEP_Out(332) <= \<const0>\;
  LOCKSTEP_Out(333) <= \<const0>\;
  LOCKSTEP_Out(334) <= \<const0>\;
  LOCKSTEP_Out(335) <= \<const0>\;
  LOCKSTEP_Out(336) <= \<const0>\;
  LOCKSTEP_Out(337) <= \<const0>\;
  LOCKSTEP_Out(338) <= \<const0>\;
  LOCKSTEP_Out(339) <= \<const0>\;
  LOCKSTEP_Out(340) <= \<const0>\;
  LOCKSTEP_Out(341) <= \<const0>\;
  LOCKSTEP_Out(342) <= \<const0>\;
  LOCKSTEP_Out(343) <= \<const0>\;
  LOCKSTEP_Out(344) <= \<const0>\;
  LOCKSTEP_Out(345) <= \<const0>\;
  LOCKSTEP_Out(346) <= \<const0>\;
  LOCKSTEP_Out(347) <= \<const0>\;
  LOCKSTEP_Out(348) <= \<const0>\;
  LOCKSTEP_Out(349) <= \<const0>\;
  LOCKSTEP_Out(350) <= \<const0>\;
  LOCKSTEP_Out(351) <= \<const0>\;
  LOCKSTEP_Out(352) <= \<const0>\;
  LOCKSTEP_Out(353) <= \<const0>\;
  LOCKSTEP_Out(354) <= \<const0>\;
  LOCKSTEP_Out(355) <= \<const0>\;
  LOCKSTEP_Out(356) <= \<const0>\;
  LOCKSTEP_Out(357) <= \<const0>\;
  LOCKSTEP_Out(358) <= \<const0>\;
  LOCKSTEP_Out(359) <= \<const0>\;
  LOCKSTEP_Out(360) <= \<const0>\;
  LOCKSTEP_Out(361) <= \<const0>\;
  LOCKSTEP_Out(362) <= \<const0>\;
  LOCKSTEP_Out(363) <= \<const0>\;
  LOCKSTEP_Out(364) <= \<const0>\;
  LOCKSTEP_Out(365) <= \<const0>\;
  LOCKSTEP_Out(366) <= \<const0>\;
  LOCKSTEP_Out(367) <= \<const0>\;
  LOCKSTEP_Out(368) <= \<const0>\;
  LOCKSTEP_Out(369) <= \<const0>\;
  LOCKSTEP_Out(370) <= \<const0>\;
  LOCKSTEP_Out(371) <= \<const0>\;
  LOCKSTEP_Out(372) <= \<const0>\;
  LOCKSTEP_Out(373) <= \<const0>\;
  LOCKSTEP_Out(374) <= \<const0>\;
  LOCKSTEP_Out(375) <= \<const0>\;
  LOCKSTEP_Out(376) <= \<const0>\;
  LOCKSTEP_Out(377) <= \<const0>\;
  LOCKSTEP_Out(378) <= \<const0>\;
  LOCKSTEP_Out(379) <= \<const0>\;
  LOCKSTEP_Out(380) <= \<const0>\;
  LOCKSTEP_Out(381) <= \<const0>\;
  LOCKSTEP_Out(382) <= \<const0>\;
  LOCKSTEP_Out(383) <= \<const0>\;
  LOCKSTEP_Out(384) <= \<const0>\;
  LOCKSTEP_Out(385) <= \<const0>\;
  LOCKSTEP_Out(386) <= \<const0>\;
  LOCKSTEP_Out(387) <= \<const0>\;
  LOCKSTEP_Out(388) <= \<const0>\;
  LOCKSTEP_Out(389) <= \<const0>\;
  LOCKSTEP_Out(390) <= \<const0>\;
  LOCKSTEP_Out(391) <= \<const0>\;
  LOCKSTEP_Out(392) <= \<const0>\;
  LOCKSTEP_Out(393) <= \<const0>\;
  LOCKSTEP_Out(394) <= \<const0>\;
  LOCKSTEP_Out(395) <= \<const0>\;
  LOCKSTEP_Out(396) <= \<const0>\;
  LOCKSTEP_Out(397) <= \<const0>\;
  LOCKSTEP_Out(398) <= \<const0>\;
  LOCKSTEP_Out(399) <= \<const0>\;
  LOCKSTEP_Out(400) <= \<const0>\;
  LOCKSTEP_Out(401) <= \<const0>\;
  LOCKSTEP_Out(402) <= \<const0>\;
  LOCKSTEP_Out(403) <= \<const0>\;
  LOCKSTEP_Out(404) <= \<const0>\;
  LOCKSTEP_Out(405) <= \<const0>\;
  LOCKSTEP_Out(406) <= \<const0>\;
  LOCKSTEP_Out(407) <= \<const0>\;
  LOCKSTEP_Out(408) <= \<const0>\;
  LOCKSTEP_Out(409) <= \<const0>\;
  LOCKSTEP_Out(410) <= \<const0>\;
  LOCKSTEP_Out(411) <= \<const0>\;
  LOCKSTEP_Out(412) <= \<const0>\;
  LOCKSTEP_Out(413) <= \<const0>\;
  LOCKSTEP_Out(414) <= \<const0>\;
  LOCKSTEP_Out(415) <= \<const0>\;
  LOCKSTEP_Out(416) <= \<const0>\;
  LOCKSTEP_Out(417) <= \<const0>\;
  LOCKSTEP_Out(418) <= \<const0>\;
  LOCKSTEP_Out(419) <= \<const0>\;
  LOCKSTEP_Out(420) <= \<const0>\;
  LOCKSTEP_Out(421) <= \<const0>\;
  LOCKSTEP_Out(422) <= \<const0>\;
  LOCKSTEP_Out(423) <= \<const0>\;
  LOCKSTEP_Out(424) <= \<const0>\;
  LOCKSTEP_Out(425) <= \<const0>\;
  LOCKSTEP_Out(426) <= \<const0>\;
  LOCKSTEP_Out(427) <= \<const0>\;
  LOCKSTEP_Out(428) <= \<const0>\;
  LOCKSTEP_Out(429) <= \<const0>\;
  LOCKSTEP_Out(430) <= \<const0>\;
  LOCKSTEP_Out(431) <= \<const0>\;
  LOCKSTEP_Out(432) <= \<const0>\;
  LOCKSTEP_Out(433) <= \<const0>\;
  LOCKSTEP_Out(434) <= \<const0>\;
  LOCKSTEP_Out(435) <= \<const0>\;
  LOCKSTEP_Out(436) <= \<const0>\;
  LOCKSTEP_Out(437) <= \<const0>\;
  LOCKSTEP_Out(438) <= \<const0>\;
  LOCKSTEP_Out(439) <= \<const0>\;
  LOCKSTEP_Out(440) <= \<const0>\;
  LOCKSTEP_Out(441) <= \<const0>\;
  LOCKSTEP_Out(442) <= \<const0>\;
  LOCKSTEP_Out(443) <= \<const0>\;
  LOCKSTEP_Out(444) <= \<const0>\;
  LOCKSTEP_Out(445) <= \<const0>\;
  LOCKSTEP_Out(446) <= \<const0>\;
  LOCKSTEP_Out(447) <= \<const0>\;
  LOCKSTEP_Out(448) <= \<const0>\;
  LOCKSTEP_Out(449) <= \<const0>\;
  LOCKSTEP_Out(450) <= \<const0>\;
  LOCKSTEP_Out(451) <= \<const0>\;
  LOCKSTEP_Out(452) <= \<const0>\;
  LOCKSTEP_Out(453) <= \<const0>\;
  LOCKSTEP_Out(454) <= \<const0>\;
  LOCKSTEP_Out(455) <= \<const0>\;
  LOCKSTEP_Out(456) <= \<const0>\;
  LOCKSTEP_Out(457) <= \<const0>\;
  LOCKSTEP_Out(458) <= \<const0>\;
  LOCKSTEP_Out(459) <= \<const0>\;
  LOCKSTEP_Out(460) <= \<const0>\;
  LOCKSTEP_Out(461) <= \<const0>\;
  LOCKSTEP_Out(462) <= \<const0>\;
  LOCKSTEP_Out(463) <= \<const0>\;
  LOCKSTEP_Out(464) <= \<const0>\;
  LOCKSTEP_Out(465) <= \<const0>\;
  LOCKSTEP_Out(466) <= \<const0>\;
  LOCKSTEP_Out(467) <= \<const0>\;
  LOCKSTEP_Out(468) <= \<const0>\;
  LOCKSTEP_Out(469) <= \<const0>\;
  LOCKSTEP_Out(470) <= \<const0>\;
  LOCKSTEP_Out(471) <= \<const0>\;
  LOCKSTEP_Out(472) <= \<const0>\;
  LOCKSTEP_Out(473) <= \<const0>\;
  LOCKSTEP_Out(474) <= \<const0>\;
  LOCKSTEP_Out(475) <= \<const0>\;
  LOCKSTEP_Out(476) <= \<const0>\;
  LOCKSTEP_Out(477) <= \<const0>\;
  LOCKSTEP_Out(478) <= \<const0>\;
  LOCKSTEP_Out(479) <= \<const0>\;
  LOCKSTEP_Out(480) <= \<const0>\;
  LOCKSTEP_Out(481) <= \<const0>\;
  LOCKSTEP_Out(482) <= \<const0>\;
  LOCKSTEP_Out(483) <= \<const0>\;
  LOCKSTEP_Out(484) <= \<const0>\;
  LOCKSTEP_Out(485) <= \<const0>\;
  LOCKSTEP_Out(486) <= \<const0>\;
  LOCKSTEP_Out(487) <= \<const0>\;
  LOCKSTEP_Out(488) <= \<const0>\;
  LOCKSTEP_Out(489) <= \<const0>\;
  LOCKSTEP_Out(490) <= \<const0>\;
  LOCKSTEP_Out(491) <= \<const0>\;
  LOCKSTEP_Out(492) <= \<const0>\;
  LOCKSTEP_Out(493) <= \<const0>\;
  LOCKSTEP_Out(494) <= \<const0>\;
  LOCKSTEP_Out(495) <= \<const0>\;
  LOCKSTEP_Out(496) <= \<const0>\;
  LOCKSTEP_Out(497) <= \<const0>\;
  LOCKSTEP_Out(498) <= \<const0>\;
  LOCKSTEP_Out(499) <= \<const0>\;
  LOCKSTEP_Out(500) <= \<const0>\;
  LOCKSTEP_Out(501) <= \<const0>\;
  LOCKSTEP_Out(502) <= \<const0>\;
  LOCKSTEP_Out(503) <= \<const0>\;
  LOCKSTEP_Out(504) <= \<const0>\;
  LOCKSTEP_Out(505) <= \<const0>\;
  LOCKSTEP_Out(506) <= \<const0>\;
  LOCKSTEP_Out(507) <= \<const0>\;
  LOCKSTEP_Out(508) <= \<const0>\;
  LOCKSTEP_Out(509) <= \<const0>\;
  LOCKSTEP_Out(510) <= \<const0>\;
  LOCKSTEP_Out(511) <= \<const0>\;
  LOCKSTEP_Out(512) <= \<const0>\;
  LOCKSTEP_Out(513) <= \<const0>\;
  LOCKSTEP_Out(514) <= \<const0>\;
  LOCKSTEP_Out(515) <= \<const0>\;
  LOCKSTEP_Out(516) <= \<const0>\;
  LOCKSTEP_Out(517) <= \<const0>\;
  LOCKSTEP_Out(518) <= \<const0>\;
  LOCKSTEP_Out(519) <= \<const0>\;
  LOCKSTEP_Out(520) <= \<const0>\;
  LOCKSTEP_Out(521) <= \<const0>\;
  LOCKSTEP_Out(522) <= \<const0>\;
  LOCKSTEP_Out(523) <= \<const0>\;
  LOCKSTEP_Out(524) <= \<const0>\;
  LOCKSTEP_Out(525) <= \<const0>\;
  LOCKSTEP_Out(526) <= \<const0>\;
  LOCKSTEP_Out(527) <= \<const0>\;
  LOCKSTEP_Out(528) <= \<const0>\;
  LOCKSTEP_Out(529) <= \<const0>\;
  LOCKSTEP_Out(530) <= \<const0>\;
  LOCKSTEP_Out(531) <= \<const0>\;
  LOCKSTEP_Out(532) <= \<const0>\;
  LOCKSTEP_Out(533) <= \<const0>\;
  LOCKSTEP_Out(534) <= \<const0>\;
  LOCKSTEP_Out(535) <= \<const0>\;
  LOCKSTEP_Out(536) <= \<const0>\;
  LOCKSTEP_Out(537) <= \<const0>\;
  LOCKSTEP_Out(538) <= \<const0>\;
  LOCKSTEP_Out(539) <= \<const0>\;
  LOCKSTEP_Out(540) <= \<const0>\;
  LOCKSTEP_Out(541) <= \<const0>\;
  LOCKSTEP_Out(542) <= \<const0>\;
  LOCKSTEP_Out(543) <= \<const0>\;
  LOCKSTEP_Out(544) <= \<const0>\;
  LOCKSTEP_Out(545) <= \<const0>\;
  LOCKSTEP_Out(546) <= \<const0>\;
  LOCKSTEP_Out(547) <= \<const0>\;
  LOCKSTEP_Out(548) <= \<const0>\;
  LOCKSTEP_Out(549) <= \<const0>\;
  LOCKSTEP_Out(550) <= \<const0>\;
  LOCKSTEP_Out(551) <= \<const0>\;
  LOCKSTEP_Out(552) <= \<const0>\;
  LOCKSTEP_Out(553) <= \<const0>\;
  LOCKSTEP_Out(554) <= \<const0>\;
  LOCKSTEP_Out(555) <= \<const0>\;
  LOCKSTEP_Out(556) <= \<const0>\;
  LOCKSTEP_Out(557) <= \<const0>\;
  LOCKSTEP_Out(558) <= \<const0>\;
  LOCKSTEP_Out(559) <= \<const0>\;
  LOCKSTEP_Out(560) <= \<const0>\;
  LOCKSTEP_Out(561) <= \<const0>\;
  LOCKSTEP_Out(562) <= \<const0>\;
  LOCKSTEP_Out(563) <= \<const0>\;
  LOCKSTEP_Out(564) <= \<const0>\;
  LOCKSTEP_Out(565) <= \<const0>\;
  LOCKSTEP_Out(566) <= \<const0>\;
  LOCKSTEP_Out(567) <= \<const0>\;
  LOCKSTEP_Out(568) <= \<const0>\;
  LOCKSTEP_Out(569) <= \<const0>\;
  LOCKSTEP_Out(570) <= \<const0>\;
  LOCKSTEP_Out(571) <= \<const0>\;
  LOCKSTEP_Out(572) <= \<const0>\;
  LOCKSTEP_Out(573) <= \<const0>\;
  LOCKSTEP_Out(574) <= \<const0>\;
  LOCKSTEP_Out(575) <= \<const0>\;
  LOCKSTEP_Out(576) <= \<const0>\;
  LOCKSTEP_Out(577) <= \<const0>\;
  LOCKSTEP_Out(578) <= \<const0>\;
  LOCKSTEP_Out(579) <= \<const0>\;
  LOCKSTEP_Out(580) <= \<const0>\;
  LOCKSTEP_Out(581) <= \<const0>\;
  LOCKSTEP_Out(582) <= \<const0>\;
  LOCKSTEP_Out(583) <= \<const0>\;
  LOCKSTEP_Out(584) <= \<const0>\;
  LOCKSTEP_Out(585) <= \<const0>\;
  LOCKSTEP_Out(586) <= \<const0>\;
  LOCKSTEP_Out(587) <= \<const0>\;
  LOCKSTEP_Out(588) <= \<const0>\;
  LOCKSTEP_Out(589) <= \<const0>\;
  LOCKSTEP_Out(590) <= \<const0>\;
  LOCKSTEP_Out(591) <= \<const0>\;
  LOCKSTEP_Out(592) <= \<const0>\;
  LOCKSTEP_Out(593) <= \<const0>\;
  LOCKSTEP_Out(594) <= \<const0>\;
  LOCKSTEP_Out(595) <= \<const0>\;
  LOCKSTEP_Out(596) <= \<const0>\;
  LOCKSTEP_Out(597) <= \<const0>\;
  LOCKSTEP_Out(598) <= \<const0>\;
  LOCKSTEP_Out(599) <= \<const0>\;
  LOCKSTEP_Out(600) <= \<const0>\;
  LOCKSTEP_Out(601) <= \<const0>\;
  LOCKSTEP_Out(602) <= \<const0>\;
  LOCKSTEP_Out(603) <= \<const0>\;
  LOCKSTEP_Out(604) <= \<const0>\;
  LOCKSTEP_Out(605) <= \<const0>\;
  LOCKSTEP_Out(606) <= \<const0>\;
  LOCKSTEP_Out(607) <= \<const0>\;
  LOCKSTEP_Out(608) <= \<const0>\;
  LOCKSTEP_Out(609) <= \<const0>\;
  LOCKSTEP_Out(610) <= \<const0>\;
  LOCKSTEP_Out(611) <= \<const0>\;
  LOCKSTEP_Out(612) <= \<const0>\;
  LOCKSTEP_Out(613) <= \<const0>\;
  LOCKSTEP_Out(614) <= \<const0>\;
  LOCKSTEP_Out(615) <= \<const0>\;
  LOCKSTEP_Out(616) <= \<const0>\;
  LOCKSTEP_Out(617) <= \<const0>\;
  LOCKSTEP_Out(618) <= \<const0>\;
  LOCKSTEP_Out(619) <= \<const0>\;
  LOCKSTEP_Out(620) <= \<const0>\;
  LOCKSTEP_Out(621) <= \<const0>\;
  LOCKSTEP_Out(622) <= \<const0>\;
  LOCKSTEP_Out(623) <= \<const0>\;
  LOCKSTEP_Out(624) <= \<const0>\;
  LOCKSTEP_Out(625) <= \<const0>\;
  LOCKSTEP_Out(626) <= \<const0>\;
  LOCKSTEP_Out(627) <= \<const0>\;
  LOCKSTEP_Out(628) <= \<const0>\;
  LOCKSTEP_Out(629) <= \<const0>\;
  LOCKSTEP_Out(630) <= \<const0>\;
  LOCKSTEP_Out(631) <= \<const0>\;
  LOCKSTEP_Out(632) <= \<const0>\;
  LOCKSTEP_Out(633) <= \<const0>\;
  LOCKSTEP_Out(634) <= \<const0>\;
  LOCKSTEP_Out(635) <= \<const0>\;
  LOCKSTEP_Out(636) <= \<const0>\;
  LOCKSTEP_Out(637) <= \<const0>\;
  LOCKSTEP_Out(638) <= \<const0>\;
  LOCKSTEP_Out(639) <= \<const0>\;
  LOCKSTEP_Out(640) <= \<const0>\;
  LOCKSTEP_Out(641) <= \<const0>\;
  LOCKSTEP_Out(642) <= \<const0>\;
  LOCKSTEP_Out(643) <= \<const0>\;
  LOCKSTEP_Out(644) <= \<const0>\;
  LOCKSTEP_Out(645) <= \<const0>\;
  LOCKSTEP_Out(646) <= \<const0>\;
  LOCKSTEP_Out(647) <= \<const0>\;
  LOCKSTEP_Out(648) <= \<const0>\;
  LOCKSTEP_Out(649) <= \<const0>\;
  LOCKSTEP_Out(650) <= \<const0>\;
  LOCKSTEP_Out(651) <= \<const0>\;
  LOCKSTEP_Out(652) <= \<const0>\;
  LOCKSTEP_Out(653) <= \<const0>\;
  LOCKSTEP_Out(654) <= \<const0>\;
  LOCKSTEP_Out(655) <= \<const0>\;
  LOCKSTEP_Out(656) <= \<const0>\;
  LOCKSTEP_Out(657) <= \<const0>\;
  LOCKSTEP_Out(658) <= \<const0>\;
  LOCKSTEP_Out(659) <= \<const0>\;
  LOCKSTEP_Out(660) <= \<const0>\;
  LOCKSTEP_Out(661) <= \<const0>\;
  LOCKSTEP_Out(662) <= \<const0>\;
  LOCKSTEP_Out(663) <= \<const0>\;
  LOCKSTEP_Out(664) <= \<const0>\;
  LOCKSTEP_Out(665) <= \<const0>\;
  LOCKSTEP_Out(666) <= \<const0>\;
  LOCKSTEP_Out(667) <= \<const0>\;
  LOCKSTEP_Out(668) <= \<const0>\;
  LOCKSTEP_Out(669) <= \<const0>\;
  LOCKSTEP_Out(670) <= \<const0>\;
  LOCKSTEP_Out(671) <= \<const0>\;
  LOCKSTEP_Out(672) <= \<const0>\;
  LOCKSTEP_Out(673) <= \<const0>\;
  LOCKSTEP_Out(674) <= \<const0>\;
  LOCKSTEP_Out(675) <= \<const0>\;
  LOCKSTEP_Out(676) <= \<const0>\;
  LOCKSTEP_Out(677) <= \<const0>\;
  LOCKSTEP_Out(678) <= \<const0>\;
  LOCKSTEP_Out(679) <= \<const0>\;
  LOCKSTEP_Out(680) <= \<const0>\;
  LOCKSTEP_Out(681) <= \<const0>\;
  LOCKSTEP_Out(682) <= \<const0>\;
  LOCKSTEP_Out(683) <= \<const0>\;
  LOCKSTEP_Out(684) <= \<const0>\;
  LOCKSTEP_Out(685) <= \<const0>\;
  LOCKSTEP_Out(686) <= \<const0>\;
  LOCKSTEP_Out(687) <= \<const0>\;
  LOCKSTEP_Out(688) <= \<const0>\;
  LOCKSTEP_Out(689) <= \<const0>\;
  LOCKSTEP_Out(690) <= \<const0>\;
  LOCKSTEP_Out(691) <= \<const0>\;
  LOCKSTEP_Out(692) <= \<const0>\;
  LOCKSTEP_Out(693) <= \<const0>\;
  LOCKSTEP_Out(694) <= \<const0>\;
  LOCKSTEP_Out(695) <= \<const0>\;
  LOCKSTEP_Out(696) <= \<const0>\;
  LOCKSTEP_Out(697) <= \<const0>\;
  LOCKSTEP_Out(698) <= \<const0>\;
  LOCKSTEP_Out(699) <= \<const0>\;
  LOCKSTEP_Out(700) <= \<const0>\;
  LOCKSTEP_Out(701) <= \<const0>\;
  LOCKSTEP_Out(702) <= \<const0>\;
  LOCKSTEP_Out(703) <= \<const0>\;
  LOCKSTEP_Out(704) <= \<const0>\;
  LOCKSTEP_Out(705) <= \<const0>\;
  LOCKSTEP_Out(706) <= \<const0>\;
  LOCKSTEP_Out(707) <= \<const0>\;
  LOCKSTEP_Out(708) <= \<const0>\;
  LOCKSTEP_Out(709) <= \<const0>\;
  LOCKSTEP_Out(710) <= \<const0>\;
  LOCKSTEP_Out(711) <= \<const0>\;
  LOCKSTEP_Out(712) <= \<const0>\;
  LOCKSTEP_Out(713) <= \<const0>\;
  LOCKSTEP_Out(714) <= \<const0>\;
  LOCKSTEP_Out(715) <= \<const0>\;
  LOCKSTEP_Out(716) <= \<const0>\;
  LOCKSTEP_Out(717) <= \<const0>\;
  LOCKSTEP_Out(718) <= \<const0>\;
  LOCKSTEP_Out(719) <= \<const0>\;
  LOCKSTEP_Out(720) <= \<const0>\;
  LOCKSTEP_Out(721) <= \<const0>\;
  LOCKSTEP_Out(722) <= \<const0>\;
  LOCKSTEP_Out(723) <= \<const0>\;
  LOCKSTEP_Out(724) <= \<const0>\;
  LOCKSTEP_Out(725) <= \<const0>\;
  LOCKSTEP_Out(726) <= \<const0>\;
  LOCKSTEP_Out(727) <= \<const0>\;
  LOCKSTEP_Out(728) <= \<const0>\;
  LOCKSTEP_Out(729) <= \<const0>\;
  LOCKSTEP_Out(730) <= \<const0>\;
  LOCKSTEP_Out(731) <= \<const0>\;
  LOCKSTEP_Out(732) <= \<const0>\;
  LOCKSTEP_Out(733) <= \<const0>\;
  LOCKSTEP_Out(734) <= \<const0>\;
  LOCKSTEP_Out(735) <= \<const0>\;
  LOCKSTEP_Out(736) <= \<const0>\;
  LOCKSTEP_Out(737) <= \<const0>\;
  LOCKSTEP_Out(738) <= \<const0>\;
  LOCKSTEP_Out(739) <= \<const0>\;
  LOCKSTEP_Out(740) <= \<const0>\;
  LOCKSTEP_Out(741) <= \<const0>\;
  LOCKSTEP_Out(742) <= \<const0>\;
  LOCKSTEP_Out(743) <= \<const0>\;
  LOCKSTEP_Out(744) <= \<const0>\;
  LOCKSTEP_Out(745) <= \<const0>\;
  LOCKSTEP_Out(746) <= \<const0>\;
  LOCKSTEP_Out(747) <= \<const0>\;
  LOCKSTEP_Out(748) <= \<const0>\;
  LOCKSTEP_Out(749) <= \<const0>\;
  LOCKSTEP_Out(750) <= \<const0>\;
  LOCKSTEP_Out(751) <= \<const0>\;
  LOCKSTEP_Out(752) <= \<const0>\;
  LOCKSTEP_Out(753) <= \<const0>\;
  LOCKSTEP_Out(754) <= \<const0>\;
  LOCKSTEP_Out(755) <= \<const0>\;
  LOCKSTEP_Out(756) <= \<const0>\;
  LOCKSTEP_Out(757) <= \<const0>\;
  LOCKSTEP_Out(758) <= \<const0>\;
  LOCKSTEP_Out(759) <= \<const0>\;
  LOCKSTEP_Out(760) <= \<const0>\;
  LOCKSTEP_Out(761) <= \<const0>\;
  LOCKSTEP_Out(762) <= \<const0>\;
  LOCKSTEP_Out(763) <= \<const0>\;
  LOCKSTEP_Out(764) <= \<const0>\;
  LOCKSTEP_Out(765) <= \<const0>\;
  LOCKSTEP_Out(766) <= \<const0>\;
  LOCKSTEP_Out(767) <= \<const0>\;
  LOCKSTEP_Out(768) <= \<const0>\;
  LOCKSTEP_Out(769) <= \<const0>\;
  LOCKSTEP_Out(770) <= \<const0>\;
  LOCKSTEP_Out(771) <= \<const0>\;
  LOCKSTEP_Out(772) <= \<const0>\;
  LOCKSTEP_Out(773) <= \<const0>\;
  LOCKSTEP_Out(774) <= \<const0>\;
  LOCKSTEP_Out(775) <= \<const0>\;
  LOCKSTEP_Out(776) <= \<const0>\;
  LOCKSTEP_Out(777) <= \<const0>\;
  LOCKSTEP_Out(778) <= \<const0>\;
  LOCKSTEP_Out(779) <= \<const0>\;
  LOCKSTEP_Out(780) <= \<const0>\;
  LOCKSTEP_Out(781) <= \<const0>\;
  LOCKSTEP_Out(782) <= \<const0>\;
  LOCKSTEP_Out(783) <= \<const0>\;
  LOCKSTEP_Out(784) <= \<const0>\;
  LOCKSTEP_Out(785) <= \<const0>\;
  LOCKSTEP_Out(786) <= \<const0>\;
  LOCKSTEP_Out(787) <= \<const0>\;
  LOCKSTEP_Out(788) <= \<const0>\;
  LOCKSTEP_Out(789) <= \<const0>\;
  LOCKSTEP_Out(790) <= \<const0>\;
  LOCKSTEP_Out(791) <= \<const0>\;
  LOCKSTEP_Out(792) <= \<const0>\;
  LOCKSTEP_Out(793) <= \<const0>\;
  LOCKSTEP_Out(794) <= \<const0>\;
  LOCKSTEP_Out(795) <= \<const0>\;
  LOCKSTEP_Out(796) <= \<const0>\;
  LOCKSTEP_Out(797) <= \<const0>\;
  LOCKSTEP_Out(798) <= \<const0>\;
  LOCKSTEP_Out(799) <= \<const0>\;
  LOCKSTEP_Out(800) <= \<const0>\;
  LOCKSTEP_Out(801) <= \<const0>\;
  LOCKSTEP_Out(802) <= \<const0>\;
  LOCKSTEP_Out(803) <= \<const0>\;
  LOCKSTEP_Out(804) <= \<const0>\;
  LOCKSTEP_Out(805) <= \<const0>\;
  LOCKSTEP_Out(806) <= \<const0>\;
  LOCKSTEP_Out(807) <= \<const0>\;
  LOCKSTEP_Out(808) <= \<const0>\;
  LOCKSTEP_Out(809) <= \<const0>\;
  LOCKSTEP_Out(810) <= \<const0>\;
  LOCKSTEP_Out(811) <= \<const0>\;
  LOCKSTEP_Out(812) <= \<const0>\;
  LOCKSTEP_Out(813) <= \<const0>\;
  LOCKSTEP_Out(814) <= \<const0>\;
  LOCKSTEP_Out(815) <= \<const0>\;
  LOCKSTEP_Out(816) <= \<const0>\;
  LOCKSTEP_Out(817) <= \<const0>\;
  LOCKSTEP_Out(818) <= \<const0>\;
  LOCKSTEP_Out(819) <= \<const0>\;
  LOCKSTEP_Out(820) <= \<const0>\;
  LOCKSTEP_Out(821) <= \<const0>\;
  LOCKSTEP_Out(822) <= \<const0>\;
  LOCKSTEP_Out(823) <= \<const0>\;
  LOCKSTEP_Out(824) <= \<const0>\;
  LOCKSTEP_Out(825) <= \<const0>\;
  LOCKSTEP_Out(826) <= \<const0>\;
  LOCKSTEP_Out(827) <= \<const0>\;
  LOCKSTEP_Out(828) <= \<const0>\;
  LOCKSTEP_Out(829) <= \<const0>\;
  LOCKSTEP_Out(830) <= \<const0>\;
  LOCKSTEP_Out(831) <= \<const0>\;
  LOCKSTEP_Out(832) <= \<const0>\;
  LOCKSTEP_Out(833) <= \<const0>\;
  LOCKSTEP_Out(834) <= \<const0>\;
  LOCKSTEP_Out(835) <= \<const0>\;
  LOCKSTEP_Out(836) <= \<const0>\;
  LOCKSTEP_Out(837) <= \<const0>\;
  LOCKSTEP_Out(838) <= \<const0>\;
  LOCKSTEP_Out(839) <= \<const0>\;
  LOCKSTEP_Out(840) <= \<const0>\;
  LOCKSTEP_Out(841) <= \<const0>\;
  LOCKSTEP_Out(842) <= \<const0>\;
  LOCKSTEP_Out(843) <= \<const0>\;
  LOCKSTEP_Out(844) <= \<const0>\;
  LOCKSTEP_Out(845) <= \<const0>\;
  LOCKSTEP_Out(846) <= \<const0>\;
  LOCKSTEP_Out(847) <= \<const0>\;
  LOCKSTEP_Out(848) <= \<const0>\;
  LOCKSTEP_Out(849) <= \<const0>\;
  LOCKSTEP_Out(850) <= \<const0>\;
  LOCKSTEP_Out(851) <= \<const0>\;
  LOCKSTEP_Out(852) <= \<const0>\;
  LOCKSTEP_Out(853) <= \<const0>\;
  LOCKSTEP_Out(854) <= \<const0>\;
  LOCKSTEP_Out(855) <= \<const0>\;
  LOCKSTEP_Out(856) <= \<const0>\;
  LOCKSTEP_Out(857) <= \<const0>\;
  LOCKSTEP_Out(858) <= \<const0>\;
  LOCKSTEP_Out(859) <= \<const0>\;
  LOCKSTEP_Out(860) <= \<const0>\;
  LOCKSTEP_Out(861) <= \<const0>\;
  LOCKSTEP_Out(862) <= \<const0>\;
  LOCKSTEP_Out(863) <= \<const0>\;
  LOCKSTEP_Out(864) <= \<const0>\;
  LOCKSTEP_Out(865) <= \<const0>\;
  LOCKSTEP_Out(866) <= \<const0>\;
  LOCKSTEP_Out(867) <= \<const0>\;
  LOCKSTEP_Out(868) <= \<const0>\;
  LOCKSTEP_Out(869) <= \<const0>\;
  LOCKSTEP_Out(870) <= \<const0>\;
  LOCKSTEP_Out(871) <= \<const0>\;
  LOCKSTEP_Out(872) <= \<const0>\;
  LOCKSTEP_Out(873) <= \<const0>\;
  LOCKSTEP_Out(874) <= \<const0>\;
  LOCKSTEP_Out(875) <= \<const0>\;
  LOCKSTEP_Out(876) <= \<const0>\;
  LOCKSTEP_Out(877) <= \<const0>\;
  LOCKSTEP_Out(878) <= \<const0>\;
  LOCKSTEP_Out(879) <= \<const0>\;
  LOCKSTEP_Out(880) <= \<const0>\;
  LOCKSTEP_Out(881) <= \<const0>\;
  LOCKSTEP_Out(882) <= \<const0>\;
  LOCKSTEP_Out(883) <= \<const0>\;
  LOCKSTEP_Out(884) <= \<const0>\;
  LOCKSTEP_Out(885) <= \<const0>\;
  LOCKSTEP_Out(886) <= \<const0>\;
  LOCKSTEP_Out(887) <= \<const0>\;
  LOCKSTEP_Out(888) <= \<const0>\;
  LOCKSTEP_Out(889) <= \<const0>\;
  LOCKSTEP_Out(890) <= \<const0>\;
  LOCKSTEP_Out(891) <= \<const0>\;
  LOCKSTEP_Out(892) <= \<const0>\;
  LOCKSTEP_Out(893) <= \<const0>\;
  LOCKSTEP_Out(894) <= \<const0>\;
  LOCKSTEP_Out(895) <= \<const0>\;
  LOCKSTEP_Out(896 to 927) <= \^lockstep_out\(896 to 927);
  LOCKSTEP_Out(928) <= \<const0>\;
  LOCKSTEP_Out(929) <= \<const0>\;
  LOCKSTEP_Out(930) <= \<const0>\;
  LOCKSTEP_Out(931) <= \<const0>\;
  LOCKSTEP_Out(932) <= \<const0>\;
  LOCKSTEP_Out(933) <= \<const0>\;
  LOCKSTEP_Out(934) <= \<const0>\;
  LOCKSTEP_Out(935) <= \<const0>\;
  LOCKSTEP_Out(936) <= \<const0>\;
  LOCKSTEP_Out(937) <= \^lockstep_out\(937);
  LOCKSTEP_Out(938) <= \<const0>\;
  LOCKSTEP_Out(939) <= \<const0>\;
  LOCKSTEP_Out(940) <= \^lockstep_out\(940);
  LOCKSTEP_Out(941) <= \<const0>\;
  LOCKSTEP_Out(942) <= \<const0>\;
  LOCKSTEP_Out(943) <= \<const0>\;
  LOCKSTEP_Out(944 to 945) <= \^lockstep_out\(944 to 945);
  LOCKSTEP_Out(946) <= \<const0>\;
  LOCKSTEP_Out(947) <= \<const0>\;
  LOCKSTEP_Out(948) <= \<const0>\;
  LOCKSTEP_Out(949) <= \^lockstep_out\(949);
  LOCKSTEP_Out(950) <= \<const0>\;
  LOCKSTEP_Out(951) <= \<const0>\;
  LOCKSTEP_Out(952) <= \<const0>\;
  LOCKSTEP_Out(953 to 992) <= \^lockstep_out\(953 to 992);
  LOCKSTEP_Out(993) <= \<const0>\;
  LOCKSTEP_Out(994 to 1025) <= \^lockstep_out\(994 to 1025);
  LOCKSTEP_Out(1026) <= \<const0>\;
  LOCKSTEP_Out(1027) <= \<const0>\;
  LOCKSTEP_Out(1028) <= \<const0>\;
  LOCKSTEP_Out(1029) <= \<const0>\;
  LOCKSTEP_Out(1030) <= \<const0>\;
  LOCKSTEP_Out(1031) <= \<const0>\;
  LOCKSTEP_Out(1032) <= \<const0>\;
  LOCKSTEP_Out(1033) <= \<const0>\;
  LOCKSTEP_Out(1034) <= \<const0>\;
  LOCKSTEP_Out(1035) <= \^lockstep_out\(1035);
  LOCKSTEP_Out(1036) <= \<const0>\;
  LOCKSTEP_Out(1037) <= \<const0>\;
  LOCKSTEP_Out(1038) <= \^lockstep_out\(1038);
  LOCKSTEP_Out(1039) <= \<const0>\;
  LOCKSTEP_Out(1040) <= \<const0>\;
  LOCKSTEP_Out(1041) <= \<const0>\;
  LOCKSTEP_Out(1042 to 1043) <= \^lockstep_out\(1042 to 1043);
  LOCKSTEP_Out(1044) <= \<const0>\;
  LOCKSTEP_Out(1045) <= \<const0>\;
  LOCKSTEP_Out(1046) <= \<const0>\;
  LOCKSTEP_Out(1047) <= \^lockstep_out\(1047);
  LOCKSTEP_Out(1048) <= \<const0>\;
  LOCKSTEP_Out(1049) <= \<const0>\;
  LOCKSTEP_Out(1050) <= \<const0>\;
  LOCKSTEP_Out(1051 to 1052) <= \^lockstep_out\(1051 to 1052);
  LOCKSTEP_Out(1053) <= \<const0>\;
  LOCKSTEP_Out(1054) <= \<const0>\;
  LOCKSTEP_Out(1055) <= \<const0>\;
  LOCKSTEP_Out(1056) <= \<const0>\;
  LOCKSTEP_Out(1057) <= \<const0>\;
  LOCKSTEP_Out(1058) <= \<const0>\;
  LOCKSTEP_Out(1059) <= \<const0>\;
  LOCKSTEP_Out(1060) <= \<const0>\;
  LOCKSTEP_Out(1061) <= \<const0>\;
  LOCKSTEP_Out(1062) <= \<const0>\;
  LOCKSTEP_Out(1063) <= \<const0>\;
  LOCKSTEP_Out(1064) <= \<const0>\;
  LOCKSTEP_Out(1065) <= \<const0>\;
  LOCKSTEP_Out(1066) <= \<const0>\;
  LOCKSTEP_Out(1067) <= \<const0>\;
  LOCKSTEP_Out(1068) <= \<const0>\;
  LOCKSTEP_Out(1069) <= \<const0>\;
  LOCKSTEP_Out(1070) <= \<const0>\;
  LOCKSTEP_Out(1071) <= \<const0>\;
  LOCKSTEP_Out(1072) <= \<const0>\;
  LOCKSTEP_Out(1073) <= \<const0>\;
  LOCKSTEP_Out(1074) <= \<const0>\;
  LOCKSTEP_Out(1075) <= \<const0>\;
  LOCKSTEP_Out(1076) <= \<const0>\;
  LOCKSTEP_Out(1077) <= \<const0>\;
  LOCKSTEP_Out(1078) <= \<const0>\;
  LOCKSTEP_Out(1079) <= \<const0>\;
  LOCKSTEP_Out(1080) <= \<const0>\;
  LOCKSTEP_Out(1081) <= \<const0>\;
  LOCKSTEP_Out(1082) <= \<const0>\;
  LOCKSTEP_Out(1083) <= \<const0>\;
  LOCKSTEP_Out(1084) <= \<const0>\;
  LOCKSTEP_Out(1085) <= \<const0>\;
  LOCKSTEP_Out(1086) <= \<const0>\;
  LOCKSTEP_Out(1087) <= \<const0>\;
  LOCKSTEP_Out(1088) <= \<const0>\;
  LOCKSTEP_Out(1089) <= \<const0>\;
  LOCKSTEP_Out(1090) <= \<const0>\;
  LOCKSTEP_Out(1091) <= \<const0>\;
  LOCKSTEP_Out(1092) <= \<const0>\;
  LOCKSTEP_Out(1093) <= \<const0>\;
  LOCKSTEP_Out(1094) <= \<const0>\;
  LOCKSTEP_Out(1095) <= \<const0>\;
  LOCKSTEP_Out(1096) <= \<const0>\;
  LOCKSTEP_Out(1097) <= \<const0>\;
  LOCKSTEP_Out(1098) <= \<const0>\;
  LOCKSTEP_Out(1099) <= \<const0>\;
  LOCKSTEP_Out(1100) <= \<const0>\;
  LOCKSTEP_Out(1101) <= \<const0>\;
  LOCKSTEP_Out(1102) <= \<const0>\;
  LOCKSTEP_Out(1103) <= \<const0>\;
  LOCKSTEP_Out(1104) <= \<const0>\;
  LOCKSTEP_Out(1105) <= \<const0>\;
  LOCKSTEP_Out(1106) <= \<const0>\;
  LOCKSTEP_Out(1107) <= \<const0>\;
  LOCKSTEP_Out(1108) <= \<const0>\;
  LOCKSTEP_Out(1109) <= \<const0>\;
  LOCKSTEP_Out(1110) <= \<const0>\;
  LOCKSTEP_Out(1111) <= \<const0>\;
  LOCKSTEP_Out(1112) <= \<const0>\;
  LOCKSTEP_Out(1113) <= \<const0>\;
  LOCKSTEP_Out(1114) <= \<const0>\;
  LOCKSTEP_Out(1115) <= \<const0>\;
  LOCKSTEP_Out(1116) <= \<const0>\;
  LOCKSTEP_Out(1117) <= \<const0>\;
  LOCKSTEP_Out(1118) <= \<const0>\;
  LOCKSTEP_Out(1119) <= \<const0>\;
  LOCKSTEP_Out(1120) <= \<const0>\;
  LOCKSTEP_Out(1121) <= \<const0>\;
  LOCKSTEP_Out(1122) <= \<const0>\;
  LOCKSTEP_Out(1123) <= \<const0>\;
  LOCKSTEP_Out(1124) <= \<const0>\;
  LOCKSTEP_Out(1125) <= \<const0>\;
  LOCKSTEP_Out(1126) <= \<const0>\;
  LOCKSTEP_Out(1127) <= \<const0>\;
  LOCKSTEP_Out(1128) <= \<const0>\;
  LOCKSTEP_Out(1129) <= \<const0>\;
  LOCKSTEP_Out(1130) <= \<const0>\;
  LOCKSTEP_Out(1131) <= \<const0>\;
  LOCKSTEP_Out(1132) <= \<const0>\;
  LOCKSTEP_Out(1133) <= \<const0>\;
  LOCKSTEP_Out(1134) <= \<const0>\;
  LOCKSTEP_Out(1135) <= \<const0>\;
  LOCKSTEP_Out(1136) <= \<const0>\;
  LOCKSTEP_Out(1137) <= \<const0>\;
  LOCKSTEP_Out(1138) <= \<const0>\;
  LOCKSTEP_Out(1139) <= \<const0>\;
  LOCKSTEP_Out(1140) <= \<const0>\;
  LOCKSTEP_Out(1141) <= \<const0>\;
  LOCKSTEP_Out(1142) <= \<const0>\;
  LOCKSTEP_Out(1143) <= \<const0>\;
  LOCKSTEP_Out(1144) <= \<const0>\;
  LOCKSTEP_Out(1145) <= \<const0>\;
  LOCKSTEP_Out(1146) <= \<const0>\;
  LOCKSTEP_Out(1147) <= \<const0>\;
  LOCKSTEP_Out(1148) <= \<const0>\;
  LOCKSTEP_Out(1149) <= \<const0>\;
  LOCKSTEP_Out(1150) <= \<const0>\;
  LOCKSTEP_Out(1151) <= \<const0>\;
  LOCKSTEP_Out(1152) <= \<const0>\;
  LOCKSTEP_Out(1153) <= \<const0>\;
  LOCKSTEP_Out(1154) <= \<const0>\;
  LOCKSTEP_Out(1155) <= \<const0>\;
  LOCKSTEP_Out(1156) <= \<const0>\;
  LOCKSTEP_Out(1157) <= \<const0>\;
  LOCKSTEP_Out(1158) <= \<const0>\;
  LOCKSTEP_Out(1159) <= \<const0>\;
  LOCKSTEP_Out(1160) <= \<const0>\;
  LOCKSTEP_Out(1161) <= \<const0>\;
  LOCKSTEP_Out(1162) <= \<const0>\;
  LOCKSTEP_Out(1163) <= \<const0>\;
  LOCKSTEP_Out(1164) <= \<const0>\;
  LOCKSTEP_Out(1165) <= \<const0>\;
  LOCKSTEP_Out(1166) <= \<const0>\;
  LOCKSTEP_Out(1167) <= \<const0>\;
  LOCKSTEP_Out(1168) <= \<const0>\;
  LOCKSTEP_Out(1169) <= \<const0>\;
  LOCKSTEP_Out(1170) <= \<const0>\;
  LOCKSTEP_Out(1171) <= \<const0>\;
  LOCKSTEP_Out(1172) <= \<const0>\;
  LOCKSTEP_Out(1173) <= \<const0>\;
  LOCKSTEP_Out(1174) <= \<const0>\;
  LOCKSTEP_Out(1175) <= \<const0>\;
  LOCKSTEP_Out(1176) <= \<const0>\;
  LOCKSTEP_Out(1177) <= \<const0>\;
  LOCKSTEP_Out(1178) <= \<const0>\;
  LOCKSTEP_Out(1179) <= \<const0>\;
  LOCKSTEP_Out(1180) <= \<const0>\;
  LOCKSTEP_Out(1181) <= \<const0>\;
  LOCKSTEP_Out(1182) <= \<const0>\;
  LOCKSTEP_Out(1183) <= \<const0>\;
  LOCKSTEP_Out(1184) <= \<const0>\;
  LOCKSTEP_Out(1185) <= \<const0>\;
  LOCKSTEP_Out(1186) <= \<const0>\;
  LOCKSTEP_Out(1187) <= \<const0>\;
  LOCKSTEP_Out(1188) <= \<const0>\;
  LOCKSTEP_Out(1189) <= \<const0>\;
  LOCKSTEP_Out(1190) <= \<const0>\;
  LOCKSTEP_Out(1191) <= \<const0>\;
  LOCKSTEP_Out(1192) <= \<const0>\;
  LOCKSTEP_Out(1193) <= \<const0>\;
  LOCKSTEP_Out(1194) <= \<const0>\;
  LOCKSTEP_Out(1195) <= \<const0>\;
  LOCKSTEP_Out(1196) <= \<const0>\;
  LOCKSTEP_Out(1197) <= \<const0>\;
  LOCKSTEP_Out(1198) <= \<const0>\;
  LOCKSTEP_Out(1199) <= \<const0>\;
  LOCKSTEP_Out(1200) <= \<const0>\;
  LOCKSTEP_Out(1201) <= \<const0>\;
  LOCKSTEP_Out(1202) <= \<const0>\;
  LOCKSTEP_Out(1203) <= \<const0>\;
  LOCKSTEP_Out(1204) <= \<const0>\;
  LOCKSTEP_Out(1205) <= \<const0>\;
  LOCKSTEP_Out(1206) <= \<const0>\;
  LOCKSTEP_Out(1207) <= \<const0>\;
  LOCKSTEP_Out(1208) <= \<const0>\;
  LOCKSTEP_Out(1209) <= \<const0>\;
  LOCKSTEP_Out(1210) <= \<const0>\;
  LOCKSTEP_Out(1211) <= \<const0>\;
  LOCKSTEP_Out(1212) <= \<const0>\;
  LOCKSTEP_Out(1213) <= \<const0>\;
  LOCKSTEP_Out(1214) <= \<const0>\;
  LOCKSTEP_Out(1215) <= \<const0>\;
  LOCKSTEP_Out(1216) <= \<const0>\;
  LOCKSTEP_Out(1217) <= \<const0>\;
  LOCKSTEP_Out(1218) <= \<const0>\;
  LOCKSTEP_Out(1219) <= \<const0>\;
  LOCKSTEP_Out(1220) <= \<const0>\;
  LOCKSTEP_Out(1221) <= \<const0>\;
  LOCKSTEP_Out(1222) <= \<const0>\;
  LOCKSTEP_Out(1223) <= \<const0>\;
  LOCKSTEP_Out(1224) <= \<const0>\;
  LOCKSTEP_Out(1225) <= \<const0>\;
  LOCKSTEP_Out(1226) <= \<const0>\;
  LOCKSTEP_Out(1227) <= \<const0>\;
  LOCKSTEP_Out(1228) <= \<const0>\;
  LOCKSTEP_Out(1229) <= \<const0>\;
  LOCKSTEP_Out(1230) <= \<const0>\;
  LOCKSTEP_Out(1231) <= \<const0>\;
  LOCKSTEP_Out(1232) <= \<const0>\;
  LOCKSTEP_Out(1233) <= \<const0>\;
  LOCKSTEP_Out(1234) <= \<const0>\;
  LOCKSTEP_Out(1235) <= \<const0>\;
  LOCKSTEP_Out(1236) <= \<const0>\;
  LOCKSTEP_Out(1237) <= \<const0>\;
  LOCKSTEP_Out(1238) <= \<const0>\;
  LOCKSTEP_Out(1239) <= \<const0>\;
  LOCKSTEP_Out(1240) <= \<const0>\;
  LOCKSTEP_Out(1241) <= \<const0>\;
  LOCKSTEP_Out(1242) <= \<const0>\;
  LOCKSTEP_Out(1243) <= \<const0>\;
  LOCKSTEP_Out(1244) <= \<const0>\;
  LOCKSTEP_Out(1245) <= \<const0>\;
  LOCKSTEP_Out(1246) <= \<const0>\;
  LOCKSTEP_Out(1247) <= \<const0>\;
  LOCKSTEP_Out(1248) <= \<const0>\;
  LOCKSTEP_Out(1249) <= \<const0>\;
  LOCKSTEP_Out(1250) <= \<const0>\;
  LOCKSTEP_Out(1251) <= \<const0>\;
  LOCKSTEP_Out(1252) <= \<const0>\;
  LOCKSTEP_Out(1253) <= \<const0>\;
  LOCKSTEP_Out(1254) <= \<const0>\;
  LOCKSTEP_Out(1255) <= \<const0>\;
  LOCKSTEP_Out(1256) <= \<const0>\;
  LOCKSTEP_Out(1257) <= \<const0>\;
  LOCKSTEP_Out(1258) <= \<const0>\;
  LOCKSTEP_Out(1259) <= \<const0>\;
  LOCKSTEP_Out(1260) <= \<const0>\;
  LOCKSTEP_Out(1261) <= \<const0>\;
  LOCKSTEP_Out(1262) <= \<const0>\;
  LOCKSTEP_Out(1263) <= \<const0>\;
  LOCKSTEP_Out(1264) <= \<const0>\;
  LOCKSTEP_Out(1265) <= \<const0>\;
  LOCKSTEP_Out(1266) <= \<const0>\;
  LOCKSTEP_Out(1267) <= \<const0>\;
  LOCKSTEP_Out(1268) <= \<const0>\;
  LOCKSTEP_Out(1269) <= \<const0>\;
  LOCKSTEP_Out(1270) <= \<const0>\;
  LOCKSTEP_Out(1271) <= \<const0>\;
  LOCKSTEP_Out(1272) <= \<const0>\;
  LOCKSTEP_Out(1273) <= \<const0>\;
  LOCKSTEP_Out(1274) <= \<const0>\;
  LOCKSTEP_Out(1275) <= \<const0>\;
  LOCKSTEP_Out(1276) <= \<const0>\;
  LOCKSTEP_Out(1277) <= \<const0>\;
  LOCKSTEP_Out(1278) <= \<const0>\;
  LOCKSTEP_Out(1279) <= \<const0>\;
  LOCKSTEP_Out(1280) <= \<const0>\;
  LOCKSTEP_Out(1281) <= \<const0>\;
  LOCKSTEP_Out(1282) <= \<const0>\;
  LOCKSTEP_Out(1283) <= \<const0>\;
  LOCKSTEP_Out(1284) <= \<const0>\;
  LOCKSTEP_Out(1285) <= \<const0>\;
  LOCKSTEP_Out(1286) <= \<const0>\;
  LOCKSTEP_Out(1287) <= \<const0>\;
  LOCKSTEP_Out(1288) <= \<const0>\;
  LOCKSTEP_Out(1289) <= \<const0>\;
  LOCKSTEP_Out(1290) <= \<const0>\;
  LOCKSTEP_Out(1291) <= \<const0>\;
  LOCKSTEP_Out(1292) <= \<const0>\;
  LOCKSTEP_Out(1293) <= \<const0>\;
  LOCKSTEP_Out(1294) <= \<const0>\;
  LOCKSTEP_Out(1295) <= \<const0>\;
  LOCKSTEP_Out(1296) <= \<const0>\;
  LOCKSTEP_Out(1297) <= \<const0>\;
  LOCKSTEP_Out(1298) <= \<const0>\;
  LOCKSTEP_Out(1299) <= \<const0>\;
  LOCKSTEP_Out(1300) <= \<const0>\;
  LOCKSTEP_Out(1301) <= \<const0>\;
  LOCKSTEP_Out(1302) <= \<const0>\;
  LOCKSTEP_Out(1303) <= \<const0>\;
  LOCKSTEP_Out(1304) <= \<const0>\;
  LOCKSTEP_Out(1305) <= \<const0>\;
  LOCKSTEP_Out(1306) <= \<const0>\;
  LOCKSTEP_Out(1307) <= \<const0>\;
  LOCKSTEP_Out(1308) <= \<const0>\;
  LOCKSTEP_Out(1309) <= \<const0>\;
  LOCKSTEP_Out(1310) <= \<const0>\;
  LOCKSTEP_Out(1311) <= \<const0>\;
  LOCKSTEP_Out(1312) <= \<const0>\;
  LOCKSTEP_Out(1313) <= \<const0>\;
  LOCKSTEP_Out(1314) <= \<const0>\;
  LOCKSTEP_Out(1315) <= \<const0>\;
  LOCKSTEP_Out(1316) <= \<const0>\;
  LOCKSTEP_Out(1317) <= \<const0>\;
  LOCKSTEP_Out(1318) <= \<const0>\;
  LOCKSTEP_Out(1319) <= \<const0>\;
  LOCKSTEP_Out(1320) <= \<const0>\;
  LOCKSTEP_Out(1321) <= \<const0>\;
  LOCKSTEP_Out(1322) <= \<const0>\;
  LOCKSTEP_Out(1323) <= \<const0>\;
  LOCKSTEP_Out(1324) <= \<const0>\;
  LOCKSTEP_Out(1325) <= \<const0>\;
  LOCKSTEP_Out(1326) <= \<const0>\;
  LOCKSTEP_Out(1327) <= \<const0>\;
  LOCKSTEP_Out(1328) <= \<const0>\;
  LOCKSTEP_Out(1329) <= \<const0>\;
  LOCKSTEP_Out(1330) <= \<const0>\;
  LOCKSTEP_Out(1331) <= \<const0>\;
  LOCKSTEP_Out(1332) <= \<const0>\;
  LOCKSTEP_Out(1333) <= \<const0>\;
  LOCKSTEP_Out(1334) <= \<const0>\;
  LOCKSTEP_Out(1335) <= \<const0>\;
  LOCKSTEP_Out(1336) <= \<const0>\;
  LOCKSTEP_Out(1337) <= \<const0>\;
  LOCKSTEP_Out(1338) <= \<const0>\;
  LOCKSTEP_Out(1339) <= \<const0>\;
  LOCKSTEP_Out(1340) <= \<const0>\;
  LOCKSTEP_Out(1341) <= \<const0>\;
  LOCKSTEP_Out(1342) <= \<const0>\;
  LOCKSTEP_Out(1343) <= \<const0>\;
  LOCKSTEP_Out(1344) <= \<const0>\;
  LOCKSTEP_Out(1345) <= \<const0>\;
  LOCKSTEP_Out(1346) <= \<const0>\;
  LOCKSTEP_Out(1347) <= \<const0>\;
  LOCKSTEP_Out(1348) <= \<const0>\;
  LOCKSTEP_Out(1349) <= \<const0>\;
  LOCKSTEP_Out(1350) <= \<const0>\;
  LOCKSTEP_Out(1351) <= \<const0>\;
  LOCKSTEP_Out(1352) <= \<const0>\;
  LOCKSTEP_Out(1353) <= \<const0>\;
  LOCKSTEP_Out(1354) <= \<const0>\;
  LOCKSTEP_Out(1355) <= \<const0>\;
  LOCKSTEP_Out(1356) <= \<const0>\;
  LOCKSTEP_Out(1357) <= \<const0>\;
  LOCKSTEP_Out(1358) <= \<const0>\;
  LOCKSTEP_Out(1359) <= \<const0>\;
  LOCKSTEP_Out(1360) <= \<const0>\;
  LOCKSTEP_Out(1361) <= \<const0>\;
  LOCKSTEP_Out(1362) <= \<const0>\;
  LOCKSTEP_Out(1363) <= \<const0>\;
  LOCKSTEP_Out(1364) <= \<const0>\;
  LOCKSTEP_Out(1365) <= \<const0>\;
  LOCKSTEP_Out(1366) <= \<const0>\;
  LOCKSTEP_Out(1367) <= \<const0>\;
  LOCKSTEP_Out(1368) <= \<const0>\;
  LOCKSTEP_Out(1369) <= \<const0>\;
  LOCKSTEP_Out(1370) <= \<const0>\;
  LOCKSTEP_Out(1371) <= \<const0>\;
  LOCKSTEP_Out(1372) <= \<const0>\;
  LOCKSTEP_Out(1373) <= \<const0>\;
  LOCKSTEP_Out(1374) <= \<const0>\;
  LOCKSTEP_Out(1375) <= \<const0>\;
  LOCKSTEP_Out(1376) <= \<const0>\;
  LOCKSTEP_Out(1377) <= \<const0>\;
  LOCKSTEP_Out(1378) <= \<const0>\;
  LOCKSTEP_Out(1379) <= \<const0>\;
  LOCKSTEP_Out(1380) <= \<const0>\;
  LOCKSTEP_Out(1381) <= \<const0>\;
  LOCKSTEP_Out(1382) <= \<const0>\;
  LOCKSTEP_Out(1383) <= \<const0>\;
  LOCKSTEP_Out(1384) <= \<const0>\;
  LOCKSTEP_Out(1385) <= \<const0>\;
  LOCKSTEP_Out(1386) <= \<const0>\;
  LOCKSTEP_Out(1387) <= \<const0>\;
  LOCKSTEP_Out(1388) <= \<const0>\;
  LOCKSTEP_Out(1389) <= \<const0>\;
  LOCKSTEP_Out(1390) <= \<const0>\;
  LOCKSTEP_Out(1391) <= \<const0>\;
  LOCKSTEP_Out(1392) <= \<const0>\;
  LOCKSTEP_Out(1393) <= \<const0>\;
  LOCKSTEP_Out(1394) <= \<const0>\;
  LOCKSTEP_Out(1395) <= \<const0>\;
  LOCKSTEP_Out(1396) <= \<const0>\;
  LOCKSTEP_Out(1397) <= \<const0>\;
  LOCKSTEP_Out(1398) <= \<const0>\;
  LOCKSTEP_Out(1399) <= \<const0>\;
  LOCKSTEP_Out(1400) <= \<const0>\;
  LOCKSTEP_Out(1401) <= \<const0>\;
  LOCKSTEP_Out(1402) <= \<const0>\;
  LOCKSTEP_Out(1403) <= \<const0>\;
  LOCKSTEP_Out(1404) <= \<const0>\;
  LOCKSTEP_Out(1405) <= \<const0>\;
  LOCKSTEP_Out(1406) <= \<const0>\;
  LOCKSTEP_Out(1407) <= \<const0>\;
  LOCKSTEP_Out(1408) <= \<const0>\;
  LOCKSTEP_Out(1409) <= \<const0>\;
  LOCKSTEP_Out(1410) <= \<const0>\;
  LOCKSTEP_Out(1411) <= \<const0>\;
  LOCKSTEP_Out(1412) <= \<const0>\;
  LOCKSTEP_Out(1413) <= \<const0>\;
  LOCKSTEP_Out(1414) <= \<const0>\;
  LOCKSTEP_Out(1415) <= \<const0>\;
  LOCKSTEP_Out(1416) <= \<const0>\;
  LOCKSTEP_Out(1417) <= \<const0>\;
  LOCKSTEP_Out(1418) <= \<const0>\;
  LOCKSTEP_Out(1419) <= \<const0>\;
  LOCKSTEP_Out(1420) <= \<const0>\;
  LOCKSTEP_Out(1421) <= \<const0>\;
  LOCKSTEP_Out(1422) <= \<const0>\;
  LOCKSTEP_Out(1423) <= \<const0>\;
  LOCKSTEP_Out(1424) <= \<const0>\;
  LOCKSTEP_Out(1425) <= \<const0>\;
  LOCKSTEP_Out(1426) <= \<const0>\;
  LOCKSTEP_Out(1427) <= \<const0>\;
  LOCKSTEP_Out(1428) <= \<const0>\;
  LOCKSTEP_Out(1429) <= \<const0>\;
  LOCKSTEP_Out(1430) <= \<const0>\;
  LOCKSTEP_Out(1431) <= \<const0>\;
  LOCKSTEP_Out(1432) <= \<const0>\;
  LOCKSTEP_Out(1433) <= \<const0>\;
  LOCKSTEP_Out(1434) <= \<const0>\;
  LOCKSTEP_Out(1435) <= \<const0>\;
  LOCKSTEP_Out(1436) <= \<const0>\;
  LOCKSTEP_Out(1437) <= \<const0>\;
  LOCKSTEP_Out(1438) <= \<const0>\;
  LOCKSTEP_Out(1439) <= \<const0>\;
  LOCKSTEP_Out(1440) <= \<const0>\;
  LOCKSTEP_Out(1441) <= \<const0>\;
  LOCKSTEP_Out(1442) <= \<const0>\;
  LOCKSTEP_Out(1443) <= \<const0>\;
  LOCKSTEP_Out(1444) <= \<const0>\;
  LOCKSTEP_Out(1445) <= \<const0>\;
  LOCKSTEP_Out(1446) <= \<const0>\;
  LOCKSTEP_Out(1447) <= \<const0>\;
  LOCKSTEP_Out(1448) <= \<const0>\;
  LOCKSTEP_Out(1449) <= \<const0>\;
  LOCKSTEP_Out(1450) <= \<const0>\;
  LOCKSTEP_Out(1451) <= \<const0>\;
  LOCKSTEP_Out(1452) <= \<const0>\;
  LOCKSTEP_Out(1453) <= \<const0>\;
  LOCKSTEP_Out(1454) <= \<const0>\;
  LOCKSTEP_Out(1455) <= \<const0>\;
  LOCKSTEP_Out(1456) <= \<const0>\;
  LOCKSTEP_Out(1457) <= \<const0>\;
  LOCKSTEP_Out(1458) <= \<const0>\;
  LOCKSTEP_Out(1459) <= \<const0>\;
  LOCKSTEP_Out(1460) <= \<const0>\;
  LOCKSTEP_Out(1461) <= \<const0>\;
  LOCKSTEP_Out(1462) <= \<const0>\;
  LOCKSTEP_Out(1463) <= \<const0>\;
  LOCKSTEP_Out(1464) <= \<const0>\;
  LOCKSTEP_Out(1465) <= \<const0>\;
  LOCKSTEP_Out(1466) <= \<const0>\;
  LOCKSTEP_Out(1467) <= \<const0>\;
  LOCKSTEP_Out(1468) <= \<const0>\;
  LOCKSTEP_Out(1469) <= \<const0>\;
  LOCKSTEP_Out(1470) <= \<const0>\;
  LOCKSTEP_Out(1471) <= \<const0>\;
  LOCKSTEP_Out(1472) <= \<const0>\;
  LOCKSTEP_Out(1473) <= \<const0>\;
  LOCKSTEP_Out(1474) <= \<const0>\;
  LOCKSTEP_Out(1475) <= \<const0>\;
  LOCKSTEP_Out(1476) <= \<const0>\;
  LOCKSTEP_Out(1477) <= \<const0>\;
  LOCKSTEP_Out(1478) <= \<const0>\;
  LOCKSTEP_Out(1479) <= \<const0>\;
  LOCKSTEP_Out(1480) <= \<const0>\;
  LOCKSTEP_Out(1481) <= \<const0>\;
  LOCKSTEP_Out(1482) <= \<const0>\;
  LOCKSTEP_Out(1483) <= \<const0>\;
  LOCKSTEP_Out(1484) <= \<const0>\;
  LOCKSTEP_Out(1485) <= \<const0>\;
  LOCKSTEP_Out(1486) <= \<const0>\;
  LOCKSTEP_Out(1487) <= \<const0>\;
  LOCKSTEP_Out(1488) <= \<const0>\;
  LOCKSTEP_Out(1489) <= \<const0>\;
  LOCKSTEP_Out(1490) <= \<const0>\;
  LOCKSTEP_Out(1491) <= \<const0>\;
  LOCKSTEP_Out(1492) <= \<const0>\;
  LOCKSTEP_Out(1493) <= \<const0>\;
  LOCKSTEP_Out(1494) <= \<const0>\;
  LOCKSTEP_Out(1495) <= \<const0>\;
  LOCKSTEP_Out(1496) <= \<const0>\;
  LOCKSTEP_Out(1497) <= \<const0>\;
  LOCKSTEP_Out(1498) <= \<const0>\;
  LOCKSTEP_Out(1499) <= \<const0>\;
  LOCKSTEP_Out(1500) <= \<const0>\;
  LOCKSTEP_Out(1501) <= \<const0>\;
  LOCKSTEP_Out(1502) <= \<const0>\;
  LOCKSTEP_Out(1503) <= \<const0>\;
  LOCKSTEP_Out(1504) <= \<const0>\;
  LOCKSTEP_Out(1505) <= \<const0>\;
  LOCKSTEP_Out(1506) <= \<const0>\;
  LOCKSTEP_Out(1507) <= \<const0>\;
  LOCKSTEP_Out(1508) <= \<const0>\;
  LOCKSTEP_Out(1509) <= \<const0>\;
  LOCKSTEP_Out(1510) <= \<const0>\;
  LOCKSTEP_Out(1511) <= \<const0>\;
  LOCKSTEP_Out(1512) <= \<const0>\;
  LOCKSTEP_Out(1513) <= \<const0>\;
  LOCKSTEP_Out(1514) <= \<const0>\;
  LOCKSTEP_Out(1515) <= \<const0>\;
  LOCKSTEP_Out(1516) <= \<const0>\;
  LOCKSTEP_Out(1517) <= \<const0>\;
  LOCKSTEP_Out(1518) <= \<const0>\;
  LOCKSTEP_Out(1519) <= \<const0>\;
  LOCKSTEP_Out(1520) <= \<const0>\;
  LOCKSTEP_Out(1521) <= \<const0>\;
  LOCKSTEP_Out(1522) <= \<const0>\;
  LOCKSTEP_Out(1523) <= \<const0>\;
  LOCKSTEP_Out(1524) <= \<const0>\;
  LOCKSTEP_Out(1525) <= \<const0>\;
  LOCKSTEP_Out(1526) <= \<const0>\;
  LOCKSTEP_Out(1527) <= \<const0>\;
  LOCKSTEP_Out(1528) <= \<const0>\;
  LOCKSTEP_Out(1529) <= \<const0>\;
  LOCKSTEP_Out(1530) <= \<const0>\;
  LOCKSTEP_Out(1531) <= \<const0>\;
  LOCKSTEP_Out(1532) <= \<const0>\;
  LOCKSTEP_Out(1533) <= \<const0>\;
  LOCKSTEP_Out(1534) <= \<const0>\;
  LOCKSTEP_Out(1535) <= \<const0>\;
  LOCKSTEP_Out(1536) <= \<const0>\;
  LOCKSTEP_Out(1537) <= \<const0>\;
  LOCKSTEP_Out(1538) <= \<const0>\;
  LOCKSTEP_Out(1539) <= \<const0>\;
  LOCKSTEP_Out(1540) <= \<const0>\;
  LOCKSTEP_Out(1541) <= \<const0>\;
  LOCKSTEP_Out(1542) <= \<const0>\;
  LOCKSTEP_Out(1543) <= \<const0>\;
  LOCKSTEP_Out(1544) <= \<const0>\;
  LOCKSTEP_Out(1545) <= \<const0>\;
  LOCKSTEP_Out(1546) <= \<const0>\;
  LOCKSTEP_Out(1547) <= \<const0>\;
  LOCKSTEP_Out(1548) <= \<const0>\;
  LOCKSTEP_Out(1549) <= \<const0>\;
  LOCKSTEP_Out(1550) <= \<const0>\;
  LOCKSTEP_Out(1551) <= \<const0>\;
  LOCKSTEP_Out(1552) <= \<const0>\;
  LOCKSTEP_Out(1553) <= \<const0>\;
  LOCKSTEP_Out(1554) <= \<const0>\;
  LOCKSTEP_Out(1555) <= \<const0>\;
  LOCKSTEP_Out(1556) <= \<const0>\;
  LOCKSTEP_Out(1557) <= \<const0>\;
  LOCKSTEP_Out(1558) <= \<const0>\;
  LOCKSTEP_Out(1559) <= \<const0>\;
  LOCKSTEP_Out(1560) <= \<const0>\;
  LOCKSTEP_Out(1561) <= \<const0>\;
  LOCKSTEP_Out(1562) <= \<const0>\;
  LOCKSTEP_Out(1563) <= \<const0>\;
  LOCKSTEP_Out(1564) <= \<const0>\;
  LOCKSTEP_Out(1565) <= \<const0>\;
  LOCKSTEP_Out(1566) <= \<const0>\;
  LOCKSTEP_Out(1567) <= \<const0>\;
  LOCKSTEP_Out(1568) <= \<const0>\;
  LOCKSTEP_Out(1569) <= \<const0>\;
  LOCKSTEP_Out(1570) <= \<const0>\;
  LOCKSTEP_Out(1571) <= \<const0>\;
  LOCKSTEP_Out(1572) <= \<const0>\;
  LOCKSTEP_Out(1573) <= \<const0>\;
  LOCKSTEP_Out(1574) <= \<const0>\;
  LOCKSTEP_Out(1575) <= \<const0>\;
  LOCKSTEP_Out(1576) <= \<const0>\;
  LOCKSTEP_Out(1577) <= \<const0>\;
  LOCKSTEP_Out(1578) <= \<const0>\;
  LOCKSTEP_Out(1579) <= \<const0>\;
  LOCKSTEP_Out(1580) <= \<const0>\;
  LOCKSTEP_Out(1581) <= \<const0>\;
  LOCKSTEP_Out(1582) <= \<const0>\;
  LOCKSTEP_Out(1583) <= \<const0>\;
  LOCKSTEP_Out(1584) <= \<const0>\;
  LOCKSTEP_Out(1585) <= \<const0>\;
  LOCKSTEP_Out(1586) <= \<const0>\;
  LOCKSTEP_Out(1587) <= \<const0>\;
  LOCKSTEP_Out(1588) <= \<const0>\;
  LOCKSTEP_Out(1589) <= \<const0>\;
  LOCKSTEP_Out(1590) <= \<const0>\;
  LOCKSTEP_Out(1591) <= \<const0>\;
  LOCKSTEP_Out(1592) <= \<const0>\;
  LOCKSTEP_Out(1593) <= \<const0>\;
  LOCKSTEP_Out(1594) <= \<const0>\;
  LOCKSTEP_Out(1595) <= \<const0>\;
  LOCKSTEP_Out(1596) <= \<const0>\;
  LOCKSTEP_Out(1597) <= \<const0>\;
  LOCKSTEP_Out(1598) <= \<const0>\;
  LOCKSTEP_Out(1599) <= \<const0>\;
  LOCKSTEP_Out(1600) <= \<const0>\;
  LOCKSTEP_Out(1601) <= \<const0>\;
  LOCKSTEP_Out(1602) <= \<const0>\;
  LOCKSTEP_Out(1603) <= \<const0>\;
  LOCKSTEP_Out(1604) <= \<const0>\;
  LOCKSTEP_Out(1605) <= \<const0>\;
  LOCKSTEP_Out(1606) <= \<const0>\;
  LOCKSTEP_Out(1607) <= \<const0>\;
  LOCKSTEP_Out(1608) <= \<const0>\;
  LOCKSTEP_Out(1609) <= \<const0>\;
  LOCKSTEP_Out(1610) <= \<const0>\;
  LOCKSTEP_Out(1611) <= \<const0>\;
  LOCKSTEP_Out(1612) <= \<const0>\;
  LOCKSTEP_Out(1613) <= \<const0>\;
  LOCKSTEP_Out(1614) <= \<const0>\;
  LOCKSTEP_Out(1615) <= \<const0>\;
  LOCKSTEP_Out(1616) <= \<const0>\;
  LOCKSTEP_Out(1617) <= \<const0>\;
  LOCKSTEP_Out(1618) <= \<const0>\;
  LOCKSTEP_Out(1619) <= \<const0>\;
  LOCKSTEP_Out(1620) <= \<const0>\;
  LOCKSTEP_Out(1621) <= \<const0>\;
  LOCKSTEP_Out(1622) <= \<const0>\;
  LOCKSTEP_Out(1623) <= \<const0>\;
  LOCKSTEP_Out(1624) <= \<const0>\;
  LOCKSTEP_Out(1625) <= \<const0>\;
  LOCKSTEP_Out(1626) <= \<const0>\;
  LOCKSTEP_Out(1627) <= \<const0>\;
  LOCKSTEP_Out(1628) <= \<const0>\;
  LOCKSTEP_Out(1629) <= \<const0>\;
  LOCKSTEP_Out(1630) <= \<const0>\;
  LOCKSTEP_Out(1631) <= \<const0>\;
  LOCKSTEP_Out(1632) <= \<const0>\;
  LOCKSTEP_Out(1633) <= \<const0>\;
  LOCKSTEP_Out(1634) <= \<const0>\;
  LOCKSTEP_Out(1635) <= \<const0>\;
  LOCKSTEP_Out(1636) <= \<const0>\;
  LOCKSTEP_Out(1637) <= \<const0>\;
  LOCKSTEP_Out(1638) <= \<const0>\;
  LOCKSTEP_Out(1639) <= \<const0>\;
  LOCKSTEP_Out(1640) <= \<const0>\;
  LOCKSTEP_Out(1641) <= \<const0>\;
  LOCKSTEP_Out(1642) <= \<const0>\;
  LOCKSTEP_Out(1643) <= \<const0>\;
  LOCKSTEP_Out(1644) <= \<const0>\;
  LOCKSTEP_Out(1645 to 1679) <= \^lockstep_out\(1645 to 1679);
  LOCKSTEP_Out(1680) <= \<const0>\;
  LOCKSTEP_Out(1681) <= \<const0>\;
  LOCKSTEP_Out(1682) <= \<const0>\;
  LOCKSTEP_Out(1683) <= \<const0>\;
  LOCKSTEP_Out(1684) <= \<const0>\;
  LOCKSTEP_Out(1685) <= \<const0>\;
  LOCKSTEP_Out(1686) <= \<const0>\;
  LOCKSTEP_Out(1687) <= \<const0>\;
  LOCKSTEP_Out(1688) <= \<const0>\;
  LOCKSTEP_Out(1689) <= \<const0>\;
  LOCKSTEP_Out(1690) <= \<const0>\;
  LOCKSTEP_Out(1691) <= \<const0>\;
  LOCKSTEP_Out(1692) <= \<const0>\;
  LOCKSTEP_Out(1693) <= \<const0>\;
  LOCKSTEP_Out(1694) <= \<const0>\;
  LOCKSTEP_Out(1695) <= \<const0>\;
  LOCKSTEP_Out(1696) <= \<const0>\;
  LOCKSTEP_Out(1697) <= \<const0>\;
  LOCKSTEP_Out(1698) <= \<const0>\;
  LOCKSTEP_Out(1699) <= \<const0>\;
  LOCKSTEP_Out(1700) <= \<const0>\;
  LOCKSTEP_Out(1701) <= \<const0>\;
  LOCKSTEP_Out(1702) <= \<const0>\;
  LOCKSTEP_Out(1703) <= \<const0>\;
  LOCKSTEP_Out(1704) <= \<const0>\;
  LOCKSTEP_Out(1705) <= \<const0>\;
  LOCKSTEP_Out(1706) <= \<const0>\;
  LOCKSTEP_Out(1707) <= \<const0>\;
  LOCKSTEP_Out(1708) <= \<const0>\;
  LOCKSTEP_Out(1709) <= \<const0>\;
  LOCKSTEP_Out(1710) <= \<const0>\;
  LOCKSTEP_Out(1711) <= \<const0>\;
  LOCKSTEP_Out(1712) <= \<const0>\;
  LOCKSTEP_Out(1713) <= \<const0>\;
  LOCKSTEP_Out(1714) <= \<const0>\;
  LOCKSTEP_Out(1715) <= \<const0>\;
  LOCKSTEP_Out(1716) <= \<const0>\;
  LOCKSTEP_Out(1717) <= \<const0>\;
  LOCKSTEP_Out(1718) <= \<const0>\;
  LOCKSTEP_Out(1719) <= \<const0>\;
  LOCKSTEP_Out(1720) <= \<const0>\;
  LOCKSTEP_Out(1721) <= \<const0>\;
  LOCKSTEP_Out(1722) <= \<const0>\;
  LOCKSTEP_Out(1723) <= \<const0>\;
  LOCKSTEP_Out(1724) <= \<const0>\;
  LOCKSTEP_Out(1725) <= \<const0>\;
  LOCKSTEP_Out(1726) <= \<const0>\;
  LOCKSTEP_Out(1727) <= \<const0>\;
  LOCKSTEP_Out(1728) <= \<const0>\;
  LOCKSTEP_Out(1729) <= \<const0>\;
  LOCKSTEP_Out(1730) <= \<const0>\;
  LOCKSTEP_Out(1731) <= \<const0>\;
  LOCKSTEP_Out(1732) <= \<const0>\;
  LOCKSTEP_Out(1733) <= \<const0>\;
  LOCKSTEP_Out(1734) <= \<const0>\;
  LOCKSTEP_Out(1735) <= \<const0>\;
  LOCKSTEP_Out(1736) <= \<const0>\;
  LOCKSTEP_Out(1737) <= \<const0>\;
  LOCKSTEP_Out(1738) <= \<const0>\;
  LOCKSTEP_Out(1739) <= \<const0>\;
  LOCKSTEP_Out(1740) <= \<const0>\;
  LOCKSTEP_Out(1741) <= \<const0>\;
  LOCKSTEP_Out(1742) <= \<const0>\;
  LOCKSTEP_Out(1743) <= \<const0>\;
  LOCKSTEP_Out(1744) <= \<const0>\;
  LOCKSTEP_Out(1745) <= \<const0>\;
  LOCKSTEP_Out(1746) <= \<const0>\;
  LOCKSTEP_Out(1747) <= \<const0>\;
  LOCKSTEP_Out(1748) <= \<const0>\;
  LOCKSTEP_Out(1749) <= \<const0>\;
  LOCKSTEP_Out(1750) <= \<const0>\;
  LOCKSTEP_Out(1751) <= \<const0>\;
  LOCKSTEP_Out(1752) <= \<const0>\;
  LOCKSTEP_Out(1753) <= \<const0>\;
  LOCKSTEP_Out(1754) <= \<const0>\;
  LOCKSTEP_Out(1755) <= \<const0>\;
  LOCKSTEP_Out(1756) <= \<const0>\;
  LOCKSTEP_Out(1757) <= \<const0>\;
  LOCKSTEP_Out(1758) <= \<const0>\;
  LOCKSTEP_Out(1759) <= \<const0>\;
  LOCKSTEP_Out(1760) <= \<const0>\;
  LOCKSTEP_Out(1761) <= \<const0>\;
  LOCKSTEP_Out(1762) <= \<const0>\;
  LOCKSTEP_Out(1763) <= \<const0>\;
  LOCKSTEP_Out(1764) <= \<const0>\;
  LOCKSTEP_Out(1765) <= \<const0>\;
  LOCKSTEP_Out(1766) <= \<const0>\;
  LOCKSTEP_Out(1767) <= \<const0>\;
  LOCKSTEP_Out(1768) <= \<const0>\;
  LOCKSTEP_Out(1769) <= \<const0>\;
  LOCKSTEP_Out(1770) <= \<const0>\;
  LOCKSTEP_Out(1771) <= \<const0>\;
  LOCKSTEP_Out(1772) <= \<const0>\;
  LOCKSTEP_Out(1773) <= \<const0>\;
  LOCKSTEP_Out(1774) <= \<const0>\;
  LOCKSTEP_Out(1775) <= \<const0>\;
  LOCKSTEP_Out(1776) <= \<const0>\;
  LOCKSTEP_Out(1777) <= \<const0>\;
  LOCKSTEP_Out(1778) <= \<const0>\;
  LOCKSTEP_Out(1779) <= \<const0>\;
  LOCKSTEP_Out(1780) <= \<const0>\;
  LOCKSTEP_Out(1781) <= \<const0>\;
  LOCKSTEP_Out(1782) <= \<const0>\;
  LOCKSTEP_Out(1783) <= \<const0>\;
  LOCKSTEP_Out(1784) <= \<const0>\;
  LOCKSTEP_Out(1785) <= \<const0>\;
  LOCKSTEP_Out(1786) <= \<const0>\;
  LOCKSTEP_Out(1787) <= \<const0>\;
  LOCKSTEP_Out(1788) <= \<const0>\;
  LOCKSTEP_Out(1789) <= \<const0>\;
  LOCKSTEP_Out(1790) <= \<const0>\;
  LOCKSTEP_Out(1791) <= \<const0>\;
  LOCKSTEP_Out(1792) <= \<const0>\;
  LOCKSTEP_Out(1793) <= \<const0>\;
  LOCKSTEP_Out(1794) <= \<const0>\;
  LOCKSTEP_Out(1795) <= \<const0>\;
  LOCKSTEP_Out(1796) <= \<const0>\;
  LOCKSTEP_Out(1797) <= \<const0>\;
  LOCKSTEP_Out(1798) <= \<const0>\;
  LOCKSTEP_Out(1799) <= \<const0>\;
  LOCKSTEP_Out(1800) <= \<const0>\;
  LOCKSTEP_Out(1801) <= \<const0>\;
  LOCKSTEP_Out(1802) <= \<const0>\;
  LOCKSTEP_Out(1803) <= \<const0>\;
  LOCKSTEP_Out(1804) <= \<const0>\;
  LOCKSTEP_Out(1805) <= \<const0>\;
  LOCKSTEP_Out(1806) <= \<const0>\;
  LOCKSTEP_Out(1807) <= \<const0>\;
  LOCKSTEP_Out(1808) <= \<const0>\;
  LOCKSTEP_Out(1809) <= \<const0>\;
  LOCKSTEP_Out(1810) <= \<const0>\;
  LOCKSTEP_Out(1811) <= \<const0>\;
  LOCKSTEP_Out(1812) <= \<const0>\;
  LOCKSTEP_Out(1813) <= \<const0>\;
  LOCKSTEP_Out(1814) <= \<const0>\;
  LOCKSTEP_Out(1815) <= \<const0>\;
  LOCKSTEP_Out(1816) <= \<const0>\;
  LOCKSTEP_Out(1817) <= \<const0>\;
  LOCKSTEP_Out(1818) <= \<const0>\;
  LOCKSTEP_Out(1819) <= \<const0>\;
  LOCKSTEP_Out(1820) <= \<const0>\;
  LOCKSTEP_Out(1821) <= \<const0>\;
  LOCKSTEP_Out(1822) <= \<const0>\;
  LOCKSTEP_Out(1823) <= \<const0>\;
  LOCKSTEP_Out(1824) <= \<const0>\;
  LOCKSTEP_Out(1825) <= \<const0>\;
  LOCKSTEP_Out(1826) <= \<const0>\;
  LOCKSTEP_Out(1827) <= \<const0>\;
  LOCKSTEP_Out(1828) <= \<const0>\;
  LOCKSTEP_Out(1829) <= \<const0>\;
  LOCKSTEP_Out(1830) <= \<const0>\;
  LOCKSTEP_Out(1831) <= \<const0>\;
  LOCKSTEP_Out(1832) <= \<const0>\;
  LOCKSTEP_Out(1833) <= \<const0>\;
  LOCKSTEP_Out(1834) <= \<const0>\;
  LOCKSTEP_Out(1835) <= \<const0>\;
  LOCKSTEP_Out(1836) <= \<const0>\;
  LOCKSTEP_Out(1837) <= \<const0>\;
  LOCKSTEP_Out(1838) <= \<const0>\;
  LOCKSTEP_Out(1839) <= \<const0>\;
  LOCKSTEP_Out(1840) <= \<const0>\;
  LOCKSTEP_Out(1841) <= \<const0>\;
  LOCKSTEP_Out(1842) <= \<const0>\;
  LOCKSTEP_Out(1843) <= \<const0>\;
  LOCKSTEP_Out(1844) <= \<const0>\;
  LOCKSTEP_Out(1845) <= \<const0>\;
  LOCKSTEP_Out(1846) <= \<const0>\;
  LOCKSTEP_Out(1847) <= \<const0>\;
  LOCKSTEP_Out(1848) <= \<const0>\;
  LOCKSTEP_Out(1849) <= \<const0>\;
  LOCKSTEP_Out(1850) <= \<const0>\;
  LOCKSTEP_Out(1851) <= \<const0>\;
  LOCKSTEP_Out(1852) <= \<const0>\;
  LOCKSTEP_Out(1853) <= \<const0>\;
  LOCKSTEP_Out(1854) <= \<const0>\;
  LOCKSTEP_Out(1855) <= \<const0>\;
  LOCKSTEP_Out(1856) <= \<const0>\;
  LOCKSTEP_Out(1857) <= \<const0>\;
  LOCKSTEP_Out(1858) <= \<const0>\;
  LOCKSTEP_Out(1859) <= \<const0>\;
  LOCKSTEP_Out(1860) <= \<const0>\;
  LOCKSTEP_Out(1861) <= \<const0>\;
  LOCKSTEP_Out(1862) <= \<const0>\;
  LOCKSTEP_Out(1863) <= \<const0>\;
  LOCKSTEP_Out(1864) <= \<const0>\;
  LOCKSTEP_Out(1865) <= \<const0>\;
  LOCKSTEP_Out(1866) <= \<const0>\;
  LOCKSTEP_Out(1867) <= \<const0>\;
  LOCKSTEP_Out(1868) <= \<const0>\;
  LOCKSTEP_Out(1869) <= \<const0>\;
  LOCKSTEP_Out(1870) <= \<const0>\;
  LOCKSTEP_Out(1871) <= \<const0>\;
  LOCKSTEP_Out(1872) <= \<const0>\;
  LOCKSTEP_Out(1873) <= \<const0>\;
  LOCKSTEP_Out(1874) <= \<const0>\;
  LOCKSTEP_Out(1875) <= \<const0>\;
  LOCKSTEP_Out(1876) <= \<const0>\;
  LOCKSTEP_Out(1877) <= \<const0>\;
  LOCKSTEP_Out(1878) <= \<const0>\;
  LOCKSTEP_Out(1879) <= \<const0>\;
  LOCKSTEP_Out(1880) <= \<const0>\;
  LOCKSTEP_Out(1881) <= \<const0>\;
  LOCKSTEP_Out(1882) <= \<const0>\;
  LOCKSTEP_Out(1883) <= \<const0>\;
  LOCKSTEP_Out(1884) <= \<const0>\;
  LOCKSTEP_Out(1885) <= \<const0>\;
  LOCKSTEP_Out(1886) <= \<const0>\;
  LOCKSTEP_Out(1887) <= \<const0>\;
  LOCKSTEP_Out(1888) <= \<const0>\;
  LOCKSTEP_Out(1889) <= \<const0>\;
  LOCKSTEP_Out(1890) <= \<const0>\;
  LOCKSTEP_Out(1891) <= \<const0>\;
  LOCKSTEP_Out(1892) <= \<const0>\;
  LOCKSTEP_Out(1893) <= \<const0>\;
  LOCKSTEP_Out(1894) <= \<const0>\;
  LOCKSTEP_Out(1895) <= \<const0>\;
  LOCKSTEP_Out(1896) <= \<const0>\;
  LOCKSTEP_Out(1897) <= \<const0>\;
  LOCKSTEP_Out(1898) <= \<const0>\;
  LOCKSTEP_Out(1899) <= \<const0>\;
  LOCKSTEP_Out(1900) <= \<const0>\;
  LOCKSTEP_Out(1901) <= \<const0>\;
  LOCKSTEP_Out(1902) <= \<const0>\;
  LOCKSTEP_Out(1903) <= \<const0>\;
  LOCKSTEP_Out(1904) <= \<const0>\;
  LOCKSTEP_Out(1905) <= \<const0>\;
  LOCKSTEP_Out(1906) <= \<const0>\;
  LOCKSTEP_Out(1907) <= \<const0>\;
  LOCKSTEP_Out(1908) <= \<const0>\;
  LOCKSTEP_Out(1909) <= \<const0>\;
  LOCKSTEP_Out(1910) <= \<const0>\;
  LOCKSTEP_Out(1911) <= \<const0>\;
  LOCKSTEP_Out(1912) <= \<const0>\;
  LOCKSTEP_Out(1913) <= \<const0>\;
  LOCKSTEP_Out(1914) <= \<const0>\;
  LOCKSTEP_Out(1915) <= \<const0>\;
  LOCKSTEP_Out(1916) <= \<const0>\;
  LOCKSTEP_Out(1917) <= \<const0>\;
  LOCKSTEP_Out(1918) <= \<const0>\;
  LOCKSTEP_Out(1919) <= \<const0>\;
  LOCKSTEP_Out(1920) <= \<const0>\;
  LOCKSTEP_Out(1921) <= \<const0>\;
  LOCKSTEP_Out(1922) <= \<const0>\;
  LOCKSTEP_Out(1923) <= \<const0>\;
  LOCKSTEP_Out(1924) <= \<const0>\;
  LOCKSTEP_Out(1925) <= \<const0>\;
  LOCKSTEP_Out(1926) <= \<const0>\;
  LOCKSTEP_Out(1927) <= \<const0>\;
  LOCKSTEP_Out(1928) <= \<const0>\;
  LOCKSTEP_Out(1929) <= \<const0>\;
  LOCKSTEP_Out(1930) <= \<const0>\;
  LOCKSTEP_Out(1931) <= \<const0>\;
  LOCKSTEP_Out(1932) <= \<const0>\;
  LOCKSTEP_Out(1933) <= \<const0>\;
  LOCKSTEP_Out(1934) <= \<const0>\;
  LOCKSTEP_Out(1935) <= \<const0>\;
  LOCKSTEP_Out(1936) <= \<const0>\;
  LOCKSTEP_Out(1937) <= \<const0>\;
  LOCKSTEP_Out(1938) <= \<const0>\;
  LOCKSTEP_Out(1939) <= \<const0>\;
  LOCKSTEP_Out(1940) <= \<const0>\;
  LOCKSTEP_Out(1941) <= \<const0>\;
  LOCKSTEP_Out(1942) <= \<const0>\;
  LOCKSTEP_Out(1943) <= \<const0>\;
  LOCKSTEP_Out(1944) <= \<const0>\;
  LOCKSTEP_Out(1945) <= \<const0>\;
  LOCKSTEP_Out(1946) <= \<const0>\;
  LOCKSTEP_Out(1947) <= \<const0>\;
  LOCKSTEP_Out(1948) <= \<const0>\;
  LOCKSTEP_Out(1949) <= \<const0>\;
  LOCKSTEP_Out(1950) <= \<const0>\;
  LOCKSTEP_Out(1951) <= \<const0>\;
  LOCKSTEP_Out(1952) <= \<const0>\;
  LOCKSTEP_Out(1953) <= \<const0>\;
  LOCKSTEP_Out(1954) <= \<const0>\;
  LOCKSTEP_Out(1955) <= \<const0>\;
  LOCKSTEP_Out(1956) <= \<const0>\;
  LOCKSTEP_Out(1957) <= \<const0>\;
  LOCKSTEP_Out(1958) <= \<const0>\;
  LOCKSTEP_Out(1959) <= \<const0>\;
  LOCKSTEP_Out(1960) <= \<const0>\;
  LOCKSTEP_Out(1961) <= \<const0>\;
  LOCKSTEP_Out(1962) <= \<const0>\;
  LOCKSTEP_Out(1963) <= \<const0>\;
  LOCKSTEP_Out(1964) <= \<const0>\;
  LOCKSTEP_Out(1965) <= \<const0>\;
  LOCKSTEP_Out(1966) <= \<const0>\;
  LOCKSTEP_Out(1967) <= \<const0>\;
  LOCKSTEP_Out(1968) <= \<const0>\;
  LOCKSTEP_Out(1969) <= \<const0>\;
  LOCKSTEP_Out(1970) <= \<const0>\;
  LOCKSTEP_Out(1971) <= \<const0>\;
  LOCKSTEP_Out(1972) <= \<const0>\;
  LOCKSTEP_Out(1973) <= \<const0>\;
  LOCKSTEP_Out(1974) <= \<const0>\;
  LOCKSTEP_Out(1975) <= \<const0>\;
  LOCKSTEP_Out(1976) <= \<const0>\;
  LOCKSTEP_Out(1977) <= \<const0>\;
  LOCKSTEP_Out(1978) <= \<const0>\;
  LOCKSTEP_Out(1979) <= \<const0>\;
  LOCKSTEP_Out(1980) <= \<const0>\;
  LOCKSTEP_Out(1981) <= \<const0>\;
  LOCKSTEP_Out(1982) <= \<const0>\;
  LOCKSTEP_Out(1983) <= \<const0>\;
  LOCKSTEP_Out(1984) <= \<const0>\;
  LOCKSTEP_Out(1985) <= \<const0>\;
  LOCKSTEP_Out(1986) <= \<const0>\;
  LOCKSTEP_Out(1987) <= \<const0>\;
  LOCKSTEP_Out(1988) <= \<const0>\;
  LOCKSTEP_Out(1989) <= \<const0>\;
  LOCKSTEP_Out(1990) <= \<const0>\;
  LOCKSTEP_Out(1991) <= \<const0>\;
  LOCKSTEP_Out(1992) <= \<const0>\;
  LOCKSTEP_Out(1993) <= \<const0>\;
  LOCKSTEP_Out(1994) <= \<const0>\;
  LOCKSTEP_Out(1995) <= \<const0>\;
  LOCKSTEP_Out(1996) <= \<const0>\;
  LOCKSTEP_Out(1997) <= \<const0>\;
  LOCKSTEP_Out(1998) <= \<const0>\;
  LOCKSTEP_Out(1999) <= \<const0>\;
  LOCKSTEP_Out(2000) <= \<const0>\;
  LOCKSTEP_Out(2001) <= \<const0>\;
  LOCKSTEP_Out(2002) <= \<const0>\;
  LOCKSTEP_Out(2003) <= \<const0>\;
  LOCKSTEP_Out(2004) <= \<const0>\;
  LOCKSTEP_Out(2005) <= \<const0>\;
  LOCKSTEP_Out(2006) <= \<const0>\;
  LOCKSTEP_Out(2007) <= \<const0>\;
  LOCKSTEP_Out(2008) <= \<const0>\;
  LOCKSTEP_Out(2009) <= \<const0>\;
  LOCKSTEP_Out(2010) <= \<const0>\;
  LOCKSTEP_Out(2011) <= \<const0>\;
  LOCKSTEP_Out(2012) <= \<const0>\;
  LOCKSTEP_Out(2013) <= \<const0>\;
  LOCKSTEP_Out(2014) <= \<const0>\;
  LOCKSTEP_Out(2015) <= \<const0>\;
  LOCKSTEP_Out(2016) <= \<const0>\;
  LOCKSTEP_Out(2017) <= \<const0>\;
  LOCKSTEP_Out(2018) <= \<const0>\;
  LOCKSTEP_Out(2019) <= \<const0>\;
  LOCKSTEP_Out(2020) <= \<const0>\;
  LOCKSTEP_Out(2021) <= \<const0>\;
  LOCKSTEP_Out(2022) <= \<const0>\;
  LOCKSTEP_Out(2023) <= \<const0>\;
  LOCKSTEP_Out(2024) <= \<const0>\;
  LOCKSTEP_Out(2025) <= \<const0>\;
  LOCKSTEP_Out(2026) <= \<const0>\;
  LOCKSTEP_Out(2027) <= \<const0>\;
  LOCKSTEP_Out(2028) <= \<const0>\;
  LOCKSTEP_Out(2029) <= \<const0>\;
  LOCKSTEP_Out(2030) <= \<const0>\;
  LOCKSTEP_Out(2031) <= \<const0>\;
  LOCKSTEP_Out(2032) <= \<const0>\;
  LOCKSTEP_Out(2033) <= \<const0>\;
  LOCKSTEP_Out(2034) <= \<const0>\;
  LOCKSTEP_Out(2035) <= \<const0>\;
  LOCKSTEP_Out(2036) <= \<const0>\;
  LOCKSTEP_Out(2037) <= \<const0>\;
  LOCKSTEP_Out(2038) <= \<const0>\;
  LOCKSTEP_Out(2039) <= \<const0>\;
  LOCKSTEP_Out(2040) <= \<const0>\;
  LOCKSTEP_Out(2041) <= \<const0>\;
  LOCKSTEP_Out(2042) <= \<const0>\;
  LOCKSTEP_Out(2043) <= \<const0>\;
  LOCKSTEP_Out(2044) <= \<const0>\;
  LOCKSTEP_Out(2045) <= \<const0>\;
  LOCKSTEP_Out(2046) <= \<const0>\;
  LOCKSTEP_Out(2047) <= \<const0>\;
  LOCKSTEP_Out(2048) <= \<const0>\;
  LOCKSTEP_Out(2049) <= \<const0>\;
  LOCKSTEP_Out(2050) <= \<const0>\;
  LOCKSTEP_Out(2051) <= \<const0>\;
  LOCKSTEP_Out(2052) <= \<const0>\;
  LOCKSTEP_Out(2053) <= \<const0>\;
  LOCKSTEP_Out(2054) <= \<const0>\;
  LOCKSTEP_Out(2055) <= \<const0>\;
  LOCKSTEP_Out(2056) <= \<const0>\;
  LOCKSTEP_Out(2057) <= \<const0>\;
  LOCKSTEP_Out(2058) <= \<const0>\;
  LOCKSTEP_Out(2059) <= \<const0>\;
  LOCKSTEP_Out(2060) <= \<const0>\;
  LOCKSTEP_Out(2061) <= \<const0>\;
  LOCKSTEP_Out(2062) <= \<const0>\;
  LOCKSTEP_Out(2063) <= \<const0>\;
  LOCKSTEP_Out(2064) <= \<const0>\;
  LOCKSTEP_Out(2065) <= \<const0>\;
  LOCKSTEP_Out(2066) <= \<const0>\;
  LOCKSTEP_Out(2067) <= \<const0>\;
  LOCKSTEP_Out(2068) <= \<const0>\;
  LOCKSTEP_Out(2069) <= \<const0>\;
  LOCKSTEP_Out(2070) <= \<const0>\;
  LOCKSTEP_Out(2071) <= \<const0>\;
  LOCKSTEP_Out(2072) <= \<const0>\;
  LOCKSTEP_Out(2073) <= \<const0>\;
  LOCKSTEP_Out(2074) <= \<const0>\;
  LOCKSTEP_Out(2075) <= \<const0>\;
  LOCKSTEP_Out(2076) <= \<const0>\;
  LOCKSTEP_Out(2077) <= \<const0>\;
  LOCKSTEP_Out(2078) <= \<const0>\;
  LOCKSTEP_Out(2079) <= \<const0>\;
  LOCKSTEP_Out(2080) <= \<const0>\;
  LOCKSTEP_Out(2081) <= \<const0>\;
  LOCKSTEP_Out(2082) <= \<const0>\;
  LOCKSTEP_Out(2083) <= \<const0>\;
  LOCKSTEP_Out(2084) <= \<const0>\;
  LOCKSTEP_Out(2085) <= \<const0>\;
  LOCKSTEP_Out(2086) <= \<const0>\;
  LOCKSTEP_Out(2087) <= \<const0>\;
  LOCKSTEP_Out(2088) <= \<const0>\;
  LOCKSTEP_Out(2089) <= \<const0>\;
  LOCKSTEP_Out(2090) <= \<const0>\;
  LOCKSTEP_Out(2091) <= \<const0>\;
  LOCKSTEP_Out(2092) <= \<const0>\;
  LOCKSTEP_Out(2093) <= \<const0>\;
  LOCKSTEP_Out(2094) <= \<const0>\;
  LOCKSTEP_Out(2095) <= \<const0>\;
  LOCKSTEP_Out(2096) <= \<const0>\;
  LOCKSTEP_Out(2097) <= \<const0>\;
  LOCKSTEP_Out(2098) <= \<const0>\;
  LOCKSTEP_Out(2099) <= \<const0>\;
  LOCKSTEP_Out(2100) <= \<const0>\;
  LOCKSTEP_Out(2101) <= \<const0>\;
  LOCKSTEP_Out(2102) <= \<const0>\;
  LOCKSTEP_Out(2103) <= \<const0>\;
  LOCKSTEP_Out(2104) <= \<const0>\;
  LOCKSTEP_Out(2105) <= \<const0>\;
  LOCKSTEP_Out(2106) <= \<const0>\;
  LOCKSTEP_Out(2107) <= \<const0>\;
  LOCKSTEP_Out(2108) <= \<const0>\;
  LOCKSTEP_Out(2109) <= \<const0>\;
  LOCKSTEP_Out(2110) <= \<const0>\;
  LOCKSTEP_Out(2111) <= \<const0>\;
  LOCKSTEP_Out(2112) <= \<const0>\;
  LOCKSTEP_Out(2113) <= \<const0>\;
  LOCKSTEP_Out(2114) <= \<const0>\;
  LOCKSTEP_Out(2115) <= \<const0>\;
  LOCKSTEP_Out(2116) <= \<const0>\;
  LOCKSTEP_Out(2117) <= \<const0>\;
  LOCKSTEP_Out(2118) <= \<const0>\;
  LOCKSTEP_Out(2119) <= \<const0>\;
  LOCKSTEP_Out(2120) <= \<const0>\;
  LOCKSTEP_Out(2121) <= \<const0>\;
  LOCKSTEP_Out(2122) <= \<const0>\;
  LOCKSTEP_Out(2123) <= \<const0>\;
  LOCKSTEP_Out(2124) <= \<const0>\;
  LOCKSTEP_Out(2125) <= \<const0>\;
  LOCKSTEP_Out(2126) <= \<const0>\;
  LOCKSTEP_Out(2127) <= \<const0>\;
  LOCKSTEP_Out(2128) <= \<const0>\;
  LOCKSTEP_Out(2129) <= \<const0>\;
  LOCKSTEP_Out(2130) <= \<const0>\;
  LOCKSTEP_Out(2131) <= \<const0>\;
  LOCKSTEP_Out(2132) <= \<const0>\;
  LOCKSTEP_Out(2133) <= \<const0>\;
  LOCKSTEP_Out(2134) <= \<const0>\;
  LOCKSTEP_Out(2135) <= \<const0>\;
  LOCKSTEP_Out(2136) <= \<const0>\;
  LOCKSTEP_Out(2137) <= \<const0>\;
  LOCKSTEP_Out(2138) <= \<const0>\;
  LOCKSTEP_Out(2139) <= \<const0>\;
  LOCKSTEP_Out(2140) <= \<const0>\;
  LOCKSTEP_Out(2141) <= \<const0>\;
  LOCKSTEP_Out(2142) <= \<const0>\;
  LOCKSTEP_Out(2143) <= \<const0>\;
  LOCKSTEP_Out(2144) <= \<const0>\;
  LOCKSTEP_Out(2145) <= \<const0>\;
  LOCKSTEP_Out(2146) <= \<const0>\;
  LOCKSTEP_Out(2147) <= \<const0>\;
  LOCKSTEP_Out(2148) <= \<const0>\;
  LOCKSTEP_Out(2149) <= \<const0>\;
  LOCKSTEP_Out(2150) <= \<const0>\;
  LOCKSTEP_Out(2151) <= \<const0>\;
  LOCKSTEP_Out(2152) <= \<const0>\;
  LOCKSTEP_Out(2153) <= \<const0>\;
  LOCKSTEP_Out(2154) <= \<const0>\;
  LOCKSTEP_Out(2155) <= \<const0>\;
  LOCKSTEP_Out(2156) <= \<const0>\;
  LOCKSTEP_Out(2157) <= \<const0>\;
  LOCKSTEP_Out(2158) <= \<const0>\;
  LOCKSTEP_Out(2159) <= \<const0>\;
  LOCKSTEP_Out(2160) <= \<const0>\;
  LOCKSTEP_Out(2161) <= \<const0>\;
  LOCKSTEP_Out(2162) <= \<const0>\;
  LOCKSTEP_Out(2163) <= \<const0>\;
  LOCKSTEP_Out(2164) <= \<const0>\;
  LOCKSTEP_Out(2165) <= \<const0>\;
  LOCKSTEP_Out(2166) <= \<const0>\;
  LOCKSTEP_Out(2167) <= \<const0>\;
  LOCKSTEP_Out(2168) <= \<const0>\;
  LOCKSTEP_Out(2169) <= \<const0>\;
  LOCKSTEP_Out(2170) <= \<const0>\;
  LOCKSTEP_Out(2171) <= \<const0>\;
  LOCKSTEP_Out(2172) <= \<const0>\;
  LOCKSTEP_Out(2173) <= \<const0>\;
  LOCKSTEP_Out(2174) <= \<const0>\;
  LOCKSTEP_Out(2175) <= \<const0>\;
  LOCKSTEP_Out(2176) <= \<const0>\;
  LOCKSTEP_Out(2177) <= \<const0>\;
  LOCKSTEP_Out(2178) <= \<const0>\;
  LOCKSTEP_Out(2179) <= \<const0>\;
  LOCKSTEP_Out(2180) <= \<const0>\;
  LOCKSTEP_Out(2181) <= \<const0>\;
  LOCKSTEP_Out(2182) <= \<const0>\;
  LOCKSTEP_Out(2183) <= \<const0>\;
  LOCKSTEP_Out(2184) <= \<const0>\;
  LOCKSTEP_Out(2185) <= \<const0>\;
  LOCKSTEP_Out(2186) <= \<const0>\;
  LOCKSTEP_Out(2187) <= \<const0>\;
  LOCKSTEP_Out(2188) <= \<const0>\;
  LOCKSTEP_Out(2189) <= \<const0>\;
  LOCKSTEP_Out(2190) <= \<const0>\;
  LOCKSTEP_Out(2191) <= \<const0>\;
  LOCKSTEP_Out(2192) <= \<const0>\;
  LOCKSTEP_Out(2193) <= \<const0>\;
  LOCKSTEP_Out(2194) <= \<const0>\;
  LOCKSTEP_Out(2195) <= \<const0>\;
  LOCKSTEP_Out(2196) <= \<const0>\;
  LOCKSTEP_Out(2197) <= \<const0>\;
  LOCKSTEP_Out(2198) <= \<const0>\;
  LOCKSTEP_Out(2199) <= \<const0>\;
  LOCKSTEP_Out(2200) <= \<const0>\;
  LOCKSTEP_Out(2201) <= \<const0>\;
  LOCKSTEP_Out(2202) <= \<const0>\;
  LOCKSTEP_Out(2203) <= \<const0>\;
  LOCKSTEP_Out(2204) <= \<const0>\;
  LOCKSTEP_Out(2205) <= \<const0>\;
  LOCKSTEP_Out(2206) <= \<const0>\;
  LOCKSTEP_Out(2207) <= \<const0>\;
  LOCKSTEP_Out(2208) <= \<const0>\;
  LOCKSTEP_Out(2209) <= \<const0>\;
  LOCKSTEP_Out(2210) <= \<const0>\;
  LOCKSTEP_Out(2211) <= \<const0>\;
  LOCKSTEP_Out(2212) <= \<const0>\;
  LOCKSTEP_Out(2213) <= \<const0>\;
  LOCKSTEP_Out(2214) <= \<const0>\;
  LOCKSTEP_Out(2215) <= \<const0>\;
  LOCKSTEP_Out(2216) <= \<const0>\;
  LOCKSTEP_Out(2217) <= \<const0>\;
  LOCKSTEP_Out(2218) <= \<const0>\;
  LOCKSTEP_Out(2219) <= \<const0>\;
  LOCKSTEP_Out(2220) <= \<const0>\;
  LOCKSTEP_Out(2221) <= \<const0>\;
  LOCKSTEP_Out(2222) <= \<const0>\;
  LOCKSTEP_Out(2223) <= \<const0>\;
  LOCKSTEP_Out(2224) <= \<const0>\;
  LOCKSTEP_Out(2225) <= \<const0>\;
  LOCKSTEP_Out(2226) <= \<const0>\;
  LOCKSTEP_Out(2227) <= \<const0>\;
  LOCKSTEP_Out(2228) <= \<const0>\;
  LOCKSTEP_Out(2229) <= \<const0>\;
  LOCKSTEP_Out(2230) <= \<const0>\;
  LOCKSTEP_Out(2231) <= \<const0>\;
  LOCKSTEP_Out(2232) <= \<const0>\;
  LOCKSTEP_Out(2233) <= \<const0>\;
  LOCKSTEP_Out(2234) <= \<const0>\;
  LOCKSTEP_Out(2235) <= \<const0>\;
  LOCKSTEP_Out(2236) <= \<const0>\;
  LOCKSTEP_Out(2237) <= \<const0>\;
  LOCKSTEP_Out(2238) <= \<const0>\;
  LOCKSTEP_Out(2239) <= \<const0>\;
  LOCKSTEP_Out(2240) <= \<const0>\;
  LOCKSTEP_Out(2241) <= \<const0>\;
  LOCKSTEP_Out(2242) <= \<const0>\;
  LOCKSTEP_Out(2243) <= \<const0>\;
  LOCKSTEP_Out(2244) <= \<const0>\;
  LOCKSTEP_Out(2245) <= \<const0>\;
  LOCKSTEP_Out(2246) <= \<const0>\;
  LOCKSTEP_Out(2247) <= \<const0>\;
  LOCKSTEP_Out(2248) <= \<const0>\;
  LOCKSTEP_Out(2249) <= \<const0>\;
  LOCKSTEP_Out(2250) <= \<const0>\;
  LOCKSTEP_Out(2251) <= \<const0>\;
  LOCKSTEP_Out(2252) <= \<const0>\;
  LOCKSTEP_Out(2253) <= \<const0>\;
  LOCKSTEP_Out(2254) <= \<const0>\;
  LOCKSTEP_Out(2255) <= \<const0>\;
  LOCKSTEP_Out(2256) <= \<const0>\;
  LOCKSTEP_Out(2257) <= \<const0>\;
  LOCKSTEP_Out(2258) <= \<const0>\;
  LOCKSTEP_Out(2259) <= \<const0>\;
  LOCKSTEP_Out(2260) <= \<const0>\;
  LOCKSTEP_Out(2261) <= \<const0>\;
  LOCKSTEP_Out(2262) <= \<const0>\;
  LOCKSTEP_Out(2263) <= \<const0>\;
  LOCKSTEP_Out(2264) <= \<const0>\;
  LOCKSTEP_Out(2265) <= \<const0>\;
  LOCKSTEP_Out(2266) <= \<const0>\;
  LOCKSTEP_Out(2267) <= \<const0>\;
  LOCKSTEP_Out(2268) <= \<const0>\;
  LOCKSTEP_Out(2269) <= \<const0>\;
  LOCKSTEP_Out(2270) <= \<const0>\;
  LOCKSTEP_Out(2271) <= \<const0>\;
  LOCKSTEP_Out(2272) <= \<const0>\;
  LOCKSTEP_Out(2273) <= \<const0>\;
  LOCKSTEP_Out(2274) <= \<const0>\;
  LOCKSTEP_Out(2275) <= \<const0>\;
  LOCKSTEP_Out(2276) <= \<const0>\;
  LOCKSTEP_Out(2277) <= \<const0>\;
  LOCKSTEP_Out(2278) <= \<const0>\;
  LOCKSTEP_Out(2279) <= \<const0>\;
  LOCKSTEP_Out(2280) <= \<const0>\;
  LOCKSTEP_Out(2281) <= \<const0>\;
  LOCKSTEP_Out(2282) <= \<const0>\;
  LOCKSTEP_Out(2283) <= \<const0>\;
  LOCKSTEP_Out(2284) <= \<const0>\;
  LOCKSTEP_Out(2285) <= \<const0>\;
  LOCKSTEP_Out(2286) <= \<const0>\;
  LOCKSTEP_Out(2287) <= \<const0>\;
  LOCKSTEP_Out(2288) <= \<const0>\;
  LOCKSTEP_Out(2289) <= \<const0>\;
  LOCKSTEP_Out(2290) <= \<const0>\;
  LOCKSTEP_Out(2291) <= \<const0>\;
  LOCKSTEP_Out(2292) <= \<const0>\;
  LOCKSTEP_Out(2293) <= \<const0>\;
  LOCKSTEP_Out(2294) <= \<const0>\;
  LOCKSTEP_Out(2295) <= \<const0>\;
  LOCKSTEP_Out(2296) <= \<const0>\;
  LOCKSTEP_Out(2297) <= \<const0>\;
  LOCKSTEP_Out(2298) <= \<const0>\;
  LOCKSTEP_Out(2299) <= \<const0>\;
  LOCKSTEP_Out(2300) <= \<const0>\;
  LOCKSTEP_Out(2301) <= \<const0>\;
  LOCKSTEP_Out(2302) <= \<const0>\;
  LOCKSTEP_Out(2303) <= \<const0>\;
  LOCKSTEP_Out(2304) <= \<const0>\;
  LOCKSTEP_Out(2305) <= \<const0>\;
  LOCKSTEP_Out(2306) <= \<const0>\;
  LOCKSTEP_Out(2307) <= \<const0>\;
  LOCKSTEP_Out(2308) <= \<const0>\;
  LOCKSTEP_Out(2309) <= \<const0>\;
  LOCKSTEP_Out(2310) <= \<const0>\;
  LOCKSTEP_Out(2311) <= \<const0>\;
  LOCKSTEP_Out(2312) <= \<const0>\;
  LOCKSTEP_Out(2313) <= \<const0>\;
  LOCKSTEP_Out(2314) <= \<const0>\;
  LOCKSTEP_Out(2315) <= \<const0>\;
  LOCKSTEP_Out(2316) <= \<const0>\;
  LOCKSTEP_Out(2317) <= \<const0>\;
  LOCKSTEP_Out(2318) <= \<const0>\;
  LOCKSTEP_Out(2319) <= \<const0>\;
  LOCKSTEP_Out(2320) <= \<const0>\;
  LOCKSTEP_Out(2321) <= \<const0>\;
  LOCKSTEP_Out(2322) <= \<const0>\;
  LOCKSTEP_Out(2323) <= \<const0>\;
  LOCKSTEP_Out(2324) <= \<const0>\;
  LOCKSTEP_Out(2325) <= \<const0>\;
  LOCKSTEP_Out(2326) <= \<const0>\;
  LOCKSTEP_Out(2327) <= \<const0>\;
  LOCKSTEP_Out(2328) <= \<const0>\;
  LOCKSTEP_Out(2329) <= \<const0>\;
  LOCKSTEP_Out(2330) <= \<const0>\;
  LOCKSTEP_Out(2331) <= \<const0>\;
  LOCKSTEP_Out(2332) <= \<const0>\;
  LOCKSTEP_Out(2333) <= \<const0>\;
  LOCKSTEP_Out(2334) <= \<const0>\;
  LOCKSTEP_Out(2335) <= \<const0>\;
  LOCKSTEP_Out(2336) <= \<const0>\;
  LOCKSTEP_Out(2337) <= \<const0>\;
  LOCKSTEP_Out(2338) <= \<const0>\;
  LOCKSTEP_Out(2339) <= \<const0>\;
  LOCKSTEP_Out(2340) <= \<const0>\;
  LOCKSTEP_Out(2341) <= \<const0>\;
  LOCKSTEP_Out(2342) <= \<const0>\;
  LOCKSTEP_Out(2343) <= \<const0>\;
  LOCKSTEP_Out(2344) <= \<const0>\;
  LOCKSTEP_Out(2345) <= \<const0>\;
  LOCKSTEP_Out(2346) <= \<const0>\;
  LOCKSTEP_Out(2347) <= \<const0>\;
  LOCKSTEP_Out(2348) <= \<const0>\;
  LOCKSTEP_Out(2349) <= \<const0>\;
  LOCKSTEP_Out(2350) <= \<const0>\;
  LOCKSTEP_Out(2351) <= \<const0>\;
  LOCKSTEP_Out(2352) <= \<const0>\;
  LOCKSTEP_Out(2353) <= \<const0>\;
  LOCKSTEP_Out(2354) <= \<const0>\;
  LOCKSTEP_Out(2355) <= \<const0>\;
  LOCKSTEP_Out(2356) <= \<const0>\;
  LOCKSTEP_Out(2357) <= \<const0>\;
  LOCKSTEP_Out(2358) <= \<const0>\;
  LOCKSTEP_Out(2359) <= \<const0>\;
  LOCKSTEP_Out(2360) <= \<const0>\;
  LOCKSTEP_Out(2361) <= \<const0>\;
  LOCKSTEP_Out(2362) <= \<const0>\;
  LOCKSTEP_Out(2363) <= \<const0>\;
  LOCKSTEP_Out(2364) <= \<const0>\;
  LOCKSTEP_Out(2365) <= \<const0>\;
  LOCKSTEP_Out(2366) <= \<const0>\;
  LOCKSTEP_Out(2367) <= \<const0>\;
  LOCKSTEP_Out(2368) <= \<const0>\;
  LOCKSTEP_Out(2369) <= \<const0>\;
  LOCKSTEP_Out(2370) <= \<const0>\;
  LOCKSTEP_Out(2371) <= \<const0>\;
  LOCKSTEP_Out(2372) <= \<const0>\;
  LOCKSTEP_Out(2373) <= \<const0>\;
  LOCKSTEP_Out(2374) <= \<const0>\;
  LOCKSTEP_Out(2375) <= \<const0>\;
  LOCKSTEP_Out(2376) <= \<const0>\;
  LOCKSTEP_Out(2377) <= \<const0>\;
  LOCKSTEP_Out(2378) <= \<const0>\;
  LOCKSTEP_Out(2379) <= \<const0>\;
  LOCKSTEP_Out(2380) <= \<const0>\;
  LOCKSTEP_Out(2381) <= \<const0>\;
  LOCKSTEP_Out(2382) <= \<const0>\;
  LOCKSTEP_Out(2383) <= \<const0>\;
  LOCKSTEP_Out(2384) <= \<const0>\;
  LOCKSTEP_Out(2385) <= \<const0>\;
  LOCKSTEP_Out(2386) <= \<const0>\;
  LOCKSTEP_Out(2387) <= \<const0>\;
  LOCKSTEP_Out(2388) <= \<const0>\;
  LOCKSTEP_Out(2389) <= \<const0>\;
  LOCKSTEP_Out(2390) <= \<const0>\;
  LOCKSTEP_Out(2391) <= \<const0>\;
  LOCKSTEP_Out(2392) <= \<const0>\;
  LOCKSTEP_Out(2393) <= \<const0>\;
  LOCKSTEP_Out(2394) <= \<const0>\;
  LOCKSTEP_Out(2395) <= \<const0>\;
  LOCKSTEP_Out(2396) <= \<const0>\;
  LOCKSTEP_Out(2397) <= \<const0>\;
  LOCKSTEP_Out(2398) <= \<const0>\;
  LOCKSTEP_Out(2399) <= \<const0>\;
  LOCKSTEP_Out(2400) <= \<const0>\;
  LOCKSTEP_Out(2401) <= \<const0>\;
  LOCKSTEP_Out(2402) <= \<const0>\;
  LOCKSTEP_Out(2403) <= \<const0>\;
  LOCKSTEP_Out(2404) <= \<const0>\;
  LOCKSTEP_Out(2405) <= \<const0>\;
  LOCKSTEP_Out(2406) <= \<const0>\;
  LOCKSTEP_Out(2407) <= \<const0>\;
  LOCKSTEP_Out(2408) <= \<const0>\;
  LOCKSTEP_Out(2409) <= \<const0>\;
  LOCKSTEP_Out(2410) <= \<const0>\;
  LOCKSTEP_Out(2411) <= \<const0>\;
  LOCKSTEP_Out(2412) <= \<const0>\;
  LOCKSTEP_Out(2413) <= \<const0>\;
  LOCKSTEP_Out(2414) <= \<const0>\;
  LOCKSTEP_Out(2415) <= \<const0>\;
  LOCKSTEP_Out(2416) <= \<const0>\;
  LOCKSTEP_Out(2417) <= \<const0>\;
  LOCKSTEP_Out(2418) <= \<const0>\;
  LOCKSTEP_Out(2419) <= \<const0>\;
  LOCKSTEP_Out(2420) <= \<const0>\;
  LOCKSTEP_Out(2421) <= \<const0>\;
  LOCKSTEP_Out(2422) <= \<const0>\;
  LOCKSTEP_Out(2423) <= \<const0>\;
  LOCKSTEP_Out(2424) <= \<const0>\;
  LOCKSTEP_Out(2425) <= \<const0>\;
  LOCKSTEP_Out(2426) <= \<const0>\;
  LOCKSTEP_Out(2427) <= \<const0>\;
  LOCKSTEP_Out(2428) <= \<const0>\;
  LOCKSTEP_Out(2429) <= \<const0>\;
  LOCKSTEP_Out(2430) <= \<const0>\;
  LOCKSTEP_Out(2431) <= \<const0>\;
  LOCKSTEP_Out(2432) <= \<const0>\;
  LOCKSTEP_Out(2433) <= \<const0>\;
  LOCKSTEP_Out(2434) <= \<const0>\;
  LOCKSTEP_Out(2435) <= \<const0>\;
  LOCKSTEP_Out(2436) <= \<const0>\;
  LOCKSTEP_Out(2437) <= \<const0>\;
  LOCKSTEP_Out(2438) <= \<const0>\;
  LOCKSTEP_Out(2439) <= \<const0>\;
  LOCKSTEP_Out(2440) <= \<const0>\;
  LOCKSTEP_Out(2441) <= \<const0>\;
  LOCKSTEP_Out(2442) <= \<const0>\;
  LOCKSTEP_Out(2443) <= \<const0>\;
  LOCKSTEP_Out(2444) <= \<const0>\;
  LOCKSTEP_Out(2445) <= \<const0>\;
  LOCKSTEP_Out(2446) <= \<const0>\;
  LOCKSTEP_Out(2447) <= \<const0>\;
  LOCKSTEP_Out(2448) <= \<const0>\;
  LOCKSTEP_Out(2449) <= \<const0>\;
  LOCKSTEP_Out(2450) <= \<const0>\;
  LOCKSTEP_Out(2451) <= \<const0>\;
  LOCKSTEP_Out(2452) <= \<const0>\;
  LOCKSTEP_Out(2453) <= \<const0>\;
  LOCKSTEP_Out(2454) <= \<const0>\;
  LOCKSTEP_Out(2455) <= \<const0>\;
  LOCKSTEP_Out(2456) <= \<const0>\;
  LOCKSTEP_Out(2457) <= \<const0>\;
  LOCKSTEP_Out(2458) <= \<const0>\;
  LOCKSTEP_Out(2459) <= \<const0>\;
  LOCKSTEP_Out(2460) <= \<const0>\;
  LOCKSTEP_Out(2461) <= \<const0>\;
  LOCKSTEP_Out(2462) <= \<const0>\;
  LOCKSTEP_Out(2463) <= \<const0>\;
  LOCKSTEP_Out(2464) <= \<const0>\;
  LOCKSTEP_Out(2465) <= \<const0>\;
  LOCKSTEP_Out(2466) <= \<const0>\;
  LOCKSTEP_Out(2467) <= \<const0>\;
  LOCKSTEP_Out(2468) <= \<const0>\;
  LOCKSTEP_Out(2469) <= \<const0>\;
  LOCKSTEP_Out(2470) <= \<const0>\;
  LOCKSTEP_Out(2471) <= \<const0>\;
  LOCKSTEP_Out(2472) <= \<const0>\;
  LOCKSTEP_Out(2473) <= \<const0>\;
  LOCKSTEP_Out(2474) <= \<const0>\;
  LOCKSTEP_Out(2475) <= \<const0>\;
  LOCKSTEP_Out(2476) <= \<const0>\;
  LOCKSTEP_Out(2477) <= \<const0>\;
  LOCKSTEP_Out(2478) <= \<const0>\;
  LOCKSTEP_Out(2479) <= \<const0>\;
  LOCKSTEP_Out(2480) <= \<const0>\;
  LOCKSTEP_Out(2481) <= \<const0>\;
  LOCKSTEP_Out(2482) <= \<const0>\;
  LOCKSTEP_Out(2483) <= \<const0>\;
  LOCKSTEP_Out(2484) <= \<const0>\;
  LOCKSTEP_Out(2485) <= \<const0>\;
  LOCKSTEP_Out(2486) <= \<const0>\;
  LOCKSTEP_Out(2487) <= \<const0>\;
  LOCKSTEP_Out(2488) <= \<const0>\;
  LOCKSTEP_Out(2489) <= \<const0>\;
  LOCKSTEP_Out(2490) <= \<const0>\;
  LOCKSTEP_Out(2491) <= \<const0>\;
  LOCKSTEP_Out(2492) <= \<const0>\;
  LOCKSTEP_Out(2493) <= \<const0>\;
  LOCKSTEP_Out(2494) <= \<const0>\;
  LOCKSTEP_Out(2495) <= \<const0>\;
  LOCKSTEP_Out(2496) <= \<const0>\;
  LOCKSTEP_Out(2497) <= \<const0>\;
  LOCKSTEP_Out(2498) <= \<const0>\;
  LOCKSTEP_Out(2499) <= \<const0>\;
  LOCKSTEP_Out(2500) <= \<const0>\;
  LOCKSTEP_Out(2501) <= \<const0>\;
  LOCKSTEP_Out(2502) <= \<const0>\;
  LOCKSTEP_Out(2503) <= \<const0>\;
  LOCKSTEP_Out(2504) <= \<const0>\;
  LOCKSTEP_Out(2505) <= \<const0>\;
  LOCKSTEP_Out(2506) <= \<const0>\;
  LOCKSTEP_Out(2507) <= \<const0>\;
  LOCKSTEP_Out(2508) <= \<const0>\;
  LOCKSTEP_Out(2509) <= \<const0>\;
  LOCKSTEP_Out(2510) <= \<const0>\;
  LOCKSTEP_Out(2511) <= \<const0>\;
  LOCKSTEP_Out(2512) <= \<const0>\;
  LOCKSTEP_Out(2513) <= \<const0>\;
  LOCKSTEP_Out(2514) <= \<const0>\;
  LOCKSTEP_Out(2515) <= \<const0>\;
  LOCKSTEP_Out(2516) <= \<const0>\;
  LOCKSTEP_Out(2517) <= \<const0>\;
  LOCKSTEP_Out(2518) <= \<const0>\;
  LOCKSTEP_Out(2519) <= \<const0>\;
  LOCKSTEP_Out(2520) <= \<const0>\;
  LOCKSTEP_Out(2521) <= \<const0>\;
  LOCKSTEP_Out(2522) <= \<const0>\;
  LOCKSTEP_Out(2523) <= \<const0>\;
  LOCKSTEP_Out(2524) <= \<const0>\;
  LOCKSTEP_Out(2525) <= \<const0>\;
  LOCKSTEP_Out(2526) <= \<const0>\;
  LOCKSTEP_Out(2527) <= \<const0>\;
  LOCKSTEP_Out(2528) <= \<const0>\;
  LOCKSTEP_Out(2529) <= \<const0>\;
  LOCKSTEP_Out(2530) <= \<const0>\;
  LOCKSTEP_Out(2531) <= \<const0>\;
  LOCKSTEP_Out(2532) <= \<const0>\;
  LOCKSTEP_Out(2533) <= \<const0>\;
  LOCKSTEP_Out(2534) <= \<const0>\;
  LOCKSTEP_Out(2535) <= \<const0>\;
  LOCKSTEP_Out(2536) <= \<const0>\;
  LOCKSTEP_Out(2537) <= \<const0>\;
  LOCKSTEP_Out(2538) <= \<const0>\;
  LOCKSTEP_Out(2539) <= \<const0>\;
  LOCKSTEP_Out(2540) <= \<const0>\;
  LOCKSTEP_Out(2541) <= \<const0>\;
  LOCKSTEP_Out(2542) <= \<const0>\;
  LOCKSTEP_Out(2543) <= \<const0>\;
  LOCKSTEP_Out(2544) <= \<const0>\;
  LOCKSTEP_Out(2545) <= \<const0>\;
  LOCKSTEP_Out(2546) <= \<const0>\;
  LOCKSTEP_Out(2547) <= \<const0>\;
  LOCKSTEP_Out(2548) <= \<const0>\;
  LOCKSTEP_Out(2549) <= \<const0>\;
  LOCKSTEP_Out(2550) <= \<const0>\;
  LOCKSTEP_Out(2551) <= \<const0>\;
  LOCKSTEP_Out(2552) <= \<const0>\;
  LOCKSTEP_Out(2553) <= \<const0>\;
  LOCKSTEP_Out(2554) <= \<const0>\;
  LOCKSTEP_Out(2555) <= \<const0>\;
  LOCKSTEP_Out(2556) <= \<const0>\;
  LOCKSTEP_Out(2557) <= \<const0>\;
  LOCKSTEP_Out(2558) <= \<const0>\;
  LOCKSTEP_Out(2559) <= \<const0>\;
  LOCKSTEP_Out(2560) <= \<const0>\;
  LOCKSTEP_Out(2561) <= \<const0>\;
  LOCKSTEP_Out(2562) <= \<const0>\;
  LOCKSTEP_Out(2563) <= \<const0>\;
  LOCKSTEP_Out(2564) <= \<const0>\;
  LOCKSTEP_Out(2565) <= \<const0>\;
  LOCKSTEP_Out(2566) <= \<const0>\;
  LOCKSTEP_Out(2567) <= \<const0>\;
  LOCKSTEP_Out(2568) <= \<const0>\;
  LOCKSTEP_Out(2569) <= \<const0>\;
  LOCKSTEP_Out(2570) <= \<const0>\;
  LOCKSTEP_Out(2571) <= \<const0>\;
  LOCKSTEP_Out(2572) <= \<const0>\;
  LOCKSTEP_Out(2573) <= \<const0>\;
  LOCKSTEP_Out(2574) <= \<const0>\;
  LOCKSTEP_Out(2575) <= \<const0>\;
  LOCKSTEP_Out(2576) <= \<const0>\;
  LOCKSTEP_Out(2577) <= \<const0>\;
  LOCKSTEP_Out(2578) <= \<const0>\;
  LOCKSTEP_Out(2579) <= \<const0>\;
  LOCKSTEP_Out(2580) <= \<const0>\;
  LOCKSTEP_Out(2581) <= \<const0>\;
  LOCKSTEP_Out(2582) <= \<const0>\;
  LOCKSTEP_Out(2583) <= \<const0>\;
  LOCKSTEP_Out(2584) <= \<const0>\;
  LOCKSTEP_Out(2585) <= \<const0>\;
  LOCKSTEP_Out(2586) <= \<const0>\;
  LOCKSTEP_Out(2587) <= \<const0>\;
  LOCKSTEP_Out(2588) <= \<const0>\;
  LOCKSTEP_Out(2589) <= \<const0>\;
  LOCKSTEP_Out(2590) <= \<const0>\;
  LOCKSTEP_Out(2591) <= \<const0>\;
  LOCKSTEP_Out(2592) <= \<const0>\;
  LOCKSTEP_Out(2593) <= \<const0>\;
  LOCKSTEP_Out(2594) <= \<const0>\;
  LOCKSTEP_Out(2595) <= \<const0>\;
  LOCKSTEP_Out(2596) <= \<const0>\;
  LOCKSTEP_Out(2597) <= \<const0>\;
  LOCKSTEP_Out(2598) <= \<const0>\;
  LOCKSTEP_Out(2599) <= \<const0>\;
  LOCKSTEP_Out(2600) <= \<const0>\;
  LOCKSTEP_Out(2601) <= \<const0>\;
  LOCKSTEP_Out(2602) <= \<const0>\;
  LOCKSTEP_Out(2603) <= \<const0>\;
  LOCKSTEP_Out(2604) <= \<const0>\;
  LOCKSTEP_Out(2605) <= \<const0>\;
  LOCKSTEP_Out(2606) <= \<const0>\;
  LOCKSTEP_Out(2607) <= \<const0>\;
  LOCKSTEP_Out(2608) <= \<const0>\;
  LOCKSTEP_Out(2609) <= \<const0>\;
  LOCKSTEP_Out(2610) <= \<const0>\;
  LOCKSTEP_Out(2611) <= \<const0>\;
  LOCKSTEP_Out(2612) <= \<const0>\;
  LOCKSTEP_Out(2613) <= \<const0>\;
  LOCKSTEP_Out(2614) <= \<const0>\;
  LOCKSTEP_Out(2615) <= \<const0>\;
  LOCKSTEP_Out(2616) <= \<const0>\;
  LOCKSTEP_Out(2617) <= \<const0>\;
  LOCKSTEP_Out(2618) <= \<const0>\;
  LOCKSTEP_Out(2619) <= \<const0>\;
  LOCKSTEP_Out(2620) <= \<const0>\;
  LOCKSTEP_Out(2621) <= \<const0>\;
  LOCKSTEP_Out(2622) <= \<const0>\;
  LOCKSTEP_Out(2623) <= \<const0>\;
  LOCKSTEP_Out(2624) <= \<const0>\;
  LOCKSTEP_Out(2625) <= \<const0>\;
  LOCKSTEP_Out(2626) <= \<const0>\;
  LOCKSTEP_Out(2627) <= \<const0>\;
  LOCKSTEP_Out(2628) <= \<const0>\;
  LOCKSTEP_Out(2629) <= \<const0>\;
  LOCKSTEP_Out(2630) <= \<const0>\;
  LOCKSTEP_Out(2631) <= \<const0>\;
  LOCKSTEP_Out(2632) <= \<const0>\;
  LOCKSTEP_Out(2633) <= \<const0>\;
  LOCKSTEP_Out(2634) <= \<const0>\;
  LOCKSTEP_Out(2635) <= \<const0>\;
  LOCKSTEP_Out(2636) <= \<const0>\;
  LOCKSTEP_Out(2637) <= \<const0>\;
  LOCKSTEP_Out(2638) <= \<const0>\;
  LOCKSTEP_Out(2639) <= \<const0>\;
  LOCKSTEP_Out(2640) <= \<const0>\;
  LOCKSTEP_Out(2641) <= \<const0>\;
  LOCKSTEP_Out(2642) <= \<const0>\;
  LOCKSTEP_Out(2643) <= \<const0>\;
  LOCKSTEP_Out(2644) <= \<const0>\;
  LOCKSTEP_Out(2645) <= \<const0>\;
  LOCKSTEP_Out(2646) <= \<const0>\;
  LOCKSTEP_Out(2647) <= \<const0>\;
  LOCKSTEP_Out(2648) <= \<const0>\;
  LOCKSTEP_Out(2649) <= \<const0>\;
  LOCKSTEP_Out(2650) <= \<const0>\;
  LOCKSTEP_Out(2651) <= \<const0>\;
  LOCKSTEP_Out(2652) <= \<const0>\;
  LOCKSTEP_Out(2653) <= \<const0>\;
  LOCKSTEP_Out(2654) <= \<const0>\;
  LOCKSTEP_Out(2655) <= \<const0>\;
  LOCKSTEP_Out(2656) <= \<const0>\;
  LOCKSTEP_Out(2657) <= \<const0>\;
  LOCKSTEP_Out(2658) <= \<const0>\;
  LOCKSTEP_Out(2659) <= \<const0>\;
  LOCKSTEP_Out(2660) <= \<const0>\;
  LOCKSTEP_Out(2661) <= \<const0>\;
  LOCKSTEP_Out(2662) <= \<const0>\;
  LOCKSTEP_Out(2663) <= \<const0>\;
  LOCKSTEP_Out(2664) <= \<const0>\;
  LOCKSTEP_Out(2665) <= \<const0>\;
  LOCKSTEP_Out(2666) <= \<const0>\;
  LOCKSTEP_Out(2667) <= \<const0>\;
  LOCKSTEP_Out(2668) <= \<const0>\;
  LOCKSTEP_Out(2669) <= \<const0>\;
  LOCKSTEP_Out(2670) <= \<const0>\;
  LOCKSTEP_Out(2671) <= \<const0>\;
  LOCKSTEP_Out(2672) <= \<const0>\;
  LOCKSTEP_Out(2673) <= \<const0>\;
  LOCKSTEP_Out(2674) <= \<const0>\;
  LOCKSTEP_Out(2675) <= \<const0>\;
  LOCKSTEP_Out(2676) <= \<const0>\;
  LOCKSTEP_Out(2677) <= \<const0>\;
  LOCKSTEP_Out(2678) <= \<const0>\;
  LOCKSTEP_Out(2679) <= \<const0>\;
  LOCKSTEP_Out(2680) <= \<const0>\;
  LOCKSTEP_Out(2681) <= \<const0>\;
  LOCKSTEP_Out(2682) <= \<const0>\;
  LOCKSTEP_Out(2683) <= \<const0>\;
  LOCKSTEP_Out(2684) <= \<const0>\;
  LOCKSTEP_Out(2685) <= \<const0>\;
  LOCKSTEP_Out(2686) <= \<const0>\;
  LOCKSTEP_Out(2687) <= \<const0>\;
  LOCKSTEP_Out(2688) <= \<const0>\;
  LOCKSTEP_Out(2689) <= \<const0>\;
  LOCKSTEP_Out(2690) <= \<const0>\;
  LOCKSTEP_Out(2691) <= \<const0>\;
  LOCKSTEP_Out(2692) <= \<const0>\;
  LOCKSTEP_Out(2693) <= \<const0>\;
  LOCKSTEP_Out(2694) <= \<const0>\;
  LOCKSTEP_Out(2695) <= \<const0>\;
  LOCKSTEP_Out(2696) <= \<const0>\;
  LOCKSTEP_Out(2697) <= \<const0>\;
  LOCKSTEP_Out(2698) <= \<const0>\;
  LOCKSTEP_Out(2699) <= \<const0>\;
  LOCKSTEP_Out(2700) <= \<const0>\;
  LOCKSTEP_Out(2701) <= \<const0>\;
  LOCKSTEP_Out(2702) <= \<const0>\;
  LOCKSTEP_Out(2703) <= \<const0>\;
  LOCKSTEP_Out(2704) <= \<const0>\;
  LOCKSTEP_Out(2705) <= \<const0>\;
  LOCKSTEP_Out(2706) <= \<const0>\;
  LOCKSTEP_Out(2707) <= \<const0>\;
  LOCKSTEP_Out(2708) <= \<const0>\;
  LOCKSTEP_Out(2709) <= \<const0>\;
  LOCKSTEP_Out(2710) <= \<const0>\;
  LOCKSTEP_Out(2711) <= \<const0>\;
  LOCKSTEP_Out(2712) <= \<const0>\;
  LOCKSTEP_Out(2713) <= \<const0>\;
  LOCKSTEP_Out(2714) <= \<const0>\;
  LOCKSTEP_Out(2715) <= \<const0>\;
  LOCKSTEP_Out(2716) <= \<const0>\;
  LOCKSTEP_Out(2717) <= \<const0>\;
  LOCKSTEP_Out(2718) <= \<const0>\;
  LOCKSTEP_Out(2719) <= \<const0>\;
  LOCKSTEP_Out(2720) <= \<const0>\;
  LOCKSTEP_Out(2721) <= \<const0>\;
  LOCKSTEP_Out(2722) <= \<const0>\;
  LOCKSTEP_Out(2723) <= \<const0>\;
  LOCKSTEP_Out(2724) <= \<const0>\;
  LOCKSTEP_Out(2725) <= \<const0>\;
  LOCKSTEP_Out(2726) <= \<const0>\;
  LOCKSTEP_Out(2727) <= \<const0>\;
  LOCKSTEP_Out(2728) <= \<const0>\;
  LOCKSTEP_Out(2729) <= \<const0>\;
  LOCKSTEP_Out(2730) <= \<const0>\;
  LOCKSTEP_Out(2731) <= \<const0>\;
  LOCKSTEP_Out(2732) <= \<const0>\;
  LOCKSTEP_Out(2733) <= \<const0>\;
  LOCKSTEP_Out(2734) <= \<const0>\;
  LOCKSTEP_Out(2735) <= \<const0>\;
  LOCKSTEP_Out(2736) <= \<const0>\;
  LOCKSTEP_Out(2737) <= \<const0>\;
  LOCKSTEP_Out(2738) <= \<const0>\;
  LOCKSTEP_Out(2739) <= \<const0>\;
  LOCKSTEP_Out(2740) <= \<const0>\;
  LOCKSTEP_Out(2741) <= \<const0>\;
  LOCKSTEP_Out(2742) <= \<const0>\;
  LOCKSTEP_Out(2743) <= \<const0>\;
  LOCKSTEP_Out(2744) <= \<const0>\;
  LOCKSTEP_Out(2745) <= \<const0>\;
  LOCKSTEP_Out(2746) <= \<const0>\;
  LOCKSTEP_Out(2747) <= \<const0>\;
  LOCKSTEP_Out(2748) <= \<const0>\;
  LOCKSTEP_Out(2749) <= \<const0>\;
  LOCKSTEP_Out(2750) <= \<const0>\;
  LOCKSTEP_Out(2751) <= \<const0>\;
  LOCKSTEP_Out(2752) <= \<const0>\;
  LOCKSTEP_Out(2753) <= \<const0>\;
  LOCKSTEP_Out(2754) <= \<const0>\;
  LOCKSTEP_Out(2755) <= \<const0>\;
  LOCKSTEP_Out(2756) <= \<const0>\;
  LOCKSTEP_Out(2757) <= \<const0>\;
  LOCKSTEP_Out(2758) <= \<const0>\;
  LOCKSTEP_Out(2759) <= \<const0>\;
  LOCKSTEP_Out(2760) <= \<const0>\;
  LOCKSTEP_Out(2761) <= \<const0>\;
  LOCKSTEP_Out(2762) <= \<const0>\;
  LOCKSTEP_Out(2763) <= \<const0>\;
  LOCKSTEP_Out(2764) <= \<const0>\;
  LOCKSTEP_Out(2765) <= \<const0>\;
  LOCKSTEP_Out(2766) <= \<const0>\;
  LOCKSTEP_Out(2767) <= \<const0>\;
  LOCKSTEP_Out(2768) <= \<const0>\;
  LOCKSTEP_Out(2769) <= \<const0>\;
  LOCKSTEP_Out(2770) <= \<const0>\;
  LOCKSTEP_Out(2771) <= \<const0>\;
  LOCKSTEP_Out(2772) <= \<const0>\;
  LOCKSTEP_Out(2773) <= \<const0>\;
  LOCKSTEP_Out(2774) <= \<const0>\;
  LOCKSTEP_Out(2775) <= \<const0>\;
  LOCKSTEP_Out(2776) <= \<const0>\;
  LOCKSTEP_Out(2777) <= \<const0>\;
  LOCKSTEP_Out(2778) <= \<const0>\;
  LOCKSTEP_Out(2779) <= \<const0>\;
  LOCKSTEP_Out(2780) <= \<const0>\;
  LOCKSTEP_Out(2781) <= \<const0>\;
  LOCKSTEP_Out(2782) <= \<const0>\;
  LOCKSTEP_Out(2783) <= \<const0>\;
  LOCKSTEP_Out(2784) <= \<const0>\;
  LOCKSTEP_Out(2785) <= \<const0>\;
  LOCKSTEP_Out(2786) <= \<const0>\;
  LOCKSTEP_Out(2787) <= \<const0>\;
  LOCKSTEP_Out(2788) <= \<const0>\;
  LOCKSTEP_Out(2789) <= \<const0>\;
  LOCKSTEP_Out(2790) <= \<const0>\;
  LOCKSTEP_Out(2791) <= \<const0>\;
  LOCKSTEP_Out(2792) <= \<const0>\;
  LOCKSTEP_Out(2793) <= \<const0>\;
  LOCKSTEP_Out(2794) <= \<const0>\;
  LOCKSTEP_Out(2795) <= \<const0>\;
  LOCKSTEP_Out(2796) <= \<const0>\;
  LOCKSTEP_Out(2797) <= \<const0>\;
  LOCKSTEP_Out(2798) <= \<const0>\;
  LOCKSTEP_Out(2799) <= \<const0>\;
  LOCKSTEP_Out(2800) <= \<const0>\;
  LOCKSTEP_Out(2801) <= \<const0>\;
  LOCKSTEP_Out(2802) <= \<const0>\;
  LOCKSTEP_Out(2803) <= \<const0>\;
  LOCKSTEP_Out(2804) <= \<const0>\;
  LOCKSTEP_Out(2805) <= \<const0>\;
  LOCKSTEP_Out(2806) <= \<const0>\;
  LOCKSTEP_Out(2807) <= \<const0>\;
  LOCKSTEP_Out(2808) <= \<const0>\;
  LOCKSTEP_Out(2809) <= \<const0>\;
  LOCKSTEP_Out(2810) <= \<const0>\;
  LOCKSTEP_Out(2811) <= \<const0>\;
  LOCKSTEP_Out(2812) <= \<const0>\;
  LOCKSTEP_Out(2813) <= \<const0>\;
  LOCKSTEP_Out(2814) <= \<const0>\;
  LOCKSTEP_Out(2815) <= \<const0>\;
  LOCKSTEP_Out(2816) <= \<const0>\;
  LOCKSTEP_Out(2817) <= \<const0>\;
  LOCKSTEP_Out(2818) <= \<const0>\;
  LOCKSTEP_Out(2819) <= \<const0>\;
  LOCKSTEP_Out(2820) <= \<const0>\;
  LOCKSTEP_Out(2821) <= \<const0>\;
  LOCKSTEP_Out(2822) <= \<const0>\;
  LOCKSTEP_Out(2823) <= \<const0>\;
  LOCKSTEP_Out(2824) <= \<const0>\;
  LOCKSTEP_Out(2825) <= \<const0>\;
  LOCKSTEP_Out(2826) <= \<const0>\;
  LOCKSTEP_Out(2827) <= \<const0>\;
  LOCKSTEP_Out(2828) <= \<const0>\;
  LOCKSTEP_Out(2829) <= \<const0>\;
  LOCKSTEP_Out(2830) <= \<const0>\;
  LOCKSTEP_Out(2831) <= \<const0>\;
  LOCKSTEP_Out(2832) <= \<const0>\;
  LOCKSTEP_Out(2833) <= \<const0>\;
  LOCKSTEP_Out(2834) <= \<const0>\;
  LOCKSTEP_Out(2835) <= \<const0>\;
  LOCKSTEP_Out(2836) <= \<const0>\;
  LOCKSTEP_Out(2837) <= \<const0>\;
  LOCKSTEP_Out(2838) <= \<const0>\;
  LOCKSTEP_Out(2839) <= \<const0>\;
  LOCKSTEP_Out(2840) <= \<const0>\;
  LOCKSTEP_Out(2841) <= \<const0>\;
  LOCKSTEP_Out(2842) <= \<const0>\;
  LOCKSTEP_Out(2843) <= \<const0>\;
  LOCKSTEP_Out(2844) <= \<const0>\;
  LOCKSTEP_Out(2845) <= \<const0>\;
  LOCKSTEP_Out(2846) <= \<const0>\;
  LOCKSTEP_Out(2847) <= \<const0>\;
  LOCKSTEP_Out(2848) <= \<const0>\;
  LOCKSTEP_Out(2849) <= \<const0>\;
  LOCKSTEP_Out(2850) <= \<const0>\;
  LOCKSTEP_Out(2851) <= \<const0>\;
  LOCKSTEP_Out(2852) <= \<const0>\;
  LOCKSTEP_Out(2853) <= \<const0>\;
  LOCKSTEP_Out(2854) <= \<const0>\;
  LOCKSTEP_Out(2855) <= \<const0>\;
  LOCKSTEP_Out(2856) <= \<const0>\;
  LOCKSTEP_Out(2857) <= \<const0>\;
  LOCKSTEP_Out(2858) <= \<const0>\;
  LOCKSTEP_Out(2859) <= \<const0>\;
  LOCKSTEP_Out(2860) <= \<const0>\;
  LOCKSTEP_Out(2861) <= \<const0>\;
  LOCKSTEP_Out(2862) <= \<const0>\;
  LOCKSTEP_Out(2863) <= \<const0>\;
  LOCKSTEP_Out(2864) <= \<const0>\;
  LOCKSTEP_Out(2865) <= \<const0>\;
  LOCKSTEP_Out(2866) <= \<const0>\;
  LOCKSTEP_Out(2867) <= \<const0>\;
  LOCKSTEP_Out(2868) <= \<const0>\;
  LOCKSTEP_Out(2869) <= \<const0>\;
  LOCKSTEP_Out(2870) <= \<const0>\;
  LOCKSTEP_Out(2871) <= \<const0>\;
  LOCKSTEP_Out(2872) <= \<const0>\;
  LOCKSTEP_Out(2873) <= \<const0>\;
  LOCKSTEP_Out(2874) <= \<const0>\;
  LOCKSTEP_Out(2875) <= \<const0>\;
  LOCKSTEP_Out(2876) <= \<const0>\;
  LOCKSTEP_Out(2877) <= \<const0>\;
  LOCKSTEP_Out(2878) <= \<const0>\;
  LOCKSTEP_Out(2879) <= \<const0>\;
  LOCKSTEP_Out(2880) <= \<const0>\;
  LOCKSTEP_Out(2881) <= \<const0>\;
  LOCKSTEP_Out(2882) <= \<const0>\;
  LOCKSTEP_Out(2883) <= \<const0>\;
  LOCKSTEP_Out(2884) <= \<const0>\;
  LOCKSTEP_Out(2885) <= \<const0>\;
  LOCKSTEP_Out(2886) <= \<const0>\;
  LOCKSTEP_Out(2887) <= \<const0>\;
  LOCKSTEP_Out(2888) <= \<const0>\;
  LOCKSTEP_Out(2889) <= \<const0>\;
  LOCKSTEP_Out(2890) <= \<const0>\;
  LOCKSTEP_Out(2891) <= \<const0>\;
  LOCKSTEP_Out(2892) <= \<const0>\;
  LOCKSTEP_Out(2893) <= \<const0>\;
  LOCKSTEP_Out(2894) <= \<const0>\;
  LOCKSTEP_Out(2895) <= \<const0>\;
  LOCKSTEP_Out(2896) <= \<const0>\;
  LOCKSTEP_Out(2897) <= \<const0>\;
  LOCKSTEP_Out(2898) <= \<const0>\;
  LOCKSTEP_Out(2899) <= \<const0>\;
  LOCKSTEP_Out(2900) <= \<const0>\;
  LOCKSTEP_Out(2901) <= \<const0>\;
  LOCKSTEP_Out(2902) <= \<const0>\;
  LOCKSTEP_Out(2903) <= \<const0>\;
  LOCKSTEP_Out(2904) <= \<const0>\;
  LOCKSTEP_Out(2905) <= \<const0>\;
  LOCKSTEP_Out(2906) <= \<const0>\;
  LOCKSTEP_Out(2907) <= \<const0>\;
  LOCKSTEP_Out(2908) <= \<const0>\;
  LOCKSTEP_Out(2909) <= \<const0>\;
  LOCKSTEP_Out(2910) <= \<const0>\;
  LOCKSTEP_Out(2911) <= \<const0>\;
  LOCKSTEP_Out(2912) <= \<const0>\;
  LOCKSTEP_Out(2913) <= \<const0>\;
  LOCKSTEP_Out(2914) <= \<const0>\;
  LOCKSTEP_Out(2915) <= \<const0>\;
  LOCKSTEP_Out(2916) <= \<const0>\;
  LOCKSTEP_Out(2917) <= \<const0>\;
  LOCKSTEP_Out(2918) <= \<const0>\;
  LOCKSTEP_Out(2919) <= \<const0>\;
  LOCKSTEP_Out(2920) <= \<const0>\;
  LOCKSTEP_Out(2921) <= \<const0>\;
  LOCKSTEP_Out(2922) <= \<const0>\;
  LOCKSTEP_Out(2923) <= \<const0>\;
  LOCKSTEP_Out(2924) <= \<const0>\;
  LOCKSTEP_Out(2925) <= \<const0>\;
  LOCKSTEP_Out(2926) <= \<const0>\;
  LOCKSTEP_Out(2927) <= \<const0>\;
  LOCKSTEP_Out(2928) <= \<const0>\;
  LOCKSTEP_Out(2929) <= \<const0>\;
  LOCKSTEP_Out(2930) <= \<const0>\;
  LOCKSTEP_Out(2931) <= \<const0>\;
  LOCKSTEP_Out(2932) <= \<const0>\;
  LOCKSTEP_Out(2933) <= \<const0>\;
  LOCKSTEP_Out(2934) <= \<const0>\;
  LOCKSTEP_Out(2935) <= \<const0>\;
  LOCKSTEP_Out(2936) <= \<const0>\;
  LOCKSTEP_Out(2937) <= \<const0>\;
  LOCKSTEP_Out(2938) <= \<const0>\;
  LOCKSTEP_Out(2939) <= \<const0>\;
  LOCKSTEP_Out(2940) <= \<const0>\;
  LOCKSTEP_Out(2941) <= \<const0>\;
  LOCKSTEP_Out(2942) <= \<const0>\;
  LOCKSTEP_Out(2943) <= \<const0>\;
  LOCKSTEP_Out(2944) <= \<const0>\;
  LOCKSTEP_Out(2945) <= \<const0>\;
  LOCKSTEP_Out(2946) <= \<const0>\;
  LOCKSTEP_Out(2947) <= \<const0>\;
  LOCKSTEP_Out(2948) <= \<const0>\;
  LOCKSTEP_Out(2949) <= \<const0>\;
  LOCKSTEP_Out(2950) <= \<const0>\;
  LOCKSTEP_Out(2951) <= \<const0>\;
  LOCKSTEP_Out(2952) <= \<const0>\;
  LOCKSTEP_Out(2953) <= \<const0>\;
  LOCKSTEP_Out(2954) <= \<const0>\;
  LOCKSTEP_Out(2955) <= \<const0>\;
  LOCKSTEP_Out(2956) <= \<const0>\;
  LOCKSTEP_Out(2957) <= \<const0>\;
  LOCKSTEP_Out(2958) <= \<const0>\;
  LOCKSTEP_Out(2959) <= \<const0>\;
  LOCKSTEP_Out(2960) <= \<const0>\;
  LOCKSTEP_Out(2961) <= \<const0>\;
  LOCKSTEP_Out(2962) <= \<const0>\;
  LOCKSTEP_Out(2963) <= \<const0>\;
  LOCKSTEP_Out(2964) <= \<const0>\;
  LOCKSTEP_Out(2965) <= \<const0>\;
  LOCKSTEP_Out(2966) <= \<const0>\;
  LOCKSTEP_Out(2967) <= \<const0>\;
  LOCKSTEP_Out(2968) <= \<const0>\;
  LOCKSTEP_Out(2969) <= \<const0>\;
  LOCKSTEP_Out(2970) <= \<const0>\;
  LOCKSTEP_Out(2971) <= \<const0>\;
  LOCKSTEP_Out(2972) <= \<const0>\;
  LOCKSTEP_Out(2973) <= \<const0>\;
  LOCKSTEP_Out(2974) <= \<const0>\;
  LOCKSTEP_Out(2975) <= \<const0>\;
  LOCKSTEP_Out(2976) <= \<const0>\;
  LOCKSTEP_Out(2977) <= \<const0>\;
  LOCKSTEP_Out(2978) <= \<const0>\;
  LOCKSTEP_Out(2979) <= \<const0>\;
  LOCKSTEP_Out(2980) <= \<const0>\;
  LOCKSTEP_Out(2981) <= \<const0>\;
  LOCKSTEP_Out(2982) <= \<const0>\;
  LOCKSTEP_Out(2983) <= \<const0>\;
  LOCKSTEP_Out(2984) <= \<const0>\;
  LOCKSTEP_Out(2985) <= \<const0>\;
  LOCKSTEP_Out(2986) <= \<const0>\;
  LOCKSTEP_Out(2987) <= \<const0>\;
  LOCKSTEP_Out(2988) <= \<const0>\;
  LOCKSTEP_Out(2989) <= \<const0>\;
  LOCKSTEP_Out(2990) <= \<const0>\;
  LOCKSTEP_Out(2991) <= \<const0>\;
  LOCKSTEP_Out(2992) <= \<const0>\;
  LOCKSTEP_Out(2993) <= \<const0>\;
  LOCKSTEP_Out(2994) <= \<const0>\;
  LOCKSTEP_Out(2995) <= \<const0>\;
  LOCKSTEP_Out(2996) <= \<const0>\;
  LOCKSTEP_Out(2997) <= \<const0>\;
  LOCKSTEP_Out(2998) <= \<const0>\;
  LOCKSTEP_Out(2999) <= \<const0>\;
  LOCKSTEP_Out(3000) <= \<const0>\;
  LOCKSTEP_Out(3001) <= \<const0>\;
  LOCKSTEP_Out(3002) <= \<const0>\;
  LOCKSTEP_Out(3003) <= \<const0>\;
  LOCKSTEP_Out(3004) <= \<const0>\;
  LOCKSTEP_Out(3005) <= \<const0>\;
  LOCKSTEP_Out(3006) <= \<const0>\;
  LOCKSTEP_Out(3007) <= \<const0>\;
  LOCKSTEP_Out(3008) <= \<const0>\;
  LOCKSTEP_Out(3009) <= \<const0>\;
  LOCKSTEP_Out(3010) <= \<const0>\;
  LOCKSTEP_Out(3011) <= \<const0>\;
  LOCKSTEP_Out(3012) <= \<const0>\;
  LOCKSTEP_Out(3013) <= \<const0>\;
  LOCKSTEP_Out(3014) <= \<const0>\;
  LOCKSTEP_Out(3015) <= \<const0>\;
  LOCKSTEP_Out(3016) <= \<const0>\;
  LOCKSTEP_Out(3017) <= \<const0>\;
  LOCKSTEP_Out(3018) <= \<const0>\;
  LOCKSTEP_Out(3019) <= \<const0>\;
  LOCKSTEP_Out(3020) <= \<const0>\;
  LOCKSTEP_Out(3021) <= \<const0>\;
  LOCKSTEP_Out(3022) <= \<const0>\;
  LOCKSTEP_Out(3023) <= \<const0>\;
  LOCKSTEP_Out(3024) <= \<const0>\;
  LOCKSTEP_Out(3025) <= \<const0>\;
  LOCKSTEP_Out(3026) <= \<const0>\;
  LOCKSTEP_Out(3027) <= \<const0>\;
  LOCKSTEP_Out(3028) <= \<const0>\;
  LOCKSTEP_Out(3029) <= \<const0>\;
  LOCKSTEP_Out(3030) <= \<const0>\;
  LOCKSTEP_Out(3031) <= \<const0>\;
  LOCKSTEP_Out(3032) <= \<const0>\;
  LOCKSTEP_Out(3033) <= \<const0>\;
  LOCKSTEP_Out(3034) <= \<const0>\;
  LOCKSTEP_Out(3035) <= \<const0>\;
  LOCKSTEP_Out(3036) <= \<const0>\;
  LOCKSTEP_Out(3037) <= \<const0>\;
  LOCKSTEP_Out(3038) <= \<const0>\;
  LOCKSTEP_Out(3039) <= \<const0>\;
  LOCKSTEP_Out(3040) <= \<const0>\;
  LOCKSTEP_Out(3041) <= \<const0>\;
  LOCKSTEP_Out(3042) <= \<const0>\;
  LOCKSTEP_Out(3043) <= \<const0>\;
  LOCKSTEP_Out(3044) <= \<const0>\;
  LOCKSTEP_Out(3045) <= \<const0>\;
  LOCKSTEP_Out(3046) <= \<const0>\;
  LOCKSTEP_Out(3047) <= \<const0>\;
  LOCKSTEP_Out(3048) <= \<const0>\;
  LOCKSTEP_Out(3049) <= \<const0>\;
  LOCKSTEP_Out(3050) <= \<const0>\;
  LOCKSTEP_Out(3051) <= \<const0>\;
  LOCKSTEP_Out(3052) <= \<const0>\;
  LOCKSTEP_Out(3053) <= \<const0>\;
  LOCKSTEP_Out(3054) <= \<const0>\;
  LOCKSTEP_Out(3055) <= \<const0>\;
  LOCKSTEP_Out(3056) <= \<const0>\;
  LOCKSTEP_Out(3057) <= \<const0>\;
  LOCKSTEP_Out(3058) <= \<const0>\;
  LOCKSTEP_Out(3059) <= \<const0>\;
  LOCKSTEP_Out(3060) <= \<const0>\;
  LOCKSTEP_Out(3061) <= \<const0>\;
  LOCKSTEP_Out(3062) <= \<const0>\;
  LOCKSTEP_Out(3063) <= \<const0>\;
  LOCKSTEP_Out(3064) <= \<const0>\;
  LOCKSTEP_Out(3065) <= \<const0>\;
  LOCKSTEP_Out(3066) <= \<const0>\;
  LOCKSTEP_Out(3067) <= \<const0>\;
  LOCKSTEP_Out(3068) <= \<const0>\;
  LOCKSTEP_Out(3069) <= \<const0>\;
  LOCKSTEP_Out(3070) <= \<const0>\;
  LOCKSTEP_Out(3071) <= \<const0>\;
  LOCKSTEP_Out(3072) <= \<const0>\;
  LOCKSTEP_Out(3073) <= \<const0>\;
  LOCKSTEP_Out(3074) <= \<const0>\;
  LOCKSTEP_Out(3075) <= \<const0>\;
  LOCKSTEP_Out(3076) <= \<const0>\;
  LOCKSTEP_Out(3077) <= \<const0>\;
  LOCKSTEP_Out(3078) <= \<const0>\;
  LOCKSTEP_Out(3079) <= \<const0>\;
  LOCKSTEP_Out(3080) <= \<const0>\;
  LOCKSTEP_Out(3081) <= \<const0>\;
  LOCKSTEP_Out(3082) <= \<const0>\;
  LOCKSTEP_Out(3083) <= \<const0>\;
  LOCKSTEP_Out(3084) <= \<const0>\;
  LOCKSTEP_Out(3085) <= \<const0>\;
  LOCKSTEP_Out(3086) <= \<const0>\;
  LOCKSTEP_Out(3087) <= \<const0>\;
  LOCKSTEP_Out(3088) <= \<const0>\;
  LOCKSTEP_Out(3089) <= \<const0>\;
  LOCKSTEP_Out(3090) <= \<const0>\;
  LOCKSTEP_Out(3091) <= \<const0>\;
  LOCKSTEP_Out(3092) <= \<const0>\;
  LOCKSTEP_Out(3093) <= \<const0>\;
  LOCKSTEP_Out(3094) <= \<const0>\;
  LOCKSTEP_Out(3095) <= \<const0>\;
  LOCKSTEP_Out(3096) <= \<const0>\;
  LOCKSTEP_Out(3097) <= \<const0>\;
  LOCKSTEP_Out(3098) <= \<const0>\;
  LOCKSTEP_Out(3099) <= \<const0>\;
  LOCKSTEP_Out(3100) <= \<const0>\;
  LOCKSTEP_Out(3101) <= \<const0>\;
  LOCKSTEP_Out(3102) <= \<const0>\;
  LOCKSTEP_Out(3103) <= \<const0>\;
  LOCKSTEP_Out(3104) <= \<const0>\;
  LOCKSTEP_Out(3105) <= \<const0>\;
  LOCKSTEP_Out(3106) <= \<const0>\;
  LOCKSTEP_Out(3107) <= \<const0>\;
  LOCKSTEP_Out(3108) <= \<const0>\;
  LOCKSTEP_Out(3109) <= \<const0>\;
  LOCKSTEP_Out(3110) <= \<const0>\;
  LOCKSTEP_Out(3111) <= \<const0>\;
  LOCKSTEP_Out(3112) <= \<const0>\;
  LOCKSTEP_Out(3113) <= \<const0>\;
  LOCKSTEP_Out(3114) <= \<const0>\;
  LOCKSTEP_Out(3115) <= \<const0>\;
  LOCKSTEP_Out(3116) <= \<const0>\;
  LOCKSTEP_Out(3117) <= \<const0>\;
  LOCKSTEP_Out(3118) <= \<const0>\;
  LOCKSTEP_Out(3119) <= \<const0>\;
  LOCKSTEP_Out(3120) <= \<const0>\;
  LOCKSTEP_Out(3121) <= \<const0>\;
  LOCKSTEP_Out(3122) <= \<const0>\;
  LOCKSTEP_Out(3123) <= \<const0>\;
  LOCKSTEP_Out(3124) <= \<const0>\;
  LOCKSTEP_Out(3125) <= \<const0>\;
  LOCKSTEP_Out(3126) <= \<const0>\;
  LOCKSTEP_Out(3127) <= \<const0>\;
  LOCKSTEP_Out(3128) <= \<const0>\;
  LOCKSTEP_Out(3129) <= \<const0>\;
  LOCKSTEP_Out(3130) <= \<const0>\;
  LOCKSTEP_Out(3131) <= \<const0>\;
  LOCKSTEP_Out(3132) <= \<const0>\;
  LOCKSTEP_Out(3133) <= \<const0>\;
  LOCKSTEP_Out(3134) <= \<const0>\;
  LOCKSTEP_Out(3135) <= \<const0>\;
  LOCKSTEP_Out(3136) <= \<const0>\;
  LOCKSTEP_Out(3137) <= \<const0>\;
  LOCKSTEP_Out(3138) <= \<const0>\;
  LOCKSTEP_Out(3139) <= \<const0>\;
  LOCKSTEP_Out(3140) <= \<const0>\;
  LOCKSTEP_Out(3141) <= \<const0>\;
  LOCKSTEP_Out(3142) <= \<const0>\;
  LOCKSTEP_Out(3143) <= \<const0>\;
  LOCKSTEP_Out(3144) <= \<const0>\;
  LOCKSTEP_Out(3145) <= \<const0>\;
  LOCKSTEP_Out(3146) <= \<const0>\;
  LOCKSTEP_Out(3147) <= \<const0>\;
  LOCKSTEP_Out(3148) <= \<const0>\;
  LOCKSTEP_Out(3149) <= \<const0>\;
  LOCKSTEP_Out(3150) <= \<const0>\;
  LOCKSTEP_Out(3151) <= \<const0>\;
  LOCKSTEP_Out(3152) <= \<const0>\;
  LOCKSTEP_Out(3153) <= \<const0>\;
  LOCKSTEP_Out(3154) <= \<const0>\;
  LOCKSTEP_Out(3155) <= \<const0>\;
  LOCKSTEP_Out(3156) <= \<const0>\;
  LOCKSTEP_Out(3157) <= \<const0>\;
  LOCKSTEP_Out(3158) <= \<const0>\;
  LOCKSTEP_Out(3159) <= \<const0>\;
  LOCKSTEP_Out(3160) <= \<const0>\;
  LOCKSTEP_Out(3161) <= \<const0>\;
  LOCKSTEP_Out(3162) <= \<const0>\;
  LOCKSTEP_Out(3163) <= \<const0>\;
  LOCKSTEP_Out(3164) <= \<const0>\;
  LOCKSTEP_Out(3165) <= \<const0>\;
  LOCKSTEP_Out(3166) <= \<const0>\;
  LOCKSTEP_Out(3167) <= \<const0>\;
  LOCKSTEP_Out(3168) <= \<const0>\;
  LOCKSTEP_Out(3169) <= \<const0>\;
  LOCKSTEP_Out(3170) <= \<const0>\;
  LOCKSTEP_Out(3171) <= \<const0>\;
  LOCKSTEP_Out(3172) <= \<const0>\;
  LOCKSTEP_Out(3173) <= \<const0>\;
  LOCKSTEP_Out(3174) <= \<const0>\;
  LOCKSTEP_Out(3175) <= \<const0>\;
  LOCKSTEP_Out(3176) <= \<const0>\;
  LOCKSTEP_Out(3177) <= \<const0>\;
  LOCKSTEP_Out(3178) <= \<const0>\;
  LOCKSTEP_Out(3179) <= \<const0>\;
  LOCKSTEP_Out(3180) <= \<const0>\;
  LOCKSTEP_Out(3181) <= \<const0>\;
  LOCKSTEP_Out(3182) <= \<const0>\;
  LOCKSTEP_Out(3183) <= \<const0>\;
  LOCKSTEP_Out(3184) <= \<const0>\;
  LOCKSTEP_Out(3185) <= \<const0>\;
  LOCKSTEP_Out(3186) <= \<const0>\;
  LOCKSTEP_Out(3187) <= \<const0>\;
  LOCKSTEP_Out(3188) <= \<const0>\;
  LOCKSTEP_Out(3189) <= \<const0>\;
  LOCKSTEP_Out(3190) <= \<const0>\;
  LOCKSTEP_Out(3191) <= \<const0>\;
  LOCKSTEP_Out(3192) <= \<const0>\;
  LOCKSTEP_Out(3193) <= \<const0>\;
  LOCKSTEP_Out(3194) <= \<const0>\;
  LOCKSTEP_Out(3195) <= \<const0>\;
  LOCKSTEP_Out(3196) <= \<const0>\;
  LOCKSTEP_Out(3197) <= \<const0>\;
  LOCKSTEP_Out(3198) <= \<const0>\;
  LOCKSTEP_Out(3199) <= \<const0>\;
  LOCKSTEP_Out(3200) <= \<const0>\;
  LOCKSTEP_Out(3201) <= \<const0>\;
  LOCKSTEP_Out(3202) <= \<const0>\;
  LOCKSTEP_Out(3203) <= \<const0>\;
  LOCKSTEP_Out(3204) <= \<const0>\;
  LOCKSTEP_Out(3205) <= \<const0>\;
  LOCKSTEP_Out(3206) <= \<const0>\;
  LOCKSTEP_Out(3207) <= \<const0>\;
  LOCKSTEP_Out(3208) <= \<const0>\;
  LOCKSTEP_Out(3209) <= \<const0>\;
  LOCKSTEP_Out(3210) <= \<const0>\;
  LOCKSTEP_Out(3211) <= \<const0>\;
  LOCKSTEP_Out(3212) <= \<const0>\;
  LOCKSTEP_Out(3213) <= \<const0>\;
  LOCKSTEP_Out(3214) <= \<const0>\;
  LOCKSTEP_Out(3215) <= \<const0>\;
  LOCKSTEP_Out(3216) <= \<const0>\;
  LOCKSTEP_Out(3217) <= \<const0>\;
  LOCKSTEP_Out(3218) <= \<const0>\;
  LOCKSTEP_Out(3219) <= \<const0>\;
  LOCKSTEP_Out(3220) <= \<const0>\;
  LOCKSTEP_Out(3221) <= \<const0>\;
  LOCKSTEP_Out(3222) <= \<const0>\;
  LOCKSTEP_Out(3223) <= \<const0>\;
  LOCKSTEP_Out(3224) <= \<const0>\;
  LOCKSTEP_Out(3225) <= \<const0>\;
  LOCKSTEP_Out(3226) <= \<const0>\;
  LOCKSTEP_Out(3227) <= \<const0>\;
  LOCKSTEP_Out(3228) <= \<const0>\;
  LOCKSTEP_Out(3229) <= \<const0>\;
  LOCKSTEP_Out(3230) <= \<const0>\;
  LOCKSTEP_Out(3231) <= \<const0>\;
  LOCKSTEP_Out(3232) <= \<const0>\;
  LOCKSTEP_Out(3233) <= \<const0>\;
  LOCKSTEP_Out(3234) <= \<const0>\;
  LOCKSTEP_Out(3235) <= \<const0>\;
  LOCKSTEP_Out(3236) <= \<const0>\;
  LOCKSTEP_Out(3237) <= \<const0>\;
  LOCKSTEP_Out(3238) <= \<const0>\;
  LOCKSTEP_Out(3239) <= \<const0>\;
  LOCKSTEP_Out(3240) <= \<const0>\;
  LOCKSTEP_Out(3241) <= \<const0>\;
  LOCKSTEP_Out(3242) <= \<const0>\;
  LOCKSTEP_Out(3243) <= \<const0>\;
  LOCKSTEP_Out(3244) <= \<const0>\;
  LOCKSTEP_Out(3245) <= \<const0>\;
  LOCKSTEP_Out(3246) <= \<const0>\;
  LOCKSTEP_Out(3247) <= \<const0>\;
  LOCKSTEP_Out(3248) <= \<const0>\;
  LOCKSTEP_Out(3249) <= \<const0>\;
  LOCKSTEP_Out(3250) <= \<const0>\;
  LOCKSTEP_Out(3251) <= \<const0>\;
  LOCKSTEP_Out(3252) <= \<const0>\;
  LOCKSTEP_Out(3253) <= \<const0>\;
  LOCKSTEP_Out(3254) <= \<const0>\;
  LOCKSTEP_Out(3255) <= \<const0>\;
  LOCKSTEP_Out(3256) <= \<const0>\;
  LOCKSTEP_Out(3257) <= \<const0>\;
  LOCKSTEP_Out(3258) <= \<const0>\;
  LOCKSTEP_Out(3259) <= \<const0>\;
  LOCKSTEP_Out(3260) <= \<const0>\;
  LOCKSTEP_Out(3261) <= \<const0>\;
  LOCKSTEP_Out(3262) <= \<const0>\;
  LOCKSTEP_Out(3263) <= \<const0>\;
  LOCKSTEP_Out(3264) <= \<const0>\;
  LOCKSTEP_Out(3265) <= \<const0>\;
  LOCKSTEP_Out(3266) <= \<const0>\;
  LOCKSTEP_Out(3267) <= \<const0>\;
  LOCKSTEP_Out(3268) <= \<const0>\;
  LOCKSTEP_Out(3269) <= \<const0>\;
  LOCKSTEP_Out(3270) <= \<const0>\;
  LOCKSTEP_Out(3271) <= \<const0>\;
  LOCKSTEP_Out(3272) <= \<const0>\;
  LOCKSTEP_Out(3273) <= \<const0>\;
  LOCKSTEP_Out(3274) <= \<const0>\;
  LOCKSTEP_Out(3275) <= \<const0>\;
  LOCKSTEP_Out(3276) <= \<const0>\;
  LOCKSTEP_Out(3277) <= \<const0>\;
  LOCKSTEP_Out(3278) <= \<const0>\;
  LOCKSTEP_Out(3279) <= \<const0>\;
  LOCKSTEP_Out(3280) <= \<const0>\;
  LOCKSTEP_Out(3281) <= \<const0>\;
  LOCKSTEP_Out(3282) <= \<const0>\;
  LOCKSTEP_Out(3283) <= \<const0>\;
  LOCKSTEP_Out(3284) <= \<const0>\;
  LOCKSTEP_Out(3285) <= \<const0>\;
  LOCKSTEP_Out(3286) <= \<const0>\;
  LOCKSTEP_Out(3287) <= \<const0>\;
  LOCKSTEP_Out(3288) <= \<const0>\;
  LOCKSTEP_Out(3289) <= \<const0>\;
  LOCKSTEP_Out(3290) <= \<const0>\;
  LOCKSTEP_Out(3291) <= \<const0>\;
  LOCKSTEP_Out(3292) <= \<const0>\;
  LOCKSTEP_Out(3293) <= \<const0>\;
  LOCKSTEP_Out(3294) <= \<const0>\;
  LOCKSTEP_Out(3295) <= \<const0>\;
  LOCKSTEP_Out(3296) <= \<const0>\;
  LOCKSTEP_Out(3297) <= \<const0>\;
  LOCKSTEP_Out(3298) <= \<const0>\;
  LOCKSTEP_Out(3299) <= \<const0>\;
  LOCKSTEP_Out(3300) <= \<const0>\;
  LOCKSTEP_Out(3301) <= \<const0>\;
  LOCKSTEP_Out(3302) <= \<const0>\;
  LOCKSTEP_Out(3303) <= \<const0>\;
  LOCKSTEP_Out(3304) <= \<const0>\;
  LOCKSTEP_Out(3305) <= \<const0>\;
  LOCKSTEP_Out(3306) <= \<const0>\;
  LOCKSTEP_Out(3307) <= \<const0>\;
  LOCKSTEP_Out(3308) <= \<const0>\;
  LOCKSTEP_Out(3309) <= \<const0>\;
  LOCKSTEP_Out(3310) <= \<const0>\;
  LOCKSTEP_Out(3311) <= \<const0>\;
  LOCKSTEP_Out(3312) <= \<const0>\;
  LOCKSTEP_Out(3313) <= \<const0>\;
  LOCKSTEP_Out(3314) <= \<const0>\;
  LOCKSTEP_Out(3315) <= \<const0>\;
  LOCKSTEP_Out(3316) <= \<const0>\;
  LOCKSTEP_Out(3317) <= \<const0>\;
  LOCKSTEP_Out(3318) <= \<const0>\;
  LOCKSTEP_Out(3319) <= \<const0>\;
  LOCKSTEP_Out(3320) <= \<const0>\;
  LOCKSTEP_Out(3321) <= \<const0>\;
  LOCKSTEP_Out(3322) <= \<const0>\;
  LOCKSTEP_Out(3323) <= \<const0>\;
  LOCKSTEP_Out(3324) <= \<const0>\;
  LOCKSTEP_Out(3325) <= \<const0>\;
  LOCKSTEP_Out(3326) <= \<const0>\;
  LOCKSTEP_Out(3327) <= \<const0>\;
  LOCKSTEP_Out(3328) <= \<const0>\;
  LOCKSTEP_Out(3329) <= \<const0>\;
  LOCKSTEP_Out(3330) <= \<const0>\;
  LOCKSTEP_Out(3331) <= \<const0>\;
  LOCKSTEP_Out(3332) <= \<const0>\;
  LOCKSTEP_Out(3333) <= \<const0>\;
  LOCKSTEP_Out(3334) <= \<const0>\;
  LOCKSTEP_Out(3335) <= \<const0>\;
  LOCKSTEP_Out(3336) <= \<const0>\;
  LOCKSTEP_Out(3337) <= \<const0>\;
  LOCKSTEP_Out(3338) <= \<const0>\;
  LOCKSTEP_Out(3339) <= \<const0>\;
  LOCKSTEP_Out(3340) <= \<const0>\;
  LOCKSTEP_Out(3341) <= \<const0>\;
  LOCKSTEP_Out(3342) <= \<const0>\;
  LOCKSTEP_Out(3343) <= \<const0>\;
  LOCKSTEP_Out(3344) <= \<const0>\;
  LOCKSTEP_Out(3345) <= \<const0>\;
  LOCKSTEP_Out(3346) <= \<const0>\;
  LOCKSTEP_Out(3347) <= \<const0>\;
  LOCKSTEP_Out(3348) <= \<const0>\;
  LOCKSTEP_Out(3349) <= \<const0>\;
  LOCKSTEP_Out(3350) <= \<const0>\;
  LOCKSTEP_Out(3351) <= \<const0>\;
  LOCKSTEP_Out(3352) <= \<const0>\;
  LOCKSTEP_Out(3353) <= \<const0>\;
  LOCKSTEP_Out(3354) <= \<const0>\;
  LOCKSTEP_Out(3355) <= \<const0>\;
  LOCKSTEP_Out(3356) <= \<const0>\;
  LOCKSTEP_Out(3357) <= \<const0>\;
  LOCKSTEP_Out(3358) <= \<const0>\;
  LOCKSTEP_Out(3359) <= \<const0>\;
  LOCKSTEP_Out(3360) <= \<const0>\;
  LOCKSTEP_Out(3361) <= \<const0>\;
  LOCKSTEP_Out(3362) <= \<const0>\;
  LOCKSTEP_Out(3363) <= \<const0>\;
  LOCKSTEP_Out(3364) <= \<const0>\;
  LOCKSTEP_Out(3365) <= \<const0>\;
  LOCKSTEP_Out(3366) <= \<const0>\;
  LOCKSTEP_Out(3367) <= \<const0>\;
  LOCKSTEP_Out(3368) <= \<const0>\;
  LOCKSTEP_Out(3369) <= \<const0>\;
  LOCKSTEP_Out(3370) <= \<const0>\;
  LOCKSTEP_Out(3371) <= \<const0>\;
  LOCKSTEP_Out(3372) <= \<const0>\;
  LOCKSTEP_Out(3373) <= \<const0>\;
  LOCKSTEP_Out(3374) <= \<const0>\;
  LOCKSTEP_Out(3375) <= \<const0>\;
  LOCKSTEP_Out(3376) <= \<const0>\;
  LOCKSTEP_Out(3377) <= \<const0>\;
  LOCKSTEP_Out(3378) <= \<const0>\;
  LOCKSTEP_Out(3379) <= \<const0>\;
  LOCKSTEP_Out(3380) <= \<const0>\;
  LOCKSTEP_Out(3381) <= \<const0>\;
  LOCKSTEP_Out(3382) <= \<const0>\;
  LOCKSTEP_Out(3383) <= \<const0>\;
  LOCKSTEP_Out(3384) <= \<const0>\;
  LOCKSTEP_Out(3385) <= \<const0>\;
  LOCKSTEP_Out(3386) <= \<const0>\;
  LOCKSTEP_Out(3387) <= \<const0>\;
  LOCKSTEP_Out(3388) <= \<const0>\;
  LOCKSTEP_Out(3389) <= \<const0>\;
  LOCKSTEP_Out(3390) <= \<const0>\;
  LOCKSTEP_Out(3391) <= \<const0>\;
  LOCKSTEP_Out(3392) <= \<const0>\;
  LOCKSTEP_Out(3393) <= \<const0>\;
  LOCKSTEP_Out(3394) <= \<const0>\;
  LOCKSTEP_Out(3395) <= \<const0>\;
  LOCKSTEP_Out(3396) <= \<const0>\;
  LOCKSTEP_Out(3397) <= \<const0>\;
  LOCKSTEP_Out(3398) <= \<const0>\;
  LOCKSTEP_Out(3399) <= \<const0>\;
  LOCKSTEP_Out(3400) <= \<const0>\;
  LOCKSTEP_Out(3401) <= \<const0>\;
  LOCKSTEP_Out(3402) <= \<const0>\;
  LOCKSTEP_Out(3403) <= \<const0>\;
  LOCKSTEP_Out(3404) <= \<const0>\;
  LOCKSTEP_Out(3405) <= \<const0>\;
  LOCKSTEP_Out(3406) <= \<const0>\;
  LOCKSTEP_Out(3407) <= \<const0>\;
  LOCKSTEP_Out(3408) <= \<const0>\;
  LOCKSTEP_Out(3409) <= \<const0>\;
  LOCKSTEP_Out(3410) <= \<const0>\;
  LOCKSTEP_Out(3411) <= \<const0>\;
  LOCKSTEP_Out(3412) <= \<const0>\;
  LOCKSTEP_Out(3413) <= \<const0>\;
  LOCKSTEP_Out(3414) <= \<const0>\;
  LOCKSTEP_Out(3415) <= \<const0>\;
  LOCKSTEP_Out(3416) <= \<const0>\;
  LOCKSTEP_Out(3417) <= \<const0>\;
  LOCKSTEP_Out(3418) <= \<const0>\;
  LOCKSTEP_Out(3419) <= \<const0>\;
  LOCKSTEP_Out(3420) <= \<const0>\;
  LOCKSTEP_Out(3421) <= \<const0>\;
  LOCKSTEP_Out(3422) <= \<const0>\;
  LOCKSTEP_Out(3423) <= \<const0>\;
  LOCKSTEP_Out(3424) <= \<const0>\;
  LOCKSTEP_Out(3425) <= \<const0>\;
  LOCKSTEP_Out(3426) <= \<const0>\;
  LOCKSTEP_Out(3427) <= \<const0>\;
  LOCKSTEP_Out(3428) <= \<const0>\;
  LOCKSTEP_Out(3429) <= \<const0>\;
  LOCKSTEP_Out(3430) <= \<const0>\;
  LOCKSTEP_Out(3431) <= \<const0>\;
  LOCKSTEP_Out(3432) <= \<const0>\;
  LOCKSTEP_Out(3433) <= \<const0>\;
  LOCKSTEP_Out(3434) <= \<const0>\;
  LOCKSTEP_Out(3435) <= \<const0>\;
  LOCKSTEP_Out(3436) <= \<const0>\;
  LOCKSTEP_Out(3437) <= \<const0>\;
  LOCKSTEP_Out(3438) <= \<const0>\;
  LOCKSTEP_Out(3439) <= \<const0>\;
  LOCKSTEP_Out(3440) <= \<const0>\;
  LOCKSTEP_Out(3441) <= \<const0>\;
  LOCKSTEP_Out(3442) <= \<const0>\;
  LOCKSTEP_Out(3443) <= \<const0>\;
  LOCKSTEP_Out(3444) <= \<const0>\;
  LOCKSTEP_Out(3445) <= \<const0>\;
  LOCKSTEP_Out(3446) <= \<const0>\;
  LOCKSTEP_Out(3447) <= \<const0>\;
  LOCKSTEP_Out(3448) <= \<const0>\;
  LOCKSTEP_Out(3449) <= \<const0>\;
  LOCKSTEP_Out(3450) <= \<const0>\;
  LOCKSTEP_Out(3451) <= \<const0>\;
  LOCKSTEP_Out(3452) <= \<const0>\;
  LOCKSTEP_Out(3453) <= \<const0>\;
  LOCKSTEP_Out(3454) <= \<const0>\;
  LOCKSTEP_Out(3455) <= \<const0>\;
  LOCKSTEP_Out(3456) <= \<const0>\;
  LOCKSTEP_Out(3457) <= \<const0>\;
  LOCKSTEP_Out(3458) <= \<const0>\;
  LOCKSTEP_Out(3459) <= \<const0>\;
  LOCKSTEP_Out(3460) <= \<const0>\;
  LOCKSTEP_Out(3461) <= \<const0>\;
  LOCKSTEP_Out(3462) <= \<const0>\;
  LOCKSTEP_Out(3463) <= \<const0>\;
  LOCKSTEP_Out(3464) <= \<const0>\;
  LOCKSTEP_Out(3465) <= \<const0>\;
  LOCKSTEP_Out(3466) <= \<const0>\;
  LOCKSTEP_Out(3467) <= \<const0>\;
  LOCKSTEP_Out(3468) <= \<const0>\;
  LOCKSTEP_Out(3469) <= \<const0>\;
  LOCKSTEP_Out(3470) <= \<const0>\;
  LOCKSTEP_Out(3471) <= \<const0>\;
  LOCKSTEP_Out(3472) <= \<const0>\;
  LOCKSTEP_Out(3473) <= \<const0>\;
  LOCKSTEP_Out(3474) <= \<const0>\;
  LOCKSTEP_Out(3475) <= \<const0>\;
  LOCKSTEP_Out(3476) <= \<const0>\;
  LOCKSTEP_Out(3477) <= \<const0>\;
  LOCKSTEP_Out(3478) <= \<const0>\;
  LOCKSTEP_Out(3479) <= \<const0>\;
  LOCKSTEP_Out(3480) <= \<const0>\;
  LOCKSTEP_Out(3481) <= \<const0>\;
  LOCKSTEP_Out(3482) <= \<const0>\;
  LOCKSTEP_Out(3483) <= \<const0>\;
  LOCKSTEP_Out(3484) <= \<const0>\;
  LOCKSTEP_Out(3485) <= \<const0>\;
  LOCKSTEP_Out(3486) <= \<const0>\;
  LOCKSTEP_Out(3487) <= \<const0>\;
  LOCKSTEP_Out(3488) <= \<const0>\;
  LOCKSTEP_Out(3489) <= \<const0>\;
  LOCKSTEP_Out(3490) <= \<const0>\;
  LOCKSTEP_Out(3491) <= \<const0>\;
  LOCKSTEP_Out(3492) <= \<const0>\;
  LOCKSTEP_Out(3493) <= \<const0>\;
  LOCKSTEP_Out(3494) <= \<const0>\;
  LOCKSTEP_Out(3495) <= \<const0>\;
  LOCKSTEP_Out(3496) <= \<const0>\;
  LOCKSTEP_Out(3497) <= \<const0>\;
  LOCKSTEP_Out(3498) <= \<const0>\;
  LOCKSTEP_Out(3499) <= \<const0>\;
  LOCKSTEP_Out(3500) <= \<const0>\;
  LOCKSTEP_Out(3501) <= \<const0>\;
  LOCKSTEP_Out(3502) <= \<const0>\;
  LOCKSTEP_Out(3503) <= \<const0>\;
  LOCKSTEP_Out(3504) <= \<const0>\;
  LOCKSTEP_Out(3505) <= \<const0>\;
  LOCKSTEP_Out(3506) <= \<const0>\;
  LOCKSTEP_Out(3507) <= \<const0>\;
  LOCKSTEP_Out(3508) <= \<const0>\;
  LOCKSTEP_Out(3509) <= \<const0>\;
  LOCKSTEP_Out(3510) <= \<const0>\;
  LOCKSTEP_Out(3511) <= \<const0>\;
  LOCKSTEP_Out(3512) <= \<const0>\;
  LOCKSTEP_Out(3513) <= \<const0>\;
  LOCKSTEP_Out(3514) <= \<const0>\;
  LOCKSTEP_Out(3515) <= \<const0>\;
  LOCKSTEP_Out(3516) <= \<const0>\;
  LOCKSTEP_Out(3517) <= \<const0>\;
  LOCKSTEP_Out(3518) <= \<const0>\;
  LOCKSTEP_Out(3519) <= \<const0>\;
  LOCKSTEP_Out(3520) <= \<const0>\;
  LOCKSTEP_Out(3521) <= \<const0>\;
  LOCKSTEP_Out(3522) <= \<const0>\;
  LOCKSTEP_Out(3523) <= \<const0>\;
  LOCKSTEP_Out(3524) <= \<const0>\;
  LOCKSTEP_Out(3525) <= \<const0>\;
  LOCKSTEP_Out(3526) <= \<const0>\;
  LOCKSTEP_Out(3527) <= \<const0>\;
  LOCKSTEP_Out(3528) <= \<const0>\;
  LOCKSTEP_Out(3529) <= \<const0>\;
  LOCKSTEP_Out(3530) <= \<const0>\;
  LOCKSTEP_Out(3531) <= \<const0>\;
  LOCKSTEP_Out(3532) <= \<const0>\;
  LOCKSTEP_Out(3533) <= \<const0>\;
  LOCKSTEP_Out(3534) <= \<const0>\;
  LOCKSTEP_Out(3535) <= \<const0>\;
  LOCKSTEP_Out(3536) <= \<const0>\;
  LOCKSTEP_Out(3537) <= \<const0>\;
  LOCKSTEP_Out(3538) <= \<const0>\;
  LOCKSTEP_Out(3539) <= \<const0>\;
  LOCKSTEP_Out(3540) <= \<const0>\;
  LOCKSTEP_Out(3541) <= \<const0>\;
  LOCKSTEP_Out(3542) <= \<const0>\;
  LOCKSTEP_Out(3543) <= \<const0>\;
  LOCKSTEP_Out(3544) <= \<const0>\;
  LOCKSTEP_Out(3545) <= \<const0>\;
  LOCKSTEP_Out(3546) <= \<const0>\;
  LOCKSTEP_Out(3547) <= \<const0>\;
  LOCKSTEP_Out(3548) <= \<const0>\;
  LOCKSTEP_Out(3549) <= \<const0>\;
  LOCKSTEP_Out(3550) <= \<const0>\;
  LOCKSTEP_Out(3551) <= \<const0>\;
  LOCKSTEP_Out(3552) <= \<const0>\;
  LOCKSTEP_Out(3553) <= \<const0>\;
  LOCKSTEP_Out(3554) <= \<const0>\;
  LOCKSTEP_Out(3555) <= \<const0>\;
  LOCKSTEP_Out(3556) <= \<const0>\;
  LOCKSTEP_Out(3557) <= \<const0>\;
  LOCKSTEP_Out(3558) <= \<const0>\;
  LOCKSTEP_Out(3559) <= \<const0>\;
  LOCKSTEP_Out(3560) <= \<const0>\;
  LOCKSTEP_Out(3561) <= \<const0>\;
  LOCKSTEP_Out(3562) <= \<const0>\;
  LOCKSTEP_Out(3563) <= \<const0>\;
  LOCKSTEP_Out(3564) <= \<const0>\;
  LOCKSTEP_Out(3565) <= \<const0>\;
  LOCKSTEP_Out(3566) <= \<const0>\;
  LOCKSTEP_Out(3567) <= \<const0>\;
  LOCKSTEP_Out(3568) <= \<const0>\;
  LOCKSTEP_Out(3569) <= \<const0>\;
  LOCKSTEP_Out(3570) <= \<const0>\;
  LOCKSTEP_Out(3571) <= \<const0>\;
  LOCKSTEP_Out(3572) <= \<const0>\;
  LOCKSTEP_Out(3573) <= \<const0>\;
  LOCKSTEP_Out(3574) <= \<const0>\;
  LOCKSTEP_Out(3575) <= \<const0>\;
  LOCKSTEP_Out(3576) <= \<const0>\;
  LOCKSTEP_Out(3577) <= \<const0>\;
  LOCKSTEP_Out(3578) <= \<const0>\;
  LOCKSTEP_Out(3579) <= \<const0>\;
  LOCKSTEP_Out(3580) <= \<const0>\;
  LOCKSTEP_Out(3581) <= \<const0>\;
  LOCKSTEP_Out(3582) <= \<const0>\;
  LOCKSTEP_Out(3583) <= \<const0>\;
  LOCKSTEP_Out(3584) <= \<const0>\;
  LOCKSTEP_Out(3585) <= \<const0>\;
  LOCKSTEP_Out(3586) <= \<const0>\;
  LOCKSTEP_Out(3587) <= \<const0>\;
  LOCKSTEP_Out(3588) <= \<const0>\;
  LOCKSTEP_Out(3589) <= \<const0>\;
  LOCKSTEP_Out(3590) <= \<const0>\;
  LOCKSTEP_Out(3591) <= \<const0>\;
  LOCKSTEP_Out(3592) <= \<const0>\;
  LOCKSTEP_Out(3593) <= \<const0>\;
  LOCKSTEP_Out(3594) <= \<const0>\;
  LOCKSTEP_Out(3595) <= \<const0>\;
  LOCKSTEP_Out(3596) <= \<const0>\;
  LOCKSTEP_Out(3597) <= \<const0>\;
  LOCKSTEP_Out(3598) <= \<const0>\;
  LOCKSTEP_Out(3599) <= \<const0>\;
  LOCKSTEP_Out(3600) <= \<const0>\;
  LOCKSTEP_Out(3601) <= \<const0>\;
  LOCKSTEP_Out(3602) <= \<const0>\;
  LOCKSTEP_Out(3603) <= \<const0>\;
  LOCKSTEP_Out(3604) <= \<const0>\;
  LOCKSTEP_Out(3605) <= \<const0>\;
  LOCKSTEP_Out(3606) <= \<const0>\;
  LOCKSTEP_Out(3607) <= \<const0>\;
  LOCKSTEP_Out(3608) <= \<const0>\;
  LOCKSTEP_Out(3609) <= \<const0>\;
  LOCKSTEP_Out(3610) <= \<const0>\;
  LOCKSTEP_Out(3611) <= \<const0>\;
  LOCKSTEP_Out(3612) <= \<const0>\;
  LOCKSTEP_Out(3613) <= \<const0>\;
  LOCKSTEP_Out(3614) <= \<const0>\;
  LOCKSTEP_Out(3615) <= \<const0>\;
  LOCKSTEP_Out(3616) <= \<const0>\;
  LOCKSTEP_Out(3617) <= \<const0>\;
  LOCKSTEP_Out(3618) <= \<const0>\;
  LOCKSTEP_Out(3619) <= \<const0>\;
  LOCKSTEP_Out(3620) <= \<const0>\;
  LOCKSTEP_Out(3621) <= \<const0>\;
  LOCKSTEP_Out(3622) <= \<const0>\;
  LOCKSTEP_Out(3623) <= \<const0>\;
  LOCKSTEP_Out(3624) <= \<const0>\;
  LOCKSTEP_Out(3625) <= \<const0>\;
  LOCKSTEP_Out(3626) <= \<const0>\;
  LOCKSTEP_Out(3627) <= \<const0>\;
  LOCKSTEP_Out(3628) <= \<const0>\;
  LOCKSTEP_Out(3629) <= \<const0>\;
  LOCKSTEP_Out(3630) <= \<const0>\;
  LOCKSTEP_Out(3631) <= \<const0>\;
  LOCKSTEP_Out(3632) <= \<const0>\;
  LOCKSTEP_Out(3633) <= \<const0>\;
  LOCKSTEP_Out(3634) <= \<const0>\;
  LOCKSTEP_Out(3635) <= \<const0>\;
  LOCKSTEP_Out(3636) <= \<const0>\;
  LOCKSTEP_Out(3637) <= \<const0>\;
  LOCKSTEP_Out(3638) <= \<const0>\;
  LOCKSTEP_Out(3639) <= \<const0>\;
  LOCKSTEP_Out(3640) <= \<const0>\;
  LOCKSTEP_Out(3641) <= \<const0>\;
  LOCKSTEP_Out(3642) <= \<const0>\;
  LOCKSTEP_Out(3643) <= \<const0>\;
  LOCKSTEP_Out(3644) <= \<const0>\;
  LOCKSTEP_Out(3645) <= \<const0>\;
  LOCKSTEP_Out(3646) <= \<const0>\;
  LOCKSTEP_Out(3647) <= \<const0>\;
  LOCKSTEP_Out(3648) <= \<const0>\;
  LOCKSTEP_Out(3649) <= \<const0>\;
  LOCKSTEP_Out(3650) <= \<const0>\;
  LOCKSTEP_Out(3651) <= \<const0>\;
  LOCKSTEP_Out(3652) <= \<const0>\;
  LOCKSTEP_Out(3653) <= \<const0>\;
  LOCKSTEP_Out(3654) <= \<const0>\;
  LOCKSTEP_Out(3655) <= \<const0>\;
  LOCKSTEP_Out(3656) <= \<const0>\;
  LOCKSTEP_Out(3657) <= \<const0>\;
  LOCKSTEP_Out(3658) <= \<const0>\;
  LOCKSTEP_Out(3659) <= \<const0>\;
  LOCKSTEP_Out(3660) <= \<const0>\;
  LOCKSTEP_Out(3661) <= \<const0>\;
  LOCKSTEP_Out(3662) <= \<const0>\;
  LOCKSTEP_Out(3663) <= \<const0>\;
  LOCKSTEP_Out(3664) <= \<const0>\;
  LOCKSTEP_Out(3665) <= \<const0>\;
  LOCKSTEP_Out(3666) <= \<const0>\;
  LOCKSTEP_Out(3667) <= \<const0>\;
  LOCKSTEP_Out(3668) <= \<const0>\;
  LOCKSTEP_Out(3669) <= \<const0>\;
  LOCKSTEP_Out(3670) <= \<const0>\;
  LOCKSTEP_Out(3671) <= \<const0>\;
  LOCKSTEP_Out(3672) <= \<const0>\;
  LOCKSTEP_Out(3673) <= \<const0>\;
  LOCKSTEP_Out(3674) <= \<const0>\;
  LOCKSTEP_Out(3675 to 3745) <= \^lockstep_out\(3675 to 3745);
  LOCKSTEP_Out(3746) <= \<const0>\;
  LOCKSTEP_Out(3747) <= \<const0>\;
  LOCKSTEP_Out(3748) <= \<const0>\;
  LOCKSTEP_Out(3749) <= \<const0>\;
  LOCKSTEP_Out(3750) <= \<const0>\;
  LOCKSTEP_Out(3751) <= \<const0>\;
  LOCKSTEP_Out(3752) <= \<const0>\;
  LOCKSTEP_Out(3753) <= \<const0>\;
  LOCKSTEP_Out(3754) <= \<const0>\;
  LOCKSTEP_Out(3755) <= \<const0>\;
  LOCKSTEP_Out(3756 to 3759) <= \^lockstep_out\(3756 to 3759);
  LOCKSTEP_Out(3760) <= \<const0>\;
  LOCKSTEP_Out(3761) <= \<const0>\;
  LOCKSTEP_Out(3762) <= \<const0>\;
  LOCKSTEP_Out(3763) <= \<const0>\;
  LOCKSTEP_Out(3764) <= \<const0>\;
  LOCKSTEP_Out(3765) <= \<const0>\;
  LOCKSTEP_Out(3766) <= \<const0>\;
  LOCKSTEP_Out(3767) <= \<const0>\;
  LOCKSTEP_Out(3768) <= \<const0>\;
  LOCKSTEP_Out(3769 to 3800) <= \^lockstep_out\(3769 to 3800);
  LOCKSTEP_Out(3801) <= \<const0>\;
  LOCKSTEP_Out(3802) <= \<const0>\;
  LOCKSTEP_Out(3803) <= \<const0>\;
  LOCKSTEP_Out(3804) <= \<const0>\;
  LOCKSTEP_Out(3805) <= \<const0>\;
  LOCKSTEP_Out(3806) <= \<const0>\;
  LOCKSTEP_Out(3807 to 3879) <= \^lockstep_out\(3807 to 3879);
  LOCKSTEP_Out(3880) <= \<const0>\;
  LOCKSTEP_Out(3881) <= \<const0>\;
  LOCKSTEP_Out(3882) <= \<const0>\;
  LOCKSTEP_Out(3883) <= \<const0>\;
  LOCKSTEP_Out(3884) <= \<const0>\;
  LOCKSTEP_Out(3885) <= \<const0>\;
  LOCKSTEP_Out(3886) <= \<const0>\;
  LOCKSTEP_Out(3887 to 3889) <= \^lockstep_out\(3887 to 3889);
  LOCKSTEP_Out(3890) <= \<const0>\;
  LOCKSTEP_Out(3891) <= \<const0>\;
  LOCKSTEP_Out(3892) <= \<const0>\;
  LOCKSTEP_Out(3893) <= \<const0>\;
  LOCKSTEP_Out(3894) <= \<const0>\;
  LOCKSTEP_Out(3895) <= \<const0>\;
  LOCKSTEP_Out(3896) <= \<const0>\;
  LOCKSTEP_Out(3897) <= \<const0>\;
  LOCKSTEP_Out(3898) <= \<const0>\;
  LOCKSTEP_Out(3899) <= \<const0>\;
  LOCKSTEP_Out(3900) <= \<const0>\;
  LOCKSTEP_Out(3901) <= \<const0>\;
  LOCKSTEP_Out(3902) <= \<const0>\;
  LOCKSTEP_Out(3903) <= \<const0>\;
  LOCKSTEP_Out(3904) <= \<const0>\;
  LOCKSTEP_Out(3905) <= \<const0>\;
  LOCKSTEP_Out(3906) <= \<const0>\;
  LOCKSTEP_Out(3907) <= \<const0>\;
  LOCKSTEP_Out(3908) <= \<const0>\;
  LOCKSTEP_Out(3909) <= \<const0>\;
  LOCKSTEP_Out(3910) <= \<const0>\;
  LOCKSTEP_Out(3911) <= \<const0>\;
  LOCKSTEP_Out(3912) <= \<const0>\;
  LOCKSTEP_Out(3913) <= \<const0>\;
  LOCKSTEP_Out(3914) <= \<const0>\;
  LOCKSTEP_Out(3915) <= \<const0>\;
  LOCKSTEP_Out(3916) <= \<const0>\;
  LOCKSTEP_Out(3917) <= \<const0>\;
  LOCKSTEP_Out(3918) <= \<const0>\;
  LOCKSTEP_Out(3919) <= \<const0>\;
  LOCKSTEP_Out(3920) <= \<const0>\;
  LOCKSTEP_Out(3921) <= \<const0>\;
  LOCKSTEP_Out(3922) <= \<const0>\;
  LOCKSTEP_Out(3923) <= \<const0>\;
  LOCKSTEP_Out(3924) <= \<const0>\;
  LOCKSTEP_Out(3925) <= \<const0>\;
  LOCKSTEP_Out(3926) <= \<const0>\;
  LOCKSTEP_Out(3927) <= \<const0>\;
  LOCKSTEP_Out(3928) <= \<const0>\;
  LOCKSTEP_Out(3929) <= \<const0>\;
  LOCKSTEP_Out(3930) <= \<const0>\;
  LOCKSTEP_Out(3931) <= \<const0>\;
  LOCKSTEP_Out(3932) <= \<const0>\;
  LOCKSTEP_Out(3933) <= \<const0>\;
  LOCKSTEP_Out(3934) <= \<const0>\;
  LOCKSTEP_Out(3935) <= \<const0>\;
  LOCKSTEP_Out(3936) <= \<const0>\;
  LOCKSTEP_Out(3937) <= \<const0>\;
  LOCKSTEP_Out(3938) <= \<const0>\;
  LOCKSTEP_Out(3939) <= \<const0>\;
  LOCKSTEP_Out(3940) <= \<const0>\;
  LOCKSTEP_Out(3941) <= \<const0>\;
  LOCKSTEP_Out(3942) <= \<const0>\;
  LOCKSTEP_Out(3943) <= \<const0>\;
  LOCKSTEP_Out(3944) <= \<const0>\;
  LOCKSTEP_Out(3945) <= \<const0>\;
  LOCKSTEP_Out(3946) <= \<const0>\;
  LOCKSTEP_Out(3947) <= \<const0>\;
  LOCKSTEP_Out(3948) <= \<const0>\;
  LOCKSTEP_Out(3949) <= \<const0>\;
  LOCKSTEP_Out(3950) <= \<const0>\;
  LOCKSTEP_Out(3951) <= \<const0>\;
  LOCKSTEP_Out(3952) <= \<const0>\;
  LOCKSTEP_Out(3953) <= \<const0>\;
  LOCKSTEP_Out(3954) <= \<const0>\;
  LOCKSTEP_Out(3955) <= \<const0>\;
  LOCKSTEP_Out(3956) <= \<const0>\;
  LOCKSTEP_Out(3957) <= \<const0>\;
  LOCKSTEP_Out(3958) <= \<const0>\;
  LOCKSTEP_Out(3959) <= \<const0>\;
  LOCKSTEP_Out(3960) <= \<const0>\;
  LOCKSTEP_Out(3961) <= \<const0>\;
  LOCKSTEP_Out(3962) <= \<const0>\;
  LOCKSTEP_Out(3963) <= \<const0>\;
  LOCKSTEP_Out(3964) <= \<const0>\;
  LOCKSTEP_Out(3965) <= \<const0>\;
  LOCKSTEP_Out(3966) <= \<const0>\;
  LOCKSTEP_Out(3967) <= \<const0>\;
  LOCKSTEP_Out(3968) <= \<const0>\;
  LOCKSTEP_Out(3969) <= \<const0>\;
  LOCKSTEP_Out(3970) <= \<const0>\;
  LOCKSTEP_Out(3971) <= \<const0>\;
  LOCKSTEP_Out(3972) <= \<const0>\;
  LOCKSTEP_Out(3973) <= \<const0>\;
  LOCKSTEP_Out(3974) <= \<const0>\;
  LOCKSTEP_Out(3975) <= \<const0>\;
  LOCKSTEP_Out(3976) <= \<const0>\;
  LOCKSTEP_Out(3977) <= \<const0>\;
  LOCKSTEP_Out(3978) <= \<const0>\;
  LOCKSTEP_Out(3979) <= \<const0>\;
  LOCKSTEP_Out(3980) <= \<const0>\;
  LOCKSTEP_Out(3981) <= \<const0>\;
  LOCKSTEP_Out(3982) <= \<const0>\;
  LOCKSTEP_Out(3983) <= \<const0>\;
  LOCKSTEP_Out(3984) <= \<const0>\;
  LOCKSTEP_Out(3985) <= \<const0>\;
  LOCKSTEP_Out(3986) <= \<const0>\;
  LOCKSTEP_Out(3987) <= \<const0>\;
  LOCKSTEP_Out(3988) <= \<const0>\;
  LOCKSTEP_Out(3989) <= \<const0>\;
  LOCKSTEP_Out(3990) <= \<const0>\;
  LOCKSTEP_Out(3991) <= \<const0>\;
  LOCKSTEP_Out(3992) <= \<const0>\;
  LOCKSTEP_Out(3993) <= \<const0>\;
  LOCKSTEP_Out(3994) <= \<const0>\;
  LOCKSTEP_Out(3995) <= \<const0>\;
  LOCKSTEP_Out(3996) <= \<const0>\;
  LOCKSTEP_Out(3997) <= \<const0>\;
  LOCKSTEP_Out(3998) <= \<const0>\;
  LOCKSTEP_Out(3999) <= \<const0>\;
  LOCKSTEP_Out(4000) <= \<const0>\;
  LOCKSTEP_Out(4001) <= \<const0>\;
  LOCKSTEP_Out(4002) <= \<const0>\;
  LOCKSTEP_Out(4003) <= \<const0>\;
  LOCKSTEP_Out(4004) <= \<const0>\;
  LOCKSTEP_Out(4005) <= \<const0>\;
  LOCKSTEP_Out(4006) <= \<const0>\;
  LOCKSTEP_Out(4007) <= \<const0>\;
  LOCKSTEP_Out(4008) <= \<const0>\;
  LOCKSTEP_Out(4009) <= \<const0>\;
  LOCKSTEP_Out(4010) <= \<const0>\;
  LOCKSTEP_Out(4011) <= \<const0>\;
  LOCKSTEP_Out(4012) <= \<const0>\;
  LOCKSTEP_Out(4013) <= \<const0>\;
  LOCKSTEP_Out(4014) <= \<const0>\;
  LOCKSTEP_Out(4015) <= \<const0>\;
  LOCKSTEP_Out(4016) <= \<const0>\;
  LOCKSTEP_Out(4017) <= \<const0>\;
  LOCKSTEP_Out(4018) <= \<const0>\;
  LOCKSTEP_Out(4019) <= \<const0>\;
  LOCKSTEP_Out(4020) <= \<const0>\;
  LOCKSTEP_Out(4021) <= \<const0>\;
  LOCKSTEP_Out(4022) <= \<const0>\;
  LOCKSTEP_Out(4023) <= \<const0>\;
  LOCKSTEP_Out(4024) <= \<const0>\;
  LOCKSTEP_Out(4025) <= \<const0>\;
  LOCKSTEP_Out(4026) <= \<const0>\;
  LOCKSTEP_Out(4027) <= \<const0>\;
  LOCKSTEP_Out(4028) <= \<const0>\;
  LOCKSTEP_Out(4029) <= \<const0>\;
  LOCKSTEP_Out(4030) <= \<const0>\;
  LOCKSTEP_Out(4031) <= \<const0>\;
  LOCKSTEP_Out(4032) <= \<const0>\;
  LOCKSTEP_Out(4033) <= \<const0>\;
  LOCKSTEP_Out(4034) <= \<const0>\;
  LOCKSTEP_Out(4035) <= \<const0>\;
  LOCKSTEP_Out(4036) <= \<const0>\;
  LOCKSTEP_Out(4037) <= \<const0>\;
  LOCKSTEP_Out(4038) <= \<const0>\;
  LOCKSTEP_Out(4039) <= \<const0>\;
  LOCKSTEP_Out(4040) <= \<const0>\;
  LOCKSTEP_Out(4041) <= \<const0>\;
  LOCKSTEP_Out(4042) <= \<const0>\;
  LOCKSTEP_Out(4043) <= \<const0>\;
  LOCKSTEP_Out(4044) <= \<const0>\;
  LOCKSTEP_Out(4045) <= \<const0>\;
  LOCKSTEP_Out(4046) <= \<const0>\;
  LOCKSTEP_Out(4047) <= \<const0>\;
  LOCKSTEP_Out(4048) <= \<const0>\;
  LOCKSTEP_Out(4049) <= \<const0>\;
  LOCKSTEP_Out(4050) <= \<const0>\;
  LOCKSTEP_Out(4051) <= \<const0>\;
  LOCKSTEP_Out(4052) <= \<const0>\;
  LOCKSTEP_Out(4053) <= \<const0>\;
  LOCKSTEP_Out(4054) <= \<const0>\;
  LOCKSTEP_Out(4055) <= \<const0>\;
  LOCKSTEP_Out(4056) <= \<const0>\;
  LOCKSTEP_Out(4057) <= \<const0>\;
  LOCKSTEP_Out(4058) <= \<const0>\;
  LOCKSTEP_Out(4059) <= \<const0>\;
  LOCKSTEP_Out(4060) <= \<const0>\;
  LOCKSTEP_Out(4061) <= \<const0>\;
  LOCKSTEP_Out(4062) <= \<const0>\;
  LOCKSTEP_Out(4063) <= \<const0>\;
  LOCKSTEP_Out(4064) <= \<const0>\;
  LOCKSTEP_Out(4065) <= \<const0>\;
  LOCKSTEP_Out(4066) <= \<const0>\;
  LOCKSTEP_Out(4067) <= \<const0>\;
  LOCKSTEP_Out(4068) <= \<const0>\;
  LOCKSTEP_Out(4069) <= \<const0>\;
  LOCKSTEP_Out(4070) <= \<const0>\;
  LOCKSTEP_Out(4071) <= \<const0>\;
  LOCKSTEP_Out(4072) <= \<const0>\;
  LOCKSTEP_Out(4073) <= \<const0>\;
  LOCKSTEP_Out(4074) <= \<const0>\;
  LOCKSTEP_Out(4075) <= \<const0>\;
  LOCKSTEP_Out(4076) <= \<const0>\;
  LOCKSTEP_Out(4077) <= \<const0>\;
  LOCKSTEP_Out(4078) <= \<const0>\;
  LOCKSTEP_Out(4079) <= \<const0>\;
  LOCKSTEP_Out(4080) <= \<const0>\;
  LOCKSTEP_Out(4081) <= \<const0>\;
  LOCKSTEP_Out(4082) <= \<const0>\;
  LOCKSTEP_Out(4083) <= \<const0>\;
  LOCKSTEP_Out(4084) <= \<const0>\;
  LOCKSTEP_Out(4085) <= \<const0>\;
  LOCKSTEP_Out(4086) <= \<const0>\;
  LOCKSTEP_Out(4087) <= \<const0>\;
  LOCKSTEP_Out(4088) <= \<const0>\;
  LOCKSTEP_Out(4089) <= \<const0>\;
  LOCKSTEP_Out(4090) <= \<const0>\;
  LOCKSTEP_Out(4091) <= \<const0>\;
  LOCKSTEP_Out(4092) <= \<const0>\;
  LOCKSTEP_Out(4093) <= \<const0>\;
  LOCKSTEP_Out(4094) <= \<const0>\;
  LOCKSTEP_Out(4095) <= \<const0>\;
  M0_AXIS_TDATA(31 downto 0) <= \^m0_axis_tdata\(31 downto 0);
  M0_AXIS_TLAST <= \^m0_axis_tlast\;
  M0_AXIS_TVALID <= \^m0_axis_tvalid\;
  M10_AXIS_TDATA(31) <= \<const0>\;
  M10_AXIS_TDATA(30) <= \<const0>\;
  M10_AXIS_TDATA(29) <= \<const0>\;
  M10_AXIS_TDATA(28) <= \<const0>\;
  M10_AXIS_TDATA(27) <= \<const0>\;
  M10_AXIS_TDATA(26) <= \<const0>\;
  M10_AXIS_TDATA(25) <= \<const0>\;
  M10_AXIS_TDATA(24) <= \<const0>\;
  M10_AXIS_TDATA(23) <= \<const0>\;
  M10_AXIS_TDATA(22) <= \<const0>\;
  M10_AXIS_TDATA(21) <= \<const0>\;
  M10_AXIS_TDATA(20) <= \<const0>\;
  M10_AXIS_TDATA(19) <= \<const0>\;
  M10_AXIS_TDATA(18) <= \<const0>\;
  M10_AXIS_TDATA(17) <= \<const0>\;
  M10_AXIS_TDATA(16) <= \<const0>\;
  M10_AXIS_TDATA(15) <= \<const0>\;
  M10_AXIS_TDATA(14) <= \<const0>\;
  M10_AXIS_TDATA(13) <= \<const0>\;
  M10_AXIS_TDATA(12) <= \<const0>\;
  M10_AXIS_TDATA(11) <= \<const0>\;
  M10_AXIS_TDATA(10) <= \<const0>\;
  M10_AXIS_TDATA(9) <= \<const0>\;
  M10_AXIS_TDATA(8) <= \<const0>\;
  M10_AXIS_TDATA(7) <= \<const0>\;
  M10_AXIS_TDATA(6) <= \<const0>\;
  M10_AXIS_TDATA(5) <= \<const0>\;
  M10_AXIS_TDATA(4) <= \<const0>\;
  M10_AXIS_TDATA(3) <= \<const0>\;
  M10_AXIS_TDATA(2) <= \<const0>\;
  M10_AXIS_TDATA(1) <= \<const0>\;
  M10_AXIS_TDATA(0) <= \<const0>\;
  M10_AXIS_TLAST <= \<const0>\;
  M10_AXIS_TVALID <= \<const0>\;
  M11_AXIS_TDATA(31) <= \<const0>\;
  M11_AXIS_TDATA(30) <= \<const0>\;
  M11_AXIS_TDATA(29) <= \<const0>\;
  M11_AXIS_TDATA(28) <= \<const0>\;
  M11_AXIS_TDATA(27) <= \<const0>\;
  M11_AXIS_TDATA(26) <= \<const0>\;
  M11_AXIS_TDATA(25) <= \<const0>\;
  M11_AXIS_TDATA(24) <= \<const0>\;
  M11_AXIS_TDATA(23) <= \<const0>\;
  M11_AXIS_TDATA(22) <= \<const0>\;
  M11_AXIS_TDATA(21) <= \<const0>\;
  M11_AXIS_TDATA(20) <= \<const0>\;
  M11_AXIS_TDATA(19) <= \<const0>\;
  M11_AXIS_TDATA(18) <= \<const0>\;
  M11_AXIS_TDATA(17) <= \<const0>\;
  M11_AXIS_TDATA(16) <= \<const0>\;
  M11_AXIS_TDATA(15) <= \<const0>\;
  M11_AXIS_TDATA(14) <= \<const0>\;
  M11_AXIS_TDATA(13) <= \<const0>\;
  M11_AXIS_TDATA(12) <= \<const0>\;
  M11_AXIS_TDATA(11) <= \<const0>\;
  M11_AXIS_TDATA(10) <= \<const0>\;
  M11_AXIS_TDATA(9) <= \<const0>\;
  M11_AXIS_TDATA(8) <= \<const0>\;
  M11_AXIS_TDATA(7) <= \<const0>\;
  M11_AXIS_TDATA(6) <= \<const0>\;
  M11_AXIS_TDATA(5) <= \<const0>\;
  M11_AXIS_TDATA(4) <= \<const0>\;
  M11_AXIS_TDATA(3) <= \<const0>\;
  M11_AXIS_TDATA(2) <= \<const0>\;
  M11_AXIS_TDATA(1) <= \<const0>\;
  M11_AXIS_TDATA(0) <= \<const0>\;
  M11_AXIS_TLAST <= \<const0>\;
  M11_AXIS_TVALID <= \<const0>\;
  M12_AXIS_TDATA(31) <= \<const0>\;
  M12_AXIS_TDATA(30) <= \<const0>\;
  M12_AXIS_TDATA(29) <= \<const0>\;
  M12_AXIS_TDATA(28) <= \<const0>\;
  M12_AXIS_TDATA(27) <= \<const0>\;
  M12_AXIS_TDATA(26) <= \<const0>\;
  M12_AXIS_TDATA(25) <= \<const0>\;
  M12_AXIS_TDATA(24) <= \<const0>\;
  M12_AXIS_TDATA(23) <= \<const0>\;
  M12_AXIS_TDATA(22) <= \<const0>\;
  M12_AXIS_TDATA(21) <= \<const0>\;
  M12_AXIS_TDATA(20) <= \<const0>\;
  M12_AXIS_TDATA(19) <= \<const0>\;
  M12_AXIS_TDATA(18) <= \<const0>\;
  M12_AXIS_TDATA(17) <= \<const0>\;
  M12_AXIS_TDATA(16) <= \<const0>\;
  M12_AXIS_TDATA(15) <= \<const0>\;
  M12_AXIS_TDATA(14) <= \<const0>\;
  M12_AXIS_TDATA(13) <= \<const0>\;
  M12_AXIS_TDATA(12) <= \<const0>\;
  M12_AXIS_TDATA(11) <= \<const0>\;
  M12_AXIS_TDATA(10) <= \<const0>\;
  M12_AXIS_TDATA(9) <= \<const0>\;
  M12_AXIS_TDATA(8) <= \<const0>\;
  M12_AXIS_TDATA(7) <= \<const0>\;
  M12_AXIS_TDATA(6) <= \<const0>\;
  M12_AXIS_TDATA(5) <= \<const0>\;
  M12_AXIS_TDATA(4) <= \<const0>\;
  M12_AXIS_TDATA(3) <= \<const0>\;
  M12_AXIS_TDATA(2) <= \<const0>\;
  M12_AXIS_TDATA(1) <= \<const0>\;
  M12_AXIS_TDATA(0) <= \<const0>\;
  M12_AXIS_TLAST <= \<const0>\;
  M12_AXIS_TVALID <= \<const0>\;
  M13_AXIS_TDATA(31) <= \<const0>\;
  M13_AXIS_TDATA(30) <= \<const0>\;
  M13_AXIS_TDATA(29) <= \<const0>\;
  M13_AXIS_TDATA(28) <= \<const0>\;
  M13_AXIS_TDATA(27) <= \<const0>\;
  M13_AXIS_TDATA(26) <= \<const0>\;
  M13_AXIS_TDATA(25) <= \<const0>\;
  M13_AXIS_TDATA(24) <= \<const0>\;
  M13_AXIS_TDATA(23) <= \<const0>\;
  M13_AXIS_TDATA(22) <= \<const0>\;
  M13_AXIS_TDATA(21) <= \<const0>\;
  M13_AXIS_TDATA(20) <= \<const0>\;
  M13_AXIS_TDATA(19) <= \<const0>\;
  M13_AXIS_TDATA(18) <= \<const0>\;
  M13_AXIS_TDATA(17) <= \<const0>\;
  M13_AXIS_TDATA(16) <= \<const0>\;
  M13_AXIS_TDATA(15) <= \<const0>\;
  M13_AXIS_TDATA(14) <= \<const0>\;
  M13_AXIS_TDATA(13) <= \<const0>\;
  M13_AXIS_TDATA(12) <= \<const0>\;
  M13_AXIS_TDATA(11) <= \<const0>\;
  M13_AXIS_TDATA(10) <= \<const0>\;
  M13_AXIS_TDATA(9) <= \<const0>\;
  M13_AXIS_TDATA(8) <= \<const0>\;
  M13_AXIS_TDATA(7) <= \<const0>\;
  M13_AXIS_TDATA(6) <= \<const0>\;
  M13_AXIS_TDATA(5) <= \<const0>\;
  M13_AXIS_TDATA(4) <= \<const0>\;
  M13_AXIS_TDATA(3) <= \<const0>\;
  M13_AXIS_TDATA(2) <= \<const0>\;
  M13_AXIS_TDATA(1) <= \<const0>\;
  M13_AXIS_TDATA(0) <= \<const0>\;
  M13_AXIS_TLAST <= \<const0>\;
  M13_AXIS_TVALID <= \<const0>\;
  M14_AXIS_TDATA(31) <= \<const0>\;
  M14_AXIS_TDATA(30) <= \<const0>\;
  M14_AXIS_TDATA(29) <= \<const0>\;
  M14_AXIS_TDATA(28) <= \<const0>\;
  M14_AXIS_TDATA(27) <= \<const0>\;
  M14_AXIS_TDATA(26) <= \<const0>\;
  M14_AXIS_TDATA(25) <= \<const0>\;
  M14_AXIS_TDATA(24) <= \<const0>\;
  M14_AXIS_TDATA(23) <= \<const0>\;
  M14_AXIS_TDATA(22) <= \<const0>\;
  M14_AXIS_TDATA(21) <= \<const0>\;
  M14_AXIS_TDATA(20) <= \<const0>\;
  M14_AXIS_TDATA(19) <= \<const0>\;
  M14_AXIS_TDATA(18) <= \<const0>\;
  M14_AXIS_TDATA(17) <= \<const0>\;
  M14_AXIS_TDATA(16) <= \<const0>\;
  M14_AXIS_TDATA(15) <= \<const0>\;
  M14_AXIS_TDATA(14) <= \<const0>\;
  M14_AXIS_TDATA(13) <= \<const0>\;
  M14_AXIS_TDATA(12) <= \<const0>\;
  M14_AXIS_TDATA(11) <= \<const0>\;
  M14_AXIS_TDATA(10) <= \<const0>\;
  M14_AXIS_TDATA(9) <= \<const0>\;
  M14_AXIS_TDATA(8) <= \<const0>\;
  M14_AXIS_TDATA(7) <= \<const0>\;
  M14_AXIS_TDATA(6) <= \<const0>\;
  M14_AXIS_TDATA(5) <= \<const0>\;
  M14_AXIS_TDATA(4) <= \<const0>\;
  M14_AXIS_TDATA(3) <= \<const0>\;
  M14_AXIS_TDATA(2) <= \<const0>\;
  M14_AXIS_TDATA(1) <= \<const0>\;
  M14_AXIS_TDATA(0) <= \<const0>\;
  M14_AXIS_TLAST <= \<const0>\;
  M14_AXIS_TVALID <= \<const0>\;
  M15_AXIS_TDATA(31) <= \<const0>\;
  M15_AXIS_TDATA(30) <= \<const0>\;
  M15_AXIS_TDATA(29) <= \<const0>\;
  M15_AXIS_TDATA(28) <= \<const0>\;
  M15_AXIS_TDATA(27) <= \<const0>\;
  M15_AXIS_TDATA(26) <= \<const0>\;
  M15_AXIS_TDATA(25) <= \<const0>\;
  M15_AXIS_TDATA(24) <= \<const0>\;
  M15_AXIS_TDATA(23) <= \<const0>\;
  M15_AXIS_TDATA(22) <= \<const0>\;
  M15_AXIS_TDATA(21) <= \<const0>\;
  M15_AXIS_TDATA(20) <= \<const0>\;
  M15_AXIS_TDATA(19) <= \<const0>\;
  M15_AXIS_TDATA(18) <= \<const0>\;
  M15_AXIS_TDATA(17) <= \<const0>\;
  M15_AXIS_TDATA(16) <= \<const0>\;
  M15_AXIS_TDATA(15) <= \<const0>\;
  M15_AXIS_TDATA(14) <= \<const0>\;
  M15_AXIS_TDATA(13) <= \<const0>\;
  M15_AXIS_TDATA(12) <= \<const0>\;
  M15_AXIS_TDATA(11) <= \<const0>\;
  M15_AXIS_TDATA(10) <= \<const0>\;
  M15_AXIS_TDATA(9) <= \<const0>\;
  M15_AXIS_TDATA(8) <= \<const0>\;
  M15_AXIS_TDATA(7) <= \<const0>\;
  M15_AXIS_TDATA(6) <= \<const0>\;
  M15_AXIS_TDATA(5) <= \<const0>\;
  M15_AXIS_TDATA(4) <= \<const0>\;
  M15_AXIS_TDATA(3) <= \<const0>\;
  M15_AXIS_TDATA(2) <= \<const0>\;
  M15_AXIS_TDATA(1) <= \<const0>\;
  M15_AXIS_TDATA(0) <= \<const0>\;
  M15_AXIS_TLAST <= \<const0>\;
  M15_AXIS_TVALID <= \<const0>\;
  M1_AXIS_TDATA(31) <= \<const0>\;
  M1_AXIS_TDATA(30) <= \<const0>\;
  M1_AXIS_TDATA(29) <= \<const0>\;
  M1_AXIS_TDATA(28) <= \<const0>\;
  M1_AXIS_TDATA(27) <= \<const0>\;
  M1_AXIS_TDATA(26) <= \<const0>\;
  M1_AXIS_TDATA(25) <= \<const0>\;
  M1_AXIS_TDATA(24) <= \<const0>\;
  M1_AXIS_TDATA(23) <= \<const0>\;
  M1_AXIS_TDATA(22) <= \<const0>\;
  M1_AXIS_TDATA(21) <= \<const0>\;
  M1_AXIS_TDATA(20) <= \<const0>\;
  M1_AXIS_TDATA(19) <= \<const0>\;
  M1_AXIS_TDATA(18) <= \<const0>\;
  M1_AXIS_TDATA(17) <= \<const0>\;
  M1_AXIS_TDATA(16) <= \<const0>\;
  M1_AXIS_TDATA(15) <= \<const0>\;
  M1_AXIS_TDATA(14) <= \<const0>\;
  M1_AXIS_TDATA(13) <= \<const0>\;
  M1_AXIS_TDATA(12) <= \<const0>\;
  M1_AXIS_TDATA(11) <= \<const0>\;
  M1_AXIS_TDATA(10) <= \<const0>\;
  M1_AXIS_TDATA(9) <= \<const0>\;
  M1_AXIS_TDATA(8) <= \<const0>\;
  M1_AXIS_TDATA(7) <= \<const0>\;
  M1_AXIS_TDATA(6) <= \<const0>\;
  M1_AXIS_TDATA(5) <= \<const0>\;
  M1_AXIS_TDATA(4) <= \<const0>\;
  M1_AXIS_TDATA(3) <= \<const0>\;
  M1_AXIS_TDATA(2) <= \<const0>\;
  M1_AXIS_TDATA(1) <= \<const0>\;
  M1_AXIS_TDATA(0) <= \<const0>\;
  M1_AXIS_TLAST <= \<const0>\;
  M1_AXIS_TVALID <= \<const0>\;
  M2_AXIS_TDATA(31) <= \<const0>\;
  M2_AXIS_TDATA(30) <= \<const0>\;
  M2_AXIS_TDATA(29) <= \<const0>\;
  M2_AXIS_TDATA(28) <= \<const0>\;
  M2_AXIS_TDATA(27) <= \<const0>\;
  M2_AXIS_TDATA(26) <= \<const0>\;
  M2_AXIS_TDATA(25) <= \<const0>\;
  M2_AXIS_TDATA(24) <= \<const0>\;
  M2_AXIS_TDATA(23) <= \<const0>\;
  M2_AXIS_TDATA(22) <= \<const0>\;
  M2_AXIS_TDATA(21) <= \<const0>\;
  M2_AXIS_TDATA(20) <= \<const0>\;
  M2_AXIS_TDATA(19) <= \<const0>\;
  M2_AXIS_TDATA(18) <= \<const0>\;
  M2_AXIS_TDATA(17) <= \<const0>\;
  M2_AXIS_TDATA(16) <= \<const0>\;
  M2_AXIS_TDATA(15) <= \<const0>\;
  M2_AXIS_TDATA(14) <= \<const0>\;
  M2_AXIS_TDATA(13) <= \<const0>\;
  M2_AXIS_TDATA(12) <= \<const0>\;
  M2_AXIS_TDATA(11) <= \<const0>\;
  M2_AXIS_TDATA(10) <= \<const0>\;
  M2_AXIS_TDATA(9) <= \<const0>\;
  M2_AXIS_TDATA(8) <= \<const0>\;
  M2_AXIS_TDATA(7) <= \<const0>\;
  M2_AXIS_TDATA(6) <= \<const0>\;
  M2_AXIS_TDATA(5) <= \<const0>\;
  M2_AXIS_TDATA(4) <= \<const0>\;
  M2_AXIS_TDATA(3) <= \<const0>\;
  M2_AXIS_TDATA(2) <= \<const0>\;
  M2_AXIS_TDATA(1) <= \<const0>\;
  M2_AXIS_TDATA(0) <= \<const0>\;
  M2_AXIS_TLAST <= \<const0>\;
  M2_AXIS_TVALID <= \<const0>\;
  M3_AXIS_TDATA(31) <= \<const0>\;
  M3_AXIS_TDATA(30) <= \<const0>\;
  M3_AXIS_TDATA(29) <= \<const0>\;
  M3_AXIS_TDATA(28) <= \<const0>\;
  M3_AXIS_TDATA(27) <= \<const0>\;
  M3_AXIS_TDATA(26) <= \<const0>\;
  M3_AXIS_TDATA(25) <= \<const0>\;
  M3_AXIS_TDATA(24) <= \<const0>\;
  M3_AXIS_TDATA(23) <= \<const0>\;
  M3_AXIS_TDATA(22) <= \<const0>\;
  M3_AXIS_TDATA(21) <= \<const0>\;
  M3_AXIS_TDATA(20) <= \<const0>\;
  M3_AXIS_TDATA(19) <= \<const0>\;
  M3_AXIS_TDATA(18) <= \<const0>\;
  M3_AXIS_TDATA(17) <= \<const0>\;
  M3_AXIS_TDATA(16) <= \<const0>\;
  M3_AXIS_TDATA(15) <= \<const0>\;
  M3_AXIS_TDATA(14) <= \<const0>\;
  M3_AXIS_TDATA(13) <= \<const0>\;
  M3_AXIS_TDATA(12) <= \<const0>\;
  M3_AXIS_TDATA(11) <= \<const0>\;
  M3_AXIS_TDATA(10) <= \<const0>\;
  M3_AXIS_TDATA(9) <= \<const0>\;
  M3_AXIS_TDATA(8) <= \<const0>\;
  M3_AXIS_TDATA(7) <= \<const0>\;
  M3_AXIS_TDATA(6) <= \<const0>\;
  M3_AXIS_TDATA(5) <= \<const0>\;
  M3_AXIS_TDATA(4) <= \<const0>\;
  M3_AXIS_TDATA(3) <= \<const0>\;
  M3_AXIS_TDATA(2) <= \<const0>\;
  M3_AXIS_TDATA(1) <= \<const0>\;
  M3_AXIS_TDATA(0) <= \<const0>\;
  M3_AXIS_TLAST <= \<const0>\;
  M3_AXIS_TVALID <= \<const0>\;
  M4_AXIS_TDATA(31) <= \<const0>\;
  M4_AXIS_TDATA(30) <= \<const0>\;
  M4_AXIS_TDATA(29) <= \<const0>\;
  M4_AXIS_TDATA(28) <= \<const0>\;
  M4_AXIS_TDATA(27) <= \<const0>\;
  M4_AXIS_TDATA(26) <= \<const0>\;
  M4_AXIS_TDATA(25) <= \<const0>\;
  M4_AXIS_TDATA(24) <= \<const0>\;
  M4_AXIS_TDATA(23) <= \<const0>\;
  M4_AXIS_TDATA(22) <= \<const0>\;
  M4_AXIS_TDATA(21) <= \<const0>\;
  M4_AXIS_TDATA(20) <= \<const0>\;
  M4_AXIS_TDATA(19) <= \<const0>\;
  M4_AXIS_TDATA(18) <= \<const0>\;
  M4_AXIS_TDATA(17) <= \<const0>\;
  M4_AXIS_TDATA(16) <= \<const0>\;
  M4_AXIS_TDATA(15) <= \<const0>\;
  M4_AXIS_TDATA(14) <= \<const0>\;
  M4_AXIS_TDATA(13) <= \<const0>\;
  M4_AXIS_TDATA(12) <= \<const0>\;
  M4_AXIS_TDATA(11) <= \<const0>\;
  M4_AXIS_TDATA(10) <= \<const0>\;
  M4_AXIS_TDATA(9) <= \<const0>\;
  M4_AXIS_TDATA(8) <= \<const0>\;
  M4_AXIS_TDATA(7) <= \<const0>\;
  M4_AXIS_TDATA(6) <= \<const0>\;
  M4_AXIS_TDATA(5) <= \<const0>\;
  M4_AXIS_TDATA(4) <= \<const0>\;
  M4_AXIS_TDATA(3) <= \<const0>\;
  M4_AXIS_TDATA(2) <= \<const0>\;
  M4_AXIS_TDATA(1) <= \<const0>\;
  M4_AXIS_TDATA(0) <= \<const0>\;
  M4_AXIS_TLAST <= \<const0>\;
  M4_AXIS_TVALID <= \<const0>\;
  M5_AXIS_TDATA(31) <= \<const0>\;
  M5_AXIS_TDATA(30) <= \<const0>\;
  M5_AXIS_TDATA(29) <= \<const0>\;
  M5_AXIS_TDATA(28) <= \<const0>\;
  M5_AXIS_TDATA(27) <= \<const0>\;
  M5_AXIS_TDATA(26) <= \<const0>\;
  M5_AXIS_TDATA(25) <= \<const0>\;
  M5_AXIS_TDATA(24) <= \<const0>\;
  M5_AXIS_TDATA(23) <= \<const0>\;
  M5_AXIS_TDATA(22) <= \<const0>\;
  M5_AXIS_TDATA(21) <= \<const0>\;
  M5_AXIS_TDATA(20) <= \<const0>\;
  M5_AXIS_TDATA(19) <= \<const0>\;
  M5_AXIS_TDATA(18) <= \<const0>\;
  M5_AXIS_TDATA(17) <= \<const0>\;
  M5_AXIS_TDATA(16) <= \<const0>\;
  M5_AXIS_TDATA(15) <= \<const0>\;
  M5_AXIS_TDATA(14) <= \<const0>\;
  M5_AXIS_TDATA(13) <= \<const0>\;
  M5_AXIS_TDATA(12) <= \<const0>\;
  M5_AXIS_TDATA(11) <= \<const0>\;
  M5_AXIS_TDATA(10) <= \<const0>\;
  M5_AXIS_TDATA(9) <= \<const0>\;
  M5_AXIS_TDATA(8) <= \<const0>\;
  M5_AXIS_TDATA(7) <= \<const0>\;
  M5_AXIS_TDATA(6) <= \<const0>\;
  M5_AXIS_TDATA(5) <= \<const0>\;
  M5_AXIS_TDATA(4) <= \<const0>\;
  M5_AXIS_TDATA(3) <= \<const0>\;
  M5_AXIS_TDATA(2) <= \<const0>\;
  M5_AXIS_TDATA(1) <= \<const0>\;
  M5_AXIS_TDATA(0) <= \<const0>\;
  M5_AXIS_TLAST <= \<const0>\;
  M5_AXIS_TVALID <= \<const0>\;
  M6_AXIS_TDATA(31) <= \<const0>\;
  M6_AXIS_TDATA(30) <= \<const0>\;
  M6_AXIS_TDATA(29) <= \<const0>\;
  M6_AXIS_TDATA(28) <= \<const0>\;
  M6_AXIS_TDATA(27) <= \<const0>\;
  M6_AXIS_TDATA(26) <= \<const0>\;
  M6_AXIS_TDATA(25) <= \<const0>\;
  M6_AXIS_TDATA(24) <= \<const0>\;
  M6_AXIS_TDATA(23) <= \<const0>\;
  M6_AXIS_TDATA(22) <= \<const0>\;
  M6_AXIS_TDATA(21) <= \<const0>\;
  M6_AXIS_TDATA(20) <= \<const0>\;
  M6_AXIS_TDATA(19) <= \<const0>\;
  M6_AXIS_TDATA(18) <= \<const0>\;
  M6_AXIS_TDATA(17) <= \<const0>\;
  M6_AXIS_TDATA(16) <= \<const0>\;
  M6_AXIS_TDATA(15) <= \<const0>\;
  M6_AXIS_TDATA(14) <= \<const0>\;
  M6_AXIS_TDATA(13) <= \<const0>\;
  M6_AXIS_TDATA(12) <= \<const0>\;
  M6_AXIS_TDATA(11) <= \<const0>\;
  M6_AXIS_TDATA(10) <= \<const0>\;
  M6_AXIS_TDATA(9) <= \<const0>\;
  M6_AXIS_TDATA(8) <= \<const0>\;
  M6_AXIS_TDATA(7) <= \<const0>\;
  M6_AXIS_TDATA(6) <= \<const0>\;
  M6_AXIS_TDATA(5) <= \<const0>\;
  M6_AXIS_TDATA(4) <= \<const0>\;
  M6_AXIS_TDATA(3) <= \<const0>\;
  M6_AXIS_TDATA(2) <= \<const0>\;
  M6_AXIS_TDATA(1) <= \<const0>\;
  M6_AXIS_TDATA(0) <= \<const0>\;
  M6_AXIS_TLAST <= \<const0>\;
  M6_AXIS_TVALID <= \<const0>\;
  M7_AXIS_TDATA(31) <= \<const0>\;
  M7_AXIS_TDATA(30) <= \<const0>\;
  M7_AXIS_TDATA(29) <= \<const0>\;
  M7_AXIS_TDATA(28) <= \<const0>\;
  M7_AXIS_TDATA(27) <= \<const0>\;
  M7_AXIS_TDATA(26) <= \<const0>\;
  M7_AXIS_TDATA(25) <= \<const0>\;
  M7_AXIS_TDATA(24) <= \<const0>\;
  M7_AXIS_TDATA(23) <= \<const0>\;
  M7_AXIS_TDATA(22) <= \<const0>\;
  M7_AXIS_TDATA(21) <= \<const0>\;
  M7_AXIS_TDATA(20) <= \<const0>\;
  M7_AXIS_TDATA(19) <= \<const0>\;
  M7_AXIS_TDATA(18) <= \<const0>\;
  M7_AXIS_TDATA(17) <= \<const0>\;
  M7_AXIS_TDATA(16) <= \<const0>\;
  M7_AXIS_TDATA(15) <= \<const0>\;
  M7_AXIS_TDATA(14) <= \<const0>\;
  M7_AXIS_TDATA(13) <= \<const0>\;
  M7_AXIS_TDATA(12) <= \<const0>\;
  M7_AXIS_TDATA(11) <= \<const0>\;
  M7_AXIS_TDATA(10) <= \<const0>\;
  M7_AXIS_TDATA(9) <= \<const0>\;
  M7_AXIS_TDATA(8) <= \<const0>\;
  M7_AXIS_TDATA(7) <= \<const0>\;
  M7_AXIS_TDATA(6) <= \<const0>\;
  M7_AXIS_TDATA(5) <= \<const0>\;
  M7_AXIS_TDATA(4) <= \<const0>\;
  M7_AXIS_TDATA(3) <= \<const0>\;
  M7_AXIS_TDATA(2) <= \<const0>\;
  M7_AXIS_TDATA(1) <= \<const0>\;
  M7_AXIS_TDATA(0) <= \<const0>\;
  M7_AXIS_TLAST <= \<const0>\;
  M7_AXIS_TVALID <= \<const0>\;
  M8_AXIS_TDATA(31) <= \<const0>\;
  M8_AXIS_TDATA(30) <= \<const0>\;
  M8_AXIS_TDATA(29) <= \<const0>\;
  M8_AXIS_TDATA(28) <= \<const0>\;
  M8_AXIS_TDATA(27) <= \<const0>\;
  M8_AXIS_TDATA(26) <= \<const0>\;
  M8_AXIS_TDATA(25) <= \<const0>\;
  M8_AXIS_TDATA(24) <= \<const0>\;
  M8_AXIS_TDATA(23) <= \<const0>\;
  M8_AXIS_TDATA(22) <= \<const0>\;
  M8_AXIS_TDATA(21) <= \<const0>\;
  M8_AXIS_TDATA(20) <= \<const0>\;
  M8_AXIS_TDATA(19) <= \<const0>\;
  M8_AXIS_TDATA(18) <= \<const0>\;
  M8_AXIS_TDATA(17) <= \<const0>\;
  M8_AXIS_TDATA(16) <= \<const0>\;
  M8_AXIS_TDATA(15) <= \<const0>\;
  M8_AXIS_TDATA(14) <= \<const0>\;
  M8_AXIS_TDATA(13) <= \<const0>\;
  M8_AXIS_TDATA(12) <= \<const0>\;
  M8_AXIS_TDATA(11) <= \<const0>\;
  M8_AXIS_TDATA(10) <= \<const0>\;
  M8_AXIS_TDATA(9) <= \<const0>\;
  M8_AXIS_TDATA(8) <= \<const0>\;
  M8_AXIS_TDATA(7) <= \<const0>\;
  M8_AXIS_TDATA(6) <= \<const0>\;
  M8_AXIS_TDATA(5) <= \<const0>\;
  M8_AXIS_TDATA(4) <= \<const0>\;
  M8_AXIS_TDATA(3) <= \<const0>\;
  M8_AXIS_TDATA(2) <= \<const0>\;
  M8_AXIS_TDATA(1) <= \<const0>\;
  M8_AXIS_TDATA(0) <= \<const0>\;
  M8_AXIS_TLAST <= \<const0>\;
  M8_AXIS_TVALID <= \<const0>\;
  M9_AXIS_TDATA(31) <= \<const0>\;
  M9_AXIS_TDATA(30) <= \<const0>\;
  M9_AXIS_TDATA(29) <= \<const0>\;
  M9_AXIS_TDATA(28) <= \<const0>\;
  M9_AXIS_TDATA(27) <= \<const0>\;
  M9_AXIS_TDATA(26) <= \<const0>\;
  M9_AXIS_TDATA(25) <= \<const0>\;
  M9_AXIS_TDATA(24) <= \<const0>\;
  M9_AXIS_TDATA(23) <= \<const0>\;
  M9_AXIS_TDATA(22) <= \<const0>\;
  M9_AXIS_TDATA(21) <= \<const0>\;
  M9_AXIS_TDATA(20) <= \<const0>\;
  M9_AXIS_TDATA(19) <= \<const0>\;
  M9_AXIS_TDATA(18) <= \<const0>\;
  M9_AXIS_TDATA(17) <= \<const0>\;
  M9_AXIS_TDATA(16) <= \<const0>\;
  M9_AXIS_TDATA(15) <= \<const0>\;
  M9_AXIS_TDATA(14) <= \<const0>\;
  M9_AXIS_TDATA(13) <= \<const0>\;
  M9_AXIS_TDATA(12) <= \<const0>\;
  M9_AXIS_TDATA(11) <= \<const0>\;
  M9_AXIS_TDATA(10) <= \<const0>\;
  M9_AXIS_TDATA(9) <= \<const0>\;
  M9_AXIS_TDATA(8) <= \<const0>\;
  M9_AXIS_TDATA(7) <= \<const0>\;
  M9_AXIS_TDATA(6) <= \<const0>\;
  M9_AXIS_TDATA(5) <= \<const0>\;
  M9_AXIS_TDATA(4) <= \<const0>\;
  M9_AXIS_TDATA(3) <= \<const0>\;
  M9_AXIS_TDATA(2) <= \<const0>\;
  M9_AXIS_TDATA(1) <= \<const0>\;
  M9_AXIS_TDATA(0) <= \<const0>\;
  M9_AXIS_TLAST <= \<const0>\;
  M9_AXIS_TVALID <= \<const0>\;
  MB_Error <= \<const0>\;
  MB_Halted <= \<const0>\;
  M_AXI_DC_ACREADY <= \<const0>\;
  M_AXI_DC_ARADDR(31) <= \<const0>\;
  M_AXI_DC_ARADDR(30) <= \<const0>\;
  M_AXI_DC_ARADDR(29) <= \<const0>\;
  M_AXI_DC_ARADDR(28) <= \<const0>\;
  M_AXI_DC_ARADDR(27) <= \<const0>\;
  M_AXI_DC_ARADDR(26) <= \<const0>\;
  M_AXI_DC_ARADDR(25) <= \<const0>\;
  M_AXI_DC_ARADDR(24) <= \<const0>\;
  M_AXI_DC_ARADDR(23) <= \<const0>\;
  M_AXI_DC_ARADDR(22) <= \<const0>\;
  M_AXI_DC_ARADDR(21) <= \<const0>\;
  M_AXI_DC_ARADDR(20) <= \<const0>\;
  M_AXI_DC_ARADDR(19) <= \<const0>\;
  M_AXI_DC_ARADDR(18) <= \<const0>\;
  M_AXI_DC_ARADDR(17) <= \<const0>\;
  M_AXI_DC_ARADDR(16) <= \<const0>\;
  M_AXI_DC_ARADDR(15) <= \<const0>\;
  M_AXI_DC_ARADDR(14) <= \<const0>\;
  M_AXI_DC_ARADDR(13) <= \<const0>\;
  M_AXI_DC_ARADDR(12) <= \<const0>\;
  M_AXI_DC_ARADDR(11) <= \<const0>\;
  M_AXI_DC_ARADDR(10) <= \<const0>\;
  M_AXI_DC_ARADDR(9) <= \<const0>\;
  M_AXI_DC_ARADDR(8) <= \<const0>\;
  M_AXI_DC_ARADDR(7) <= \<const0>\;
  M_AXI_DC_ARADDR(6) <= \<const0>\;
  M_AXI_DC_ARADDR(5) <= \<const0>\;
  M_AXI_DC_ARADDR(4) <= \<const0>\;
  M_AXI_DC_ARADDR(3) <= \<const0>\;
  M_AXI_DC_ARADDR(2) <= \<const0>\;
  M_AXI_DC_ARADDR(1) <= \<const0>\;
  M_AXI_DC_ARADDR(0) <= \<const0>\;
  M_AXI_DC_ARBAR(1) <= \<const0>\;
  M_AXI_DC_ARBAR(0) <= \<const0>\;
  M_AXI_DC_ARBURST(1) <= \<const0>\;
  M_AXI_DC_ARBURST(0) <= \<const0>\;
  M_AXI_DC_ARCACHE(3) <= \<const0>\;
  M_AXI_DC_ARCACHE(2) <= \<const0>\;
  M_AXI_DC_ARCACHE(1) <= \<const0>\;
  M_AXI_DC_ARCACHE(0) <= \<const0>\;
  M_AXI_DC_ARDOMAIN(1) <= \<const0>\;
  M_AXI_DC_ARDOMAIN(0) <= \<const0>\;
  M_AXI_DC_ARID(0) <= \<const0>\;
  M_AXI_DC_ARLEN(7) <= \<const0>\;
  M_AXI_DC_ARLEN(6) <= \<const0>\;
  M_AXI_DC_ARLEN(5) <= \<const0>\;
  M_AXI_DC_ARLEN(4) <= \<const0>\;
  M_AXI_DC_ARLEN(3) <= \<const0>\;
  M_AXI_DC_ARLEN(2) <= \<const0>\;
  M_AXI_DC_ARLEN(1) <= \<const0>\;
  M_AXI_DC_ARLEN(0) <= \<const0>\;
  M_AXI_DC_ARLOCK <= \<const0>\;
  M_AXI_DC_ARPROT(2) <= \<const0>\;
  M_AXI_DC_ARPROT(1) <= \<const0>\;
  M_AXI_DC_ARPROT(0) <= \<const0>\;
  M_AXI_DC_ARQOS(3) <= \<const0>\;
  M_AXI_DC_ARQOS(2) <= \<const0>\;
  M_AXI_DC_ARQOS(1) <= \<const0>\;
  M_AXI_DC_ARQOS(0) <= \<const0>\;
  M_AXI_DC_ARSIZE(2) <= \<const0>\;
  M_AXI_DC_ARSIZE(1) <= \<const0>\;
  M_AXI_DC_ARSIZE(0) <= \<const0>\;
  M_AXI_DC_ARSNOOP(3) <= \<const0>\;
  M_AXI_DC_ARSNOOP(2) <= \<const0>\;
  M_AXI_DC_ARSNOOP(1) <= \<const0>\;
  M_AXI_DC_ARSNOOP(0) <= \<const0>\;
  M_AXI_DC_ARUSER(4) <= \<const0>\;
  M_AXI_DC_ARUSER(3) <= \<const0>\;
  M_AXI_DC_ARUSER(2) <= \<const0>\;
  M_AXI_DC_ARUSER(1) <= \<const0>\;
  M_AXI_DC_ARUSER(0) <= \<const0>\;
  M_AXI_DC_ARVALID <= \<const0>\;
  M_AXI_DC_AWADDR(31) <= \<const0>\;
  M_AXI_DC_AWADDR(30) <= \<const0>\;
  M_AXI_DC_AWADDR(29) <= \<const0>\;
  M_AXI_DC_AWADDR(28) <= \<const0>\;
  M_AXI_DC_AWADDR(27) <= \<const0>\;
  M_AXI_DC_AWADDR(26) <= \<const0>\;
  M_AXI_DC_AWADDR(25) <= \<const0>\;
  M_AXI_DC_AWADDR(24) <= \<const0>\;
  M_AXI_DC_AWADDR(23) <= \<const0>\;
  M_AXI_DC_AWADDR(22) <= \<const0>\;
  M_AXI_DC_AWADDR(21) <= \<const0>\;
  M_AXI_DC_AWADDR(20) <= \<const0>\;
  M_AXI_DC_AWADDR(19) <= \<const0>\;
  M_AXI_DC_AWADDR(18) <= \<const0>\;
  M_AXI_DC_AWADDR(17) <= \<const0>\;
  M_AXI_DC_AWADDR(16) <= \<const0>\;
  M_AXI_DC_AWADDR(15) <= \<const0>\;
  M_AXI_DC_AWADDR(14) <= \<const0>\;
  M_AXI_DC_AWADDR(13) <= \<const0>\;
  M_AXI_DC_AWADDR(12) <= \<const0>\;
  M_AXI_DC_AWADDR(11) <= \<const0>\;
  M_AXI_DC_AWADDR(10) <= \<const0>\;
  M_AXI_DC_AWADDR(9) <= \<const0>\;
  M_AXI_DC_AWADDR(8) <= \<const0>\;
  M_AXI_DC_AWADDR(7) <= \<const0>\;
  M_AXI_DC_AWADDR(6) <= \<const0>\;
  M_AXI_DC_AWADDR(5) <= \<const0>\;
  M_AXI_DC_AWADDR(4) <= \<const0>\;
  M_AXI_DC_AWADDR(3) <= \<const0>\;
  M_AXI_DC_AWADDR(2) <= \<const0>\;
  M_AXI_DC_AWADDR(1) <= \<const0>\;
  M_AXI_DC_AWADDR(0) <= \<const0>\;
  M_AXI_DC_AWBAR(1) <= \<const0>\;
  M_AXI_DC_AWBAR(0) <= \<const0>\;
  M_AXI_DC_AWBURST(1) <= \<const0>\;
  M_AXI_DC_AWBURST(0) <= \<const0>\;
  M_AXI_DC_AWCACHE(3) <= \<const0>\;
  M_AXI_DC_AWCACHE(2) <= \<const0>\;
  M_AXI_DC_AWCACHE(1) <= \<const0>\;
  M_AXI_DC_AWCACHE(0) <= \<const0>\;
  M_AXI_DC_AWDOMAIN(1) <= \<const0>\;
  M_AXI_DC_AWDOMAIN(0) <= \<const0>\;
  M_AXI_DC_AWID(0) <= \<const0>\;
  M_AXI_DC_AWLEN(7) <= \<const0>\;
  M_AXI_DC_AWLEN(6) <= \<const0>\;
  M_AXI_DC_AWLEN(5) <= \<const0>\;
  M_AXI_DC_AWLEN(4) <= \<const0>\;
  M_AXI_DC_AWLEN(3) <= \<const0>\;
  M_AXI_DC_AWLEN(2) <= \<const0>\;
  M_AXI_DC_AWLEN(1) <= \<const0>\;
  M_AXI_DC_AWLEN(0) <= \<const0>\;
  M_AXI_DC_AWLOCK <= \<const0>\;
  M_AXI_DC_AWPROT(2) <= \<const0>\;
  M_AXI_DC_AWPROT(1) <= \<const0>\;
  M_AXI_DC_AWPROT(0) <= \<const0>\;
  M_AXI_DC_AWQOS(3) <= \<const0>\;
  M_AXI_DC_AWQOS(2) <= \<const0>\;
  M_AXI_DC_AWQOS(1) <= \<const0>\;
  M_AXI_DC_AWQOS(0) <= \<const0>\;
  M_AXI_DC_AWSIZE(2) <= \<const0>\;
  M_AXI_DC_AWSIZE(1) <= \<const0>\;
  M_AXI_DC_AWSIZE(0) <= \<const0>\;
  M_AXI_DC_AWSNOOP(2) <= \<const0>\;
  M_AXI_DC_AWSNOOP(1) <= \<const0>\;
  M_AXI_DC_AWSNOOP(0) <= \<const0>\;
  M_AXI_DC_AWUSER(4) <= \<const0>\;
  M_AXI_DC_AWUSER(3) <= \<const0>\;
  M_AXI_DC_AWUSER(2) <= \<const0>\;
  M_AXI_DC_AWUSER(1) <= \<const0>\;
  M_AXI_DC_AWUSER(0) <= \<const0>\;
  M_AXI_DC_AWVALID <= \<const0>\;
  M_AXI_DC_BREADY <= \<const0>\;
  M_AXI_DC_CDDATA(31) <= \<const0>\;
  M_AXI_DC_CDDATA(30) <= \<const0>\;
  M_AXI_DC_CDDATA(29) <= \<const0>\;
  M_AXI_DC_CDDATA(28) <= \<const0>\;
  M_AXI_DC_CDDATA(27) <= \<const0>\;
  M_AXI_DC_CDDATA(26) <= \<const0>\;
  M_AXI_DC_CDDATA(25) <= \<const0>\;
  M_AXI_DC_CDDATA(24) <= \<const0>\;
  M_AXI_DC_CDDATA(23) <= \<const0>\;
  M_AXI_DC_CDDATA(22) <= \<const0>\;
  M_AXI_DC_CDDATA(21) <= \<const0>\;
  M_AXI_DC_CDDATA(20) <= \<const0>\;
  M_AXI_DC_CDDATA(19) <= \<const0>\;
  M_AXI_DC_CDDATA(18) <= \<const0>\;
  M_AXI_DC_CDDATA(17) <= \<const0>\;
  M_AXI_DC_CDDATA(16) <= \<const0>\;
  M_AXI_DC_CDDATA(15) <= \<const0>\;
  M_AXI_DC_CDDATA(14) <= \<const0>\;
  M_AXI_DC_CDDATA(13) <= \<const0>\;
  M_AXI_DC_CDDATA(12) <= \<const0>\;
  M_AXI_DC_CDDATA(11) <= \<const0>\;
  M_AXI_DC_CDDATA(10) <= \<const0>\;
  M_AXI_DC_CDDATA(9) <= \<const0>\;
  M_AXI_DC_CDDATA(8) <= \<const0>\;
  M_AXI_DC_CDDATA(7) <= \<const0>\;
  M_AXI_DC_CDDATA(6) <= \<const0>\;
  M_AXI_DC_CDDATA(5) <= \<const0>\;
  M_AXI_DC_CDDATA(4) <= \<const0>\;
  M_AXI_DC_CDDATA(3) <= \<const0>\;
  M_AXI_DC_CDDATA(2) <= \<const0>\;
  M_AXI_DC_CDDATA(1) <= \<const0>\;
  M_AXI_DC_CDDATA(0) <= \<const0>\;
  M_AXI_DC_CDLAST <= \<const0>\;
  M_AXI_DC_CDVALID <= \<const0>\;
  M_AXI_DC_CRRESP(4) <= \<const0>\;
  M_AXI_DC_CRRESP(3) <= \<const0>\;
  M_AXI_DC_CRRESP(2) <= \<const0>\;
  M_AXI_DC_CRRESP(1) <= \<const0>\;
  M_AXI_DC_CRRESP(0) <= \<const0>\;
  M_AXI_DC_CRVALID <= \<const0>\;
  M_AXI_DC_RACK <= \<const0>\;
  M_AXI_DC_RREADY <= \<const0>\;
  M_AXI_DC_WACK <= \<const0>\;
  M_AXI_DC_WDATA(31) <= \<const0>\;
  M_AXI_DC_WDATA(30) <= \<const0>\;
  M_AXI_DC_WDATA(29) <= \<const0>\;
  M_AXI_DC_WDATA(28) <= \<const0>\;
  M_AXI_DC_WDATA(27) <= \<const0>\;
  M_AXI_DC_WDATA(26) <= \<const0>\;
  M_AXI_DC_WDATA(25) <= \<const0>\;
  M_AXI_DC_WDATA(24) <= \<const0>\;
  M_AXI_DC_WDATA(23) <= \<const0>\;
  M_AXI_DC_WDATA(22) <= \<const0>\;
  M_AXI_DC_WDATA(21) <= \<const0>\;
  M_AXI_DC_WDATA(20) <= \<const0>\;
  M_AXI_DC_WDATA(19) <= \<const0>\;
  M_AXI_DC_WDATA(18) <= \<const0>\;
  M_AXI_DC_WDATA(17) <= \<const0>\;
  M_AXI_DC_WDATA(16) <= \<const0>\;
  M_AXI_DC_WDATA(15) <= \<const0>\;
  M_AXI_DC_WDATA(14) <= \<const0>\;
  M_AXI_DC_WDATA(13) <= \<const0>\;
  M_AXI_DC_WDATA(12) <= \<const0>\;
  M_AXI_DC_WDATA(11) <= \<const0>\;
  M_AXI_DC_WDATA(10) <= \<const0>\;
  M_AXI_DC_WDATA(9) <= \<const0>\;
  M_AXI_DC_WDATA(8) <= \<const0>\;
  M_AXI_DC_WDATA(7) <= \<const0>\;
  M_AXI_DC_WDATA(6) <= \<const0>\;
  M_AXI_DC_WDATA(5) <= \<const0>\;
  M_AXI_DC_WDATA(4) <= \<const0>\;
  M_AXI_DC_WDATA(3) <= \<const0>\;
  M_AXI_DC_WDATA(2) <= \<const0>\;
  M_AXI_DC_WDATA(1) <= \<const0>\;
  M_AXI_DC_WDATA(0) <= \<const0>\;
  M_AXI_DC_WLAST <= \<const0>\;
  M_AXI_DC_WSTRB(3) <= \<const0>\;
  M_AXI_DC_WSTRB(2) <= \<const0>\;
  M_AXI_DC_WSTRB(1) <= \<const0>\;
  M_AXI_DC_WSTRB(0) <= \<const0>\;
  M_AXI_DC_WUSER(0) <= \<const0>\;
  M_AXI_DC_WVALID <= \<const0>\;
  M_AXI_DP_ARADDR(31 downto 0) <= \^m_axi_dp_araddr\(31 downto 0);
  M_AXI_DP_ARBURST(1) <= \<const0>\;
  M_AXI_DP_ARBURST(0) <= \<const1>\;
  M_AXI_DP_ARCACHE(3) <= \<const0>\;
  M_AXI_DP_ARCACHE(2) <= \<const0>\;
  M_AXI_DP_ARCACHE(1) <= \<const1>\;
  M_AXI_DP_ARCACHE(0) <= \<const1>\;
  M_AXI_DP_ARID(0) <= \<const0>\;
  M_AXI_DP_ARLEN(7) <= \<const0>\;
  M_AXI_DP_ARLEN(6) <= \<const0>\;
  M_AXI_DP_ARLEN(5) <= \<const0>\;
  M_AXI_DP_ARLEN(4) <= \<const0>\;
  M_AXI_DP_ARLEN(3) <= \<const0>\;
  M_AXI_DP_ARLEN(2) <= \<const0>\;
  M_AXI_DP_ARLEN(1) <= \<const0>\;
  M_AXI_DP_ARLEN(0) <= \<const0>\;
  M_AXI_DP_ARLOCK <= \<const0>\;
  M_AXI_DP_ARPROT(2) <= \<const0>\;
  M_AXI_DP_ARPROT(1) <= \<const0>\;
  M_AXI_DP_ARPROT(0) <= \<const0>\;
  M_AXI_DP_ARQOS(3) <= \<const1>\;
  M_AXI_DP_ARQOS(2) <= \<const0>\;
  M_AXI_DP_ARQOS(1) <= \<const0>\;
  M_AXI_DP_ARQOS(0) <= \<const0>\;
  M_AXI_DP_ARSIZE(2) <= \<const0>\;
  M_AXI_DP_ARSIZE(1) <= \<const1>\;
  M_AXI_DP_ARSIZE(0) <= \<const0>\;
  M_AXI_DP_ARVALID <= \^m_axi_dp_arvalid\;
  M_AXI_DP_AWADDR(31 downto 0) <= \^m_axi_dp_araddr\(31 downto 0);
  M_AXI_DP_AWBURST(1) <= \<const0>\;
  M_AXI_DP_AWBURST(0) <= \<const1>\;
  M_AXI_DP_AWCACHE(3) <= \<const0>\;
  M_AXI_DP_AWCACHE(2) <= \<const0>\;
  M_AXI_DP_AWCACHE(1) <= \<const1>\;
  M_AXI_DP_AWCACHE(0) <= \<const1>\;
  M_AXI_DP_AWID(0) <= \<const0>\;
  M_AXI_DP_AWLEN(7) <= \<const0>\;
  M_AXI_DP_AWLEN(6) <= \<const0>\;
  M_AXI_DP_AWLEN(5) <= \<const0>\;
  M_AXI_DP_AWLEN(4) <= \<const0>\;
  M_AXI_DP_AWLEN(3) <= \<const0>\;
  M_AXI_DP_AWLEN(2) <= \<const0>\;
  M_AXI_DP_AWLEN(1) <= \<const0>\;
  M_AXI_DP_AWLEN(0) <= \<const0>\;
  M_AXI_DP_AWLOCK <= \<const0>\;
  M_AXI_DP_AWPROT(2) <= \<const0>\;
  M_AXI_DP_AWPROT(1) <= \<const0>\;
  M_AXI_DP_AWPROT(0) <= \<const0>\;
  M_AXI_DP_AWQOS(3) <= \<const1>\;
  M_AXI_DP_AWQOS(2) <= \<const0>\;
  M_AXI_DP_AWQOS(1) <= \<const0>\;
  M_AXI_DP_AWQOS(0) <= \<const0>\;
  M_AXI_DP_AWSIZE(2) <= \<const0>\;
  M_AXI_DP_AWSIZE(1) <= \<const1>\;
  M_AXI_DP_AWSIZE(0) <= \<const0>\;
  M_AXI_DP_AWVALID <= \^m_axi_dp_awvalid\;
  M_AXI_DP_BREADY <= \<const1>\;
  M_AXI_DP_RREADY <= \<const1>\;
  M_AXI_DP_WDATA(31 downto 0) <= \^m_axi_dp_wdata\(31 downto 0);
  M_AXI_DP_WLAST <= \<const1>\;
  M_AXI_DP_WSTRB(3 downto 0) <= \^m_axi_dp_wstrb\(3 downto 0);
  M_AXI_DP_WVALID <= \^m_axi_dp_wvalid\;
  M_AXI_IC_ACREADY <= \<const0>\;
  M_AXI_IC_ARADDR(31) <= \<const0>\;
  M_AXI_IC_ARADDR(30) <= \<const0>\;
  M_AXI_IC_ARADDR(29) <= \<const0>\;
  M_AXI_IC_ARADDR(28) <= \<const0>\;
  M_AXI_IC_ARADDR(27) <= \<const0>\;
  M_AXI_IC_ARADDR(26) <= \<const0>\;
  M_AXI_IC_ARADDR(25) <= \<const0>\;
  M_AXI_IC_ARADDR(24) <= \<const0>\;
  M_AXI_IC_ARADDR(23) <= \<const0>\;
  M_AXI_IC_ARADDR(22) <= \<const0>\;
  M_AXI_IC_ARADDR(21) <= \<const0>\;
  M_AXI_IC_ARADDR(20) <= \<const0>\;
  M_AXI_IC_ARADDR(19) <= \<const0>\;
  M_AXI_IC_ARADDR(18) <= \<const0>\;
  M_AXI_IC_ARADDR(17) <= \<const0>\;
  M_AXI_IC_ARADDR(16) <= \<const0>\;
  M_AXI_IC_ARADDR(15) <= \<const0>\;
  M_AXI_IC_ARADDR(14) <= \<const0>\;
  M_AXI_IC_ARADDR(13) <= \<const0>\;
  M_AXI_IC_ARADDR(12) <= \<const0>\;
  M_AXI_IC_ARADDR(11) <= \<const0>\;
  M_AXI_IC_ARADDR(10) <= \<const0>\;
  M_AXI_IC_ARADDR(9) <= \<const0>\;
  M_AXI_IC_ARADDR(8) <= \<const0>\;
  M_AXI_IC_ARADDR(7) <= \<const0>\;
  M_AXI_IC_ARADDR(6) <= \<const0>\;
  M_AXI_IC_ARADDR(5) <= \<const0>\;
  M_AXI_IC_ARADDR(4) <= \<const0>\;
  M_AXI_IC_ARADDR(3) <= \<const0>\;
  M_AXI_IC_ARADDR(2) <= \<const0>\;
  M_AXI_IC_ARADDR(1) <= \<const0>\;
  M_AXI_IC_ARADDR(0) <= \<const0>\;
  M_AXI_IC_ARBAR(1) <= \<const0>\;
  M_AXI_IC_ARBAR(0) <= \<const0>\;
  M_AXI_IC_ARBURST(1) <= \<const0>\;
  M_AXI_IC_ARBURST(0) <= \<const0>\;
  M_AXI_IC_ARCACHE(3) <= \<const0>\;
  M_AXI_IC_ARCACHE(2) <= \<const0>\;
  M_AXI_IC_ARCACHE(1) <= \<const0>\;
  M_AXI_IC_ARCACHE(0) <= \<const0>\;
  M_AXI_IC_ARDOMAIN(1) <= \<const0>\;
  M_AXI_IC_ARDOMAIN(0) <= \<const0>\;
  M_AXI_IC_ARID(0) <= \<const0>\;
  M_AXI_IC_ARLEN(7) <= \<const0>\;
  M_AXI_IC_ARLEN(6) <= \<const0>\;
  M_AXI_IC_ARLEN(5) <= \<const0>\;
  M_AXI_IC_ARLEN(4) <= \<const0>\;
  M_AXI_IC_ARLEN(3) <= \<const0>\;
  M_AXI_IC_ARLEN(2) <= \<const0>\;
  M_AXI_IC_ARLEN(1) <= \<const0>\;
  M_AXI_IC_ARLEN(0) <= \<const0>\;
  M_AXI_IC_ARLOCK <= \<const0>\;
  M_AXI_IC_ARPROT(2) <= \<const0>\;
  M_AXI_IC_ARPROT(1) <= \<const0>\;
  M_AXI_IC_ARPROT(0) <= \<const0>\;
  M_AXI_IC_ARQOS(3) <= \<const0>\;
  M_AXI_IC_ARQOS(2) <= \<const0>\;
  M_AXI_IC_ARQOS(1) <= \<const0>\;
  M_AXI_IC_ARQOS(0) <= \<const0>\;
  M_AXI_IC_ARSIZE(2) <= \<const0>\;
  M_AXI_IC_ARSIZE(1) <= \<const0>\;
  M_AXI_IC_ARSIZE(0) <= \<const0>\;
  M_AXI_IC_ARSNOOP(3) <= \<const0>\;
  M_AXI_IC_ARSNOOP(2) <= \<const0>\;
  M_AXI_IC_ARSNOOP(1) <= \<const0>\;
  M_AXI_IC_ARSNOOP(0) <= \<const0>\;
  M_AXI_IC_ARUSER(4) <= \<const0>\;
  M_AXI_IC_ARUSER(3) <= \<const0>\;
  M_AXI_IC_ARUSER(2) <= \<const0>\;
  M_AXI_IC_ARUSER(1) <= \<const0>\;
  M_AXI_IC_ARUSER(0) <= \<const0>\;
  M_AXI_IC_ARVALID <= \<const0>\;
  M_AXI_IC_AWADDR(31) <= \<const0>\;
  M_AXI_IC_AWADDR(30) <= \<const0>\;
  M_AXI_IC_AWADDR(29) <= \<const0>\;
  M_AXI_IC_AWADDR(28) <= \<const0>\;
  M_AXI_IC_AWADDR(27) <= \<const0>\;
  M_AXI_IC_AWADDR(26) <= \<const0>\;
  M_AXI_IC_AWADDR(25) <= \<const0>\;
  M_AXI_IC_AWADDR(24) <= \<const0>\;
  M_AXI_IC_AWADDR(23) <= \<const0>\;
  M_AXI_IC_AWADDR(22) <= \<const0>\;
  M_AXI_IC_AWADDR(21) <= \<const0>\;
  M_AXI_IC_AWADDR(20) <= \<const0>\;
  M_AXI_IC_AWADDR(19) <= \<const0>\;
  M_AXI_IC_AWADDR(18) <= \<const0>\;
  M_AXI_IC_AWADDR(17) <= \<const0>\;
  M_AXI_IC_AWADDR(16) <= \<const0>\;
  M_AXI_IC_AWADDR(15) <= \<const0>\;
  M_AXI_IC_AWADDR(14) <= \<const0>\;
  M_AXI_IC_AWADDR(13) <= \<const0>\;
  M_AXI_IC_AWADDR(12) <= \<const0>\;
  M_AXI_IC_AWADDR(11) <= \<const0>\;
  M_AXI_IC_AWADDR(10) <= \<const0>\;
  M_AXI_IC_AWADDR(9) <= \<const0>\;
  M_AXI_IC_AWADDR(8) <= \<const0>\;
  M_AXI_IC_AWADDR(7) <= \<const0>\;
  M_AXI_IC_AWADDR(6) <= \<const0>\;
  M_AXI_IC_AWADDR(5) <= \<const0>\;
  M_AXI_IC_AWADDR(4) <= \<const0>\;
  M_AXI_IC_AWADDR(3) <= \<const0>\;
  M_AXI_IC_AWADDR(2) <= \<const0>\;
  M_AXI_IC_AWADDR(1) <= \<const0>\;
  M_AXI_IC_AWADDR(0) <= \<const0>\;
  M_AXI_IC_AWBAR(1) <= \<const0>\;
  M_AXI_IC_AWBAR(0) <= \<const0>\;
  M_AXI_IC_AWBURST(1) <= \<const0>\;
  M_AXI_IC_AWBURST(0) <= \<const0>\;
  M_AXI_IC_AWCACHE(3) <= \<const0>\;
  M_AXI_IC_AWCACHE(2) <= \<const0>\;
  M_AXI_IC_AWCACHE(1) <= \<const0>\;
  M_AXI_IC_AWCACHE(0) <= \<const0>\;
  M_AXI_IC_AWDOMAIN(1) <= \<const0>\;
  M_AXI_IC_AWDOMAIN(0) <= \<const0>\;
  M_AXI_IC_AWID(0) <= \<const0>\;
  M_AXI_IC_AWLEN(7) <= \<const0>\;
  M_AXI_IC_AWLEN(6) <= \<const0>\;
  M_AXI_IC_AWLEN(5) <= \<const0>\;
  M_AXI_IC_AWLEN(4) <= \<const0>\;
  M_AXI_IC_AWLEN(3) <= \<const0>\;
  M_AXI_IC_AWLEN(2) <= \<const0>\;
  M_AXI_IC_AWLEN(1) <= \<const0>\;
  M_AXI_IC_AWLEN(0) <= \<const0>\;
  M_AXI_IC_AWLOCK <= \<const0>\;
  M_AXI_IC_AWPROT(2) <= \<const0>\;
  M_AXI_IC_AWPROT(1) <= \<const0>\;
  M_AXI_IC_AWPROT(0) <= \<const0>\;
  M_AXI_IC_AWQOS(3) <= \<const0>\;
  M_AXI_IC_AWQOS(2) <= \<const0>\;
  M_AXI_IC_AWQOS(1) <= \<const0>\;
  M_AXI_IC_AWQOS(0) <= \<const0>\;
  M_AXI_IC_AWSIZE(2) <= \<const0>\;
  M_AXI_IC_AWSIZE(1) <= \<const0>\;
  M_AXI_IC_AWSIZE(0) <= \<const0>\;
  M_AXI_IC_AWSNOOP(2) <= \<const0>\;
  M_AXI_IC_AWSNOOP(1) <= \<const0>\;
  M_AXI_IC_AWSNOOP(0) <= \<const0>\;
  M_AXI_IC_AWUSER(4) <= \<const0>\;
  M_AXI_IC_AWUSER(3) <= \<const0>\;
  M_AXI_IC_AWUSER(2) <= \<const0>\;
  M_AXI_IC_AWUSER(1) <= \<const0>\;
  M_AXI_IC_AWUSER(0) <= \<const0>\;
  M_AXI_IC_AWVALID <= \<const0>\;
  M_AXI_IC_BREADY <= \<const0>\;
  M_AXI_IC_CDDATA(31) <= \<const0>\;
  M_AXI_IC_CDDATA(30) <= \<const0>\;
  M_AXI_IC_CDDATA(29) <= \<const0>\;
  M_AXI_IC_CDDATA(28) <= \<const0>\;
  M_AXI_IC_CDDATA(27) <= \<const0>\;
  M_AXI_IC_CDDATA(26) <= \<const0>\;
  M_AXI_IC_CDDATA(25) <= \<const0>\;
  M_AXI_IC_CDDATA(24) <= \<const0>\;
  M_AXI_IC_CDDATA(23) <= \<const0>\;
  M_AXI_IC_CDDATA(22) <= \<const0>\;
  M_AXI_IC_CDDATA(21) <= \<const0>\;
  M_AXI_IC_CDDATA(20) <= \<const0>\;
  M_AXI_IC_CDDATA(19) <= \<const0>\;
  M_AXI_IC_CDDATA(18) <= \<const0>\;
  M_AXI_IC_CDDATA(17) <= \<const0>\;
  M_AXI_IC_CDDATA(16) <= \<const0>\;
  M_AXI_IC_CDDATA(15) <= \<const0>\;
  M_AXI_IC_CDDATA(14) <= \<const0>\;
  M_AXI_IC_CDDATA(13) <= \<const0>\;
  M_AXI_IC_CDDATA(12) <= \<const0>\;
  M_AXI_IC_CDDATA(11) <= \<const0>\;
  M_AXI_IC_CDDATA(10) <= \<const0>\;
  M_AXI_IC_CDDATA(9) <= \<const0>\;
  M_AXI_IC_CDDATA(8) <= \<const0>\;
  M_AXI_IC_CDDATA(7) <= \<const0>\;
  M_AXI_IC_CDDATA(6) <= \<const0>\;
  M_AXI_IC_CDDATA(5) <= \<const0>\;
  M_AXI_IC_CDDATA(4) <= \<const0>\;
  M_AXI_IC_CDDATA(3) <= \<const0>\;
  M_AXI_IC_CDDATA(2) <= \<const0>\;
  M_AXI_IC_CDDATA(1) <= \<const0>\;
  M_AXI_IC_CDDATA(0) <= \<const0>\;
  M_AXI_IC_CDLAST <= \<const0>\;
  M_AXI_IC_CDVALID <= \<const0>\;
  M_AXI_IC_CRRESP(4) <= \<const0>\;
  M_AXI_IC_CRRESP(3) <= \<const0>\;
  M_AXI_IC_CRRESP(2) <= \<const0>\;
  M_AXI_IC_CRRESP(1) <= \<const0>\;
  M_AXI_IC_CRRESP(0) <= \<const0>\;
  M_AXI_IC_CRVALID <= \<const0>\;
  M_AXI_IC_RACK <= \<const0>\;
  M_AXI_IC_RREADY <= \<const0>\;
  M_AXI_IC_WACK <= \<const0>\;
  M_AXI_IC_WDATA(31) <= \<const0>\;
  M_AXI_IC_WDATA(30) <= \<const0>\;
  M_AXI_IC_WDATA(29) <= \<const0>\;
  M_AXI_IC_WDATA(28) <= \<const0>\;
  M_AXI_IC_WDATA(27) <= \<const0>\;
  M_AXI_IC_WDATA(26) <= \<const0>\;
  M_AXI_IC_WDATA(25) <= \<const0>\;
  M_AXI_IC_WDATA(24) <= \<const0>\;
  M_AXI_IC_WDATA(23) <= \<const0>\;
  M_AXI_IC_WDATA(22) <= \<const0>\;
  M_AXI_IC_WDATA(21) <= \<const0>\;
  M_AXI_IC_WDATA(20) <= \<const0>\;
  M_AXI_IC_WDATA(19) <= \<const0>\;
  M_AXI_IC_WDATA(18) <= \<const0>\;
  M_AXI_IC_WDATA(17) <= \<const0>\;
  M_AXI_IC_WDATA(16) <= \<const0>\;
  M_AXI_IC_WDATA(15) <= \<const0>\;
  M_AXI_IC_WDATA(14) <= \<const0>\;
  M_AXI_IC_WDATA(13) <= \<const0>\;
  M_AXI_IC_WDATA(12) <= \<const0>\;
  M_AXI_IC_WDATA(11) <= \<const0>\;
  M_AXI_IC_WDATA(10) <= \<const0>\;
  M_AXI_IC_WDATA(9) <= \<const0>\;
  M_AXI_IC_WDATA(8) <= \<const0>\;
  M_AXI_IC_WDATA(7) <= \<const0>\;
  M_AXI_IC_WDATA(6) <= \<const0>\;
  M_AXI_IC_WDATA(5) <= \<const0>\;
  M_AXI_IC_WDATA(4) <= \<const0>\;
  M_AXI_IC_WDATA(3) <= \<const0>\;
  M_AXI_IC_WDATA(2) <= \<const0>\;
  M_AXI_IC_WDATA(1) <= \<const0>\;
  M_AXI_IC_WDATA(0) <= \<const0>\;
  M_AXI_IC_WLAST <= \<const0>\;
  M_AXI_IC_WSTRB(3) <= \<const0>\;
  M_AXI_IC_WSTRB(2) <= \<const0>\;
  M_AXI_IC_WSTRB(1) <= \<const0>\;
  M_AXI_IC_WSTRB(0) <= \<const0>\;
  M_AXI_IC_WUSER(0) <= \<const0>\;
  M_AXI_IC_WVALID <= \<const0>\;
  M_AXI_IP_ARADDR(31) <= \<const0>\;
  M_AXI_IP_ARADDR(30) <= \<const0>\;
  M_AXI_IP_ARADDR(29) <= \<const0>\;
  M_AXI_IP_ARADDR(28) <= \<const0>\;
  M_AXI_IP_ARADDR(27) <= \<const0>\;
  M_AXI_IP_ARADDR(26) <= \<const0>\;
  M_AXI_IP_ARADDR(25) <= \<const0>\;
  M_AXI_IP_ARADDR(24) <= \<const0>\;
  M_AXI_IP_ARADDR(23) <= \<const0>\;
  M_AXI_IP_ARADDR(22) <= \<const0>\;
  M_AXI_IP_ARADDR(21) <= \<const0>\;
  M_AXI_IP_ARADDR(20) <= \<const0>\;
  M_AXI_IP_ARADDR(19) <= \<const0>\;
  M_AXI_IP_ARADDR(18) <= \<const0>\;
  M_AXI_IP_ARADDR(17) <= \<const0>\;
  M_AXI_IP_ARADDR(16) <= \<const0>\;
  M_AXI_IP_ARADDR(15) <= \<const0>\;
  M_AXI_IP_ARADDR(14) <= \<const0>\;
  M_AXI_IP_ARADDR(13) <= \<const0>\;
  M_AXI_IP_ARADDR(12) <= \<const0>\;
  M_AXI_IP_ARADDR(11) <= \<const0>\;
  M_AXI_IP_ARADDR(10) <= \<const0>\;
  M_AXI_IP_ARADDR(9) <= \<const0>\;
  M_AXI_IP_ARADDR(8) <= \<const0>\;
  M_AXI_IP_ARADDR(7) <= \<const0>\;
  M_AXI_IP_ARADDR(6) <= \<const0>\;
  M_AXI_IP_ARADDR(5) <= \<const0>\;
  M_AXI_IP_ARADDR(4) <= \<const0>\;
  M_AXI_IP_ARADDR(3) <= \<const0>\;
  M_AXI_IP_ARADDR(2) <= \<const0>\;
  M_AXI_IP_ARADDR(1) <= \<const0>\;
  M_AXI_IP_ARADDR(0) <= \<const0>\;
  M_AXI_IP_ARBURST(1) <= \<const0>\;
  M_AXI_IP_ARBURST(0) <= \<const0>\;
  M_AXI_IP_ARCACHE(3) <= \<const0>\;
  M_AXI_IP_ARCACHE(2) <= \<const0>\;
  M_AXI_IP_ARCACHE(1) <= \<const0>\;
  M_AXI_IP_ARCACHE(0) <= \<const0>\;
  M_AXI_IP_ARID(0) <= \<const0>\;
  M_AXI_IP_ARLEN(7) <= \<const0>\;
  M_AXI_IP_ARLEN(6) <= \<const0>\;
  M_AXI_IP_ARLEN(5) <= \<const0>\;
  M_AXI_IP_ARLEN(4) <= \<const0>\;
  M_AXI_IP_ARLEN(3) <= \<const0>\;
  M_AXI_IP_ARLEN(2) <= \<const0>\;
  M_AXI_IP_ARLEN(1) <= \<const0>\;
  M_AXI_IP_ARLEN(0) <= \<const0>\;
  M_AXI_IP_ARLOCK <= \<const0>\;
  M_AXI_IP_ARPROT(2) <= \<const0>\;
  M_AXI_IP_ARPROT(1) <= \<const0>\;
  M_AXI_IP_ARPROT(0) <= \<const0>\;
  M_AXI_IP_ARQOS(3) <= \<const0>\;
  M_AXI_IP_ARQOS(2) <= \<const0>\;
  M_AXI_IP_ARQOS(1) <= \<const0>\;
  M_AXI_IP_ARQOS(0) <= \<const0>\;
  M_AXI_IP_ARSIZE(2) <= \<const0>\;
  M_AXI_IP_ARSIZE(1) <= \<const0>\;
  M_AXI_IP_ARSIZE(0) <= \<const0>\;
  M_AXI_IP_ARVALID <= \<const0>\;
  M_AXI_IP_AWADDR(31) <= \<const0>\;
  M_AXI_IP_AWADDR(30) <= \<const0>\;
  M_AXI_IP_AWADDR(29) <= \<const0>\;
  M_AXI_IP_AWADDR(28) <= \<const0>\;
  M_AXI_IP_AWADDR(27) <= \<const0>\;
  M_AXI_IP_AWADDR(26) <= \<const0>\;
  M_AXI_IP_AWADDR(25) <= \<const0>\;
  M_AXI_IP_AWADDR(24) <= \<const0>\;
  M_AXI_IP_AWADDR(23) <= \<const0>\;
  M_AXI_IP_AWADDR(22) <= \<const0>\;
  M_AXI_IP_AWADDR(21) <= \<const0>\;
  M_AXI_IP_AWADDR(20) <= \<const0>\;
  M_AXI_IP_AWADDR(19) <= \<const0>\;
  M_AXI_IP_AWADDR(18) <= \<const0>\;
  M_AXI_IP_AWADDR(17) <= \<const0>\;
  M_AXI_IP_AWADDR(16) <= \<const0>\;
  M_AXI_IP_AWADDR(15) <= \<const0>\;
  M_AXI_IP_AWADDR(14) <= \<const0>\;
  M_AXI_IP_AWADDR(13) <= \<const0>\;
  M_AXI_IP_AWADDR(12) <= \<const0>\;
  M_AXI_IP_AWADDR(11) <= \<const0>\;
  M_AXI_IP_AWADDR(10) <= \<const0>\;
  M_AXI_IP_AWADDR(9) <= \<const0>\;
  M_AXI_IP_AWADDR(8) <= \<const0>\;
  M_AXI_IP_AWADDR(7) <= \<const0>\;
  M_AXI_IP_AWADDR(6) <= \<const0>\;
  M_AXI_IP_AWADDR(5) <= \<const0>\;
  M_AXI_IP_AWADDR(4) <= \<const0>\;
  M_AXI_IP_AWADDR(3) <= \<const0>\;
  M_AXI_IP_AWADDR(2) <= \<const0>\;
  M_AXI_IP_AWADDR(1) <= \<const0>\;
  M_AXI_IP_AWADDR(0) <= \<const0>\;
  M_AXI_IP_AWBURST(1) <= \<const0>\;
  M_AXI_IP_AWBURST(0) <= \<const0>\;
  M_AXI_IP_AWCACHE(3) <= \<const0>\;
  M_AXI_IP_AWCACHE(2) <= \<const0>\;
  M_AXI_IP_AWCACHE(1) <= \<const0>\;
  M_AXI_IP_AWCACHE(0) <= \<const0>\;
  M_AXI_IP_AWID(0) <= \<const0>\;
  M_AXI_IP_AWLEN(7) <= \<const0>\;
  M_AXI_IP_AWLEN(6) <= \<const0>\;
  M_AXI_IP_AWLEN(5) <= \<const0>\;
  M_AXI_IP_AWLEN(4) <= \<const0>\;
  M_AXI_IP_AWLEN(3) <= \<const0>\;
  M_AXI_IP_AWLEN(2) <= \<const0>\;
  M_AXI_IP_AWLEN(1) <= \<const0>\;
  M_AXI_IP_AWLEN(0) <= \<const0>\;
  M_AXI_IP_AWLOCK <= \<const0>\;
  M_AXI_IP_AWPROT(2) <= \<const0>\;
  M_AXI_IP_AWPROT(1) <= \<const0>\;
  M_AXI_IP_AWPROT(0) <= \<const0>\;
  M_AXI_IP_AWQOS(3) <= \<const0>\;
  M_AXI_IP_AWQOS(2) <= \<const0>\;
  M_AXI_IP_AWQOS(1) <= \<const0>\;
  M_AXI_IP_AWQOS(0) <= \<const0>\;
  M_AXI_IP_AWSIZE(2) <= \<const0>\;
  M_AXI_IP_AWSIZE(1) <= \<const0>\;
  M_AXI_IP_AWSIZE(0) <= \<const0>\;
  M_AXI_IP_AWVALID <= \<const0>\;
  M_AXI_IP_BREADY <= \<const0>\;
  M_AXI_IP_RREADY <= \<const0>\;
  M_AXI_IP_WDATA(31) <= \<const0>\;
  M_AXI_IP_WDATA(30) <= \<const0>\;
  M_AXI_IP_WDATA(29) <= \<const0>\;
  M_AXI_IP_WDATA(28) <= \<const0>\;
  M_AXI_IP_WDATA(27) <= \<const0>\;
  M_AXI_IP_WDATA(26) <= \<const0>\;
  M_AXI_IP_WDATA(25) <= \<const0>\;
  M_AXI_IP_WDATA(24) <= \<const0>\;
  M_AXI_IP_WDATA(23) <= \<const0>\;
  M_AXI_IP_WDATA(22) <= \<const0>\;
  M_AXI_IP_WDATA(21) <= \<const0>\;
  M_AXI_IP_WDATA(20) <= \<const0>\;
  M_AXI_IP_WDATA(19) <= \<const0>\;
  M_AXI_IP_WDATA(18) <= \<const0>\;
  M_AXI_IP_WDATA(17) <= \<const0>\;
  M_AXI_IP_WDATA(16) <= \<const0>\;
  M_AXI_IP_WDATA(15) <= \<const0>\;
  M_AXI_IP_WDATA(14) <= \<const0>\;
  M_AXI_IP_WDATA(13) <= \<const0>\;
  M_AXI_IP_WDATA(12) <= \<const0>\;
  M_AXI_IP_WDATA(11) <= \<const0>\;
  M_AXI_IP_WDATA(10) <= \<const0>\;
  M_AXI_IP_WDATA(9) <= \<const0>\;
  M_AXI_IP_WDATA(8) <= \<const0>\;
  M_AXI_IP_WDATA(7) <= \<const0>\;
  M_AXI_IP_WDATA(6) <= \<const0>\;
  M_AXI_IP_WDATA(5) <= \<const0>\;
  M_AXI_IP_WDATA(4) <= \<const0>\;
  M_AXI_IP_WDATA(3) <= \<const0>\;
  M_AXI_IP_WDATA(2) <= \<const0>\;
  M_AXI_IP_WDATA(1) <= \<const0>\;
  M_AXI_IP_WDATA(0) <= \<const0>\;
  M_AXI_IP_WLAST <= \<const0>\;
  M_AXI_IP_WSTRB(3) <= \<const0>\;
  M_AXI_IP_WSTRB(2) <= \<const0>\;
  M_AXI_IP_WSTRB(1) <= \<const0>\;
  M_AXI_IP_WSTRB(0) <= \<const0>\;
  M_AXI_IP_WVALID <= \<const0>\;
  Read_Strobe <= \^read_strobe\;
  S0_AXIS_TREADY <= \^s0_axis_tready\;
  S10_AXIS_TREADY <= \<const0>\;
  S11_AXIS_TREADY <= \<const0>\;
  S12_AXIS_TREADY <= \<const0>\;
  S13_AXIS_TREADY <= \<const0>\;
  S14_AXIS_TREADY <= \<const0>\;
  S15_AXIS_TREADY <= \<const0>\;
  S1_AXIS_TREADY <= \<const0>\;
  S2_AXIS_TREADY <= \<const0>\;
  S3_AXIS_TREADY <= \<const0>\;
  S4_AXIS_TREADY <= \<const0>\;
  S5_AXIS_TREADY <= \<const0>\;
  S6_AXIS_TREADY <= \<const0>\;
  S7_AXIS_TREADY <= \<const0>\;
  S8_AXIS_TREADY <= \<const0>\;
  S9_AXIS_TREADY <= \<const0>\;
  Trace_DCache_Hit <= \<const0>\;
  Trace_DCache_Rdy <= \<const0>\;
  Trace_DCache_Read <= \<const0>\;
  Trace_DCache_Req <= \<const0>\;
  Trace_Data_Access <= \^trace_data_access\;
  Trace_Data_Address(0 to 31) <= \^trace_data_address\(0 to 31);
  Trace_Data_Byte_Enable(0 to 3) <= \^trace_data_byte_enable\(0 to 3);
  Trace_Data_Read <= \^trace_data_read\;
  Trace_Data_Write <= \^trace_data_write\;
  Trace_Data_Write_Value(0 to 31) <= \^trace_data_write_value\(0 to 31);
  Trace_Delay_Slot <= \^trace_delay_slot\;
  Trace_EX_PipeRun <= \^trace_ex_piperun\;
  Trace_Exception_Kind(0) <= \<const0>\;
  Trace_Exception_Kind(1) <= \<const0>\;
  Trace_Exception_Kind(2) <= \<const0>\;
  Trace_Exception_Kind(3) <= \<const0>\;
  Trace_Exception_Kind(4) <= \<const0>\;
  Trace_Exception_Taken <= \<const0>\;
  Trace_ICache_Hit <= \<const0>\;
  Trace_ICache_Rdy <= \<const0>\;
  Trace_ICache_Req <= \<const0>\;
  Trace_Instruction(0 to 31) <= \^trace_instruction\(0 to 31);
  Trace_Jump_Hit <= \<const0>\;
  Trace_Jump_Taken <= \^trace_jump_taken\;
  Trace_MB_Halted <= \<const0>\;
  Trace_MEM_PipeRun <= \^trace_mem_piperun\;
  Trace_MSR_Reg(0) <= \<const0>\;
  Trace_MSR_Reg(1) <= \<const0>\;
  Trace_MSR_Reg(2) <= \<const0>\;
  Trace_MSR_Reg(3) <= \<const0>\;
  Trace_MSR_Reg(4) <= \<const0>\;
  Trace_MSR_Reg(5) <= \<const0>\;
  Trace_MSR_Reg(6) <= \<const0>\;
  Trace_MSR_Reg(7) <= \<const0>\;
  Trace_MSR_Reg(8) <= \<const0>\;
  Trace_MSR_Reg(9) <= \<const0>\;
  Trace_MSR_Reg(10 to 13) <= \^trace_msr_reg\(10 to 13);
  Trace_MSR_Reg(14) <= \<const0>\;
  Trace_New_Reg_Value(0 to 31) <= \^trace_new_reg_value\(0 to 31);
  Trace_OF_PipeRun <= \^trace_of_piperun\;
  Trace_PC(0 to 31) <= \^trace_pc\(0 to 31);
  Trace_PID_Reg(0) <= \<const0>\;
  Trace_PID_Reg(1) <= \<const0>\;
  Trace_PID_Reg(2) <= \<const0>\;
  Trace_PID_Reg(3) <= \<const0>\;
  Trace_PID_Reg(4) <= \<const0>\;
  Trace_PID_Reg(5) <= \<const0>\;
  Trace_PID_Reg(6) <= \<const0>\;
  Trace_PID_Reg(7) <= \<const0>\;
  Trace_Reg_Addr(0 to 4) <= \^trace_reg_addr\(0 to 4);
  Trace_Reg_Write <= \^trace_reg_write\;
  Trace_Valid_Instr <= \^trace_valid_instr\;
  Write_Strobe <= \^write_strobe\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\LOCKSTEP_Out_reg[1000]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(25),
      Q => \^lockstep_out\(1000),
      R => Reset
    );
\LOCKSTEP_Out_reg[1001]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(24),
      Q => \^lockstep_out\(1001),
      R => Reset
    );
\LOCKSTEP_Out_reg[1002]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(23),
      Q => \^lockstep_out\(1002),
      R => Reset
    );
\LOCKSTEP_Out_reg[1003]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(22),
      Q => \^lockstep_out\(1003),
      R => Reset
    );
\LOCKSTEP_Out_reg[1004]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(21),
      Q => \^lockstep_out\(1004),
      R => Reset
    );
\LOCKSTEP_Out_reg[1005]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(20),
      Q => \^lockstep_out\(1005),
      R => Reset
    );
\LOCKSTEP_Out_reg[1006]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(19),
      Q => \^lockstep_out\(1006),
      R => Reset
    );
\LOCKSTEP_Out_reg[1007]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(18),
      Q => \^lockstep_out\(1007),
      R => Reset
    );
\LOCKSTEP_Out_reg[1008]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(17),
      Q => \^lockstep_out\(1008),
      R => Reset
    );
\LOCKSTEP_Out_reg[1009]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(16),
      Q => \^lockstep_out\(1009),
      R => Reset
    );
\LOCKSTEP_Out_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^d_as\,
      Q => \^lockstep_out\(100),
      R => Reset
    );
\LOCKSTEP_Out_reg[1010]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(15),
      Q => \^lockstep_out\(1010),
      R => Reset
    );
\LOCKSTEP_Out_reg[1011]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(14),
      Q => \^lockstep_out\(1011),
      R => Reset
    );
\LOCKSTEP_Out_reg[1012]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(13),
      Q => \^lockstep_out\(1012),
      R => Reset
    );
\LOCKSTEP_Out_reg[1013]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(12),
      Q => \^lockstep_out\(1013),
      R => Reset
    );
\LOCKSTEP_Out_reg[1014]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(11),
      Q => \^lockstep_out\(1014),
      R => Reset
    );
\LOCKSTEP_Out_reg[1015]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(10),
      Q => \^lockstep_out\(1015),
      R => Reset
    );
\LOCKSTEP_Out_reg[1016]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(9),
      Q => \^lockstep_out\(1016),
      R => Reset
    );
\LOCKSTEP_Out_reg[1017]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(8),
      Q => \^lockstep_out\(1017),
      R => Reset
    );
\LOCKSTEP_Out_reg[1018]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(7),
      Q => \^lockstep_out\(1018),
      R => Reset
    );
\LOCKSTEP_Out_reg[1019]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(6),
      Q => \^lockstep_out\(1019),
      R => Reset
    );
\LOCKSTEP_Out_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^read_strobe\,
      Q => \^lockstep_out\(101),
      R => Reset
    );
\LOCKSTEP_Out_reg[1020]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(5),
      Q => \^lockstep_out\(1020),
      R => Reset
    );
\LOCKSTEP_Out_reg[1021]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(4),
      Q => \^lockstep_out\(1021),
      R => Reset
    );
\LOCKSTEP_Out_reg[1022]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(3),
      Q => \^lockstep_out\(1022),
      R => Reset
    );
\LOCKSTEP_Out_reg[1023]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(2),
      Q => \^lockstep_out\(1023),
      R => Reset
    );
\LOCKSTEP_Out_reg[1024]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(1),
      Q => \^lockstep_out\(1024),
      R => Reset
    );
\LOCKSTEP_Out_reg[1025]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(0),
      Q => \^lockstep_out\(1025),
      R => Reset
    );
\LOCKSTEP_Out_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^write_strobe\,
      Q => \^lockstep_out\(102),
      R => Reset
    );
\LOCKSTEP_Out_reg[1035]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '1',
      Q => \^lockstep_out\(1035),
      R => Reset
    );
\LOCKSTEP_Out_reg[1038]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '1',
      Q => \^lockstep_out\(1038),
      R => Reset
    );
\LOCKSTEP_Out_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^byte_enable\(0),
      Q => \^lockstep_out\(103),
      R => Reset
    );
\LOCKSTEP_Out_reg[1042]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '1',
      Q => \^lockstep_out\(1042),
      R => Reset
    );
\LOCKSTEP_Out_reg[1043]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '1',
      Q => \^lockstep_out\(1043),
      R => Reset
    );
\LOCKSTEP_Out_reg[1047]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '1',
      Q => \^lockstep_out\(1047),
      R => Reset
    );
\LOCKSTEP_Out_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^byte_enable\(1),
      Q => \^lockstep_out\(104),
      R => Reset
    );
\LOCKSTEP_Out_reg[1051]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_arvalid\,
      Q => \^lockstep_out\(1051),
      R => Reset
    );
\LOCKSTEP_Out_reg[1052]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '1',
      Q => \^lockstep_out\(1052),
      R => Reset
    );
\LOCKSTEP_Out_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^byte_enable\(2),
      Q => \^lockstep_out\(105),
      R => Reset
    );
\LOCKSTEP_Out_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^byte_enable\(3),
      Q => \^lockstep_out\(106),
      R => Reset
    );
\LOCKSTEP_Out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(6),
      Q => \^lockstep_out\(10),
      R => Reset
    );
\LOCKSTEP_Out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(7),
      Q => \^lockstep_out\(11),
      R => Reset
    );
\LOCKSTEP_Out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(8),
      Q => \^lockstep_out\(12),
      R => Reset
    );
\LOCKSTEP_Out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(9),
      Q => \^lockstep_out\(13),
      R => Reset
    );
\LOCKSTEP_Out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(10),
      Q => \^lockstep_out\(14),
      R => Reset
    );
\LOCKSTEP_Out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(11),
      Q => \^lockstep_out\(15),
      R => Reset
    );
\LOCKSTEP_Out_reg[1645]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tlast\,
      Q => \^lockstep_out\(1645),
      R => Reset
    );
\LOCKSTEP_Out_reg[1646]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(31),
      Q => \^lockstep_out\(1646),
      R => Reset
    );
\LOCKSTEP_Out_reg[1647]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(30),
      Q => \^lockstep_out\(1647),
      R => Reset
    );
\LOCKSTEP_Out_reg[1648]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(29),
      Q => \^lockstep_out\(1648),
      R => Reset
    );
\LOCKSTEP_Out_reg[1649]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(28),
      Q => \^lockstep_out\(1649),
      R => Reset
    );
\LOCKSTEP_Out_reg[1650]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(27),
      Q => \^lockstep_out\(1650),
      R => Reset
    );
\LOCKSTEP_Out_reg[1651]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(26),
      Q => \^lockstep_out\(1651),
      R => Reset
    );
\LOCKSTEP_Out_reg[1652]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(25),
      Q => \^lockstep_out\(1652),
      R => Reset
    );
\LOCKSTEP_Out_reg[1653]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(24),
      Q => \^lockstep_out\(1653),
      R => Reset
    );
\LOCKSTEP_Out_reg[1654]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(23),
      Q => \^lockstep_out\(1654),
      R => Reset
    );
\LOCKSTEP_Out_reg[1655]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(22),
      Q => \^lockstep_out\(1655),
      R => Reset
    );
\LOCKSTEP_Out_reg[1656]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(21),
      Q => \^lockstep_out\(1656),
      R => Reset
    );
\LOCKSTEP_Out_reg[1657]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(20),
      Q => \^lockstep_out\(1657),
      R => Reset
    );
\LOCKSTEP_Out_reg[1658]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(19),
      Q => \^lockstep_out\(1658),
      R => Reset
    );
\LOCKSTEP_Out_reg[1659]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(18),
      Q => \^lockstep_out\(1659),
      R => Reset
    );
\LOCKSTEP_Out_reg[1660]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(17),
      Q => \^lockstep_out\(1660),
      R => Reset
    );
\LOCKSTEP_Out_reg[1661]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(16),
      Q => \^lockstep_out\(1661),
      R => Reset
    );
\LOCKSTEP_Out_reg[1662]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(15),
      Q => \^lockstep_out\(1662),
      R => Reset
    );
\LOCKSTEP_Out_reg[1663]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(14),
      Q => \^lockstep_out\(1663),
      R => Reset
    );
\LOCKSTEP_Out_reg[1664]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(13),
      Q => \^lockstep_out\(1664),
      R => Reset
    );
\LOCKSTEP_Out_reg[1665]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(12),
      Q => \^lockstep_out\(1665),
      R => Reset
    );
\LOCKSTEP_Out_reg[1666]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(11),
      Q => \^lockstep_out\(1666),
      R => Reset
    );
\LOCKSTEP_Out_reg[1667]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(10),
      Q => \^lockstep_out\(1667),
      R => Reset
    );
\LOCKSTEP_Out_reg[1668]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(9),
      Q => \^lockstep_out\(1668),
      R => Reset
    );
\LOCKSTEP_Out_reg[1669]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(8),
      Q => \^lockstep_out\(1669),
      R => Reset
    );
\LOCKSTEP_Out_reg[1670]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(7),
      Q => \^lockstep_out\(1670),
      R => Reset
    );
\LOCKSTEP_Out_reg[1671]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(6),
      Q => \^lockstep_out\(1671),
      R => Reset
    );
\LOCKSTEP_Out_reg[1672]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(5),
      Q => \^lockstep_out\(1672),
      R => Reset
    );
\LOCKSTEP_Out_reg[1673]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(4),
      Q => \^lockstep_out\(1673),
      R => Reset
    );
\LOCKSTEP_Out_reg[1674]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(3),
      Q => \^lockstep_out\(1674),
      R => Reset
    );
\LOCKSTEP_Out_reg[1675]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(2),
      Q => \^lockstep_out\(1675),
      R => Reset
    );
\LOCKSTEP_Out_reg[1676]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(1),
      Q => \^lockstep_out\(1676),
      R => Reset
    );
\LOCKSTEP_Out_reg[1677]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tdata\(0),
      Q => \^lockstep_out\(1677),
      R => Reset
    );
\LOCKSTEP_Out_reg[1678]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m0_axis_tvalid\,
      Q => \^lockstep_out\(1678),
      R => Reset
    );
\LOCKSTEP_Out_reg[1679]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^s0_axis_tready\,
      Q => \^lockstep_out\(1679),
      R => Reset
    );
\LOCKSTEP_Out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(12),
      Q => \^lockstep_out\(16),
      R => Reset
    );
\LOCKSTEP_Out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(13),
      Q => \^lockstep_out\(17),
      R => Reset
    );
\LOCKSTEP_Out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(14),
      Q => \^lockstep_out\(18),
      R => Reset
    );
\LOCKSTEP_Out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(15),
      Q => \^lockstep_out\(19),
      R => Reset
    );
\LOCKSTEP_Out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(16),
      Q => \^lockstep_out\(20),
      R => Reset
    );
\LOCKSTEP_Out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(17),
      Q => \^lockstep_out\(21),
      R => Reset
    );
\LOCKSTEP_Out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(18),
      Q => \^lockstep_out\(22),
      R => Reset
    );
\LOCKSTEP_Out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(19),
      Q => \^lockstep_out\(23),
      R => Reset
    );
\LOCKSTEP_Out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(20),
      Q => \^lockstep_out\(24),
      R => Reset
    );
\LOCKSTEP_Out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(21),
      Q => \^lockstep_out\(25),
      R => Reset
    );
\LOCKSTEP_Out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(22),
      Q => \^lockstep_out\(26),
      R => Reset
    );
\LOCKSTEP_Out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(23),
      Q => \^lockstep_out\(27),
      R => Reset
    );
\LOCKSTEP_Out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(24),
      Q => \^lockstep_out\(28),
      R => Reset
    );
\LOCKSTEP_Out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(25),
      Q => \^lockstep_out\(29),
      R => Reset
    );
\LOCKSTEP_Out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^ifetch\,
      Q => \^lockstep_out\(2),
      R => Reset
    );
\LOCKSTEP_Out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(26),
      Q => \^lockstep_out\(30),
      R => Reset
    );
\LOCKSTEP_Out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(27),
      Q => \^lockstep_out\(31),
      R => Reset
    );
\LOCKSTEP_Out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(28),
      Q => \^lockstep_out\(32),
      R => Reset
    );
\LOCKSTEP_Out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(29),
      Q => \^lockstep_out\(33),
      R => Reset
    );
\LOCKSTEP_Out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(30),
      Q => \^lockstep_out\(34),
      R => Reset
    );
\LOCKSTEP_Out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(31),
      Q => \^lockstep_out\(35),
      R => Reset
    );
\LOCKSTEP_Out_reg[3675]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(0),
      Q => \^lockstep_out\(3675),
      R => Reset
    );
\LOCKSTEP_Out_reg[3676]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(1),
      Q => \^lockstep_out\(3676),
      R => Reset
    );
\LOCKSTEP_Out_reg[3677]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(2),
      Q => \^lockstep_out\(3677),
      R => Reset
    );
\LOCKSTEP_Out_reg[3678]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(3),
      Q => \^lockstep_out\(3678),
      R => Reset
    );
\LOCKSTEP_Out_reg[3679]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(4),
      Q => \^lockstep_out\(3679),
      R => Reset
    );
\LOCKSTEP_Out_reg[3680]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(5),
      Q => \^lockstep_out\(3680),
      R => Reset
    );
\LOCKSTEP_Out_reg[3681]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(6),
      Q => \^lockstep_out\(3681),
      R => Reset
    );
\LOCKSTEP_Out_reg[3682]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(7),
      Q => \^lockstep_out\(3682),
      R => Reset
    );
\LOCKSTEP_Out_reg[3683]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(8),
      Q => \^lockstep_out\(3683),
      R => Reset
    );
\LOCKSTEP_Out_reg[3684]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(9),
      Q => \^lockstep_out\(3684),
      R => Reset
    );
\LOCKSTEP_Out_reg[3685]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(10),
      Q => \^lockstep_out\(3685),
      R => Reset
    );
\LOCKSTEP_Out_reg[3686]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(11),
      Q => \^lockstep_out\(3686),
      R => Reset
    );
\LOCKSTEP_Out_reg[3687]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(12),
      Q => \^lockstep_out\(3687),
      R => Reset
    );
\LOCKSTEP_Out_reg[3688]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(13),
      Q => \^lockstep_out\(3688),
      R => Reset
    );
\LOCKSTEP_Out_reg[3689]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(14),
      Q => \^lockstep_out\(3689),
      R => Reset
    );
\LOCKSTEP_Out_reg[3690]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(15),
      Q => \^lockstep_out\(3690),
      R => Reset
    );
\LOCKSTEP_Out_reg[3691]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(16),
      Q => \^lockstep_out\(3691),
      R => Reset
    );
\LOCKSTEP_Out_reg[3692]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(17),
      Q => \^lockstep_out\(3692),
      R => Reset
    );
\LOCKSTEP_Out_reg[3693]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(18),
      Q => \^lockstep_out\(3693),
      R => Reset
    );
\LOCKSTEP_Out_reg[3694]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(19),
      Q => \^lockstep_out\(3694),
      R => Reset
    );
\LOCKSTEP_Out_reg[3695]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(20),
      Q => \^lockstep_out\(3695),
      R => Reset
    );
\LOCKSTEP_Out_reg[3696]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(21),
      Q => \^lockstep_out\(3696),
      R => Reset
    );
\LOCKSTEP_Out_reg[3697]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(22),
      Q => \^lockstep_out\(3697),
      R => Reset
    );
\LOCKSTEP_Out_reg[3698]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(23),
      Q => \^lockstep_out\(3698),
      R => Reset
    );
\LOCKSTEP_Out_reg[3699]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(24),
      Q => \^lockstep_out\(3699),
      R => Reset
    );
\LOCKSTEP_Out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(0),
      Q => \^lockstep_out\(36),
      R => Reset
    );
\LOCKSTEP_Out_reg[3700]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(25),
      Q => \^lockstep_out\(3700),
      R => Reset
    );
\LOCKSTEP_Out_reg[3701]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(26),
      Q => \^lockstep_out\(3701),
      R => Reset
    );
\LOCKSTEP_Out_reg[3702]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(27),
      Q => \^lockstep_out\(3702),
      R => Reset
    );
\LOCKSTEP_Out_reg[3703]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(28),
      Q => \^lockstep_out\(3703),
      R => Reset
    );
\LOCKSTEP_Out_reg[3704]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(29),
      Q => \^lockstep_out\(3704),
      R => Reset
    );
\LOCKSTEP_Out_reg[3705]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(30),
      Q => \^lockstep_out\(3705),
      R => Reset
    );
\LOCKSTEP_Out_reg[3706]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(31),
      Q => \^lockstep_out\(3706),
      R => Reset
    );
\LOCKSTEP_Out_reg[3707]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_valid_instr\,
      Q => \^lockstep_out\(3707),
      R => Reset
    );
\LOCKSTEP_Out_reg[3708]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(0),
      Q => \^lockstep_out\(3708),
      R => Reset
    );
\LOCKSTEP_Out_reg[3709]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(1),
      Q => \^lockstep_out\(3709),
      R => Reset
    );
\LOCKSTEP_Out_reg[3710]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(2),
      Q => \^lockstep_out\(3710),
      R => Reset
    );
\LOCKSTEP_Out_reg[3711]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(3),
      Q => \^lockstep_out\(3711),
      R => Reset
    );
\LOCKSTEP_Out_reg[3712]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(4),
      Q => \^lockstep_out\(3712),
      R => Reset
    );
\LOCKSTEP_Out_reg[3713]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(5),
      Q => \^lockstep_out\(3713),
      R => Reset
    );
\LOCKSTEP_Out_reg[3714]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(6),
      Q => \^lockstep_out\(3714),
      R => Reset
    );
\LOCKSTEP_Out_reg[3715]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(7),
      Q => \^lockstep_out\(3715),
      R => Reset
    );
\LOCKSTEP_Out_reg[3716]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(8),
      Q => \^lockstep_out\(3716),
      R => Reset
    );
\LOCKSTEP_Out_reg[3717]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(9),
      Q => \^lockstep_out\(3717),
      R => Reset
    );
\LOCKSTEP_Out_reg[3718]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(10),
      Q => \^lockstep_out\(3718),
      R => Reset
    );
\LOCKSTEP_Out_reg[3719]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(11),
      Q => \^lockstep_out\(3719),
      R => Reset
    );
\LOCKSTEP_Out_reg[3720]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(12),
      Q => \^lockstep_out\(3720),
      R => Reset
    );
\LOCKSTEP_Out_reg[3721]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(13),
      Q => \^lockstep_out\(3721),
      R => Reset
    );
\LOCKSTEP_Out_reg[3722]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(14),
      Q => \^lockstep_out\(3722),
      R => Reset
    );
\LOCKSTEP_Out_reg[3723]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(15),
      Q => \^lockstep_out\(3723),
      R => Reset
    );
\LOCKSTEP_Out_reg[3724]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(16),
      Q => \^lockstep_out\(3724),
      R => Reset
    );
\LOCKSTEP_Out_reg[3725]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(17),
      Q => \^lockstep_out\(3725),
      R => Reset
    );
\LOCKSTEP_Out_reg[3726]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(18),
      Q => \^lockstep_out\(3726),
      R => Reset
    );
\LOCKSTEP_Out_reg[3727]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(19),
      Q => \^lockstep_out\(3727),
      R => Reset
    );
\LOCKSTEP_Out_reg[3728]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(20),
      Q => \^lockstep_out\(3728),
      R => Reset
    );
\LOCKSTEP_Out_reg[3729]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(21),
      Q => \^lockstep_out\(3729),
      R => Reset
    );
\LOCKSTEP_Out_reg[3730]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(22),
      Q => \^lockstep_out\(3730),
      R => Reset
    );
\LOCKSTEP_Out_reg[3731]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(23),
      Q => \^lockstep_out\(3731),
      R => Reset
    );
\LOCKSTEP_Out_reg[3732]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(24),
      Q => \^lockstep_out\(3732),
      R => Reset
    );
\LOCKSTEP_Out_reg[3733]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(25),
      Q => \^lockstep_out\(3733),
      R => Reset
    );
\LOCKSTEP_Out_reg[3734]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(26),
      Q => \^lockstep_out\(3734),
      R => Reset
    );
\LOCKSTEP_Out_reg[3735]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(27),
      Q => \^lockstep_out\(3735),
      R => Reset
    );
\LOCKSTEP_Out_reg[3736]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(28),
      Q => \^lockstep_out\(3736),
      R => Reset
    );
\LOCKSTEP_Out_reg[3737]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(29),
      Q => \^lockstep_out\(3737),
      R => Reset
    );
\LOCKSTEP_Out_reg[3738]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(30),
      Q => \^lockstep_out\(3738),
      R => Reset
    );
\LOCKSTEP_Out_reg[3739]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(31),
      Q => \^lockstep_out\(3739),
      R => Reset
    );
\LOCKSTEP_Out_reg[3740]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_write\,
      Q => \^lockstep_out\(3740),
      R => Reset
    );
\LOCKSTEP_Out_reg[3741]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(0),
      Q => \^lockstep_out\(3741),
      R => Reset
    );
\LOCKSTEP_Out_reg[3742]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(1),
      Q => \^lockstep_out\(3742),
      R => Reset
    );
\LOCKSTEP_Out_reg[3743]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(2),
      Q => \^lockstep_out\(3743),
      R => Reset
    );
\LOCKSTEP_Out_reg[3744]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(3),
      Q => \^lockstep_out\(3744),
      R => Reset
    );
\LOCKSTEP_Out_reg[3745]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(4),
      Q => \^lockstep_out\(3745),
      R => Reset
    );
\LOCKSTEP_Out_reg[3756]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_msr_reg\(10),
      Q => \^lockstep_out\(3756),
      R => Reset
    );
\LOCKSTEP_Out_reg[3757]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_msr_reg\(11),
      Q => \^lockstep_out\(3757),
      R => Reset
    );
\LOCKSTEP_Out_reg[3758]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_msr_reg\(12),
      Q => \^lockstep_out\(3758),
      R => Reset
    );
\LOCKSTEP_Out_reg[3759]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_msr_reg\(13),
      Q => \^lockstep_out\(3759),
      R => Reset
    );
\LOCKSTEP_Out_reg[3769]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(0),
      Q => \^lockstep_out\(3769),
      R => Reset
    );
\LOCKSTEP_Out_reg[3770]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(1),
      Q => \^lockstep_out\(3770),
      R => Reset
    );
\LOCKSTEP_Out_reg[3771]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(2),
      Q => \^lockstep_out\(3771),
      R => Reset
    );
\LOCKSTEP_Out_reg[3772]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(3),
      Q => \^lockstep_out\(3772),
      R => Reset
    );
\LOCKSTEP_Out_reg[3773]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(4),
      Q => \^lockstep_out\(3773),
      R => Reset
    );
\LOCKSTEP_Out_reg[3774]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(5),
      Q => \^lockstep_out\(3774),
      R => Reset
    );
\LOCKSTEP_Out_reg[3775]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(6),
      Q => \^lockstep_out\(3775),
      R => Reset
    );
\LOCKSTEP_Out_reg[3776]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(7),
      Q => \^lockstep_out\(3776),
      R => Reset
    );
\LOCKSTEP_Out_reg[3777]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(8),
      Q => \^lockstep_out\(3777),
      R => Reset
    );
\LOCKSTEP_Out_reg[3778]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(9),
      Q => \^lockstep_out\(3778),
      R => Reset
    );
\LOCKSTEP_Out_reg[3779]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(10),
      Q => \^lockstep_out\(3779),
      R => Reset
    );
\LOCKSTEP_Out_reg[3780]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(11),
      Q => \^lockstep_out\(3780),
      R => Reset
    );
\LOCKSTEP_Out_reg[3781]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(12),
      Q => \^lockstep_out\(3781),
      R => Reset
    );
\LOCKSTEP_Out_reg[3782]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(13),
      Q => \^lockstep_out\(3782),
      R => Reset
    );
\LOCKSTEP_Out_reg[3783]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(14),
      Q => \^lockstep_out\(3783),
      R => Reset
    );
\LOCKSTEP_Out_reg[3784]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(15),
      Q => \^lockstep_out\(3784),
      R => Reset
    );
\LOCKSTEP_Out_reg[3785]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(16),
      Q => \^lockstep_out\(3785),
      R => Reset
    );
\LOCKSTEP_Out_reg[3786]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(17),
      Q => \^lockstep_out\(3786),
      R => Reset
    );
\LOCKSTEP_Out_reg[3787]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(18),
      Q => \^lockstep_out\(3787),
      R => Reset
    );
\LOCKSTEP_Out_reg[3788]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(19),
      Q => \^lockstep_out\(3788),
      R => Reset
    );
\LOCKSTEP_Out_reg[3789]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(20),
      Q => \^lockstep_out\(3789),
      R => Reset
    );
\LOCKSTEP_Out_reg[3790]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(21),
      Q => \^lockstep_out\(3790),
      R => Reset
    );
\LOCKSTEP_Out_reg[3791]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(22),
      Q => \^lockstep_out\(3791),
      R => Reset
    );
\LOCKSTEP_Out_reg[3792]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(23),
      Q => \^lockstep_out\(3792),
      R => Reset
    );
\LOCKSTEP_Out_reg[3793]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(24),
      Q => \^lockstep_out\(3793),
      R => Reset
    );
\LOCKSTEP_Out_reg[3794]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(25),
      Q => \^lockstep_out\(3794),
      R => Reset
    );
\LOCKSTEP_Out_reg[3795]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(26),
      Q => \^lockstep_out\(3795),
      R => Reset
    );
\LOCKSTEP_Out_reg[3796]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(27),
      Q => \^lockstep_out\(3796),
      R => Reset
    );
\LOCKSTEP_Out_reg[3797]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(28),
      Q => \^lockstep_out\(3797),
      R => Reset
    );
\LOCKSTEP_Out_reg[3798]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(29),
      Q => \^lockstep_out\(3798),
      R => Reset
    );
\LOCKSTEP_Out_reg[3799]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(30),
      Q => \^lockstep_out\(3799),
      R => Reset
    );
\LOCKSTEP_Out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(1),
      Q => \^lockstep_out\(37),
      R => Reset
    );
\LOCKSTEP_Out_reg[3800]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(31),
      Q => \^lockstep_out\(3800),
      R => Reset
    );
\LOCKSTEP_Out_reg[3807]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_jump_taken\,
      Q => \^lockstep_out\(3807),
      R => Reset
    );
\LOCKSTEP_Out_reg[3808]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_delay_slot\,
      Q => \^lockstep_out\(3808),
      R => Reset
    );
\LOCKSTEP_Out_reg[3809]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(0),
      Q => \^lockstep_out\(3809),
      R => Reset
    );
\LOCKSTEP_Out_reg[3810]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(1),
      Q => \^lockstep_out\(3810),
      R => Reset
    );
\LOCKSTEP_Out_reg[3811]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(2),
      Q => \^lockstep_out\(3811),
      R => Reset
    );
\LOCKSTEP_Out_reg[3812]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(3),
      Q => \^lockstep_out\(3812),
      R => Reset
    );
\LOCKSTEP_Out_reg[3813]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(4),
      Q => \^lockstep_out\(3813),
      R => Reset
    );
\LOCKSTEP_Out_reg[3814]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(5),
      Q => \^lockstep_out\(3814),
      R => Reset
    );
\LOCKSTEP_Out_reg[3815]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(6),
      Q => \^lockstep_out\(3815),
      R => Reset
    );
\LOCKSTEP_Out_reg[3816]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(7),
      Q => \^lockstep_out\(3816),
      R => Reset
    );
\LOCKSTEP_Out_reg[3817]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(8),
      Q => \^lockstep_out\(3817),
      R => Reset
    );
\LOCKSTEP_Out_reg[3818]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(9),
      Q => \^lockstep_out\(3818),
      R => Reset
    );
\LOCKSTEP_Out_reg[3819]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(10),
      Q => \^lockstep_out\(3819),
      R => Reset
    );
\LOCKSTEP_Out_reg[3820]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(11),
      Q => \^lockstep_out\(3820),
      R => Reset
    );
\LOCKSTEP_Out_reg[3821]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(12),
      Q => \^lockstep_out\(3821),
      R => Reset
    );
\LOCKSTEP_Out_reg[3822]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(13),
      Q => \^lockstep_out\(3822),
      R => Reset
    );
\LOCKSTEP_Out_reg[3823]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(14),
      Q => \^lockstep_out\(3823),
      R => Reset
    );
\LOCKSTEP_Out_reg[3824]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(15),
      Q => \^lockstep_out\(3824),
      R => Reset
    );
\LOCKSTEP_Out_reg[3825]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(16),
      Q => \^lockstep_out\(3825),
      R => Reset
    );
\LOCKSTEP_Out_reg[3826]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(17),
      Q => \^lockstep_out\(3826),
      R => Reset
    );
\LOCKSTEP_Out_reg[3827]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(18),
      Q => \^lockstep_out\(3827),
      R => Reset
    );
\LOCKSTEP_Out_reg[3828]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(19),
      Q => \^lockstep_out\(3828),
      R => Reset
    );
\LOCKSTEP_Out_reg[3829]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(20),
      Q => \^lockstep_out\(3829),
      R => Reset
    );
\LOCKSTEP_Out_reg[3830]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(21),
      Q => \^lockstep_out\(3830),
      R => Reset
    );
\LOCKSTEP_Out_reg[3831]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(22),
      Q => \^lockstep_out\(3831),
      R => Reset
    );
\LOCKSTEP_Out_reg[3832]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(23),
      Q => \^lockstep_out\(3832),
      R => Reset
    );
\LOCKSTEP_Out_reg[3833]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(24),
      Q => \^lockstep_out\(3833),
      R => Reset
    );
\LOCKSTEP_Out_reg[3834]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(25),
      Q => \^lockstep_out\(3834),
      R => Reset
    );
\LOCKSTEP_Out_reg[3835]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(26),
      Q => \^lockstep_out\(3835),
      R => Reset
    );
\LOCKSTEP_Out_reg[3836]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(27),
      Q => \^lockstep_out\(3836),
      R => Reset
    );
\LOCKSTEP_Out_reg[3837]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(28),
      Q => \^lockstep_out\(3837),
      R => Reset
    );
\LOCKSTEP_Out_reg[3838]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(29),
      Q => \^lockstep_out\(3838),
      R => Reset
    );
\LOCKSTEP_Out_reg[3839]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(30),
      Q => \^lockstep_out\(3839),
      R => Reset
    );
\LOCKSTEP_Out_reg[3840]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(31),
      Q => \^lockstep_out\(3840),
      R => Reset
    );
\LOCKSTEP_Out_reg[3841]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(0),
      Q => \^lockstep_out\(3841),
      R => Reset
    );
\LOCKSTEP_Out_reg[3842]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(1),
      Q => \^lockstep_out\(3842),
      R => Reset
    );
\LOCKSTEP_Out_reg[3843]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(2),
      Q => \^lockstep_out\(3843),
      R => Reset
    );
\LOCKSTEP_Out_reg[3844]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(3),
      Q => \^lockstep_out\(3844),
      R => Reset
    );
\LOCKSTEP_Out_reg[3845]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(4),
      Q => \^lockstep_out\(3845),
      R => Reset
    );
\LOCKSTEP_Out_reg[3846]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(5),
      Q => \^lockstep_out\(3846),
      R => Reset
    );
\LOCKSTEP_Out_reg[3847]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(6),
      Q => \^lockstep_out\(3847),
      R => Reset
    );
\LOCKSTEP_Out_reg[3848]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(7),
      Q => \^lockstep_out\(3848),
      R => Reset
    );
\LOCKSTEP_Out_reg[3849]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(8),
      Q => \^lockstep_out\(3849),
      R => Reset
    );
\LOCKSTEP_Out_reg[3850]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(9),
      Q => \^lockstep_out\(3850),
      R => Reset
    );
\LOCKSTEP_Out_reg[3851]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(10),
      Q => \^lockstep_out\(3851),
      R => Reset
    );
\LOCKSTEP_Out_reg[3852]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(11),
      Q => \^lockstep_out\(3852),
      R => Reset
    );
\LOCKSTEP_Out_reg[3853]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(12),
      Q => \^lockstep_out\(3853),
      R => Reset
    );
\LOCKSTEP_Out_reg[3854]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(13),
      Q => \^lockstep_out\(3854),
      R => Reset
    );
\LOCKSTEP_Out_reg[3855]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(14),
      Q => \^lockstep_out\(3855),
      R => Reset
    );
\LOCKSTEP_Out_reg[3856]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(15),
      Q => \^lockstep_out\(3856),
      R => Reset
    );
\LOCKSTEP_Out_reg[3857]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(16),
      Q => \^lockstep_out\(3857),
      R => Reset
    );
\LOCKSTEP_Out_reg[3858]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(17),
      Q => \^lockstep_out\(3858),
      R => Reset
    );
\LOCKSTEP_Out_reg[3859]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(18),
      Q => \^lockstep_out\(3859),
      R => Reset
    );
\LOCKSTEP_Out_reg[3860]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(19),
      Q => \^lockstep_out\(3860),
      R => Reset
    );
\LOCKSTEP_Out_reg[3861]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(20),
      Q => \^lockstep_out\(3861),
      R => Reset
    );
\LOCKSTEP_Out_reg[3862]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(21),
      Q => \^lockstep_out\(3862),
      R => Reset
    );
\LOCKSTEP_Out_reg[3863]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(22),
      Q => \^lockstep_out\(3863),
      R => Reset
    );
\LOCKSTEP_Out_reg[3864]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(23),
      Q => \^lockstep_out\(3864),
      R => Reset
    );
\LOCKSTEP_Out_reg[3865]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(24),
      Q => \^lockstep_out\(3865),
      R => Reset
    );
\LOCKSTEP_Out_reg[3866]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(25),
      Q => \^lockstep_out\(3866),
      R => Reset
    );
\LOCKSTEP_Out_reg[3867]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(26),
      Q => \^lockstep_out\(3867),
      R => Reset
    );
\LOCKSTEP_Out_reg[3868]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(27),
      Q => \^lockstep_out\(3868),
      R => Reset
    );
\LOCKSTEP_Out_reg[3869]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(28),
      Q => \^lockstep_out\(3869),
      R => Reset
    );
\LOCKSTEP_Out_reg[3870]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(29),
      Q => \^lockstep_out\(3870),
      R => Reset
    );
\LOCKSTEP_Out_reg[3871]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(30),
      Q => \^lockstep_out\(3871),
      R => Reset
    );
\LOCKSTEP_Out_reg[3872]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(31),
      Q => \^lockstep_out\(3872),
      R => Reset
    );
\LOCKSTEP_Out_reg[3873]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_byte_enable\(0),
      Q => \^lockstep_out\(3873),
      R => Reset
    );
\LOCKSTEP_Out_reg[3874]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_byte_enable\(1),
      Q => \^lockstep_out\(3874),
      R => Reset
    );
\LOCKSTEP_Out_reg[3875]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_byte_enable\(2),
      Q => \^lockstep_out\(3875),
      R => Reset
    );
\LOCKSTEP_Out_reg[3876]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_byte_enable\(3),
      Q => \^lockstep_out\(3876),
      R => Reset
    );
\LOCKSTEP_Out_reg[3877]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_access\,
      Q => \^lockstep_out\(3877),
      R => Reset
    );
\LOCKSTEP_Out_reg[3878]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_read\,
      Q => \^lockstep_out\(3878),
      R => Reset
    );
\LOCKSTEP_Out_reg[3879]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write\,
      Q => \^lockstep_out\(3879),
      R => Reset
    );
\LOCKSTEP_Out_reg[3887]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_of_piperun\,
      Q => \^lockstep_out\(3887),
      R => Reset
    );
\LOCKSTEP_Out_reg[3888]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_ex_piperun\,
      Q => \^lockstep_out\(3888),
      R => Reset
    );
\LOCKSTEP_Out_reg[3889]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^trace_mem_piperun\,
      Q => \^lockstep_out\(3889),
      R => Reset
    );
\LOCKSTEP_Out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(2),
      Q => \^lockstep_out\(38),
      R => Reset
    );
\LOCKSTEP_Out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(3),
      Q => \^lockstep_out\(39),
      R => Reset
    );
\LOCKSTEP_Out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^i_as\,
      Q => \^lockstep_out\(3),
      R => Reset
    );
\LOCKSTEP_Out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(4),
      Q => \^lockstep_out\(40),
      R => Reset
    );
\LOCKSTEP_Out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(5),
      Q => \^lockstep_out\(41),
      R => Reset
    );
\LOCKSTEP_Out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(6),
      Q => \^lockstep_out\(42),
      R => Reset
    );
\LOCKSTEP_Out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(7),
      Q => \^lockstep_out\(43),
      R => Reset
    );
\LOCKSTEP_Out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(8),
      Q => \^lockstep_out\(44),
      R => Reset
    );
\LOCKSTEP_Out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(9),
      Q => \^lockstep_out\(45),
      R => Reset
    );
\LOCKSTEP_Out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(10),
      Q => \^lockstep_out\(46),
      R => Reset
    );
\LOCKSTEP_Out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(11),
      Q => \^lockstep_out\(47),
      R => Reset
    );
\LOCKSTEP_Out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(12),
      Q => \^lockstep_out\(48),
      R => Reset
    );
\LOCKSTEP_Out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(13),
      Q => \^lockstep_out\(49),
      R => Reset
    );
\LOCKSTEP_Out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(0),
      Q => \^lockstep_out\(4),
      R => Reset
    );
\LOCKSTEP_Out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(14),
      Q => \^lockstep_out\(50),
      R => Reset
    );
\LOCKSTEP_Out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(15),
      Q => \^lockstep_out\(51),
      R => Reset
    );
\LOCKSTEP_Out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(16),
      Q => \^lockstep_out\(52),
      R => Reset
    );
\LOCKSTEP_Out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(17),
      Q => \^lockstep_out\(53),
      R => Reset
    );
\LOCKSTEP_Out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(18),
      Q => \^lockstep_out\(54),
      R => Reset
    );
\LOCKSTEP_Out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(19),
      Q => \^lockstep_out\(55),
      R => Reset
    );
\LOCKSTEP_Out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(20),
      Q => \^lockstep_out\(56),
      R => Reset
    );
\LOCKSTEP_Out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(21),
      Q => \^lockstep_out\(57),
      R => Reset
    );
\LOCKSTEP_Out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(22),
      Q => \^lockstep_out\(58),
      R => Reset
    );
\LOCKSTEP_Out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(23),
      Q => \^lockstep_out\(59),
      R => Reset
    );
\LOCKSTEP_Out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(1),
      Q => \^lockstep_out\(5),
      R => Reset
    );
\LOCKSTEP_Out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(24),
      Q => \^lockstep_out\(60),
      R => Reset
    );
\LOCKSTEP_Out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(25),
      Q => \^lockstep_out\(61),
      R => Reset
    );
\LOCKSTEP_Out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(26),
      Q => \^lockstep_out\(62),
      R => Reset
    );
\LOCKSTEP_Out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(27),
      Q => \^lockstep_out\(63),
      R => Reset
    );
\LOCKSTEP_Out_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(28),
      Q => \^lockstep_out\(64),
      R => Reset
    );
\LOCKSTEP_Out_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(29),
      Q => \^lockstep_out\(65),
      R => Reset
    );
\LOCKSTEP_Out_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(30),
      Q => \^lockstep_out\(66),
      R => Reset
    );
\LOCKSTEP_Out_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(31),
      Q => \^lockstep_out\(67),
      R => Reset
    );
\LOCKSTEP_Out_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(0),
      Q => \^lockstep_out\(68),
      R => Reset
    );
\LOCKSTEP_Out_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(1),
      Q => \^lockstep_out\(69),
      R => Reset
    );
\LOCKSTEP_Out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(2),
      Q => \^lockstep_out\(6),
      R => Reset
    );
\LOCKSTEP_Out_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(2),
      Q => \^lockstep_out\(70),
      R => Reset
    );
\LOCKSTEP_Out_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(3),
      Q => \^lockstep_out\(71),
      R => Reset
    );
\LOCKSTEP_Out_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(4),
      Q => \^lockstep_out\(72),
      R => Reset
    );
\LOCKSTEP_Out_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(5),
      Q => \^lockstep_out\(73),
      R => Reset
    );
\LOCKSTEP_Out_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(6),
      Q => \^lockstep_out\(74),
      R => Reset
    );
\LOCKSTEP_Out_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(7),
      Q => \^lockstep_out\(75),
      R => Reset
    );
\LOCKSTEP_Out_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(8),
      Q => \^lockstep_out\(76),
      R => Reset
    );
\LOCKSTEP_Out_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(9),
      Q => \^lockstep_out\(77),
      R => Reset
    );
\LOCKSTEP_Out_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(10),
      Q => \^lockstep_out\(78),
      R => Reset
    );
\LOCKSTEP_Out_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(11),
      Q => \^lockstep_out\(79),
      R => Reset
    );
\LOCKSTEP_Out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(3),
      Q => \^lockstep_out\(7),
      R => Reset
    );
\LOCKSTEP_Out_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(12),
      Q => \^lockstep_out\(80),
      R => Reset
    );
\LOCKSTEP_Out_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(13),
      Q => \^lockstep_out\(81),
      R => Reset
    );
\LOCKSTEP_Out_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(14),
      Q => \^lockstep_out\(82),
      R => Reset
    );
\LOCKSTEP_Out_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(15),
      Q => \^lockstep_out\(83),
      R => Reset
    );
\LOCKSTEP_Out_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(16),
      Q => \^lockstep_out\(84),
      R => Reset
    );
\LOCKSTEP_Out_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(17),
      Q => \^lockstep_out\(85),
      R => Reset
    );
\LOCKSTEP_Out_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(18),
      Q => \^lockstep_out\(86),
      R => Reset
    );
\LOCKSTEP_Out_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(19),
      Q => \^lockstep_out\(87),
      R => Reset
    );
\LOCKSTEP_Out_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(20),
      Q => \^lockstep_out\(88),
      R => Reset
    );
\LOCKSTEP_Out_reg[896]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(31),
      Q => \^lockstep_out\(896),
      R => Reset
    );
\LOCKSTEP_Out_reg[897]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(30),
      Q => \^lockstep_out\(897),
      R => Reset
    );
\LOCKSTEP_Out_reg[898]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(29),
      Q => \^lockstep_out\(898),
      R => Reset
    );
\LOCKSTEP_Out_reg[899]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(28),
      Q => \^lockstep_out\(899),
      R => Reset
    );
\LOCKSTEP_Out_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(21),
      Q => \^lockstep_out\(89),
      R => Reset
    );
\LOCKSTEP_Out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(4),
      Q => \^lockstep_out\(8),
      R => Reset
    );
\LOCKSTEP_Out_reg[900]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(27),
      Q => \^lockstep_out\(900),
      R => Reset
    );
\LOCKSTEP_Out_reg[901]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(26),
      Q => \^lockstep_out\(901),
      R => Reset
    );
\LOCKSTEP_Out_reg[902]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(25),
      Q => \^lockstep_out\(902),
      R => Reset
    );
\LOCKSTEP_Out_reg[903]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(24),
      Q => \^lockstep_out\(903),
      R => Reset
    );
\LOCKSTEP_Out_reg[904]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(23),
      Q => \^lockstep_out\(904),
      R => Reset
    );
\LOCKSTEP_Out_reg[905]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(22),
      Q => \^lockstep_out\(905),
      R => Reset
    );
\LOCKSTEP_Out_reg[906]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(21),
      Q => \^lockstep_out\(906),
      R => Reset
    );
\LOCKSTEP_Out_reg[907]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(20),
      Q => \^lockstep_out\(907),
      R => Reset
    );
\LOCKSTEP_Out_reg[908]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(19),
      Q => \^lockstep_out\(908),
      R => Reset
    );
\LOCKSTEP_Out_reg[909]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(18),
      Q => \^lockstep_out\(909),
      R => Reset
    );
\LOCKSTEP_Out_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(22),
      Q => \^lockstep_out\(90),
      R => Reset
    );
\LOCKSTEP_Out_reg[910]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(17),
      Q => \^lockstep_out\(910),
      R => Reset
    );
\LOCKSTEP_Out_reg[911]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(16),
      Q => \^lockstep_out\(911),
      R => Reset
    );
\LOCKSTEP_Out_reg[912]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(15),
      Q => \^lockstep_out\(912),
      R => Reset
    );
\LOCKSTEP_Out_reg[913]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(14),
      Q => \^lockstep_out\(913),
      R => Reset
    );
\LOCKSTEP_Out_reg[914]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(13),
      Q => \^lockstep_out\(914),
      R => Reset
    );
\LOCKSTEP_Out_reg[915]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(12),
      Q => \^lockstep_out\(915),
      R => Reset
    );
\LOCKSTEP_Out_reg[916]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(11),
      Q => \^lockstep_out\(916),
      R => Reset
    );
\LOCKSTEP_Out_reg[917]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(10),
      Q => \^lockstep_out\(917),
      R => Reset
    );
\LOCKSTEP_Out_reg[918]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(9),
      Q => \^lockstep_out\(918),
      R => Reset
    );
\LOCKSTEP_Out_reg[919]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(8),
      Q => \^lockstep_out\(919),
      R => Reset
    );
\LOCKSTEP_Out_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(23),
      Q => \^lockstep_out\(91),
      R => Reset
    );
\LOCKSTEP_Out_reg[920]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(7),
      Q => \^lockstep_out\(920),
      R => Reset
    );
\LOCKSTEP_Out_reg[921]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(6),
      Q => \^lockstep_out\(921),
      R => Reset
    );
\LOCKSTEP_Out_reg[922]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(5),
      Q => \^lockstep_out\(922),
      R => Reset
    );
\LOCKSTEP_Out_reg[923]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(4),
      Q => \^lockstep_out\(923),
      R => Reset
    );
\LOCKSTEP_Out_reg[924]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(3),
      Q => \^lockstep_out\(924),
      R => Reset
    );
\LOCKSTEP_Out_reg[925]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(2),
      Q => \^lockstep_out\(925),
      R => Reset
    );
\LOCKSTEP_Out_reg[926]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(1),
      Q => \^lockstep_out\(926),
      R => Reset
    );
\LOCKSTEP_Out_reg[927]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(0),
      Q => \^lockstep_out\(927),
      R => Reset
    );
\LOCKSTEP_Out_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(24),
      Q => \^lockstep_out\(92),
      R => Reset
    );
\LOCKSTEP_Out_reg[937]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '1',
      Q => \^lockstep_out\(937),
      R => Reset
    );
\LOCKSTEP_Out_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(25),
      Q => \^lockstep_out\(93),
      R => Reset
    );
\LOCKSTEP_Out_reg[940]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '1',
      Q => \^lockstep_out\(940),
      R => Reset
    );
\LOCKSTEP_Out_reg[944]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '1',
      Q => \^lockstep_out\(944),
      R => Reset
    );
\LOCKSTEP_Out_reg[945]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '1',
      Q => \^lockstep_out\(945),
      R => Reset
    );
\LOCKSTEP_Out_reg[949]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '1',
      Q => \^lockstep_out\(949),
      R => Reset
    );
\LOCKSTEP_Out_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(26),
      Q => \^lockstep_out\(94),
      R => Reset
    );
\LOCKSTEP_Out_reg[953]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awvalid\,
      Q => \^lockstep_out\(953),
      R => Reset
    );
\LOCKSTEP_Out_reg[954]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(31),
      Q => \^lockstep_out\(954),
      R => Reset
    );
\LOCKSTEP_Out_reg[955]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(30),
      Q => \^lockstep_out\(955),
      R => Reset
    );
\LOCKSTEP_Out_reg[956]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(29),
      Q => \^lockstep_out\(956),
      R => Reset
    );
\LOCKSTEP_Out_reg[957]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(28),
      Q => \^lockstep_out\(957),
      R => Reset
    );
\LOCKSTEP_Out_reg[958]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(27),
      Q => \^lockstep_out\(958),
      R => Reset
    );
\LOCKSTEP_Out_reg[959]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(26),
      Q => \^lockstep_out\(959),
      R => Reset
    );
\LOCKSTEP_Out_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(27),
      Q => \^lockstep_out\(95),
      R => Reset
    );
\LOCKSTEP_Out_reg[960]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(25),
      Q => \^lockstep_out\(960),
      R => Reset
    );
\LOCKSTEP_Out_reg[961]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(24),
      Q => \^lockstep_out\(961),
      R => Reset
    );
\LOCKSTEP_Out_reg[962]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(23),
      Q => \^lockstep_out\(962),
      R => Reset
    );
\LOCKSTEP_Out_reg[963]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(22),
      Q => \^lockstep_out\(963),
      R => Reset
    );
\LOCKSTEP_Out_reg[964]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(21),
      Q => \^lockstep_out\(964),
      R => Reset
    );
\LOCKSTEP_Out_reg[965]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(20),
      Q => \^lockstep_out\(965),
      R => Reset
    );
\LOCKSTEP_Out_reg[966]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(19),
      Q => \^lockstep_out\(966),
      R => Reset
    );
\LOCKSTEP_Out_reg[967]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(18),
      Q => \^lockstep_out\(967),
      R => Reset
    );
\LOCKSTEP_Out_reg[968]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(17),
      Q => \^lockstep_out\(968),
      R => Reset
    );
\LOCKSTEP_Out_reg[969]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(16),
      Q => \^lockstep_out\(969),
      R => Reset
    );
\LOCKSTEP_Out_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(28),
      Q => \^lockstep_out\(96),
      R => Reset
    );
\LOCKSTEP_Out_reg[970]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(15),
      Q => \^lockstep_out\(970),
      R => Reset
    );
\LOCKSTEP_Out_reg[971]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(14),
      Q => \^lockstep_out\(971),
      R => Reset
    );
\LOCKSTEP_Out_reg[972]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(13),
      Q => \^lockstep_out\(972),
      R => Reset
    );
\LOCKSTEP_Out_reg[973]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(12),
      Q => \^lockstep_out\(973),
      R => Reset
    );
\LOCKSTEP_Out_reg[974]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(11),
      Q => \^lockstep_out\(974),
      R => Reset
    );
\LOCKSTEP_Out_reg[975]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(10),
      Q => \^lockstep_out\(975),
      R => Reset
    );
\LOCKSTEP_Out_reg[976]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(9),
      Q => \^lockstep_out\(976),
      R => Reset
    );
\LOCKSTEP_Out_reg[977]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(8),
      Q => \^lockstep_out\(977),
      R => Reset
    );
\LOCKSTEP_Out_reg[978]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(7),
      Q => \^lockstep_out\(978),
      R => Reset
    );
\LOCKSTEP_Out_reg[979]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(6),
      Q => \^lockstep_out\(979),
      R => Reset
    );
\LOCKSTEP_Out_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(29),
      Q => \^lockstep_out\(97),
      R => Reset
    );
\LOCKSTEP_Out_reg[980]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(5),
      Q => \^lockstep_out\(980),
      R => Reset
    );
\LOCKSTEP_Out_reg[981]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(4),
      Q => \^lockstep_out\(981),
      R => Reset
    );
\LOCKSTEP_Out_reg[982]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(3),
      Q => \^lockstep_out\(982),
      R => Reset
    );
\LOCKSTEP_Out_reg[983]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(2),
      Q => \^lockstep_out\(983),
      R => Reset
    );
\LOCKSTEP_Out_reg[984]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(1),
      Q => \^lockstep_out\(984),
      R => Reset
    );
\LOCKSTEP_Out_reg[985]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(0),
      Q => \^lockstep_out\(985),
      R => Reset
    );
\LOCKSTEP_Out_reg[986]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wstrb\(3),
      Q => \^lockstep_out\(986),
      R => Reset
    );
\LOCKSTEP_Out_reg[987]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wstrb\(2),
      Q => \^lockstep_out\(987),
      R => Reset
    );
\LOCKSTEP_Out_reg[988]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wstrb\(1),
      Q => \^lockstep_out\(988),
      R => Reset
    );
\LOCKSTEP_Out_reg[989]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wstrb\(0),
      Q => \^lockstep_out\(989),
      R => Reset
    );
\LOCKSTEP_Out_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(30),
      Q => \^lockstep_out\(98),
      R => Reset
    );
\LOCKSTEP_Out_reg[990]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '1',
      Q => \^lockstep_out\(990),
      R => Reset
    );
\LOCKSTEP_Out_reg[991]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wvalid\,
      Q => \^lockstep_out\(991),
      R => Reset
    );
\LOCKSTEP_Out_reg[992]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => '1',
      Q => \^lockstep_out\(992),
      R => Reset
    );
\LOCKSTEP_Out_reg[994]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(31),
      Q => \^lockstep_out\(994),
      R => Reset
    );
\LOCKSTEP_Out_reg[995]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(30),
      Q => \^lockstep_out\(995),
      R => Reset
    );
\LOCKSTEP_Out_reg[996]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(29),
      Q => \^lockstep_out\(996),
      R => Reset
    );
\LOCKSTEP_Out_reg[997]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(28),
      Q => \^lockstep_out\(997),
      R => Reset
    );
\LOCKSTEP_Out_reg[998]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(27),
      Q => \^lockstep_out\(998),
      R => Reset
    );
\LOCKSTEP_Out_reg[999]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(26),
      Q => \^lockstep_out\(999),
      R => Reset
    );
\LOCKSTEP_Out_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(31),
      Q => \^lockstep_out\(99),
      R => Reset
    );
\LOCKSTEP_Out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(5),
      Q => \^lockstep_out\(9),
      R => Reset
    );
MicroBlaze_Core_I: entity work.MicroBlaze_Core
     port map (
      Clk => Clk,
      D(390) => \^ifetch\,
      D(389) => \^i_as\,
      D(388) => \^instr_addr\(0),
      D(387) => \^instr_addr\(1),
      D(386) => \^instr_addr\(2),
      D(385) => \^instr_addr\(3),
      D(384) => \^instr_addr\(4),
      D(383) => \^instr_addr\(5),
      D(382) => \^instr_addr\(6),
      D(381) => \^instr_addr\(7),
      D(380) => \^instr_addr\(8),
      D(379) => \^instr_addr\(9),
      D(378) => \^instr_addr\(10),
      D(377) => \^instr_addr\(11),
      D(376) => \^instr_addr\(12),
      D(375) => \^instr_addr\(13),
      D(374) => \^instr_addr\(14),
      D(373) => \^instr_addr\(15),
      D(372) => \^instr_addr\(16),
      D(371) => \^instr_addr\(17),
      D(370) => \^instr_addr\(18),
      D(369) => \^instr_addr\(19),
      D(368) => \^instr_addr\(20),
      D(367) => \^instr_addr\(21),
      D(366) => \^instr_addr\(22),
      D(365) => \^instr_addr\(23),
      D(364) => \^instr_addr\(24),
      D(363) => \^instr_addr\(25),
      D(362) => \^instr_addr\(26),
      D(361) => \^instr_addr\(27),
      D(360) => \^instr_addr\(28),
      D(359) => \^instr_addr\(29),
      D(358) => \^instr_addr\(30),
      D(357) => \^instr_addr\(31),
      D(356) => \^data_addr\(0),
      D(355) => \^data_addr\(1),
      D(354) => \^data_addr\(2),
      D(353) => \^data_addr\(3),
      D(352) => \^data_addr\(4),
      D(351) => \^data_addr\(5),
      D(350) => \^data_addr\(6),
      D(349) => \^data_addr\(7),
      D(348) => \^data_addr\(8),
      D(347) => \^data_addr\(9),
      D(346) => \^data_addr\(10),
      D(345) => \^data_addr\(11),
      D(344) => \^data_addr\(12),
      D(343) => \^data_addr\(13),
      D(342) => \^data_addr\(14),
      D(341) => \^data_addr\(15),
      D(340) => \^data_addr\(16),
      D(339) => \^data_addr\(17),
      D(338) => \^data_addr\(18),
      D(337) => \^data_addr\(19),
      D(336) => \^data_addr\(20),
      D(335) => \^data_addr\(21),
      D(334) => \^data_addr\(22),
      D(333) => \^data_addr\(23),
      D(332) => \^data_addr\(24),
      D(331) => \^data_addr\(25),
      D(330) => \^data_addr\(26),
      D(329) => \^data_addr\(27),
      D(328) => \^data_addr\(28),
      D(327) => \^data_addr\(29),
      D(326) => \^data_addr\(30),
      D(325) => \^data_addr\(31),
      D(324) => \^data_write\(0),
      D(323) => \^data_write\(1),
      D(322) => \^data_write\(2),
      D(321) => \^data_write\(3),
      D(320) => \^data_write\(4),
      D(319) => \^data_write\(5),
      D(318) => \^data_write\(6),
      D(317) => \^data_write\(7),
      D(316) => \^data_write\(8),
      D(315) => \^data_write\(9),
      D(314) => \^data_write\(10),
      D(313) => \^data_write\(11),
      D(312) => \^data_write\(12),
      D(311) => \^data_write\(13),
      D(310) => \^data_write\(14),
      D(309) => \^data_write\(15),
      D(308) => \^data_write\(16),
      D(307) => \^data_write\(17),
      D(306) => \^data_write\(18),
      D(305) => \^data_write\(19),
      D(304) => \^data_write\(20),
      D(303) => \^data_write\(21),
      D(302) => \^data_write\(22),
      D(301) => \^data_write\(23),
      D(300) => \^data_write\(24),
      D(299) => \^data_write\(25),
      D(298) => \^data_write\(26),
      D(297) => \^data_write\(27),
      D(296) => \^data_write\(28),
      D(295) => \^data_write\(29),
      D(294) => \^data_write\(30),
      D(293) => \^data_write\(31),
      D(292) => \^d_as\,
      D(291) => \^read_strobe\,
      D(290) => \^write_strobe\,
      D(289) => \^byte_enable\(0),
      D(288) => \^byte_enable\(1),
      D(287) => \^byte_enable\(2),
      D(286) => \^byte_enable\(3),
      D(285 downto 254) => \^m_axi_dp_araddr\(31 downto 0),
      D(253) => \^m_axi_dp_awvalid\,
      D(252 downto 221) => \^m_axi_dp_wdata\(31 downto 0),
      D(220 downto 217) => \^m_axi_dp_wstrb\(3 downto 0),
      D(216) => \^m_axi_dp_wvalid\,
      D(215) => \^m_axi_dp_arvalid\,
      D(214) => \^m0_axis_tlast\,
      D(213 downto 182) => \^m0_axis_tdata\(31 downto 0),
      D(181) => \^m0_axis_tvalid\,
      D(180) => \^s0_axis_tready\,
      D(179) => \^trace_instruction\(0),
      D(178) => \^trace_instruction\(1),
      D(177) => \^trace_instruction\(2),
      D(176) => \^trace_instruction\(3),
      D(175) => \^trace_instruction\(4),
      D(174) => \^trace_instruction\(5),
      D(173) => \^trace_instruction\(6),
      D(172) => \^trace_instruction\(7),
      D(171) => \^trace_instruction\(8),
      D(170) => \^trace_instruction\(9),
      D(169) => \^trace_instruction\(10),
      D(168) => \^trace_instruction\(11),
      D(167) => \^trace_instruction\(12),
      D(166) => \^trace_instruction\(13),
      D(165) => \^trace_instruction\(14),
      D(164) => \^trace_instruction\(15),
      D(163) => \^trace_instruction\(16),
      D(162) => \^trace_instruction\(17),
      D(161) => \^trace_instruction\(18),
      D(160) => \^trace_instruction\(19),
      D(159) => \^trace_instruction\(20),
      D(158) => \^trace_instruction\(21),
      D(157) => \^trace_instruction\(22),
      D(156) => \^trace_instruction\(23),
      D(155) => \^trace_instruction\(24),
      D(154) => \^trace_instruction\(25),
      D(153) => \^trace_instruction\(26),
      D(152) => \^trace_instruction\(27),
      D(151) => \^trace_instruction\(28),
      D(150) => \^trace_instruction\(29),
      D(149) => \^trace_instruction\(30),
      D(148) => \^trace_instruction\(31),
      D(147) => \^trace_valid_instr\,
      D(146) => \^trace_pc\(0),
      D(145) => \^trace_pc\(1),
      D(144) => \^trace_pc\(2),
      D(143) => \^trace_pc\(3),
      D(142) => \^trace_pc\(4),
      D(141) => \^trace_pc\(5),
      D(140) => \^trace_pc\(6),
      D(139) => \^trace_pc\(7),
      D(138) => \^trace_pc\(8),
      D(137) => \^trace_pc\(9),
      D(136) => \^trace_pc\(10),
      D(135) => \^trace_pc\(11),
      D(134) => \^trace_pc\(12),
      D(133) => \^trace_pc\(13),
      D(132) => \^trace_pc\(14),
      D(131) => \^trace_pc\(15),
      D(130) => \^trace_pc\(16),
      D(129) => \^trace_pc\(17),
      D(128) => \^trace_pc\(18),
      D(127) => \^trace_pc\(19),
      D(126) => \^trace_pc\(20),
      D(125) => \^trace_pc\(21),
      D(124) => \^trace_pc\(22),
      D(123) => \^trace_pc\(23),
      D(122) => \^trace_pc\(24),
      D(121) => \^trace_pc\(25),
      D(120) => \^trace_pc\(26),
      D(119) => \^trace_pc\(27),
      D(118) => \^trace_pc\(28),
      D(117) => \^trace_pc\(29),
      D(116) => \^trace_pc\(30),
      D(115) => \^trace_pc\(31),
      D(114) => \^trace_reg_write\,
      D(113) => \^trace_reg_addr\(0),
      D(112) => \^trace_reg_addr\(1),
      D(111) => \^trace_reg_addr\(2),
      D(110) => \^trace_reg_addr\(3),
      D(109) => \^trace_reg_addr\(4),
      D(108) => \^trace_msr_reg\(10),
      D(107) => \^trace_msr_reg\(11),
      D(106) => \^trace_msr_reg\(12),
      D(105) => \^trace_msr_reg\(13),
      D(104) => \^trace_new_reg_value\(0),
      D(103) => \^trace_new_reg_value\(1),
      D(102) => \^trace_new_reg_value\(2),
      D(101) => \^trace_new_reg_value\(3),
      D(100) => \^trace_new_reg_value\(4),
      D(99) => \^trace_new_reg_value\(5),
      D(98) => \^trace_new_reg_value\(6),
      D(97) => \^trace_new_reg_value\(7),
      D(96) => \^trace_new_reg_value\(8),
      D(95) => \^trace_new_reg_value\(9),
      D(94) => \^trace_new_reg_value\(10),
      D(93) => \^trace_new_reg_value\(11),
      D(92) => \^trace_new_reg_value\(12),
      D(91) => \^trace_new_reg_value\(13),
      D(90) => \^trace_new_reg_value\(14),
      D(89) => \^trace_new_reg_value\(15),
      D(88) => \^trace_new_reg_value\(16),
      D(87) => \^trace_new_reg_value\(17),
      D(86) => \^trace_new_reg_value\(18),
      D(85) => \^trace_new_reg_value\(19),
      D(84) => \^trace_new_reg_value\(20),
      D(83) => \^trace_new_reg_value\(21),
      D(82) => \^trace_new_reg_value\(22),
      D(81) => \^trace_new_reg_value\(23),
      D(80) => \^trace_new_reg_value\(24),
      D(79) => \^trace_new_reg_value\(25),
      D(78) => \^trace_new_reg_value\(26),
      D(77) => \^trace_new_reg_value\(27),
      D(76) => \^trace_new_reg_value\(28),
      D(75) => \^trace_new_reg_value\(29),
      D(74) => \^trace_new_reg_value\(30),
      D(73) => \^trace_new_reg_value\(31),
      D(72) => \^trace_jump_taken\,
      D(71) => \^trace_delay_slot\,
      D(70) => \^trace_data_address\(0),
      D(69) => \^trace_data_address\(1),
      D(68) => \^trace_data_address\(2),
      D(67) => \^trace_data_address\(3),
      D(66) => \^trace_data_address\(4),
      D(65) => \^trace_data_address\(5),
      D(64) => \^trace_data_address\(6),
      D(63) => \^trace_data_address\(7),
      D(62) => \^trace_data_address\(8),
      D(61) => \^trace_data_address\(9),
      D(60) => \^trace_data_address\(10),
      D(59) => \^trace_data_address\(11),
      D(58) => \^trace_data_address\(12),
      D(57) => \^trace_data_address\(13),
      D(56) => \^trace_data_address\(14),
      D(55) => \^trace_data_address\(15),
      D(54) => \^trace_data_address\(16),
      D(53) => \^trace_data_address\(17),
      D(52) => \^trace_data_address\(18),
      D(51) => \^trace_data_address\(19),
      D(50) => \^trace_data_address\(20),
      D(49) => \^trace_data_address\(21),
      D(48) => \^trace_data_address\(22),
      D(47) => \^trace_data_address\(23),
      D(46) => \^trace_data_address\(24),
      D(45) => \^trace_data_address\(25),
      D(44) => \^trace_data_address\(26),
      D(43) => \^trace_data_address\(27),
      D(42) => \^trace_data_address\(28),
      D(41) => \^trace_data_address\(29),
      D(40) => \^trace_data_address\(30),
      D(39) => \^trace_data_address\(31),
      D(38) => \^trace_data_write_value\(0),
      D(37) => \^trace_data_write_value\(1),
      D(36) => \^trace_data_write_value\(2),
      D(35) => \^trace_data_write_value\(3),
      D(34) => \^trace_data_write_value\(4),
      D(33) => \^trace_data_write_value\(5),
      D(32) => \^trace_data_write_value\(6),
      D(31) => \^trace_data_write_value\(7),
      D(30) => \^trace_data_write_value\(8),
      D(29) => \^trace_data_write_value\(9),
      D(28) => \^trace_data_write_value\(10),
      D(27) => \^trace_data_write_value\(11),
      D(26) => \^trace_data_write_value\(12),
      D(25) => \^trace_data_write_value\(13),
      D(24) => \^trace_data_write_value\(14),
      D(23) => \^trace_data_write_value\(15),
      D(22) => \^trace_data_write_value\(16),
      D(21) => \^trace_data_write_value\(17),
      D(20) => \^trace_data_write_value\(18),
      D(19) => \^trace_data_write_value\(19),
      D(18) => \^trace_data_write_value\(20),
      D(17) => \^trace_data_write_value\(21),
      D(16) => \^trace_data_write_value\(22),
      D(15) => \^trace_data_write_value\(23),
      D(14) => \^trace_data_write_value\(24),
      D(13) => \^trace_data_write_value\(25),
      D(12) => \^trace_data_write_value\(26),
      D(11) => \^trace_data_write_value\(27),
      D(10) => \^trace_data_write_value\(28),
      D(9) => \^trace_data_write_value\(29),
      D(8) => \^trace_data_write_value\(30),
      D(7) => \^trace_data_write_value\(31),
      D(6) => \^trace_data_byte_enable\(0),
      D(5) => \^trace_data_byte_enable\(1),
      D(4) => \^trace_data_byte_enable\(2),
      D(3) => \^trace_data_byte_enable\(3),
      D(2) => \^trace_data_access\,
      D(1) => \^trace_data_read\,
      D(0) => \^trace_data_write\,
      DReady => DReady,
      DWait => DWait,
      Data_Read(0 to 31) => Data_Read(0 to 31),
      Debug_Rst => Debug_Rst,
      IReady => IReady,
      Instr(0 to 31) => Instr(0 to 31),
      M0_AXIS_TREADY => M0_AXIS_TREADY,
      M_AXI_DP_ARREADY => M_AXI_DP_ARREADY,
      M_AXI_DP_AWREADY => M_AXI_DP_AWREADY,
      M_AXI_DP_BVALID => M_AXI_DP_BVALID,
      M_AXI_DP_RDATA(31 downto 0) => M_AXI_DP_RDATA(31 downto 0),
      M_AXI_DP_RVALID => M_AXI_DP_RVALID,
      M_AXI_DP_WREADY => M_AXI_DP_WREADY,
      Mb_Reset => Mb_Reset,
      Reset => Reset,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      S0_AXIS_TDATA(31 downto 0) => S0_AXIS_TDATA(31 downto 0),
      S0_AXIS_TLAST => S0_AXIS_TLAST,
      S0_AXIS_TVALID => S0_AXIS_TVALID,
      Sleep => Sleep,
      Wakeup(0 to 1) => Wakeup(0 to 1),
      \mem_pc_i_reg[31]\ => \^trace_ex_piperun\,
      use_Reg_Neg_S_reg => \^trace_of_piperun\,
      \wb_instr_reg[31]\ => \^trace_mem_piperun\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity d_microblaze_lmb_bram_0 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of d_microblaze_lmb_bram_0 : entity is "d_microblaze_lmb_bram_0,blk_mem_gen_v8_3_1,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of d_microblaze_lmb_bram_0 : entity is "d_microblaze_lmb_bram_0,blk_mem_gen_v8_3_1,{x_ipProduct=Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.3,x_ipCoreRevision=1,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_FAMILY=kintex7,C_XDEVICEFAMILY=kintex7,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=1,C_ENABLE_32BIT_ADDRESS=1,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=2,C_BYTE_SIZE=8,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=0,C_INIT_FILE_NAME=no_coe_file_loaded,C_INIT_FILE=d_microblaze_lmb_bram_0.mem,C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA=0,C_HAS_RSTA=1,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=1,C_WEA_WIDTH=4,C_WRITE_MODE_A=WRITE_FIRST,C_WRITE_WIDTH_A=32,C_READ_WIDTH_A=32,C_WRITE_DEPTH_A=16384,C_READ_DEPTH_A=16384,C_ADDRA_WIDTH=32,C_HAS_RSTB=1,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=1,C_HAS_REGCEB=0,C_USE_BYTE_WEB=1,C_WEB_WIDTH=4,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=32,C_READ_WIDTH_B=32,C_WRITE_DEPTH_B=16384,C_READ_DEPTH_B=16384,C_ADDRB_WIDTH=32,C_HAS_MEM_OUTPUT_REGS_A=0,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_USE_URAM=0,C_EN_RDADDRA_CHG=0,C_EN_RDADDRB_CHG=0,C_EN_DEEPSLEEP_PIN=0,C_EN_SHUTDOWN_PIN=0,C_EN_SAFETY_CKT=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=16,C_COUNT_18K_BRAM=0,C_EST_POWER_SUMMARY=Estimated Power for IP     _     20.388 mW}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of d_microblaze_lmb_bram_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of d_microblaze_lmb_bram_0 : entity is "blk_mem_gen_v8_3_1,Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4";
end d_microblaze_lmb_bram_0;

architecture STRUCTURE of d_microblaze_lmb_bram_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 32;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 32;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 8;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "16";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 1;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     20.388 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 1;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 1;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "d_microblaze_lmb_bram_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 16384;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 1;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 4;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 4;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "kintex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.\blk_mem_gen_v8_3_1__parameterized1\
     port map (
      addra(31 downto 0) => addra(31 downto 0),
      addrb(31 downto 0) => addrb(31 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => dinb(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(31 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(31 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => rstb,
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(31 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(31 downto 0),
      s_axi_rdata(31 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(3 downto 0) => wea(3 downto 0),
      web(3 downto 0) => web(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity memory is
  port (
    \AXI_STR_TXD_tdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_txd_sb_wr_en_reg : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axis_wr_eop_d1 : in STD_LOGIC;
    axi_str_txd_tready : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\ : in STD_LOGIC;
    p_8_out_0 : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_txd_wr_data_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end memory;

architecture STRUCTURE of memory is
  signal \^axi_str_txd_tdata[31]\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal doutb : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \AXI_STR_TXD_tdata[31]\(32 downto 0) <= \^axi_str_txd_tdata[31]\(32 downto 0);
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999959999999"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]\(1),
      I1 => axis_wr_eop_d1,
      I2 => \^axi_str_txd_tdata[31]\(0),
      I3 => axi_str_txd_tready,
      I4 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\,
      I5 => p_8_out_0,
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[3]_i_5_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[3]_i_1_n_0\,
      CO(2) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[3]_i_1_n_1\,
      CO(1) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[3]_i_1_n_2\,
      CO(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]\(2 downto 1),
      DI(1) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]\(0),
      DI(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]\(0),
      O(3 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\(3 downto 0),
      S(3 downto 2) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[2]\(2 downto 1),
      S(1) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[3]_i_5_n_0\,
      S(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[2]\(0)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[3]_i_1_n_0\,
      CO(3) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]_i_1_n_0\,
      CO(2) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]_i_1_n_1\,
      CO(1) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]_i_1_n_2\,
      CO(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]\(6 downto 3),
      O(3 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\(7 downto 4),
      S(3 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]\(3 downto 0)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]\(7),
      O(3 downto 2) => \NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\(9 downto 8),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\(1 downto 0)
    );
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.blk_mem_gen_v8_3_1
     port map (
      D(32 downto 1) => doutb(40 downto 9),
      D(0) => doutb(0),
      Q(31 downto 0) => Q(31 downto 0),
      WEBWE(0) => WEBWE(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[8]\(8 downto 0) => \gcc0.gc1.gsym.count_d2_reg[8]\(8 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk,
      sig_txd_sb_wr_en_reg => sig_txd_sb_wr_en_reg,
      \sig_txd_wr_data_reg[1]\(1 downto 0) => \sig_txd_wr_data_reg[1]\(1 downto 0)
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(0),
      Q => \^axi_str_txd_tdata[31]\(0),
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(10),
      Q => \^axi_str_txd_tdata[31]\(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(11),
      Q => \^axi_str_txd_tdata[31]\(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(12),
      Q => \^axi_str_txd_tdata[31]\(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(13),
      Q => \^axi_str_txd_tdata[31]\(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(14),
      Q => \^axi_str_txd_tdata[31]\(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(15),
      Q => \^axi_str_txd_tdata[31]\(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(16),
      Q => \^axi_str_txd_tdata[31]\(8),
      R => '0'
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(17),
      Q => \^axi_str_txd_tdata[31]\(9),
      R => '0'
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(18),
      Q => \^axi_str_txd_tdata[31]\(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(19),
      Q => \^axi_str_txd_tdata[31]\(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(20),
      Q => \^axi_str_txd_tdata[31]\(12),
      R => '0'
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(21),
      Q => \^axi_str_txd_tdata[31]\(13),
      R => '0'
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(22),
      Q => \^axi_str_txd_tdata[31]\(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(23),
      Q => \^axi_str_txd_tdata[31]\(15),
      R => '0'
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(24),
      Q => \^axi_str_txd_tdata[31]\(16),
      R => '0'
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(25),
      Q => \^axi_str_txd_tdata[31]\(17),
      R => '0'
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(26),
      Q => \^axi_str_txd_tdata[31]\(18),
      R => '0'
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(27),
      Q => \^axi_str_txd_tdata[31]\(19),
      R => '0'
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(28),
      Q => \^axi_str_txd_tdata[31]\(20),
      R => '0'
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(29),
      Q => \^axi_str_txd_tdata[31]\(21),
      R => '0'
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(30),
      Q => \^axi_str_txd_tdata[31]\(22),
      R => '0'
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(31),
      Q => \^axi_str_txd_tdata[31]\(23),
      R => '0'
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(32),
      Q => \^axi_str_txd_tdata[31]\(24),
      R => '0'
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(33),
      Q => \^axi_str_txd_tdata[31]\(25),
      R => '0'
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(34),
      Q => \^axi_str_txd_tdata[31]\(26),
      R => '0'
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(35),
      Q => \^axi_str_txd_tdata[31]\(27),
      R => '0'
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(36),
      Q => \^axi_str_txd_tdata[31]\(28),
      R => '0'
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(37),
      Q => \^axi_str_txd_tdata[31]\(29),
      R => '0'
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(38),
      Q => \^axi_str_txd_tdata[31]\(30),
      R => '0'
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(39),
      Q => \^axi_str_txd_tdata[31]\(31),
      R => '0'
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(40),
      Q => \^axi_str_txd_tdata[31]\(32),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(9),
      Q => \^axi_str_txd_tdata[31]\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity memory_487 is
  port (
    \grxd.sig_rxd_rd_data_reg[32]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \sig_ip2bus_data_reg[10]\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxd_tlast : in STD_LOGIC;
    sig_rxd_rd_en_reg : in STD_LOGIC;
    sig_rxd_rd_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_str_rst_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    Bus_RNW_reg_reg_0 : in STD_LOGIC;
    \sig_register_array_reg[0][9]\ : in STD_LOGIC;
    \sig_register_array_reg[0][8]\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]\ : in STD_LOGIC;
    \sig_register_array_reg[0][6]\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]\ : in STD_LOGIC;
    \sig_register_array_reg[0][4]\ : in STD_LOGIC;
    \sig_register_array_reg[0][3]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]\ : in STD_LOGIC;
    \sig_register_array_reg[0][1]\ : in STD_LOGIC;
    \sig_register_array_reg[0][0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of memory_487 : entity is "memory";
end memory_487;

architecture STRUCTURE of memory_487 is
  signal axi4_rlast : STD_LOGIC;
  signal doutb : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal \goreg_bm.dout_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \goreg_bm.dout_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \goreg_bm.dout_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \goreg_bm.dout_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \goreg_bm.dout_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \goreg_bm.dout_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \goreg_bm.dout_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \goreg_bm.dout_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \goreg_bm.dout_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \goreg_bm.dout_i_reg_n_0_[40]\ : STD_LOGIC;
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.blk_mem_gen_v8_3_1_488
     port map (
      D(32 downto 1) => doutb(40 downto 9),
      D(0) => doutb(0),
      Q(8 downto 0) => Q(8 downto 0),
      WEBWE(0) => WEBWE(0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(0),
      Q => axi4_rlast,
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(10),
      Q => \sig_ip2bus_data_reg[10]\(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(11),
      Q => \sig_ip2bus_data_reg[10]\(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(12),
      Q => \sig_ip2bus_data_reg[10]\(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(13),
      Q => \sig_ip2bus_data_reg[10]\(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(14),
      Q => \sig_ip2bus_data_reg[10]\(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(15),
      Q => \sig_ip2bus_data_reg[10]\(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(16),
      Q => \sig_ip2bus_data_reg[10]\(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(17),
      Q => \sig_ip2bus_data_reg[10]\(8),
      R => '0'
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(18),
      Q => \sig_ip2bus_data_reg[10]\(9),
      R => '0'
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(19),
      Q => \sig_ip2bus_data_reg[10]\(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(20),
      Q => \sig_ip2bus_data_reg[10]\(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(21),
      Q => \sig_ip2bus_data_reg[10]\(12),
      R => '0'
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(22),
      Q => \sig_ip2bus_data_reg[10]\(13),
      R => '0'
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(23),
      Q => \sig_ip2bus_data_reg[10]\(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(24),
      Q => \sig_ip2bus_data_reg[10]\(15),
      R => '0'
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(25),
      Q => \sig_ip2bus_data_reg[10]\(16),
      R => '0'
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(26),
      Q => \sig_ip2bus_data_reg[10]\(17),
      R => '0'
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(27),
      Q => \sig_ip2bus_data_reg[10]\(18),
      R => '0'
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(28),
      Q => \sig_ip2bus_data_reg[10]\(19),
      R => '0'
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(29),
      Q => \sig_ip2bus_data_reg[10]\(20),
      R => '0'
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(30),
      Q => \sig_ip2bus_data_reg[10]\(21),
      R => '0'
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(31),
      Q => \goreg_bm.dout_i_reg_n_0_[31]\,
      R => '0'
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(32),
      Q => \goreg_bm.dout_i_reg_n_0_[32]\,
      R => '0'
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(33),
      Q => \goreg_bm.dout_i_reg_n_0_[33]\,
      R => '0'
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(34),
      Q => \goreg_bm.dout_i_reg_n_0_[34]\,
      R => '0'
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(35),
      Q => \goreg_bm.dout_i_reg_n_0_[35]\,
      R => '0'
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(36),
      Q => \goreg_bm.dout_i_reg_n_0_[36]\,
      R => '0'
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(37),
      Q => \goreg_bm.dout_i_reg_n_0_[37]\,
      R => '0'
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(38),
      Q => \goreg_bm.dout_i_reg_n_0_[38]\,
      R => '0'
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(39),
      Q => \goreg_bm.dout_i_reg_n_0_[39]\,
      R => '0'
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(40),
      Q => \goreg_bm.dout_i_reg_n_0_[40]\,
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(9),
      Q => \sig_ip2bus_data_reg[10]\(0),
      R => '0'
    );
\grxd.sig_rxd_rd_data[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000700000"
    )
        port map (
      I0 => sig_rxd_rd_en_reg,
      I1 => axi4_rlast,
      I2 => sig_rxd_rd_data(0),
      I3 => sig_str_rst_reg,
      I4 => s_axi_aresetn,
      I5 => sig_rd_rlen_reg,
      O => \grxd.sig_rxd_rd_data_reg[32]\
    );
\sig_ip2bus_data[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => Bus_RNW_reg_reg,
      I1 => \goreg_bm.dout_i_reg_n_0_[40]\,
      I2 => sig_rx_channel_reset_reg,
      I3 => Bus_RNW_reg_reg_0,
      I4 => \sig_register_array_reg[0][0]\,
      O => D(9)
    );
\sig_ip2bus_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => Bus_RNW_reg_reg,
      I1 => \goreg_bm.dout_i_reg_n_0_[39]\,
      I2 => sig_rx_channel_reset_reg,
      I3 => Bus_RNW_reg_reg_0,
      I4 => \sig_register_array_reg[0][1]\,
      O => D(8)
    );
\sig_ip2bus_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => Bus_RNW_reg_reg,
      I1 => \goreg_bm.dout_i_reg_n_0_[38]\,
      I2 => sig_rx_channel_reset_reg,
      I3 => Bus_RNW_reg_reg_0,
      I4 => \sig_register_array_reg[0][2]\,
      O => D(7)
    );
\sig_ip2bus_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => Bus_RNW_reg_reg,
      I1 => \goreg_bm.dout_i_reg_n_0_[37]\,
      I2 => sig_rx_channel_reset_reg,
      I3 => Bus_RNW_reg_reg_0,
      I4 => \sig_register_array_reg[0][3]\,
      O => D(6)
    );
\sig_ip2bus_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => Bus_RNW_reg_reg,
      I1 => \goreg_bm.dout_i_reg_n_0_[36]\,
      I2 => sig_rx_channel_reset_reg,
      I3 => Bus_RNW_reg_reg_0,
      I4 => \sig_register_array_reg[0][4]\,
      O => D(5)
    );
\sig_ip2bus_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => Bus_RNW_reg_reg,
      I1 => \goreg_bm.dout_i_reg_n_0_[35]\,
      I2 => sig_rx_channel_reset_reg,
      I3 => Bus_RNW_reg_reg_0,
      I4 => \sig_register_array_reg[0][5]\,
      O => D(4)
    );
\sig_ip2bus_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => Bus_RNW_reg_reg,
      I1 => \goreg_bm.dout_i_reg_n_0_[34]\,
      I2 => sig_rx_channel_reset_reg,
      I3 => Bus_RNW_reg_reg_0,
      I4 => \sig_register_array_reg[0][6]\,
      O => D(3)
    );
\sig_ip2bus_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => Bus_RNW_reg_reg,
      I1 => \goreg_bm.dout_i_reg_n_0_[33]\,
      I2 => sig_rx_channel_reset_reg,
      I3 => Bus_RNW_reg_reg_0,
      I4 => \sig_register_array_reg[0][7]\,
      O => D(2)
    );
\sig_ip2bus_data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => Bus_RNW_reg_reg,
      I1 => \goreg_bm.dout_i_reg_n_0_[32]\,
      I2 => sig_rx_channel_reset_reg,
      I3 => Bus_RNW_reg_reg_0,
      I4 => \sig_register_array_reg[0][8]\,
      O => D(1)
    );
\sig_ip2bus_data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => Bus_RNW_reg_reg,
      I1 => \goreg_bm.dout_i_reg_n_0_[31]\,
      I2 => sig_rx_channel_reset_reg,
      I3 => Bus_RNW_reg_reg_0,
      I4 => \sig_register_array_reg[0][9]\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sync_fifo_fg is
  port (
    \grxd.rx_fg_len_empty_d1_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[13]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[14]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[15]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[16]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[17]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[18]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[31]\ : out STD_LOGIC;
    sig_rd_rlen : out STD_LOGIC;
    sig_ip2bus_data : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_register_array_reg[0][0]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \goreg_bm.dout_i_reg[18]\ : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    Bus_RNW_reg_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \goreg_bm.dout_i_reg[17]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[16]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[15]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[14]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[11]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : in STD_LOGIC;
    Bus_RNW_reg_reg_1 : in STD_LOGIC;
    Bus_RNW_reg_reg_2 : in STD_LOGIC;
    \goreg_bm.dout_i_reg[27]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_rx_channel_reset_reg_0 : in STD_LOGIC;
    \count_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[0]\ : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[1]\ : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]\ : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[3]\ : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[4]\ : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[5]\ : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[6]\ : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[7]\ : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[8]\ : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[9]\ : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[10]\ : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[11]\ : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[12]\ : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[13]\ : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[14]\ : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[15]\ : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[16]\ : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[17]\ : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[18]\ : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[19]\ : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[20]\ : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[21]\ : in STD_LOGIC
  );
end sync_fifo_fg;

architecture STRUCTURE of sync_fifo_fg is
begin
\FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM\: entity work.\fifo_generator_v13_0_1__parameterized1\
     port map (
      Bus_RNW_reg_reg => Bus_RNW_reg_reg,
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg_0,
      Bus_RNW_reg_reg_1 => Bus_RNW_reg_reg_1,
      Bus_RNW_reg_reg_2 => Bus_RNW_reg_reg_2,
      D(8 downto 0) => D(8 downto 0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\,
      Q(8 downto 0) => Q(8 downto 0),
      \count_reg[9]\(9 downto 0) => \count_reg[9]\(9 downto 0),
      fg_rxd_wr_length(21) => \grxd.fg_rxd_wr_length_reg[21]\,
      fg_rxd_wr_length(20) => \grxd.fg_rxd_wr_length_reg[20]\,
      fg_rxd_wr_length(19) => \grxd.fg_rxd_wr_length_reg[19]\,
      fg_rxd_wr_length(18) => \grxd.fg_rxd_wr_length_reg[18]\,
      fg_rxd_wr_length(17) => \grxd.fg_rxd_wr_length_reg[17]\,
      fg_rxd_wr_length(16) => \grxd.fg_rxd_wr_length_reg[16]\,
      fg_rxd_wr_length(15) => \grxd.fg_rxd_wr_length_reg[15]\,
      fg_rxd_wr_length(14) => \grxd.fg_rxd_wr_length_reg[14]\,
      fg_rxd_wr_length(13) => \grxd.fg_rxd_wr_length_reg[13]\,
      fg_rxd_wr_length(12) => \grxd.fg_rxd_wr_length_reg[12]\,
      fg_rxd_wr_length(11) => \grxd.fg_rxd_wr_length_reg[11]\,
      fg_rxd_wr_length(10) => \grxd.fg_rxd_wr_length_reg[10]\,
      fg_rxd_wr_length(9) => \grxd.fg_rxd_wr_length_reg[9]\,
      fg_rxd_wr_length(8) => \grxd.fg_rxd_wr_length_reg[8]\,
      fg_rxd_wr_length(7) => \grxd.fg_rxd_wr_length_reg[7]\,
      fg_rxd_wr_length(6) => \grxd.fg_rxd_wr_length_reg[6]\,
      fg_rxd_wr_length(5) => \grxd.fg_rxd_wr_length_reg[5]\,
      fg_rxd_wr_length(4) => \grxd.fg_rxd_wr_length_reg[4]\,
      fg_rxd_wr_length(3) => \grxd.fg_rxd_wr_length_reg[3]\,
      fg_rxd_wr_length(2) => \grxd.fg_rxd_wr_length_reg[2]\,
      fg_rxd_wr_length(1) => \grxd.fg_rxd_wr_length_reg[1]\,
      fg_rxd_wr_length(0) => \grxd.fg_rxd_wr_length_reg[0]\,
      \goreg_bm.dout_i_reg[10]\ => \goreg_bm.dout_i_reg[10]\,
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[12]\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[13]\ => \goreg_bm.dout_i_reg[13]\,
      \goreg_bm.dout_i_reg[14]\ => \goreg_bm.dout_i_reg[14]\,
      \goreg_bm.dout_i_reg[15]\ => \goreg_bm.dout_i_reg[15]\,
      \goreg_bm.dout_i_reg[16]\ => \goreg_bm.dout_i_reg[16]\,
      \goreg_bm.dout_i_reg[17]\ => \goreg_bm.dout_i_reg[17]\,
      \goreg_bm.dout_i_reg[18]\ => \goreg_bm.dout_i_reg[18]\,
      \goreg_bm.dout_i_reg[27]\(6 downto 0) => \goreg_bm.dout_i_reg[27]\(6 downto 0),
      \gpr1.dout_i_reg[0]\ => SR(0),
      \grxd.rx_fg_len_empty_d1_reg\ => \grxd.rx_fg_len_empty_d1_reg\,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_ip2bus_data(1 downto 0) => sig_ip2bus_data(1 downto 0),
      \sig_ip2bus_data_reg[10]\(2 downto 0) => \sig_ip2bus_data_reg[10]\(2 downto 0),
      \sig_ip2bus_data_reg[13]\ => \sig_ip2bus_data_reg[13]\,
      \sig_ip2bus_data_reg[13]_0\ => \sig_ip2bus_data_reg[13]_0\,
      \sig_ip2bus_data_reg[14]\ => \sig_ip2bus_data_reg[14]\,
      \sig_ip2bus_data_reg[15]\ => \sig_ip2bus_data_reg[15]\,
      \sig_ip2bus_data_reg[16]\ => \sig_ip2bus_data_reg[16]\,
      \sig_ip2bus_data_reg[17]\ => \sig_ip2bus_data_reg[17]\,
      \sig_ip2bus_data_reg[18]\ => \sig_ip2bus_data_reg[18]\,
      \sig_ip2bus_data_reg[19]\ => \sig_ip2bus_data_reg[19]\,
      \sig_ip2bus_data_reg[31]\ => \sig_ip2bus_data_reg[31]\,
      sig_rd_rlen => sig_rd_rlen,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][0]\ => \sig_register_array_reg[0][0]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rx_channel_reset_reg_0 => sig_rx_channel_reset_reg_0,
      sig_str_rst_reg => sig_str_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity d_microblaze_microblaze_0_0 is
  port (
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Interrupt : in STD_LOGIC;
    Interrupt_Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Interrupt_Ack : out STD_LOGIC_VECTOR ( 0 to 1 );
    Instr_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    IFetch : out STD_LOGIC;
    I_AS : out STD_LOGIC;
    IReady : in STD_LOGIC;
    IWAIT : in STD_LOGIC;
    ICE : in STD_LOGIC;
    IUE : in STD_LOGIC;
    Data_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    D_AS : out STD_LOGIC;
    Read_Strobe : out STD_LOGIC;
    Write_Strobe : out STD_LOGIC;
    DReady : in STD_LOGIC;
    DWait : in STD_LOGIC;
    DCE : in STD_LOGIC;
    DUE : in STD_LOGIC;
    Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    M_AXI_DP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWVALID : out STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_WVALID : out STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_BREADY : out STD_LOGIC;
    M_AXI_DP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARVALID : out STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_RREADY : out STD_LOGIC;
    M0_AXIS_TLAST : out STD_LOGIC;
    M0_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXIS_TVALID : out STD_LOGIC;
    M0_AXIS_TREADY : in STD_LOGIC;
    S0_AXIS_TLAST : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXIS_TVALID : in STD_LOGIC;
    S0_AXIS_TREADY : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of d_microblaze_microblaze_0_0 : entity is "d_microblaze_microblaze_0_0,MicroBlaze,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of d_microblaze_microblaze_0_0 : entity is "d_microblaze_microblaze_0_0,MicroBlaze,{x_ipProduct=Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=microblaze,x_ipVersion=9.5,x_ipCoreRevision=3,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_SCO=0,C_FREQ=100000000,C_USE_CONFIG_RESET=0,C_NUM_SYNC_FF_CLK=2,C_NUM_SYNC_FF_CLK_IRQ=1,C_NUM_SYNC_FF_CLK_DEBUG=2,C_NUM_SYNC_FF_DBG_CLK=1,C_FAULT_TOLERANT=0,C_ECC_USE_CE_EXCEPTION=0,C_LOCKSTEP_SLAVE=0,C_ENDIANNESS=1,C_FAMILY=kintex7,C_DATA_SIZE=32,C_INSTANCE=d_microblaze_microblaze_0_0,C_AVOID_PRIMITIVES=0,C_AREA_OPTIMIZED=0,C_OPTIMIZATION=0,C_INTERCONNECT=2,C_BASE_VECTORS=0x00000000,C_M_AXI_DP_THREAD_ID_WIDTH=1,C_M_AXI_DP_DATA_WIDTH=32,C_M_AXI_DP_ADDR_WIDTH=32,C_M_AXI_DP_EXCLUSIVE_ACCESS=0,C_M_AXI_D_BUS_EXCEPTION=0,C_M_AXI_IP_THREAD_ID_WIDTH=1,C_M_AXI_IP_DATA_WIDTH=32,C_M_AXI_IP_ADDR_WIDTH=32,C_M_AXI_I_BUS_EXCEPTION=0,C_D_LMB=1,C_D_AXI=1,C_I_LMB=1,C_I_AXI=0,C_USE_MSR_INSTR=0,C_USE_PCMP_INSTR=0,C_USE_BARREL=0,C_USE_DIV=0,C_USE_HW_MUL=0,C_USE_FPU=0,C_USE_REORDER_INSTR=1,C_UNALIGNED_EXCEPTIONS=0,C_ILL_OPCODE_EXCEPTION=0,C_DIV_ZERO_EXCEPTION=0,C_FPU_EXCEPTION=0,C_FSL_LINKS=1,C_USE_EXTENDED_FSL_INSTR=0,C_FSL_EXCEPTION=0,C_USE_STACK_PROTECTION=0,C_IMPRECISE_EXCEPTIONS=0,C_USE_INTERRUPT=0,C_USE_EXT_BRK=0,C_USE_EXT_NM_BRK=0,C_USE_MMU=0,C_MMU_DTLB_SIZE=4,C_MMU_ITLB_SIZE=2,C_MMU_TLB_ACCESS=3,C_MMU_ZONES=16,C_MMU_PRIVILEGED_INSTR=0,C_USE_BRANCH_TARGET_CACHE=0,C_BRANCH_TARGET_CACHE_SIZE=0,C_PC_WIDTH=32,C_PVR=0,C_PVR_USER1=0x00,C_PVR_USER2=0x00000000,C_DYNAMIC_BUS_SIZING=0,C_RESET_MSR=0x00000000,C_OPCODE_0x0_ILLEGAL=0,C_DEBUG_ENABLED=0,C_NUMBER_OF_PC_BRK=1,C_NUMBER_OF_RD_ADDR_BRK=0,C_NUMBER_OF_WR_ADDR_BRK=0,C_DEBUG_EVENT_COUNTERS=5,C_DEBUG_LATENCY_COUNTERS=1,C_DEBUG_COUNTER_WIDTH=32,C_DEBUG_TRACE_SIZE=8192,C_DEBUG_EXTERNAL_TRACE=0,C_DEBUG_PROFILE_SIZE=0,C_INTERRUPT_IS_EDGE=0,C_EDGE_IS_POSITIVE=1,C_ASYNC_INTERRUPT=1,C_M0_AXIS_DATA_WIDTH=32,C_S0_AXIS_DATA_WIDTH=32,C_M1_AXIS_DATA_WIDTH=32,C_S1_AXIS_DATA_WIDTH=32,C_M2_AXIS_DATA_WIDTH=32,C_S2_AXIS_DATA_WIDTH=32,C_M3_AXIS_DATA_WIDTH=32,C_S3_AXIS_DATA_WIDTH=32,C_M4_AXIS_DATA_WIDTH=32,C_S4_AXIS_DATA_WIDTH=32,C_M5_AXIS_DATA_WIDTH=32,C_S5_AXIS_DATA_WIDTH=32,C_M6_AXIS_DATA_WIDTH=32,C_S6_AXIS_DATA_WIDTH=32,C_M7_AXIS_DATA_WIDTH=32,C_S7_AXIS_DATA_WIDTH=32,C_M8_AXIS_DATA_WIDTH=32,C_S8_AXIS_DATA_WIDTH=32,C_M9_AXIS_DATA_WIDTH=32,C_S9_AXIS_DATA_WIDTH=32,C_M10_AXIS_DATA_WIDTH=32,C_S10_AXIS_DATA_WIDTH=32,C_M11_AXIS_DATA_WIDTH=32,C_S11_AXIS_DATA_WIDTH=32,C_M12_AXIS_DATA_WIDTH=32,C_S12_AXIS_DATA_WIDTH=32,C_M13_AXIS_DATA_WIDTH=32,C_S13_AXIS_DATA_WIDTH=32,C_M14_AXIS_DATA_WIDTH=32,C_S14_AXIS_DATA_WIDTH=32,C_M15_AXIS_DATA_WIDTH=32,C_S15_AXIS_DATA_WIDTH=32,C_ICACHE_BASEADDR=0x00000000,C_ICACHE_HIGHADDR=0x3FFFFFFF,C_USE_ICACHE=0,C_ALLOW_ICACHE_WR=1,C_ADDR_TAG_BITS=17,C_CACHE_BYTE_SIZE=8192,C_ICACHE_LINE_LEN=4,C_ICACHE_ALWAYS_USED=0,C_ICACHE_STREAMS=0,C_ICACHE_VICTIMS=0,C_ICACHE_FORCE_TAG_LUTRAM=0,C_ICACHE_DATA_WIDTH=0,C_M_AXI_IC_THREAD_ID_WIDTH=1,C_M_AXI_IC_DATA_WIDTH=32,C_M_AXI_IC_ADDR_WIDTH=32,C_M_AXI_IC_USER_VALUE=31,C_M_AXI_IC_AWUSER_WIDTH=5,C_M_AXI_IC_ARUSER_WIDTH=5,C_M_AXI_IC_WUSER_WIDTH=1,C_M_AXI_IC_RUSER_WIDTH=1,C_M_AXI_IC_BUSER_WIDTH=1,C_DCACHE_BASEADDR=0x00000000,C_DCACHE_HIGHADDR=0x3FFFFFFF,C_USE_DCACHE=0,C_ALLOW_DCACHE_WR=1,C_DCACHE_ADDR_TAG=17,C_DCACHE_BYTE_SIZE=8192,C_DCACHE_LINE_LEN=4,C_DCACHE_ALWAYS_USED=0,C_DCACHE_USE_WRITEBACK=0,C_DCACHE_VICTIMS=0,C_DCACHE_FORCE_TAG_LUTRAM=0,C_DCACHE_DATA_WIDTH=0,C_M_AXI_DC_THREAD_ID_WIDTH=1,C_M_AXI_DC_DATA_WIDTH=32,C_M_AXI_DC_ADDR_WIDTH=32,C_M_AXI_DC_EXCLUSIVE_ACCESS=0,C_M_AXI_DC_USER_VALUE=31,C_M_AXI_DC_AWUSER_WIDTH=5,C_M_AXI_DC_ARUSER_WIDTH=5,C_M_AXI_DC_WUSER_WIDTH=1,C_M_AXI_DC_RUSER_WIDTH=1,C_M_AXI_DC_BUSER_WIDTH=1}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of d_microblaze_microblaze_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of d_microblaze_microblaze_0_0 : entity is "MicroBlaze,Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4";
end d_microblaze_microblaze_0_0;

architecture STRUCTURE of d_microblaze_microblaze_0_0 is
  signal NLW_U0_Dbg_Intr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDO_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Trace_Valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Wakeup_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M10_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M10_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M11_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M11_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M12_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M12_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M13_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M13_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M14_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M14_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M15_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M15_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M1_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M1_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M2_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M2_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M3_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M3_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M4_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M4_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M5_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M5_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M6_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M6_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M7_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M7_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M8_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M8_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M9_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M9_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_MB_Error_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_MB_Halted_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_ACREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_ARLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_AWLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_CDLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_CDVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_CRVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_RACK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_RREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_WACK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DP_ARLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DP_AWLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DP_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_ACREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_ARLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_AWLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_CDLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_CDVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_CRVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_RACK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_RREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_WACK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_ARLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_AWLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_RREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S10_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S11_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S12_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S13_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S14_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S15_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S1_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S2_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S3_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S4_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S5_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S6_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S7_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S8_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S9_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Sleep_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_DCache_Hit_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_DCache_Rdy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_DCache_Read_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_DCache_Req_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Data_Access_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Data_Read_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Data_Write_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Delay_Slot_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_EX_PipeRun_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Exception_Taken_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_ICache_Hit_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_ICache_Rdy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_ICache_Req_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Jump_Hit_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Jump_Taken_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_MB_Halted_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_MEM_PipeRun_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_OF_PipeRun_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Reg_Write_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Valid_Instr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Trace_Data_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 35 );
  signal NLW_U0_Dbg_Trig_Ack_Out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_In_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_LOCKSTEP_Master_Out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 4095 );
  signal NLW_U0_LOCKSTEP_Out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 4095 );
  signal NLW_U0_M10_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M11_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M12_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M13_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M14_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M15_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M1_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M2_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M3_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M4_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M5_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M6_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M7_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M8_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M9_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_DC_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_DC_ARBAR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DC_ARDOMAIN_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_DC_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_DC_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DC_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DC_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DC_ARSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DC_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_DC_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_DC_AWBAR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DC_AWDOMAIN_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_DC_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_DC_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DC_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DC_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DC_AWSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DC_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_DC_CDDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_DC_CRRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_DC_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_DC_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DC_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_DP_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DP_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DP_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_DP_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_DP_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DP_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DP_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DP_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DP_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_DP_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_DP_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DP_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IC_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IC_ARBAR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IC_ARDOMAIN_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_IC_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_IC_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IC_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IC_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IC_ARSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IC_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_IC_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IC_AWBAR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IC_AWDOMAIN_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_IC_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_IC_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IC_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IC_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IC_AWSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IC_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_IC_CDDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IC_CRRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_IC_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IC_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IC_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_IP_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IP_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IP_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IP_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_IP_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_IP_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IP_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IP_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IP_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IP_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IP_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IP_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_IP_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_IP_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IP_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IP_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IP_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IP_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_Trace_Data_Address_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_Data_Byte_Enable_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_Trace_Data_Write_Value_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_Exception_Kind_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 4 );
  signal NLW_U0_Trace_Instruction_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_MSR_Reg_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 14 );
  signal NLW_U0_Trace_New_Reg_Value_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_PC_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_PID_Reg_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Trace_Reg_Addr_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 4 );
  attribute C_ADDR_TAG_BITS : integer;
  attribute C_ADDR_TAG_BITS of U0 : label is 17;
  attribute C_ALLOW_DCACHE_WR : integer;
  attribute C_ALLOW_DCACHE_WR of U0 : label is 1;
  attribute C_ALLOW_ICACHE_WR : integer;
  attribute C_ALLOW_ICACHE_WR of U0 : label is 1;
  attribute C_AREA_OPTIMIZED : integer;
  attribute C_AREA_OPTIMIZED of U0 : label is 0;
  attribute C_ASYNC_INTERRUPT : integer;
  attribute C_ASYNC_INTERRUPT of U0 : label is 1;
  attribute C_AVOID_PRIMITIVES : integer;
  attribute C_AVOID_PRIMITIVES of U0 : label is 0;
  attribute C_BASE_VECTORS : integer;
  attribute C_BASE_VECTORS of U0 : label is 0;
  attribute C_BRANCH_TARGET_CACHE_SIZE : integer;
  attribute C_BRANCH_TARGET_CACHE_SIZE of U0 : label is 0;
  attribute C_CACHE_BYTE_SIZE : integer;
  attribute C_CACHE_BYTE_SIZE of U0 : label is 8192;
  attribute C_DATA_SIZE : integer;
  attribute C_DATA_SIZE of U0 : label is 32;
  attribute C_DCACHE_ADDR_TAG : integer;
  attribute C_DCACHE_ADDR_TAG of U0 : label is 17;
  attribute C_DCACHE_ALWAYS_USED : integer;
  attribute C_DCACHE_ALWAYS_USED of U0 : label is 0;
  attribute C_DCACHE_BASEADDR : integer;
  attribute C_DCACHE_BASEADDR of U0 : label is 0;
  attribute C_DCACHE_BYTE_SIZE : integer;
  attribute C_DCACHE_BYTE_SIZE of U0 : label is 8192;
  attribute C_DCACHE_DATA_WIDTH : integer;
  attribute C_DCACHE_DATA_WIDTH of U0 : label is 0;
  attribute C_DCACHE_FORCE_TAG_LUTRAM : integer;
  attribute C_DCACHE_FORCE_TAG_LUTRAM of U0 : label is 0;
  attribute C_DCACHE_HIGHADDR : integer;
  attribute C_DCACHE_HIGHADDR of U0 : label is 1073741823;
  attribute C_DCACHE_LINE_LEN : integer;
  attribute C_DCACHE_LINE_LEN of U0 : label is 4;
  attribute C_DCACHE_USE_WRITEBACK : integer;
  attribute C_DCACHE_USE_WRITEBACK of U0 : label is 0;
  attribute C_DCACHE_VICTIMS : integer;
  attribute C_DCACHE_VICTIMS of U0 : label is 0;
  attribute C_DEBUG_COUNTER_WIDTH : integer;
  attribute C_DEBUG_COUNTER_WIDTH of U0 : label is 32;
  attribute C_DEBUG_ENABLED : integer;
  attribute C_DEBUG_ENABLED of U0 : label is 0;
  attribute C_DEBUG_EVENT_COUNTERS : integer;
  attribute C_DEBUG_EVENT_COUNTERS of U0 : label is 5;
  attribute C_DEBUG_EXTERNAL_TRACE : integer;
  attribute C_DEBUG_EXTERNAL_TRACE of U0 : label is 0;
  attribute C_DEBUG_LATENCY_COUNTERS : integer;
  attribute C_DEBUG_LATENCY_COUNTERS of U0 : label is 1;
  attribute C_DEBUG_PROFILE_SIZE : integer;
  attribute C_DEBUG_PROFILE_SIZE of U0 : label is 0;
  attribute C_DEBUG_TRACE_SIZE : integer;
  attribute C_DEBUG_TRACE_SIZE of U0 : label is 8192;
  attribute C_DIV_ZERO_EXCEPTION : integer;
  attribute C_DIV_ZERO_EXCEPTION of U0 : label is 0;
  attribute C_DYNAMIC_BUS_SIZING : integer;
  attribute C_DYNAMIC_BUS_SIZING of U0 : label is 0;
  attribute C_D_AXI : integer;
  attribute C_D_AXI of U0 : label is 1;
  attribute C_D_LMB : integer;
  attribute C_D_LMB of U0 : label is 1;
  attribute C_ECC_USE_CE_EXCEPTION : integer;
  attribute C_ECC_USE_CE_EXCEPTION of U0 : label is 0;
  attribute C_EDGE_IS_POSITIVE : integer;
  attribute C_EDGE_IS_POSITIVE of U0 : label is 1;
  attribute C_ENDIANNESS : integer;
  attribute C_ENDIANNESS of U0 : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "kintex7";
  attribute C_FAULT_TOLERANT : integer;
  attribute C_FAULT_TOLERANT of U0 : label is 0;
  attribute C_FPU_EXCEPTION : integer;
  attribute C_FPU_EXCEPTION of U0 : label is 0;
  attribute C_FREQ : integer;
  attribute C_FREQ of U0 : label is 100000000;
  attribute C_FSL_EXCEPTION : integer;
  attribute C_FSL_EXCEPTION of U0 : label is 0;
  attribute C_FSL_LINKS : integer;
  attribute C_FSL_LINKS of U0 : label is 1;
  attribute C_ICACHE_ALWAYS_USED : integer;
  attribute C_ICACHE_ALWAYS_USED of U0 : label is 0;
  attribute C_ICACHE_BASEADDR : integer;
  attribute C_ICACHE_BASEADDR of U0 : label is 0;
  attribute C_ICACHE_DATA_WIDTH : integer;
  attribute C_ICACHE_DATA_WIDTH of U0 : label is 0;
  attribute C_ICACHE_FORCE_TAG_LUTRAM : integer;
  attribute C_ICACHE_FORCE_TAG_LUTRAM of U0 : label is 0;
  attribute C_ICACHE_HIGHADDR : integer;
  attribute C_ICACHE_HIGHADDR of U0 : label is 1073741823;
  attribute C_ICACHE_LINE_LEN : integer;
  attribute C_ICACHE_LINE_LEN of U0 : label is 4;
  attribute C_ICACHE_STREAMS : integer;
  attribute C_ICACHE_STREAMS of U0 : label is 0;
  attribute C_ICACHE_VICTIMS : integer;
  attribute C_ICACHE_VICTIMS of U0 : label is 0;
  attribute C_ILL_OPCODE_EXCEPTION : integer;
  attribute C_ILL_OPCODE_EXCEPTION of U0 : label is 0;
  attribute C_IMPRECISE_EXCEPTIONS : integer;
  attribute C_IMPRECISE_EXCEPTIONS of U0 : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "d_microblaze_microblaze_0_0";
  attribute C_INTERCONNECT : integer;
  attribute C_INTERCONNECT of U0 : label is 2;
  attribute C_INTERRUPT_IS_EDGE : integer;
  attribute C_INTERRUPT_IS_EDGE of U0 : label is 0;
  attribute C_I_AXI : integer;
  attribute C_I_AXI of U0 : label is 0;
  attribute C_I_LMB : integer;
  attribute C_I_LMB of U0 : label is 1;
  attribute C_LOCKSTEP_SLAVE : integer;
  attribute C_LOCKSTEP_SLAVE of U0 : label is 0;
  attribute C_M0_AXIS_DATA_WIDTH : integer;
  attribute C_M0_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M10_AXIS_DATA_WIDTH : integer;
  attribute C_M10_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M11_AXIS_DATA_WIDTH : integer;
  attribute C_M11_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M12_AXIS_DATA_WIDTH : integer;
  attribute C_M12_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M13_AXIS_DATA_WIDTH : integer;
  attribute C_M13_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M14_AXIS_DATA_WIDTH : integer;
  attribute C_M14_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M15_AXIS_DATA_WIDTH : integer;
  attribute C_M15_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M1_AXIS_DATA_WIDTH : integer;
  attribute C_M1_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M2_AXIS_DATA_WIDTH : integer;
  attribute C_M2_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M3_AXIS_DATA_WIDTH : integer;
  attribute C_M3_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M4_AXIS_DATA_WIDTH : integer;
  attribute C_M4_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M5_AXIS_DATA_WIDTH : integer;
  attribute C_M5_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M6_AXIS_DATA_WIDTH : integer;
  attribute C_M6_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M7_AXIS_DATA_WIDTH : integer;
  attribute C_M7_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M8_AXIS_DATA_WIDTH : integer;
  attribute C_M8_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M9_AXIS_DATA_WIDTH : integer;
  attribute C_M9_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_MMU_DTLB_SIZE : integer;
  attribute C_MMU_DTLB_SIZE of U0 : label is 4;
  attribute C_MMU_ITLB_SIZE : integer;
  attribute C_MMU_ITLB_SIZE of U0 : label is 2;
  attribute C_MMU_PRIVILEGED_INSTR : integer;
  attribute C_MMU_PRIVILEGED_INSTR of U0 : label is 0;
  attribute C_MMU_TLB_ACCESS : integer;
  attribute C_MMU_TLB_ACCESS of U0 : label is 3;
  attribute C_MMU_ZONES : integer;
  attribute C_MMU_ZONES of U0 : label is 16;
  attribute C_M_AXI_DC_ADDR_WIDTH : integer;
  attribute C_M_AXI_DC_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DC_ARUSER_WIDTH : integer;
  attribute C_M_AXI_DC_ARUSER_WIDTH of U0 : label is 5;
  attribute C_M_AXI_DC_AWUSER_WIDTH : integer;
  attribute C_M_AXI_DC_AWUSER_WIDTH of U0 : label is 5;
  attribute C_M_AXI_DC_BUSER_WIDTH : integer;
  attribute C_M_AXI_DC_BUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_DC_DATA_WIDTH : integer;
  attribute C_M_AXI_DC_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DC_EXCLUSIVE_ACCESS : integer;
  attribute C_M_AXI_DC_EXCLUSIVE_ACCESS of U0 : label is 0;
  attribute C_M_AXI_DC_RUSER_WIDTH : integer;
  attribute C_M_AXI_DC_RUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_DC_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_DC_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_DC_USER_VALUE : integer;
  attribute C_M_AXI_DC_USER_VALUE of U0 : label is 31;
  attribute C_M_AXI_DC_WUSER_WIDTH : integer;
  attribute C_M_AXI_DC_WUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_DP_ADDR_WIDTH : integer;
  attribute C_M_AXI_DP_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DP_DATA_WIDTH : integer;
  attribute C_M_AXI_DP_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DP_EXCLUSIVE_ACCESS : integer;
  attribute C_M_AXI_DP_EXCLUSIVE_ACCESS of U0 : label is 0;
  attribute C_M_AXI_DP_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_DP_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_D_BUS_EXCEPTION : integer;
  attribute C_M_AXI_D_BUS_EXCEPTION of U0 : label is 0;
  attribute C_M_AXI_IC_ADDR_WIDTH : integer;
  attribute C_M_AXI_IC_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_IC_ARUSER_WIDTH : integer;
  attribute C_M_AXI_IC_ARUSER_WIDTH of U0 : label is 5;
  attribute C_M_AXI_IC_AWUSER_WIDTH : integer;
  attribute C_M_AXI_IC_AWUSER_WIDTH of U0 : label is 5;
  attribute C_M_AXI_IC_BUSER_WIDTH : integer;
  attribute C_M_AXI_IC_BUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IC_DATA_WIDTH : integer;
  attribute C_M_AXI_IC_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_IC_RUSER_WIDTH : integer;
  attribute C_M_AXI_IC_RUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IC_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_IC_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IC_USER_VALUE : integer;
  attribute C_M_AXI_IC_USER_VALUE of U0 : label is 31;
  attribute C_M_AXI_IC_WUSER_WIDTH : integer;
  attribute C_M_AXI_IC_WUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IP_ADDR_WIDTH : integer;
  attribute C_M_AXI_IP_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_IP_DATA_WIDTH : integer;
  attribute C_M_AXI_IP_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_IP_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_IP_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_I_BUS_EXCEPTION : integer;
  attribute C_M_AXI_I_BUS_EXCEPTION of U0 : label is 0;
  attribute C_NUMBER_OF_PC_BRK : integer;
  attribute C_NUMBER_OF_PC_BRK of U0 : label is 1;
  attribute C_NUMBER_OF_RD_ADDR_BRK : integer;
  attribute C_NUMBER_OF_RD_ADDR_BRK of U0 : label is 0;
  attribute C_NUMBER_OF_WR_ADDR_BRK : integer;
  attribute C_NUMBER_OF_WR_ADDR_BRK of U0 : label is 0;
  attribute C_NUM_SYNC_FF_CLK : integer;
  attribute C_NUM_SYNC_FF_CLK of U0 : label is 2;
  attribute C_NUM_SYNC_FF_CLK_DEBUG : integer;
  attribute C_NUM_SYNC_FF_CLK_DEBUG of U0 : label is 2;
  attribute C_NUM_SYNC_FF_CLK_IRQ : integer;
  attribute C_NUM_SYNC_FF_CLK_IRQ of U0 : label is 1;
  attribute C_NUM_SYNC_FF_DBG_CLK : integer;
  attribute C_NUM_SYNC_FF_DBG_CLK of U0 : label is 1;
  attribute C_OPCODE_0x0_ILLEGAL : integer;
  attribute C_OPCODE_0x0_ILLEGAL of U0 : label is 0;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 0;
  attribute C_PC_WIDTH : integer;
  attribute C_PC_WIDTH of U0 : label is 32;
  attribute C_PVR : integer;
  attribute C_PVR of U0 : label is 0;
  attribute C_PVR_USER1 : string;
  attribute C_PVR_USER1 of U0 : label is "8'b00000000";
  attribute C_PVR_USER2 : integer;
  attribute C_PVR_USER2 of U0 : label is 0;
  attribute C_RESET_MSR : integer;
  attribute C_RESET_MSR of U0 : label is 0;
  attribute C_S0_AXIS_DATA_WIDTH : integer;
  attribute C_S0_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S10_AXIS_DATA_WIDTH : integer;
  attribute C_S10_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S11_AXIS_DATA_WIDTH : integer;
  attribute C_S11_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S12_AXIS_DATA_WIDTH : integer;
  attribute C_S12_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S13_AXIS_DATA_WIDTH : integer;
  attribute C_S13_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S14_AXIS_DATA_WIDTH : integer;
  attribute C_S14_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S15_AXIS_DATA_WIDTH : integer;
  attribute C_S15_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S1_AXIS_DATA_WIDTH : integer;
  attribute C_S1_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S2_AXIS_DATA_WIDTH : integer;
  attribute C_S2_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S3_AXIS_DATA_WIDTH : integer;
  attribute C_S3_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S4_AXIS_DATA_WIDTH : integer;
  attribute C_S4_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S5_AXIS_DATA_WIDTH : integer;
  attribute C_S5_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S6_AXIS_DATA_WIDTH : integer;
  attribute C_S6_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S7_AXIS_DATA_WIDTH : integer;
  attribute C_S7_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S8_AXIS_DATA_WIDTH : integer;
  attribute C_S8_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S9_AXIS_DATA_WIDTH : integer;
  attribute C_S9_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_SCO : integer;
  attribute C_SCO of U0 : label is 0;
  attribute C_UNALIGNED_EXCEPTIONS : integer;
  attribute C_UNALIGNED_EXCEPTIONS of U0 : label is 0;
  attribute C_USE_BARREL : integer;
  attribute C_USE_BARREL of U0 : label is 0;
  attribute C_USE_BRANCH_TARGET_CACHE : integer;
  attribute C_USE_BRANCH_TARGET_CACHE of U0 : label is 0;
  attribute C_USE_CONFIG_RESET : integer;
  attribute C_USE_CONFIG_RESET of U0 : label is 0;
  attribute C_USE_DCACHE : integer;
  attribute C_USE_DCACHE of U0 : label is 0;
  attribute C_USE_DIV : integer;
  attribute C_USE_DIV of U0 : label is 0;
  attribute C_USE_EXTENDED_FSL_INSTR : integer;
  attribute C_USE_EXTENDED_FSL_INSTR of U0 : label is 0;
  attribute C_USE_EXT_BRK : integer;
  attribute C_USE_EXT_BRK of U0 : label is 0;
  attribute C_USE_EXT_NM_BRK : integer;
  attribute C_USE_EXT_NM_BRK of U0 : label is 0;
  attribute C_USE_FPU : integer;
  attribute C_USE_FPU of U0 : label is 0;
  attribute C_USE_HW_MUL : integer;
  attribute C_USE_HW_MUL of U0 : label is 0;
  attribute C_USE_ICACHE : integer;
  attribute C_USE_ICACHE of U0 : label is 0;
  attribute C_USE_INTERRUPT : integer;
  attribute C_USE_INTERRUPT of U0 : label is 0;
  attribute C_USE_MMU : integer;
  attribute C_USE_MMU of U0 : label is 0;
  attribute C_USE_MSR_INSTR : integer;
  attribute C_USE_MSR_INSTR of U0 : label is 0;
  attribute C_USE_PCMP_INSTR : integer;
  attribute C_USE_PCMP_INSTR of U0 : label is 0;
  attribute C_USE_REORDER_INSTR : integer;
  attribute C_USE_REORDER_INSTR of U0 : label is 1;
  attribute C_USE_STACK_PROTECTION : integer;
  attribute C_USE_STACK_PROTECTION of U0 : label is 0;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.MicroBlaze
     port map (
      Byte_Enable(0 to 3) => Byte_Enable(0 to 3),
      Clk => Clk,
      Config_Reset => '0',
      DCE => DCE,
      DReady => DReady,
      DUE => DUE,
      DWait => DWait,
      D_AS => D_AS,
      Data_Addr(0 to 31) => Data_Addr(0 to 31),
      Data_Read(0 to 31) => Data_Read(0 to 31),
      Data_Write(0 to 31) => Data_Write(0 to 31),
      Dbg_Capture => '0',
      Dbg_Clk => '0',
      Dbg_Disable => '0',
      Dbg_Intr => NLW_U0_Dbg_Intr_UNCONNECTED,
      Dbg_Reg_En(0 to 7) => B"00000000",
      Dbg_Shift => '0',
      Dbg_Stop => '0',
      Dbg_TDI => '0',
      Dbg_TDO => NLW_U0_Dbg_TDO_UNCONNECTED,
      Dbg_Trace_Clk => '0',
      Dbg_Trace_Data(0 to 35) => NLW_U0_Dbg_Trace_Data_UNCONNECTED(0 to 35),
      Dbg_Trace_Ready => '0',
      Dbg_Trace_Valid => NLW_U0_Dbg_Trace_Valid_UNCONNECTED,
      Dbg_Trig_Ack_In(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out(0 to 7) => NLW_U0_Dbg_Trig_Ack_Out_UNCONNECTED(0 to 7),
      Dbg_Trig_In(0 to 7) => NLW_U0_Dbg_Trig_In_UNCONNECTED(0 to 7),
      Dbg_Trig_Out(0 to 7) => B"00000000",
      Dbg_Update => '0',
      Dbg_Wakeup => NLW_U0_Dbg_Wakeup_UNCONNECTED,
      Debug_Rst => '0',
      Ext_BRK => '0',
      Ext_NM_BRK => '0',
      ICE => ICE,
      IFetch => IFetch,
      IReady => IReady,
      IUE => IUE,
      IWAIT => IWAIT,
      I_AS => I_AS,
      Instr(0 to 31) => Instr(0 to 31),
      Instr_Addr(0 to 31) => Instr_Addr(0 to 31),
      Interrupt => Interrupt,
      Interrupt_Ack(0 to 1) => Interrupt_Ack(0 to 1),
      Interrupt_Address(0 to 31) => Interrupt_Address(0 to 31),
      LOCKSTEP_Master_Out(0 to 4095) => NLW_U0_LOCKSTEP_Master_Out_UNCONNECTED(0 to 4095),
      LOCKSTEP_Out(0 to 4095) => NLW_U0_LOCKSTEP_Out_UNCONNECTED(0 to 4095),
      LOCKSTEP_Slave_In(0 to 4095) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      M0_AXIS_TDATA(31 downto 0) => M0_AXIS_TDATA(31 downto 0),
      M0_AXIS_TLAST => M0_AXIS_TLAST,
      M0_AXIS_TREADY => M0_AXIS_TREADY,
      M0_AXIS_TVALID => M0_AXIS_TVALID,
      M10_AXIS_TDATA(31 downto 0) => NLW_U0_M10_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M10_AXIS_TLAST => NLW_U0_M10_AXIS_TLAST_UNCONNECTED,
      M10_AXIS_TREADY => '0',
      M10_AXIS_TVALID => NLW_U0_M10_AXIS_TVALID_UNCONNECTED,
      M11_AXIS_TDATA(31 downto 0) => NLW_U0_M11_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M11_AXIS_TLAST => NLW_U0_M11_AXIS_TLAST_UNCONNECTED,
      M11_AXIS_TREADY => '0',
      M11_AXIS_TVALID => NLW_U0_M11_AXIS_TVALID_UNCONNECTED,
      M12_AXIS_TDATA(31 downto 0) => NLW_U0_M12_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M12_AXIS_TLAST => NLW_U0_M12_AXIS_TLAST_UNCONNECTED,
      M12_AXIS_TREADY => '0',
      M12_AXIS_TVALID => NLW_U0_M12_AXIS_TVALID_UNCONNECTED,
      M13_AXIS_TDATA(31 downto 0) => NLW_U0_M13_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M13_AXIS_TLAST => NLW_U0_M13_AXIS_TLAST_UNCONNECTED,
      M13_AXIS_TREADY => '0',
      M13_AXIS_TVALID => NLW_U0_M13_AXIS_TVALID_UNCONNECTED,
      M14_AXIS_TDATA(31 downto 0) => NLW_U0_M14_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M14_AXIS_TLAST => NLW_U0_M14_AXIS_TLAST_UNCONNECTED,
      M14_AXIS_TREADY => '0',
      M14_AXIS_TVALID => NLW_U0_M14_AXIS_TVALID_UNCONNECTED,
      M15_AXIS_TDATA(31 downto 0) => NLW_U0_M15_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M15_AXIS_TLAST => NLW_U0_M15_AXIS_TLAST_UNCONNECTED,
      M15_AXIS_TREADY => '0',
      M15_AXIS_TVALID => NLW_U0_M15_AXIS_TVALID_UNCONNECTED,
      M1_AXIS_TDATA(31 downto 0) => NLW_U0_M1_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M1_AXIS_TLAST => NLW_U0_M1_AXIS_TLAST_UNCONNECTED,
      M1_AXIS_TREADY => '0',
      M1_AXIS_TVALID => NLW_U0_M1_AXIS_TVALID_UNCONNECTED,
      M2_AXIS_TDATA(31 downto 0) => NLW_U0_M2_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M2_AXIS_TLAST => NLW_U0_M2_AXIS_TLAST_UNCONNECTED,
      M2_AXIS_TREADY => '0',
      M2_AXIS_TVALID => NLW_U0_M2_AXIS_TVALID_UNCONNECTED,
      M3_AXIS_TDATA(31 downto 0) => NLW_U0_M3_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M3_AXIS_TLAST => NLW_U0_M3_AXIS_TLAST_UNCONNECTED,
      M3_AXIS_TREADY => '0',
      M3_AXIS_TVALID => NLW_U0_M3_AXIS_TVALID_UNCONNECTED,
      M4_AXIS_TDATA(31 downto 0) => NLW_U0_M4_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M4_AXIS_TLAST => NLW_U0_M4_AXIS_TLAST_UNCONNECTED,
      M4_AXIS_TREADY => '0',
      M4_AXIS_TVALID => NLW_U0_M4_AXIS_TVALID_UNCONNECTED,
      M5_AXIS_TDATA(31 downto 0) => NLW_U0_M5_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M5_AXIS_TLAST => NLW_U0_M5_AXIS_TLAST_UNCONNECTED,
      M5_AXIS_TREADY => '0',
      M5_AXIS_TVALID => NLW_U0_M5_AXIS_TVALID_UNCONNECTED,
      M6_AXIS_TDATA(31 downto 0) => NLW_U0_M6_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M6_AXIS_TLAST => NLW_U0_M6_AXIS_TLAST_UNCONNECTED,
      M6_AXIS_TREADY => '0',
      M6_AXIS_TVALID => NLW_U0_M6_AXIS_TVALID_UNCONNECTED,
      M7_AXIS_TDATA(31 downto 0) => NLW_U0_M7_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M7_AXIS_TLAST => NLW_U0_M7_AXIS_TLAST_UNCONNECTED,
      M7_AXIS_TREADY => '0',
      M7_AXIS_TVALID => NLW_U0_M7_AXIS_TVALID_UNCONNECTED,
      M8_AXIS_TDATA(31 downto 0) => NLW_U0_M8_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M8_AXIS_TLAST => NLW_U0_M8_AXIS_TLAST_UNCONNECTED,
      M8_AXIS_TREADY => '0',
      M8_AXIS_TVALID => NLW_U0_M8_AXIS_TVALID_UNCONNECTED,
      M9_AXIS_TDATA(31 downto 0) => NLW_U0_M9_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M9_AXIS_TLAST => NLW_U0_M9_AXIS_TLAST_UNCONNECTED,
      M9_AXIS_TREADY => '0',
      M9_AXIS_TVALID => NLW_U0_M9_AXIS_TVALID_UNCONNECTED,
      MB_Error => NLW_U0_MB_Error_UNCONNECTED,
      MB_Halted => NLW_U0_MB_Halted_UNCONNECTED,
      M_AXI_DC_ACADDR(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_DC_ACPROT(2 downto 0) => B"000",
      M_AXI_DC_ACREADY => NLW_U0_M_AXI_DC_ACREADY_UNCONNECTED,
      M_AXI_DC_ACSNOOP(3 downto 0) => B"0000",
      M_AXI_DC_ACVALID => '0',
      M_AXI_DC_ARADDR(31 downto 0) => NLW_U0_M_AXI_DC_ARADDR_UNCONNECTED(31 downto 0),
      M_AXI_DC_ARBAR(1 downto 0) => NLW_U0_M_AXI_DC_ARBAR_UNCONNECTED(1 downto 0),
      M_AXI_DC_ARBURST(1 downto 0) => NLW_U0_M_AXI_DC_ARBURST_UNCONNECTED(1 downto 0),
      M_AXI_DC_ARCACHE(3 downto 0) => NLW_U0_M_AXI_DC_ARCACHE_UNCONNECTED(3 downto 0),
      M_AXI_DC_ARDOMAIN(1 downto 0) => NLW_U0_M_AXI_DC_ARDOMAIN_UNCONNECTED(1 downto 0),
      M_AXI_DC_ARID(0) => NLW_U0_M_AXI_DC_ARID_UNCONNECTED(0),
      M_AXI_DC_ARLEN(7 downto 0) => NLW_U0_M_AXI_DC_ARLEN_UNCONNECTED(7 downto 0),
      M_AXI_DC_ARLOCK => NLW_U0_M_AXI_DC_ARLOCK_UNCONNECTED,
      M_AXI_DC_ARPROT(2 downto 0) => NLW_U0_M_AXI_DC_ARPROT_UNCONNECTED(2 downto 0),
      M_AXI_DC_ARQOS(3 downto 0) => NLW_U0_M_AXI_DC_ARQOS_UNCONNECTED(3 downto 0),
      M_AXI_DC_ARREADY => '0',
      M_AXI_DC_ARSIZE(2 downto 0) => NLW_U0_M_AXI_DC_ARSIZE_UNCONNECTED(2 downto 0),
      M_AXI_DC_ARSNOOP(3 downto 0) => NLW_U0_M_AXI_DC_ARSNOOP_UNCONNECTED(3 downto 0),
      M_AXI_DC_ARUSER(4 downto 0) => NLW_U0_M_AXI_DC_ARUSER_UNCONNECTED(4 downto 0),
      M_AXI_DC_ARVALID => NLW_U0_M_AXI_DC_ARVALID_UNCONNECTED,
      M_AXI_DC_AWADDR(31 downto 0) => NLW_U0_M_AXI_DC_AWADDR_UNCONNECTED(31 downto 0),
      M_AXI_DC_AWBAR(1 downto 0) => NLW_U0_M_AXI_DC_AWBAR_UNCONNECTED(1 downto 0),
      M_AXI_DC_AWBURST(1 downto 0) => NLW_U0_M_AXI_DC_AWBURST_UNCONNECTED(1 downto 0),
      M_AXI_DC_AWCACHE(3 downto 0) => NLW_U0_M_AXI_DC_AWCACHE_UNCONNECTED(3 downto 0),
      M_AXI_DC_AWDOMAIN(1 downto 0) => NLW_U0_M_AXI_DC_AWDOMAIN_UNCONNECTED(1 downto 0),
      M_AXI_DC_AWID(0) => NLW_U0_M_AXI_DC_AWID_UNCONNECTED(0),
      M_AXI_DC_AWLEN(7 downto 0) => NLW_U0_M_AXI_DC_AWLEN_UNCONNECTED(7 downto 0),
      M_AXI_DC_AWLOCK => NLW_U0_M_AXI_DC_AWLOCK_UNCONNECTED,
      M_AXI_DC_AWPROT(2 downto 0) => NLW_U0_M_AXI_DC_AWPROT_UNCONNECTED(2 downto 0),
      M_AXI_DC_AWQOS(3 downto 0) => NLW_U0_M_AXI_DC_AWQOS_UNCONNECTED(3 downto 0),
      M_AXI_DC_AWREADY => '0',
      M_AXI_DC_AWSIZE(2 downto 0) => NLW_U0_M_AXI_DC_AWSIZE_UNCONNECTED(2 downto 0),
      M_AXI_DC_AWSNOOP(2 downto 0) => NLW_U0_M_AXI_DC_AWSNOOP_UNCONNECTED(2 downto 0),
      M_AXI_DC_AWUSER(4 downto 0) => NLW_U0_M_AXI_DC_AWUSER_UNCONNECTED(4 downto 0),
      M_AXI_DC_AWVALID => NLW_U0_M_AXI_DC_AWVALID_UNCONNECTED,
      M_AXI_DC_BID(0) => '0',
      M_AXI_DC_BREADY => NLW_U0_M_AXI_DC_BREADY_UNCONNECTED,
      M_AXI_DC_BRESP(1 downto 0) => B"00",
      M_AXI_DC_BUSER(0) => '0',
      M_AXI_DC_BVALID => '0',
      M_AXI_DC_CDDATA(31 downto 0) => NLW_U0_M_AXI_DC_CDDATA_UNCONNECTED(31 downto 0),
      M_AXI_DC_CDLAST => NLW_U0_M_AXI_DC_CDLAST_UNCONNECTED,
      M_AXI_DC_CDREADY => '0',
      M_AXI_DC_CDVALID => NLW_U0_M_AXI_DC_CDVALID_UNCONNECTED,
      M_AXI_DC_CRREADY => '0',
      M_AXI_DC_CRRESP(4 downto 0) => NLW_U0_M_AXI_DC_CRRESP_UNCONNECTED(4 downto 0),
      M_AXI_DC_CRVALID => NLW_U0_M_AXI_DC_CRVALID_UNCONNECTED,
      M_AXI_DC_RACK => NLW_U0_M_AXI_DC_RACK_UNCONNECTED,
      M_AXI_DC_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_DC_RID(0) => '0',
      M_AXI_DC_RLAST => '0',
      M_AXI_DC_RREADY => NLW_U0_M_AXI_DC_RREADY_UNCONNECTED,
      M_AXI_DC_RRESP(1 downto 0) => B"00",
      M_AXI_DC_RUSER(0) => '0',
      M_AXI_DC_RVALID => '0',
      M_AXI_DC_WACK => NLW_U0_M_AXI_DC_WACK_UNCONNECTED,
      M_AXI_DC_WDATA(31 downto 0) => NLW_U0_M_AXI_DC_WDATA_UNCONNECTED(31 downto 0),
      M_AXI_DC_WLAST => NLW_U0_M_AXI_DC_WLAST_UNCONNECTED,
      M_AXI_DC_WREADY => '0',
      M_AXI_DC_WSTRB(3 downto 0) => NLW_U0_M_AXI_DC_WSTRB_UNCONNECTED(3 downto 0),
      M_AXI_DC_WUSER(0) => NLW_U0_M_AXI_DC_WUSER_UNCONNECTED(0),
      M_AXI_DC_WVALID => NLW_U0_M_AXI_DC_WVALID_UNCONNECTED,
      M_AXI_DP_ARADDR(31 downto 0) => M_AXI_DP_ARADDR(31 downto 0),
      M_AXI_DP_ARBURST(1 downto 0) => NLW_U0_M_AXI_DP_ARBURST_UNCONNECTED(1 downto 0),
      M_AXI_DP_ARCACHE(3 downto 0) => NLW_U0_M_AXI_DP_ARCACHE_UNCONNECTED(3 downto 0),
      M_AXI_DP_ARID(0) => NLW_U0_M_AXI_DP_ARID_UNCONNECTED(0),
      M_AXI_DP_ARLEN(7 downto 0) => NLW_U0_M_AXI_DP_ARLEN_UNCONNECTED(7 downto 0),
      M_AXI_DP_ARLOCK => NLW_U0_M_AXI_DP_ARLOCK_UNCONNECTED,
      M_AXI_DP_ARPROT(2 downto 0) => M_AXI_DP_ARPROT(2 downto 0),
      M_AXI_DP_ARQOS(3 downto 0) => NLW_U0_M_AXI_DP_ARQOS_UNCONNECTED(3 downto 0),
      M_AXI_DP_ARREADY => M_AXI_DP_ARREADY,
      M_AXI_DP_ARSIZE(2 downto 0) => NLW_U0_M_AXI_DP_ARSIZE_UNCONNECTED(2 downto 0),
      M_AXI_DP_ARVALID => M_AXI_DP_ARVALID,
      M_AXI_DP_AWADDR(31 downto 0) => M_AXI_DP_AWADDR(31 downto 0),
      M_AXI_DP_AWBURST(1 downto 0) => NLW_U0_M_AXI_DP_AWBURST_UNCONNECTED(1 downto 0),
      M_AXI_DP_AWCACHE(3 downto 0) => NLW_U0_M_AXI_DP_AWCACHE_UNCONNECTED(3 downto 0),
      M_AXI_DP_AWID(0) => NLW_U0_M_AXI_DP_AWID_UNCONNECTED(0),
      M_AXI_DP_AWLEN(7 downto 0) => NLW_U0_M_AXI_DP_AWLEN_UNCONNECTED(7 downto 0),
      M_AXI_DP_AWLOCK => NLW_U0_M_AXI_DP_AWLOCK_UNCONNECTED,
      M_AXI_DP_AWPROT(2 downto 0) => M_AXI_DP_AWPROT(2 downto 0),
      M_AXI_DP_AWQOS(3 downto 0) => NLW_U0_M_AXI_DP_AWQOS_UNCONNECTED(3 downto 0),
      M_AXI_DP_AWREADY => M_AXI_DP_AWREADY,
      M_AXI_DP_AWSIZE(2 downto 0) => NLW_U0_M_AXI_DP_AWSIZE_UNCONNECTED(2 downto 0),
      M_AXI_DP_AWVALID => M_AXI_DP_AWVALID,
      M_AXI_DP_BID(0) => '0',
      M_AXI_DP_BREADY => M_AXI_DP_BREADY,
      M_AXI_DP_BRESP(1 downto 0) => M_AXI_DP_BRESP(1 downto 0),
      M_AXI_DP_BVALID => M_AXI_DP_BVALID,
      M_AXI_DP_RDATA(31 downto 0) => M_AXI_DP_RDATA(31 downto 0),
      M_AXI_DP_RID(0) => '0',
      M_AXI_DP_RLAST => '0',
      M_AXI_DP_RREADY => M_AXI_DP_RREADY,
      M_AXI_DP_RRESP(1 downto 0) => M_AXI_DP_RRESP(1 downto 0),
      M_AXI_DP_RVALID => M_AXI_DP_RVALID,
      M_AXI_DP_WDATA(31 downto 0) => M_AXI_DP_WDATA(31 downto 0),
      M_AXI_DP_WLAST => NLW_U0_M_AXI_DP_WLAST_UNCONNECTED,
      M_AXI_DP_WREADY => M_AXI_DP_WREADY,
      M_AXI_DP_WSTRB(3 downto 0) => M_AXI_DP_WSTRB(3 downto 0),
      M_AXI_DP_WVALID => M_AXI_DP_WVALID,
      M_AXI_IC_ACADDR(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_IC_ACPROT(2 downto 0) => B"000",
      M_AXI_IC_ACREADY => NLW_U0_M_AXI_IC_ACREADY_UNCONNECTED,
      M_AXI_IC_ACSNOOP(3 downto 0) => B"0000",
      M_AXI_IC_ACVALID => '0',
      M_AXI_IC_ARADDR(31 downto 0) => NLW_U0_M_AXI_IC_ARADDR_UNCONNECTED(31 downto 0),
      M_AXI_IC_ARBAR(1 downto 0) => NLW_U0_M_AXI_IC_ARBAR_UNCONNECTED(1 downto 0),
      M_AXI_IC_ARBURST(1 downto 0) => NLW_U0_M_AXI_IC_ARBURST_UNCONNECTED(1 downto 0),
      M_AXI_IC_ARCACHE(3 downto 0) => NLW_U0_M_AXI_IC_ARCACHE_UNCONNECTED(3 downto 0),
      M_AXI_IC_ARDOMAIN(1 downto 0) => NLW_U0_M_AXI_IC_ARDOMAIN_UNCONNECTED(1 downto 0),
      M_AXI_IC_ARID(0) => NLW_U0_M_AXI_IC_ARID_UNCONNECTED(0),
      M_AXI_IC_ARLEN(7 downto 0) => NLW_U0_M_AXI_IC_ARLEN_UNCONNECTED(7 downto 0),
      M_AXI_IC_ARLOCK => NLW_U0_M_AXI_IC_ARLOCK_UNCONNECTED,
      M_AXI_IC_ARPROT(2 downto 0) => NLW_U0_M_AXI_IC_ARPROT_UNCONNECTED(2 downto 0),
      M_AXI_IC_ARQOS(3 downto 0) => NLW_U0_M_AXI_IC_ARQOS_UNCONNECTED(3 downto 0),
      M_AXI_IC_ARREADY => '0',
      M_AXI_IC_ARSIZE(2 downto 0) => NLW_U0_M_AXI_IC_ARSIZE_UNCONNECTED(2 downto 0),
      M_AXI_IC_ARSNOOP(3 downto 0) => NLW_U0_M_AXI_IC_ARSNOOP_UNCONNECTED(3 downto 0),
      M_AXI_IC_ARUSER(4 downto 0) => NLW_U0_M_AXI_IC_ARUSER_UNCONNECTED(4 downto 0),
      M_AXI_IC_ARVALID => NLW_U0_M_AXI_IC_ARVALID_UNCONNECTED,
      M_AXI_IC_AWADDR(31 downto 0) => NLW_U0_M_AXI_IC_AWADDR_UNCONNECTED(31 downto 0),
      M_AXI_IC_AWBAR(1 downto 0) => NLW_U0_M_AXI_IC_AWBAR_UNCONNECTED(1 downto 0),
      M_AXI_IC_AWBURST(1 downto 0) => NLW_U0_M_AXI_IC_AWBURST_UNCONNECTED(1 downto 0),
      M_AXI_IC_AWCACHE(3 downto 0) => NLW_U0_M_AXI_IC_AWCACHE_UNCONNECTED(3 downto 0),
      M_AXI_IC_AWDOMAIN(1 downto 0) => NLW_U0_M_AXI_IC_AWDOMAIN_UNCONNECTED(1 downto 0),
      M_AXI_IC_AWID(0) => NLW_U0_M_AXI_IC_AWID_UNCONNECTED(0),
      M_AXI_IC_AWLEN(7 downto 0) => NLW_U0_M_AXI_IC_AWLEN_UNCONNECTED(7 downto 0),
      M_AXI_IC_AWLOCK => NLW_U0_M_AXI_IC_AWLOCK_UNCONNECTED,
      M_AXI_IC_AWPROT(2 downto 0) => NLW_U0_M_AXI_IC_AWPROT_UNCONNECTED(2 downto 0),
      M_AXI_IC_AWQOS(3 downto 0) => NLW_U0_M_AXI_IC_AWQOS_UNCONNECTED(3 downto 0),
      M_AXI_IC_AWREADY => '0',
      M_AXI_IC_AWSIZE(2 downto 0) => NLW_U0_M_AXI_IC_AWSIZE_UNCONNECTED(2 downto 0),
      M_AXI_IC_AWSNOOP(2 downto 0) => NLW_U0_M_AXI_IC_AWSNOOP_UNCONNECTED(2 downto 0),
      M_AXI_IC_AWUSER(4 downto 0) => NLW_U0_M_AXI_IC_AWUSER_UNCONNECTED(4 downto 0),
      M_AXI_IC_AWVALID => NLW_U0_M_AXI_IC_AWVALID_UNCONNECTED,
      M_AXI_IC_BID(0) => '0',
      M_AXI_IC_BREADY => NLW_U0_M_AXI_IC_BREADY_UNCONNECTED,
      M_AXI_IC_BRESP(1 downto 0) => B"00",
      M_AXI_IC_BUSER(0) => '0',
      M_AXI_IC_BVALID => '0',
      M_AXI_IC_CDDATA(31 downto 0) => NLW_U0_M_AXI_IC_CDDATA_UNCONNECTED(31 downto 0),
      M_AXI_IC_CDLAST => NLW_U0_M_AXI_IC_CDLAST_UNCONNECTED,
      M_AXI_IC_CDREADY => '0',
      M_AXI_IC_CDVALID => NLW_U0_M_AXI_IC_CDVALID_UNCONNECTED,
      M_AXI_IC_CRREADY => '0',
      M_AXI_IC_CRRESP(4 downto 0) => NLW_U0_M_AXI_IC_CRRESP_UNCONNECTED(4 downto 0),
      M_AXI_IC_CRVALID => NLW_U0_M_AXI_IC_CRVALID_UNCONNECTED,
      M_AXI_IC_RACK => NLW_U0_M_AXI_IC_RACK_UNCONNECTED,
      M_AXI_IC_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_IC_RID(0) => '0',
      M_AXI_IC_RLAST => '0',
      M_AXI_IC_RREADY => NLW_U0_M_AXI_IC_RREADY_UNCONNECTED,
      M_AXI_IC_RRESP(1 downto 0) => B"00",
      M_AXI_IC_RUSER(0) => '0',
      M_AXI_IC_RVALID => '0',
      M_AXI_IC_WACK => NLW_U0_M_AXI_IC_WACK_UNCONNECTED,
      M_AXI_IC_WDATA(31 downto 0) => NLW_U0_M_AXI_IC_WDATA_UNCONNECTED(31 downto 0),
      M_AXI_IC_WLAST => NLW_U0_M_AXI_IC_WLAST_UNCONNECTED,
      M_AXI_IC_WREADY => '0',
      M_AXI_IC_WSTRB(3 downto 0) => NLW_U0_M_AXI_IC_WSTRB_UNCONNECTED(3 downto 0),
      M_AXI_IC_WUSER(0) => NLW_U0_M_AXI_IC_WUSER_UNCONNECTED(0),
      M_AXI_IC_WVALID => NLW_U0_M_AXI_IC_WVALID_UNCONNECTED,
      M_AXI_IP_ARADDR(31 downto 0) => NLW_U0_M_AXI_IP_ARADDR_UNCONNECTED(31 downto 0),
      M_AXI_IP_ARBURST(1 downto 0) => NLW_U0_M_AXI_IP_ARBURST_UNCONNECTED(1 downto 0),
      M_AXI_IP_ARCACHE(3 downto 0) => NLW_U0_M_AXI_IP_ARCACHE_UNCONNECTED(3 downto 0),
      M_AXI_IP_ARID(0) => NLW_U0_M_AXI_IP_ARID_UNCONNECTED(0),
      M_AXI_IP_ARLEN(7 downto 0) => NLW_U0_M_AXI_IP_ARLEN_UNCONNECTED(7 downto 0),
      M_AXI_IP_ARLOCK => NLW_U0_M_AXI_IP_ARLOCK_UNCONNECTED,
      M_AXI_IP_ARPROT(2 downto 0) => NLW_U0_M_AXI_IP_ARPROT_UNCONNECTED(2 downto 0),
      M_AXI_IP_ARQOS(3 downto 0) => NLW_U0_M_AXI_IP_ARQOS_UNCONNECTED(3 downto 0),
      M_AXI_IP_ARREADY => '0',
      M_AXI_IP_ARSIZE(2 downto 0) => NLW_U0_M_AXI_IP_ARSIZE_UNCONNECTED(2 downto 0),
      M_AXI_IP_ARVALID => NLW_U0_M_AXI_IP_ARVALID_UNCONNECTED,
      M_AXI_IP_AWADDR(31 downto 0) => NLW_U0_M_AXI_IP_AWADDR_UNCONNECTED(31 downto 0),
      M_AXI_IP_AWBURST(1 downto 0) => NLW_U0_M_AXI_IP_AWBURST_UNCONNECTED(1 downto 0),
      M_AXI_IP_AWCACHE(3 downto 0) => NLW_U0_M_AXI_IP_AWCACHE_UNCONNECTED(3 downto 0),
      M_AXI_IP_AWID(0) => NLW_U0_M_AXI_IP_AWID_UNCONNECTED(0),
      M_AXI_IP_AWLEN(7 downto 0) => NLW_U0_M_AXI_IP_AWLEN_UNCONNECTED(7 downto 0),
      M_AXI_IP_AWLOCK => NLW_U0_M_AXI_IP_AWLOCK_UNCONNECTED,
      M_AXI_IP_AWPROT(2 downto 0) => NLW_U0_M_AXI_IP_AWPROT_UNCONNECTED(2 downto 0),
      M_AXI_IP_AWQOS(3 downto 0) => NLW_U0_M_AXI_IP_AWQOS_UNCONNECTED(3 downto 0),
      M_AXI_IP_AWREADY => '0',
      M_AXI_IP_AWSIZE(2 downto 0) => NLW_U0_M_AXI_IP_AWSIZE_UNCONNECTED(2 downto 0),
      M_AXI_IP_AWVALID => NLW_U0_M_AXI_IP_AWVALID_UNCONNECTED,
      M_AXI_IP_BID(0) => '0',
      M_AXI_IP_BREADY => NLW_U0_M_AXI_IP_BREADY_UNCONNECTED,
      M_AXI_IP_BRESP(1 downto 0) => B"00",
      M_AXI_IP_BVALID => '0',
      M_AXI_IP_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_IP_RID(0) => '0',
      M_AXI_IP_RLAST => '0',
      M_AXI_IP_RREADY => NLW_U0_M_AXI_IP_RREADY_UNCONNECTED,
      M_AXI_IP_RRESP(1 downto 0) => B"00",
      M_AXI_IP_RVALID => '0',
      M_AXI_IP_WDATA(31 downto 0) => NLW_U0_M_AXI_IP_WDATA_UNCONNECTED(31 downto 0),
      M_AXI_IP_WLAST => NLW_U0_M_AXI_IP_WLAST_UNCONNECTED,
      M_AXI_IP_WREADY => '0',
      M_AXI_IP_WSTRB(3 downto 0) => NLW_U0_M_AXI_IP_WSTRB_UNCONNECTED(3 downto 0),
      M_AXI_IP_WVALID => NLW_U0_M_AXI_IP_WVALID_UNCONNECTED,
      Mb_Reset => '0',
      Read_Strobe => Read_Strobe,
      Reset => Reset,
      Reset_Mode(0 to 1) => B"00",
      S0_AXIS_TDATA(31 downto 0) => S0_AXIS_TDATA(31 downto 0),
      S0_AXIS_TLAST => S0_AXIS_TLAST,
      S0_AXIS_TREADY => S0_AXIS_TREADY,
      S0_AXIS_TVALID => S0_AXIS_TVALID,
      S10_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S10_AXIS_TLAST => '0',
      S10_AXIS_TREADY => NLW_U0_S10_AXIS_TREADY_UNCONNECTED,
      S10_AXIS_TVALID => '0',
      S11_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S11_AXIS_TLAST => '0',
      S11_AXIS_TREADY => NLW_U0_S11_AXIS_TREADY_UNCONNECTED,
      S11_AXIS_TVALID => '0',
      S12_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S12_AXIS_TLAST => '0',
      S12_AXIS_TREADY => NLW_U0_S12_AXIS_TREADY_UNCONNECTED,
      S12_AXIS_TVALID => '0',
      S13_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S13_AXIS_TLAST => '0',
      S13_AXIS_TREADY => NLW_U0_S13_AXIS_TREADY_UNCONNECTED,
      S13_AXIS_TVALID => '0',
      S14_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S14_AXIS_TLAST => '0',
      S14_AXIS_TREADY => NLW_U0_S14_AXIS_TREADY_UNCONNECTED,
      S14_AXIS_TVALID => '0',
      S15_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S15_AXIS_TLAST => '0',
      S15_AXIS_TREADY => NLW_U0_S15_AXIS_TREADY_UNCONNECTED,
      S15_AXIS_TVALID => '0',
      S1_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S1_AXIS_TLAST => '0',
      S1_AXIS_TREADY => NLW_U0_S1_AXIS_TREADY_UNCONNECTED,
      S1_AXIS_TVALID => '0',
      S2_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S2_AXIS_TLAST => '0',
      S2_AXIS_TREADY => NLW_U0_S2_AXIS_TREADY_UNCONNECTED,
      S2_AXIS_TVALID => '0',
      S3_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S3_AXIS_TLAST => '0',
      S3_AXIS_TREADY => NLW_U0_S3_AXIS_TREADY_UNCONNECTED,
      S3_AXIS_TVALID => '0',
      S4_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S4_AXIS_TLAST => '0',
      S4_AXIS_TREADY => NLW_U0_S4_AXIS_TREADY_UNCONNECTED,
      S4_AXIS_TVALID => '0',
      S5_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S5_AXIS_TLAST => '0',
      S5_AXIS_TREADY => NLW_U0_S5_AXIS_TREADY_UNCONNECTED,
      S5_AXIS_TVALID => '0',
      S6_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S6_AXIS_TLAST => '0',
      S6_AXIS_TREADY => NLW_U0_S6_AXIS_TREADY_UNCONNECTED,
      S6_AXIS_TVALID => '0',
      S7_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S7_AXIS_TLAST => '0',
      S7_AXIS_TREADY => NLW_U0_S7_AXIS_TREADY_UNCONNECTED,
      S7_AXIS_TVALID => '0',
      S8_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S8_AXIS_TLAST => '0',
      S8_AXIS_TREADY => NLW_U0_S8_AXIS_TREADY_UNCONNECTED,
      S8_AXIS_TVALID => '0',
      S9_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S9_AXIS_TLAST => '0',
      S9_AXIS_TREADY => NLW_U0_S9_AXIS_TREADY_UNCONNECTED,
      S9_AXIS_TVALID => '0',
      Scan_Reset => '0',
      Scan_Reset_Sel => '0',
      Sleep => NLW_U0_Sleep_UNCONNECTED,
      Trace_DCache_Hit => NLW_U0_Trace_DCache_Hit_UNCONNECTED,
      Trace_DCache_Rdy => NLW_U0_Trace_DCache_Rdy_UNCONNECTED,
      Trace_DCache_Read => NLW_U0_Trace_DCache_Read_UNCONNECTED,
      Trace_DCache_Req => NLW_U0_Trace_DCache_Req_UNCONNECTED,
      Trace_Data_Access => NLW_U0_Trace_Data_Access_UNCONNECTED,
      Trace_Data_Address(0 to 31) => NLW_U0_Trace_Data_Address_UNCONNECTED(0 to 31),
      Trace_Data_Byte_Enable(0 to 3) => NLW_U0_Trace_Data_Byte_Enable_UNCONNECTED(0 to 3),
      Trace_Data_Read => NLW_U0_Trace_Data_Read_UNCONNECTED,
      Trace_Data_Write => NLW_U0_Trace_Data_Write_UNCONNECTED,
      Trace_Data_Write_Value(0 to 31) => NLW_U0_Trace_Data_Write_Value_UNCONNECTED(0 to 31),
      Trace_Delay_Slot => NLW_U0_Trace_Delay_Slot_UNCONNECTED,
      Trace_EX_PipeRun => NLW_U0_Trace_EX_PipeRun_UNCONNECTED,
      Trace_Exception_Kind(0 to 4) => NLW_U0_Trace_Exception_Kind_UNCONNECTED(0 to 4),
      Trace_Exception_Taken => NLW_U0_Trace_Exception_Taken_UNCONNECTED,
      Trace_ICache_Hit => NLW_U0_Trace_ICache_Hit_UNCONNECTED,
      Trace_ICache_Rdy => NLW_U0_Trace_ICache_Rdy_UNCONNECTED,
      Trace_ICache_Req => NLW_U0_Trace_ICache_Req_UNCONNECTED,
      Trace_Instruction(0 to 31) => NLW_U0_Trace_Instruction_UNCONNECTED(0 to 31),
      Trace_Jump_Hit => NLW_U0_Trace_Jump_Hit_UNCONNECTED,
      Trace_Jump_Taken => NLW_U0_Trace_Jump_Taken_UNCONNECTED,
      Trace_MB_Halted => NLW_U0_Trace_MB_Halted_UNCONNECTED,
      Trace_MEM_PipeRun => NLW_U0_Trace_MEM_PipeRun_UNCONNECTED,
      Trace_MSR_Reg(0 to 14) => NLW_U0_Trace_MSR_Reg_UNCONNECTED(0 to 14),
      Trace_New_Reg_Value(0 to 31) => NLW_U0_Trace_New_Reg_Value_UNCONNECTED(0 to 31),
      Trace_OF_PipeRun => NLW_U0_Trace_OF_PipeRun_UNCONNECTED,
      Trace_PC(0 to 31) => NLW_U0_Trace_PC_UNCONNECTED(0 to 31),
      Trace_PID_Reg(0 to 7) => NLW_U0_Trace_PID_Reg_UNCONNECTED(0 to 7),
      Trace_Reg_Addr(0 to 4) => NLW_U0_Trace_Reg_Addr_UNCONNECTED(0 to 4),
      Trace_Reg_Write => NLW_U0_Trace_Reg_Write_UNCONNECTED,
      Trace_Valid_Instr => NLW_U0_Trace_Valid_Instr_UNCONNECTED,
      Wakeup(0 to 1) => B"00",
      Write_Strobe => Write_Strobe
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fifo_generator_ramfifo is
  port (
    \grstd1.grst_full.grst_f.rst_d5_reg\ : out STD_LOGIC;
    sig_txd_prog_empty : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    \AXI_STR_TXD_tdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_str_txd_tvalid : out STD_LOGIC;
    \sig_register_array_reg[0][4]\ : out STD_LOGIC;
    axis_wr_eop : out STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_txd_sb_wr_en_reg : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    start_wr : in STD_LOGIC;
    txd_wr_en : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axis_wr_eop_d1 : in STD_LOGIC;
    axi_str_txd_tready : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_tx_channel_reset_reg : in STD_LOGIC;
    \sig_txd_wr_data_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]\ : in STD_LOGIC
  );
end fifo_generator_ramfifo;

architecture STRUCTURE of fifo_generator_ramfifo is
  signal \^axi_str_txd_tdata[31]\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal WR_RST : STD_LOGIC;
  signal axis_almost_full : STD_LOGIC;
  signal axis_rd_en : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal dout_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_6\ : STD_LOGIC;
  signal \grss.gpe.rdpe/rd_pntr_inv_pad\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \grss.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gwss.wsts/gaf.c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_10_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_16_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_8_out_0 : STD_LOGIC;
  signal ram_full_i : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_en_int_sync : STD_LOGIC;
  signal rd_en_int_sync_1 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rst_int_sync : STD_LOGIC;
  signal rst_int_sync_1 : STD_LOGIC;
  signal wr_en_int_sync : STD_LOGIC;
  signal wr_en_int_sync_1 : STD_LOGIC;
  signal wr_en_into_bram : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 8 downto 2 );
begin
  \AXI_STR_TXD_tdata[31]\(32 downto 0) <= \^axi_str_txd_tdata[31]\(32 downto 0);
\gntv_or_sync_fifo.gl0.rd\: entity work.rd_logic
     port map (
      D(9 downto 0) => D(9 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => p_0_out(8 downto 0),
      DI(0) => DI(0),
      E(0) => p_16_out,
      Q(1) => clear,
      Q(0) => rd_rst_i(0),
      S(2 downto 0) => S(2 downto 0),
      adjusted_wr_pntr_rd_pad(0) => \grss.gpe.rdpe/rd_pntr_inv_pad\(0),
      axi_str_txd_tready => axi_str_txd_tready,
      axi_str_txd_tvalid => axi_str_txd_tvalid,
      axis_almost_full => axis_almost_full,
      axis_rd_en => axis_rd_en,
      axis_wr_eop_d1 => axis_wr_eop_d1,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]\(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]\(0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]\ => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]_0\(0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\ => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\ => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]\(3 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]\(3 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]\(7 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]\(7 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[8]\(1 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[8]\(1 downto 0),
      \gc0.count_d1_reg[7]\(5 downto 0) => rd_pntr_plus1(7 downto 2),
      \gcc0.gc1.gsym.count_d1_reg[8]\(0) => p_11_out(8),
      \gcc0.gc1.gsym.count_d2_reg[2]\(2) => \gntv_or_sync_fifo.gl0.wr_n_20\,
      \gcc0.gc1.gsym.count_d2_reg[2]\(1) => \gntv_or_sync_fifo.gl0.wr_n_21\,
      \gcc0.gc1.gsym.count_d2_reg[2]\(0) => \gntv_or_sync_fifo.gl0.wr_n_22\,
      \gcc0.gc1.gsym.count_d2_reg[6]\(2 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 1),
      \gcc0.gc1.gsym.count_d2_reg[6]_0\(3) => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \gcc0.gc1.gsym.count_d2_reg[6]_0\(2) => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \gcc0.gc1.gsym.count_d2_reg[6]_0\(1) => \gntv_or_sync_fifo.gl0.wr_n_18\,
      \gcc0.gc1.gsym.count_d2_reg[6]_0\(0) => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \gcc0.gc1.gsym.count_d2_reg[8]\(8 downto 0) => p_10_out(8 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[8]_0\(1) => \gntv_or_sync_fifo.gl0.wr_n_5\,
      \gcc0.gc1.gsym.count_d2_reg[8]_0\(0) => \gntv_or_sync_fifo.gl0.wr_n_6\,
      \gcc0.gc1.gsym.count_reg[8]\(6 downto 0) => wr_pntr_plus2(8 downto 2),
      \goreg_bm.dout_i_reg[0]\(0) => \^axi_str_txd_tdata[31]\(0),
      \goreg_bm.dout_i_reg[40]\(0) => dout_i,
      p_6_out => p_6_out,
      p_8_out_0 => p_8_out_0,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_24\,
      ram_full_i => ram_full_i,
      ram_full_i_reg(0) => \grss.rsts/c1/v1_reg\(4),
      ram_rd_en_i => ram_rd_en_i,
      rd_en_int_sync => rd_en_int_sync,
      rst_int_sync => rst_int_sync,
      rst_int_sync_1 => rst_int_sync_1,
      s_axi_aclk => s_axi_aclk,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      sig_txd_prog_empty => sig_txd_prog_empty,
      sig_txd_sb_wr_en_reg => sig_txd_sb_wr_en_reg,
      start_wr => start_wr,
      txd_wr_en => txd_wr_en,
      v1_reg(0) => \gwss.wsts/c1/v1_reg\(4),
      v1_reg_0(3 downto 0) => \gwss.wsts/gaf.c2/v1_reg\(4 downto 1),
      v1_reg_1(3 downto 0) => \grss.rsts/c1/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.wr_logic
     port map (
      AR(0) => WR_RST,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => p_10_out(8 downto 0),
      E(0) => p_16_out,
      Q(0) => p_11_out(8),
      adjusted_wr_pntr_rd_pad(0) => \grss.gpe.rdpe/rd_pntr_inv_pad\(0),
      axis_almost_full => axis_almost_full,
      axis_rd_en => axis_rd_en,
      axis_wr_eop => axis_wr_eop,
      \gaf.gaf0.ram_afull_i_reg\ => \gntv_or_sync_fifo.gl0.wr_n_24\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[9]\(0) => E(0),
      \gc0.count_d1_reg[8]\(0) => \grss.rsts/c1/v1_reg\(4),
      \gc0.count_d1_reg[8]_0\(0) => \gwss.wsts/c1/v1_reg\(4),
      \gc0.count_d1_reg[8]_1\(3 downto 0) => \gwss.wsts/gaf.c2/v1_reg\(4 downto 1),
      \gc0.count_d1_reg[8]_2\(8 downto 0) => p_0_out(8 downto 0),
      \gc0.count_reg[7]\(5 downto 0) => rd_pntr_plus1(7 downto 2),
      \gcc0.gc1.gsym.count_d1_reg[8]\(6 downto 0) => wr_pntr_plus2(8 downto 2),
      \greg.gpcry_sym.diff_pntr_pad_reg[3]\(2) => \gntv_or_sync_fifo.gl0.wr_n_20\,
      \greg.gpcry_sym.diff_pntr_pad_reg[3]\(1) => \gntv_or_sync_fifo.gl0.wr_n_21\,
      \greg.gpcry_sym.diff_pntr_pad_reg[3]\(0) => \gntv_or_sync_fifo.gl0.wr_n_22\,
      \greg.gpcry_sym.diff_pntr_pad_reg[7]\(3) => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \greg.gpcry_sym.diff_pntr_pad_reg[7]\(2) => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \greg.gpcry_sym.diff_pntr_pad_reg[7]\(1) => \gntv_or_sync_fifo.gl0.wr_n_18\,
      \greg.gpcry_sym.diff_pntr_pad_reg[7]\(0) => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \greg.gpcry_sym.diff_pntr_pad_reg[9]\(1) => \gntv_or_sync_fifo.gl0.wr_n_5\,
      \greg.gpcry_sym.diff_pntr_pad_reg[9]\(0) => \gntv_or_sync_fifo.gl0.wr_n_6\,
      p_6_out => p_6_out,
      p_8_out => p_8_out,
      ram_empty_fb_i_reg(2 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 1),
      ram_full_i => ram_full_i,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      s_axi_aclk => s_axi_aclk,
      sig_txd_sb_wr_en_reg => sig_txd_sb_wr_en_reg,
      start_wr => start_wr,
      txd_wr_en => txd_wr_en,
      v1_reg(3 downto 0) => \grss.rsts/c1/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.memory
     port map (
      \AXI_STR_TXD_tdata[31]\(32 downto 0) => \^axi_str_txd_tdata[31]\(32 downto 0),
      E(0) => dout_i,
      Q(31 downto 0) => Q(31 downto 0),
      WEBWE(0) => wr_en_into_bram,
      axi_str_txd_tready => axi_str_txd_tready,
      axis_wr_eop_d1 => axis_wr_eop_d1,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]\(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]\(0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[2]\(2 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[2]\(2 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]\(3 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]\(3 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]\(7 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]\(7 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\(1 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\(1 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\(9 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\(9 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\ => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[8]\(8 downto 0) => p_10_out(8 downto 0),
      p_8_out_0 => p_8_out_0,
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk,
      sig_txd_sb_wr_en_reg => sig_txd_sb_wr_en_reg,
      \sig_txd_wr_data_reg[1]\(1 downto 0) => \sig_txd_wr_data_reg[1]\(1 downto 0)
    );
\gsafety_cc.rd_en_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_6_out,
      Q => rd_en_int_sync_1,
      R => '0'
    );
\gsafety_cc.rd_en_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_en_int_sync_1,
      Q => rd_en_int_sync,
      R => '0'
    );
\gsafety_cc.rst_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_rst_i(0),
      Q => rst_int_sync_1,
      R => '0'
    );
\gsafety_cc.rst_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_int_sync_1,
      Q => rst_int_sync,
      R => '0'
    );
\gsafety_cc.wr_en_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_16_out,
      Q => wr_en_int_sync_1,
      R => '0'
    );
\gsafety_cc.wr_en_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_en_int_sync_1,
      Q => wr_en_int_sync,
      R => '0'
    );
rstblk: entity work.\reset_blk_ramfifo__parameterized0\
     port map (
      AR(0) => WR_RST,
      E(0) => p_16_out,
      Q(1) => clear,
      Q(0) => rd_rst_i(0),
      WEBWE(0) => wr_en_into_bram,
      \grstd1.grst_full.grst_f.rst_d5_reg_0\ => \grstd1.grst_full.grst_f.rst_d5_reg\,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      rst_int_sync => rst_int_sync,
      rst_int_sync_1 => rst_int_sync_1,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg,
      wr_en_int_sync => wr_en_int_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fifo_generator_ramfifo__parameterized0\ is
  port (
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[21]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[0]\ : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    \grxd.sig_rxd_rd_data_reg[32]\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][1]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[24]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[26]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[27]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[28]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[29]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[30]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    IP2Bus_Error_reg : out STD_LOGIC;
    sig_rxd_rd_en_reg : out STD_LOGIC;
    \sig_ip2bus_data_reg[10]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxd_tlast : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    sig_rxd_rd_en_reg_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    plusOp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_len_wr_en : in STD_LOGIC;
    sig_rxd_rd_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_rlen_reg : in STD_LOGIC;
    sig_Bus2IP_CS : in STD_LOGIC;
    IPIC_STATE_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    Bus_RNW_reg_reg_0 : in STD_LOGIC;
    \sig_register_array_reg[0][9]\ : in STD_LOGIC;
    \sig_register_array_reg[0][8]\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]\ : in STD_LOGIC;
    \sig_register_array_reg[0][6]\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][4]\ : in STD_LOGIC;
    \sig_register_array_reg[0][3]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][1]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][0]\ : in STD_LOGIC;
    Bus_RNW_reg_reg_1 : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    p_2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tx_channel_reset_reg : in STD_LOGIC;
    sig_rxd_rd_en40_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \fifo_generator_ramfifo__parameterized0\ is
  signal dout_i : STD_LOGIC;
  signal \^gcc0.gc0.count_reg[0]\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_25\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_26\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_27\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_28\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_29\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.mem_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.mem_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.mem_n_25\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.mem_n_26\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.mem_n_27\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.mem_n_28\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.mem_n_29\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.mem_n_30\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.mem_n_31\ : STD_LOGIC;
  signal \grss.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \gsafety_cc.rd_en_int_sync_1_reg_n_0\ : STD_LOGIC;
  signal \gsafety_cc.wr_en_int_sync_1_reg_n_0\ : STD_LOGIC;
  signal \gwss.gpf.wrpf/p_3_out\ : STD_LOGIC;
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_10_out_0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal p_16_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_en_int_sync : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rst_int_sync : STD_LOGIC;
  signal rst_int_sync_1 : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[0]\ : STD_LOGIC;
  signal wr_en_int_sync : STD_LOGIC;
  signal wr_en_into_bram : STD_LOGIC;
begin
  \gcc0.gc0.count_reg[0]\ <= \^gcc0.gc0.count_reg[0]\;
  \sig_ip2bus_data_reg[0]\ <= \^sig_ip2bus_data_reg[0]\;
\gntv_or_sync_fifo.gl0.rd\: entity work.rd_logic_486
     port map (
      Bus_RNW_reg => Bus_RNW_reg,
      Bus_RNW_reg_reg => Bus_RNW_reg_reg,
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg_1,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => p_0_out(8 downto 0),
      E(0) => dout_i,
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      IP2Bus_Error_reg => IP2Bus_Error_reg,
      IPIC_STATE_reg => IPIC_STATE_reg,
      Q(1) => rstblk_n_4,
      Q(0) => rd_rst_i(0),
      S(2) => \gntv_or_sync_fifo.gl0.wr_n_27\,
      S(1) => \gntv_or_sync_fifo.gl0.wr_n_28\,
      S(0) => \gntv_or_sync_fifo.gl0.wr_n_29\,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gc0.count_d1_reg[7]\(5 downto 0) => rd_pntr_plus1(7 downto 2),
      \gcc0.gc0.count_d1_reg[6]\(2 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 1),
      \gcc0.gc0.count_d1_reg[6]_0\(3) => \gntv_or_sync_fifo.gl0.wr_n_23\,
      \gcc0.gc0.count_d1_reg[6]_0\(2) => \gntv_or_sync_fifo.gl0.wr_n_24\,
      \gcc0.gc0.count_d1_reg[6]_0\(1) => \gntv_or_sync_fifo.gl0.wr_n_25\,
      \gcc0.gc0.count_d1_reg[6]_0\(0) => \gntv_or_sync_fifo.gl0.wr_n_26\,
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => p_10_out_0(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]_0\(1) => \gntv_or_sync_fifo.gl0.wr_n_5\,
      \gcc0.gc0.count_d1_reg[8]_0\(0) => \gntv_or_sync_fifo.gl0.wr_n_6\,
      \gcc0.gc0.count_reg[8]\(6 downto 0) => p_11_out(8 downto 2),
      \goreg_bm.dout_i_reg[18]\(8) => \gntv_or_sync_fifo.mem_n_23\,
      \goreg_bm.dout_i_reg[18]\(7) => \gntv_or_sync_fifo.mem_n_24\,
      \goreg_bm.dout_i_reg[18]\(6) => \gntv_or_sync_fifo.mem_n_25\,
      \goreg_bm.dout_i_reg[18]\(5) => \gntv_or_sync_fifo.mem_n_26\,
      \goreg_bm.dout_i_reg[18]\(4) => \gntv_or_sync_fifo.mem_n_27\,
      \goreg_bm.dout_i_reg[18]\(3) => \gntv_or_sync_fifo.mem_n_28\,
      \goreg_bm.dout_i_reg[18]\(2) => \gntv_or_sync_fifo.mem_n_29\,
      \goreg_bm.dout_i_reg[18]\(1) => \gntv_or_sync_fifo.mem_n_30\,
      \goreg_bm.dout_i_reg[18]\(0) => \gntv_or_sync_fifo.mem_n_31\,
      p_10_out => p_10_out,
      p_16_out => p_16_out,
      p_2_in(0) => p_2_in(0),
      p_2_out => p_2_out,
      p_6_out => p_6_out,
      ram_full_i_reg(0) => \grss.rsts/c1/v1_reg\(4),
      ram_full_i_reg_0 => \^gcc0.gc0.count_reg[0]\,
      ram_rd_en_i => ram_rd_en_i,
      rd_en_int_sync => rd_en_int_sync,
      rst_int_sync => rst_int_sync,
      rst_int_sync_1 => rst_int_sync_1,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_Bus2IP_CS => sig_Bus2IP_CS,
      \sig_ip2bus_data_reg[0]\ => \^sig_ip2bus_data_reg[0]\,
      \sig_ip2bus_data_reg[22]\(9 downto 0) => Q(9 downto 0),
      \sig_ip2bus_data_reg[22]_0\ => \sig_ip2bus_data_reg[22]\,
      \sig_ip2bus_data_reg[23]\ => \sig_ip2bus_data_reg[23]\,
      \sig_ip2bus_data_reg[24]\ => \sig_ip2bus_data_reg[24]\,
      \sig_ip2bus_data_reg[25]\ => \sig_ip2bus_data_reg[25]\,
      \sig_ip2bus_data_reg[26]\ => \sig_ip2bus_data_reg[26]\,
      \sig_ip2bus_data_reg[27]\ => \sig_ip2bus_data_reg[27]\,
      \sig_ip2bus_data_reg[28]\ => \sig_ip2bus_data_reg[28]\,
      \sig_ip2bus_data_reg[29]\ => \sig_ip2bus_data_reg[29]\,
      \sig_ip2bus_data_reg[30]\ => \sig_ip2bus_data_reg[30]\,
      \sig_register_array_reg[0][1]\ => \sig_register_array_reg[0][1]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rxd_rd_data(0) => sig_rxd_rd_data(0),
      sig_rxd_rd_en40_out => sig_rxd_rd_en40_out,
      sig_rxd_rd_en_reg => sig_rxd_rd_en_reg,
      sig_rxd_rd_en_reg_0 => sig_rxd_rd_en_reg_0,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg,
      v1_reg(3 downto 0) => \gwss.wsts/c1/v1_reg\(4 downto 1),
      v1_reg_0(3 downto 0) => \grss.rsts/c1/v1_reg\(3 downto 0),
      wr_pntr_plus1_pad(0) => \gwss.gpf.wrpf/p_3_out\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\wr_logic__parameterized0\
     port map (
      AR(0) => rstblk_n_2,
      O(0) => O(0),
      Q(8 downto 0) => p_10_out_0(8 downto 0),
      S(2) => \gntv_or_sync_fifo.gl0.wr_n_27\,
      S(1) => \gntv_or_sync_fifo.gl0.wr_n_28\,
      S(0) => \gntv_or_sync_fifo.gl0.wr_n_29\,
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \gc0.count_d1_reg[8]\(0) => \grss.rsts/c1/v1_reg\(4),
      \gc0.count_d1_reg[8]_0\(3 downto 0) => \gwss.wsts/c1/v1_reg\(4 downto 1),
      \gc0.count_d1_reg[8]_1\(8 downto 0) => p_0_out(8 downto 0),
      \gc0.count_reg[7]\(5 downto 0) => rd_pntr_plus1(7 downto 2),
      \gcc0.gc0.count_d1_reg[8]\(6 downto 0) => p_11_out(8 downto 2),
      \gcc0.gc0.count_reg[0]\ => \^gcc0.gc0.count_reg[0]\,
      \greg.gpcry_sym.diff_pntr_pad_reg[7]\(3) => \gntv_or_sync_fifo.gl0.wr_n_23\,
      \greg.gpcry_sym.diff_pntr_pad_reg[7]\(2) => \gntv_or_sync_fifo.gl0.wr_n_24\,
      \greg.gpcry_sym.diff_pntr_pad_reg[7]\(1) => \gntv_or_sync_fifo.gl0.wr_n_25\,
      \greg.gpcry_sym.diff_pntr_pad_reg[7]\(0) => \gntv_or_sync_fifo.gl0.wr_n_26\,
      \greg.gpcry_sym.diff_pntr_pad_reg[9]\(1) => \gntv_or_sync_fifo.gl0.wr_n_5\,
      \greg.gpcry_sym.diff_pntr_pad_reg[9]\(0) => \gntv_or_sync_fifo.gl0.wr_n_6\,
      \grxd.fg_rxd_wr_length_reg[0]\ => \grxd.fg_rxd_wr_length_reg[0]\,
      \grxd.fg_rxd_wr_length_reg[21]\ => \grxd.fg_rxd_wr_length_reg[21]\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.fg_rxd_wr_length_reg[2]\,
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      p_16_out => p_16_out,
      p_2_out => p_2_out,
      p_6_out => p_6_out,
      p_9_out => p_9_out,
      plusOp(0) => plusOp(0),
      ram_empty_fb_i_reg(2 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 1),
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      sig_str_rst_reg => sig_str_rst_reg,
      v1_reg(3 downto 0) => \grss.rsts/c1/v1_reg\(3 downto 0),
      wr_pntr_plus1_pad(0) => \gwss.gpf.wrpf/p_3_out\
    );
\gntv_or_sync_fifo.mem\: entity work.memory_487
     port map (
      Bus_RNW_reg_reg => Bus_RNW_reg_reg,
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg_0,
      D(9 downto 0) => D(9 downto 0),
      E(0) => dout_i,
      Q(8 downto 0) => p_10_out_0(8 downto 0),
      WEBWE(0) => wr_en_into_bram,
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \grxd.sig_rxd_rd_data_reg[32]\ => \grxd.sig_rxd_rd_data_reg[32]\,
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[10]\(21 downto 10) => \sig_ip2bus_data_reg[10]\(12 downto 1),
      \sig_ip2bus_data_reg[10]\(9) => \gntv_or_sync_fifo.mem_n_23\,
      \sig_ip2bus_data_reg[10]\(8) => \gntv_or_sync_fifo.mem_n_24\,
      \sig_ip2bus_data_reg[10]\(7) => \gntv_or_sync_fifo.mem_n_25\,
      \sig_ip2bus_data_reg[10]\(6) => \gntv_or_sync_fifo.mem_n_26\,
      \sig_ip2bus_data_reg[10]\(5) => \gntv_or_sync_fifo.mem_n_27\,
      \sig_ip2bus_data_reg[10]\(4) => \gntv_or_sync_fifo.mem_n_28\,
      \sig_ip2bus_data_reg[10]\(3) => \gntv_or_sync_fifo.mem_n_29\,
      \sig_ip2bus_data_reg[10]\(2) => \gntv_or_sync_fifo.mem_n_30\,
      \sig_ip2bus_data_reg[10]\(1) => \gntv_or_sync_fifo.mem_n_31\,
      \sig_ip2bus_data_reg[10]\(0) => \sig_ip2bus_data_reg[10]\(0),
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][0]\ => \sig_register_array_reg[0][0]\,
      \sig_register_array_reg[0][1]\ => \sig_register_array_reg[0][1]_0\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][3]\ => \sig_register_array_reg[0][3]\,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]_0\,
      \sig_register_array_reg[0][6]\ => \sig_register_array_reg[0][6]\,
      \sig_register_array_reg[0][7]\ => \sig_register_array_reg[0][7]\,
      \sig_register_array_reg[0][8]\ => \sig_register_array_reg[0][8]\,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]\,
      sig_rx_channel_reset_reg => \^sig_ip2bus_data_reg[0]\,
      sig_rxd_rd_data(0) => sig_rxd_rd_data(0),
      sig_rxd_rd_en_reg => sig_rxd_rd_en_reg_0,
      sig_str_rst_reg => sig_str_rst_reg
    );
\gsafety_cc.rd_en_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_6_out,
      Q => \gsafety_cc.rd_en_int_sync_1_reg_n_0\,
      R => '0'
    );
\gsafety_cc.rd_en_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gsafety_cc.rd_en_int_sync_1_reg_n_0\,
      Q => rd_en_int_sync,
      R => '0'
    );
\gsafety_cc.rst_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_rst_i(0),
      Q => rst_int_sync_1,
      R => '0'
    );
\gsafety_cc.rst_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_int_sync_1,
      Q => rst_int_sync,
      R => '0'
    );
\gsafety_cc.wr_en_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_16_out,
      Q => \gsafety_cc.wr_en_int_sync_1_reg_n_0\,
      R => '0'
    );
\gsafety_cc.wr_en_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gsafety_cc.wr_en_int_sync_1_reg_n_0\,
      Q => wr_en_int_sync,
      R => '0'
    );
rstblk: entity work.\reset_blk_ramfifo__parameterized1\
     port map (
      AR(0) => rstblk_n_2,
      Q(1) => rstblk_n_4,
      Q(0) => rd_rst_i(0),
      SR(0) => SR(0),
      WEBWE(0) => wr_en_into_bram,
      p_16_out => p_16_out,
      rst_full_ff_i => rst_full_ff_i,
      rst_full_gen_i => rst_full_gen_i,
      rst_int_sync => rst_int_sync,
      rst_int_sync_1 => rst_int_sync_1,
      s_axi_aclk => s_axi_aclk,
      wr_en_int_sync => wr_en_int_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_0_local_memory_imp_1NOD0VE is
  port (
    DLMB_readdbus : out STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_ready : out STD_LOGIC;
    DLMB_wait : out STD_LOGIC;
    DLMB_ue : out STD_LOGIC;
    DLMB_ce : out STD_LOGIC;
    ILMB_readdbus : out STD_LOGIC_VECTOR ( 0 to 31 );
    ILMB_ready : out STD_LOGIC;
    ILMB_wait : out STD_LOGIC;
    ILMB_ue : out STD_LOGIC;
    ILMB_ce : out STD_LOGIC;
    ACLK : in STD_LOGIC;
    bus_struct_reset : in STD_LOGIC_VECTOR ( 0 to 0 );
    DLMB_abus : in STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_readstrobe : in STD_LOGIC;
    DLMB_writestrobe : in STD_LOGIC;
    DLMB_addrstrobe : in STD_LOGIC;
    DLMB_writedbus : in STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_be : in STD_LOGIC_VECTOR ( 0 to 3 );
    ILMB_abus : in STD_LOGIC_VECTOR ( 0 to 31 );
    ILMB_readstrobe : in STD_LOGIC;
    ILMB_addrstrobe : in STD_LOGIC
  );
end microblaze_0_local_memory_imp_1NOD0VE;

architecture STRUCTURE of microblaze_0_local_memory_imp_1NOD0VE is
  signal microblaze_0_dlmb_bus_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_bus_ADDRSTROBE : STD_LOGIC;
  signal microblaze_0_dlmb_bus_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_0_dlmb_bus_CE : STD_LOGIC;
  signal microblaze_0_dlmb_bus_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_bus_READSTROBE : STD_LOGIC;
  signal microblaze_0_dlmb_bus_READY : STD_LOGIC;
  signal microblaze_0_dlmb_bus_UE : STD_LOGIC;
  signal microblaze_0_dlmb_bus_WAIT : STD_LOGIC;
  signal microblaze_0_dlmb_bus_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_bus_WRITESTROBE : STD_LOGIC;
  signal microblaze_0_dlmb_cntlr_ADDR : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_cntlr_CLK : STD_LOGIC;
  signal microblaze_0_dlmb_cntlr_DIN : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_cntlr_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_dlmb_cntlr_EN : STD_LOGIC;
  signal microblaze_0_dlmb_cntlr_RST : STD_LOGIC;
  signal microblaze_0_dlmb_cntlr_WE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_0_ilmb_bus_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_ilmb_bus_ADDRSTROBE : STD_LOGIC;
  signal microblaze_0_ilmb_bus_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_0_ilmb_bus_CE : STD_LOGIC;
  signal microblaze_0_ilmb_bus_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_ilmb_bus_READSTROBE : STD_LOGIC;
  signal microblaze_0_ilmb_bus_READY : STD_LOGIC;
  signal microblaze_0_ilmb_bus_UE : STD_LOGIC;
  signal microblaze_0_ilmb_bus_WAIT : STD_LOGIC;
  signal microblaze_0_ilmb_bus_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_ilmb_bus_WRITESTROBE : STD_LOGIC;
  signal microblaze_0_ilmb_cntlr_ADDR : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_ilmb_cntlr_CLK : STD_LOGIC;
  signal microblaze_0_ilmb_cntlr_DIN : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_ilmb_cntlr_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_ilmb_cntlr_EN : STD_LOGIC;
  signal microblaze_0_ilmb_cntlr_RST : STD_LOGIC;
  signal microblaze_0_ilmb_cntlr_WE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_dlmb_v10_LMB_Rst_UNCONNECTED : STD_LOGIC;
  signal NLW_ilmb_v10_LMB_Rst_UNCONNECTED : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of dlmb_bram_if_cntlr : label is "d_microblaze_dlmb_bram_if_cntlr_0,lmb_bram_if_cntlr,{}";
  attribute bmm_info_address_space : string;
  attribute bmm_info_address_space of dlmb_bram_if_cntlr : label is "byte  0x0 32 > d_microblaze microblaze_0_local_memory/lmb_bram";
  attribute core_generation_info : string;
  attribute core_generation_info of dlmb_bram_if_cntlr : label is "d_microblaze_dlmb_bram_if_cntlr_0,lmb_bram_if_cntlr,{x_ipProduct=Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=lmb_bram_if_cntlr,x_ipVersion=4.0,x_ipCoreRevision=7,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_FAMILY=kintex7,C_HIGHADDR=0x0000FFFF,C_BASEADDR=0x00000000,C_NUM_LMB=1,C_MASK=0x40000000,C_MASK1=0x00800000,C_MASK2=0x00800000,C_MASK3=0x00800000,C_LMB_AWIDTH=32,C_LMB_DWIDTH=32,C_ECC=0,C_INTERCONNECT=0,C_FAULT_INJECT=0,C_CE_FAILING_REGISTERS=0,C_UE_FAILING_REGISTERS=0,C_ECC_STATUS_REGISTERS=0,C_ECC_ONOFF_REGISTER=0,C_ECC_ONOFF_RESET_VALUE=1,C_CE_COUNTER_WIDTH=0,C_WRITE_ACCESS=2,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of dlmb_bram_if_cntlr : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of dlmb_bram_if_cntlr : label is "lmb_bram_if_cntlr,Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4";
  attribute CHECK_LICENSE_TYPE of dlmb_v10 : label is "d_microblaze_dlmb_v10_0,lmb_v10,{}";
  attribute core_generation_info of dlmb_v10 : label is "d_microblaze_dlmb_v10_0,lmb_v10,{x_ipProduct=Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=lmb_v10,x_ipVersion=3.0,x_ipCoreRevision=7,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_LMB_NUM_SLAVES=1,C_LMB_DWIDTH=32,C_LMB_AWIDTH=32,C_EXT_RESET_HIGH=1}";
  attribute downgradeipidentifiedwarnings of dlmb_v10 : label is "yes";
  attribute x_core_info of dlmb_v10 : label is "lmb_v10,Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4";
  attribute CHECK_LICENSE_TYPE of ilmb_bram_if_cntlr : label is "d_microblaze_ilmb_bram_if_cntlr_0,lmb_bram_if_cntlr,{}";
  attribute core_generation_info of ilmb_bram_if_cntlr : label is "d_microblaze_ilmb_bram_if_cntlr_0,lmb_bram_if_cntlr,{x_ipProduct=Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=lmb_bram_if_cntlr,x_ipVersion=4.0,x_ipCoreRevision=7,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_FAMILY=kintex7,C_HIGHADDR=0x0000FFFF,C_BASEADDR=0x00000000,C_NUM_LMB=1,C_MASK=0x00000000,C_MASK1=0x00800000,C_MASK2=0x00800000,C_MASK3=0x00800000,C_LMB_AWIDTH=32,C_LMB_DWIDTH=32,C_ECC=0,C_INTERCONNECT=0,C_FAULT_INJECT=0,C_CE_FAILING_REGISTERS=0,C_UE_FAILING_REGISTERS=0,C_ECC_STATUS_REGISTERS=0,C_ECC_ONOFF_REGISTER=0,C_ECC_ONOFF_RESET_VALUE=1,C_CE_COUNTER_WIDTH=0,C_WRITE_ACCESS=2,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32}";
  attribute downgradeipidentifiedwarnings of ilmb_bram_if_cntlr : label is "yes";
  attribute x_core_info of ilmb_bram_if_cntlr : label is "lmb_bram_if_cntlr,Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4";
  attribute CHECK_LICENSE_TYPE of ilmb_v10 : label is "d_microblaze_ilmb_v10_0,lmb_v10,{}";
  attribute core_generation_info of ilmb_v10 : label is "d_microblaze_ilmb_v10_0,lmb_v10,{x_ipProduct=Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=lmb_v10,x_ipVersion=3.0,x_ipCoreRevision=7,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_LMB_NUM_SLAVES=1,C_LMB_DWIDTH=32,C_LMB_AWIDTH=32,C_EXT_RESET_HIGH=1}";
  attribute downgradeipidentifiedwarnings of ilmb_v10 : label is "yes";
  attribute x_core_info of ilmb_v10 : label is "lmb_v10,Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4";
  attribute CHECK_LICENSE_TYPE of lmb_bram : label is "d_microblaze_lmb_bram_0,blk_mem_gen_v8_3_1,{}";
  attribute core_generation_info of lmb_bram : label is "d_microblaze_lmb_bram_0,blk_mem_gen_v8_3_1,{x_ipProduct=Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.3,x_ipCoreRevision=1,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_FAMILY=kintex7,C_XDEVICEFAMILY=kintex7,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=1,C_ENABLE_32BIT_ADDRESS=1,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=2,C_BYTE_SIZE=8,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=0,C_INIT_FILE_NAME=no_coe_file_loaded,C_INIT_FILE=d_microblaze_lmb_bram_0.mem,C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA=0,C_HAS_RSTA=1,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=1,C_WEA_WIDTH=4,C_WRITE_MODE_A=WRITE_FIRST,C_WRITE_WIDTH_A=32,C_READ_WIDTH_A=32,C_WRITE_DEPTH_A=16384,C_READ_DEPTH_A=16384,C_ADDRA_WIDTH=32,C_HAS_RSTB=1,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=1,C_HAS_REGCEB=0,C_USE_BYTE_WEB=1,C_WEB_WIDTH=4,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=32,C_READ_WIDTH_B=32,C_WRITE_DEPTH_B=16384,C_READ_DEPTH_B=16384,C_ADDRB_WIDTH=32,C_HAS_MEM_OUTPUT_REGS_A=0,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_USE_URAM=0,C_EN_RDADDRA_CHG=0,C_EN_RDADDRB_CHG=0,C_EN_DEEPSLEEP_PIN=0,C_EN_SHUTDOWN_PIN=0,C_EN_SAFETY_CKT=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=16,C_COUNT_18K_BRAM=0,C_EST_POWER_SUMMARY=Estimated Power for IP     _     20.388 mW}";
  attribute downgradeipidentifiedwarnings of lmb_bram : label is "yes";
  attribute x_core_info of lmb_bram : label is "blk_mem_gen_v8_3_1,Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4";
begin
dlmb_bram_if_cntlr: entity work.d_microblaze_dlmb_bram_if_cntlr_0
     port map (
      BRAM_Addr_A(0 to 31) => microblaze_0_dlmb_cntlr_ADDR(0 to 31),
      BRAM_Clk_A => microblaze_0_dlmb_cntlr_CLK,
      BRAM_Din_A(0) => microblaze_0_dlmb_cntlr_DOUT(31),
      BRAM_Din_A(1) => microblaze_0_dlmb_cntlr_DOUT(30),
      BRAM_Din_A(2) => microblaze_0_dlmb_cntlr_DOUT(29),
      BRAM_Din_A(3) => microblaze_0_dlmb_cntlr_DOUT(28),
      BRAM_Din_A(4) => microblaze_0_dlmb_cntlr_DOUT(27),
      BRAM_Din_A(5) => microblaze_0_dlmb_cntlr_DOUT(26),
      BRAM_Din_A(6) => microblaze_0_dlmb_cntlr_DOUT(25),
      BRAM_Din_A(7) => microblaze_0_dlmb_cntlr_DOUT(24),
      BRAM_Din_A(8) => microblaze_0_dlmb_cntlr_DOUT(23),
      BRAM_Din_A(9) => microblaze_0_dlmb_cntlr_DOUT(22),
      BRAM_Din_A(10) => microblaze_0_dlmb_cntlr_DOUT(21),
      BRAM_Din_A(11) => microblaze_0_dlmb_cntlr_DOUT(20),
      BRAM_Din_A(12) => microblaze_0_dlmb_cntlr_DOUT(19),
      BRAM_Din_A(13) => microblaze_0_dlmb_cntlr_DOUT(18),
      BRAM_Din_A(14) => microblaze_0_dlmb_cntlr_DOUT(17),
      BRAM_Din_A(15) => microblaze_0_dlmb_cntlr_DOUT(16),
      BRAM_Din_A(16) => microblaze_0_dlmb_cntlr_DOUT(15),
      BRAM_Din_A(17) => microblaze_0_dlmb_cntlr_DOUT(14),
      BRAM_Din_A(18) => microblaze_0_dlmb_cntlr_DOUT(13),
      BRAM_Din_A(19) => microblaze_0_dlmb_cntlr_DOUT(12),
      BRAM_Din_A(20) => microblaze_0_dlmb_cntlr_DOUT(11),
      BRAM_Din_A(21) => microblaze_0_dlmb_cntlr_DOUT(10),
      BRAM_Din_A(22) => microblaze_0_dlmb_cntlr_DOUT(9),
      BRAM_Din_A(23) => microblaze_0_dlmb_cntlr_DOUT(8),
      BRAM_Din_A(24) => microblaze_0_dlmb_cntlr_DOUT(7),
      BRAM_Din_A(25) => microblaze_0_dlmb_cntlr_DOUT(6),
      BRAM_Din_A(26) => microblaze_0_dlmb_cntlr_DOUT(5),
      BRAM_Din_A(27) => microblaze_0_dlmb_cntlr_DOUT(4),
      BRAM_Din_A(28) => microblaze_0_dlmb_cntlr_DOUT(3),
      BRAM_Din_A(29) => microblaze_0_dlmb_cntlr_DOUT(2),
      BRAM_Din_A(30) => microblaze_0_dlmb_cntlr_DOUT(1),
      BRAM_Din_A(31) => microblaze_0_dlmb_cntlr_DOUT(0),
      BRAM_Dout_A(0 to 31) => microblaze_0_dlmb_cntlr_DIN(0 to 31),
      BRAM_EN_A => microblaze_0_dlmb_cntlr_EN,
      BRAM_Rst_A => microblaze_0_dlmb_cntlr_RST,
      BRAM_WEN_A(0 to 3) => microblaze_0_dlmb_cntlr_WE(0 to 3),
      LMB_ABus(0 to 31) => microblaze_0_dlmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_0_dlmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_0_dlmb_bus_BE(0 to 3),
      LMB_Clk => ACLK,
      LMB_ReadStrobe => microblaze_0_dlmb_bus_READSTROBE,
      LMB_Rst => bus_struct_reset(0),
      LMB_WriteDBus(0 to 31) => microblaze_0_dlmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_0_dlmb_bus_WRITESTROBE,
      Sl_CE => microblaze_0_dlmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_0_dlmb_bus_READDBUS(0 to 31),
      Sl_Ready => microblaze_0_dlmb_bus_READY,
      Sl_UE => microblaze_0_dlmb_bus_UE,
      Sl_Wait => microblaze_0_dlmb_bus_WAIT
    );
dlmb_v10: entity work.d_microblaze_dlmb_v10_0
     port map (
      LMB_ABus(0 to 31) => microblaze_0_dlmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_0_dlmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_0_dlmb_bus_BE(0 to 3),
      LMB_CE => DLMB_ce,
      LMB_Clk => ACLK,
      LMB_ReadDBus(0 to 31) => DLMB_readdbus(0 to 31),
      LMB_ReadStrobe => microblaze_0_dlmb_bus_READSTROBE,
      LMB_Ready => DLMB_ready,
      LMB_Rst => NLW_dlmb_v10_LMB_Rst_UNCONNECTED,
      LMB_UE => DLMB_ue,
      LMB_Wait => DLMB_wait,
      LMB_WriteDBus(0 to 31) => microblaze_0_dlmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_0_dlmb_bus_WRITESTROBE,
      M_ABus(0 to 31) => DLMB_abus(0 to 31),
      M_AddrStrobe => DLMB_addrstrobe,
      M_BE(0 to 3) => DLMB_be(0 to 3),
      M_DBus(0 to 31) => DLMB_writedbus(0 to 31),
      M_ReadStrobe => DLMB_readstrobe,
      M_WriteStrobe => DLMB_writestrobe,
      SYS_Rst => bus_struct_reset(0),
      Sl_CE(0) => microblaze_0_dlmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_0_dlmb_bus_READDBUS(0 to 31),
      Sl_Ready(0) => microblaze_0_dlmb_bus_READY,
      Sl_UE(0) => microblaze_0_dlmb_bus_UE,
      Sl_Wait(0) => microblaze_0_dlmb_bus_WAIT
    );
ilmb_bram_if_cntlr: entity work.d_microblaze_ilmb_bram_if_cntlr_0
     port map (
      BRAM_Addr_A(0 to 31) => microblaze_0_ilmb_cntlr_ADDR(0 to 31),
      BRAM_Clk_A => microblaze_0_ilmb_cntlr_CLK,
      BRAM_Din_A(0) => microblaze_0_ilmb_cntlr_DOUT(31),
      BRAM_Din_A(1) => microblaze_0_ilmb_cntlr_DOUT(30),
      BRAM_Din_A(2) => microblaze_0_ilmb_cntlr_DOUT(29),
      BRAM_Din_A(3) => microblaze_0_ilmb_cntlr_DOUT(28),
      BRAM_Din_A(4) => microblaze_0_ilmb_cntlr_DOUT(27),
      BRAM_Din_A(5) => microblaze_0_ilmb_cntlr_DOUT(26),
      BRAM_Din_A(6) => microblaze_0_ilmb_cntlr_DOUT(25),
      BRAM_Din_A(7) => microblaze_0_ilmb_cntlr_DOUT(24),
      BRAM_Din_A(8) => microblaze_0_ilmb_cntlr_DOUT(23),
      BRAM_Din_A(9) => microblaze_0_ilmb_cntlr_DOUT(22),
      BRAM_Din_A(10) => microblaze_0_ilmb_cntlr_DOUT(21),
      BRAM_Din_A(11) => microblaze_0_ilmb_cntlr_DOUT(20),
      BRAM_Din_A(12) => microblaze_0_ilmb_cntlr_DOUT(19),
      BRAM_Din_A(13) => microblaze_0_ilmb_cntlr_DOUT(18),
      BRAM_Din_A(14) => microblaze_0_ilmb_cntlr_DOUT(17),
      BRAM_Din_A(15) => microblaze_0_ilmb_cntlr_DOUT(16),
      BRAM_Din_A(16) => microblaze_0_ilmb_cntlr_DOUT(15),
      BRAM_Din_A(17) => microblaze_0_ilmb_cntlr_DOUT(14),
      BRAM_Din_A(18) => microblaze_0_ilmb_cntlr_DOUT(13),
      BRAM_Din_A(19) => microblaze_0_ilmb_cntlr_DOUT(12),
      BRAM_Din_A(20) => microblaze_0_ilmb_cntlr_DOUT(11),
      BRAM_Din_A(21) => microblaze_0_ilmb_cntlr_DOUT(10),
      BRAM_Din_A(22) => microblaze_0_ilmb_cntlr_DOUT(9),
      BRAM_Din_A(23) => microblaze_0_ilmb_cntlr_DOUT(8),
      BRAM_Din_A(24) => microblaze_0_ilmb_cntlr_DOUT(7),
      BRAM_Din_A(25) => microblaze_0_ilmb_cntlr_DOUT(6),
      BRAM_Din_A(26) => microblaze_0_ilmb_cntlr_DOUT(5),
      BRAM_Din_A(27) => microblaze_0_ilmb_cntlr_DOUT(4),
      BRAM_Din_A(28) => microblaze_0_ilmb_cntlr_DOUT(3),
      BRAM_Din_A(29) => microblaze_0_ilmb_cntlr_DOUT(2),
      BRAM_Din_A(30) => microblaze_0_ilmb_cntlr_DOUT(1),
      BRAM_Din_A(31) => microblaze_0_ilmb_cntlr_DOUT(0),
      BRAM_Dout_A(0 to 31) => microblaze_0_ilmb_cntlr_DIN(0 to 31),
      BRAM_EN_A => microblaze_0_ilmb_cntlr_EN,
      BRAM_Rst_A => microblaze_0_ilmb_cntlr_RST,
      BRAM_WEN_A(0 to 3) => microblaze_0_ilmb_cntlr_WE(0 to 3),
      LMB_ABus(0 to 31) => microblaze_0_ilmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_0_ilmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_0_ilmb_bus_BE(0 to 3),
      LMB_Clk => ACLK,
      LMB_ReadStrobe => microblaze_0_ilmb_bus_READSTROBE,
      LMB_Rst => bus_struct_reset(0),
      LMB_WriteDBus(0 to 31) => microblaze_0_ilmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_0_ilmb_bus_WRITESTROBE,
      Sl_CE => microblaze_0_ilmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_0_ilmb_bus_READDBUS(0 to 31),
      Sl_Ready => microblaze_0_ilmb_bus_READY,
      Sl_UE => microblaze_0_ilmb_bus_UE,
      Sl_Wait => microblaze_0_ilmb_bus_WAIT
    );
ilmb_v10: entity work.d_microblaze_ilmb_v10_0
     port map (
      LMB_ABus(0 to 31) => microblaze_0_ilmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_0_ilmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_0_ilmb_bus_BE(0 to 3),
      LMB_CE => ILMB_ce,
      LMB_Clk => ACLK,
      LMB_ReadDBus(0 to 31) => ILMB_readdbus(0 to 31),
      LMB_ReadStrobe => microblaze_0_ilmb_bus_READSTROBE,
      LMB_Ready => ILMB_ready,
      LMB_Rst => NLW_ilmb_v10_LMB_Rst_UNCONNECTED,
      LMB_UE => ILMB_ue,
      LMB_Wait => ILMB_wait,
      LMB_WriteDBus(0 to 31) => microblaze_0_ilmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_0_ilmb_bus_WRITESTROBE,
      M_ABus(0 to 31) => ILMB_abus(0 to 31),
      M_AddrStrobe => ILMB_addrstrobe,
      M_BE(0 to 3) => B"0000",
      M_DBus(0 to 31) => B"00000000000000000000000000000000",
      M_ReadStrobe => ILMB_readstrobe,
      M_WriteStrobe => '0',
      SYS_Rst => bus_struct_reset(0),
      Sl_CE(0) => microblaze_0_ilmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_0_ilmb_bus_READDBUS(0 to 31),
      Sl_Ready(0) => microblaze_0_ilmb_bus_READY,
      Sl_UE(0) => microblaze_0_ilmb_bus_UE,
      Sl_Wait(0) => microblaze_0_ilmb_bus_WAIT
    );
lmb_bram: entity work.d_microblaze_lmb_bram_0
     port map (
      addra(31) => microblaze_0_dlmb_cntlr_ADDR(0),
      addra(30) => microblaze_0_dlmb_cntlr_ADDR(1),
      addra(29) => microblaze_0_dlmb_cntlr_ADDR(2),
      addra(28) => microblaze_0_dlmb_cntlr_ADDR(3),
      addra(27) => microblaze_0_dlmb_cntlr_ADDR(4),
      addra(26) => microblaze_0_dlmb_cntlr_ADDR(5),
      addra(25) => microblaze_0_dlmb_cntlr_ADDR(6),
      addra(24) => microblaze_0_dlmb_cntlr_ADDR(7),
      addra(23) => microblaze_0_dlmb_cntlr_ADDR(8),
      addra(22) => microblaze_0_dlmb_cntlr_ADDR(9),
      addra(21) => microblaze_0_dlmb_cntlr_ADDR(10),
      addra(20) => microblaze_0_dlmb_cntlr_ADDR(11),
      addra(19) => microblaze_0_dlmb_cntlr_ADDR(12),
      addra(18) => microblaze_0_dlmb_cntlr_ADDR(13),
      addra(17) => microblaze_0_dlmb_cntlr_ADDR(14),
      addra(16) => microblaze_0_dlmb_cntlr_ADDR(15),
      addra(15) => microblaze_0_dlmb_cntlr_ADDR(16),
      addra(14) => microblaze_0_dlmb_cntlr_ADDR(17),
      addra(13) => microblaze_0_dlmb_cntlr_ADDR(18),
      addra(12) => microblaze_0_dlmb_cntlr_ADDR(19),
      addra(11) => microblaze_0_dlmb_cntlr_ADDR(20),
      addra(10) => microblaze_0_dlmb_cntlr_ADDR(21),
      addra(9) => microblaze_0_dlmb_cntlr_ADDR(22),
      addra(8) => microblaze_0_dlmb_cntlr_ADDR(23),
      addra(7) => microblaze_0_dlmb_cntlr_ADDR(24),
      addra(6) => microblaze_0_dlmb_cntlr_ADDR(25),
      addra(5) => microblaze_0_dlmb_cntlr_ADDR(26),
      addra(4) => microblaze_0_dlmb_cntlr_ADDR(27),
      addra(3) => microblaze_0_dlmb_cntlr_ADDR(28),
      addra(2) => microblaze_0_dlmb_cntlr_ADDR(29),
      addra(1) => microblaze_0_dlmb_cntlr_ADDR(30),
      addra(0) => microblaze_0_dlmb_cntlr_ADDR(31),
      addrb(31) => microblaze_0_ilmb_cntlr_ADDR(0),
      addrb(30) => microblaze_0_ilmb_cntlr_ADDR(1),
      addrb(29) => microblaze_0_ilmb_cntlr_ADDR(2),
      addrb(28) => microblaze_0_ilmb_cntlr_ADDR(3),
      addrb(27) => microblaze_0_ilmb_cntlr_ADDR(4),
      addrb(26) => microblaze_0_ilmb_cntlr_ADDR(5),
      addrb(25) => microblaze_0_ilmb_cntlr_ADDR(6),
      addrb(24) => microblaze_0_ilmb_cntlr_ADDR(7),
      addrb(23) => microblaze_0_ilmb_cntlr_ADDR(8),
      addrb(22) => microblaze_0_ilmb_cntlr_ADDR(9),
      addrb(21) => microblaze_0_ilmb_cntlr_ADDR(10),
      addrb(20) => microblaze_0_ilmb_cntlr_ADDR(11),
      addrb(19) => microblaze_0_ilmb_cntlr_ADDR(12),
      addrb(18) => microblaze_0_ilmb_cntlr_ADDR(13),
      addrb(17) => microblaze_0_ilmb_cntlr_ADDR(14),
      addrb(16) => microblaze_0_ilmb_cntlr_ADDR(15),
      addrb(15) => microblaze_0_ilmb_cntlr_ADDR(16),
      addrb(14) => microblaze_0_ilmb_cntlr_ADDR(17),
      addrb(13) => microblaze_0_ilmb_cntlr_ADDR(18),
      addrb(12) => microblaze_0_ilmb_cntlr_ADDR(19),
      addrb(11) => microblaze_0_ilmb_cntlr_ADDR(20),
      addrb(10) => microblaze_0_ilmb_cntlr_ADDR(21),
      addrb(9) => microblaze_0_ilmb_cntlr_ADDR(22),
      addrb(8) => microblaze_0_ilmb_cntlr_ADDR(23),
      addrb(7) => microblaze_0_ilmb_cntlr_ADDR(24),
      addrb(6) => microblaze_0_ilmb_cntlr_ADDR(25),
      addrb(5) => microblaze_0_ilmb_cntlr_ADDR(26),
      addrb(4) => microblaze_0_ilmb_cntlr_ADDR(27),
      addrb(3) => microblaze_0_ilmb_cntlr_ADDR(28),
      addrb(2) => microblaze_0_ilmb_cntlr_ADDR(29),
      addrb(1) => microblaze_0_ilmb_cntlr_ADDR(30),
      addrb(0) => microblaze_0_ilmb_cntlr_ADDR(31),
      clka => microblaze_0_dlmb_cntlr_CLK,
      clkb => microblaze_0_ilmb_cntlr_CLK,
      dina(31) => microblaze_0_dlmb_cntlr_DIN(0),
      dina(30) => microblaze_0_dlmb_cntlr_DIN(1),
      dina(29) => microblaze_0_dlmb_cntlr_DIN(2),
      dina(28) => microblaze_0_dlmb_cntlr_DIN(3),
      dina(27) => microblaze_0_dlmb_cntlr_DIN(4),
      dina(26) => microblaze_0_dlmb_cntlr_DIN(5),
      dina(25) => microblaze_0_dlmb_cntlr_DIN(6),
      dina(24) => microblaze_0_dlmb_cntlr_DIN(7),
      dina(23) => microblaze_0_dlmb_cntlr_DIN(8),
      dina(22) => microblaze_0_dlmb_cntlr_DIN(9),
      dina(21) => microblaze_0_dlmb_cntlr_DIN(10),
      dina(20) => microblaze_0_dlmb_cntlr_DIN(11),
      dina(19) => microblaze_0_dlmb_cntlr_DIN(12),
      dina(18) => microblaze_0_dlmb_cntlr_DIN(13),
      dina(17) => microblaze_0_dlmb_cntlr_DIN(14),
      dina(16) => microblaze_0_dlmb_cntlr_DIN(15),
      dina(15) => microblaze_0_dlmb_cntlr_DIN(16),
      dina(14) => microblaze_0_dlmb_cntlr_DIN(17),
      dina(13) => microblaze_0_dlmb_cntlr_DIN(18),
      dina(12) => microblaze_0_dlmb_cntlr_DIN(19),
      dina(11) => microblaze_0_dlmb_cntlr_DIN(20),
      dina(10) => microblaze_0_dlmb_cntlr_DIN(21),
      dina(9) => microblaze_0_dlmb_cntlr_DIN(22),
      dina(8) => microblaze_0_dlmb_cntlr_DIN(23),
      dina(7) => microblaze_0_dlmb_cntlr_DIN(24),
      dina(6) => microblaze_0_dlmb_cntlr_DIN(25),
      dina(5) => microblaze_0_dlmb_cntlr_DIN(26),
      dina(4) => microblaze_0_dlmb_cntlr_DIN(27),
      dina(3) => microblaze_0_dlmb_cntlr_DIN(28),
      dina(2) => microblaze_0_dlmb_cntlr_DIN(29),
      dina(1) => microblaze_0_dlmb_cntlr_DIN(30),
      dina(0) => microblaze_0_dlmb_cntlr_DIN(31),
      dinb(31) => microblaze_0_ilmb_cntlr_DIN(0),
      dinb(30) => microblaze_0_ilmb_cntlr_DIN(1),
      dinb(29) => microblaze_0_ilmb_cntlr_DIN(2),
      dinb(28) => microblaze_0_ilmb_cntlr_DIN(3),
      dinb(27) => microblaze_0_ilmb_cntlr_DIN(4),
      dinb(26) => microblaze_0_ilmb_cntlr_DIN(5),
      dinb(25) => microblaze_0_ilmb_cntlr_DIN(6),
      dinb(24) => microblaze_0_ilmb_cntlr_DIN(7),
      dinb(23) => microblaze_0_ilmb_cntlr_DIN(8),
      dinb(22) => microblaze_0_ilmb_cntlr_DIN(9),
      dinb(21) => microblaze_0_ilmb_cntlr_DIN(10),
      dinb(20) => microblaze_0_ilmb_cntlr_DIN(11),
      dinb(19) => microblaze_0_ilmb_cntlr_DIN(12),
      dinb(18) => microblaze_0_ilmb_cntlr_DIN(13),
      dinb(17) => microblaze_0_ilmb_cntlr_DIN(14),
      dinb(16) => microblaze_0_ilmb_cntlr_DIN(15),
      dinb(15) => microblaze_0_ilmb_cntlr_DIN(16),
      dinb(14) => microblaze_0_ilmb_cntlr_DIN(17),
      dinb(13) => microblaze_0_ilmb_cntlr_DIN(18),
      dinb(12) => microblaze_0_ilmb_cntlr_DIN(19),
      dinb(11) => microblaze_0_ilmb_cntlr_DIN(20),
      dinb(10) => microblaze_0_ilmb_cntlr_DIN(21),
      dinb(9) => microblaze_0_ilmb_cntlr_DIN(22),
      dinb(8) => microblaze_0_ilmb_cntlr_DIN(23),
      dinb(7) => microblaze_0_ilmb_cntlr_DIN(24),
      dinb(6) => microblaze_0_ilmb_cntlr_DIN(25),
      dinb(5) => microblaze_0_ilmb_cntlr_DIN(26),
      dinb(4) => microblaze_0_ilmb_cntlr_DIN(27),
      dinb(3) => microblaze_0_ilmb_cntlr_DIN(28),
      dinb(2) => microblaze_0_ilmb_cntlr_DIN(29),
      dinb(1) => microblaze_0_ilmb_cntlr_DIN(30),
      dinb(0) => microblaze_0_ilmb_cntlr_DIN(31),
      douta(31 downto 0) => microblaze_0_dlmb_cntlr_DOUT(31 downto 0),
      doutb(31 downto 0) => microblaze_0_ilmb_cntlr_DOUT(31 downto 0),
      ena => microblaze_0_dlmb_cntlr_EN,
      enb => microblaze_0_ilmb_cntlr_EN,
      rsta => microblaze_0_dlmb_cntlr_RST,
      rstb => microblaze_0_ilmb_cntlr_RST,
      wea(3) => microblaze_0_dlmb_cntlr_WE(0),
      wea(2) => microblaze_0_dlmb_cntlr_WE(1),
      wea(1) => microblaze_0_dlmb_cntlr_WE(2),
      wea(0) => microblaze_0_dlmb_cntlr_WE(3),
      web(3) => microblaze_0_ilmb_cntlr_WE(0),
      web(2) => microblaze_0_ilmb_cntlr_WE(1),
      web(1) => microblaze_0_ilmb_cntlr_WE(2),
      web(0) => microblaze_0_ilmb_cntlr_WE(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fifo_generator_top is
  port (
    \grstd1.grst_full.grst_f.rst_d5_reg\ : out STD_LOGIC;
    sig_txd_prog_empty : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    \AXI_STR_TXD_tdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_str_txd_tvalid : out STD_LOGIC;
    \sig_register_array_reg[0][4]\ : out STD_LOGIC;
    axis_wr_eop : out STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_txd_sb_wr_en_reg : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    start_wr : in STD_LOGIC;
    txd_wr_en : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axis_wr_eop_d1 : in STD_LOGIC;
    axi_str_txd_tready : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_tx_channel_reset_reg : in STD_LOGIC;
    \sig_txd_wr_data_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]\ : in STD_LOGIC
  );
end fifo_generator_top;

architecture STRUCTURE of fifo_generator_top is
begin
\grf.rf\: entity work.fifo_generator_ramfifo
     port map (
      \AXI_STR_TXD_tdata[31]\(32 downto 0) => \AXI_STR_TXD_tdata[31]\(32 downto 0),
      D(9 downto 0) => D(9 downto 0),
      DI(0) => DI(0),
      E(0) => E(0),
      Q(31 downto 0) => Q(31 downto 0),
      S(2 downto 0) => S(2 downto 0),
      axi_str_txd_tready => axi_str_txd_tready,
      axi_str_txd_tvalid => axi_str_txd_tvalid,
      axis_wr_eop => axis_wr_eop,
      axis_wr_eop_d1 => axis_wr_eop_d1,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]\(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]\(0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[2]\(2 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[2]\(2 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]\ => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]\(3 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]\(3 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]\(7 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]\(7 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\(1 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\(1 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\(9 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\(9 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]_0\(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]_0\(0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\ => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\ => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]\(3 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]\(3 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]\(7 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]\(7 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[8]\(1 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[8]\(1 downto 0),
      \grstd1.grst_full.grst_f.rst_d5_reg\ => \grstd1.grst_full.grst_f.rst_d5_reg\,
      p_8_out => p_8_out,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg,
      sig_txd_prog_empty => sig_txd_prog_empty,
      sig_txd_sb_wr_en_reg => sig_txd_sb_wr_en_reg,
      \sig_txd_wr_data_reg[1]\(1 downto 0) => \sig_txd_wr_data_reg[1]\(1 downto 0),
      start_wr => start_wr,
      txd_wr_en => txd_wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fifo_generator_top__parameterized0\ is
  port (
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[21]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[0]\ : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    \grxd.sig_rxd_rd_data_reg[32]\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][1]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[24]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[26]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[27]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[28]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[29]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[30]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    IP2Bus_Error_reg : out STD_LOGIC;
    sig_rxd_rd_en_reg : out STD_LOGIC;
    \sig_ip2bus_data_reg[10]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxd_tlast : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    sig_rxd_rd_en_reg_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    plusOp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_len_wr_en : in STD_LOGIC;
    sig_rxd_rd_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_rlen_reg : in STD_LOGIC;
    sig_Bus2IP_CS : in STD_LOGIC;
    IPIC_STATE_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    Bus_RNW_reg_reg_0 : in STD_LOGIC;
    \sig_register_array_reg[0][9]\ : in STD_LOGIC;
    \sig_register_array_reg[0][8]\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]\ : in STD_LOGIC;
    \sig_register_array_reg[0][6]\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][4]\ : in STD_LOGIC;
    \sig_register_array_reg[0][3]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][1]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][0]\ : in STD_LOGIC;
    Bus_RNW_reg_reg_1 : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    p_2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tx_channel_reset_reg : in STD_LOGIC;
    sig_rxd_rd_en40_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \fifo_generator_top__parameterized0\;

architecture STRUCTURE of \fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\fifo_generator_ramfifo__parameterized0\
     port map (
      Bus_RNW_reg => Bus_RNW_reg,
      Bus_RNW_reg_reg => Bus_RNW_reg_reg,
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg_0,
      Bus_RNW_reg_reg_1 => Bus_RNW_reg_reg_1,
      D(9 downto 0) => D(9 downto 0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      IP2Bus_Error_reg => IP2Bus_Error_reg,
      IPIC_STATE_reg => IPIC_STATE_reg,
      O(0) => O(0),
      Q(9 downto 0) => Q(9 downto 0),
      SR(0) => SR(0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gcc0.gc0.count_reg[0]\ => \gcc0.gc0.count_reg[0]\,
      \grxd.fg_rxd_wr_length_reg[0]\ => \grxd.fg_rxd_wr_length_reg[0]\,
      \grxd.fg_rxd_wr_length_reg[21]\ => \grxd.fg_rxd_wr_length_reg[21]\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.fg_rxd_wr_length_reg[2]\,
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      \grxd.sig_rxd_rd_data_reg[32]\ => \grxd.sig_rxd_rd_data_reg[32]\,
      p_10_out => p_10_out,
      p_2_in(0) => p_2_in(0),
      p_9_out => p_9_out,
      plusOp(0) => plusOp(0),
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_Bus2IP_CS => sig_Bus2IP_CS,
      \sig_ip2bus_data_reg[0]\ => \sig_ip2bus_data_reg[0]\,
      \sig_ip2bus_data_reg[10]\(12 downto 0) => \sig_ip2bus_data_reg[10]\(12 downto 0),
      \sig_ip2bus_data_reg[22]\ => \sig_ip2bus_data_reg[22]\,
      \sig_ip2bus_data_reg[23]\ => \sig_ip2bus_data_reg[23]\,
      \sig_ip2bus_data_reg[24]\ => \sig_ip2bus_data_reg[24]\,
      \sig_ip2bus_data_reg[25]\ => \sig_ip2bus_data_reg[25]\,
      \sig_ip2bus_data_reg[26]\ => \sig_ip2bus_data_reg[26]\,
      \sig_ip2bus_data_reg[27]\ => \sig_ip2bus_data_reg[27]\,
      \sig_ip2bus_data_reg[28]\ => \sig_ip2bus_data_reg[28]\,
      \sig_ip2bus_data_reg[29]\ => \sig_ip2bus_data_reg[29]\,
      \sig_ip2bus_data_reg[30]\ => \sig_ip2bus_data_reg[30]\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][0]\ => \sig_register_array_reg[0][0]\,
      \sig_register_array_reg[0][1]\ => \sig_register_array_reg[0][1]\,
      \sig_register_array_reg[0][1]_0\ => \sig_register_array_reg[0][1]_0\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][3]\ => \sig_register_array_reg[0][3]\,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      \sig_register_array_reg[0][5]_0\ => \sig_register_array_reg[0][5]_0\,
      \sig_register_array_reg[0][6]\ => \sig_register_array_reg[0][6]\,
      \sig_register_array_reg[0][7]\ => \sig_register_array_reg[0][7]\,
      \sig_register_array_reg[0][8]\ => \sig_register_array_reg[0][8]\,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rxd_rd_data(0) => sig_rxd_rd_data(0),
      sig_rxd_rd_en40_out => sig_rxd_rd_en40_out,
      sig_rxd_rd_en_reg => sig_rxd_rd_en_reg,
      sig_rxd_rd_en_reg_0 => sig_rxd_rd_en_reg_0,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fifo_generator_v13_0_1_synth is
  port (
    \grstd1.grst_full.grst_f.rst_d5_reg\ : out STD_LOGIC;
    sig_txd_prog_empty : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    \gfifo_gen.gmm2s.vacancy_i_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI_STR_TXD_tdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    axi_str_txd_tvalid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_17_in : out STD_LOGIC;
    \sig_register_array_reg[0][4]\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_txd_sb_wr_en_reg : in STD_LOGIC;
    start_wr : in STD_LOGIC;
    txd_wr_en : in STD_LOGIC;
    axi_str_txd_tready : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_tx_channel_reset_reg : in STD_LOGIC;
    \sig_txd_wr_data_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end fifo_generator_v13_0_1_synth;

architecture STRUCTURE of fifo_generator_v13_0_1_synth is
  signal axis_wr_eop : STD_LOGIC;
  signal axis_wr_eop_d1 : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_36\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_37\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_38\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_39\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_40\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_41\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_42\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_43\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_44\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_45\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_46\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_47\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_48\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_49\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_50\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_51\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_52\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_53\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_54\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_55\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_56\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_57\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_61\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[9]_i_3_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[9]_i_4_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_2_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_4_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[3]_i_2_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[3]_i_3_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[3]_i_4_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[3]_i_6_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[7]_i_2_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[7]_i_3_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[7]_i_4_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[7]_i_5_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[9]_i_4_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[9]_i_5_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gfifo_gen.gmm2s.vacancy_i[9]_i_3_n_0\ : STD_LOGIC;
  signal \^gfifo_gen.gmm2s.vacancy_i_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grstd1.grst_full.grst_f.rst_d5_reg\ : STD_LOGIC;
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.vacancy_i[3]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.vacancy_i[4]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.vacancy_i[5]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.vacancy_i[7]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.vacancy_i[8]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gfifo_gen.gmm2s.vacancy_i[9]_i_3\ : label is "soft_lutpair47";
begin
  \gfifo_gen.gmm2s.vacancy_i_reg[1]\(0) <= \^gfifo_gen.gmm2s.vacancy_i_reg[1]\(0);
  \grstd1.grst_full.grst_f.rst_d5_reg\ <= \^grstd1.grst_full.grst_f.rst_d5_reg\;
\gaxis_fifo.gaxisf.axisf\: entity work.fifo_generator_top
     port map (
      \AXI_STR_TXD_tdata[31]\(32 downto 0) => \AXI_STR_TXD_tdata[31]\(32 downto 0),
      D(9) => \gaxis_fifo.gaxisf.axisf_n_36\,
      D(8) => \gaxis_fifo.gaxisf.axisf_n_37\,
      D(7) => \gaxis_fifo.gaxisf.axisf_n_38\,
      D(6) => \gaxis_fifo.gaxisf.axisf_n_39\,
      D(5) => \gaxis_fifo.gaxisf.axisf_n_40\,
      D(4) => \gaxis_fifo.gaxisf.axisf_n_41\,
      D(3) => \gaxis_fifo.gaxisf.axisf_n_42\,
      D(2) => \gaxis_fifo.gaxisf.axisf_n_43\,
      D(1) => \gaxis_fifo.gaxisf.axisf_n_44\,
      D(0) => \gaxis_fifo.gaxisf.axisf_n_45\,
      DI(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[3]_i_2_n_0\,
      E(0) => \gaxis_fifo.gaxisf.axisf_n_56\,
      Q(31 downto 0) => Q(31 downto 0),
      S(2) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[3]_i_3_n_0\,
      S(1) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[3]_i_4_n_0\,
      S(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[3]_i_6_n_0\,
      axi_str_txd_tready => axi_str_txd_tready,
      axi_str_txd_tvalid => axi_str_txd_tvalid,
      axis_wr_eop => axis_wr_eop,
      axis_wr_eop_d1 => axis_wr_eop_d1,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]\(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[3]_i_2_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[2]\(2) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[3]_i_3_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[2]\(1) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[3]_i_4_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[2]\(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[3]_i_6_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]\ => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_2_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]\(3) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[7]_i_2_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]\(2) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[7]_i_3_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]\(1) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[7]_i_4_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]\(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[7]_i_5_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]\(7 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(7 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\(1) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[9]_i_3_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[9]_i_4_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\(9) => \gaxis_fifo.gaxisf.axisf_n_46\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\(8) => \gaxis_fifo.gaxisf.axisf_n_47\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\(7) => \gaxis_fifo.gaxisf.axisf_n_48\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\(6) => \gaxis_fifo.gaxisf.axisf_n_49\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\(5) => \gaxis_fifo.gaxisf.axisf_n_50\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\(4) => \gaxis_fifo.gaxisf.axisf_n_51\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\(3) => \gaxis_fifo.gaxisf.axisf_n_52\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\(2) => \gaxis_fifo.gaxisf.axisf_n_53\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\(1) => \gaxis_fifo.gaxisf.axisf_n_54\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\(0) => \gaxis_fifo.gaxisf.axisf_n_55\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]_0\(0) => \gaxis_fifo.gaxisf.axisf_n_57\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\ => \gaxis_fifo.gaxisf.axisf_n_61\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\ => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]\(3) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[7]_i_2_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]\(2) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[7]_i_3_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]\(1) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[7]_i_4_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]\(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[7]_i_5_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]\(7 downto 2) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(7 downto 2),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]\(1) => \^gfifo_gen.gmm2s.vacancy_i_reg[1]\(0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]\(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[8]\(1) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[9]_i_4_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[8]\(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[9]_i_5_n_0\,
      \grstd1.grst_full.grst_f.rst_d5_reg\ => \^grstd1.grst_full.grst_f.rst_d5_reg\,
      p_8_out => p_8_out,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg,
      sig_txd_prog_empty => sig_txd_prog_empty,
      sig_txd_sb_wr_en_reg => sig_txd_sb_wr_en_reg,
      \sig_txd_wr_data_reg[1]\(1 downto 0) => \sig_txd_wr_data_reg[1]\(1 downto 0),
      start_wr => start_wr,
      txd_wr_en => txd_wr_en
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(1),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[3]_i_2_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(2),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(3),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[3]_i_3_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(1),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(2),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[3]_i_4_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(0),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[3]_i_6_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(6),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(7),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[7]_i_2_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(5),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(6),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[7]_i_3_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(4),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(5),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[7]_i_4_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(3),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(4),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[7]_i_5_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(8),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(9),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[9]_i_3_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(7),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(8),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[9]_i_4_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_57\,
      CLR => wr_rst_reg(0),
      D => \gaxis_fifo.gaxisf.axisf_n_55\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(0)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_57\,
      CLR => wr_rst_reg(0),
      D => \gaxis_fifo.gaxisf.axisf_n_54\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(1)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_57\,
      CLR => wr_rst_reg(0),
      D => \gaxis_fifo.gaxisf.axisf_n_53\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(2)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_57\,
      CLR => wr_rst_reg(0),
      D => \gaxis_fifo.gaxisf.axisf_n_52\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(3)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_57\,
      CLR => wr_rst_reg(0),
      D => \gaxis_fifo.gaxisf.axisf_n_51\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(4)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_57\,
      CLR => wr_rst_reg(0),
      D => \gaxis_fifo.gaxisf.axisf_n_50\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(5)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_57\,
      CLR => wr_rst_reg(0),
      D => \gaxis_fifo.gaxisf.axisf_n_49\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(6)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_57\,
      CLR => wr_rst_reg(0),
      D => \gaxis_fifo.gaxisf.axisf_n_48\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(7)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_57\,
      CLR => wr_rst_reg(0),
      D => \gaxis_fifo.gaxisf.axisf_n_47\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(8)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_57\,
      CLR => wr_rst_reg(0),
      D => \gaxis_fifo.gaxisf.axisf_n_46\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(9)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_4_n_0\,
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(4),
      I2 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(5),
      I3 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(8),
      I4 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(9),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_2_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(2),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(6),
      I2 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(7),
      I3 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(1),
      I4 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(3),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_4_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => wr_rst_reg(0),
      D => \gaxis_fifo.gaxisf.axisf_n_61\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => wr_rst_reg(0),
      D => axis_wr_eop,
      Q => axis_wr_eop_d1
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gfifo_gen.gmm2s.vacancy_i_reg[1]\(0),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[3]_i_2_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(2),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(3),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[3]_i_3_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gfifo_gen.gmm2s.vacancy_i_reg[1]\(0),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(2),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[3]_i_4_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(0),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[3]_i_6_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(6),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(7),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[7]_i_2_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(5),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(6),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[7]_i_3_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(4),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(5),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[7]_i_4_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(3),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(4),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[7]_i_5_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(8),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(9),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[9]_i_4_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(7),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(8),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo[9]_i_5_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_56\,
      CLR => wr_rst_reg(0),
      D => \gaxis_fifo.gaxisf.axisf_n_45\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(0)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_56\,
      CLR => wr_rst_reg(0),
      D => \gaxis_fifo.gaxisf.axisf_n_44\,
      Q => \^gfifo_gen.gmm2s.vacancy_i_reg[1]\(0)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_56\,
      CLR => wr_rst_reg(0),
      D => \gaxis_fifo.gaxisf.axisf_n_43\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(2)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_56\,
      CLR => wr_rst_reg(0),
      D => \gaxis_fifo.gaxisf.axisf_n_42\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(3)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_56\,
      CLR => wr_rst_reg(0),
      D => \gaxis_fifo.gaxisf.axisf_n_41\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(4)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_56\,
      CLR => wr_rst_reg(0),
      D => \gaxis_fifo.gaxisf.axisf_n_40\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(5)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_56\,
      CLR => wr_rst_reg(0),
      D => \gaxis_fifo.gaxisf.axisf_n_39\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(6)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_56\,
      CLR => wr_rst_reg(0),
      D => \gaxis_fifo.gaxisf.axisf_n_38\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(7)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_56\,
      CLR => wr_rst_reg(0),
      D => \gaxis_fifo.gaxisf.axisf_n_37\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(8)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_56\,
      CLR => wr_rst_reg(0),
      D => \gaxis_fifo.gaxisf.axisf_n_36\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(9)
    );
\gfifo_gen.gmm2s.vacancy_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gfifo_gen.gmm2s.vacancy_i_reg[1]\(0),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(2),
      O => D(0)
    );
\gfifo_gen.gmm2s.vacancy_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(3),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(2),
      I2 => \^gfifo_gen.gmm2s.vacancy_i_reg[1]\(0),
      O => D(1)
    );
\gfifo_gen.gmm2s.vacancy_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(4),
      I1 => \^gfifo_gen.gmm2s.vacancy_i_reg[1]\(0),
      I2 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(2),
      I3 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(3),
      O => D(2)
    );
\gfifo_gen.gmm2s.vacancy_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(5),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(3),
      I2 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(2),
      I3 => \^gfifo_gen.gmm2s.vacancy_i_reg[1]\(0),
      I4 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(4),
      O => D(3)
    );
\gfifo_gen.gmm2s.vacancy_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(6),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(4),
      I2 => \^gfifo_gen.gmm2s.vacancy_i_reg[1]\(0),
      I3 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(2),
      I4 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(3),
      I5 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(5),
      O => D(4)
    );
\gfifo_gen.gmm2s.vacancy_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5955"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(7),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(5),
      I2 => \gfifo_gen.gmm2s.vacancy_i[9]_i_3_n_0\,
      I3 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(6),
      O => D(5)
    );
\gfifo_gen.gmm2s.vacancy_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59555555"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(8),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(6),
      I2 => \gfifo_gen.gmm2s.vacancy_i[9]_i_3_n_0\,
      I3 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(5),
      I4 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(7),
      O => D(6)
    );
\gfifo_gen.gmm2s.vacancy_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(8),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(6),
      I2 => \gfifo_gen.gmm2s.vacancy_i[9]_i_3_n_0\,
      I3 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(5),
      I4 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(7),
      I5 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(9),
      O => D(7)
    );
\gfifo_gen.gmm2s.vacancy_i[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(3),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(2),
      I2 => \^gfifo_gen.gmm2s.vacancy_i_reg[1]\(0),
      I3 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(4),
      O => \gfifo_gen.gmm2s.vacancy_i[9]_i_3_n_0\
    );
\reset_gen_cc.rstblk_cc\: entity work.reset_blk_ramfifo
     port map (
      \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]\ => \^grstd1.grst_full.grst_f.rst_d5_reg\,
      AR(0) => wr_rst_reg(0),
      s_axi_aclk => s_axi_aclk
    );
sig_txd_wr_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => \gfifo_gen.gmm2s.vacancy_i[9]_i_3_n_0\,
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(6),
      I2 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(5),
      I3 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(8),
      I4 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(7),
      I5 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(9),
      O => p_17_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fifo_generator_v13_0_1_synth__parameterized0\ is
  port (
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[21]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[0]\ : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    \grxd.sig_rxd_rd_data_reg[32]\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][1]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[24]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[26]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[27]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[28]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[29]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[30]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    IP2Bus_Error_reg : out STD_LOGIC;
    sig_rxd_rd_en_reg : out STD_LOGIC;
    \sig_ip2bus_data_reg[10]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxd_tlast : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    sig_rxd_rd_en_reg_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    plusOp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_len_wr_en : in STD_LOGIC;
    sig_rxd_rd_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_rlen_reg : in STD_LOGIC;
    sig_Bus2IP_CS : in STD_LOGIC;
    IPIC_STATE_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    Bus_RNW_reg_reg_0 : in STD_LOGIC;
    \sig_register_array_reg[0][9]\ : in STD_LOGIC;
    \sig_register_array_reg[0][8]\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]\ : in STD_LOGIC;
    \sig_register_array_reg[0][6]\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][4]\ : in STD_LOGIC;
    \sig_register_array_reg[0][3]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][1]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][0]\ : in STD_LOGIC;
    Bus_RNW_reg_reg_1 : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    p_2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tx_channel_reset_reg : in STD_LOGIC;
    sig_rxd_rd_en40_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fifo_generator_v13_0_1_synth__parameterized0\ : entity is "fifo_generator_v13_0_1_synth";
end \fifo_generator_v13_0_1_synth__parameterized0\;

architecture STRUCTURE of \fifo_generator_v13_0_1_synth__parameterized0\ is
begin
\gaxis_fifo.gaxisf.axisf\: entity work.\fifo_generator_top__parameterized0\
     port map (
      Bus_RNW_reg => Bus_RNW_reg,
      Bus_RNW_reg_reg => Bus_RNW_reg_reg,
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg_0,
      Bus_RNW_reg_reg_1 => Bus_RNW_reg_reg_1,
      D(9 downto 0) => D(9 downto 0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      IP2Bus_Error_reg => IP2Bus_Error_reg,
      IPIC_STATE_reg => IPIC_STATE_reg,
      O(0) => O(0),
      Q(9 downto 0) => Q(9 downto 0),
      SR(0) => SR(0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gcc0.gc0.count_reg[0]\ => \gcc0.gc0.count_reg[0]\,
      \grxd.fg_rxd_wr_length_reg[0]\ => \grxd.fg_rxd_wr_length_reg[0]\,
      \grxd.fg_rxd_wr_length_reg[21]\ => \grxd.fg_rxd_wr_length_reg[21]\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.fg_rxd_wr_length_reg[2]\,
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      \grxd.sig_rxd_rd_data_reg[32]\ => \grxd.sig_rxd_rd_data_reg[32]\,
      p_10_out => p_10_out,
      p_2_in(0) => p_2_in(0),
      p_9_out => p_9_out,
      plusOp(0) => plusOp(0),
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_Bus2IP_CS => sig_Bus2IP_CS,
      \sig_ip2bus_data_reg[0]\ => \sig_ip2bus_data_reg[0]\,
      \sig_ip2bus_data_reg[10]\(12 downto 0) => \sig_ip2bus_data_reg[10]\(12 downto 0),
      \sig_ip2bus_data_reg[22]\ => \sig_ip2bus_data_reg[22]\,
      \sig_ip2bus_data_reg[23]\ => \sig_ip2bus_data_reg[23]\,
      \sig_ip2bus_data_reg[24]\ => \sig_ip2bus_data_reg[24]\,
      \sig_ip2bus_data_reg[25]\ => \sig_ip2bus_data_reg[25]\,
      \sig_ip2bus_data_reg[26]\ => \sig_ip2bus_data_reg[26]\,
      \sig_ip2bus_data_reg[27]\ => \sig_ip2bus_data_reg[27]\,
      \sig_ip2bus_data_reg[28]\ => \sig_ip2bus_data_reg[28]\,
      \sig_ip2bus_data_reg[29]\ => \sig_ip2bus_data_reg[29]\,
      \sig_ip2bus_data_reg[30]\ => \sig_ip2bus_data_reg[30]\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][0]\ => \sig_register_array_reg[0][0]\,
      \sig_register_array_reg[0][1]\ => \sig_register_array_reg[0][1]\,
      \sig_register_array_reg[0][1]_0\ => \sig_register_array_reg[0][1]_0\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][3]\ => \sig_register_array_reg[0][3]\,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      \sig_register_array_reg[0][5]_0\ => \sig_register_array_reg[0][5]_0\,
      \sig_register_array_reg[0][6]\ => \sig_register_array_reg[0][6]\,
      \sig_register_array_reg[0][7]\ => \sig_register_array_reg[0][7]\,
      \sig_register_array_reg[0][8]\ => \sig_register_array_reg[0][8]\,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rxd_rd_data(0) => sig_rxd_rd_data(0),
      sig_rxd_rd_en40_out => sig_rxd_rd_en40_out,
      sig_rxd_rd_en_reg => sig_rxd_rd_en_reg,
      sig_rxd_rd_en_reg_0 => sig_rxd_rd_en_reg_0,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg
    );
\reset_gen_cc.rstblk_cc\: entity work.reset_blk_ramfifo_485
     port map (
      SR(0) => SR(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fifo_generator_v13_0_1 is
  port (
    \grstd1.grst_full.grst_f.rst_d5_reg\ : out STD_LOGIC;
    sig_txd_prog_empty : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    \gfifo_gen.gmm2s.vacancy_i_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI_STR_TXD_tdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    axi_str_txd_tvalid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_17_in : out STD_LOGIC;
    \sig_register_array_reg[0][4]\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_txd_sb_wr_en_reg : in STD_LOGIC;
    start_wr : in STD_LOGIC;
    txd_wr_en : in STD_LOGIC;
    axi_str_txd_tready : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_tx_channel_reset_reg : in STD_LOGIC;
    \sig_txd_wr_data_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end fifo_generator_v13_0_1;

architecture STRUCTURE of fifo_generator_v13_0_1 is
begin
inst_fifo_gen: entity work.fifo_generator_v13_0_1_synth
     port map (
      \AXI_STR_TXD_tdata[31]\(32 downto 0) => \AXI_STR_TXD_tdata[31]\(32 downto 0),
      D(7 downto 0) => D(7 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      axi_str_txd_tready => axi_str_txd_tready,
      axi_str_txd_tvalid => axi_str_txd_tvalid,
      \gfifo_gen.gmm2s.vacancy_i_reg[1]\(0) => \gfifo_gen.gmm2s.vacancy_i_reg[1]\(0),
      \grstd1.grst_full.grst_f.rst_d5_reg\ => \grstd1.grst_full.grst_f.rst_d5_reg\,
      p_17_in => p_17_in,
      p_8_out => p_8_out,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg,
      sig_txd_prog_empty => sig_txd_prog_empty,
      sig_txd_sb_wr_en_reg => sig_txd_sb_wr_en_reg,
      \sig_txd_wr_data_reg[1]\(1 downto 0) => \sig_txd_wr_data_reg[1]\(1 downto 0),
      start_wr => start_wr,
      txd_wr_en => txd_wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fifo_generator_v13_0_1__parameterized0\ is
  port (
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[21]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[0]\ : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    \grxd.sig_rxd_rd_data_reg[32]\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][1]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[24]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[26]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[27]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[28]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[29]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[30]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    IP2Bus_Error_reg : out STD_LOGIC;
    sig_rxd_rd_en_reg : out STD_LOGIC;
    \sig_ip2bus_data_reg[10]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxd_tlast : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    sig_rxd_rd_en_reg_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    plusOp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_len_wr_en : in STD_LOGIC;
    sig_rxd_rd_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_rlen_reg : in STD_LOGIC;
    sig_Bus2IP_CS : in STD_LOGIC;
    IPIC_STATE_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    Bus_RNW_reg_reg_0 : in STD_LOGIC;
    \sig_register_array_reg[0][9]\ : in STD_LOGIC;
    \sig_register_array_reg[0][8]\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]\ : in STD_LOGIC;
    \sig_register_array_reg[0][6]\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][4]\ : in STD_LOGIC;
    \sig_register_array_reg[0][3]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][1]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][0]\ : in STD_LOGIC;
    Bus_RNW_reg_reg_1 : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    p_2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tx_channel_reset_reg : in STD_LOGIC;
    sig_rxd_rd_en40_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fifo_generator_v13_0_1__parameterized0\ : entity is "fifo_generator_v13_0_1";
end \fifo_generator_v13_0_1__parameterized0\;

architecture STRUCTURE of \fifo_generator_v13_0_1__parameterized0\ is
begin
inst_fifo_gen: entity work.\fifo_generator_v13_0_1_synth__parameterized0\
     port map (
      Bus_RNW_reg => Bus_RNW_reg,
      Bus_RNW_reg_reg => Bus_RNW_reg_reg,
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg_0,
      Bus_RNW_reg_reg_1 => Bus_RNW_reg_reg_1,
      D(9 downto 0) => D(9 downto 0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      IP2Bus_Error_reg => IP2Bus_Error_reg,
      IPIC_STATE_reg => IPIC_STATE_reg,
      O(0) => O(0),
      Q(9 downto 0) => Q(9 downto 0),
      SR(0) => SR(0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gcc0.gc0.count_reg[0]\ => \gcc0.gc0.count_reg[0]\,
      \grxd.fg_rxd_wr_length_reg[0]\ => \grxd.fg_rxd_wr_length_reg[0]\,
      \grxd.fg_rxd_wr_length_reg[21]\ => \grxd.fg_rxd_wr_length_reg[21]\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.fg_rxd_wr_length_reg[2]\,
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      \grxd.sig_rxd_rd_data_reg[32]\ => \grxd.sig_rxd_rd_data_reg[32]\,
      p_10_out => p_10_out,
      p_2_in(0) => p_2_in(0),
      p_9_out => p_9_out,
      plusOp(0) => plusOp(0),
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_Bus2IP_CS => sig_Bus2IP_CS,
      \sig_ip2bus_data_reg[0]\ => \sig_ip2bus_data_reg[0]\,
      \sig_ip2bus_data_reg[10]\(12 downto 0) => \sig_ip2bus_data_reg[10]\(12 downto 0),
      \sig_ip2bus_data_reg[22]\ => \sig_ip2bus_data_reg[22]\,
      \sig_ip2bus_data_reg[23]\ => \sig_ip2bus_data_reg[23]\,
      \sig_ip2bus_data_reg[24]\ => \sig_ip2bus_data_reg[24]\,
      \sig_ip2bus_data_reg[25]\ => \sig_ip2bus_data_reg[25]\,
      \sig_ip2bus_data_reg[26]\ => \sig_ip2bus_data_reg[26]\,
      \sig_ip2bus_data_reg[27]\ => \sig_ip2bus_data_reg[27]\,
      \sig_ip2bus_data_reg[28]\ => \sig_ip2bus_data_reg[28]\,
      \sig_ip2bus_data_reg[29]\ => \sig_ip2bus_data_reg[29]\,
      \sig_ip2bus_data_reg[30]\ => \sig_ip2bus_data_reg[30]\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][0]\ => \sig_register_array_reg[0][0]\,
      \sig_register_array_reg[0][1]\ => \sig_register_array_reg[0][1]\,
      \sig_register_array_reg[0][1]_0\ => \sig_register_array_reg[0][1]_0\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][3]\ => \sig_register_array_reg[0][3]\,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      \sig_register_array_reg[0][5]_0\ => \sig_register_array_reg[0][5]_0\,
      \sig_register_array_reg[0][6]\ => \sig_register_array_reg[0][6]\,
      \sig_register_array_reg[0][7]\ => \sig_register_array_reg[0][7]\,
      \sig_register_array_reg[0][8]\ => \sig_register_array_reg[0][8]\,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rxd_rd_data(0) => sig_rxd_rd_data(0),
      sig_rxd_rd_en40_out => sig_rxd_rd_en40_out,
      sig_rxd_rd_en_reg => sig_rxd_rd_en_reg,
      sig_rxd_rd_en_reg_0 => sig_rxd_rd_en_reg_0,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axis_fg is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_txd_prog_empty : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    \gfifo_gen.gmm2s.vacancy_i_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AXI_STR_TXD_tdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    axi_str_txd_tvalid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_17_in : out STD_LOGIC;
    \sig_register_array_reg[0][4]\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_txd_sb_wr_en_reg : in STD_LOGIC;
    start_wr : in STD_LOGIC;
    txd_wr_en : in STD_LOGIC;
    axi_str_txd_tready : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_tx_channel_reset_reg : in STD_LOGIC;
    \sig_txd_wr_data_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end axis_fg;

architecture STRUCTURE of axis_fg is
begin
COMP_FIFO: entity work.fifo_generator_v13_0_1
     port map (
      \AXI_STR_TXD_tdata[31]\(32 downto 0) => \AXI_STR_TXD_tdata[31]\(32 downto 0),
      D(7 downto 0) => D(7 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      axi_str_txd_tready => axi_str_txd_tready,
      axi_str_txd_tvalid => axi_str_txd_tvalid,
      \gfifo_gen.gmm2s.vacancy_i_reg[1]\(0) => \gfifo_gen.gmm2s.vacancy_i_reg[1]\(0),
      \grstd1.grst_full.grst_f.rst_d5_reg\ => SR(0),
      p_17_in => p_17_in,
      p_8_out => p_8_out,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg,
      sig_txd_prog_empty => sig_txd_prog_empty,
      sig_txd_sb_wr_en_reg => sig_txd_sb_wr_en_reg,
      \sig_txd_wr_data_reg[1]\(1 downto 0) => \sig_txd_wr_data_reg[1]\(1 downto 0),
      start_wr => start_wr,
      txd_wr_en => txd_wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axis_fg__parameterized0\ is
  port (
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[21]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[0]\ : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    \grxd.sig_rxd_rd_data_reg[32]\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][1]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[24]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[26]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[27]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[28]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[29]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[30]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    IP2Bus_Error_reg : out STD_LOGIC;
    sig_rxd_rd_en_reg : out STD_LOGIC;
    \sig_ip2bus_data_reg[10]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxd_tlast : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    sig_rxd_rd_en_reg_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    plusOp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_len_wr_en : in STD_LOGIC;
    sig_rxd_rd_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_rlen_reg : in STD_LOGIC;
    sig_Bus2IP_CS : in STD_LOGIC;
    IPIC_STATE_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    Bus_RNW_reg_reg_0 : in STD_LOGIC;
    \sig_register_array_reg[0][9]\ : in STD_LOGIC;
    \sig_register_array_reg[0][8]\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]\ : in STD_LOGIC;
    \sig_register_array_reg[0][6]\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][4]\ : in STD_LOGIC;
    \sig_register_array_reg[0][3]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][1]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][0]\ : in STD_LOGIC;
    Bus_RNW_reg_reg_1 : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    p_2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tx_channel_reset_reg : in STD_LOGIC;
    sig_rxd_rd_en40_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_fg__parameterized0\ : entity is "axis_fg";
end \axis_fg__parameterized0\;

architecture STRUCTURE of \axis_fg__parameterized0\ is
begin
COMP_FIFO: entity work.\fifo_generator_v13_0_1__parameterized0\
     port map (
      Bus_RNW_reg => Bus_RNW_reg,
      Bus_RNW_reg_reg => Bus_RNW_reg_reg,
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg_0,
      Bus_RNW_reg_reg_1 => Bus_RNW_reg_reg_1,
      D(9 downto 0) => D(9 downto 0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      IP2Bus_Error_reg => IP2Bus_Error_reg,
      IPIC_STATE_reg => IPIC_STATE_reg,
      O(0) => O(0),
      Q(9 downto 0) => Q(9 downto 0),
      SR(0) => SR(0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gcc0.gc0.count_reg[0]\ => \gcc0.gc0.count_reg[0]\,
      \grxd.fg_rxd_wr_length_reg[0]\ => \grxd.fg_rxd_wr_length_reg[0]\,
      \grxd.fg_rxd_wr_length_reg[21]\ => \grxd.fg_rxd_wr_length_reg[21]\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.fg_rxd_wr_length_reg[2]\,
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      \grxd.sig_rxd_rd_data_reg[32]\ => \grxd.sig_rxd_rd_data_reg[32]\,
      p_10_out => p_10_out,
      p_2_in(0) => p_2_in(0),
      p_9_out => p_9_out,
      plusOp(0) => plusOp(0),
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_Bus2IP_CS => sig_Bus2IP_CS,
      \sig_ip2bus_data_reg[0]\ => \sig_ip2bus_data_reg[0]\,
      \sig_ip2bus_data_reg[10]\(12 downto 0) => \sig_ip2bus_data_reg[10]\(12 downto 0),
      \sig_ip2bus_data_reg[22]\ => \sig_ip2bus_data_reg[22]\,
      \sig_ip2bus_data_reg[23]\ => \sig_ip2bus_data_reg[23]\,
      \sig_ip2bus_data_reg[24]\ => \sig_ip2bus_data_reg[24]\,
      \sig_ip2bus_data_reg[25]\ => \sig_ip2bus_data_reg[25]\,
      \sig_ip2bus_data_reg[26]\ => \sig_ip2bus_data_reg[26]\,
      \sig_ip2bus_data_reg[27]\ => \sig_ip2bus_data_reg[27]\,
      \sig_ip2bus_data_reg[28]\ => \sig_ip2bus_data_reg[28]\,
      \sig_ip2bus_data_reg[29]\ => \sig_ip2bus_data_reg[29]\,
      \sig_ip2bus_data_reg[30]\ => \sig_ip2bus_data_reg[30]\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][0]\ => \sig_register_array_reg[0][0]\,
      \sig_register_array_reg[0][1]\ => \sig_register_array_reg[0][1]\,
      \sig_register_array_reg[0][1]_0\ => \sig_register_array_reg[0][1]_0\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][3]\ => \sig_register_array_reg[0][3]\,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      \sig_register_array_reg[0][5]_0\ => \sig_register_array_reg[0][5]_0\,
      \sig_register_array_reg[0][6]\ => \sig_register_array_reg[0][6]\,
      \sig_register_array_reg[0][7]\ => \sig_register_array_reg[0][7]\,
      \sig_register_array_reg[0][8]\ => \sig_register_array_reg[0][8]\,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rxd_rd_data(0) => sig_rxd_rd_data(0),
      sig_rxd_rd_en40_out => sig_rxd_rd_en40_out,
      sig_rxd_rd_en_reg => sig_rxd_rd_en_reg,
      sig_rxd_rd_en_reg_0 => sig_rxd_rd_en_reg_0,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fifo is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_txd_prog_empty : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    axi_str_txd_tvalid : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    \sig_register_array_reg[0][4]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    sig_txd_sb_wr_en_reg : in STD_LOGIC;
    txd_wr_en : in STD_LOGIC;
    axi_str_txd_tready : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    sig_tx_channel_reset_reg : in STD_LOGIC;
    \sig_txd_wr_data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end fifo;

architecture STRUCTURE of fifo is
  signal \COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfifo_gen.gmm2s.start_wr_i_1_n_0\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal start_wr : STD_LOGIC;
  signal wr_data_int : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  SR(0) <= \^sr\(0);
\gfifo_gen.COMP_AXIS_FG_FIFO\: entity work.axis_fg
     port map (
      \AXI_STR_TXD_tdata[31]\(32 downto 0) => Q(32 downto 0),
      D(7 downto 0) => minusOp(9 downto 2),
      Q(31 downto 0) => wr_data_int(31 downto 0),
      SR(0) => \^sr\(0),
      axi_str_txd_tready => axi_str_txd_tready,
      axi_str_txd_tvalid => axi_str_txd_tvalid,
      \gfifo_gen.gmm2s.vacancy_i_reg[1]\(0) => \COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(1),
      p_17_in => p_17_in,
      p_8_out => p_8_out,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg,
      sig_txd_prog_empty => sig_txd_prog_empty,
      sig_txd_sb_wr_en_reg => sig_txd_sb_wr_en_reg,
      \sig_txd_wr_data_reg[1]\(1 downto 0) => \sig_txd_wr_data_reg[31]\(1 downto 0),
      start_wr => start_wr,
      txd_wr_en => txd_wr_en
    );
\gfifo_gen.gmm2s.start_wr_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => txd_wr_en,
      I1 => sig_txd_sb_wr_en_reg,
      I2 => start_wr,
      O => \gfifo_gen.gmm2s.start_wr_i_1_n_0\
    );
\gfifo_gen.gmm2s.start_wr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gfifo_gen.gmm2s.start_wr_i_1_n_0\,
      Q => start_wr,
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.vacancy_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg__0\(1),
      Q => \sig_ip2bus_data_reg[22]\(0),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.vacancy_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => minusOp(2),
      Q => \sig_ip2bus_data_reg[22]\(1),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.vacancy_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => minusOp(3),
      Q => \sig_ip2bus_data_reg[22]\(2),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.vacancy_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => minusOp(4),
      Q => \sig_ip2bus_data_reg[22]\(3),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.vacancy_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => minusOp(5),
      Q => \sig_ip2bus_data_reg[22]\(4),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.vacancy_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => minusOp(6),
      Q => \sig_ip2bus_data_reg[22]\(5),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.vacancy_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => minusOp(7),
      Q => \sig_ip2bus_data_reg[22]\(6),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.vacancy_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => minusOp(8),
      Q => \sig_ip2bus_data_reg[22]\(7),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.vacancy_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => minusOp(9),
      Q => \sig_ip2bus_data_reg[22]\(8),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(0),
      Q => wr_data_int(0),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(10),
      Q => wr_data_int(10),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(11),
      Q => wr_data_int(11),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(12),
      Q => wr_data_int(12),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(13),
      Q => wr_data_int(13),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(14),
      Q => wr_data_int(14),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(15),
      Q => wr_data_int(15),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(16),
      Q => wr_data_int(16),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(17),
      Q => wr_data_int(17),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(18),
      Q => wr_data_int(18),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(19),
      Q => wr_data_int(19),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(1),
      Q => wr_data_int(1),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(20),
      Q => wr_data_int(20),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(21),
      Q => wr_data_int(21),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(22),
      Q => wr_data_int(22),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(23),
      Q => wr_data_int(23),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(24),
      Q => wr_data_int(24),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(25),
      Q => wr_data_int(25),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(26),
      Q => wr_data_int(26),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(27),
      Q => wr_data_int(27),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(28),
      Q => wr_data_int(28),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(29),
      Q => wr_data_int(29),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(2),
      Q => wr_data_int(2),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(30),
      Q => wr_data_int(30),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(31),
      Q => wr_data_int(31),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(3),
      Q => wr_data_int(3),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(4),
      Q => wr_data_int(4),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(5),
      Q => wr_data_int(5),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(6),
      Q => wr_data_int(6),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(7),
      Q => wr_data_int(7),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(8),
      Q => wr_data_int(8),
      R => \^sr\(0)
    );
\gfifo_gen.gmm2s.wr_data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \sig_txd_wr_data_reg[31]\(9),
      Q => wr_data_int(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \fifo__parameterized0\ is
  port (
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[21]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[0]\ : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    \grxd.sig_rxd_rd_data_reg[32]\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][1]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[24]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[26]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[27]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[28]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[29]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[30]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    IP2Bus_Error_reg : out STD_LOGIC;
    sig_rxd_rd_en_reg : out STD_LOGIC;
    \sig_ip2bus_data_reg[10]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxd_tlast : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    sig_rxd_rd_en_reg_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    plusOp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_len_wr_en : in STD_LOGIC;
    sig_rxd_rd_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_rlen_reg : in STD_LOGIC;
    sig_Bus2IP_CS : in STD_LOGIC;
    IPIC_STATE_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    Bus_RNW_reg_reg_0 : in STD_LOGIC;
    \sig_register_array_reg[0][9]\ : in STD_LOGIC;
    \sig_register_array_reg[0][8]\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]\ : in STD_LOGIC;
    \sig_register_array_reg[0][6]\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][4]\ : in STD_LOGIC;
    \sig_register_array_reg[0][3]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][1]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][0]\ : in STD_LOGIC;
    Bus_RNW_reg_reg_1 : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    p_2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tx_channel_reset_reg : in STD_LOGIC;
    sig_rxd_rd_en40_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \fifo__parameterized0\ : entity is "fifo";
end \fifo__parameterized0\;

architecture STRUCTURE of \fifo__parameterized0\ is
begin
\gfifo_gen.COMP_AXIS_FG_FIFO\: entity work.\axis_fg__parameterized0\
     port map (
      Bus_RNW_reg => Bus_RNW_reg,
      Bus_RNW_reg_reg => Bus_RNW_reg_reg,
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg_0,
      Bus_RNW_reg_reg_1 => Bus_RNW_reg_reg_1,
      D(9 downto 0) => D(9 downto 0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      IP2Bus_Error_reg => IP2Bus_Error_reg,
      IPIC_STATE_reg => IPIC_STATE_reg,
      O(0) => O(0),
      Q(9 downto 0) => Q(9 downto 0),
      SR(0) => SR(0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gcc0.gc0.count_reg[0]\ => \gcc0.gc0.count_reg[0]\,
      \grxd.fg_rxd_wr_length_reg[0]\ => \grxd.fg_rxd_wr_length_reg[0]\,
      \grxd.fg_rxd_wr_length_reg[21]\ => \grxd.fg_rxd_wr_length_reg[21]\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.fg_rxd_wr_length_reg[2]\,
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      \grxd.sig_rxd_rd_data_reg[32]\ => \grxd.sig_rxd_rd_data_reg[32]\,
      p_10_out => p_10_out,
      p_2_in(0) => p_2_in(0),
      p_9_out => p_9_out,
      plusOp(0) => plusOp(0),
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_Bus2IP_CS => sig_Bus2IP_CS,
      \sig_ip2bus_data_reg[0]\ => \sig_ip2bus_data_reg[0]\,
      \sig_ip2bus_data_reg[10]\(12 downto 0) => \sig_ip2bus_data_reg[10]\(12 downto 0),
      \sig_ip2bus_data_reg[22]\ => \sig_ip2bus_data_reg[22]\,
      \sig_ip2bus_data_reg[23]\ => \sig_ip2bus_data_reg[23]\,
      \sig_ip2bus_data_reg[24]\ => \sig_ip2bus_data_reg[24]\,
      \sig_ip2bus_data_reg[25]\ => \sig_ip2bus_data_reg[25]\,
      \sig_ip2bus_data_reg[26]\ => \sig_ip2bus_data_reg[26]\,
      \sig_ip2bus_data_reg[27]\ => \sig_ip2bus_data_reg[27]\,
      \sig_ip2bus_data_reg[28]\ => \sig_ip2bus_data_reg[28]\,
      \sig_ip2bus_data_reg[29]\ => \sig_ip2bus_data_reg[29]\,
      \sig_ip2bus_data_reg[30]\ => \sig_ip2bus_data_reg[30]\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][0]\ => \sig_register_array_reg[0][0]\,
      \sig_register_array_reg[0][1]\ => \sig_register_array_reg[0][1]\,
      \sig_register_array_reg[0][1]_0\ => \sig_register_array_reg[0][1]_0\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][3]\ => \sig_register_array_reg[0][3]\,
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      \sig_register_array_reg[0][5]_0\ => \sig_register_array_reg[0][5]_0\,
      \sig_register_array_reg[0][6]\ => \sig_register_array_reg[0][6]\,
      \sig_register_array_reg[0][7]\ => \sig_register_array_reg[0][7]\,
      \sig_register_array_reg[0][8]\ => \sig_register_array_reg[0][8]\,
      \sig_register_array_reg[0][9]\ => \sig_register_array_reg[0][9]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rxd_rd_data(0) => sig_rxd_rd_data(0),
      sig_rxd_rd_en40_out => sig_rxd_rd_en40_out,
      sig_rxd_rd_en_reg => sig_rxd_rd_en_reg,
      sig_rxd_rd_en_reg_0 => sig_rxd_rd_en_reg_0,
      sig_str_rst_reg => sig_str_rst_reg,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ipic2axi_s is
  port (
    \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\ : out STD_LOGIC;
    sig_Bus2IP_Reset : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0\ : out STD_LOGIC;
    rx_fg_len_empty : out STD_LOGIC;
    p_11_in18_in : out STD_LOGIC;
    srst_wrst_busy : out STD_LOGIC;
    p_2_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d5_reg\ : out STD_LOGIC;
    IPIC_STATE : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cs_ce_clr : out STD_LOGIC;
    axi_str_txd_tvalid : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    \sig_ip2bus_data_reg[0]_0\ : out STD_LOGIC;
    IP2Bus_Error2_in : out STD_LOGIC;
    \sig_ip2bus_data_reg[12]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[11]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[10]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[13]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[13]_1\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[14]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[15]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[16]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[17]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[18]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[31]_0\ : out STD_LOGIC;
    sig_ip2bus_data : out STD_LOGIC_VECTOR ( 1 downto 0 );
    eqOp : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    \sig_txd_wr_data_reg[31]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][0]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][4]_0\ : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    \sig_ip2bus_data_reg[10]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sig_ip2bus_data_reg[10]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \s_axi_rdata_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxd_tlast : in STD_LOGIC;
    bus2ip_rnw_i_reg : in STD_LOGIC;
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]\ : in STD_LOGIC;
    bus2ip_rnw_i_reg_0 : in STD_LOGIC;
    sig_txd_wr_en : in STD_LOGIC;
    sig_txd_sb_wr_en : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg_0 : in STD_LOGIC;
    sig_tx_channel_reset_reg_0 : in STD_LOGIC;
    sig_Bus2IP_CS : in STD_LOGIC;
    axi_str_txd_tready : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ : in STD_LOGIC;
    Bus_RNW_reg_reg_0 : in STD_LOGIC;
    Bus_RNW_reg_reg_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    Bus_RNW_reg_reg_2 : in STD_LOGIC;
    Bus_RNW_reg_reg_3 : in STD_LOGIC;
    Bus_RNW_reg_reg_4 : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_tx_channel_reset_reg_1 : in STD_LOGIC;
    sig_rxd_rd_en40_out : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\ : in STD_LOGIC;
    Bus_RNW_reg_reg_5 : in STD_LOGIC;
    \MEM_DataBus_Write_Data_reg[0]\ : in STD_LOGIC;
    \MEM_DataBus_Write_Data_reg[1]\ : in STD_LOGIC;
    \MEM_DataBus_Write_Data_reg[1]_0\ : in STD_LOGIC;
    Bus_RNW_reg_reg_6 : in STD_LOGIC;
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0\ : in STD_LOGIC;
    \MEM_DataBus_Write_Data_reg[2]\ : in STD_LOGIC;
    \MEM_DataBus_Write_Data_reg[2]_0\ : in STD_LOGIC;
    Bus_RNW_reg_reg_7 : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ : in STD_LOGIC;
    sig_Bus2IP_WrCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MEM_DataBus_Write_Data_reg[4]\ : in STD_LOGIC;
    \MEM_DataBus_Write_Data_reg[5]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]\ : in STD_LOGIC;
    Bus_RNW_reg_reg_8 : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]\ : in STD_LOGIC;
    IPIC_STATE_reg_0 : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]_0\ : in STD_LOGIC;
    \MEM_DataBus_Write_Data_reg[9]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_2\ : in STD_LOGIC;
    \MEM_DataBus_Write_Data_reg[10]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_3\ : in STD_LOGIC;
    \MEM_DataBus_Write_Data_reg[11]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_4\ : in STD_LOGIC;
    \MEM_DataBus_Write_Data_reg[12]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_5\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bus_RNW_reg_reg_9 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    IPIC_STATE_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end ipic2axi_s;

architecture STRUCTURE of ipic2axi_s is
  signal \^gen_bkend_ce_registers[12].ce_out_i_reg[12]\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[12].ce_out_i_reg[12]_0\ : STD_LOGIC;
  signal \^ipic_state\ : STD_LOGIC;
  signal R : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^count_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal eqOp0_out : STD_LOGIC;
  signal \gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \^gpr1.dout_i_reg[0]\ : STD_LOGIC;
  signal \^grstd1.grst_full.grst_f.rst_d5_reg\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_0\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_14\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_15\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_16\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_18\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_19\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_20\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_3\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_32\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_33\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_34\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_35\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_36\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_37\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_38\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_39\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_40\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_41\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_42\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_43\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_47\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_48\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_49\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_50\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_51\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_52\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_53\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[0]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[10]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[11]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[11]_i_3_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[11]_i_4_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[11]_i_5_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[11]_i_6_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[12]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[12]_i_3_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[12]_i_4_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[12]_i_5_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[12]_i_6_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[13]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[14]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[15]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[15]_i_3_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[15]_i_4_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[15]_i_5_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[15]_i_6_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[16]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[16]_i_3_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[16]_i_4_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[16]_i_5_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[16]_i_6_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[17]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[18]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[19]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[19]_i_3_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[19]_i_4_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[19]_i_5_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[19]_i_6_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[1]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[20]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[20]_i_3_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[20]_i_4_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[20]_i_5_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[20]_i_6_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[21]_i_3_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[21]_i_6_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[21]_i_7_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[21]_i_8_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[2]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[3]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[3]_i_3_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[3]_i_4_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[3]_i_5_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[3]_i_6_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[4]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[4]_i_3_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[4]_i_4_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[4]_i_5_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[4]_i_6_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[5]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[6]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[7]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[7]_i_3_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[7]_i_4_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[7]_i_5_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[7]_i_6_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[8]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[8]_i_3_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[8]_i_4_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[8]_i_5_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[8]_i_6_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[9]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[21]_i_4_n_3\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[21]_i_4_n_6\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[21]_i_4_n_7\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[21]_i_5_n_7\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg_n_0_[0]\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg_n_0_[10]\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg_n_0_[11]\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg_n_0_[12]\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg_n_0_[13]\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg_n_0_[14]\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg_n_0_[15]\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg_n_0_[16]\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg_n_0_[17]\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg_n_0_[18]\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg_n_0_[19]\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg_n_0_[1]\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg_n_0_[20]\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg_n_0_[21]\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg_n_0_[2]\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg_n_0_[3]\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg_n_0_[4]\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg_n_0_[5]\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg_n_0_[6]\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg_n_0_[7]\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg_n_0_[8]\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length_reg_n_0_[9]\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[0]_i_1_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[0]_i_3_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[0]_i_4_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[0]_i_5_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[0]_i_6_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[12]_i_2_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[12]_i_3_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[12]_i_4_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[12]_i_5_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[16]_i_2_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[16]_i_3_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[16]_i_4_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[16]_i_5_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[20]_i_2_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[20]_i_3_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[20]_i_4_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[20]_i_5_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[24]_i_2_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[24]_i_3_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[24]_i_4_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[24]_i_5_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[28]_i_2_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[28]_i_3_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[28]_i_4_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[4]_i_2_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[4]_i_3_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[4]_i_4_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[4]_i_5_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[8]_i_2_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[8]_i_3_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[8]_i_4_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size[8]_i_5_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \gtxd.sig_txd_packet_size_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gtxd.sig_txd_packet_size_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal interrupt_INST_0_i_1_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_2_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_3_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_4_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_5_n_0 : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal \^p_11_in18_in\ : STD_LOGIC;
  signal \^p_17_in\ : STD_LOGIC;
  signal \^p_2_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_5_in : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal \^rx_fg_len_empty\ : STD_LOGIC;
  signal rx_fg_len_empty_d1 : STD_LOGIC;
  signal rx_len_wr_en : STD_LOGIC;
  signal \^sig_bus2ip_reset\ : STD_LOGIC;
  signal \sig_ip2bus_data[0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[9]_i_2_n_0\ : STD_LOGIC;
  signal sig_ip2bus_data_0 : STD_LOGIC_VECTOR ( 0 to 30 );
  signal \^sig_ip2bus_data_reg[0]_0\ : STD_LOGIC;
  signal sig_rd_rlen : STD_LOGIC;
  signal sig_rd_rlen_reg_n_0 : STD_LOGIC;
  signal \sig_register_array[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][1]_i_9_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][9]\ : STD_LOGIC;
  signal sig_rxd_prog_empty_d1 : STD_LOGIC;
  signal sig_rxd_prog_full_d1 : STD_LOGIC;
  signal sig_rxd_rd_data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal sig_rxd_rd_en_reg_n_0 : STD_LOGIC;
  signal sig_str_rst_reg_n_0 : STD_LOGIC;
  signal sig_txd_prog_empty : STD_LOGIC;
  signal sig_txd_prog_empty_d1 : STD_LOGIC;
  signal sig_txd_prog_full_d1 : STD_LOGIC;
  signal sig_txd_sb_wr_en_reg_n_0 : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_10_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_11_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_13_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_14_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_15_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_17_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_18_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_19_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_20_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_24_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_25_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_26_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_27_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_28_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_29_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_30_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_31_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_35_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_36_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_37_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_38_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_39_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_40_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_41_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_42_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_43_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_44_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_45_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_49_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_50_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_51_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_52_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_53_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_54_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_55_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_56_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_57_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_58_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_59_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_60_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_61_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_62_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_63_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_64_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_65_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_66_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_67_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_68_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_69_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_70_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_71_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_72_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data[31]_i_9_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_12_n_1\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_12_n_2\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_12_n_3\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_16_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_16_n_1\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_16_n_2\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_16_n_3\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_21_n_2\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_21_n_3\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_22_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_22_n_1\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_22_n_2\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_22_n_3\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_23_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_23_n_1\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_23_n_2\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_23_n_3\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_32_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_32_n_1\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_32_n_2\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_32_n_3\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_33_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_33_n_1\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_33_n_2\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_33_n_3\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_34_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_34_n_1\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_34_n_2\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_34_n_3\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_46_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_46_n_1\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_46_n_2\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_46_n_3\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_47_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_47_n_1\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_47_n_2\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_47_n_3\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_48_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_48_n_1\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_48_n_2\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_48_n_3\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_6_n_1\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_8_n_0\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_8_n_1\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_8_n_2\ : STD_LOGIC;
  signal \sig_txd_wr_data_reg[31]_i_8_n_3\ : STD_LOGIC;
  signal \^srst_wrst_busy\ : STD_LOGIC;
  signal txd_wr_data : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal txd_wr_data_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txd_wr_en : STD_LOGIC;
  signal vacancy_i : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \NLW_grxd.fg_rxd_wr_length_reg[21]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grxd.fg_rxd_wr_length_reg[21]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grxd.fg_rxd_wr_length_reg[21]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grxd.fg_rxd_wr_length_reg[21]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gtxd.sig_txd_packet_size_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gtxd.sig_txd_packet_size_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_txd_wr_data_reg[31]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_txd_wr_data_reg[31]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_txd_wr_data_reg[31]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_txd_wr_data_reg[31]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_txd_wr_data_reg[31]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_txd_wr_data_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_txd_wr_data_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_txd_wr_data_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_txd_wr_data_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_txd_wr_data_reg[31]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[12].ce_out_i[12]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[10]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[12]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[13]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[14]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[15]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[16]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[17]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[18]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[19]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[20]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[21]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[2]_i_3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[7]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[8]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[9]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of mm2s_prmry_reset_out_n_INST_0 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of s2mm_prmry_reset_out_n_INST_0 : label is "soft_lutpair58";
begin
  \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\ <= \^gen_bkend_ce_registers[12].ce_out_i_reg[12]\;
  \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0\ <= \^gen_bkend_ce_registers[12].ce_out_i_reg[12]_0\;
  IPIC_STATE <= \^ipic_state\;
  \count_reg[3]\(0) <= \^count_reg[3]\(0);
  \gpr1.dout_i_reg[0]\ <= \^gpr1.dout_i_reg[0]\;
  \grstd1.grst_full.grst_f.rst_d5_reg\ <= \^grstd1.grst_full.grst_f.rst_d5_reg\;
  p_11_in18_in <= \^p_11_in18_in\;
  p_17_in <= \^p_17_in\;
  p_2_in(0) <= \^p_2_in\(0);
  rx_fg_len_empty <= \^rx_fg_len_empty\;
  sig_Bus2IP_Reset <= \^sig_bus2ip_reset\;
  \sig_ip2bus_data_reg[0]_0\ <= \^sig_ip2bus_data_reg[0]_0\;
  srst_wrst_busy <= \^srst_wrst_busy\;
\GEN_BKEND_CE_REGISTERS[12].ce_out_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[12].ce_out_i_reg[12]_0\,
      I1 => \^gen_bkend_ce_registers[12].ce_out_i_reg[12]\,
      I2 => s_axi_aresetn,
      O => cs_ce_clr
    );
IP2Bus_Error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \grxd.COMP_RX_FIFO_n_42\,
      Q => \^p_2_in\(0),
      R => '0'
    );
IP2Bus_RdAck_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^sig_bus2ip_reset\
    );
IP2Bus_RdAck_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_rnw_i_reg,
      Q => \^gen_bkend_ce_registers[12].ce_out_i_reg[12]\,
      R => \^sig_bus2ip_reset\
    );
IP2Bus_WrAck_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_rnw_i_reg_0,
      Q => \^gen_bkend_ce_registers[12].ce_out_i_reg[12]_0\,
      R => \MEM_DECODE_GEN[0].cs_out_i_reg[0]\
    );
IPIC_STATE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_Bus2IP_CS,
      Q => \^ipic_state\,
      R => \^sig_bus2ip_reset\
    );
\grxd.COMP_RX_FIFO\: entity work.\fifo__parameterized0\
     port map (
      Bus_RNW_reg => Bus_RNW_reg,
      Bus_RNW_reg_reg => Bus_RNW_reg_reg_2,
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg_3,
      Bus_RNW_reg_reg_1 => Bus_RNW_reg_reg_4,
      D(9) => sig_ip2bus_data_0(0),
      D(8) => sig_ip2bus_data_0(1),
      D(7) => sig_ip2bus_data_0(2),
      D(6) => sig_ip2bus_data_0(3),
      D(5) => sig_ip2bus_data_0(4),
      D(4) => sig_ip2bus_data_0(5),
      D(3) => sig_ip2bus_data_0(6),
      D(2) => sig_ip2bus_data_0(7),
      D(1) => sig_ip2bus_data_0(8),
      D(0) => sig_ip2bus_data_0(9),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\,
      IP2Bus_Error_reg => \grxd.COMP_RX_FIFO_n_42\,
      IPIC_STATE_reg => \^ipic_state\,
      O(0) => \grxd.fg_rxd_wr_length_reg[3]_i_2_n_5\,
      Q(9 downto 1) => \gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg__0\(9 downto 1),
      Q(0) => \^count_reg[3]\(0),
      SR(0) => \^srst_wrst_busy\,
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      empty_fwft_i_reg => \^rx_fg_len_empty\,
      \gcc0.gc0.count_reg[0]\ => \grxd.COMP_RX_FIFO_n_0\,
      \grxd.fg_rxd_wr_length_reg[0]\ => \grxd.COMP_RX_FIFO_n_16\,
      \grxd.fg_rxd_wr_length_reg[21]\ => \grxd.COMP_RX_FIFO_n_15\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.COMP_RX_FIFO_n_14\,
      \grxd.rx_len_wr_en_reg\ => \grxd.COMP_RX_FIFO_n_3\,
      \grxd.sig_rxd_rd_data_reg[32]\ => \grxd.COMP_RX_FIFO_n_18\,
      p_10_out => p_10_out,
      p_2_in(0) => \^p_2_in\(0),
      p_9_out => p_9_out,
      plusOp(0) => \grxd.fg_rxd_wr_length_reg[4]_i_2_n_6\,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_Bus2IP_CS => sig_Bus2IP_CS,
      \sig_ip2bus_data_reg[0]\ => \^sig_ip2bus_data_reg[0]_0\,
      \sig_ip2bus_data_reg[10]\(12 downto 10) => \sig_ip2bus_data_reg[10]_1\(5 downto 3),
      \sig_ip2bus_data_reg[10]\(9) => \grxd.COMP_RX_FIFO_n_47\,
      \sig_ip2bus_data_reg[10]\(8) => \grxd.COMP_RX_FIFO_n_48\,
      \sig_ip2bus_data_reg[10]\(7) => \grxd.COMP_RX_FIFO_n_49\,
      \sig_ip2bus_data_reg[10]\(6) => \grxd.COMP_RX_FIFO_n_50\,
      \sig_ip2bus_data_reg[10]\(5) => \grxd.COMP_RX_FIFO_n_51\,
      \sig_ip2bus_data_reg[10]\(4) => \grxd.COMP_RX_FIFO_n_52\,
      \sig_ip2bus_data_reg[10]\(3) => \grxd.COMP_RX_FIFO_n_53\,
      \sig_ip2bus_data_reg[10]\(2 downto 0) => \sig_ip2bus_data_reg[10]_1\(2 downto 0),
      \sig_ip2bus_data_reg[22]\ => \grxd.COMP_RX_FIFO_n_32\,
      \sig_ip2bus_data_reg[23]\ => \grxd.COMP_RX_FIFO_n_33\,
      \sig_ip2bus_data_reg[24]\ => \grxd.COMP_RX_FIFO_n_34\,
      \sig_ip2bus_data_reg[25]\ => \grxd.COMP_RX_FIFO_n_35\,
      \sig_ip2bus_data_reg[26]\ => \grxd.COMP_RX_FIFO_n_36\,
      \sig_ip2bus_data_reg[27]\ => \grxd.COMP_RX_FIFO_n_37\,
      \sig_ip2bus_data_reg[28]\ => \grxd.COMP_RX_FIFO_n_38\,
      \sig_ip2bus_data_reg[29]\ => \grxd.COMP_RX_FIFO_n_39\,
      \sig_ip2bus_data_reg[30]\ => \grxd.COMP_RX_FIFO_n_40\,
      sig_rd_rlen_reg => sig_rd_rlen_reg_n_0,
      \sig_register_array_reg[0][0]\ => \sig_ip2bus_data[0]_i_6_n_0\,
      \sig_register_array_reg[0][1]\ => \grxd.COMP_RX_FIFO_n_20\,
      \sig_register_array_reg[0][1]_0\ => \sig_ip2bus_data[1]_i_2_n_0\,
      \sig_register_array_reg[0][2]\ => \grxd.COMP_RX_FIFO_n_19\,
      \sig_register_array_reg[0][2]_0\ => \sig_ip2bus_data[2]_i_2_n_0\,
      \sig_register_array_reg[0][3]\ => \sig_ip2bus_data[3]_i_2_n_0\,
      \sig_register_array_reg[0][4]\ => \sig_ip2bus_data[4]_i_2_n_0\,
      \sig_register_array_reg[0][5]\ => \grxd.COMP_RX_FIFO_n_41\,
      \sig_register_array_reg[0][5]_0\ => \sig_ip2bus_data[5]_i_2_n_0\,
      \sig_register_array_reg[0][6]\ => \sig_ip2bus_data[6]_i_2_n_0\,
      \sig_register_array_reg[0][7]\ => \sig_ip2bus_data[7]_i_2_n_0\,
      \sig_register_array_reg[0][8]\ => \sig_ip2bus_data[8]_i_2_n_0\,
      \sig_register_array_reg[0][9]\ => \sig_ip2bus_data[9]_i_2_n_0\,
      sig_rx_channel_reset_reg => \^gpr1.dout_i_reg[0]\,
      sig_rxd_rd_data(0) => sig_rxd_rd_data(32),
      sig_rxd_rd_en40_out => sig_rxd_rd_en40_out,
      sig_rxd_rd_en_reg => \grxd.COMP_RX_FIFO_n_43\,
      sig_rxd_rd_en_reg_0 => sig_rxd_rd_en_reg_n_0,
      sig_str_rst_reg => sig_str_rst_reg_n_0,
      sig_tx_channel_reset_reg => sig_tx_channel_reset_reg_1
    );
\grxd.COMP_rx_len_fifo\: entity work.sync_fifo_fg
     port map (
      Bus_RNW_reg_reg => Bus_RNW_reg_reg_0,
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg_1,
      Bus_RNW_reg_reg_1 => Bus_RNW_reg_reg_4,
      Bus_RNW_reg_reg_2 => Bus_RNW_reg_reg_2,
      D(8) => sig_ip2bus_data_0(22),
      D(7) => sig_ip2bus_data_0(23),
      D(6) => sig_ip2bus_data_0(24),
      D(5) => sig_ip2bus_data_0(25),
      D(4) => sig_ip2bus_data_0(26),
      D(3) => sig_ip2bus_data_0(27),
      D(2) => sig_ip2bus_data_0(28),
      D(1) => sig_ip2bus_data_0(29),
      D(0) => sig_ip2bus_data_0(30),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\,
      Q(8 downto 0) => vacancy_i(9 downto 1),
      SR(0) => \^srst_wrst_busy\,
      \count_reg[9]\(9 downto 1) => \gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg__0\(9 downto 1),
      \count_reg[9]\(0) => \^count_reg[3]\(0),
      \goreg_bm.dout_i_reg[10]\ => \grxd.COMP_RX_FIFO_n_40\,
      \goreg_bm.dout_i_reg[11]\ => \grxd.COMP_RX_FIFO_n_39\,
      \goreg_bm.dout_i_reg[12]\ => \grxd.COMP_RX_FIFO_n_38\,
      \goreg_bm.dout_i_reg[13]\ => \grxd.COMP_RX_FIFO_n_37\,
      \goreg_bm.dout_i_reg[14]\ => \grxd.COMP_RX_FIFO_n_36\,
      \goreg_bm.dout_i_reg[15]\ => \grxd.COMP_RX_FIFO_n_35\,
      \goreg_bm.dout_i_reg[16]\ => \grxd.COMP_RX_FIFO_n_34\,
      \goreg_bm.dout_i_reg[17]\ => \grxd.COMP_RX_FIFO_n_33\,
      \goreg_bm.dout_i_reg[18]\ => \grxd.COMP_RX_FIFO_n_32\,
      \goreg_bm.dout_i_reg[27]\(6) => \grxd.COMP_RX_FIFO_n_47\,
      \goreg_bm.dout_i_reg[27]\(5) => \grxd.COMP_RX_FIFO_n_48\,
      \goreg_bm.dout_i_reg[27]\(4) => \grxd.COMP_RX_FIFO_n_49\,
      \goreg_bm.dout_i_reg[27]\(3) => \grxd.COMP_RX_FIFO_n_50\,
      \goreg_bm.dout_i_reg[27]\(2) => \grxd.COMP_RX_FIFO_n_51\,
      \goreg_bm.dout_i_reg[27]\(1) => \grxd.COMP_RX_FIFO_n_52\,
      \goreg_bm.dout_i_reg[27]\(0) => \grxd.COMP_RX_FIFO_n_53\,
      \grxd.fg_rxd_wr_length_reg[0]\ => \grxd.fg_rxd_wr_length_reg_n_0_[0]\,
      \grxd.fg_rxd_wr_length_reg[10]\ => \grxd.fg_rxd_wr_length_reg_n_0_[10]\,
      \grxd.fg_rxd_wr_length_reg[11]\ => \grxd.fg_rxd_wr_length_reg_n_0_[11]\,
      \grxd.fg_rxd_wr_length_reg[12]\ => \grxd.fg_rxd_wr_length_reg_n_0_[12]\,
      \grxd.fg_rxd_wr_length_reg[13]\ => \grxd.fg_rxd_wr_length_reg_n_0_[13]\,
      \grxd.fg_rxd_wr_length_reg[14]\ => \grxd.fg_rxd_wr_length_reg_n_0_[14]\,
      \grxd.fg_rxd_wr_length_reg[15]\ => \grxd.fg_rxd_wr_length_reg_n_0_[15]\,
      \grxd.fg_rxd_wr_length_reg[16]\ => \grxd.fg_rxd_wr_length_reg_n_0_[16]\,
      \grxd.fg_rxd_wr_length_reg[17]\ => \grxd.fg_rxd_wr_length_reg_n_0_[17]\,
      \grxd.fg_rxd_wr_length_reg[18]\ => \grxd.fg_rxd_wr_length_reg_n_0_[18]\,
      \grxd.fg_rxd_wr_length_reg[19]\ => \grxd.fg_rxd_wr_length_reg_n_0_[19]\,
      \grxd.fg_rxd_wr_length_reg[1]\ => \grxd.fg_rxd_wr_length_reg_n_0_[1]\,
      \grxd.fg_rxd_wr_length_reg[20]\ => \grxd.fg_rxd_wr_length_reg_n_0_[20]\,
      \grxd.fg_rxd_wr_length_reg[21]\ => \grxd.fg_rxd_wr_length_reg_n_0_[21]\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.fg_rxd_wr_length_reg_n_0_[2]\,
      \grxd.fg_rxd_wr_length_reg[3]\ => \grxd.fg_rxd_wr_length_reg_n_0_[3]\,
      \grxd.fg_rxd_wr_length_reg[4]\ => \grxd.fg_rxd_wr_length_reg_n_0_[4]\,
      \grxd.fg_rxd_wr_length_reg[5]\ => \grxd.fg_rxd_wr_length_reg_n_0_[5]\,
      \grxd.fg_rxd_wr_length_reg[6]\ => \grxd.fg_rxd_wr_length_reg_n_0_[6]\,
      \grxd.fg_rxd_wr_length_reg[7]\ => \grxd.fg_rxd_wr_length_reg_n_0_[7]\,
      \grxd.fg_rxd_wr_length_reg[8]\ => \grxd.fg_rxd_wr_length_reg_n_0_[8]\,
      \grxd.fg_rxd_wr_length_reg[9]\ => \grxd.fg_rxd_wr_length_reg_n_0_[9]\,
      \grxd.rx_fg_len_empty_d1_reg\ => \^rx_fg_len_empty\,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_ip2bus_data(1 downto 0) => sig_ip2bus_data(1 downto 0),
      \sig_ip2bus_data_reg[10]\(2 downto 0) => \sig_ip2bus_data_reg[10]_2\(2 downto 0),
      \sig_ip2bus_data_reg[13]\ => \sig_ip2bus_data_reg[13]_0\,
      \sig_ip2bus_data_reg[13]_0\ => \sig_ip2bus_data_reg[13]_1\,
      \sig_ip2bus_data_reg[14]\ => \sig_ip2bus_data_reg[14]_0\,
      \sig_ip2bus_data_reg[15]\ => \sig_ip2bus_data_reg[15]_0\,
      \sig_ip2bus_data_reg[16]\ => \sig_ip2bus_data_reg[16]_0\,
      \sig_ip2bus_data_reg[17]\ => \sig_ip2bus_data_reg[17]_0\,
      \sig_ip2bus_data_reg[18]\ => \sig_ip2bus_data_reg[18]_0\,
      \sig_ip2bus_data_reg[19]\ => \sig_ip2bus_data_reg[19]_0\,
      \sig_ip2bus_data_reg[31]\ => \sig_ip2bus_data_reg[31]_0\,
      sig_rd_rlen => sig_rd_rlen,
      sig_rd_rlen_reg => sig_rd_rlen_reg_n_0,
      \sig_register_array_reg[0][0]\ => \sig_register_array_reg[0][0]_0\,
      sig_rx_channel_reset_reg => \^gpr1.dout_i_reg[0]\,
      sig_rx_channel_reset_reg_0 => \^sig_ip2bus_data_reg[0]_0\,
      sig_str_rst_reg => sig_str_rst_reg_n_0
    );
\grxd.fg_rxd_wr_length[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[3]_i_2_n_7\,
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg_n_0_[0]\,
      O => \grxd.fg_rxd_wr_length[0]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[11]_i_2_n_5\,
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg[12]_i_2_n_6\,
      O => \grxd.fg_rxd_wr_length[10]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[11]_i_2_n_4\,
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg[12]_i_2_n_5\,
      O => \grxd.fg_rxd_wr_length[11]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[11]\,
      O => \grxd.fg_rxd_wr_length[11]_i_3_n_0\
    );
\grxd.fg_rxd_wr_length[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[10]\,
      O => \grxd.fg_rxd_wr_length[11]_i_4_n_0\
    );
\grxd.fg_rxd_wr_length[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[9]\,
      O => \grxd.fg_rxd_wr_length[11]_i_5_n_0\
    );
\grxd.fg_rxd_wr_length[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[8]\,
      O => \grxd.fg_rxd_wr_length[11]_i_6_n_0\
    );
\grxd.fg_rxd_wr_length[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[15]_i_2_n_7\,
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg[12]_i_2_n_4\,
      O => \grxd.fg_rxd_wr_length[12]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[12]\,
      O => \grxd.fg_rxd_wr_length[12]_i_3_n_0\
    );
\grxd.fg_rxd_wr_length[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[11]\,
      O => \grxd.fg_rxd_wr_length[12]_i_4_n_0\
    );
\grxd.fg_rxd_wr_length[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[10]\,
      O => \grxd.fg_rxd_wr_length[12]_i_5_n_0\
    );
\grxd.fg_rxd_wr_length[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[9]\,
      O => \grxd.fg_rxd_wr_length[12]_i_6_n_0\
    );
\grxd.fg_rxd_wr_length[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[15]_i_2_n_6\,
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg[16]_i_2_n_7\,
      O => \grxd.fg_rxd_wr_length[13]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[15]_i_2_n_5\,
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg[16]_i_2_n_6\,
      O => \grxd.fg_rxd_wr_length[14]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[15]_i_2_n_4\,
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg[16]_i_2_n_5\,
      O => \grxd.fg_rxd_wr_length[15]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[15]\,
      O => \grxd.fg_rxd_wr_length[15]_i_3_n_0\
    );
\grxd.fg_rxd_wr_length[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[14]\,
      O => \grxd.fg_rxd_wr_length[15]_i_4_n_0\
    );
\grxd.fg_rxd_wr_length[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[13]\,
      O => \grxd.fg_rxd_wr_length[15]_i_5_n_0\
    );
\grxd.fg_rxd_wr_length[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[12]\,
      O => \grxd.fg_rxd_wr_length[15]_i_6_n_0\
    );
\grxd.fg_rxd_wr_length[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[19]_i_2_n_7\,
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg[16]_i_2_n_4\,
      O => \grxd.fg_rxd_wr_length[16]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[16]\,
      O => \grxd.fg_rxd_wr_length[16]_i_3_n_0\
    );
\grxd.fg_rxd_wr_length[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[15]\,
      O => \grxd.fg_rxd_wr_length[16]_i_4_n_0\
    );
\grxd.fg_rxd_wr_length[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[14]\,
      O => \grxd.fg_rxd_wr_length[16]_i_5_n_0\
    );
\grxd.fg_rxd_wr_length[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[13]\,
      O => \grxd.fg_rxd_wr_length[16]_i_6_n_0\
    );
\grxd.fg_rxd_wr_length[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[19]_i_2_n_6\,
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg[20]_i_2_n_7\,
      O => \grxd.fg_rxd_wr_length[17]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[19]_i_2_n_5\,
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg[20]_i_2_n_6\,
      O => \grxd.fg_rxd_wr_length[18]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[19]_i_2_n_4\,
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg[20]_i_2_n_5\,
      O => \grxd.fg_rxd_wr_length[19]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[19]\,
      O => \grxd.fg_rxd_wr_length[19]_i_3_n_0\
    );
\grxd.fg_rxd_wr_length[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[18]\,
      O => \grxd.fg_rxd_wr_length[19]_i_4_n_0\
    );
\grxd.fg_rxd_wr_length[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[17]\,
      O => \grxd.fg_rxd_wr_length[19]_i_5_n_0\
    );
\grxd.fg_rxd_wr_length[19]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[16]\,
      O => \grxd.fg_rxd_wr_length[19]_i_6_n_0\
    );
\grxd.fg_rxd_wr_length[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[3]_i_2_n_6\,
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg[4]_i_2_n_7\,
      O => \grxd.fg_rxd_wr_length[1]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[21]_i_4_n_7\,
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg[20]_i_2_n_4\,
      O => \grxd.fg_rxd_wr_length[20]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[20]\,
      O => \grxd.fg_rxd_wr_length[20]_i_3_n_0\
    );
\grxd.fg_rxd_wr_length[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[19]\,
      O => \grxd.fg_rxd_wr_length[20]_i_4_n_0\
    );
\grxd.fg_rxd_wr_length[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[18]\,
      O => \grxd.fg_rxd_wr_length[20]_i_5_n_0\
    );
\grxd.fg_rxd_wr_length[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[17]\,
      O => \grxd.fg_rxd_wr_length[20]_i_6_n_0\
    );
\grxd.fg_rxd_wr_length[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[21]_i_4_n_6\,
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg[21]_i_5_n_7\,
      O => \grxd.fg_rxd_wr_length[21]_i_3_n_0\
    );
\grxd.fg_rxd_wr_length[21]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[21]\,
      O => \grxd.fg_rxd_wr_length[21]_i_6_n_0\
    );
\grxd.fg_rxd_wr_length[21]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[20]\,
      O => \grxd.fg_rxd_wr_length[21]_i_7_n_0\
    );
\grxd.fg_rxd_wr_length[21]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[21]\,
      O => \grxd.fg_rxd_wr_length[21]_i_8_n_0\
    );
\grxd.fg_rxd_wr_length[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBA008A"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[2]\,
      I1 => \grxd.COMP_RX_FIFO_n_0\,
      I2 => axi_str_rxd_tvalid,
      I3 => rx_len_wr_en,
      I4 => \grxd.COMP_RX_FIFO_n_14\,
      I5 => p_5_in,
      O => \grxd.fg_rxd_wr_length[2]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_str_rst_reg_n_0,
      I1 => s_axi_aresetn,
      O => p_5_in
    );
\grxd.fg_rxd_wr_length[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[3]_i_2_n_4\,
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg[4]_i_2_n_5\,
      O => \grxd.fg_rxd_wr_length[3]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[3]\,
      O => \grxd.fg_rxd_wr_length[3]_i_3_n_0\
    );
\grxd.fg_rxd_wr_length[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[1]\,
      I1 => \grxd.fg_rxd_wr_length_reg_n_0_[2]\,
      O => \grxd.fg_rxd_wr_length[3]_i_4_n_0\
    );
\grxd.fg_rxd_wr_length[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[1]\,
      O => \grxd.fg_rxd_wr_length[3]_i_5_n_0\
    );
\grxd.fg_rxd_wr_length[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[0]\,
      O => \grxd.fg_rxd_wr_length[3]_i_6_n_0\
    );
\grxd.fg_rxd_wr_length[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[7]_i_2_n_7\,
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg[4]_i_2_n_4\,
      O => \grxd.fg_rxd_wr_length[4]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[4]\,
      O => \grxd.fg_rxd_wr_length[4]_i_3_n_0\
    );
\grxd.fg_rxd_wr_length[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[3]\,
      O => \grxd.fg_rxd_wr_length[4]_i_4_n_0\
    );
\grxd.fg_rxd_wr_length[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[2]\,
      O => \grxd.fg_rxd_wr_length[4]_i_5_n_0\
    );
\grxd.fg_rxd_wr_length[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[1]\,
      O => \grxd.fg_rxd_wr_length[4]_i_6_n_0\
    );
\grxd.fg_rxd_wr_length[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[7]_i_2_n_6\,
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg[8]_i_2_n_7\,
      O => \grxd.fg_rxd_wr_length[5]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[7]_i_2_n_5\,
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg[8]_i_2_n_6\,
      O => \grxd.fg_rxd_wr_length[6]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[7]_i_2_n_4\,
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg[8]_i_2_n_5\,
      O => \grxd.fg_rxd_wr_length[7]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[7]\,
      O => \grxd.fg_rxd_wr_length[7]_i_3_n_0\
    );
\grxd.fg_rxd_wr_length[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[6]\,
      O => \grxd.fg_rxd_wr_length[7]_i_4_n_0\
    );
\grxd.fg_rxd_wr_length[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[5]\,
      O => \grxd.fg_rxd_wr_length[7]_i_5_n_0\
    );
\grxd.fg_rxd_wr_length[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[4]\,
      O => \grxd.fg_rxd_wr_length[7]_i_6_n_0\
    );
\grxd.fg_rxd_wr_length[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[11]_i_2_n_7\,
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg[8]_i_2_n_4\,
      O => \grxd.fg_rxd_wr_length[8]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[8]\,
      O => \grxd.fg_rxd_wr_length[8]_i_3_n_0\
    );
\grxd.fg_rxd_wr_length[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[7]\,
      O => \grxd.fg_rxd_wr_length[8]_i_4_n_0\
    );
\grxd.fg_rxd_wr_length[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[6]\,
      O => \grxd.fg_rxd_wr_length[8]_i_5_n_0\
    );
\grxd.fg_rxd_wr_length[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg_n_0_[5]\,
      O => \grxd.fg_rxd_wr_length[8]_i_6_n_0\
    );
\grxd.fg_rxd_wr_length[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[11]_i_2_n_6\,
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg[12]_i_2_n_7\,
      O => \grxd.fg_rxd_wr_length[9]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_16\,
      D => \grxd.fg_rxd_wr_length[0]_i_1_n_0\,
      Q => \grxd.fg_rxd_wr_length_reg_n_0_[0]\,
      R => \grxd.COMP_RX_FIFO_n_15\
    );
\grxd.fg_rxd_wr_length_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_16\,
      D => \grxd.fg_rxd_wr_length[10]_i_1_n_0\,
      Q => \grxd.fg_rxd_wr_length_reg_n_0_[10]\,
      R => \grxd.COMP_RX_FIFO_n_15\
    );
\grxd.fg_rxd_wr_length_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_16\,
      D => \grxd.fg_rxd_wr_length[11]_i_1_n_0\,
      Q => \grxd.fg_rxd_wr_length_reg_n_0_[11]\,
      R => \grxd.COMP_RX_FIFO_n_15\
    );
\grxd.fg_rxd_wr_length_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grxd.fg_rxd_wr_length_reg[7]_i_2_n_0\,
      CO(3) => \grxd.fg_rxd_wr_length_reg[11]_i_2_n_0\,
      CO(2) => \grxd.fg_rxd_wr_length_reg[11]_i_2_n_1\,
      CO(1) => \grxd.fg_rxd_wr_length_reg[11]_i_2_n_2\,
      CO(0) => \grxd.fg_rxd_wr_length_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \grxd.fg_rxd_wr_length_reg[11]_i_2_n_4\,
      O(2) => \grxd.fg_rxd_wr_length_reg[11]_i_2_n_5\,
      O(1) => \grxd.fg_rxd_wr_length_reg[11]_i_2_n_6\,
      O(0) => \grxd.fg_rxd_wr_length_reg[11]_i_2_n_7\,
      S(3) => \grxd.fg_rxd_wr_length[11]_i_3_n_0\,
      S(2) => \grxd.fg_rxd_wr_length[11]_i_4_n_0\,
      S(1) => \grxd.fg_rxd_wr_length[11]_i_5_n_0\,
      S(0) => \grxd.fg_rxd_wr_length[11]_i_6_n_0\
    );
\grxd.fg_rxd_wr_length_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_16\,
      D => \grxd.fg_rxd_wr_length[12]_i_1_n_0\,
      Q => \grxd.fg_rxd_wr_length_reg_n_0_[12]\,
      R => \grxd.COMP_RX_FIFO_n_15\
    );
\grxd.fg_rxd_wr_length_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grxd.fg_rxd_wr_length_reg[8]_i_2_n_0\,
      CO(3) => \grxd.fg_rxd_wr_length_reg[12]_i_2_n_0\,
      CO(2) => \grxd.fg_rxd_wr_length_reg[12]_i_2_n_1\,
      CO(1) => \grxd.fg_rxd_wr_length_reg[12]_i_2_n_2\,
      CO(0) => \grxd.fg_rxd_wr_length_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \grxd.fg_rxd_wr_length_reg[12]_i_2_n_4\,
      O(2) => \grxd.fg_rxd_wr_length_reg[12]_i_2_n_5\,
      O(1) => \grxd.fg_rxd_wr_length_reg[12]_i_2_n_6\,
      O(0) => \grxd.fg_rxd_wr_length_reg[12]_i_2_n_7\,
      S(3) => \grxd.fg_rxd_wr_length[12]_i_3_n_0\,
      S(2) => \grxd.fg_rxd_wr_length[12]_i_4_n_0\,
      S(1) => \grxd.fg_rxd_wr_length[12]_i_5_n_0\,
      S(0) => \grxd.fg_rxd_wr_length[12]_i_6_n_0\
    );
\grxd.fg_rxd_wr_length_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_16\,
      D => \grxd.fg_rxd_wr_length[13]_i_1_n_0\,
      Q => \grxd.fg_rxd_wr_length_reg_n_0_[13]\,
      R => \grxd.COMP_RX_FIFO_n_15\
    );
\grxd.fg_rxd_wr_length_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_16\,
      D => \grxd.fg_rxd_wr_length[14]_i_1_n_0\,
      Q => \grxd.fg_rxd_wr_length_reg_n_0_[14]\,
      R => \grxd.COMP_RX_FIFO_n_15\
    );
\grxd.fg_rxd_wr_length_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_16\,
      D => \grxd.fg_rxd_wr_length[15]_i_1_n_0\,
      Q => \grxd.fg_rxd_wr_length_reg_n_0_[15]\,
      R => \grxd.COMP_RX_FIFO_n_15\
    );
\grxd.fg_rxd_wr_length_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grxd.fg_rxd_wr_length_reg[11]_i_2_n_0\,
      CO(3) => \grxd.fg_rxd_wr_length_reg[15]_i_2_n_0\,
      CO(2) => \grxd.fg_rxd_wr_length_reg[15]_i_2_n_1\,
      CO(1) => \grxd.fg_rxd_wr_length_reg[15]_i_2_n_2\,
      CO(0) => \grxd.fg_rxd_wr_length_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \grxd.fg_rxd_wr_length_reg[15]_i_2_n_4\,
      O(2) => \grxd.fg_rxd_wr_length_reg[15]_i_2_n_5\,
      O(1) => \grxd.fg_rxd_wr_length_reg[15]_i_2_n_6\,
      O(0) => \grxd.fg_rxd_wr_length_reg[15]_i_2_n_7\,
      S(3) => \grxd.fg_rxd_wr_length[15]_i_3_n_0\,
      S(2) => \grxd.fg_rxd_wr_length[15]_i_4_n_0\,
      S(1) => \grxd.fg_rxd_wr_length[15]_i_5_n_0\,
      S(0) => \grxd.fg_rxd_wr_length[15]_i_6_n_0\
    );
\grxd.fg_rxd_wr_length_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_16\,
      D => \grxd.fg_rxd_wr_length[16]_i_1_n_0\,
      Q => \grxd.fg_rxd_wr_length_reg_n_0_[16]\,
      R => \grxd.COMP_RX_FIFO_n_15\
    );
\grxd.fg_rxd_wr_length_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grxd.fg_rxd_wr_length_reg[12]_i_2_n_0\,
      CO(3) => \grxd.fg_rxd_wr_length_reg[16]_i_2_n_0\,
      CO(2) => \grxd.fg_rxd_wr_length_reg[16]_i_2_n_1\,
      CO(1) => \grxd.fg_rxd_wr_length_reg[16]_i_2_n_2\,
      CO(0) => \grxd.fg_rxd_wr_length_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \grxd.fg_rxd_wr_length_reg[16]_i_2_n_4\,
      O(2) => \grxd.fg_rxd_wr_length_reg[16]_i_2_n_5\,
      O(1) => \grxd.fg_rxd_wr_length_reg[16]_i_2_n_6\,
      O(0) => \grxd.fg_rxd_wr_length_reg[16]_i_2_n_7\,
      S(3) => \grxd.fg_rxd_wr_length[16]_i_3_n_0\,
      S(2) => \grxd.fg_rxd_wr_length[16]_i_4_n_0\,
      S(1) => \grxd.fg_rxd_wr_length[16]_i_5_n_0\,
      S(0) => \grxd.fg_rxd_wr_length[16]_i_6_n_0\
    );
\grxd.fg_rxd_wr_length_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_16\,
      D => \grxd.fg_rxd_wr_length[17]_i_1_n_0\,
      Q => \grxd.fg_rxd_wr_length_reg_n_0_[17]\,
      R => \grxd.COMP_RX_FIFO_n_15\
    );
\grxd.fg_rxd_wr_length_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_16\,
      D => \grxd.fg_rxd_wr_length[18]_i_1_n_0\,
      Q => \grxd.fg_rxd_wr_length_reg_n_0_[18]\,
      R => \grxd.COMP_RX_FIFO_n_15\
    );
\grxd.fg_rxd_wr_length_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_16\,
      D => \grxd.fg_rxd_wr_length[19]_i_1_n_0\,
      Q => \grxd.fg_rxd_wr_length_reg_n_0_[19]\,
      R => \grxd.COMP_RX_FIFO_n_15\
    );
\grxd.fg_rxd_wr_length_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grxd.fg_rxd_wr_length_reg[15]_i_2_n_0\,
      CO(3) => \grxd.fg_rxd_wr_length_reg[19]_i_2_n_0\,
      CO(2) => \grxd.fg_rxd_wr_length_reg[19]_i_2_n_1\,
      CO(1) => \grxd.fg_rxd_wr_length_reg[19]_i_2_n_2\,
      CO(0) => \grxd.fg_rxd_wr_length_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \grxd.fg_rxd_wr_length_reg[19]_i_2_n_4\,
      O(2) => \grxd.fg_rxd_wr_length_reg[19]_i_2_n_5\,
      O(1) => \grxd.fg_rxd_wr_length_reg[19]_i_2_n_6\,
      O(0) => \grxd.fg_rxd_wr_length_reg[19]_i_2_n_7\,
      S(3) => \grxd.fg_rxd_wr_length[19]_i_3_n_0\,
      S(2) => \grxd.fg_rxd_wr_length[19]_i_4_n_0\,
      S(1) => \grxd.fg_rxd_wr_length[19]_i_5_n_0\,
      S(0) => \grxd.fg_rxd_wr_length[19]_i_6_n_0\
    );
\grxd.fg_rxd_wr_length_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_16\,
      D => \grxd.fg_rxd_wr_length[1]_i_1_n_0\,
      Q => \grxd.fg_rxd_wr_length_reg_n_0_[1]\,
      R => \grxd.COMP_RX_FIFO_n_15\
    );
\grxd.fg_rxd_wr_length_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_16\,
      D => \grxd.fg_rxd_wr_length[20]_i_1_n_0\,
      Q => \grxd.fg_rxd_wr_length_reg_n_0_[20]\,
      R => \grxd.COMP_RX_FIFO_n_15\
    );
\grxd.fg_rxd_wr_length_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grxd.fg_rxd_wr_length_reg[16]_i_2_n_0\,
      CO(3) => \grxd.fg_rxd_wr_length_reg[20]_i_2_n_0\,
      CO(2) => \grxd.fg_rxd_wr_length_reg[20]_i_2_n_1\,
      CO(1) => \grxd.fg_rxd_wr_length_reg[20]_i_2_n_2\,
      CO(0) => \grxd.fg_rxd_wr_length_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \grxd.fg_rxd_wr_length_reg[20]_i_2_n_4\,
      O(2) => \grxd.fg_rxd_wr_length_reg[20]_i_2_n_5\,
      O(1) => \grxd.fg_rxd_wr_length_reg[20]_i_2_n_6\,
      O(0) => \grxd.fg_rxd_wr_length_reg[20]_i_2_n_7\,
      S(3) => \grxd.fg_rxd_wr_length[20]_i_3_n_0\,
      S(2) => \grxd.fg_rxd_wr_length[20]_i_4_n_0\,
      S(1) => \grxd.fg_rxd_wr_length[20]_i_5_n_0\,
      S(0) => \grxd.fg_rxd_wr_length[20]_i_6_n_0\
    );
\grxd.fg_rxd_wr_length_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_16\,
      D => \grxd.fg_rxd_wr_length[21]_i_3_n_0\,
      Q => \grxd.fg_rxd_wr_length_reg_n_0_[21]\,
      R => \grxd.COMP_RX_FIFO_n_15\
    );
\grxd.fg_rxd_wr_length_reg[21]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \grxd.fg_rxd_wr_length_reg[19]_i_2_n_0\,
      CO(3 downto 1) => \NLW_grxd.fg_rxd_wr_length_reg[21]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grxd.fg_rxd_wr_length_reg[21]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_grxd.fg_rxd_wr_length_reg[21]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \grxd.fg_rxd_wr_length_reg[21]_i_4_n_6\,
      O(0) => \grxd.fg_rxd_wr_length_reg[21]_i_4_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \grxd.fg_rxd_wr_length[21]_i_6_n_0\,
      S(0) => \grxd.fg_rxd_wr_length[21]_i_7_n_0\
    );
\grxd.fg_rxd_wr_length_reg[21]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \grxd.fg_rxd_wr_length_reg[20]_i_2_n_0\,
      CO(3 downto 0) => \NLW_grxd.fg_rxd_wr_length_reg[21]_i_5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_grxd.fg_rxd_wr_length_reg[21]_i_5_O_UNCONNECTED\(3 downto 1),
      O(0) => \grxd.fg_rxd_wr_length_reg[21]_i_5_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \grxd.fg_rxd_wr_length[21]_i_8_n_0\
    );
\grxd.fg_rxd_wr_length_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \grxd.fg_rxd_wr_length[2]_i_1_n_0\,
      Q => \grxd.fg_rxd_wr_length_reg_n_0_[2]\,
      R => '0'
    );
\grxd.fg_rxd_wr_length_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_16\,
      D => \grxd.fg_rxd_wr_length[3]_i_1_n_0\,
      Q => \grxd.fg_rxd_wr_length_reg_n_0_[3]\,
      R => \grxd.COMP_RX_FIFO_n_15\
    );
\grxd.fg_rxd_wr_length_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grxd.fg_rxd_wr_length_reg[3]_i_2_n_0\,
      CO(2) => \grxd.fg_rxd_wr_length_reg[3]_i_2_n_1\,
      CO(1) => \grxd.fg_rxd_wr_length_reg[3]_i_2_n_2\,
      CO(0) => \grxd.fg_rxd_wr_length_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \grxd.fg_rxd_wr_length_reg_n_0_[2]\,
      DI(1) => '1',
      DI(0) => \grxd.fg_rxd_wr_length_reg_n_0_[0]\,
      O(3) => \grxd.fg_rxd_wr_length_reg[3]_i_2_n_4\,
      O(2) => \grxd.fg_rxd_wr_length_reg[3]_i_2_n_5\,
      O(1) => \grxd.fg_rxd_wr_length_reg[3]_i_2_n_6\,
      O(0) => \grxd.fg_rxd_wr_length_reg[3]_i_2_n_7\,
      S(3) => \grxd.fg_rxd_wr_length[3]_i_3_n_0\,
      S(2) => \grxd.fg_rxd_wr_length[3]_i_4_n_0\,
      S(1) => \grxd.fg_rxd_wr_length[3]_i_5_n_0\,
      S(0) => \grxd.fg_rxd_wr_length[3]_i_6_n_0\
    );
\grxd.fg_rxd_wr_length_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_16\,
      D => \grxd.fg_rxd_wr_length[4]_i_1_n_0\,
      Q => \grxd.fg_rxd_wr_length_reg_n_0_[4]\,
      R => \grxd.COMP_RX_FIFO_n_15\
    );
\grxd.fg_rxd_wr_length_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grxd.fg_rxd_wr_length_reg[4]_i_2_n_0\,
      CO(2) => \grxd.fg_rxd_wr_length_reg[4]_i_2_n_1\,
      CO(1) => \grxd.fg_rxd_wr_length_reg[4]_i_2_n_2\,
      CO(0) => \grxd.fg_rxd_wr_length_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \grxd.fg_rxd_wr_length_reg_n_0_[2]\,
      DI(0) => '0',
      O(3) => \grxd.fg_rxd_wr_length_reg[4]_i_2_n_4\,
      O(2) => \grxd.fg_rxd_wr_length_reg[4]_i_2_n_5\,
      O(1) => \grxd.fg_rxd_wr_length_reg[4]_i_2_n_6\,
      O(0) => \grxd.fg_rxd_wr_length_reg[4]_i_2_n_7\,
      S(3) => \grxd.fg_rxd_wr_length[4]_i_3_n_0\,
      S(2) => \grxd.fg_rxd_wr_length[4]_i_4_n_0\,
      S(1) => \grxd.fg_rxd_wr_length[4]_i_5_n_0\,
      S(0) => \grxd.fg_rxd_wr_length[4]_i_6_n_0\
    );
\grxd.fg_rxd_wr_length_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_16\,
      D => \grxd.fg_rxd_wr_length[5]_i_1_n_0\,
      Q => \grxd.fg_rxd_wr_length_reg_n_0_[5]\,
      R => \grxd.COMP_RX_FIFO_n_15\
    );
\grxd.fg_rxd_wr_length_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_16\,
      D => \grxd.fg_rxd_wr_length[6]_i_1_n_0\,
      Q => \grxd.fg_rxd_wr_length_reg_n_0_[6]\,
      R => \grxd.COMP_RX_FIFO_n_15\
    );
\grxd.fg_rxd_wr_length_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_16\,
      D => \grxd.fg_rxd_wr_length[7]_i_1_n_0\,
      Q => \grxd.fg_rxd_wr_length_reg_n_0_[7]\,
      R => \grxd.COMP_RX_FIFO_n_15\
    );
\grxd.fg_rxd_wr_length_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grxd.fg_rxd_wr_length_reg[3]_i_2_n_0\,
      CO(3) => \grxd.fg_rxd_wr_length_reg[7]_i_2_n_0\,
      CO(2) => \grxd.fg_rxd_wr_length_reg[7]_i_2_n_1\,
      CO(1) => \grxd.fg_rxd_wr_length_reg[7]_i_2_n_2\,
      CO(0) => \grxd.fg_rxd_wr_length_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \grxd.fg_rxd_wr_length_reg[7]_i_2_n_4\,
      O(2) => \grxd.fg_rxd_wr_length_reg[7]_i_2_n_5\,
      O(1) => \grxd.fg_rxd_wr_length_reg[7]_i_2_n_6\,
      O(0) => \grxd.fg_rxd_wr_length_reg[7]_i_2_n_7\,
      S(3) => \grxd.fg_rxd_wr_length[7]_i_3_n_0\,
      S(2) => \grxd.fg_rxd_wr_length[7]_i_4_n_0\,
      S(1) => \grxd.fg_rxd_wr_length[7]_i_5_n_0\,
      S(0) => \grxd.fg_rxd_wr_length[7]_i_6_n_0\
    );
\grxd.fg_rxd_wr_length_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_16\,
      D => \grxd.fg_rxd_wr_length[8]_i_1_n_0\,
      Q => \grxd.fg_rxd_wr_length_reg_n_0_[8]\,
      R => \grxd.COMP_RX_FIFO_n_15\
    );
\grxd.fg_rxd_wr_length_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grxd.fg_rxd_wr_length_reg[4]_i_2_n_0\,
      CO(3) => \grxd.fg_rxd_wr_length_reg[8]_i_2_n_0\,
      CO(2) => \grxd.fg_rxd_wr_length_reg[8]_i_2_n_1\,
      CO(1) => \grxd.fg_rxd_wr_length_reg[8]_i_2_n_2\,
      CO(0) => \grxd.fg_rxd_wr_length_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \grxd.fg_rxd_wr_length_reg[8]_i_2_n_4\,
      O(2) => \grxd.fg_rxd_wr_length_reg[8]_i_2_n_5\,
      O(1) => \grxd.fg_rxd_wr_length_reg[8]_i_2_n_6\,
      O(0) => \grxd.fg_rxd_wr_length_reg[8]_i_2_n_7\,
      S(3) => \grxd.fg_rxd_wr_length[8]_i_3_n_0\,
      S(2) => \grxd.fg_rxd_wr_length[8]_i_4_n_0\,
      S(1) => \grxd.fg_rxd_wr_length[8]_i_5_n_0\,
      S(0) => \grxd.fg_rxd_wr_length[8]_i_6_n_0\
    );
\grxd.fg_rxd_wr_length_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \grxd.COMP_RX_FIFO_n_16\,
      D => \grxd.fg_rxd_wr_length[9]_i_1_n_0\,
      Q => \grxd.fg_rxd_wr_length_reg_n_0_[9]\,
      R => \grxd.COMP_RX_FIFO_n_15\
    );
\grxd.rx_fg_len_empty_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^rx_fg_len_empty\,
      Q => rx_fg_len_empty_d1,
      S => \^sig_bus2ip_reset\
    );
\grxd.rx_len_wr_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \grxd.COMP_RX_FIFO_n_3\,
      Q => rx_len_wr_en,
      R => '0'
    );
\grxd.sig_rxd_prog_empty_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_10_out,
      Q => sig_rxd_prog_empty_d1,
      S => \^sig_bus2ip_reset\
    );
\grxd.sig_rxd_prog_full_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_9_out,
      Q => sig_rxd_prog_full_d1,
      R => \^sig_bus2ip_reset\
    );
\grxd.sig_rxd_rd_data_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \grxd.COMP_RX_FIFO_n_18\,
      Q => sig_rxd_rd_data(32),
      R => '0'
    );
\gtxd.COMP_TXD_FIFO\: entity work.fifo
     port map (
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => \^p_11_in18_in\,
      axi_str_txd_tready => axi_str_txd_tready,
      axi_str_txd_tvalid => axi_str_txd_tvalid,
      p_17_in => \^p_17_in\,
      p_8_out => p_8_out,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[22]\(8 downto 0) => vacancy_i(9 downto 1),
      \sig_register_array_reg[0][4]\ => \sig_register_array_reg[0][4]_0\,
      sig_str_rst_reg => sig_str_rst_reg_n_0,
      sig_tx_channel_reset_reg => \^grstd1.grst_full.grst_f.rst_d5_reg\,
      sig_txd_prog_empty => sig_txd_prog_empty,
      sig_txd_sb_wr_en_reg => sig_txd_sb_wr_en_reg_n_0,
      \sig_txd_wr_data_reg[31]\(31 downto 2) => txd_wr_data(31 downto 2),
      \sig_txd_wr_data_reg[31]\(1 downto 0) => txd_wr_data_1(1 downto 0),
      txd_wr_en => txd_wr_en
    );
\gtxd.sig_txd_packet_size[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => sig_txd_sb_wr_en_reg_n_0,
      I1 => \^grstd1.grst_full.grst_f.rst_d5_reg\,
      I2 => sig_str_rst_reg_n_0,
      I3 => s_axi_aresetn,
      O => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(3),
      O => \gtxd.sig_txd_packet_size[0]_i_3_n_0\
    );
\gtxd.sig_txd_packet_size[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(2),
      O => \gtxd.sig_txd_packet_size[0]_i_4_n_0\
    );
\gtxd.sig_txd_packet_size[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(1),
      O => \gtxd.sig_txd_packet_size[0]_i_5_n_0\
    );
\gtxd.sig_txd_packet_size[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(0),
      O => \gtxd.sig_txd_packet_size[0]_i_6_n_0\
    );
\gtxd.sig_txd_packet_size[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(15),
      O => \gtxd.sig_txd_packet_size[12]_i_2_n_0\
    );
\gtxd.sig_txd_packet_size[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(14),
      O => \gtxd.sig_txd_packet_size[12]_i_3_n_0\
    );
\gtxd.sig_txd_packet_size[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(13),
      O => \gtxd.sig_txd_packet_size[12]_i_4_n_0\
    );
\gtxd.sig_txd_packet_size[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(12),
      O => \gtxd.sig_txd_packet_size[12]_i_5_n_0\
    );
\gtxd.sig_txd_packet_size[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(19),
      O => \gtxd.sig_txd_packet_size[16]_i_2_n_0\
    );
\gtxd.sig_txd_packet_size[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(18),
      O => \gtxd.sig_txd_packet_size[16]_i_3_n_0\
    );
\gtxd.sig_txd_packet_size[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(17),
      O => \gtxd.sig_txd_packet_size[16]_i_4_n_0\
    );
\gtxd.sig_txd_packet_size[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(16),
      O => \gtxd.sig_txd_packet_size[16]_i_5_n_0\
    );
\gtxd.sig_txd_packet_size[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(23),
      O => \gtxd.sig_txd_packet_size[20]_i_2_n_0\
    );
\gtxd.sig_txd_packet_size[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(22),
      O => \gtxd.sig_txd_packet_size[20]_i_3_n_0\
    );
\gtxd.sig_txd_packet_size[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(21),
      O => \gtxd.sig_txd_packet_size[20]_i_4_n_0\
    );
\gtxd.sig_txd_packet_size[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(20),
      O => \gtxd.sig_txd_packet_size[20]_i_5_n_0\
    );
\gtxd.sig_txd_packet_size[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(27),
      O => \gtxd.sig_txd_packet_size[24]_i_2_n_0\
    );
\gtxd.sig_txd_packet_size[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(26),
      O => \gtxd.sig_txd_packet_size[24]_i_3_n_0\
    );
\gtxd.sig_txd_packet_size[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(25),
      O => \gtxd.sig_txd_packet_size[24]_i_4_n_0\
    );
\gtxd.sig_txd_packet_size[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(24),
      O => \gtxd.sig_txd_packet_size[24]_i_5_n_0\
    );
\gtxd.sig_txd_packet_size[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(30),
      O => \gtxd.sig_txd_packet_size[28]_i_2_n_0\
    );
\gtxd.sig_txd_packet_size[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(29),
      O => \gtxd.sig_txd_packet_size[28]_i_3_n_0\
    );
\gtxd.sig_txd_packet_size[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(28),
      O => \gtxd.sig_txd_packet_size[28]_i_4_n_0\
    );
\gtxd.sig_txd_packet_size[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(7),
      O => \gtxd.sig_txd_packet_size[4]_i_2_n_0\
    );
\gtxd.sig_txd_packet_size[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(6),
      O => \gtxd.sig_txd_packet_size[4]_i_3_n_0\
    );
\gtxd.sig_txd_packet_size[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(5),
      O => \gtxd.sig_txd_packet_size[4]_i_4_n_0\
    );
\gtxd.sig_txd_packet_size[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(4),
      O => \gtxd.sig_txd_packet_size[4]_i_5_n_0\
    );
\gtxd.sig_txd_packet_size[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(11),
      O => \gtxd.sig_txd_packet_size[8]_i_2_n_0\
    );
\gtxd.sig_txd_packet_size[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(10),
      O => \gtxd.sig_txd_packet_size[8]_i_3_n_0\
    );
\gtxd.sig_txd_packet_size[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(9),
      O => \gtxd.sig_txd_packet_size[8]_i_4_n_0\
    );
\gtxd.sig_txd_packet_size[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(8),
      O => \gtxd.sig_txd_packet_size[8]_i_5_n_0\
    );
\gtxd.sig_txd_packet_size_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[0]_i_2_n_7\,
      Q => \gtxd.sig_txd_packet_size_reg\(0),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gtxd.sig_txd_packet_size_reg[0]_i_2_n_0\,
      CO(2) => \gtxd.sig_txd_packet_size_reg[0]_i_2_n_1\,
      CO(1) => \gtxd.sig_txd_packet_size_reg[0]_i_2_n_2\,
      CO(0) => \gtxd.sig_txd_packet_size_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gtxd.sig_txd_packet_size_reg[0]_i_2_n_4\,
      O(2) => \gtxd.sig_txd_packet_size_reg[0]_i_2_n_5\,
      O(1) => \gtxd.sig_txd_packet_size_reg[0]_i_2_n_6\,
      O(0) => \gtxd.sig_txd_packet_size_reg[0]_i_2_n_7\,
      S(3) => \gtxd.sig_txd_packet_size[0]_i_3_n_0\,
      S(2) => \gtxd.sig_txd_packet_size[0]_i_4_n_0\,
      S(1) => \gtxd.sig_txd_packet_size[0]_i_5_n_0\,
      S(0) => \gtxd.sig_txd_packet_size[0]_i_6_n_0\
    );
\gtxd.sig_txd_packet_size_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_5\,
      Q => \gtxd.sig_txd_packet_size_reg\(10),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_4\,
      Q => \gtxd.sig_txd_packet_size_reg\(11),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_7\,
      Q => \gtxd.sig_txd_packet_size_reg\(12),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_0\,
      CO(3) => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_0\,
      CO(2) => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_1\,
      CO(1) => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_2\,
      CO(0) => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_4\,
      O(2) => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_5\,
      O(1) => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_6\,
      O(0) => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_7\,
      S(3) => \gtxd.sig_txd_packet_size[12]_i_2_n_0\,
      S(2) => \gtxd.sig_txd_packet_size[12]_i_3_n_0\,
      S(1) => \gtxd.sig_txd_packet_size[12]_i_4_n_0\,
      S(0) => \gtxd.sig_txd_packet_size[12]_i_5_n_0\
    );
\gtxd.sig_txd_packet_size_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_6\,
      Q => \gtxd.sig_txd_packet_size_reg\(13),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_5\,
      Q => \gtxd.sig_txd_packet_size_reg\(14),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_4\,
      Q => \gtxd.sig_txd_packet_size_reg\(15),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_7\,
      Q => \gtxd.sig_txd_packet_size_reg\(16),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtxd.sig_txd_packet_size_reg[12]_i_1_n_0\,
      CO(3) => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_0\,
      CO(2) => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_1\,
      CO(1) => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_2\,
      CO(0) => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_4\,
      O(2) => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_5\,
      O(1) => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_6\,
      O(0) => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_7\,
      S(3) => \gtxd.sig_txd_packet_size[16]_i_2_n_0\,
      S(2) => \gtxd.sig_txd_packet_size[16]_i_3_n_0\,
      S(1) => \gtxd.sig_txd_packet_size[16]_i_4_n_0\,
      S(0) => \gtxd.sig_txd_packet_size[16]_i_5_n_0\
    );
\gtxd.sig_txd_packet_size_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_6\,
      Q => \gtxd.sig_txd_packet_size_reg\(17),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_5\,
      Q => \gtxd.sig_txd_packet_size_reg\(18),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_4\,
      Q => \gtxd.sig_txd_packet_size_reg\(19),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[0]_i_2_n_6\,
      Q => \gtxd.sig_txd_packet_size_reg\(1),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_7\,
      Q => \gtxd.sig_txd_packet_size_reg\(20),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtxd.sig_txd_packet_size_reg[16]_i_1_n_0\,
      CO(3) => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_0\,
      CO(2) => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_1\,
      CO(1) => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_2\,
      CO(0) => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_4\,
      O(2) => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_5\,
      O(1) => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_6\,
      O(0) => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_7\,
      S(3) => \gtxd.sig_txd_packet_size[20]_i_2_n_0\,
      S(2) => \gtxd.sig_txd_packet_size[20]_i_3_n_0\,
      S(1) => \gtxd.sig_txd_packet_size[20]_i_4_n_0\,
      S(0) => \gtxd.sig_txd_packet_size[20]_i_5_n_0\
    );
\gtxd.sig_txd_packet_size_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_6\,
      Q => \gtxd.sig_txd_packet_size_reg\(21),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_5\,
      Q => \gtxd.sig_txd_packet_size_reg\(22),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_4\,
      Q => \gtxd.sig_txd_packet_size_reg\(23),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_7\,
      Q => \gtxd.sig_txd_packet_size_reg\(24),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtxd.sig_txd_packet_size_reg[20]_i_1_n_0\,
      CO(3) => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_0\,
      CO(2) => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_1\,
      CO(1) => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_2\,
      CO(0) => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_4\,
      O(2) => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_5\,
      O(1) => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_6\,
      O(0) => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_7\,
      S(3) => \gtxd.sig_txd_packet_size[24]_i_2_n_0\,
      S(2) => \gtxd.sig_txd_packet_size[24]_i_3_n_0\,
      S(1) => \gtxd.sig_txd_packet_size[24]_i_4_n_0\,
      S(0) => \gtxd.sig_txd_packet_size[24]_i_5_n_0\
    );
\gtxd.sig_txd_packet_size_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_6\,
      Q => \gtxd.sig_txd_packet_size_reg\(25),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_5\,
      Q => \gtxd.sig_txd_packet_size_reg\(26),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_4\,
      Q => \gtxd.sig_txd_packet_size_reg\(27),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[28]_i_1_n_7\,
      Q => \gtxd.sig_txd_packet_size_reg\(28),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtxd.sig_txd_packet_size_reg[24]_i_1_n_0\,
      CO(3 downto 2) => \NLW_gtxd.sig_txd_packet_size_reg[28]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gtxd.sig_txd_packet_size_reg[28]_i_1_n_2\,
      CO(0) => \gtxd.sig_txd_packet_size_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gtxd.sig_txd_packet_size_reg[28]_i_1_O_UNCONNECTED\(3),
      O(2) => \gtxd.sig_txd_packet_size_reg[28]_i_1_n_5\,
      O(1) => \gtxd.sig_txd_packet_size_reg[28]_i_1_n_6\,
      O(0) => \gtxd.sig_txd_packet_size_reg[28]_i_1_n_7\,
      S(3) => '0',
      S(2) => \gtxd.sig_txd_packet_size[28]_i_2_n_0\,
      S(1) => \gtxd.sig_txd_packet_size[28]_i_3_n_0\,
      S(0) => \gtxd.sig_txd_packet_size[28]_i_4_n_0\
    );
\gtxd.sig_txd_packet_size_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[28]_i_1_n_6\,
      Q => \gtxd.sig_txd_packet_size_reg\(29),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[0]_i_2_n_5\,
      Q => \gtxd.sig_txd_packet_size_reg\(2),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[28]_i_1_n_5\,
      Q => \gtxd.sig_txd_packet_size_reg\(30),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[0]_i_2_n_4\,
      Q => \gtxd.sig_txd_packet_size_reg\(3),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_7\,
      Q => \gtxd.sig_txd_packet_size_reg\(4),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtxd.sig_txd_packet_size_reg[0]_i_2_n_0\,
      CO(3) => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_0\,
      CO(2) => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_1\,
      CO(1) => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_2\,
      CO(0) => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_4\,
      O(2) => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_5\,
      O(1) => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_6\,
      O(0) => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_7\,
      S(3) => \gtxd.sig_txd_packet_size[4]_i_2_n_0\,
      S(2) => \gtxd.sig_txd_packet_size[4]_i_3_n_0\,
      S(1) => \gtxd.sig_txd_packet_size[4]_i_4_n_0\,
      S(0) => \gtxd.sig_txd_packet_size[4]_i_5_n_0\
    );
\gtxd.sig_txd_packet_size_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_6\,
      Q => \gtxd.sig_txd_packet_size_reg\(5),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_5\,
      Q => \gtxd.sig_txd_packet_size_reg\(6),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_4\,
      Q => \gtxd.sig_txd_packet_size_reg\(7),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_7\,
      Q => \gtxd.sig_txd_packet_size_reg\(8),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_packet_size_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtxd.sig_txd_packet_size_reg[4]_i_1_n_0\,
      CO(3) => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_0\,
      CO(2) => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_1\,
      CO(1) => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_2\,
      CO(0) => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_4\,
      O(2) => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_5\,
      O(1) => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_6\,
      O(0) => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_7\,
      S(3) => \gtxd.sig_txd_packet_size[8]_i_2_n_0\,
      S(2) => \gtxd.sig_txd_packet_size[8]_i_3_n_0\,
      S(1) => \gtxd.sig_txd_packet_size[8]_i_4_n_0\,
      S(0) => \gtxd.sig_txd_packet_size[8]_i_5_n_0\
    );
\gtxd.sig_txd_packet_size_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => txd_wr_en,
      D => \gtxd.sig_txd_packet_size_reg[8]_i_1_n_6\,
      Q => \gtxd.sig_txd_packet_size_reg\(9),
      R => \gtxd.sig_txd_packet_size[0]_i_1_n_0\
    );
\gtxd.sig_txd_prog_empty_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_txd_prog_empty,
      Q => sig_txd_prog_empty_d1,
      S => \^sig_bus2ip_reset\
    );
\gtxd.sig_txd_prog_full_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_8_out,
      Q => sig_txd_prog_full_d1,
      R => \^sig_bus2ip_reset\
    );
interrupt_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => interrupt_INST_0_i_1_n_0,
      I1 => \sig_register_array_reg_n_0_[1][4]\,
      I2 => \sig_register_array_reg_n_0_[0][4]\,
      I3 => interrupt_INST_0_i_2_n_0,
      I4 => interrupt_INST_0_i_3_n_0,
      O => interrupt
    );
interrupt_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => interrupt_INST_0_i_4_n_0,
      I1 => \sig_register_array_reg_n_0_[0][9]\,
      I2 => \sig_register_array_reg_n_0_[1][9]\,
      I3 => \sig_register_array_reg_n_0_[0][10]\,
      I4 => \sig_register_array_reg_n_0_[1][10]\,
      O => interrupt_INST_0_i_1_n_0
    );
interrupt_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => interrupt_INST_0_i_5_n_0,
      I1 => \sig_register_array_reg_n_0_[0][1]\,
      I2 => \sig_register_array_reg_n_0_[1][1]\,
      I3 => \sig_register_array_reg_n_0_[0][2]\,
      I4 => \sig_register_array_reg_n_0_[1][2]\,
      O => interrupt_INST_0_i_2_n_0
    );
interrupt_INST_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[1][12]\,
      I1 => \sig_register_array_reg_n_0_[0][12]\,
      I2 => \sig_register_array_reg_n_0_[1][0]\,
      I3 => \sig_register_array_reg_n_0_[0][0]\,
      O => interrupt_INST_0_i_3_n_0
    );
interrupt_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[0][5]\,
      I1 => \sig_register_array_reg_n_0_[1][5]\,
      I2 => \sig_register_array_reg_n_0_[0][8]\,
      I3 => \sig_register_array_reg_n_0_[1][8]\,
      I4 => \sig_register_array_reg_n_0_[1][11]\,
      I5 => \sig_register_array_reg_n_0_[0][11]\,
      O => interrupt_INST_0_i_4_n_0
    );
interrupt_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[0][6]\,
      I1 => \sig_register_array_reg_n_0_[1][6]\,
      I2 => \sig_register_array_reg_n_0_[0][7]\,
      I3 => \sig_register_array_reg_n_0_[1][7]\,
      I4 => \sig_register_array_reg_n_0_[1][3]\,
      I5 => \sig_register_array_reg_n_0_[0][3]\,
      O => interrupt_INST_0_i_5_n_0
    );
mm2s_prmry_reset_out_n_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^grstd1.grst_full.grst_f.rst_d5_reg\,
      I1 => s_axi_aresetn,
      I2 => sig_str_rst_reg_n_0,
      O => mm2s_prmry_reset_out_n
    );
s2mm_prmry_reset_out_n_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[0]\,
      I1 => s_axi_aresetn,
      I2 => sig_str_rst_reg_n_0,
      O => s2mm_prmry_reset_out_n
    );
\sig_ip2bus_data[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[0][0]\,
      I1 => Bus_RNW_reg_reg_0,
      I2 => \sig_register_array_reg_n_0_[1][0]\,
      I3 => Bus_RNW_reg_reg_1,
      O => \sig_ip2bus_data[0]_i_6_n_0\
    );
\sig_ip2bus_data[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[0][10]\,
      I1 => Bus_RNW_reg_reg_0,
      I2 => \sig_register_array_reg_n_0_[1][10]\,
      I3 => Bus_RNW_reg_reg_1,
      O => \sig_ip2bus_data_reg[10]_0\
    );
\sig_ip2bus_data[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[0][11]\,
      I1 => Bus_RNW_reg_reg_0,
      I2 => \sig_register_array_reg_n_0_[1][11]\,
      I3 => Bus_RNW_reg_reg_1,
      O => \sig_ip2bus_data_reg[11]_0\
    );
\sig_ip2bus_data[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[0][12]\,
      I1 => Bus_RNW_reg_reg_0,
      I2 => \sig_register_array_reg_n_0_[1][12]\,
      I3 => Bus_RNW_reg_reg_1,
      O => \sig_ip2bus_data_reg[12]_0\
    );
\sig_ip2bus_data[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[0][1]\,
      I1 => Bus_RNW_reg_reg_0,
      I2 => \sig_register_array_reg_n_0_[1][1]\,
      I3 => Bus_RNW_reg_reg_1,
      O => \sig_ip2bus_data[1]_i_2_n_0\
    );
\sig_ip2bus_data[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[0][2]\,
      I1 => Bus_RNW_reg_reg_0,
      I2 => \sig_register_array_reg_n_0_[1][2]\,
      I3 => Bus_RNW_reg_reg_1,
      O => \sig_ip2bus_data[2]_i_2_n_0\
    );
\sig_ip2bus_data[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[0][3]\,
      I1 => Bus_RNW_reg_reg_0,
      I2 => \sig_register_array_reg_n_0_[1][3]\,
      I3 => Bus_RNW_reg_reg_1,
      O => \sig_ip2bus_data[3]_i_2_n_0\
    );
\sig_ip2bus_data[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[0][4]\,
      I1 => Bus_RNW_reg_reg_0,
      I2 => \sig_register_array_reg_n_0_[1][4]\,
      I3 => Bus_RNW_reg_reg_1,
      O => \sig_ip2bus_data[4]_i_2_n_0\
    );
\sig_ip2bus_data[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[0][5]\,
      I1 => Bus_RNW_reg_reg_0,
      I2 => \sig_register_array_reg_n_0_[1][5]\,
      I3 => Bus_RNW_reg_reg_1,
      O => \sig_ip2bus_data[5]_i_2_n_0\
    );
\sig_ip2bus_data[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[0][6]\,
      I1 => Bus_RNW_reg_reg_0,
      I2 => \sig_register_array_reg_n_0_[1][6]\,
      I3 => Bus_RNW_reg_reg_1,
      O => \sig_ip2bus_data[6]_i_2_n_0\
    );
\sig_ip2bus_data[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[0][7]\,
      I1 => Bus_RNW_reg_reg_0,
      I2 => \sig_register_array_reg_n_0_[1][7]\,
      I3 => Bus_RNW_reg_reg_1,
      O => \sig_ip2bus_data[7]_i_2_n_0\
    );
\sig_ip2bus_data[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[0][8]\,
      I1 => Bus_RNW_reg_reg_0,
      I2 => \sig_register_array_reg_n_0_[1][8]\,
      I3 => Bus_RNW_reg_reg_1,
      O => \sig_ip2bus_data[8]_i_2_n_0\
    );
\sig_ip2bus_data[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[0][9]\,
      I1 => Bus_RNW_reg_reg_0,
      I2 => \sig_register_array_reg_n_0_[1][9]\,
      I3 => Bus_RNW_reg_reg_1,
      O => \sig_ip2bus_data[9]_i_2_n_0\
    );
\sig_ip2bus_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data_0(0),
      Q => \s_axi_rdata_i_reg[31]\(31),
      R => SR(0)
    );
\sig_ip2bus_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(12),
      Q => \s_axi_rdata_i_reg[31]\(21),
      R => SR(0)
    );
\sig_ip2bus_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(11),
      Q => \s_axi_rdata_i_reg[31]\(20),
      R => SR(0)
    );
\sig_ip2bus_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(10),
      Q => \s_axi_rdata_i_reg[31]\(19),
      R => SR(0)
    );
\sig_ip2bus_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(9),
      Q => \s_axi_rdata_i_reg[31]\(18),
      R => SR(0)
    );
\sig_ip2bus_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(8),
      Q => \s_axi_rdata_i_reg[31]\(17),
      R => SR(0)
    );
\sig_ip2bus_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(7),
      Q => \s_axi_rdata_i_reg[31]\(16),
      R => SR(0)
    );
\sig_ip2bus_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(6),
      Q => \s_axi_rdata_i_reg[31]\(15),
      R => SR(0)
    );
\sig_ip2bus_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(5),
      Q => \s_axi_rdata_i_reg[31]\(14),
      R => SR(0)
    );
\sig_ip2bus_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(4),
      Q => \s_axi_rdata_i_reg[31]\(13),
      R => SR(0)
    );
\sig_ip2bus_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(3),
      Q => \s_axi_rdata_i_reg[31]\(12),
      R => SR(0)
    );
\sig_ip2bus_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data_0(1),
      Q => \s_axi_rdata_i_reg[31]\(30),
      R => SR(0)
    );
\sig_ip2bus_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \s_axi_rdata_i_reg[31]\(11),
      R => SR(0)
    );
\sig_ip2bus_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \s_axi_rdata_i_reg[31]\(10),
      R => SR(0)
    );
\sig_ip2bus_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data_0(22),
      Q => \s_axi_rdata_i_reg[31]\(9),
      R => SR(0)
    );
\sig_ip2bus_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data_0(23),
      Q => \s_axi_rdata_i_reg[31]\(8),
      R => SR(0)
    );
\sig_ip2bus_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data_0(24),
      Q => \s_axi_rdata_i_reg[31]\(7),
      R => SR(0)
    );
\sig_ip2bus_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data_0(25),
      Q => \s_axi_rdata_i_reg[31]\(6),
      R => SR(0)
    );
\sig_ip2bus_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data_0(26),
      Q => \s_axi_rdata_i_reg[31]\(5),
      R => SR(0)
    );
\sig_ip2bus_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data_0(27),
      Q => \s_axi_rdata_i_reg[31]\(4),
      R => SR(0)
    );
\sig_ip2bus_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data_0(28),
      Q => \s_axi_rdata_i_reg[31]\(3),
      R => SR(0)
    );
\sig_ip2bus_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data_0(29),
      Q => \s_axi_rdata_i_reg[31]\(2),
      R => SR(0)
    );
\sig_ip2bus_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data_0(2),
      Q => \s_axi_rdata_i_reg[31]\(29),
      R => SR(0)
    );
\sig_ip2bus_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data_0(30),
      Q => \s_axi_rdata_i_reg[31]\(1),
      R => SR(0)
    );
\sig_ip2bus_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \s_axi_rdata_i_reg[31]\(0),
      R => SR(0)
    );
\sig_ip2bus_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data_0(3),
      Q => \s_axi_rdata_i_reg[31]\(28),
      R => SR(0)
    );
\sig_ip2bus_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data_0(4),
      Q => \s_axi_rdata_i_reg[31]\(27),
      R => SR(0)
    );
\sig_ip2bus_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data_0(5),
      Q => \s_axi_rdata_i_reg[31]\(26),
      R => SR(0)
    );
\sig_ip2bus_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data_0(6),
      Q => \s_axi_rdata_i_reg[31]\(25),
      R => SR(0)
    );
\sig_ip2bus_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data_0(7),
      Q => \s_axi_rdata_i_reg[31]\(24),
      R => SR(0)
    );
\sig_ip2bus_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data_0(8),
      Q => \s_axi_rdata_i_reg[31]\(23),
      R => SR(0)
    );
\sig_ip2bus_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data_0(9),
      Q => \s_axi_rdata_i_reg[31]\(22),
      R => SR(0)
    );
sig_rd_rlen_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_rd_rlen,
      Q => sig_rd_rlen_reg_n_0,
      R => \MEM_DECODE_GEN[0].cs_out_i_reg[0]\
    );
\sig_register_array[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FFFFFF040000"
    )
        port map (
      I0 => s_axi_wdata(31),
      I1 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I2 => Bus_RNW_reg,
      I3 => Bus_RNW_reg_reg_5,
      I4 => \MEM_DataBus_Write_Data_reg[0]\,
      I5 => \sig_register_array_reg_n_0_[0][0]\,
      O => \sig_register_array[0][0]_i_1_n_0\
    );
\sig_register_array[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A033A300A000A0"
    )
        port map (
      I0 => \MEM_DataBus_Write_Data_reg[10]\,
      I1 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\,
      I2 => sig_txd_prog_empty,
      I3 => sig_txd_prog_empty_d1,
      I4 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_3\,
      I5 => \sig_register_array_reg_n_0_[0][10]\,
      O => \sig_register_array[0][10]_i_1_n_0\
    );
\sig_register_array[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A033A300A000A0"
    )
        port map (
      I0 => \MEM_DataBus_Write_Data_reg[11]\,
      I1 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\,
      I2 => p_9_out,
      I3 => sig_rxd_prog_full_d1,
      I4 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_4\,
      I5 => \sig_register_array_reg_n_0_[0][11]\,
      O => \sig_register_array[0][11]_i_1_n_0\
    );
\sig_register_array[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A033A300A000A0"
    )
        port map (
      I0 => \MEM_DataBus_Write_Data_reg[12]\,
      I1 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\,
      I2 => p_10_out,
      I3 => sig_rxd_prog_empty_d1,
      I4 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_5\,
      I5 => \sig_register_array_reg_n_0_[0][12]\,
      O => \sig_register_array[0][12]_i_1_n_0\
    );
\sig_register_array[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAFAFA8AAA0A0"
    )
        port map (
      I0 => \MEM_DataBus_Write_Data_reg[1]\,
      I1 => \MEM_DataBus_Write_Data_reg[1]_0\,
      I2 => \grxd.COMP_RX_FIFO_n_20\,
      I3 => Bus_RNW_reg_reg_6,
      I4 => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0\,
      I5 => \sig_register_array_reg_n_0_[0][1]\,
      O => \sig_register_array[0][1]_i_1_n_0\
    );
\sig_register_array[0][1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => s_axi_wdata(4),
      I2 => s_axi_wdata(7),
      I3 => s_axi_wdata(6),
      I4 => \sig_register_array[0][1]_i_9_n_0\,
      O => eqOp
    );
\sig_register_array[0][1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => s_axi_wdata(0),
      I2 => s_axi_wdata(3),
      I3 => s_axi_wdata(2),
      O => \sig_register_array[0][1]_i_9_n_0\
    );
\sig_register_array[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAFAFA8AAA0A0"
    )
        port map (
      I0 => \MEM_DataBus_Write_Data_reg[2]\,
      I1 => \MEM_DataBus_Write_Data_reg[2]_0\,
      I2 => \grxd.COMP_RX_FIFO_n_19\,
      I3 => Bus_RNW_reg_reg_6,
      I4 => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0\,
      I5 => \sig_register_array_reg_n_0_[0][2]\,
      O => \sig_register_array[0][2]_i_1_n_0\
    );
\sig_register_array[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0EFE0E0E0E0"
    )
        port map (
      I0 => Bus_RNW_reg_reg_7,
      I1 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\,
      I2 => \^p_17_in\,
      I3 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\,
      I4 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\,
      I5 => \sig_register_array_reg_n_0_[0][3]\,
      O => \sig_register_array[0][3]_i_1_n_0\
    );
\sig_register_array[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F010FFFFF0100000"
    )
        port map (
      I0 => sig_Bus2IP_WrCE(0),
      I1 => s_axi_wdata(27),
      I2 => axi_str_txd_tready,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\,
      I4 => \MEM_DataBus_Write_Data_reg[4]\,
      I5 => \sig_register_array_reg_n_0_[0][4]\,
      O => \sig_register_array[0][4]_i_1_n_0\
    );
\sig_register_array[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A033A300A000A0"
    )
        port map (
      I0 => \MEM_DataBus_Write_Data_reg[5]\,
      I1 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\,
      I2 => \grxd.COMP_RX_FIFO_n_41\,
      I3 => \^rx_fg_len_empty\,
      I4 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1\,
      I5 => \sig_register_array_reg_n_0_[0][5]\,
      O => \sig_register_array[0][5]_i_1_n_0\
    );
\sig_register_array[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222F2FF22220200"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]\,
      I3 => Bus_RNW_reg_reg_8,
      I4 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]\,
      I5 => \sig_register_array_reg_n_0_[0][6]\,
      O => \sig_register_array[0][6]_i_1_n_0\
    );
\sig_register_array[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABABAAA8A8A8"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]\,
      I1 => \^p_11_in18_in\,
      I2 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\,
      I3 => s_axi_wdata(24),
      I4 => IPIC_STATE_reg_0,
      I5 => \sig_register_array_reg_n_0_[0][7]\,
      O => \sig_register_array[0][7]_i_1_n_0\
    );
\sig_register_array[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABABAAA8A8A8"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]_0\,
      I1 => \^srst_wrst_busy\,
      I2 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\,
      I3 => s_axi_wdata(23),
      I4 => IPIC_STATE_reg_0,
      I5 => \sig_register_array_reg_n_0_[0][8]\,
      O => \sig_register_array[0][8]_i_1_n_0\
    );
\sig_register_array[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A033A300A000A0"
    )
        port map (
      I0 => \MEM_DataBus_Write_Data_reg[9]\,
      I1 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\,
      I2 => p_8_out,
      I3 => sig_txd_prog_full_d1,
      I4 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_2\,
      I5 => \sig_register_array_reg_n_0_[0][9]\,
      O => \sig_register_array[0][9]_i_1_n_0\
    );
\sig_register_array_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array[0][0]_i_1_n_0\,
      Q => \sig_register_array_reg_n_0_[0][0]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array[0][10]_i_1_n_0\,
      Q => \sig_register_array_reg_n_0_[0][10]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array[0][11]_i_1_n_0\,
      Q => \sig_register_array_reg_n_0_[0][11]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array[0][12]_i_1_n_0\,
      Q => \sig_register_array_reg_n_0_[0][12]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array[0][1]_i_1_n_0\,
      Q => \sig_register_array_reg_n_0_[0][1]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array[0][2]_i_1_n_0\,
      Q => \sig_register_array_reg_n_0_[0][2]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array[0][3]_i_1_n_0\,
      Q => \sig_register_array_reg_n_0_[0][3]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array[0][4]_i_1_n_0\,
      Q => \sig_register_array_reg_n_0_[0][4]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array[0][5]_i_1_n_0\,
      Q => \sig_register_array_reg_n_0_[0][5]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array[0][6]_i_1_n_0\,
      Q => \sig_register_array_reg_n_0_[0][6]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array[0][7]_i_1_n_0\,
      Q => \sig_register_array_reg_n_0_[0][7]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array[0][8]_i_1_n_0\,
      Q => \sig_register_array_reg_n_0_[0][8]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array[0][9]_i_1_n_0\,
      Q => \sig_register_array_reg_n_0_[0][9]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_9(12),
      Q => \sig_register_array_reg_n_0_[1][0]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_9(2),
      Q => \sig_register_array_reg_n_0_[1][10]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_9(1),
      Q => \sig_register_array_reg_n_0_[1][11]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_9(0),
      Q => \sig_register_array_reg_n_0_[1][12]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_9(11),
      Q => \sig_register_array_reg_n_0_[1][1]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_9(10),
      Q => \sig_register_array_reg_n_0_[1][2]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_9(9),
      Q => \sig_register_array_reg_n_0_[1][3]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_9(8),
      Q => \sig_register_array_reg_n_0_[1][4]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_9(7),
      Q => \sig_register_array_reg_n_0_[1][5]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_9(6),
      Q => \sig_register_array_reg_n_0_[1][6]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_9(5),
      Q => \sig_register_array_reg_n_0_[1][7]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_9(4),
      Q => \sig_register_array_reg_n_0_[1][8]\,
      R => \^sig_bus2ip_reset\
    );
\sig_register_array_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_9(3),
      Q => \sig_register_array_reg_n_0_[1][9]\,
      R => \^sig_bus2ip_reset\
    );
sig_rx_channel_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_rx_channel_reset_reg_0,
      Q => \^gpr1.dout_i_reg[0]\,
      R => \^sig_bus2ip_reset\
    );
sig_rxd_rd_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \grxd.COMP_RX_FIFO_n_43\,
      Q => sig_rxd_rd_en_reg_n_0,
      R => '0'
    );
sig_str_rst_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus_RNW_reg_reg,
      Q => sig_str_rst_reg_n_0,
      S => \^sig_bus2ip_reset\
    );
sig_tx_channel_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_tx_channel_reset_reg_0,
      Q => \^grstd1.grst_full.grst_f.rst_d5_reg\,
      R => \^sig_bus2ip_reset\
    );
sig_txd_sb_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_txd_sb_wr_en,
      Q => sig_txd_sb_wr_en_reg_n_0,
      R => \MEM_DECODE_GEN[0].cs_out_i_reg[0]\
    );
\sig_txd_wr_data[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(29),
      I1 => R(27),
      I2 => s_axi_wdata(30),
      I3 => R(28),
      I4 => R(29),
      I5 => s_axi_wdata(31),
      O => \sig_txd_wr_data[31]_i_10_n_0\
    );
\sig_txd_wr_data[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(26),
      I1 => R(24),
      I2 => s_axi_wdata(27),
      I3 => R(25),
      I4 => R(26),
      I5 => s_axi_wdata(28),
      O => \sig_txd_wr_data[31]_i_11_n_0\
    );
\sig_txd_wr_data[31]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(30),
      O => \sig_txd_wr_data[31]_i_13_n_0\
    );
\sig_txd_wr_data[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(27),
      I1 => s_axi_wdata(29),
      I2 => \gtxd.sig_txd_packet_size_reg\(28),
      I3 => s_axi_wdata(30),
      I4 => s_axi_wdata(31),
      I5 => \gtxd.sig_txd_packet_size_reg\(29),
      O => \sig_txd_wr_data[31]_i_14_n_0\
    );
\sig_txd_wr_data[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(24),
      I1 => s_axi_wdata(26),
      I2 => \gtxd.sig_txd_packet_size_reg\(25),
      I3 => s_axi_wdata(27),
      I4 => s_axi_wdata(28),
      I5 => \gtxd.sig_txd_packet_size_reg\(26),
      O => \sig_txd_wr_data[31]_i_15_n_0\
    );
\sig_txd_wr_data[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(23),
      I1 => R(21),
      I2 => s_axi_wdata(24),
      I3 => R(22),
      I4 => R(23),
      I5 => s_axi_wdata(25),
      O => \sig_txd_wr_data[31]_i_17_n_0\
    );
\sig_txd_wr_data[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => R(18),
      I2 => s_axi_wdata(21),
      I3 => R(19),
      I4 => R(20),
      I5 => s_axi_wdata(22),
      O => \sig_txd_wr_data[31]_i_18_n_0\
    );
\sig_txd_wr_data[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(17),
      I1 => R(15),
      I2 => s_axi_wdata(18),
      I3 => R(16),
      I4 => R(17),
      I5 => s_axi_wdata(19),
      O => \sig_txd_wr_data[31]_i_19_n_0\
    );
\sig_txd_wr_data[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ipic_state\,
      I1 => sig_Bus2IP_CS,
      O => IP2Bus_Error2_in
    );
\sig_txd_wr_data[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => R(12),
      I2 => s_axi_wdata(15),
      I3 => R(13),
      I4 => R(14),
      I5 => s_axi_wdata(16),
      O => \sig_txd_wr_data[31]_i_20_n_0\
    );
\sig_txd_wr_data[31]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(21),
      I1 => s_axi_wdata(23),
      I2 => \gtxd.sig_txd_packet_size_reg\(22),
      I3 => s_axi_wdata(24),
      I4 => s_axi_wdata(25),
      I5 => \gtxd.sig_txd_packet_size_reg\(23),
      O => \sig_txd_wr_data[31]_i_24_n_0\
    );
\sig_txd_wr_data[31]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(18),
      I1 => s_axi_wdata(20),
      I2 => \gtxd.sig_txd_packet_size_reg\(19),
      I3 => s_axi_wdata(21),
      I4 => s_axi_wdata(22),
      I5 => \gtxd.sig_txd_packet_size_reg\(20),
      O => \sig_txd_wr_data[31]_i_25_n_0\
    );
\sig_txd_wr_data[31]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(15),
      I1 => s_axi_wdata(17),
      I2 => \gtxd.sig_txd_packet_size_reg\(16),
      I3 => s_axi_wdata(18),
      I4 => s_axi_wdata(19),
      I5 => \gtxd.sig_txd_packet_size_reg\(17),
      O => \sig_txd_wr_data[31]_i_26_n_0\
    );
\sig_txd_wr_data[31]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(12),
      I1 => s_axi_wdata(14),
      I2 => \gtxd.sig_txd_packet_size_reg\(13),
      I3 => s_axi_wdata(15),
      I4 => s_axi_wdata(16),
      I5 => \gtxd.sig_txd_packet_size_reg\(14),
      O => \sig_txd_wr_data[31]_i_27_n_0\
    );
\sig_txd_wr_data[31]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => R(9),
      I2 => s_axi_wdata(12),
      I3 => R(10),
      I4 => R(11),
      I5 => s_axi_wdata(13),
      O => \sig_txd_wr_data[31]_i_28_n_0\
    );
\sig_txd_wr_data[31]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => R(6),
      I2 => s_axi_wdata(9),
      I3 => R(7),
      I4 => R(8),
      I5 => s_axi_wdata(10),
      O => \sig_txd_wr_data[31]_i_29_n_0\
    );
\sig_txd_wr_data[31]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => R(3),
      I2 => s_axi_wdata(6),
      I3 => R(4),
      I4 => R(5),
      I5 => s_axi_wdata(7),
      O => \sig_txd_wr_data[31]_i_30_n_0\
    );
\sig_txd_wr_data[31]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => R(0),
      I2 => s_axi_wdata(3),
      I3 => R(1),
      I4 => R(2),
      I5 => s_axi_wdata(4),
      O => \sig_txd_wr_data[31]_i_31_n_0\
    );
\sig_txd_wr_data[31]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(30),
      O => \sig_txd_wr_data[31]_i_35_n_0\
    );
\sig_txd_wr_data[31]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(29),
      O => \sig_txd_wr_data[31]_i_36_n_0\
    );
\sig_txd_wr_data[31]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(28),
      O => \sig_txd_wr_data[31]_i_37_n_0\
    );
\sig_txd_wr_data[31]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(27),
      O => \sig_txd_wr_data[31]_i_38_n_0\
    );
\sig_txd_wr_data[31]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(26),
      O => \sig_txd_wr_data[31]_i_39_n_0\
    );
\sig_txd_wr_data[31]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(25),
      O => \sig_txd_wr_data[31]_i_40_n_0\
    );
\sig_txd_wr_data[31]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(24),
      O => \sig_txd_wr_data[31]_i_41_n_0\
    );
\sig_txd_wr_data[31]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(9),
      I1 => s_axi_wdata(11),
      I2 => \gtxd.sig_txd_packet_size_reg\(10),
      I3 => s_axi_wdata(12),
      I4 => s_axi_wdata(13),
      I5 => \gtxd.sig_txd_packet_size_reg\(11),
      O => \sig_txd_wr_data[31]_i_42_n_0\
    );
\sig_txd_wr_data[31]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(6),
      I1 => s_axi_wdata(8),
      I2 => \gtxd.sig_txd_packet_size_reg\(7),
      I3 => s_axi_wdata(9),
      I4 => s_axi_wdata(10),
      I5 => \gtxd.sig_txd_packet_size_reg\(8),
      O => \sig_txd_wr_data[31]_i_43_n_0\
    );
\sig_txd_wr_data[31]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(3),
      I1 => s_axi_wdata(5),
      I2 => \gtxd.sig_txd_packet_size_reg\(4),
      I3 => s_axi_wdata(6),
      I4 => s_axi_wdata(7),
      I5 => \gtxd.sig_txd_packet_size_reg\(5),
      O => \sig_txd_wr_data[31]_i_44_n_0\
    );
\sig_txd_wr_data[31]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(0),
      I1 => s_axi_wdata(2),
      I2 => \gtxd.sig_txd_packet_size_reg\(1),
      I3 => s_axi_wdata(3),
      I4 => s_axi_wdata(4),
      I5 => \gtxd.sig_txd_packet_size_reg\(2),
      O => \sig_txd_wr_data[31]_i_45_n_0\
    );
\sig_txd_wr_data[31]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(23),
      O => \sig_txd_wr_data[31]_i_49_n_0\
    );
\sig_txd_wr_data[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \sig_txd_wr_data_reg[31]_i_6_n_1\,
      I1 => s_axi_wdata(0),
      I2 => s_axi_wdata(1),
      I3 => eqOp0_out,
      O => \sig_txd_wr_data_reg[31]_0\
    );
\sig_txd_wr_data[31]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(22),
      O => \sig_txd_wr_data[31]_i_50_n_0\
    );
\sig_txd_wr_data[31]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(21),
      O => \sig_txd_wr_data[31]_i_51_n_0\
    );
\sig_txd_wr_data[31]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(20),
      O => \sig_txd_wr_data[31]_i_52_n_0\
    );
\sig_txd_wr_data[31]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(19),
      O => \sig_txd_wr_data[31]_i_53_n_0\
    );
\sig_txd_wr_data[31]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(18),
      O => \sig_txd_wr_data[31]_i_54_n_0\
    );
\sig_txd_wr_data[31]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(17),
      O => \sig_txd_wr_data[31]_i_55_n_0\
    );
\sig_txd_wr_data[31]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(16),
      O => \sig_txd_wr_data[31]_i_56_n_0\
    );
\sig_txd_wr_data[31]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(15),
      O => \sig_txd_wr_data[31]_i_57_n_0\
    );
\sig_txd_wr_data[31]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(14),
      O => \sig_txd_wr_data[31]_i_58_n_0\
    );
\sig_txd_wr_data[31]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(13),
      O => \sig_txd_wr_data[31]_i_59_n_0\
    );
\sig_txd_wr_data[31]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(12),
      O => \sig_txd_wr_data[31]_i_60_n_0\
    );
\sig_txd_wr_data[31]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(11),
      O => \sig_txd_wr_data[31]_i_61_n_0\
    );
\sig_txd_wr_data[31]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(10),
      O => \sig_txd_wr_data[31]_i_62_n_0\
    );
\sig_txd_wr_data[31]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(9),
      O => \sig_txd_wr_data[31]_i_63_n_0\
    );
\sig_txd_wr_data[31]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(8),
      O => \sig_txd_wr_data[31]_i_64_n_0\
    );
\sig_txd_wr_data[31]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(7),
      O => \sig_txd_wr_data[31]_i_65_n_0\
    );
\sig_txd_wr_data[31]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(6),
      O => \sig_txd_wr_data[31]_i_66_n_0\
    );
\sig_txd_wr_data[31]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(5),
      O => \sig_txd_wr_data[31]_i_67_n_0\
    );
\sig_txd_wr_data[31]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(4),
      O => \sig_txd_wr_data[31]_i_68_n_0\
    );
\sig_txd_wr_data[31]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(3),
      O => \sig_txd_wr_data[31]_i_69_n_0\
    );
\sig_txd_wr_data[31]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(2),
      O => \sig_txd_wr_data[31]_i_70_n_0\
    );
\sig_txd_wr_data[31]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(1),
      O => \sig_txd_wr_data[31]_i_71_n_0\
    );
\sig_txd_wr_data[31]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gtxd.sig_txd_packet_size_reg\(0),
      O => \sig_txd_wr_data[31]_i_72_n_0\
    );
\sig_txd_wr_data[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R(30),
      O => \sig_txd_wr_data[31]_i_9_n_0\
    );
\sig_txd_wr_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(0),
      Q => txd_wr_data_1(0),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(10),
      Q => txd_wr_data(10),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(11),
      Q => txd_wr_data(11),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(12),
      Q => txd_wr_data(12),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(13),
      Q => txd_wr_data(13),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(14),
      Q => txd_wr_data(14),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(15),
      Q => txd_wr_data(15),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(16),
      Q => txd_wr_data(16),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(17),
      Q => txd_wr_data(17),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(18),
      Q => txd_wr_data(18),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(19),
      Q => txd_wr_data(19),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(1),
      Q => txd_wr_data_1(1),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(20),
      Q => txd_wr_data(20),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(21),
      Q => txd_wr_data(21),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(22),
      Q => txd_wr_data(22),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(23),
      Q => txd_wr_data(23),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(24),
      Q => txd_wr_data(24),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(25),
      Q => txd_wr_data(25),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(26),
      Q => txd_wr_data(26),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(27),
      Q => txd_wr_data(27),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(28),
      Q => txd_wr_data(28),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(29),
      Q => txd_wr_data(29),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(2),
      Q => txd_wr_data(2),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(30),
      Q => txd_wr_data(30),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(31),
      Q => txd_wr_data(31),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[31]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_txd_wr_data_reg[31]_i_23_n_0\,
      CO(3) => \sig_txd_wr_data_reg[31]_i_12_n_0\,
      CO(2) => \sig_txd_wr_data_reg[31]_i_12_n_1\,
      CO(1) => \sig_txd_wr_data_reg[31]_i_12_n_2\,
      CO(0) => \sig_txd_wr_data_reg[31]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sig_txd_wr_data_reg[31]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \sig_txd_wr_data[31]_i_24_n_0\,
      S(2) => \sig_txd_wr_data[31]_i_25_n_0\,
      S(1) => \sig_txd_wr_data[31]_i_26_n_0\,
      S(0) => \sig_txd_wr_data[31]_i_27_n_0\
    );
\sig_txd_wr_data_reg[31]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_txd_wr_data_reg[31]_i_16_n_0\,
      CO(2) => \sig_txd_wr_data_reg[31]_i_16_n_1\,
      CO(1) => \sig_txd_wr_data_reg[31]_i_16_n_2\,
      CO(0) => \sig_txd_wr_data_reg[31]_i_16_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sig_txd_wr_data_reg[31]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \sig_txd_wr_data[31]_i_28_n_0\,
      S(2) => \sig_txd_wr_data[31]_i_29_n_0\,
      S(1) => \sig_txd_wr_data[31]_i_30_n_0\,
      S(0) => \sig_txd_wr_data[31]_i_31_n_0\
    );
\sig_txd_wr_data_reg[31]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_txd_wr_data_reg[31]_i_22_n_0\,
      CO(3 downto 2) => \NLW_sig_txd_wr_data_reg[31]_i_21_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sig_txd_wr_data_reg[31]_i_21_n_2\,
      CO(0) => \sig_txd_wr_data_reg[31]_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \gtxd.sig_txd_packet_size_reg\(29 downto 28),
      O(3) => \NLW_sig_txd_wr_data_reg[31]_i_21_O_UNCONNECTED\(3),
      O(2 downto 0) => R(30 downto 28),
      S(3) => '0',
      S(2) => \sig_txd_wr_data[31]_i_35_n_0\,
      S(1) => \sig_txd_wr_data[31]_i_36_n_0\,
      S(0) => \sig_txd_wr_data[31]_i_37_n_0\
    );
\sig_txd_wr_data_reg[31]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_txd_wr_data_reg[31]_i_32_n_0\,
      CO(3) => \sig_txd_wr_data_reg[31]_i_22_n_0\,
      CO(2) => \sig_txd_wr_data_reg[31]_i_22_n_1\,
      CO(1) => \sig_txd_wr_data_reg[31]_i_22_n_2\,
      CO(0) => \sig_txd_wr_data_reg[31]_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gtxd.sig_txd_packet_size_reg\(27 downto 24),
      O(3 downto 0) => R(27 downto 24),
      S(3) => \sig_txd_wr_data[31]_i_38_n_0\,
      S(2) => \sig_txd_wr_data[31]_i_39_n_0\,
      S(1) => \sig_txd_wr_data[31]_i_40_n_0\,
      S(0) => \sig_txd_wr_data[31]_i_41_n_0\
    );
\sig_txd_wr_data_reg[31]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_txd_wr_data_reg[31]_i_23_n_0\,
      CO(2) => \sig_txd_wr_data_reg[31]_i_23_n_1\,
      CO(1) => \sig_txd_wr_data_reg[31]_i_23_n_2\,
      CO(0) => \sig_txd_wr_data_reg[31]_i_23_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sig_txd_wr_data_reg[31]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \sig_txd_wr_data[31]_i_42_n_0\,
      S(2) => \sig_txd_wr_data[31]_i_43_n_0\,
      S(1) => \sig_txd_wr_data[31]_i_44_n_0\,
      S(0) => \sig_txd_wr_data[31]_i_45_n_0\
    );
\sig_txd_wr_data_reg[31]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_txd_wr_data_reg[31]_i_33_n_0\,
      CO(3) => \sig_txd_wr_data_reg[31]_i_32_n_0\,
      CO(2) => \sig_txd_wr_data_reg[31]_i_32_n_1\,
      CO(1) => \sig_txd_wr_data_reg[31]_i_32_n_2\,
      CO(0) => \sig_txd_wr_data_reg[31]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gtxd.sig_txd_packet_size_reg\(23 downto 20),
      O(3 downto 0) => R(23 downto 20),
      S(3) => \sig_txd_wr_data[31]_i_49_n_0\,
      S(2) => \sig_txd_wr_data[31]_i_50_n_0\,
      S(1) => \sig_txd_wr_data[31]_i_51_n_0\,
      S(0) => \sig_txd_wr_data[31]_i_52_n_0\
    );
\sig_txd_wr_data_reg[31]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_txd_wr_data_reg[31]_i_34_n_0\,
      CO(3) => \sig_txd_wr_data_reg[31]_i_33_n_0\,
      CO(2) => \sig_txd_wr_data_reg[31]_i_33_n_1\,
      CO(1) => \sig_txd_wr_data_reg[31]_i_33_n_2\,
      CO(0) => \sig_txd_wr_data_reg[31]_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gtxd.sig_txd_packet_size_reg\(19 downto 16),
      O(3 downto 0) => R(19 downto 16),
      S(3) => \sig_txd_wr_data[31]_i_53_n_0\,
      S(2) => \sig_txd_wr_data[31]_i_54_n_0\,
      S(1) => \sig_txd_wr_data[31]_i_55_n_0\,
      S(0) => \sig_txd_wr_data[31]_i_56_n_0\
    );
\sig_txd_wr_data_reg[31]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_txd_wr_data_reg[31]_i_46_n_0\,
      CO(3) => \sig_txd_wr_data_reg[31]_i_34_n_0\,
      CO(2) => \sig_txd_wr_data_reg[31]_i_34_n_1\,
      CO(1) => \sig_txd_wr_data_reg[31]_i_34_n_2\,
      CO(0) => \sig_txd_wr_data_reg[31]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gtxd.sig_txd_packet_size_reg\(15 downto 12),
      O(3 downto 0) => R(15 downto 12),
      S(3) => \sig_txd_wr_data[31]_i_57_n_0\,
      S(2) => \sig_txd_wr_data[31]_i_58_n_0\,
      S(1) => \sig_txd_wr_data[31]_i_59_n_0\,
      S(0) => \sig_txd_wr_data[31]_i_60_n_0\
    );
\sig_txd_wr_data_reg[31]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_txd_wr_data_reg[31]_i_47_n_0\,
      CO(3) => \sig_txd_wr_data_reg[31]_i_46_n_0\,
      CO(2) => \sig_txd_wr_data_reg[31]_i_46_n_1\,
      CO(1) => \sig_txd_wr_data_reg[31]_i_46_n_2\,
      CO(0) => \sig_txd_wr_data_reg[31]_i_46_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gtxd.sig_txd_packet_size_reg\(11 downto 8),
      O(3 downto 0) => R(11 downto 8),
      S(3) => \sig_txd_wr_data[31]_i_61_n_0\,
      S(2) => \sig_txd_wr_data[31]_i_62_n_0\,
      S(1) => \sig_txd_wr_data[31]_i_63_n_0\,
      S(0) => \sig_txd_wr_data[31]_i_64_n_0\
    );
\sig_txd_wr_data_reg[31]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_txd_wr_data_reg[31]_i_48_n_0\,
      CO(3) => \sig_txd_wr_data_reg[31]_i_47_n_0\,
      CO(2) => \sig_txd_wr_data_reg[31]_i_47_n_1\,
      CO(1) => \sig_txd_wr_data_reg[31]_i_47_n_2\,
      CO(0) => \sig_txd_wr_data_reg[31]_i_47_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gtxd.sig_txd_packet_size_reg\(7 downto 4),
      O(3 downto 0) => R(7 downto 4),
      S(3) => \sig_txd_wr_data[31]_i_65_n_0\,
      S(2) => \sig_txd_wr_data[31]_i_66_n_0\,
      S(1) => \sig_txd_wr_data[31]_i_67_n_0\,
      S(0) => \sig_txd_wr_data[31]_i_68_n_0\
    );
\sig_txd_wr_data_reg[31]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_txd_wr_data_reg[31]_i_48_n_0\,
      CO(2) => \sig_txd_wr_data_reg[31]_i_48_n_1\,
      CO(1) => \sig_txd_wr_data_reg[31]_i_48_n_2\,
      CO(0) => \sig_txd_wr_data_reg[31]_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \gtxd.sig_txd_packet_size_reg\(3 downto 0),
      O(3 downto 0) => R(3 downto 0),
      S(3) => \sig_txd_wr_data[31]_i_69_n_0\,
      S(2) => \sig_txd_wr_data[31]_i_70_n_0\,
      S(1) => \sig_txd_wr_data[31]_i_71_n_0\,
      S(0) => \sig_txd_wr_data[31]_i_72_n_0\
    );
\sig_txd_wr_data_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_txd_wr_data_reg[31]_i_8_n_0\,
      CO(3) => \NLW_sig_txd_wr_data_reg[31]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \sig_txd_wr_data_reg[31]_i_6_n_1\,
      CO(1) => \sig_txd_wr_data_reg[31]_i_6_n_2\,
      CO(0) => \sig_txd_wr_data_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sig_txd_wr_data_reg[31]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \sig_txd_wr_data[31]_i_9_n_0\,
      S(1) => \sig_txd_wr_data[31]_i_10_n_0\,
      S(0) => \sig_txd_wr_data[31]_i_11_n_0\
    );
\sig_txd_wr_data_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_txd_wr_data_reg[31]_i_12_n_0\,
      CO(3) => \NLW_sig_txd_wr_data_reg[31]_i_7_CO_UNCONNECTED\(3),
      CO(2) => eqOp0_out,
      CO(1) => \sig_txd_wr_data_reg[31]_i_7_n_2\,
      CO(0) => \sig_txd_wr_data_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sig_txd_wr_data_reg[31]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \sig_txd_wr_data[31]_i_13_n_0\,
      S(1) => \sig_txd_wr_data[31]_i_14_n_0\,
      S(0) => \sig_txd_wr_data[31]_i_15_n_0\
    );
\sig_txd_wr_data_reg[31]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_txd_wr_data_reg[31]_i_16_n_0\,
      CO(3) => \sig_txd_wr_data_reg[31]_i_8_n_0\,
      CO(2) => \sig_txd_wr_data_reg[31]_i_8_n_1\,
      CO(1) => \sig_txd_wr_data_reg[31]_i_8_n_2\,
      CO(0) => \sig_txd_wr_data_reg[31]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sig_txd_wr_data_reg[31]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \sig_txd_wr_data[31]_i_17_n_0\,
      S(2) => \sig_txd_wr_data[31]_i_18_n_0\,
      S(1) => \sig_txd_wr_data[31]_i_19_n_0\,
      S(0) => \sig_txd_wr_data[31]_i_20_n_0\
    );
\sig_txd_wr_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(3),
      Q => txd_wr_data(3),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(4),
      Q => txd_wr_data(4),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(5),
      Q => txd_wr_data(5),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(6),
      Q => txd_wr_data(6),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(7),
      Q => txd_wr_data(7),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(8),
      Q => txd_wr_data(8),
      R => \^sig_bus2ip_reset\
    );
\sig_txd_wr_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => IPIC_STATE_reg_1(0),
      D => s_axi_wdata(9),
      Q => txd_wr_data(9),
      R => \^sig_bus2ip_reset\
    );
sig_txd_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_txd_wr_en,
      Q => txd_wr_en,
      R => \MEM_DECODE_GEN[0].cs_out_i_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_fifo_mm_s is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid_i_reg : out STD_LOGIC;
    axi_str_txd_tvalid : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_str_txd_tready : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bready : in STD_LOGIC
  );
end axi_fifo_mm_s;

architecture STRUCTURE of axi_fifo_mm_s is
  signal COMP_IPIC2AXI_S_n_100 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_101 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_102 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_103 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_104 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_105 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_106 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_107 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_108 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_109 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_110 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_111 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_49 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_51 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_52 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_53 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_54 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_55 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_56 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_57 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_58 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_59 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_60 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_61 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_62 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_67 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_68 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_69 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_7 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_71 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_72 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_73 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_74 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_75 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_76 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_77 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_78 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_79 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_8 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_80 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_81 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_82 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_83 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_84 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_85 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_86 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_87 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_88 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_89 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_90 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_91 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_92 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_93 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_94 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_95 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_96 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_97 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_98 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_99 : STD_LOGIC;
  signal COMP_IPIF_n_10 : STD_LOGIC;
  signal COMP_IPIF_n_24 : STD_LOGIC;
  signal COMP_IPIF_n_25 : STD_LOGIC;
  signal COMP_IPIF_n_26 : STD_LOGIC;
  signal COMP_IPIF_n_27 : STD_LOGIC;
  signal COMP_IPIF_n_28 : STD_LOGIC;
  signal COMP_IPIF_n_29 : STD_LOGIC;
  signal COMP_IPIF_n_30 : STD_LOGIC;
  signal COMP_IPIF_n_31 : STD_LOGIC;
  signal COMP_IPIF_n_32 : STD_LOGIC;
  signal COMP_IPIF_n_33 : STD_LOGIC;
  signal COMP_IPIF_n_34 : STD_LOGIC;
  signal COMP_IPIF_n_35 : STD_LOGIC;
  signal COMP_IPIF_n_36 : STD_LOGIC;
  signal COMP_IPIF_n_37 : STD_LOGIC;
  signal COMP_IPIF_n_38 : STD_LOGIC;
  signal COMP_IPIF_n_39 : STD_LOGIC;
  signal COMP_IPIF_n_40 : STD_LOGIC;
  signal COMP_IPIF_n_41 : STD_LOGIC;
  signal COMP_IPIF_n_42 : STD_LOGIC;
  signal COMP_IPIF_n_43 : STD_LOGIC;
  signal COMP_IPIF_n_44 : STD_LOGIC;
  signal COMP_IPIF_n_45 : STD_LOGIC;
  signal COMP_IPIF_n_47 : STD_LOGIC;
  signal COMP_IPIF_n_48 : STD_LOGIC;
  signal COMP_IPIF_n_49 : STD_LOGIC;
  signal COMP_IPIF_n_50 : STD_LOGIC;
  signal COMP_IPIF_n_51 : STD_LOGIC;
  signal COMP_IPIF_n_52 : STD_LOGIC;
  signal COMP_IPIF_n_53 : STD_LOGIC;
  signal COMP_IPIF_n_54 : STD_LOGIC;
  signal COMP_IPIF_n_55 : STD_LOGIC;
  signal COMP_IPIF_n_56 : STD_LOGIC;
  signal COMP_IPIF_n_57 : STD_LOGIC;
  signal COMP_IPIF_n_58 : STD_LOGIC;
  signal COMP_IPIF_n_59 : STD_LOGIC;
  signal COMP_IPIF_n_60 : STD_LOGIC;
  signal COMP_IPIF_n_61 : STD_LOGIC;
  signal COMP_IPIF_n_62 : STD_LOGIC;
  signal COMP_IPIF_n_63 : STD_LOGIC;
  signal COMP_IPIF_n_64 : STD_LOGIC;
  signal COMP_IPIF_n_65 : STD_LOGIC;
  signal COMP_IPIF_n_66 : STD_LOGIC;
  signal COMP_IPIF_n_67 : STD_LOGIC;
  signal COMP_IPIF_n_68 : STD_LOGIC;
  signal COMP_IPIF_n_69 : STD_LOGIC;
  signal COMP_IPIF_n_70 : STD_LOGIC;
  signal COMP_IPIF_n_72 : STD_LOGIC;
  signal COMP_IPIF_n_73 : STD_LOGIC;
  signal COMP_IPIF_n_74 : STD_LOGIC;
  signal COMP_IPIF_n_75 : STD_LOGIC;
  signal COMP_IPIF_n_76 : STD_LOGIC;
  signal COMP_IPIF_n_79 : STD_LOGIC;
  signal COMP_IPIF_n_80 : STD_LOGIC;
  signal COMP_IPIF_n_81 : STD_LOGIC;
  signal COMP_IPIF_n_82 : STD_LOGIC;
  signal COMP_IPIF_n_83 : STD_LOGIC;
  signal COMP_IPIF_n_84 : STD_LOGIC;
  signal COMP_IPIF_n_9 : STD_LOGIC;
  signal IP2Bus_Error2_in : STD_LOGIC;
  signal IPIC_STATE : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr\ : STD_LOGIC;
  signal eqOp : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\ : STD_LOGIC;
  signal p_11_in18_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rx_fg_len_empty : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal sig_Bus2IP_CS : STD_LOGIC;
  signal sig_Bus2IP_Reset : STD_LOGIC;
  signal sig_Bus2IP_WrCE : STD_LOGIC_VECTOR ( 10 to 10 );
  signal sig_ip2bus_data : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal sig_ip2bus_data_0 : STD_LOGIC_VECTOR ( 10 to 31 );
  signal sig_rxd_rd_en40_out : STD_LOGIC;
  signal sig_txd_sb_wr_en : STD_LOGIC;
  signal sig_txd_wr_en : STD_LOGIC;
begin
  s_axi_arready <= \^s_axi_arready\;
  s_axi_wready <= \^s_axi_wready\;
COMP_IPIC2AXI_S: entity work.ipic2axi_s
     port map (
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      Bus_RNW_reg_reg => COMP_IPIF_n_9,
      Bus_RNW_reg_reg_0 => COMP_IPIF_n_24,
      Bus_RNW_reg_reg_1 => COMP_IPIF_n_25,
      Bus_RNW_reg_reg_2 => COMP_IPIF_n_26,
      Bus_RNW_reg_reg_3 => COMP_IPIF_n_70,
      Bus_RNW_reg_reg_4 => COMP_IPIF_n_27,
      Bus_RNW_reg_reg_5 => COMP_IPIF_n_76,
      Bus_RNW_reg_reg_6 => COMP_IPIF_n_10,
      Bus_RNW_reg_reg_7 => COMP_IPIF_n_80,
      Bus_RNW_reg_reg_8 => COMP_IPIF_n_52,
      Bus_RNW_reg_reg_9(12) => COMP_IPIF_n_28,
      Bus_RNW_reg_reg_9(11) => COMP_IPIF_n_29,
      Bus_RNW_reg_reg_9(10) => COMP_IPIF_n_30,
      Bus_RNW_reg_reg_9(9) => COMP_IPIF_n_31,
      Bus_RNW_reg_reg_9(8) => COMP_IPIF_n_32,
      Bus_RNW_reg_reg_9(7) => COMP_IPIF_n_33,
      Bus_RNW_reg_reg_9(6) => COMP_IPIF_n_34,
      Bus_RNW_reg_reg_9(5) => COMP_IPIF_n_35,
      Bus_RNW_reg_reg_9(4) => COMP_IPIF_n_36,
      Bus_RNW_reg_reg_9(3) => COMP_IPIF_n_37,
      Bus_RNW_reg_reg_9(2) => COMP_IPIF_n_38,
      Bus_RNW_reg_reg_9(1) => COMP_IPIF_n_39,
      Bus_RNW_reg_reg_9(0) => COMP_IPIF_n_40,
      D(12) => sig_ip2bus_data_0(10),
      D(11) => sig_ip2bus_data_0(11),
      D(10) => sig_ip2bus_data_0(12),
      D(9) => sig_ip2bus_data_0(13),
      D(8) => sig_ip2bus_data_0(14),
      D(7) => sig_ip2bus_data_0(15),
      D(6) => sig_ip2bus_data_0(16),
      D(5) => sig_ip2bus_data_0(17),
      D(4) => sig_ip2bus_data_0(18),
      D(3) => sig_ip2bus_data_0(19),
      D(2) => sig_ip2bus_data_0(20),
      D(1) => sig_ip2bus_data_0(21),
      D(0) => sig_ip2bus_data_0(31),
      E(0) => COMP_IPIF_n_53,
      \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\ => \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\ => COMP_IPIF_n_58,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ => COMP_IPIF_n_51,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ => COMP_IPIF_n_64,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1\ => COMP_IPIF_n_63,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_2\ => COMP_IPIF_n_62,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_3\ => COMP_IPIF_n_61,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_4\ => COMP_IPIF_n_60,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_5\ => COMP_IPIF_n_59,
      \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\ => \^s_axi_arready\,
      \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0\ => \^s_axi_wready\,
      \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]\ => COMP_IPIF_n_54,
      \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]\ => COMP_IPIF_n_66,
      \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\ => \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]\ => COMP_IPIF_n_42,
      \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]_0\ => COMP_IPIF_n_41,
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ => \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ => COMP_IPIF_n_68,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\ => COMP_IPIF_n_72,
      IP2Bus_Error2_in => IP2Bus_Error2_in,
      IPIC_STATE => IPIC_STATE,
      IPIC_STATE_reg_0 => COMP_IPIF_n_65,
      IPIC_STATE_reg_1(0) => COMP_IPIF_n_56,
      \MEM_DECODE_GEN[0].cs_out_i_reg[0]\ => COMP_IPIF_n_43,
      \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0\ => COMP_IPIF_n_69,
      \MEM_DataBus_Write_Data_reg[0]\ => COMP_IPIF_n_67,
      \MEM_DataBus_Write_Data_reg[10]\ => COMP_IPIF_n_48,
      \MEM_DataBus_Write_Data_reg[11]\ => COMP_IPIF_n_47,
      \MEM_DataBus_Write_Data_reg[12]\ => COMP_IPIF_n_45,
      \MEM_DataBus_Write_Data_reg[1]\ => COMP_IPIF_n_75,
      \MEM_DataBus_Write_Data_reg[1]_0\ => COMP_IPIF_n_82,
      \MEM_DataBus_Write_Data_reg[2]\ => COMP_IPIF_n_74,
      \MEM_DataBus_Write_Data_reg[2]_0\ => COMP_IPIF_n_81,
      \MEM_DataBus_Write_Data_reg[4]\ => COMP_IPIF_n_57,
      \MEM_DataBus_Write_Data_reg[5]\ => COMP_IPIF_n_50,
      \MEM_DataBus_Write_Data_reg[9]\ => COMP_IPIF_n_49,
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => COMP_IPIF_n_44,
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      axi_str_txd_tready => axi_str_txd_tready,
      axi_str_txd_tvalid => axi_str_txd_tvalid,
      bus2ip_rnw_i_reg => COMP_IPIF_n_55,
      bus2ip_rnw_i_reg_0 => COMP_IPIF_n_79,
      \count_reg[3]\(0) => \grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg__0\(0),
      cs_ce_clr => \I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr\,
      eqOp => eqOp,
      \gpr1.dout_i_reg[0]\ => COMP_IPIC2AXI_S_n_7,
      \grstd1.grst_full.grst_f.rst_d5_reg\ => COMP_IPIC2AXI_S_n_8,
      interrupt => interrupt,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      p_11_in18_in => p_11_in18_in,
      p_17_in => p_17_in,
      p_2_in(0) => p_2_in(1),
      rx_fg_len_empty => rx_fg_len_empty,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \s_axi_rdata_i_reg[31]\(31) => COMP_IPIC2AXI_S_n_80,
      \s_axi_rdata_i_reg[31]\(30) => COMP_IPIC2AXI_S_n_81,
      \s_axi_rdata_i_reg[31]\(29) => COMP_IPIC2AXI_S_n_82,
      \s_axi_rdata_i_reg[31]\(28) => COMP_IPIC2AXI_S_n_83,
      \s_axi_rdata_i_reg[31]\(27) => COMP_IPIC2AXI_S_n_84,
      \s_axi_rdata_i_reg[31]\(26) => COMP_IPIC2AXI_S_n_85,
      \s_axi_rdata_i_reg[31]\(25) => COMP_IPIC2AXI_S_n_86,
      \s_axi_rdata_i_reg[31]\(24) => COMP_IPIC2AXI_S_n_87,
      \s_axi_rdata_i_reg[31]\(23) => COMP_IPIC2AXI_S_n_88,
      \s_axi_rdata_i_reg[31]\(22) => COMP_IPIC2AXI_S_n_89,
      \s_axi_rdata_i_reg[31]\(21) => COMP_IPIC2AXI_S_n_90,
      \s_axi_rdata_i_reg[31]\(20) => COMP_IPIC2AXI_S_n_91,
      \s_axi_rdata_i_reg[31]\(19) => COMP_IPIC2AXI_S_n_92,
      \s_axi_rdata_i_reg[31]\(18) => COMP_IPIC2AXI_S_n_93,
      \s_axi_rdata_i_reg[31]\(17) => COMP_IPIC2AXI_S_n_94,
      \s_axi_rdata_i_reg[31]\(16) => COMP_IPIC2AXI_S_n_95,
      \s_axi_rdata_i_reg[31]\(15) => COMP_IPIC2AXI_S_n_96,
      \s_axi_rdata_i_reg[31]\(14) => COMP_IPIC2AXI_S_n_97,
      \s_axi_rdata_i_reg[31]\(13) => COMP_IPIC2AXI_S_n_98,
      \s_axi_rdata_i_reg[31]\(12) => COMP_IPIC2AXI_S_n_99,
      \s_axi_rdata_i_reg[31]\(11) => COMP_IPIC2AXI_S_n_100,
      \s_axi_rdata_i_reg[31]\(10) => COMP_IPIC2AXI_S_n_101,
      \s_axi_rdata_i_reg[31]\(9) => COMP_IPIC2AXI_S_n_102,
      \s_axi_rdata_i_reg[31]\(8) => COMP_IPIC2AXI_S_n_103,
      \s_axi_rdata_i_reg[31]\(7) => COMP_IPIC2AXI_S_n_104,
      \s_axi_rdata_i_reg[31]\(6) => COMP_IPIC2AXI_S_n_105,
      \s_axi_rdata_i_reg[31]\(5) => COMP_IPIC2AXI_S_n_106,
      \s_axi_rdata_i_reg[31]\(4) => COMP_IPIC2AXI_S_n_107,
      \s_axi_rdata_i_reg[31]\(3) => COMP_IPIC2AXI_S_n_108,
      \s_axi_rdata_i_reg[31]\(2) => COMP_IPIC2AXI_S_n_109,
      \s_axi_rdata_i_reg[31]\(1) => COMP_IPIC2AXI_S_n_110,
      \s_axi_rdata_i_reg[31]\(0) => COMP_IPIC2AXI_S_n_111,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      sig_Bus2IP_CS => sig_Bus2IP_CS,
      sig_Bus2IP_Reset => sig_Bus2IP_Reset,
      sig_Bus2IP_WrCE(0) => sig_Bus2IP_WrCE(10),
      sig_ip2bus_data(1 downto 0) => sig_ip2bus_data(11 downto 10),
      \sig_ip2bus_data_reg[0]_0\ => COMP_IPIC2AXI_S_n_49,
      \sig_ip2bus_data_reg[10]_0\ => COMP_IPIC2AXI_S_n_53,
      \sig_ip2bus_data_reg[10]_1\(5) => COMP_IPIC2AXI_S_n_71,
      \sig_ip2bus_data_reg[10]_1\(4) => COMP_IPIC2AXI_S_n_72,
      \sig_ip2bus_data_reg[10]_1\(3) => COMP_IPIC2AXI_S_n_73,
      \sig_ip2bus_data_reg[10]_1\(2) => COMP_IPIC2AXI_S_n_74,
      \sig_ip2bus_data_reg[10]_1\(1) => COMP_IPIC2AXI_S_n_75,
      \sig_ip2bus_data_reg[10]_1\(0) => COMP_IPIC2AXI_S_n_76,
      \sig_ip2bus_data_reg[10]_2\(2) => COMP_IPIC2AXI_S_n_77,
      \sig_ip2bus_data_reg[10]_2\(1) => COMP_IPIC2AXI_S_n_78,
      \sig_ip2bus_data_reg[10]_2\(0) => COMP_IPIC2AXI_S_n_79,
      \sig_ip2bus_data_reg[11]_0\ => COMP_IPIC2AXI_S_n_52,
      \sig_ip2bus_data_reg[12]_0\ => COMP_IPIC2AXI_S_n_51,
      \sig_ip2bus_data_reg[13]_0\ => COMP_IPIC2AXI_S_n_54,
      \sig_ip2bus_data_reg[13]_1\ => COMP_IPIC2AXI_S_n_55,
      \sig_ip2bus_data_reg[14]_0\ => COMP_IPIC2AXI_S_n_56,
      \sig_ip2bus_data_reg[15]_0\ => COMP_IPIC2AXI_S_n_57,
      \sig_ip2bus_data_reg[16]_0\ => COMP_IPIC2AXI_S_n_58,
      \sig_ip2bus_data_reg[17]_0\ => COMP_IPIC2AXI_S_n_59,
      \sig_ip2bus_data_reg[18]_0\ => COMP_IPIC2AXI_S_n_60,
      \sig_ip2bus_data_reg[19]_0\ => COMP_IPIC2AXI_S_n_61,
      \sig_ip2bus_data_reg[31]_0\ => COMP_IPIC2AXI_S_n_62,
      \sig_register_array_reg[0][0]_0\ => COMP_IPIC2AXI_S_n_68,
      \sig_register_array_reg[0][4]_0\ => COMP_IPIC2AXI_S_n_69,
      sig_rx_channel_reset_reg_0 => COMP_IPIF_n_83,
      sig_rxd_rd_en40_out => sig_rxd_rd_en40_out,
      sig_tx_channel_reset_reg_0 => COMP_IPIF_n_84,
      sig_tx_channel_reset_reg_1 => COMP_IPIF_n_73,
      sig_txd_sb_wr_en => sig_txd_sb_wr_en,
      \sig_txd_wr_data_reg[31]_0\ => COMP_IPIC2AXI_S_n_67,
      sig_txd_wr_en => sig_txd_wr_en,
      srst_wrst_busy => \grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\
    );
COMP_IPIF: entity work.axi_lite_ipif
     port map (
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      D(12) => sig_ip2bus_data_0(10),
      D(11) => sig_ip2bus_data_0(11),
      D(10) => sig_ip2bus_data_0(12),
      D(9) => sig_ip2bus_data_0(13),
      D(8) => sig_ip2bus_data_0(14),
      D(7) => sig_ip2bus_data_0(15),
      D(6) => sig_ip2bus_data_0(16),
      D(5) => sig_ip2bus_data_0(17),
      D(4) => sig_ip2bus_data_0(18),
      D(3) => sig_ip2bus_data_0(19),
      D(2) => sig_ip2bus_data_0(20),
      D(1) => sig_ip2bus_data_0(21),
      D(0) => sig_ip2bus_data_0(31),
      E(0) => COMP_IPIF_n_53,
      \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\ => \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\ => \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ => \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      IP2Bus_Error2_in => IP2Bus_Error2_in,
      IP2Bus_Error_reg => COMP_IPIF_n_73,
      IP2Bus_RdAck_reg => COMP_IPIF_n_55,
      IP2Bus_RdAck_reg_0 => \^s_axi_arready\,
      IP2Bus_WrAck_reg => COMP_IPIF_n_79,
      IP2Bus_WrAck_reg_0 => \^s_axi_wready\,
      IPIC_STATE => IPIC_STATE,
      \MEM_DataBus_Write_Data_reg[31]\ => COMP_IPIC2AXI_S_n_67,
      SR(0) => COMP_IPIF_n_44,
      \count_reg[0]\(0) => \grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg__0\(0),
      cs_ce_clr => \I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr\,
      empty_fwft_i_reg => COMP_IPIC2AXI_S_n_69,
      empty_fwft_i_reg_0 => COMP_IPIC2AXI_S_n_68,
      empty_fwft_i_reg_1 => COMP_IPIC2AXI_S_n_55,
      eqOp => eqOp,
      \goreg_bm.dout_i_reg[30]\(5) => COMP_IPIC2AXI_S_n_71,
      \goreg_bm.dout_i_reg[30]\(4) => COMP_IPIC2AXI_S_n_72,
      \goreg_bm.dout_i_reg[30]\(3) => COMP_IPIC2AXI_S_n_73,
      \goreg_bm.dout_i_reg[30]\(2) => COMP_IPIC2AXI_S_n_74,
      \goreg_bm.dout_i_reg[30]\(1) => COMP_IPIC2AXI_S_n_75,
      \goreg_bm.dout_i_reg[30]\(0) => COMP_IPIC2AXI_S_n_76,
      \goreg_dm.dout_i_reg[12]\ => COMP_IPIC2AXI_S_n_61,
      \goreg_dm.dout_i_reg[13]\ => COMP_IPIC2AXI_S_n_60,
      \goreg_dm.dout_i_reg[14]\ => COMP_IPIC2AXI_S_n_59,
      \goreg_dm.dout_i_reg[15]\ => COMP_IPIC2AXI_S_n_58,
      \goreg_dm.dout_i_reg[16]\ => COMP_IPIC2AXI_S_n_57,
      \goreg_dm.dout_i_reg[17]\ => COMP_IPIC2AXI_S_n_56,
      \goreg_dm.dout_i_reg[18]\ => COMP_IPIC2AXI_S_n_54,
      \goreg_dm.dout_i_reg[21]\(2) => COMP_IPIC2AXI_S_n_77,
      \goreg_dm.dout_i_reg[21]\(1) => COMP_IPIC2AXI_S_n_78,
      \goreg_dm.dout_i_reg[21]\(0) => COMP_IPIC2AXI_S_n_79,
      p_11_in18_in => p_11_in18_in,
      p_17_in => p_17_in,
      p_2_in(0) => p_2_in(1),
      rx_fg_len_empty => rx_fg_len_empty,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(3 downto 0) => s_axi_araddr(3 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(3 downto 0) => s_axi_awaddr(3 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(0) => s_axi_bresp(0),
      s_axi_bvalid_i_reg => s_axi_bvalid_i_reg,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(0) => s_axi_rresp(0),
      s_axi_rvalid_i_reg => s_axi_rvalid_i_reg,
      s_axi_wdata(12 downto 0) => s_axi_wdata(31 downto 19),
      s_axi_wvalid => s_axi_wvalid,
      sig_Bus2IP_CS => sig_Bus2IP_CS,
      sig_Bus2IP_Reset => sig_Bus2IP_Reset,
      sig_ip2bus_data(1 downto 0) => sig_ip2bus_data(11 downto 10),
      \sig_ip2bus_data_reg[0]\(31) => COMP_IPIC2AXI_S_n_80,
      \sig_ip2bus_data_reg[0]\(30) => COMP_IPIC2AXI_S_n_81,
      \sig_ip2bus_data_reg[0]\(29) => COMP_IPIC2AXI_S_n_82,
      \sig_ip2bus_data_reg[0]\(28) => COMP_IPIC2AXI_S_n_83,
      \sig_ip2bus_data_reg[0]\(27) => COMP_IPIC2AXI_S_n_84,
      \sig_ip2bus_data_reg[0]\(26) => COMP_IPIC2AXI_S_n_85,
      \sig_ip2bus_data_reg[0]\(25) => COMP_IPIC2AXI_S_n_86,
      \sig_ip2bus_data_reg[0]\(24) => COMP_IPIC2AXI_S_n_87,
      \sig_ip2bus_data_reg[0]\(23) => COMP_IPIC2AXI_S_n_88,
      \sig_ip2bus_data_reg[0]\(22) => COMP_IPIC2AXI_S_n_89,
      \sig_ip2bus_data_reg[0]\(21) => COMP_IPIC2AXI_S_n_90,
      \sig_ip2bus_data_reg[0]\(20) => COMP_IPIC2AXI_S_n_91,
      \sig_ip2bus_data_reg[0]\(19) => COMP_IPIC2AXI_S_n_92,
      \sig_ip2bus_data_reg[0]\(18) => COMP_IPIC2AXI_S_n_93,
      \sig_ip2bus_data_reg[0]\(17) => COMP_IPIC2AXI_S_n_94,
      \sig_ip2bus_data_reg[0]\(16) => COMP_IPIC2AXI_S_n_95,
      \sig_ip2bus_data_reg[0]\(15) => COMP_IPIC2AXI_S_n_96,
      \sig_ip2bus_data_reg[0]\(14) => COMP_IPIC2AXI_S_n_97,
      \sig_ip2bus_data_reg[0]\(13) => COMP_IPIC2AXI_S_n_98,
      \sig_ip2bus_data_reg[0]\(12) => COMP_IPIC2AXI_S_n_99,
      \sig_ip2bus_data_reg[0]\(11) => COMP_IPIC2AXI_S_n_100,
      \sig_ip2bus_data_reg[0]\(10) => COMP_IPIC2AXI_S_n_101,
      \sig_ip2bus_data_reg[0]\(9) => COMP_IPIC2AXI_S_n_102,
      \sig_ip2bus_data_reg[0]\(8) => COMP_IPIC2AXI_S_n_103,
      \sig_ip2bus_data_reg[0]\(7) => COMP_IPIC2AXI_S_n_104,
      \sig_ip2bus_data_reg[0]\(6) => COMP_IPIC2AXI_S_n_105,
      \sig_ip2bus_data_reg[0]\(5) => COMP_IPIC2AXI_S_n_106,
      \sig_ip2bus_data_reg[0]\(4) => COMP_IPIC2AXI_S_n_107,
      \sig_ip2bus_data_reg[0]\(3) => COMP_IPIC2AXI_S_n_108,
      \sig_ip2bus_data_reg[0]\(2) => COMP_IPIC2AXI_S_n_109,
      \sig_ip2bus_data_reg[0]\(1) => COMP_IPIC2AXI_S_n_110,
      \sig_ip2bus_data_reg[0]\(0) => COMP_IPIC2AXI_S_n_111,
      \sig_ip2bus_data_reg[12]\ => COMP_IPIF_n_26,
      \sig_ip2bus_data_reg[12]_0\ => COMP_IPIF_n_27,
      \sig_ip2bus_data_reg[12]_1\ => COMP_IPIF_n_70,
      \sig_ip2bus_data_reg[13]\ => COMP_IPIF_n_24,
      \sig_ip2bus_data_reg[13]_0\ => COMP_IPIF_n_25,
      sig_rd_rlen_reg => COMP_IPIF_n_68,
      \sig_register_array_reg[0][0]\ => COMP_IPIF_n_67,
      \sig_register_array_reg[0][0]_0\ => COMP_IPIF_n_76,
      \sig_register_array_reg[0][10]\ => COMP_IPIF_n_48,
      \sig_register_array_reg[0][10]_0\ => COMP_IPIF_n_61,
      \sig_register_array_reg[0][10]_1\ => COMP_IPIC2AXI_S_n_53,
      \sig_register_array_reg[0][11]\ => COMP_IPIF_n_47,
      \sig_register_array_reg[0][11]_0\ => COMP_IPIF_n_60,
      \sig_register_array_reg[0][11]_1\ => COMP_IPIC2AXI_S_n_52,
      \sig_register_array_reg[0][12]\ => COMP_IPIF_n_45,
      \sig_register_array_reg[0][12]_0\ => COMP_IPIF_n_59,
      \sig_register_array_reg[0][12]_1\ => COMP_IPIC2AXI_S_n_51,
      \sig_register_array_reg[0][1]\ => COMP_IPIF_n_69,
      \sig_register_array_reg[0][1]_0\ => COMP_IPIF_n_75,
      \sig_register_array_reg[0][1]_1\ => COMP_IPIF_n_82,
      \sig_register_array_reg[0][2]\ => COMP_IPIF_n_74,
      \sig_register_array_reg[0][2]_0\ => COMP_IPIF_n_81,
      \sig_register_array_reg[0][3]\ => COMP_IPIF_n_51,
      \sig_register_array_reg[0][3]_0\ => COMP_IPIF_n_58,
      \sig_register_array_reg[0][3]_1\ => COMP_IPIF_n_64,
      \sig_register_array_reg[0][3]_2\ => COMP_IPIF_n_80,
      \sig_register_array_reg[0][4]\ => COMP_IPIF_n_57,
      \sig_register_array_reg[0][5]\ => COMP_IPIF_n_50,
      \sig_register_array_reg[0][5]_0\ => COMP_IPIF_n_63,
      \sig_register_array_reg[0][6]\ => COMP_IPIF_n_52,
      \sig_register_array_reg[0][6]_0\ => COMP_IPIF_n_66,
      \sig_register_array_reg[0][7]\ => COMP_IPIF_n_42,
      \sig_register_array_reg[0][7]_0\ => COMP_IPIF_n_65,
      \sig_register_array_reg[0][8]\ => COMP_IPIF_n_41,
      \sig_register_array_reg[0][9]\ => COMP_IPIF_n_49,
      \sig_register_array_reg[0][9]_0\ => COMP_IPIF_n_62,
      \sig_register_array_reg[1][0]\(12) => COMP_IPIF_n_28,
      \sig_register_array_reg[1][0]\(11) => COMP_IPIF_n_29,
      \sig_register_array_reg[1][0]\(10) => COMP_IPIF_n_30,
      \sig_register_array_reg[1][0]\(9) => COMP_IPIF_n_31,
      \sig_register_array_reg[1][0]\(8) => COMP_IPIF_n_32,
      \sig_register_array_reg[1][0]\(7) => COMP_IPIF_n_33,
      \sig_register_array_reg[1][0]\(6) => COMP_IPIF_n_34,
      \sig_register_array_reg[1][0]\(5) => COMP_IPIF_n_35,
      \sig_register_array_reg[1][0]\(4) => COMP_IPIF_n_36,
      \sig_register_array_reg[1][0]\(3) => COMP_IPIF_n_37,
      \sig_register_array_reg[1][0]\(2) => COMP_IPIF_n_38,
      \sig_register_array_reg[1][0]\(1) => COMP_IPIF_n_39,
      \sig_register_array_reg[1][0]\(0) => COMP_IPIF_n_40,
      \sig_register_array_reg[1][0]_0\(0) => sig_Bus2IP_WrCE(10),
      \sig_register_array_reg[1][0]_1\ => COMP_IPIF_n_54,
      sig_rx_channel_reset_reg => COMP_IPIF_n_83,
      sig_rx_channel_reset_reg_0 => COMP_IPIC2AXI_S_n_49,
      sig_rx_channel_reset_reg_1 => COMP_IPIC2AXI_S_n_62,
      sig_rx_channel_reset_reg_2 => COMP_IPIC2AXI_S_n_7,
      sig_rxd_rd_en40_out => sig_rxd_rd_en40_out,
      sig_rxd_rd_en_reg => COMP_IPIF_n_72,
      sig_str_rst_reg => COMP_IPIF_n_9,
      sig_str_rst_reg_0 => COMP_IPIF_n_10,
      sig_tx_channel_reset_reg => COMP_IPIF_n_84,
      sig_tx_channel_reset_reg_0 => COMP_IPIC2AXI_S_n_8,
      sig_txd_sb_wr_en => sig_txd_sb_wr_en,
      sig_txd_sb_wr_en_reg => COMP_IPIF_n_43,
      \sig_txd_wr_data_reg[31]\(0) => COMP_IPIF_n_56,
      sig_txd_wr_en => sig_txd_wr_en,
      srst_wrst_busy => \grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/srst_wrst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity d_microblaze_axi_fifo_mm_s_0_0 is
  port (
    interrupt : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    axi_str_txd_tvalid : out STD_LOGIC;
    axi_str_txd_tready : in STD_LOGIC;
    axi_str_txd_tlast : out STD_LOGIC;
    axi_str_txd_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of d_microblaze_axi_fifo_mm_s_0_0 : entity is "d_microblaze_axi_fifo_mm_s_0_0,axi_fifo_mm_s,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of d_microblaze_axi_fifo_mm_s_0_0 : entity is "d_microblaze_axi_fifo_mm_s_0_0,axi_fifo_mm_s,{x_ipProduct=Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_fifo_mm_s,x_ipVersion=4.1,x_ipCoreRevision=4,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_FAMILY=kintex7,C_S_AXI_ID_WIDTH=4,C_S_AXI_ADDR_WIDTH=32,C_S_AXI_DATA_WIDTH=32,C_S_AXI4_DATA_WIDTH=32,C_TX_FIFO_DEPTH=512,C_RX_FIFO_DEPTH=512,C_TX_FIFO_PF_THRESHOLD=507,C_TX_FIFO_PE_THRESHOLD=2,C_RX_FIFO_PF_THRESHOLD=507,C_RX_FIFO_PE_THRESHOLD=2,C_USE_TX_CUT_THROUGH=0,C_DATA_INTERFACE_TYPE=0,C_BASEADDR=0x44A00000,C_HIGHADDR=0x44A0FFFF,C_AXI4_BASEADDR=0x80001000,C_AXI4_HIGHADDR=0x80002FFF,C_HAS_AXIS_TID=0,C_HAS_AXIS_TDEST=0,C_HAS_AXIS_TUSER=0,C_HAS_AXIS_TSTRB=0,C_HAS_AXIS_TKEEP=0,C_AXIS_TID_WIDTH=4,C_AXIS_TDEST_WIDTH=4,C_AXIS_TUSER_WIDTH=4,C_USE_RX_CUT_THROUGH=0,C_USE_TX_DATA=1,C_USE_TX_CTRL=0,C_USE_RX_DATA=1}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of d_microblaze_axi_fifo_mm_s_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of d_microblaze_axi_fifo_mm_s_0_0 : entity is "axi_fifo_mm_s,Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4";
end d_microblaze_axi_fifo_mm_s_0_0;

architecture STRUCTURE of d_microblaze_axi_fifo_mm_s_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_bresp\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^s_axi_rresp\ : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  s_axi_awready <= \^s_axi_awready\;
  s_axi_bresp(1) <= \^s_axi_bresp\(1);
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \^s_axi_rresp\(1);
  s_axi_rresp(0) <= \<const0>\;
  s_axi_wready <= \^s_axi_awready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.axi_fifo_mm_s
     port map (
      Q(32 downto 1) => axi_str_txd_tdata(31 downto 0),
      Q(0) => axi_str_txd_tlast,
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      axi_str_txd_tready => axi_str_txd_tready,
      axi_str_txd_tvalid => axi_str_txd_tvalid,
      interrupt => interrupt,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(3 downto 0) => s_axi_araddr(5 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(3 downto 0) => s_axi_awaddr(5 downto 2),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(0) => \^s_axi_bresp\(1),
      s_axi_bvalid_i_reg => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(0) => \^s_axi_rresp\(1),
      s_axi_rvalid_i_reg => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => \^s_axi_awready\,
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity d_microblaze is
  port (
    ACLK : out STD_LOGIC;
    AXI_STR_RXD_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_STR_RXD_tlast : in STD_LOGIC;
    AXI_STR_RXD_tready : out STD_LOGIC;
    AXI_STR_RXD_tvalid : in STD_LOGIC;
    AXI_STR_TXD_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_STR_TXD_tlast : out STD_LOGIC;
    AXI_STR_TXD_tready : in STD_LOGIC;
    AXI_STR_TXD_tvalid : out STD_LOGIC;
    GPIO1_tri_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    GPIO2_tri_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sys_clock : in STD_LOGIC;
    sys_reset : in STD_LOGIC
  );
  attribute core_generation_info : string;
  attribute core_generation_info of d_microblaze : entity is "d_microblaze,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=d_microblaze,x_ipVersion=1.00.a,x_ipLanguage=VHDL,numBlks=16,numReposBlks=11,numNonXlnxBlks=0,numHierBlks=5,maxHierDepth=1,da_axi4_cnt=2,da_board_cnt=1,da_mb_cnt=1,synth_mode=Global}";
  attribute hw_handoff : string;
  attribute hw_handoff of d_microblaze : entity is "d_microblaze.hwdef";
end d_microblaze;

architecture STRUCTURE of d_microblaze is
  signal \^aclk\ : STD_LOGIC;
  signal clk_wiz_1_locked : STD_LOGIC;
  signal microblaze_0_M_AXI_DP_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_M_AXI_DP_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_0_M_AXI_DP_ARREADY : STD_LOGIC;
  signal microblaze_0_M_AXI_DP_ARVALID : STD_LOGIC;
  signal microblaze_0_M_AXI_DP_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_M_AXI_DP_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_0_M_AXI_DP_AWREADY : STD_LOGIC;
  signal microblaze_0_M_AXI_DP_AWVALID : STD_LOGIC;
  signal microblaze_0_M_AXI_DP_BREADY : STD_LOGIC;
  signal microblaze_0_M_AXI_DP_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_M_AXI_DP_BVALID : STD_LOGIC;
  signal microblaze_0_M_AXI_DP_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_M_AXI_DP_RREADY : STD_LOGIC;
  signal microblaze_0_M_AXI_DP_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_M_AXI_DP_RVALID : STD_LOGIC;
  signal microblaze_0_M_AXI_DP_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_M_AXI_DP_WREADY : STD_LOGIC;
  signal microblaze_0_M_AXI_DP_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_M_AXI_DP_WVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M00_AXI_ARADDR : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal microblaze_0_axi_periph_M00_AXI_ARREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M00_AXI_ARVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M00_AXI_AWADDR : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal microblaze_0_axi_periph_M00_AXI_AWREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M00_AXI_AWVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M00_AXI_BREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M00_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M00_AXI_BVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M00_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M00_AXI_RREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M00_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M00_AXI_RVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M00_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M00_AXI_WREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M00_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M00_AXI_WVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M01_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M01_AXI_ARREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M01_AXI_ARVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M01_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M01_AXI_AWREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M01_AXI_AWVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M01_AXI_BREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M01_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M01_AXI_BVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M01_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M01_AXI_RREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M01_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M01_AXI_RVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M01_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M01_AXI_WREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M01_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M01_AXI_WVALID : STD_LOGIC;
  signal microblaze_0_dlmb_1_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_1_ADDRSTROBE : STD_LOGIC;
  signal microblaze_0_dlmb_1_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_0_dlmb_1_CE : STD_LOGIC;
  signal microblaze_0_dlmb_1_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_1_READSTROBE : STD_LOGIC;
  signal microblaze_0_dlmb_1_READY : STD_LOGIC;
  signal microblaze_0_dlmb_1_UE : STD_LOGIC;
  signal microblaze_0_dlmb_1_WAIT : STD_LOGIC;
  signal microblaze_0_dlmb_1_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_1_WRITESTROBE : STD_LOGIC;
  signal microblaze_0_ilmb_1_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_ilmb_1_ADDRSTROBE : STD_LOGIC;
  signal microblaze_0_ilmb_1_CE : STD_LOGIC;
  signal microblaze_0_ilmb_1_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_ilmb_1_READSTROBE : STD_LOGIC;
  signal microblaze_0_ilmb_1_READY : STD_LOGIC;
  signal microblaze_0_ilmb_1_UE : STD_LOGIC;
  signal microblaze_0_ilmb_1_WAIT : STD_LOGIC;
  signal rst_clk_wiz_1_100M_bus_struct_reset : STD_LOGIC;
  signal rst_clk_wiz_1_100M_interconnect_aresetn : STD_LOGIC;
  signal rst_clk_wiz_1_100M_mb_reset : STD_LOGIC;
  signal rst_clk_wiz_1_100M_peripheral_aresetn_0 : STD_LOGIC;
  signal NLW_axi_fifo_mm_s_0_interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_fifo_mm_s_0_mm2s_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_fifo_mm_s_0_s2mm_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_microblaze_0_M0_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_microblaze_0_M0_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_microblaze_0_S0_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_microblaze_0_Interrupt_Ack_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 1 );
  signal NLW_microblaze_0_M0_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_microblaze_0_axi_periph_M00_AXI_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 9 );
  signal NLW_microblaze_0_axi_periph_M00_AXI_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 9 );
  signal NLW_rst_clk_wiz_1_100M_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axi_fifo_mm_s_0 : label is "d_microblaze_axi_fifo_mm_s_0_0,axi_fifo_mm_s,{}";
  attribute core_generation_info of axi_fifo_mm_s_0 : label is "d_microblaze_axi_fifo_mm_s_0_0,axi_fifo_mm_s,{x_ipProduct=Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_fifo_mm_s,x_ipVersion=4.1,x_ipCoreRevision=4,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_FAMILY=kintex7,C_S_AXI_ID_WIDTH=4,C_S_AXI_ADDR_WIDTH=32,C_S_AXI_DATA_WIDTH=32,C_S_AXI4_DATA_WIDTH=32,C_TX_FIFO_DEPTH=512,C_RX_FIFO_DEPTH=512,C_TX_FIFO_PF_THRESHOLD=507,C_TX_FIFO_PE_THRESHOLD=2,C_RX_FIFO_PF_THRESHOLD=507,C_RX_FIFO_PE_THRESHOLD=2,C_USE_TX_CUT_THROUGH=0,C_DATA_INTERFACE_TYPE=0,C_BASEADDR=0x44A00000,C_HIGHADDR=0x44A0FFFF,C_AXI4_BASEADDR=0x80001000,C_AXI4_HIGHADDR=0x80002FFF,C_HAS_AXIS_TID=0,C_HAS_AXIS_TDEST=0,C_HAS_AXIS_TUSER=0,C_HAS_AXIS_TSTRB=0,C_HAS_AXIS_TKEEP=0,C_AXIS_TID_WIDTH=4,C_AXIS_TDEST_WIDTH=4,C_AXIS_TUSER_WIDTH=4,C_USE_RX_CUT_THROUGH=0,C_USE_TX_DATA=1,C_USE_TX_CTRL=0,C_USE_RX_DATA=1}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of axi_fifo_mm_s_0 : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of axi_fifo_mm_s_0 : label is "axi_fifo_mm_s,Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4";
  attribute CHECK_LICENSE_TYPE of axi_gpio_0 : label is "d_microblaze_axi_gpio_0_0,axi_gpio,{}";
  attribute core_generation_info of axi_gpio_0 : label is "d_microblaze_axi_gpio_0_0,axi_gpio,{x_ipProduct=Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_gpio,x_ipVersion=2.0,x_ipCoreRevision=9,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_FAMILY=kintex7,C_S_AXI_ADDR_WIDTH=9,C_S_AXI_DATA_WIDTH=32,C_GPIO_WIDTH=32,C_GPIO2_WIDTH=32,C_ALL_INPUTS=1,C_ALL_INPUTS_2=0,C_ALL_OUTPUTS=0,C_ALL_OUTPUTS_2=1,C_INTERRUPT_PRESENT=0,C_DOUT_DEFAULT=0x00000000,C_TRI_DEFAULT=0xFFFFFFFF,C_IS_DUAL=1,C_DOUT_DEFAULT_2=0x00000000,C_TRI_DEFAULT_2=0xFFFFFFFF}";
  attribute downgradeipidentifiedwarnings of axi_gpio_0 : label is "yes";
  attribute x_core_info of axi_gpio_0 : label is "axi_gpio,Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4";
  attribute core_generation_info of clk_wiz_1 : label is "d_microblaze_clk_wiz_1_0,clk_wiz_v5_2_1,{component_name=d_microblaze_clk_wiz_1_0,use_phase_alignment=true,use_min_o_jitter=false,use_max_i_jitter=false,use_dyn_phase_shift=false,use_inclk_switchover=false,use_dyn_reconfig=false,enable_axi=0,feedback_source=FDBK_AUTO,PRIMITIVE=MMCM,num_out_clk=1,clkin1_period=10.0,clkin2_period=10.0,use_power_down=false,use_reset=false,use_locked=true,use_inclk_stopped=false,feedback_type=SINGLE,CLOCK_MGR_TYPE=NA,manual_override=false}";
  attribute CHECK_LICENSE_TYPE of microblaze_0 : label is "d_microblaze_microblaze_0_0,MicroBlaze,{}";
  attribute bmm_info_processor : string;
  attribute bmm_info_processor of microblaze_0 : label is "microblaze-le > d_microblaze microblaze_0_local_memory/dlmb_bram_if_cntlr";
  attribute core_generation_info of microblaze_0 : label is "d_microblaze_microblaze_0_0,MicroBlaze,{x_ipProduct=Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=microblaze,x_ipVersion=9.5,x_ipCoreRevision=3,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_SCO=0,C_FREQ=100000000,C_USE_CONFIG_RESET=0,C_NUM_SYNC_FF_CLK=2,C_NUM_SYNC_FF_CLK_IRQ=1,C_NUM_SYNC_FF_CLK_DEBUG=2,C_NUM_SYNC_FF_DBG_CLK=1,C_FAULT_TOLERANT=0,C_ECC_USE_CE_EXCEPTION=0,C_LOCKSTEP_SLAVE=0,C_ENDIANNESS=1,C_FAMILY=kintex7,C_DATA_SIZE=32,C_INSTANCE=d_microblaze_microblaze_0_0,C_AVOID_PRIMITIVES=0,C_AREA_OPTIMIZED=0,C_OPTIMIZATION=0,C_INTERCONNECT=2,C_BASE_VECTORS=0x00000000,C_M_AXI_DP_THREAD_ID_WIDTH=1,C_M_AXI_DP_DATA_WIDTH=32,C_M_AXI_DP_ADDR_WIDTH=32,C_M_AXI_DP_EXCLUSIVE_ACCESS=0,C_M_AXI_D_BUS_EXCEPTION=0,C_M_AXI_IP_THREAD_ID_WIDTH=1,C_M_AXI_IP_DATA_WIDTH=32,C_M_AXI_IP_ADDR_WIDTH=32,C_M_AXI_I_BUS_EXCEPTION=0,C_D_LMB=1,C_D_AXI=1,C_I_LMB=1,C_I_AXI=0,C_USE_MSR_INSTR=0,C_USE_PCMP_INSTR=0,C_USE_BARREL=0,C_USE_DIV=0,C_USE_HW_MUL=0,C_USE_FPU=0,C_USE_REORDER_INSTR=1,C_UNALIGNED_EXCEPTIONS=0,C_ILL_OPCODE_EXCEPTION=0,C_DIV_ZERO_EXCEPTION=0,C_FPU_EXCEPTION=0,C_FSL_LINKS=1,C_USE_EXTENDED_FSL_INSTR=0,C_FSL_EXCEPTION=0,C_USE_STACK_PROTECTION=0,C_IMPRECISE_EXCEPTIONS=0,C_USE_INTERRUPT=0,C_USE_EXT_BRK=0,C_USE_EXT_NM_BRK=0,C_USE_MMU=0,C_MMU_DTLB_SIZE=4,C_MMU_ITLB_SIZE=2,C_MMU_TLB_ACCESS=3,C_MMU_ZONES=16,C_MMU_PRIVILEGED_INSTR=0,C_USE_BRANCH_TARGET_CACHE=0,C_BRANCH_TARGET_CACHE_SIZE=0,C_PC_WIDTH=32,C_PVR=0,C_PVR_USER1=0x00,C_PVR_USER2=0x00000000,C_DYNAMIC_BUS_SIZING=0,C_RESET_MSR=0x00000000,C_OPCODE_0x0_ILLEGAL=0,C_DEBUG_ENABLED=0,C_NUMBER_OF_PC_BRK=1,C_NUMBER_OF_RD_ADDR_BRK=0,C_NUMBER_OF_WR_ADDR_BRK=0,C_DEBUG_EVENT_COUNTERS=5,C_DEBUG_LATENCY_COUNTERS=1,C_DEBUG_COUNTER_WIDTH=32,C_DEBUG_TRACE_SIZE=8192,C_DEBUG_EXTERNAL_TRACE=0,C_DEBUG_PROFILE_SIZE=0,C_INTERRUPT_IS_EDGE=0,C_EDGE_IS_POSITIVE=1,C_ASYNC_INTERRUPT=1,C_M0_AXIS_DATA_WIDTH=32,C_S0_AXIS_DATA_WIDTH=32,C_M1_AXIS_DATA_WIDTH=32,C_S1_AXIS_DATA_WIDTH=32,C_M2_AXIS_DATA_WIDTH=32,C_S2_AXIS_DATA_WIDTH=32,C_M3_AXIS_DATA_WIDTH=32,C_S3_AXIS_DATA_WIDTH=32,C_M4_AXIS_DATA_WIDTH=32,C_S4_AXIS_DATA_WIDTH=32,C_M5_AXIS_DATA_WIDTH=32,C_S5_AXIS_DATA_WIDTH=32,C_M6_AXIS_DATA_WIDTH=32,C_S6_AXIS_DATA_WIDTH=32,C_M7_AXIS_DATA_WIDTH=32,C_S7_AXIS_DATA_WIDTH=32,C_M8_AXIS_DATA_WIDTH=32,C_S8_AXIS_DATA_WIDTH=32,C_M9_AXIS_DATA_WIDTH=32,C_S9_AXIS_DATA_WIDTH=32,C_M10_AXIS_DATA_WIDTH=32,C_S10_AXIS_DATA_WIDTH=32,C_M11_AXIS_DATA_WIDTH=32,C_S11_AXIS_DATA_WIDTH=32,C_M12_AXIS_DATA_WIDTH=32,C_S12_AXIS_DATA_WIDTH=32,C_M13_AXIS_DATA_WIDTH=32,C_S13_AXIS_DATA_WIDTH=32,C_M14_AXIS_DATA_WIDTH=32,C_S14_AXIS_DATA_WIDTH=32,C_M15_AXIS_DATA_WIDTH=32,C_S15_AXIS_DATA_WIDTH=32,C_ICACHE_BASEADDR=0x00000000,C_ICACHE_HIGHADDR=0x3FFFFFFF,C_USE_ICACHE=0,C_ALLOW_ICACHE_WR=1,C_ADDR_TAG_BITS=17,C_CACHE_BYTE_SIZE=8192,C_ICACHE_LINE_LEN=4,C_ICACHE_ALWAYS_USED=0,C_ICACHE_STREAMS=0,C_ICACHE_VICTIMS=0,C_ICACHE_FORCE_TAG_LUTRAM=0,C_ICACHE_DATA_WIDTH=0,C_M_AXI_IC_THREAD_ID_WIDTH=1,C_M_AXI_IC_DATA_WIDTH=32,C_M_AXI_IC_ADDR_WIDTH=32,C_M_AXI_IC_USER_VALUE=31,C_M_AXI_IC_AWUSER_WIDTH=5,C_M_AXI_IC_ARUSER_WIDTH=5,C_M_AXI_IC_WUSER_WIDTH=1,C_M_AXI_IC_RUSER_WIDTH=1,C_M_AXI_IC_BUSER_WIDTH=1,C_DCACHE_BASEADDR=0x00000000,C_DCACHE_HIGHADDR=0x3FFFFFFF,C_USE_DCACHE=0,C_ALLOW_DCACHE_WR=1,C_DCACHE_ADDR_TAG=17,C_DCACHE_BYTE_SIZE=8192,C_DCACHE_LINE_LEN=4,C_DCACHE_ALWAYS_USED=0,C_DCACHE_USE_WRITEBACK=0,C_DCACHE_VICTIMS=0,C_DCACHE_FORCE_TAG_LUTRAM=0,C_DCACHE_DATA_WIDTH=0,C_M_AXI_DC_THREAD_ID_WIDTH=1,C_M_AXI_DC_DATA_WIDTH=32,C_M_AXI_DC_ADDR_WIDTH=32,C_M_AXI_DC_EXCLUSIVE_ACCESS=0,C_M_AXI_DC_USER_VALUE=31,C_M_AXI_DC_AWUSER_WIDTH=5,C_M_AXI_DC_ARUSER_WIDTH=5,C_M_AXI_DC_WUSER_WIDTH=1,C_M_AXI_DC_RUSER_WIDTH=1,C_M_AXI_DC_BUSER_WIDTH=1}";
  attribute downgradeipidentifiedwarnings of microblaze_0 : label is "yes";
  attribute x_core_info of microblaze_0 : label is "MicroBlaze,Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4";
  attribute CHECK_LICENSE_TYPE of rst_clk_wiz_1_100M : label is "d_microblaze_rst_clk_wiz_1_100M_0,proc_sys_reset,{}";
  attribute core_generation_info of rst_clk_wiz_1_100M : label is "d_microblaze_rst_clk_wiz_1_100M_0,proc_sys_reset,{x_ipProduct=Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=proc_sys_reset,x_ipVersion=5.0,x_ipCoreRevision=8,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_FAMILY=kintex7,C_EXT_RST_WIDTH=4,C_AUX_RST_WIDTH=4,C_EXT_RESET_HIGH=1,C_AUX_RESET_HIGH=0,C_NUM_BUS_RST=1,C_NUM_PERP_RST=1,C_NUM_INTERCONNECT_ARESETN=1,C_NUM_PERP_ARESETN=1}";
  attribute downgradeipidentifiedwarnings of rst_clk_wiz_1_100M : label is "yes";
  attribute x_core_info of rst_clk_wiz_1_100M : label is "proc_sys_reset,Vivado 2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4";
begin
  ACLK <= \^aclk\;
axi_fifo_mm_s_0: entity work.d_microblaze_axi_fifo_mm_s_0_0
     port map (
      axi_str_rxd_tdata(31 downto 0) => AXI_STR_RXD_tdata(31 downto 0),
      axi_str_rxd_tlast => AXI_STR_RXD_tlast,
      axi_str_rxd_tready => AXI_STR_RXD_tready,
      axi_str_rxd_tvalid => AXI_STR_RXD_tvalid,
      axi_str_txd_tdata(31 downto 0) => AXI_STR_TXD_tdata(31 downto 0),
      axi_str_txd_tlast => AXI_STR_TXD_tlast,
      axi_str_txd_tready => AXI_STR_TXD_tready,
      axi_str_txd_tvalid => AXI_STR_TXD_tvalid,
      interrupt => NLW_axi_fifo_mm_s_0_interrupt_UNCONNECTED,
      mm2s_prmry_reset_out_n => NLW_axi_fifo_mm_s_0_mm2s_prmry_reset_out_n_UNCONNECTED,
      s2mm_prmry_reset_out_n => NLW_axi_fifo_mm_s_0_s2mm_prmry_reset_out_n_UNCONNECTED,
      s_axi_aclk => \^aclk\,
      s_axi_araddr(31 downto 0) => microblaze_0_axi_periph_M01_AXI_ARADDR(31 downto 0),
      s_axi_aresetn => rst_clk_wiz_1_100M_peripheral_aresetn_0,
      s_axi_arready => microblaze_0_axi_periph_M01_AXI_ARREADY,
      s_axi_arvalid => microblaze_0_axi_periph_M01_AXI_ARVALID,
      s_axi_awaddr(31 downto 0) => microblaze_0_axi_periph_M01_AXI_AWADDR(31 downto 0),
      s_axi_awready => microblaze_0_axi_periph_M01_AXI_AWREADY,
      s_axi_awvalid => microblaze_0_axi_periph_M01_AXI_AWVALID,
      s_axi_bready => microblaze_0_axi_periph_M01_AXI_BREADY,
      s_axi_bresp(1 downto 0) => microblaze_0_axi_periph_M01_AXI_BRESP(1 downto 0),
      s_axi_bvalid => microblaze_0_axi_periph_M01_AXI_BVALID,
      s_axi_rdata(31 downto 0) => microblaze_0_axi_periph_M01_AXI_RDATA(31 downto 0),
      s_axi_rready => microblaze_0_axi_periph_M01_AXI_RREADY,
      s_axi_rresp(1 downto 0) => microblaze_0_axi_periph_M01_AXI_RRESP(1 downto 0),
      s_axi_rvalid => microblaze_0_axi_periph_M01_AXI_RVALID,
      s_axi_wdata(31 downto 0) => microblaze_0_axi_periph_M01_AXI_WDATA(31 downto 0),
      s_axi_wready => microblaze_0_axi_periph_M01_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => microblaze_0_axi_periph_M01_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => microblaze_0_axi_periph_M01_AXI_WVALID
    );
axi_gpio_0: entity work.d_microblaze_axi_gpio_0_0
     port map (
      gpio2_io_o(31 downto 0) => GPIO2_tri_o(31 downto 0),
      gpio_io_i(31 downto 0) => GPIO1_tri_i(31 downto 0),
      s_axi_aclk => \^aclk\,
      s_axi_araddr(8 downto 0) => microblaze_0_axi_periph_M00_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => rst_clk_wiz_1_100M_peripheral_aresetn_0,
      s_axi_arready => microblaze_0_axi_periph_M00_AXI_ARREADY,
      s_axi_arvalid => microblaze_0_axi_periph_M00_AXI_ARVALID,
      s_axi_awaddr(8 downto 0) => microblaze_0_axi_periph_M00_AXI_AWADDR(8 downto 0),
      s_axi_awready => microblaze_0_axi_periph_M00_AXI_AWREADY,
      s_axi_awvalid => microblaze_0_axi_periph_M00_AXI_AWVALID,
      s_axi_bready => microblaze_0_axi_periph_M00_AXI_BREADY,
      s_axi_bresp(1 downto 0) => microblaze_0_axi_periph_M00_AXI_BRESP(1 downto 0),
      s_axi_bvalid => microblaze_0_axi_periph_M00_AXI_BVALID,
      s_axi_rdata(31 downto 0) => microblaze_0_axi_periph_M00_AXI_RDATA(31 downto 0),
      s_axi_rready => microblaze_0_axi_periph_M00_AXI_RREADY,
      s_axi_rresp(1 downto 0) => microblaze_0_axi_periph_M00_AXI_RRESP(1 downto 0),
      s_axi_rvalid => microblaze_0_axi_periph_M00_AXI_RVALID,
      s_axi_wdata(31 downto 0) => microblaze_0_axi_periph_M00_AXI_WDATA(31 downto 0),
      s_axi_wready => microblaze_0_axi_periph_M00_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => microblaze_0_axi_periph_M00_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => microblaze_0_axi_periph_M00_AXI_WVALID
    );
clk_wiz_1: entity work.d_microblaze_clk_wiz_1_0
     port map (
      clk_in1 => sys_clock,
      clk_out1 => \^aclk\,
      locked => clk_wiz_1_locked
    );
microblaze_0: entity work.d_microblaze_microblaze_0_0
     port map (
      Byte_Enable(0 to 3) => microblaze_0_dlmb_1_BE(0 to 3),
      Clk => \^aclk\,
      DCE => microblaze_0_dlmb_1_CE,
      DReady => microblaze_0_dlmb_1_READY,
      DUE => microblaze_0_dlmb_1_UE,
      DWait => microblaze_0_dlmb_1_WAIT,
      D_AS => microblaze_0_dlmb_1_ADDRSTROBE,
      Data_Addr(0 to 31) => microblaze_0_dlmb_1_ABUS(0 to 31),
      Data_Read(0 to 31) => microblaze_0_dlmb_1_READDBUS(0 to 31),
      Data_Write(0 to 31) => microblaze_0_dlmb_1_WRITEDBUS(0 to 31),
      ICE => microblaze_0_ilmb_1_CE,
      IFetch => microblaze_0_ilmb_1_READSTROBE,
      IReady => microblaze_0_ilmb_1_READY,
      IUE => microblaze_0_ilmb_1_UE,
      IWAIT => microblaze_0_ilmb_1_WAIT,
      I_AS => microblaze_0_ilmb_1_ADDRSTROBE,
      Instr(0 to 31) => microblaze_0_ilmb_1_READDBUS(0 to 31),
      Instr_Addr(0 to 31) => microblaze_0_ilmb_1_ABUS(0 to 31),
      Interrupt => '0',
      Interrupt_Ack(0 to 1) => NLW_microblaze_0_Interrupt_Ack_UNCONNECTED(0 to 1),
      Interrupt_Address(0 to 31) => B"00000000000000000000000000000000",
      M0_AXIS_TDATA(31 downto 0) => NLW_microblaze_0_M0_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M0_AXIS_TLAST => NLW_microblaze_0_M0_AXIS_TLAST_UNCONNECTED,
      M0_AXIS_TREADY => '0',
      M0_AXIS_TVALID => NLW_microblaze_0_M0_AXIS_TVALID_UNCONNECTED,
      M_AXI_DP_ARADDR(31 downto 0) => microblaze_0_M_AXI_DP_ARADDR(31 downto 0),
      M_AXI_DP_ARPROT(2 downto 0) => microblaze_0_M_AXI_DP_ARPROT(2 downto 0),
      M_AXI_DP_ARREADY => microblaze_0_M_AXI_DP_ARREADY,
      M_AXI_DP_ARVALID => microblaze_0_M_AXI_DP_ARVALID,
      M_AXI_DP_AWADDR(31 downto 0) => microblaze_0_M_AXI_DP_AWADDR(31 downto 0),
      M_AXI_DP_AWPROT(2 downto 0) => microblaze_0_M_AXI_DP_AWPROT(2 downto 0),
      M_AXI_DP_AWREADY => microblaze_0_M_AXI_DP_AWREADY,
      M_AXI_DP_AWVALID => microblaze_0_M_AXI_DP_AWVALID,
      M_AXI_DP_BREADY => microblaze_0_M_AXI_DP_BREADY,
      M_AXI_DP_BRESP(1 downto 0) => microblaze_0_M_AXI_DP_BRESP(1 downto 0),
      M_AXI_DP_BVALID => microblaze_0_M_AXI_DP_BVALID,
      M_AXI_DP_RDATA(31 downto 0) => microblaze_0_M_AXI_DP_RDATA(31 downto 0),
      M_AXI_DP_RREADY => microblaze_0_M_AXI_DP_RREADY,
      M_AXI_DP_RRESP(1 downto 0) => microblaze_0_M_AXI_DP_RRESP(1 downto 0),
      M_AXI_DP_RVALID => microblaze_0_M_AXI_DP_RVALID,
      M_AXI_DP_WDATA(31 downto 0) => microblaze_0_M_AXI_DP_WDATA(31 downto 0),
      M_AXI_DP_WREADY => microblaze_0_M_AXI_DP_WREADY,
      M_AXI_DP_WSTRB(3 downto 0) => microblaze_0_M_AXI_DP_WSTRB(3 downto 0),
      M_AXI_DP_WVALID => microblaze_0_M_AXI_DP_WVALID,
      Read_Strobe => microblaze_0_dlmb_1_READSTROBE,
      Reset => rst_clk_wiz_1_100M_mb_reset,
      S0_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S0_AXIS_TLAST => '0',
      S0_AXIS_TREADY => NLW_microblaze_0_S0_AXIS_TREADY_UNCONNECTED,
      S0_AXIS_TVALID => '0',
      Write_Strobe => microblaze_0_dlmb_1_WRITESTROBE
    );
microblaze_0_axi_periph: entity work.d_microblaze_microblaze_0_axi_periph_0
     port map (
      ACLK => \^aclk\,
      ARESETN(0) => rst_clk_wiz_1_100M_interconnect_aresetn,
      M00_ACLK => \^aclk\,
      M00_ARESETN(0) => rst_clk_wiz_1_100M_peripheral_aresetn_0,
      M00_AXI_araddr(31 downto 9) => NLW_microblaze_0_axi_periph_M00_AXI_araddr_UNCONNECTED(31 downto 9),
      M00_AXI_araddr(8 downto 0) => microblaze_0_axi_periph_M00_AXI_ARADDR(8 downto 0),
      M00_AXI_arready(0) => microblaze_0_axi_periph_M00_AXI_ARREADY,
      M00_AXI_arvalid(0) => microblaze_0_axi_periph_M00_AXI_ARVALID,
      M00_AXI_awaddr(31 downto 9) => NLW_microblaze_0_axi_periph_M00_AXI_awaddr_UNCONNECTED(31 downto 9),
      M00_AXI_awaddr(8 downto 0) => microblaze_0_axi_periph_M00_AXI_AWADDR(8 downto 0),
      M00_AXI_awready(0) => microblaze_0_axi_periph_M00_AXI_AWREADY,
      M00_AXI_awvalid(0) => microblaze_0_axi_periph_M00_AXI_AWVALID,
      M00_AXI_bready(0) => microblaze_0_axi_periph_M00_AXI_BREADY,
      M00_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M00_AXI_BRESP(1 downto 0),
      M00_AXI_bvalid(0) => microblaze_0_axi_periph_M00_AXI_BVALID,
      M00_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M00_AXI_RDATA(31 downto 0),
      M00_AXI_rready(0) => microblaze_0_axi_periph_M00_AXI_RREADY,
      M00_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M00_AXI_RRESP(1 downto 0),
      M00_AXI_rvalid(0) => microblaze_0_axi_periph_M00_AXI_RVALID,
      M00_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M00_AXI_WDATA(31 downto 0),
      M00_AXI_wready(0) => microblaze_0_axi_periph_M00_AXI_WREADY,
      M00_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M00_AXI_WSTRB(3 downto 0),
      M00_AXI_wvalid(0) => microblaze_0_axi_periph_M00_AXI_WVALID,
      M01_ACLK => \^aclk\,
      M01_ARESETN(0) => rst_clk_wiz_1_100M_peripheral_aresetn_0,
      M01_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M01_AXI_ARADDR(31 downto 0),
      M01_AXI_arready => microblaze_0_axi_periph_M01_AXI_ARREADY,
      M01_AXI_arvalid => microblaze_0_axi_periph_M01_AXI_ARVALID,
      M01_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M01_AXI_AWADDR(31 downto 0),
      M01_AXI_awready => microblaze_0_axi_periph_M01_AXI_AWREADY,
      M01_AXI_awvalid => microblaze_0_axi_periph_M01_AXI_AWVALID,
      M01_AXI_bready => microblaze_0_axi_periph_M01_AXI_BREADY,
      M01_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M01_AXI_BRESP(1 downto 0),
      M01_AXI_bvalid => microblaze_0_axi_periph_M01_AXI_BVALID,
      M01_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M01_AXI_RDATA(31 downto 0),
      M01_AXI_rready => microblaze_0_axi_periph_M01_AXI_RREADY,
      M01_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M01_AXI_RRESP(1 downto 0),
      M01_AXI_rvalid => microblaze_0_axi_periph_M01_AXI_RVALID,
      M01_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M01_AXI_WDATA(31 downto 0),
      M01_AXI_wready => microblaze_0_axi_periph_M01_AXI_WREADY,
      M01_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M01_AXI_WSTRB(3 downto 0),
      M01_AXI_wvalid => microblaze_0_axi_periph_M01_AXI_WVALID,
      S00_ACLK => \^aclk\,
      S00_ARESETN(0) => rst_clk_wiz_1_100M_peripheral_aresetn_0,
      S00_AXI_araddr(31 downto 0) => microblaze_0_M_AXI_DP_ARADDR(31 downto 0),
      S00_AXI_arprot(2 downto 0) => microblaze_0_M_AXI_DP_ARPROT(2 downto 0),
      S00_AXI_arready(0) => microblaze_0_M_AXI_DP_ARREADY,
      S00_AXI_arvalid(0) => microblaze_0_M_AXI_DP_ARVALID,
      S00_AXI_awaddr(31 downto 0) => microblaze_0_M_AXI_DP_AWADDR(31 downto 0),
      S00_AXI_awprot(2 downto 0) => microblaze_0_M_AXI_DP_AWPROT(2 downto 0),
      S00_AXI_awready(0) => microblaze_0_M_AXI_DP_AWREADY,
      S00_AXI_awvalid(0) => microblaze_0_M_AXI_DP_AWVALID,
      S00_AXI_bready(0) => microblaze_0_M_AXI_DP_BREADY,
      S00_AXI_bresp(1 downto 0) => microblaze_0_M_AXI_DP_BRESP(1 downto 0),
      S00_AXI_bvalid(0) => microblaze_0_M_AXI_DP_BVALID,
      S00_AXI_rdata(31 downto 0) => microblaze_0_M_AXI_DP_RDATA(31 downto 0),
      S00_AXI_rready(0) => microblaze_0_M_AXI_DP_RREADY,
      S00_AXI_rresp(1 downto 0) => microblaze_0_M_AXI_DP_RRESP(1 downto 0),
      S00_AXI_rvalid(0) => microblaze_0_M_AXI_DP_RVALID,
      S00_AXI_wdata(31 downto 0) => microblaze_0_M_AXI_DP_WDATA(31 downto 0),
      S00_AXI_wready(0) => microblaze_0_M_AXI_DP_WREADY,
      S00_AXI_wstrb(3 downto 0) => microblaze_0_M_AXI_DP_WSTRB(3 downto 0),
      S00_AXI_wvalid(0) => microblaze_0_M_AXI_DP_WVALID
    );
microblaze_0_local_memory: entity work.microblaze_0_local_memory_imp_1NOD0VE
     port map (
      ACLK => \^aclk\,
      DLMB_abus(0 to 31) => microblaze_0_dlmb_1_ABUS(0 to 31),
      DLMB_addrstrobe => microblaze_0_dlmb_1_ADDRSTROBE,
      DLMB_be(0 to 3) => microblaze_0_dlmb_1_BE(0 to 3),
      DLMB_ce => microblaze_0_dlmb_1_CE,
      DLMB_readdbus(0 to 31) => microblaze_0_dlmb_1_READDBUS(0 to 31),
      DLMB_readstrobe => microblaze_0_dlmb_1_READSTROBE,
      DLMB_ready => microblaze_0_dlmb_1_READY,
      DLMB_ue => microblaze_0_dlmb_1_UE,
      DLMB_wait => microblaze_0_dlmb_1_WAIT,
      DLMB_writedbus(0 to 31) => microblaze_0_dlmb_1_WRITEDBUS(0 to 31),
      DLMB_writestrobe => microblaze_0_dlmb_1_WRITESTROBE,
      ILMB_abus(0 to 31) => microblaze_0_ilmb_1_ABUS(0 to 31),
      ILMB_addrstrobe => microblaze_0_ilmb_1_ADDRSTROBE,
      ILMB_ce => microblaze_0_ilmb_1_CE,
      ILMB_readdbus(0 to 31) => microblaze_0_ilmb_1_READDBUS(0 to 31),
      ILMB_readstrobe => microblaze_0_ilmb_1_READSTROBE,
      ILMB_ready => microblaze_0_ilmb_1_READY,
      ILMB_ue => microblaze_0_ilmb_1_UE,
      ILMB_wait => microblaze_0_ilmb_1_WAIT,
      bus_struct_reset(0) => rst_clk_wiz_1_100M_bus_struct_reset
    );
rst_clk_wiz_1_100M: entity work.d_microblaze_rst_clk_wiz_1_100M_0
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => rst_clk_wiz_1_100M_bus_struct_reset,
      dcm_locked => clk_wiz_1_locked,
      ext_reset_in => sys_reset,
      interconnect_aresetn(0) => rst_clk_wiz_1_100M_interconnect_aresetn,
      mb_debug_sys_rst => '0',
      mb_reset => rst_clk_wiz_1_100M_mb_reset,
      peripheral_aresetn(0) => rst_clk_wiz_1_100M_peripheral_aresetn_0,
      peripheral_reset(0) => NLW_rst_clk_wiz_1_100M_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => \^aclk\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity d_microblaze_wrapper is
  port (
    ACLK : out STD_LOGIC;
    AXI_STR_RXD_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_STR_RXD_tlast : in STD_LOGIC;
    AXI_STR_RXD_tready : out STD_LOGIC;
    AXI_STR_RXD_tvalid : in STD_LOGIC;
    AXI_STR_TXD_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_STR_TXD_tlast : out STD_LOGIC;
    AXI_STR_TXD_tready : in STD_LOGIC;
    AXI_STR_TXD_tvalid : out STD_LOGIC;
    gpio1_tri_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio2_tri_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sys_clock : in STD_LOGIC;
    sys_reset : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of d_microblaze_wrapper : entity is true;
end d_microblaze_wrapper;

architecture STRUCTURE of d_microblaze_wrapper is
  signal ACLK_OBUF : STD_LOGIC;
  signal AXI_STR_RXD_tdata_IBUF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_STR_RXD_tlast_IBUF : STD_LOGIC;
  signal AXI_STR_RXD_tready_OBUF : STD_LOGIC;
  signal AXI_STR_RXD_tvalid_IBUF : STD_LOGIC;
  signal AXI_STR_TXD_tdata_OBUF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_STR_TXD_tlast_OBUF : STD_LOGIC;
  signal AXI_STR_TXD_tready_IBUF : STD_LOGIC;
  signal AXI_STR_TXD_tvalid_OBUF : STD_LOGIC;
  signal gpio1_tri_i_IBUF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gpio2_tri_o_OBUF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sys_reset_IBUF : STD_LOGIC;
  attribute core_generation_info : string;
  attribute core_generation_info of d_microblaze_i : label is "d_microblaze,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=d_microblaze,x_ipVersion=1.00.a,x_ipLanguage=VHDL,numBlks=16,numReposBlks=11,numNonXlnxBlks=0,numHierBlks=5,maxHierDepth=1,da_axi4_cnt=2,da_board_cnt=1,da_mb_cnt=1,synth_mode=Global}";
  attribute hw_handoff : string;
  attribute hw_handoff of d_microblaze_i : label is "d_microblaze.hwdef";
begin
ACLK_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => ACLK_OBUF,
      O => ACLK
    );
\AXI_STR_RXD_tdata_IBUF[0]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(0),
      O => AXI_STR_RXD_tdata_IBUF(0)
    );
\AXI_STR_RXD_tdata_IBUF[10]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(10),
      O => AXI_STR_RXD_tdata_IBUF(10)
    );
\AXI_STR_RXD_tdata_IBUF[11]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(11),
      O => AXI_STR_RXD_tdata_IBUF(11)
    );
\AXI_STR_RXD_tdata_IBUF[12]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(12),
      O => AXI_STR_RXD_tdata_IBUF(12)
    );
\AXI_STR_RXD_tdata_IBUF[13]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(13),
      O => AXI_STR_RXD_tdata_IBUF(13)
    );
\AXI_STR_RXD_tdata_IBUF[14]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(14),
      O => AXI_STR_RXD_tdata_IBUF(14)
    );
\AXI_STR_RXD_tdata_IBUF[15]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(15),
      O => AXI_STR_RXD_tdata_IBUF(15)
    );
\AXI_STR_RXD_tdata_IBUF[16]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(16),
      O => AXI_STR_RXD_tdata_IBUF(16)
    );
\AXI_STR_RXD_tdata_IBUF[17]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(17),
      O => AXI_STR_RXD_tdata_IBUF(17)
    );
\AXI_STR_RXD_tdata_IBUF[18]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(18),
      O => AXI_STR_RXD_tdata_IBUF(18)
    );
\AXI_STR_RXD_tdata_IBUF[19]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(19),
      O => AXI_STR_RXD_tdata_IBUF(19)
    );
\AXI_STR_RXD_tdata_IBUF[1]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(1),
      O => AXI_STR_RXD_tdata_IBUF(1)
    );
\AXI_STR_RXD_tdata_IBUF[20]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(20),
      O => AXI_STR_RXD_tdata_IBUF(20)
    );
\AXI_STR_RXD_tdata_IBUF[21]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(21),
      O => AXI_STR_RXD_tdata_IBUF(21)
    );
\AXI_STR_RXD_tdata_IBUF[22]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(22),
      O => AXI_STR_RXD_tdata_IBUF(22)
    );
\AXI_STR_RXD_tdata_IBUF[23]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(23),
      O => AXI_STR_RXD_tdata_IBUF(23)
    );
\AXI_STR_RXD_tdata_IBUF[24]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(24),
      O => AXI_STR_RXD_tdata_IBUF(24)
    );
\AXI_STR_RXD_tdata_IBUF[25]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(25),
      O => AXI_STR_RXD_tdata_IBUF(25)
    );
\AXI_STR_RXD_tdata_IBUF[26]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(26),
      O => AXI_STR_RXD_tdata_IBUF(26)
    );
\AXI_STR_RXD_tdata_IBUF[27]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(27),
      O => AXI_STR_RXD_tdata_IBUF(27)
    );
\AXI_STR_RXD_tdata_IBUF[28]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(28),
      O => AXI_STR_RXD_tdata_IBUF(28)
    );
\AXI_STR_RXD_tdata_IBUF[29]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(29),
      O => AXI_STR_RXD_tdata_IBUF(29)
    );
\AXI_STR_RXD_tdata_IBUF[2]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(2),
      O => AXI_STR_RXD_tdata_IBUF(2)
    );
\AXI_STR_RXD_tdata_IBUF[30]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(30),
      O => AXI_STR_RXD_tdata_IBUF(30)
    );
\AXI_STR_RXD_tdata_IBUF[31]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(31),
      O => AXI_STR_RXD_tdata_IBUF(31)
    );
\AXI_STR_RXD_tdata_IBUF[3]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(3),
      O => AXI_STR_RXD_tdata_IBUF(3)
    );
\AXI_STR_RXD_tdata_IBUF[4]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(4),
      O => AXI_STR_RXD_tdata_IBUF(4)
    );
\AXI_STR_RXD_tdata_IBUF[5]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(5),
      O => AXI_STR_RXD_tdata_IBUF(5)
    );
\AXI_STR_RXD_tdata_IBUF[6]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(6),
      O => AXI_STR_RXD_tdata_IBUF(6)
    );
\AXI_STR_RXD_tdata_IBUF[7]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(7),
      O => AXI_STR_RXD_tdata_IBUF(7)
    );
\AXI_STR_RXD_tdata_IBUF[8]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(8),
      O => AXI_STR_RXD_tdata_IBUF(8)
    );
\AXI_STR_RXD_tdata_IBUF[9]_inst\: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tdata(9),
      O => AXI_STR_RXD_tdata_IBUF(9)
    );
AXI_STR_RXD_tlast_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tlast,
      O => AXI_STR_RXD_tlast_IBUF
    );
AXI_STR_RXD_tready_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_RXD_tready_OBUF,
      O => AXI_STR_RXD_tready
    );
AXI_STR_RXD_tvalid_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_RXD_tvalid,
      O => AXI_STR_RXD_tvalid_IBUF
    );
\AXI_STR_TXD_tdata_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(0),
      O => AXI_STR_TXD_tdata(0)
    );
\AXI_STR_TXD_tdata_OBUF[10]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(10),
      O => AXI_STR_TXD_tdata(10)
    );
\AXI_STR_TXD_tdata_OBUF[11]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(11),
      O => AXI_STR_TXD_tdata(11)
    );
\AXI_STR_TXD_tdata_OBUF[12]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(12),
      O => AXI_STR_TXD_tdata(12)
    );
\AXI_STR_TXD_tdata_OBUF[13]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(13),
      O => AXI_STR_TXD_tdata(13)
    );
\AXI_STR_TXD_tdata_OBUF[14]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(14),
      O => AXI_STR_TXD_tdata(14)
    );
\AXI_STR_TXD_tdata_OBUF[15]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(15),
      O => AXI_STR_TXD_tdata(15)
    );
\AXI_STR_TXD_tdata_OBUF[16]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(16),
      O => AXI_STR_TXD_tdata(16)
    );
\AXI_STR_TXD_tdata_OBUF[17]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(17),
      O => AXI_STR_TXD_tdata(17)
    );
\AXI_STR_TXD_tdata_OBUF[18]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(18),
      O => AXI_STR_TXD_tdata(18)
    );
\AXI_STR_TXD_tdata_OBUF[19]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(19),
      O => AXI_STR_TXD_tdata(19)
    );
\AXI_STR_TXD_tdata_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(1),
      O => AXI_STR_TXD_tdata(1)
    );
\AXI_STR_TXD_tdata_OBUF[20]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(20),
      O => AXI_STR_TXD_tdata(20)
    );
\AXI_STR_TXD_tdata_OBUF[21]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(21),
      O => AXI_STR_TXD_tdata(21)
    );
\AXI_STR_TXD_tdata_OBUF[22]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(22),
      O => AXI_STR_TXD_tdata(22)
    );
\AXI_STR_TXD_tdata_OBUF[23]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(23),
      O => AXI_STR_TXD_tdata(23)
    );
\AXI_STR_TXD_tdata_OBUF[24]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(24),
      O => AXI_STR_TXD_tdata(24)
    );
\AXI_STR_TXD_tdata_OBUF[25]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(25),
      O => AXI_STR_TXD_tdata(25)
    );
\AXI_STR_TXD_tdata_OBUF[26]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(26),
      O => AXI_STR_TXD_tdata(26)
    );
\AXI_STR_TXD_tdata_OBUF[27]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(27),
      O => AXI_STR_TXD_tdata(27)
    );
\AXI_STR_TXD_tdata_OBUF[28]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(28),
      O => AXI_STR_TXD_tdata(28)
    );
\AXI_STR_TXD_tdata_OBUF[29]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(29),
      O => AXI_STR_TXD_tdata(29)
    );
\AXI_STR_TXD_tdata_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(2),
      O => AXI_STR_TXD_tdata(2)
    );
\AXI_STR_TXD_tdata_OBUF[30]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(30),
      O => AXI_STR_TXD_tdata(30)
    );
\AXI_STR_TXD_tdata_OBUF[31]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(31),
      O => AXI_STR_TXD_tdata(31)
    );
\AXI_STR_TXD_tdata_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(3),
      O => AXI_STR_TXD_tdata(3)
    );
\AXI_STR_TXD_tdata_OBUF[4]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(4),
      O => AXI_STR_TXD_tdata(4)
    );
\AXI_STR_TXD_tdata_OBUF[5]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(5),
      O => AXI_STR_TXD_tdata(5)
    );
\AXI_STR_TXD_tdata_OBUF[6]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(6),
      O => AXI_STR_TXD_tdata(6)
    );
\AXI_STR_TXD_tdata_OBUF[7]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(7),
      O => AXI_STR_TXD_tdata(7)
    );
\AXI_STR_TXD_tdata_OBUF[8]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(8),
      O => AXI_STR_TXD_tdata(8)
    );
\AXI_STR_TXD_tdata_OBUF[9]_inst\: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tdata_OBUF(9),
      O => AXI_STR_TXD_tdata(9)
    );
AXI_STR_TXD_tlast_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tlast_OBUF,
      O => AXI_STR_TXD_tlast
    );
AXI_STR_TXD_tready_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => AXI_STR_TXD_tready,
      O => AXI_STR_TXD_tready_IBUF
    );
AXI_STR_TXD_tvalid_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => AXI_STR_TXD_tvalid_OBUF,
      O => AXI_STR_TXD_tvalid
    );
d_microblaze_i: entity work.d_microblaze
     port map (
      ACLK => ACLK_OBUF,
      AXI_STR_RXD_tdata(31 downto 0) => AXI_STR_RXD_tdata_IBUF(31 downto 0),
      AXI_STR_RXD_tlast => AXI_STR_RXD_tlast_IBUF,
      AXI_STR_RXD_tready => AXI_STR_RXD_tready_OBUF,
      AXI_STR_RXD_tvalid => AXI_STR_RXD_tvalid_IBUF,
      AXI_STR_TXD_tdata(31 downto 0) => AXI_STR_TXD_tdata_OBUF(31 downto 0),
      AXI_STR_TXD_tlast => AXI_STR_TXD_tlast_OBUF,
      AXI_STR_TXD_tready => AXI_STR_TXD_tready_IBUF,
      AXI_STR_TXD_tvalid => AXI_STR_TXD_tvalid_OBUF,
      GPIO1_tri_i(31 downto 0) => gpio1_tri_i_IBUF(31 downto 0),
      GPIO2_tri_o(31 downto 0) => gpio2_tri_o_OBUF(31 downto 0),
      sys_clock => sys_clock,
      sys_reset => sys_reset_IBUF
    );
\gpio1_tri_i_IBUF[0]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(0),
      O => gpio1_tri_i_IBUF(0)
    );
\gpio1_tri_i_IBUF[10]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(10),
      O => gpio1_tri_i_IBUF(10)
    );
\gpio1_tri_i_IBUF[11]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(11),
      O => gpio1_tri_i_IBUF(11)
    );
\gpio1_tri_i_IBUF[12]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(12),
      O => gpio1_tri_i_IBUF(12)
    );
\gpio1_tri_i_IBUF[13]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(13),
      O => gpio1_tri_i_IBUF(13)
    );
\gpio1_tri_i_IBUF[14]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(14),
      O => gpio1_tri_i_IBUF(14)
    );
\gpio1_tri_i_IBUF[15]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(15),
      O => gpio1_tri_i_IBUF(15)
    );
\gpio1_tri_i_IBUF[16]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(16),
      O => gpio1_tri_i_IBUF(16)
    );
\gpio1_tri_i_IBUF[17]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(17),
      O => gpio1_tri_i_IBUF(17)
    );
\gpio1_tri_i_IBUF[18]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(18),
      O => gpio1_tri_i_IBUF(18)
    );
\gpio1_tri_i_IBUF[19]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(19),
      O => gpio1_tri_i_IBUF(19)
    );
\gpio1_tri_i_IBUF[1]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(1),
      O => gpio1_tri_i_IBUF(1)
    );
\gpio1_tri_i_IBUF[20]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(20),
      O => gpio1_tri_i_IBUF(20)
    );
\gpio1_tri_i_IBUF[21]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(21),
      O => gpio1_tri_i_IBUF(21)
    );
\gpio1_tri_i_IBUF[22]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(22),
      O => gpio1_tri_i_IBUF(22)
    );
\gpio1_tri_i_IBUF[23]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(23),
      O => gpio1_tri_i_IBUF(23)
    );
\gpio1_tri_i_IBUF[24]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(24),
      O => gpio1_tri_i_IBUF(24)
    );
\gpio1_tri_i_IBUF[25]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(25),
      O => gpio1_tri_i_IBUF(25)
    );
\gpio1_tri_i_IBUF[26]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(26),
      O => gpio1_tri_i_IBUF(26)
    );
\gpio1_tri_i_IBUF[27]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(27),
      O => gpio1_tri_i_IBUF(27)
    );
\gpio1_tri_i_IBUF[28]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(28),
      O => gpio1_tri_i_IBUF(28)
    );
\gpio1_tri_i_IBUF[29]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(29),
      O => gpio1_tri_i_IBUF(29)
    );
\gpio1_tri_i_IBUF[2]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(2),
      O => gpio1_tri_i_IBUF(2)
    );
\gpio1_tri_i_IBUF[30]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(30),
      O => gpio1_tri_i_IBUF(30)
    );
\gpio1_tri_i_IBUF[31]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(31),
      O => gpio1_tri_i_IBUF(31)
    );
\gpio1_tri_i_IBUF[3]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(3),
      O => gpio1_tri_i_IBUF(3)
    );
\gpio1_tri_i_IBUF[4]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(4),
      O => gpio1_tri_i_IBUF(4)
    );
\gpio1_tri_i_IBUF[5]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(5),
      O => gpio1_tri_i_IBUF(5)
    );
\gpio1_tri_i_IBUF[6]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(6),
      O => gpio1_tri_i_IBUF(6)
    );
\gpio1_tri_i_IBUF[7]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(7),
      O => gpio1_tri_i_IBUF(7)
    );
\gpio1_tri_i_IBUF[8]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(8),
      O => gpio1_tri_i_IBUF(8)
    );
\gpio1_tri_i_IBUF[9]_inst\: unisim.vcomponents.IBUF
     port map (
      I => gpio1_tri_i(9),
      O => gpio1_tri_i_IBUF(9)
    );
\gpio2_tri_o_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(0),
      O => gpio2_tri_o(0)
    );
\gpio2_tri_o_OBUF[10]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(10),
      O => gpio2_tri_o(10)
    );
\gpio2_tri_o_OBUF[11]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(11),
      O => gpio2_tri_o(11)
    );
\gpio2_tri_o_OBUF[12]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(12),
      O => gpio2_tri_o(12)
    );
\gpio2_tri_o_OBUF[13]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(13),
      O => gpio2_tri_o(13)
    );
\gpio2_tri_o_OBUF[14]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(14),
      O => gpio2_tri_o(14)
    );
\gpio2_tri_o_OBUF[15]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(15),
      O => gpio2_tri_o(15)
    );
\gpio2_tri_o_OBUF[16]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(16),
      O => gpio2_tri_o(16)
    );
\gpio2_tri_o_OBUF[17]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(17),
      O => gpio2_tri_o(17)
    );
\gpio2_tri_o_OBUF[18]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(18),
      O => gpio2_tri_o(18)
    );
\gpio2_tri_o_OBUF[19]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(19),
      O => gpio2_tri_o(19)
    );
\gpio2_tri_o_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(1),
      O => gpio2_tri_o(1)
    );
\gpio2_tri_o_OBUF[20]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(20),
      O => gpio2_tri_o(20)
    );
\gpio2_tri_o_OBUF[21]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(21),
      O => gpio2_tri_o(21)
    );
\gpio2_tri_o_OBUF[22]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(22),
      O => gpio2_tri_o(22)
    );
\gpio2_tri_o_OBUF[23]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(23),
      O => gpio2_tri_o(23)
    );
\gpio2_tri_o_OBUF[24]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(24),
      O => gpio2_tri_o(24)
    );
\gpio2_tri_o_OBUF[25]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(25),
      O => gpio2_tri_o(25)
    );
\gpio2_tri_o_OBUF[26]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(26),
      O => gpio2_tri_o(26)
    );
\gpio2_tri_o_OBUF[27]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(27),
      O => gpio2_tri_o(27)
    );
\gpio2_tri_o_OBUF[28]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(28),
      O => gpio2_tri_o(28)
    );
\gpio2_tri_o_OBUF[29]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(29),
      O => gpio2_tri_o(29)
    );
\gpio2_tri_o_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(2),
      O => gpio2_tri_o(2)
    );
\gpio2_tri_o_OBUF[30]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(30),
      O => gpio2_tri_o(30)
    );
\gpio2_tri_o_OBUF[31]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(31),
      O => gpio2_tri_o(31)
    );
\gpio2_tri_o_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(3),
      O => gpio2_tri_o(3)
    );
\gpio2_tri_o_OBUF[4]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(4),
      O => gpio2_tri_o(4)
    );
\gpio2_tri_o_OBUF[5]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(5),
      O => gpio2_tri_o(5)
    );
\gpio2_tri_o_OBUF[6]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(6),
      O => gpio2_tri_o(6)
    );
\gpio2_tri_o_OBUF[7]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(7),
      O => gpio2_tri_o(7)
    );
\gpio2_tri_o_OBUF[8]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(8),
      O => gpio2_tri_o(8)
    );
\gpio2_tri_o_OBUF[9]_inst\: unisim.vcomponents.OBUF
     port map (
      I => gpio2_tri_o_OBUF(9),
      O => gpio2_tri_o(9)
    );
sys_reset_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => sys_reset,
      O => sys_reset_IBUF
    );
end STRUCTURE;
