# do TESTES.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:26 on Sep 04,2023
# vlog -work work TESTES.vo 
# -- Compiling module decod_7seg
# 
# Top level modules:
# 	decod_7seg
# End time: 19:24:27 on Sep 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:27 on Sep 04,2023
# vlog -work work Waveform13.vwf.vt 
# -- Compiling module decod_7seg_vlg_vec_tst
# 
# Top level modules:
# 	decod_7seg_vlg_vec_tst
# End time: 19:24:27 on Sep 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.decod_7seg_vlg_vec_tst 
# Start time: 19:24:27 on Sep 04,2023
# Loading work.decod_7seg_vlg_vec_tst
# Loading work.decod_7seg
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# after#25
# ** Note: $finish    : Waveform13.vwf.vt(61)
#    Time: 1 us  Iteration: 0  Instance: /decod_7seg_vlg_vec_tst
# End time: 19:24:27 on Sep 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
