# Generated by Yosys 0.9 (git sha1 UNKNOWN, clang 10.0.1 -fPIC -Os)
autoidx 385
attribute \keep 1
attribute \nmigen.hierarchy "top.core"
attribute \generator "nMigen"
module \core
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:58"
  wire $100
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/JMP.py:14"
  wire $102
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/HCF.py:9"
  wire $104
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:134"
  wire $110
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:44"
  wire $112
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:44"
  wire $114
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/JMP.py:20"
  wire $120
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/JMP.py:23"
  wire $174
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:27"
  wire $184
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:27"
  wire $186
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:27"
  wire $188
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:27"
  wire $190
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:27"
  wire $192
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:27"
  wire $194
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:27"
  wire $196
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:27"
  wire $198
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  wire $200
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  wire $221
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  wire $242
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  wire $263
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:46"
  wire $284
  wire width 16 $38
  attribute \init 1'0
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  wire $assert$check
  attribute \init 1'0
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  wire $assert$check$204
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  wire $assert$check$204$next
  attribute \init 1'0
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  wire $assert$check$225
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  wire $assert$check$225$next
  attribute \init 1'0
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  wire $assert$check$246
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  wire $assert$check$246$next
  attribute \init 1'0
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:46"
  wire $assert$check$267
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:46"
  wire $assert$check$267$next
  attribute \init 1'0
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:47"
  wire $assert$check$288
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:47"
  wire $assert$check$288$next
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  wire $assert$check$next
  attribute \init 1'0
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  wire $assert$en
  attribute \init 1'0
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  wire $assert$en$203
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  wire $assert$en$203$next
  attribute \init 1'0
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  wire $assert$en$224
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  wire $assert$en$224$next
  attribute \init 1'0
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  wire $assert$en$245
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  wire $assert$en$245$next
  attribute \init 1'0
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:46"
  wire $assert$en$266
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:46"
  wire $assert$en$266$next
  attribute \init 1'0
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:47"
  wire $assert$en$287
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:47"
  wire $assert$en$287$next
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  wire $assert$en$next
  wire $auto$opt_reduce.cc:132:opt_mux$371
  wire $auto$opt_reduce.cc:132:opt_mux$373
  wire $auto$opt_reduce.cc:132:opt_mux$379
  wire $auto$opt_reduce.cc:132:opt_mux$381
  wire $procmux$101_CMP
  wire width 16 $procmux$102_Y
  wire $procmux$104_CMP
  wire width 16 $procmux$105_Y
  wire $procmux$107_CMP
  wire width 16 $procmux$109_Y
  wire $procmux$111_CMP
  wire width 16 $procmux$113_Y
  wire width 2 $procmux$117_Y
  wire $procmux$118_CMP
  wire $procmux$119_CMP
  wire $procmux$120_CMP
  wire $procmux$123_Y
  wire $procmux$126_Y
  wire $procmux$128_Y
  wire $procmux$130_Y
  wire $procmux$136_Y
  wire $procmux$138_CMP
  wire $procmux$143_Y
  wire $procmux$145_Y
  wire width 16 $procmux$153_Y
  wire width 16 $procmux$156_Y
  wire width 16 $procmux$159_Y
  wire width 16 $procmux$161_Y
  wire width 16 $procmux$163_Y
  wire width 16 $procmux$167_Y
  wire width 16 $procmux$169_Y
  wire width 8 $procmux$190_Y
  wire width 8 $procmux$192_Y
  wire width 8 $procmux$195_Y
  wire width 8 $procmux$215_Y
  wire width 8 $procmux$217_Y
  wire width 8 $procmux$219_Y
  wire width 8 $procmux$225_Y
  wire width 8 $procmux$232_Y
  wire width 8 $procmux$242_Y
  wire width 8 $procmux$244_Y
  wire width 8 $procmux$246_Y
  wire width 8 $procmux$252_Y
  wire width 8 $procmux$259_Y
  wire $procmux$26_Y
  wire $procmux$28_Y
  wire $procmux$29_CMP
  wire $procmux$39_Y
  wire $procmux$46_Y
  wire $procmux$48_Y
  wire width 8 $procmux$52_Y
  wire width 4 $procmux$56_Y
  wire width 4 $procmux$58_Y
  wire width 4 $procmux$60_Y
  wire width 4 $procmux$63_Y
  wire width 4 $procmux$65_Y
  wire $procmux$69_Y
  wire $procmux$71_Y
  wire $procmux$73_Y
  wire $procmux$81_Y
  wire $procmux$85_Y
  wire $procmux$89_Y
  wire width 16 $procmux$93_Y
  attribute \init 16'0000000000000000
  attribute \nmigen.sample_reg 1
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:33"
  wire width 16 $sample$s$Addr$ph1$1
  attribute \init 16'0000000000000000
  attribute \nmigen.sample_reg 1
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:34"
  wire width 16 $sample$s$Addr$ph1$2
  attribute \init 8'00000000
  attribute \nmigen.sample_reg 1
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:33"
  wire width 8 $sample$s$Din$ph1$1
  attribute \init 8'00000000
  attribute \nmigen.sample_reg 1
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:34"
  wire width 8 $sample$s$Din$ph1$2
  attribute \init 1'0
  attribute \nmigen.sample_reg 1
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:33"
  wire $sample$s$Rst$sync$1
  attribute \init 1'0
  attribute \nmigen.sample_reg 1
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:34"
  wire $sample$s$Rst$sync$2
  attribute \init 1'0
  attribute \nmigen.sample_reg 1
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:35"
  wire $sample$s$Rst$sync$3
  attribute \init 1'0
  attribute \nmigen.sample_reg 1
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:36"
  wire $sample$s$Rst$sync$4
  attribute \init 16'0000000000000000
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:22"
  wire width 16 output 2 \Addr
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:22"
  wire width 16 \Addr$next
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:23"
  wire width 8 input 8 \Din
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:24"
  wire width 8 output 1 \Dout
  attribute \init 1'1
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:25"
  wire output 3 \RW
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:25"
  wire \RW$next
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:26"
  wire input 4 \Rst
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:39"
  wire width 8 \a
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:78"
  wire width 8 \alu8
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:84"
  wire width 14 \alu8_write
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:40"
  wire width 8 \b
  attribute \src "/usr/local/lib/python3.7/site-packages/nmigen/hdl/ir.py:540"
  wire input 7 \clk
  attribute \init 4'0000
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:33"
  wire width 4 \cycle
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:33"
  wire width 4 \cycle$next
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:35"
  wire width 16 \end_instr_addr
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:34"
  wire \end_instr_flag
  attribute \init 1'0
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:36"
  wire \halt_flag
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:36"
  wire \halt_flag$next
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:80"
  wire width 16 \incdec16
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:87"
  wire width 6 \incdec16_write
  attribute \init 8'00000000
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:44"
  wire width 8 \instr
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:44"
  wire width 8 \instr$next
  attribute \init 16'0000000000000000
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:43"
  wire width 16 \pc
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:43"
  wire width 16 \pc$next
  attribute \src "cli.py:23"
  wire input 6 \ph1_clk
  attribute \init 2'00
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:114"
  wire width 2 \reset_state
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:114"
  wire width 2 \reset_state$next
  attribute \src "/usr/local/lib/python3.7/site-packages/nmigen/hdl/ir.py:540"
  wire input 5 \rst
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:42"
  wire width 16 \sp
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:42"
  wire width 16 \sp$next
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:85"
  wire width 3 \src16_select
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:86"
  wire width 6 \src16_write
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:82"
  wire width 4 \src8_1_select
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:83"
  wire width 4 \src8_2_select
  attribute \init 16'0000000000000000
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:46"
  wire width 16 \tmp16
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:46"
  wire width 16 \tmp16$next
  attribute \init 8'00000000
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:45"
  wire width 8 \tmp8
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:45"
  wire width 8 \tmp8$next
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:41"
  wire width 8 \x
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:41"
  wire width 8 \x$next
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:58"
  cell $logic_not $101
    parameter \A_SIGNED 1'0
    parameter \A_WIDTH 3'100
    parameter \Y_WIDTH 1'1
    connect \A \cycle
    connect \Y $100
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/JMP.py:14"
  cell $eq $103
    parameter \A_SIGNED 1'0
    parameter \A_WIDTH 3'100
    parameter \B_SIGNED 1'0
    parameter \B_WIDTH 1'1
    parameter \Y_WIDTH 1'1
    connect \A \cycle
    connect \B 1'1
    connect \Y $102
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/HCF.py:9"
  cell $gt $105
    parameter \A_SIGNED 1'0
    parameter \A_WIDTH 3'100
    parameter \B_SIGNED 1'0
    parameter \B_WIDTH 1'1
    parameter \Y_WIDTH 1'1
    connect \A \cycle
    connect \B 1'1
    connect \Y $104
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:134"
  cell $eq $111
    parameter \A_SIGNED 1'0
    parameter \A_WIDTH 2'10
    parameter \B_SIGNED 1'0
    parameter \B_WIDTH 2'10
    parameter \Y_WIDTH 1'1
    connect \A \reset_state
    connect \B 2'11
    connect \Y $110
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:44"
  cell $not $113
    parameter \A_SIGNED 1'0
    parameter \A_WIDTH 1'1
    parameter \Y_WIDTH 1'1
    connect \A \halt_flag
    connect \Y $112
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:44"
  cell $and $115
    parameter \A_SIGNED 1'0
    parameter \A_WIDTH 1'1
    parameter \B_SIGNED 1'0
    parameter \B_WIDTH 1'1
    parameter \Y_WIDTH 1'1
    connect \A $110
    connect \B $112
    connect \Y $114
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/JMP.py:20"
  cell $eq $121
    parameter \A_SIGNED 1'0
    parameter \A_WIDTH 3'100
    parameter \B_SIGNED 1'0
    parameter \B_WIDTH 2'10
    parameter \Y_WIDTH 1'1
    connect \A \cycle
    connect \B 2'10
    connect \Y $120
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/JMP.py:23"
  cell $gt $175
    parameter \A_SIGNED 1'0
    parameter \A_WIDTH 3'100
    parameter \B_SIGNED 1'0
    parameter \B_WIDTH 2'10
    parameter \Y_WIDTH 1'1
    connect \A \cycle
    connect \B 2'10
    connect \Y $174
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:27"
  cell $not $185
    parameter \A_SIGNED 1'0
    parameter \A_WIDTH 1'1
    parameter \Y_WIDTH 1'1
    connect \A \Rst
    connect \Y $184
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:27"
  cell $and $187
    parameter \A_SIGNED 1'0
    parameter \A_WIDTH 1'1
    parameter \B_SIGNED 1'0
    parameter \B_WIDTH 1'1
    parameter \Y_WIDTH 1'1
    connect \A $sample$s$Rst$sync$4
    connect \B $184
    connect \Y $186
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:27"
  cell $not $189
    parameter \A_SIGNED 1'0
    parameter \A_WIDTH 1'1
    parameter \Y_WIDTH 1'1
    connect \A $sample$s$Rst$sync$1
    connect \Y $188
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:27"
  cell $and $191
    parameter \A_SIGNED 1'0
    parameter \A_WIDTH 1'1
    parameter \B_SIGNED 1'0
    parameter \B_WIDTH 1'1
    parameter \Y_WIDTH 1'1
    connect \A $186
    connect \B $188
    connect \Y $190
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:27"
  cell $not $193
    parameter \A_SIGNED 1'0
    parameter \A_WIDTH 1'1
    parameter \Y_WIDTH 1'1
    connect \A $sample$s$Rst$sync$2
    connect \Y $192
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:27"
  cell $and $195
    parameter \A_SIGNED 1'0
    parameter \A_WIDTH 1'1
    parameter \B_SIGNED 1'0
    parameter \B_WIDTH 1'1
    parameter \Y_WIDTH 1'1
    connect \A $190
    connect \B $192
    connect \Y $194
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:27"
  cell $not $197
    parameter \A_SIGNED 1'0
    parameter \A_WIDTH 1'1
    parameter \Y_WIDTH 1'1
    connect \A $sample$s$Rst$sync$3
    connect \Y $196
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:27"
  cell $and $199
    parameter \A_SIGNED 1'0
    parameter \A_WIDTH 1'1
    parameter \B_SIGNED 1'0
    parameter \B_WIDTH 1'1
    parameter \Y_WIDTH 1'1
    connect \A $194
    connect \B $196
    connect \Y $198
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  cell $eq $201
    parameter \A_SIGNED 1'0
    parameter \A_WIDTH 5'10000
    parameter \B_SIGNED 1'0
    parameter \B_WIDTH 5'10000
    parameter \Y_WIDTH 1'1
    connect \A $sample$s$Addr$ph1$1
    connect \B 16'1111111111111111
    connect \Y $200
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  cell $assert $202
    connect \A $assert$check
    connect \EN $assert$en
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  cell $eq $222
    parameter \A_SIGNED 1'0
    parameter \A_WIDTH 5'10000
    parameter \B_SIGNED 1'0
    parameter \B_WIDTH 5'10000
    parameter \Y_WIDTH 1'1
    connect \A $sample$s$Addr$ph1$2
    connect \B 16'1111111111111110
    connect \Y $221
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  cell $assert $223
    connect \A $assert$check$204
    connect \EN $assert$en$203
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  cell $eq $243
    parameter \A_SIGNED 1'0
    parameter \A_WIDTH 4'1000
    parameter \B_SIGNED 1'0
    parameter \B_WIDTH 4'1000
    parameter \Y_WIDTH 1'1
    connect \A $sample$s$Din$ph1$1
    connect \B \Addr [7:0]
    connect \Y $242
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  cell $assert $244
    connect \A $assert$check$225
    connect \EN $assert$en$224
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  cell $eq $264
    parameter \A_SIGNED 1'0
    parameter \A_WIDTH 4'1000
    parameter \B_SIGNED 1'0
    parameter \B_WIDTH 4'1000
    parameter \Y_WIDTH 1'1
    connect \A $sample$s$Din$ph1$2
    connect \B \Addr [15:8]
    connect \Y $263
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:53"
  cell $assert $265
    connect \A $assert$check$246
    connect \EN $assert$en$245
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:46"
  cell $eq $285
    parameter \A_SIGNED 1'0
    parameter \A_WIDTH 5'10000
    parameter \B_SIGNED 1'0
    parameter \B_WIDTH 5'10000
    parameter \Y_WIDTH 1'1
    connect \A \pc
    connect \B \Addr
    connect \Y $284
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:46"
  cell $assert $286
    connect \A $assert$check$267
    connect \EN $assert$en$266
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/_base.py:47"
  cell $assert $307
    connect \A $assert$check$288
    connect \EN $assert$en$287
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:73"
  cell $add $40
    parameter \A_SIGNED 1'0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1'0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A \pc
    connect \B 1'1
    connect \Y $38
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$119_CMP $procmux$120_CMP }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$371
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$104_CMP $procmux$101_CMP $procmux$107_CMP }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$373
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $procmux$29_CMP $procmux$104_CMP $procmux$101_CMP $procmux$111_CMP $procmux$138_CMP }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$379
  end
  cell $reduce_or $auto$opt_reduce.cc:126:opt_mux$382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$29_CMP $procmux$104_CMP $procmux$101_CMP }
    connect \Y $auto$opt_reduce.cc:132:opt_mux$381
  end
  cell $dff $procdff$336
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$Rst$sync$3
    connect \Q $sample$s$Rst$sync$4
  end
  cell $dff $procdff$337
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$Rst$sync$2
    connect \Q $sample$s$Rst$sync$3
  end
  cell $dff $procdff$338
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$Rst$sync$1
    connect \Q $sample$s$Rst$sync$2
  end
  cell $dff $procdff$339
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \Rst
    connect \Q $sample$s$Rst$sync$1
  end
  cell $dff $procdff$340
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \ph1_clk
    connect \D $sample$s$Din$ph1$1
    connect \Q $sample$s$Din$ph1$2
  end
  cell $dff $procdff$341
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \ph1_clk
    connect \D \Din
    connect \Q $sample$s$Din$ph1$1
  end
  cell $dff $procdff$342
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \CLK \ph1_clk
    connect \D $sample$s$Addr$ph1$1
    connect \Q $sample$s$Addr$ph1$2
  end
  cell $dff $procdff$343
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \CLK \ph1_clk
    connect \D \Addr
    connect \Q $sample$s$Addr$ph1$1
  end
  cell $dff $procdff$344
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \ph1_clk
    connect \D $assert$en$287$next
    connect \Q $assert$en$287
  end
  cell $dff $procdff$345
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \ph1_clk
    connect \D $assert$check$288$next
    connect \Q $assert$check$288
  end
  cell $dff $procdff$346
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \ph1_clk
    connect \D $assert$en$266$next
    connect \Q $assert$en$266
  end
  cell $dff $procdff$347
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \ph1_clk
    connect \D $assert$check$267$next
    connect \Q $assert$check$267
  end
  cell $dff $procdff$348
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \ph1_clk
    connect \D $assert$en$245$next
    connect \Q $assert$en$245
  end
  cell $dff $procdff$349
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \ph1_clk
    connect \D $assert$check$246$next
    connect \Q $assert$check$246
  end
  cell $dff $procdff$350
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \ph1_clk
    connect \D $assert$en$224$next
    connect \Q $assert$en$224
  end
  cell $dff $procdff$351
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \ph1_clk
    connect \D $assert$check$225$next
    connect \Q $assert$check$225
  end
  cell $dff $procdff$352
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \ph1_clk
    connect \D $assert$en$203$next
    connect \Q $assert$en$203
  end
  cell $dff $procdff$353
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \ph1_clk
    connect \D $assert$check$204$next
    connect \Q $assert$check$204
  end
  cell $dff $procdff$354
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \ph1_clk
    connect \D $assert$en$next
    connect \Q $assert$en
  end
  cell $dff $procdff$355
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \ph1_clk
    connect \D $assert$check$next
    connect \Q $assert$check
  end
  cell $dff $procdff$356
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \ph1_clk
    connect \D \halt_flag$next
    connect \Q \halt_flag
  end
  cell $dff $procdff$357
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \ph1_clk
    connect \D \instr$next
    connect \Q \instr
  end
  cell $dff $procdff$358
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 4
    connect \CLK \ph1_clk
    connect \D \cycle$next
    connect \Q \cycle
  end
  cell $dff $procdff$359
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 2
    connect \CLK \ph1_clk
    connect \D \reset_state$next
    connect \Q \reset_state
  end
  cell $dff $procdff$360
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \ph1_clk
    connect \D \RW$next
    connect \Q \RW
  end
  cell $dff $procdff$361
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \CLK \ph1_clk
    connect \D \Addr$next
    connect \Q \Addr
  end
  cell $dff $procdff$363
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \CLK \ph1_clk
    connect \D { \tmp16$next [15:8] \tmp16 [7:0] }
    connect \Q \tmp16
  end
  cell $dff $procdff$364
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \ph1_clk
    connect \D \tmp8$next
    connect \Q \tmp8
  end
  cell $dff $procdff$365
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \CLK \ph1_clk
    connect \D \pc$next
    connect \Q \pc
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/reset.py:10"
  cell $mux $procmux$1
    parameter \WIDTH 1
    connect \A $assert$check$288
    connect \B $100
    connect \S $198
    connect \Y $assert$check$288$next
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:79|/Users/ferrara/personal/6800_cpu/core.py:77"
  cell $eq $procmux$101_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \instr
    connect \B 8'11000110
    connect \Y $procmux$101_CMP
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/LDA.py:14"
  cell $mux $procmux$102
    parameter \WIDTH 16
    connect \A $procmux$93_Y
    connect \B \pc
    connect \S $102
    connect \Y $procmux$102_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:79|/Users/ferrara/personal/6800_cpu/core.py:77"
  cell $eq $procmux$104_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \instr
    connect \B 8'10000110
    connect \Y $procmux$104_CMP
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/JMP.py:20"
  cell $mux $procmux$105
    parameter \WIDTH 16
    connect \A $procmux$93_Y
    connect \B { \tmp16 [15:8] \Din }
    connect \S $120
    connect \Y $procmux$105_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:79|/Users/ferrara/personal/6800_cpu/core.py:77"
  cell $eq $procmux$107_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr
    connect \B 7'1111110
    connect \Y $procmux$107_CMP
  end
  attribute \full_case 1
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/NOP.py:8"
  cell $mux $procmux$109
    parameter \WIDTH 16
    connect \A \pc
    connect \B $procmux$93_Y
    connect \S $104
    connect \Y $procmux$109_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/reset.py:10"
  cell $mux $procmux$11
    parameter \WIDTH 1
    connect \A $assert$en$245
    connect \B 1'1
    connect \S $198
    connect \Y $assert$en$245$next
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:79|/Users/ferrara/personal/6800_cpu/core.py:77"
  cell $eq $procmux$111_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr
    connect \B 1'1
    connect \Y $procmux$111_CMP
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:57"
  cell $mux $procmux$115
    parameter \WIDTH 16
    connect \A $procmux$93_Y
    connect \B $procmux$113_Y
    connect \S $114
    connect \Y \end_instr_addr
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:128|/Users/ferrara/personal/6800_cpu/internals.py:118"
  cell $pmux $procmux$117
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A \reset_state
    connect \B 6'011011
    connect \S { $procmux$120_CMP $procmux$119_CMP $procmux$118_CMP }
    connect \Y $procmux$117_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:128|/Users/ferrara/personal/6800_cpu/internals.py:118"
  cell $eq $procmux$118_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \reset_state
    connect \B 2'10
    connect \Y $procmux$118_CMP
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:123|/Users/ferrara/personal/6800_cpu/internals.py:118"
  cell $eq $procmux$119_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset_state
    connect \B 1'1
    connect \Y $procmux$119_CMP
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:119|/Users/ferrara/personal/6800_cpu/internals.py:118"
  cell $logic_not $procmux$120_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \reset_state
    connect \Y $procmux$120_CMP
  end
  attribute \src "/usr/local/lib/python3.7/site-packages/nmigen/hdl/xfrm.py:528"
  cell $mux $procmux$121
    parameter \WIDTH 2
    connect \A $procmux$117_Y
    connect \B 2'00
    connect \S \Rst
    connect \Y \reset_state$next
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:123|/Users/ferrara/personal/6800_cpu/internals.py:118"
  cell $mux $procmux$123
    parameter \WIDTH 1
    connect \A \RW
    connect \B 1'1
    connect \S $auto$opt_reduce.cc:132:opt_mux$371
    connect \Y $procmux$123_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:51"
  cell $mux $procmux$126
    parameter \WIDTH 1
    connect \A $procmux$123_Y
    connect \B 1'1
    connect \S \end_instr_flag
    connect \Y $procmux$126_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/LDB.py:14"
  cell $mux $procmux$128
    parameter \WIDTH 1
    connect \A $procmux$126_Y
    connect \B 1'1
    connect \S $102
    connect \Y $procmux$128_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/reset.py:10"
  cell $mux $procmux$13
    parameter \WIDTH 1
    connect \A $assert$check$225
    connect \B $242
    connect \S $198
    connect \Y $assert$check$225$next
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:79|/Users/ferrara/personal/6800_cpu/core.py:77"
  cell $pmux $procmux$130
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $procmux$126_Y
    connect \B { $procmux$136_Y $procmux$128_Y }
    connect \S { $procmux$138_CMP $auto$opt_reduce.cc:132:opt_mux$373 }
    connect \Y $procmux$130_Y
  end
  attribute \full_case 1
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/HCF.py:9"
  cell $mux $procmux$136
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $procmux$126_Y
    connect \S $104
    connect \Y $procmux$136_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:79|/Users/ferrara/personal/6800_cpu/core.py:77"
  cell $eq $procmux$138_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \instr
    connect \B 8'11011101
    connect \Y $procmux$138_CMP
  end
  attribute \full_case 1
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:58"
  cell $mux $procmux$143
    parameter \WIDTH 1
    connect \A $procmux$130_Y
    connect \B 1'1
    connect \S $100
    connect \Y $procmux$143_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:57"
  cell $mux $procmux$145
    parameter \WIDTH 1
    connect \A $procmux$126_Y
    connect \B $procmux$143_Y
    connect \S $114
    connect \Y $procmux$145_Y
  end
  attribute \src "/usr/local/lib/python3.7/site-packages/nmigen/hdl/xfrm.py:528"
  cell $mux $procmux$147
    parameter \WIDTH 1
    connect \A $procmux$145_Y
    connect \B 1'1
    connect \S \Rst
    connect \Y \RW$next
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/reset.py:10"
  cell $mux $procmux$15
    parameter \WIDTH 1
    connect \A $assert$en$224
    connect \B 1'1
    connect \S $198
    connect \Y $assert$en$224$next
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:123|/Users/ferrara/personal/6800_cpu/internals.py:118"
  cell $pmux $procmux$153
    parameter \S_WIDTH 2
    parameter \WIDTH 16
    connect \A \Addr
    connect \B 32'11111111111111101111111111111111
    connect \S { $procmux$120_CMP $procmux$119_CMP }
    connect \Y $procmux$153_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:51"
  cell $mux $procmux$156
    parameter \WIDTH 16
    connect \A $procmux$153_Y
    connect \B \end_instr_addr
    connect \S \end_instr_flag
    connect \Y $procmux$156_Y
  end
  attribute \full_case 1
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/HCF.py:9"
  cell $mux $procmux$159
    parameter \WIDTH 16
    connect \A $38
    connect \B $procmux$156_Y
    connect \S $104
    connect \Y $procmux$159_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:79|/Users/ferrara/personal/6800_cpu/core.py:77"
  cell $pmux $procmux$161
    parameter \S_WIDTH 2
    parameter \WIDTH 16
    connect \A $procmux$156_Y
    connect \B { $procmux$163_Y $procmux$159_Y }
    connect \S { $procmux$107_CMP $procmux$138_CMP }
    connect \Y $procmux$161_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/JMP.py:14"
  cell $mux $procmux$163
    parameter \WIDTH 16
    connect \A $procmux$156_Y
    connect \B $38
    connect \S $102
    connect \Y $procmux$163_Y
  end
  attribute \full_case 1
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:58"
  cell $mux $procmux$167
    parameter \WIDTH 16
    connect \A $procmux$161_Y
    connect \B $38
    connect \S $100
    connect \Y $procmux$167_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:57"
  cell $mux $procmux$169
    parameter \WIDTH 16
    connect \A $procmux$156_Y
    connect \B $procmux$167_Y
    connect \S $114
    connect \Y $procmux$169_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/reset.py:10"
  cell $mux $procmux$17
    parameter \WIDTH 1
    connect \A $assert$check$204
    connect \B $221
    connect \S $198
    connect \Y $assert$check$204$next
  end
  attribute \src "/usr/local/lib/python3.7/site-packages/nmigen/hdl/xfrm.py:528"
  cell $mux $procmux$171
    parameter \WIDTH 16
    connect \A $procmux$169_Y
    connect \B 16'0000000000000000
    connect \S \Rst
    connect \Y \Addr$next
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/reset.py:10"
  cell $mux $procmux$19
    parameter \WIDTH 1
    connect \A $assert$en$203
    connect \B 1'1
    connect \S $198
    connect \Y $assert$en$203$next
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/JMP.py:14"
  cell $mux $procmux$190
    parameter \WIDTH 8
    connect \A \tmp16 [15:8]
    connect \B \Din
    connect \S $102
    connect \Y $procmux$190_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:79|/Users/ferrara/personal/6800_cpu/core.py:77"
  cell $mux $procmux$192
    parameter \WIDTH 8
    connect \A \tmp16 [15:8]
    connect \B $procmux$190_Y
    connect \S $procmux$107_CMP
    connect \Y $procmux$192_Y
  end
  attribute \full_case 1
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:58"
  cell $mux $procmux$195
    parameter \WIDTH 8
    connect \A $procmux$192_Y
    connect \B \tmp16 [15:8]
    connect \S $100
    connect \Y $procmux$195_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:57"
  cell $mux $procmux$197
    parameter \WIDTH 8
    connect \A \tmp16 [15:8]
    connect \B $procmux$195_Y
    connect \S $114
    connect \Y \tmp16$next [15:8]
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:123|/Users/ferrara/personal/6800_cpu/internals.py:118"
  cell $mux $procmux$207
    parameter \WIDTH 8
    connect \A \tmp8
    connect \B \Din
    connect \S $procmux$119_CMP
    connect \Y \tmp8$next
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/reset.py:10"
  cell $mux $procmux$21
    parameter \WIDTH 1
    connect \A $assert$check
    connect \B $200
    connect \S $198
    connect \Y $assert$check$next
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:51"
  cell $mux $procmux$215
    parameter \WIDTH 8
    connect \A \pc [15:8]
    connect \B \end_instr_addr [15:8]
    connect \S \end_instr_flag
    connect \Y $procmux$215_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/LDB.py:14"
  cell $mux $procmux$217
    parameter \WIDTH 8
    connect \A $procmux$215_Y
    connect \B $38 [15:8]
    connect \S $102
    connect \Y $procmux$217_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:79|/Users/ferrara/personal/6800_cpu/core.py:77"
  cell $pmux $procmux$219
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A $procmux$215_Y
    connect \B { $procmux$225_Y $procmux$217_Y }
    connect \S { $procmux$138_CMP $auto$opt_reduce.cc:132:opt_mux$373 }
    connect \Y $procmux$219_Y
  end
  attribute \full_case 1
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/HCF.py:9"
  cell $mux $procmux$225
    parameter \WIDTH 8
    connect \A $38 [15:8]
    connect \B $procmux$215_Y
    connect \S $104
    connect \Y $procmux$225_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/reset.py:10"
  cell $mux $procmux$23
    parameter \WIDTH 1
    connect \A $assert$en
    connect \B 1'1
    connect \S $198
    connect \Y $assert$en$next
  end
  attribute \full_case 1
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:58"
  cell $mux $procmux$232
    parameter \WIDTH 8
    connect \A $procmux$219_Y
    connect \B $38 [15:8]
    connect \S $100
    connect \Y $procmux$232_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:57"
  cell $mux $procmux$234
    parameter \WIDTH 8
    connect \A $procmux$215_Y
    connect \B $procmux$232_Y
    connect \S $114
    connect \Y \pc$next [15:8]
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:51"
  cell $mux $procmux$242
    parameter \WIDTH 8
    connect \A \pc [7:0]
    connect \B \end_instr_addr [7:0]
    connect \S \end_instr_flag
    connect \Y $procmux$242_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/LDB.py:14"
  cell $mux $procmux$244
    parameter \WIDTH 8
    connect \A $procmux$242_Y
    connect \B $38 [7:0]
    connect \S $102
    connect \Y $procmux$244_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:79|/Users/ferrara/personal/6800_cpu/core.py:77"
  cell $pmux $procmux$246
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A $procmux$242_Y
    connect \B { $procmux$252_Y $procmux$244_Y }
    connect \S { $procmux$138_CMP $auto$opt_reduce.cc:132:opt_mux$373 }
    connect \Y $procmux$246_Y
  end
  attribute \full_case 1
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/HCF.py:9"
  cell $mux $procmux$252
    parameter \WIDTH 8
    connect \A $38 [7:0]
    connect \B $procmux$242_Y
    connect \S $104
    connect \Y $procmux$252_Y
  end
  attribute \full_case 1
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:58"
  cell $mux $procmux$259
    parameter \WIDTH 8
    connect \A $procmux$246_Y
    connect \B $38 [7:0]
    connect \S $100
    connect \Y $procmux$259_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/ABA.py:17"
  cell $mux $procmux$26
    parameter \WIDTH 1
    connect \A \halt_flag
    connect \B 1'1
    connect \S $104
    connect \Y $procmux$26_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:57"
  cell $mux $procmux$261
    parameter \WIDTH 8
    connect \A $procmux$242_Y
    connect \B $procmux$259_Y
    connect \S $114
    connect \Y \pc$next [7:0]
  end
  attribute \full_case 1
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:79|/Users/ferrara/personal/6800_cpu/core.py:77"
  cell $pmux $procmux$28
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { $procmux$39_Y $procmux$26_Y }
    connect \S { $procmux$107_CMP $auto$opt_reduce.cc:132:opt_mux$379 }
    connect \Y $procmux$28_Y
  end
  attribute \full_case 1
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:79|/Users/ferrara/personal/6800_cpu/core.py:77"
  cell $eq $procmux$29_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr
    connect \B 5'11011
    connect \Y $procmux$29_CMP
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/reset.py:10"
  cell $mux $procmux$3
    parameter \WIDTH 1
    connect \A $assert$en$287
    connect \B 1'1
    connect \S $198
    connect \Y $assert$en$287$next
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/JMP.py:23"
  cell $mux $procmux$39
    parameter \WIDTH 1
    connect \A \halt_flag
    connect \B 1'1
    connect \S $174
    connect \Y $procmux$39_Y
  end
  attribute \full_case 1
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:58"
  cell $mux $procmux$46
    parameter \WIDTH 1
    connect \A $procmux$28_Y
    connect \B \halt_flag
    connect \S $100
    connect \Y $procmux$46_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:57"
  cell $mux $procmux$48
    parameter \WIDTH 1
    connect \A \halt_flag
    connect \B $procmux$46_Y
    connect \S $114
    connect \Y $procmux$48_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/reset.py:10"
  cell $mux $procmux$5
    parameter \WIDTH 1
    connect \A $assert$check$267
    connect \B $284
    connect \S $198
    connect \Y $assert$check$267$next
  end
  attribute \src "/usr/local/lib/python3.7/site-packages/nmigen/hdl/xfrm.py:528"
  cell $mux $procmux$50
    parameter \WIDTH 1
    connect \A $procmux$48_Y
    connect \B 1'0
    connect \S \Rst
    connect \Y \halt_flag$next
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:58"
  cell $mux $procmux$52
    parameter \WIDTH 8
    connect \A \instr
    connect \B \Din
    connect \S $100
    connect \Y $procmux$52_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:57"
  cell $mux $procmux$54
    parameter \WIDTH 8
    connect \A \instr
    connect \B $procmux$52_Y
    connect \S $114
    connect \Y \instr$next
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:51"
  cell $mux $procmux$56
    parameter \WIDTH 4
    connect \A \cycle
    connect \B 4'0000
    connect \S \end_instr_flag
    connect \Y $procmux$56_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/JMP.py:14"
  cell $mux $procmux$58
    parameter \WIDTH 4
    connect \A $procmux$56_Y
    connect \B 4'0010
    connect \S $102
    connect \Y $procmux$58_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:79|/Users/ferrara/personal/6800_cpu/core.py:77"
  cell $mux $procmux$60
    parameter \WIDTH 4
    connect \A $procmux$56_Y
    connect \B $procmux$58_Y
    connect \S $procmux$107_CMP
    connect \Y $procmux$60_Y
  end
  attribute \full_case 1
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:58"
  cell $mux $procmux$63
    parameter \WIDTH 4
    connect \A $procmux$60_Y
    connect \B 4'0001
    connect \S $100
    connect \Y $procmux$63_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:57"
  cell $mux $procmux$65
    parameter \WIDTH 4
    connect \A $procmux$56_Y
    connect \B $procmux$63_Y
    connect \S $114
    connect \Y $procmux$65_Y
  end
  attribute \src "/usr/local/lib/python3.7/site-packages/nmigen/hdl/xfrm.py:528"
  cell $mux $procmux$67
    parameter \WIDTH 4
    connect \A $procmux$65_Y
    connect \B 4'0000
    connect \S \Rst
    connect \Y \cycle$next
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:128|/Users/ferrara/personal/6800_cpu/internals.py:118"
  cell $mux $procmux$69
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$118_CMP
    connect \Y $procmux$69_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/reset.py:10"
  cell $mux $procmux$7
    parameter \WIDTH 1
    connect \A $assert$en$266
    connect \B 1'1
    connect \S $198
    connect \Y $assert$en$266$next
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/ABA.py:14"
  cell $mux $procmux$71
    parameter \WIDTH 1
    connect \A $procmux$69_Y
    connect \B 1'1
    connect \S $102
    connect \Y $procmux$71_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:79|/Users/ferrara/personal/6800_cpu/core.py:77"
  cell $pmux $procmux$73
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $procmux$69_Y
    connect \B { $procmux$85_Y $procmux$81_Y $procmux$71_Y }
    connect \S { $procmux$111_CMP $procmux$107_CMP $auto$opt_reduce.cc:132:opt_mux$381 }
    connect \Y $procmux$73_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/JMP.py:20"
  cell $mux $procmux$81
    parameter \WIDTH 1
    connect \A $procmux$69_Y
    connect \B 1'1
    connect \S $120
    connect \Y $procmux$81_Y
  end
  attribute \full_case 1
  attribute \src "/Users/ferrara/personal/6800_cpu/Instructions/NOP.py:8"
  cell $mux $procmux$85
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $procmux$69_Y
    connect \S $104
    connect \Y $procmux$85_Y
  end
  attribute \full_case 1
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:58"
  cell $mux $procmux$89
    parameter \WIDTH 1
    connect \A $procmux$73_Y
    connect \B $procmux$69_Y
    connect \S $100
    connect \Y $procmux$89_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/Validators/reset.py:10"
  cell $mux $procmux$9
    parameter \WIDTH 1
    connect \A $assert$check$246
    connect \B $263
    connect \S $198
    connect \Y $assert$check$246$next
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:57"
  cell $mux $procmux$91
    parameter \WIDTH 1
    connect \A $procmux$69_Y
    connect \B $procmux$89_Y
    connect \S $114
    connect \Y \end_instr_flag
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/internals.py:128|/Users/ferrara/personal/6800_cpu/internals.py:118"
  cell $mux $procmux$93
    parameter \WIDTH 16
    connect \A 16'0000000000000000
    connect \B { \tmp8 \Din }
    connect \S $procmux$118_CMP
    connect \Y $procmux$93_Y
  end
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:79|/Users/ferrara/personal/6800_cpu/core.py:77"
  cell $pmux $procmux$97
    parameter \S_WIDTH 3
    parameter \WIDTH 16
    connect \A $procmux$93_Y
    connect \B { $procmux$109_Y $procmux$105_Y $procmux$102_Y }
    connect \S { $procmux$111_CMP $procmux$107_CMP $auto$opt_reduce.cc:132:opt_mux$381 }
    connect \Y $procmux$113_Y
  end
  connect \Dout 8'00000000
  connect \a 8'00000000
  connect \alu8 8'00000000
  connect \alu8_write 14'00000000000000
  connect \b 8'00000000
  connect \incdec16 16'0000000000000000
  connect \incdec16_write 6'000000
  connect \sp 16'0000000000000000
  connect \sp$next 16'0000000000000000
  connect \src16_select 3'000
  connect \src16_write 6'000000
  connect \src8_1_select 4'0000
  connect \src8_2_select 4'0000
  connect \tmp16$next [7:0] \tmp16 [7:0]
  connect \x 8'00000000
  connect \x$next 8'00000000
end
attribute \keep 1
attribute \nmigen.hierarchy "top"
attribute \top 1
attribute \generator "nMigen"
module \top
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:22"
  wire width 16 output 8 \Addr
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:23"
  wire width 8 input 1 \Din
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:24"
  wire width 8 output 2 \Dout
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:25"
  wire output 3 \RW
  attribute \src "/Users/ferrara/personal/6800_cpu/core.py:26"
  wire input 4 \Rst
  attribute \src "/usr/local/lib/python3.7/site-packages/nmigen/hdl/ir.py:540"
  wire input 6 \clk
  attribute \src "cli.py:23"
  wire input 5 \ph1_clk
  attribute \src "/usr/local/lib/python3.7/site-packages/nmigen/hdl/ir.py:540"
  wire input 7 \rst
  cell \core \core
    connect \Addr \Addr
    connect \Din \Din
    connect \Dout \Dout
    connect \RW \RW
    connect \Rst \Rst
    connect \clk \clk
    connect \ph1_clk \ph1_clk
    connect \rst \rst
  end
end
