// Seed: 559875356
module module_0 (
    output wand  id_0,
    output uwire id_1
);
  assign id_0 = id_3;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wor id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input tri id_9
);
  assign id_0 = id_8;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_3 = 0;
  rnmos (id_5, {id_5, id_3});
  assign id_0 = 1;
  wire id_11;
endmodule
