`timescale 1ns / 1ps

module and_1(a,b,c);

input a,b;
output c;

and (c,a,b);

endmodule
