

================================================================
== Synthesis Summary Report of 'equalizer_pilot_removal'
================================================================
+ General Information: 
    * Date:           Mon Sep 26 19:32:12 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        project
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------------------------+------+-------+---------+--------+----------+---------+------+----------+------+---------+-------------+-------------+-----+
    |                                     Modules                                    | Issue|       | Latency | Latency| Iteration|         | Trip |          |      |         |             |             |     |
    |                                     & Loops                                    | Type | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |      FF     |     LUT     | URAM|
    +--------------------------------------------------------------------------------+------+-------+---------+--------+----------+---------+------+----------+------+---------+-------------+-------------+-----+
    |+ equalizer_pilot_removal                                                       |     -|   5.40|        -|       -|         -|        -|     -|        no|     -|  37 (2%)|  44186 (18%)|  29325 (25%)|    -|
    | + grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_45_1_fu_109                  |     -|  13.50|        -|       -|         -|        -|     -|        no|     -|        -|    218 (~0%)|     70 (~0%)|    -|
    |  o VITIS_LOOP_45_1                                                             |     -|  14.60|        -|       -|         2|        1|     -|       yes|     -|        -|            -|            -|    -|
    | + grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_145  |     -|  11.97|        -|       -|         -|        -|     -|        no|     -|  2 (~0%)|    3039 (1%)|    2175 (1%)|    -|
    |  o VITIS_LOOP_75_2_VITIS_LOOP_76_3                                             |     -|  14.60|        -|       -|        15|        1|     -|       yes|     -|        -|            -|            -|    -|
    | + grp_equalizer_pilot_removal_Pipeline_VITIS_LOOP_97_4_VITIS_LOOP_98_5_fu_179  |     -|   5.40|        -|       -|         -|        -|     -|        no|     -|  29 (2%)|  39169 (16%)|  25941 (22%)|    -|
    |  o VITIS_LOOP_97_4_VITIS_LOOP_98_5                                             |     -|  14.60|        -|       -|       166|        1|     -|       yes|     -|        -|            -|            -|    -|
    +--------------------------------------------------------------------------------+------+-------+---------+--------+----------+---------+------+----------+------+---------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| data_in   | both          | 64    | 1     | 1   | 8     | 1     | 1      | 8     | 1     | 1      |
| data_out  | both          | 64    | 1     | 1   | 8     | 1     | 1      | 8     | 1     | 1      |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------------+
| Argument | Direction | Datatype                                    |
+----------+-----------+---------------------------------------------+
| data_in  | in        | stream<hls::axis<ap_uint<64>, 1, 1, 1>, 0>& |
| data_out | out       | stream<hls::axis<ap_uint<64>, 1, 1, 1>, 0>& |
+----------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+----------+----------+-----------+
| Argument | HW Name  | HW Type   |
+----------+----------+-----------+
| data_in  | data_in  | interface |
| data_out | data_out | interface |
+----------+----------+-----------+


================================================================
== M_AXI Burst Information
================================================================

