# vsim -c -do "run -all; quit" tb_redmule_mx_decoder_w 
# Start time: 14:38:49 on Jan 08,2026
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.7b_1 linux_x86_64 Jul 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_redmule_mx_decoder_w(fast)
# run -all
# =================================================
# MX DECODER W (per-group exp) TESTBENCH
# DATA_W=256, NUM_ELEMS=32, NUM_LANES=8, NUM_GROUPS=4
# =================================================
# 
# --- Generating test block 0 ---
# === W DEC TEST: block_0 ===
#   Input exponents per group:
#     Group 0: exp=0x78
#     Group 1: exp=0x7c
#     Group 2: exp=0x80
#     Group 3: exp=0x84
#   Received FP16 outputs:
#     Group 0 (exp=0x78):
#       Lane 0: MX=0x38 -> FP16=0x2000
#       Lane 1: MX=0x3c -> FP16=0x2200
#       Lane 2: MX=0x40 -> FP16=0x2400
#       Lane 3: MX=0xb8 -> FP16=0xa000
#       Lane 4: MX=0x30 -> FP16=0x1c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x2600
#       Lane 7: MX=0x34 -> FP16=0x1e00
#     Group 1 (exp=0x7c):
#       Lane 0: MX=0x38 -> FP16=0x3000
#       Lane 1: MX=0x3c -> FP16=0x3200
#       Lane 2: MX=0x40 -> FP16=0x3400
#       Lane 3: MX=0xb8 -> FP16=0xb000
#       Lane 4: MX=0x30 -> FP16=0x2c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x3600
#       Lane 7: MX=0x34 -> FP16=0x2e00
#     Group 2 (exp=0x80):
#       Lane 0: MX=0x38 -> FP16=0x4000
#       Lane 1: MX=0x3c -> FP16=0x4200
#       Lane 2: MX=0x40 -> FP16=0x4400
#       Lane 3: MX=0xb8 -> FP16=0xc000
#       Lane 4: MX=0x30 -> FP16=0x3c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x4600
#       Lane 7: MX=0x34 -> FP16=0x3e00
#     Group 3 (exp=0x84):
#       Lane 0: MX=0x38 -> FP16=0x5000
#       Lane 1: MX=0x3c -> FP16=0x5200
#       Lane 2: MX=0x40 -> FP16=0x5400
#       Lane 3: MX=0xb8 -> FP16=0xd000
#       Lane 4: MX=0x30 -> FP16=0x4c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x5600
#       Lane 7: MX=0x34 -> FP16=0x4e00
# === W DEC TEST DONE: block_0 ===
# 
# 
# --- Generating test block 1 ---
# === W DEC TEST: block_1 ===
#   Input exponents per group:
#     Group 0: exp=0x78
#     Group 1: exp=0x7c
#     Group 2: exp=0x80
#     Group 3: exp=0x84
#   Received FP16 outputs:
#     Group 0 (exp=0x78):
#       Lane 0: MX=0x38 -> FP16=0x2000
#       Lane 1: MX=0x3c -> FP16=0x2200
#       Lane 2: MX=0x40 -> FP16=0x2400
#       Lane 3: MX=0xb8 -> FP16=0xa000
#       Lane 4: MX=0x30 -> FP16=0x1c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x2600
#       Lane 7: MX=0x34 -> FP16=0x1e00
#     Group 1 (exp=0x7c):
#       Lane 0: MX=0x38 -> FP16=0x3000
#       Lane 1: MX=0x3c -> FP16=0x3200
#       Lane 2: MX=0x40 -> FP16=0x3400
#       Lane 3: MX=0xb8 -> FP16=0xb000
#       Lane 4: MX=0x30 -> FP16=0x2c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x3600
#       Lane 7: MX=0x34 -> FP16=0x2e00
#     Group 2 (exp=0x80):
#       Lane 0: MX=0x38 -> FP16=0x4000
#       Lane 1: MX=0x3c -> FP16=0x4200
#       Lane 2: MX=0x40 -> FP16=0x4400
#       Lane 3: MX=0xb8 -> FP16=0xc000
#       Lane 4: MX=0x30 -> FP16=0x3c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x4600
#       Lane 7: MX=0x34 -> FP16=0x3e00
#     Group 3 (exp=0x84):
#       Lane 0: MX=0x38 -> FP16=0x5000
#       Lane 1: MX=0x3c -> FP16=0x5200
#       Lane 2: MX=0x40 -> FP16=0x5400
#       Lane 3: MX=0xb8 -> FP16=0xd000
#       Lane 4: MX=0x30 -> FP16=0x4c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x5600
#       Lane 7: MX=0x34 -> FP16=0x4e00
# === W DEC TEST DONE: block_1 ===
# 
# 
# --- Generating test block 2 ---
# === W DEC TEST: block_2 ===
#   Input exponents per group:
#     Group 0: exp=0x78
#     Group 1: exp=0x7c
#     Group 2: exp=0x80
#     Group 3: exp=0x84
#   Received FP16 outputs:
#     Group 0 (exp=0x78):
#       Lane 0: MX=0x38 -> FP16=0x2000
#       Lane 1: MX=0x3c -> FP16=0x2200
#       Lane 2: MX=0x40 -> FP16=0x2400
#       Lane 3: MX=0xb8 -> FP16=0xa000
#       Lane 4: MX=0x30 -> FP16=0x1c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x2600
#       Lane 7: MX=0x34 -> FP16=0x1e00
#     Group 1 (exp=0x7c):
#       Lane 0: MX=0x38 -> FP16=0x3000
#       Lane 1: MX=0x3c -> FP16=0x3200
#       Lane 2: MX=0x40 -> FP16=0x3400
#       Lane 3: MX=0xb8 -> FP16=0xb000
#       Lane 4: MX=0x30 -> FP16=0x2c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x3600
#       Lane 7: MX=0x34 -> FP16=0x2e00
#     Group 2 (exp=0x80):
#       Lane 0: MX=0x38 -> FP16=0x4000
#       Lane 1: MX=0x3c -> FP16=0x4200
#       Lane 2: MX=0x40 -> FP16=0x4400
#       Lane 3: MX=0xb8 -> FP16=0xc000
#       Lane 4: MX=0x30 -> FP16=0x3c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x4600
#       Lane 7: MX=0x34 -> FP16=0x3e00
#     Group 3 (exp=0x84):
#       Lane 0: MX=0x38 -> FP16=0x5000
#       Lane 1: MX=0x3c -> FP16=0x5200
#       Lane 2: MX=0x40 -> FP16=0x5400
#       Lane 3: MX=0xb8 -> FP16=0xd000
#       Lane 4: MX=0x30 -> FP16=0x4c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x5600
#       Lane 7: MX=0x34 -> FP16=0x4e00
# === W DEC TEST DONE: block_2 ===
# 
# 
# --- Generating test block 3 ---
# === W DEC TEST: block_3 ===
#   Input exponents per group:
#     Group 0: exp=0x78
#     Group 1: exp=0x7c
#     Group 2: exp=0x80
#     Group 3: exp=0x84
#   Received FP16 outputs:
#     Group 0 (exp=0x78):
#       Lane 0: MX=0x38 -> FP16=0x2000
#       Lane 1: MX=0x3c -> FP16=0x2200
#       Lane 2: MX=0x40 -> FP16=0x2400
#       Lane 3: MX=0xb8 -> FP16=0xa000
#       Lane 4: MX=0x30 -> FP16=0x1c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x2600
#       Lane 7: MX=0x34 -> FP16=0x1e00
#     Group 1 (exp=0x7c):
#       Lane 0: MX=0x38 -> FP16=0x3000
#       Lane 1: MX=0x3c -> FP16=0x3200
#       Lane 2: MX=0x40 -> FP16=0x3400
#       Lane 3: MX=0xb8 -> FP16=0xb000
#       Lane 4: MX=0x30 -> FP16=0x2c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x3600
#       Lane 7: MX=0x34 -> FP16=0x2e00
#     Group 2 (exp=0x80):
#       Lane 0: MX=0x38 -> FP16=0x4000
#       Lane 1: MX=0x3c -> FP16=0x4200
#       Lane 2: MX=0x40 -> FP16=0x4400
#       Lane 3: MX=0xb8 -> FP16=0xc000
#       Lane 4: MX=0x30 -> FP16=0x3c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x4600
#       Lane 7: MX=0x34 -> FP16=0x3e00
#     Group 3 (exp=0x84):
#       Lane 0: MX=0x38 -> FP16=0x5000
#       Lane 1: MX=0x3c -> FP16=0x5200
#       Lane 2: MX=0x40 -> FP16=0x5400
#       Lane 3: MX=0xb8 -> FP16=0xd000
#       Lane 4: MX=0x30 -> FP16=0x4c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x5600
#       Lane 7: MX=0x34 -> FP16=0x4e00
# === W DEC TEST DONE: block_3 ===
# 
# 
# --- Generating test block 4 ---
# === W DEC TEST: block_4 ===
#   Input exponents per group:
#     Group 0: exp=0x78
#     Group 1: exp=0x7c
#     Group 2: exp=0x80
#     Group 3: exp=0x84
#   Received FP16 outputs:
#     Group 0 (exp=0x78):
#       Lane 0: MX=0x38 -> FP16=0x2000
#       Lane 1: MX=0x3c -> FP16=0x2200
#       Lane 2: MX=0x40 -> FP16=0x2400
#       Lane 3: MX=0xb8 -> FP16=0xa000
#       Lane 4: MX=0x30 -> FP16=0x1c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x2600
#       Lane 7: MX=0x34 -> FP16=0x1e00
#     Group 1 (exp=0x7c):
#       Lane 0: MX=0x38 -> FP16=0x3000
#       Lane 1: MX=0x3c -> FP16=0x3200
#       Lane 2: MX=0x40 -> FP16=0x3400
#       Lane 3: MX=0xb8 -> FP16=0xb000
#       Lane 4: MX=0x30 -> FP16=0x2c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x3600
#       Lane 7: MX=0x34 -> FP16=0x2e00
#     Group 2 (exp=0x80):
#       Lane 0: MX=0x38 -> FP16=0x4000
#       Lane 1: MX=0x3c -> FP16=0x4200
#       Lane 2: MX=0x40 -> FP16=0x4400
#       Lane 3: MX=0xb8 -> FP16=0xc000
#       Lane 4: MX=0x30 -> FP16=0x3c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x4600
#       Lane 7: MX=0x34 -> FP16=0x3e00
#     Group 3 (exp=0x84):
#       Lane 0: MX=0x38 -> FP16=0x5000
#       Lane 1: MX=0x3c -> FP16=0x5200
#       Lane 2: MX=0x40 -> FP16=0x5400
#       Lane 3: MX=0xb8 -> FP16=0xd000
#       Lane 4: MX=0x30 -> FP16=0x4c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x5600
#       Lane 7: MX=0x34 -> FP16=0x4e00
# === W DEC TEST DONE: block_4 ===
# 
# 
# --- Generating test block 5 ---
# === W DEC TEST: block_5 ===
#   Input exponents per group:
#     Group 0: exp=0x78
#     Group 1: exp=0x7c
#     Group 2: exp=0x80
#     Group 3: exp=0x84
#   Received FP16 outputs:
#     Group 0 (exp=0x78):
#       Lane 0: MX=0x38 -> FP16=0x2000
#       Lane 1: MX=0x3c -> FP16=0x2200
#       Lane 2: MX=0x40 -> FP16=0x2400
#       Lane 3: MX=0xb8 -> FP16=0xa000
#       Lane 4: MX=0x30 -> FP16=0x1c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x2600
#       Lane 7: MX=0x34 -> FP16=0x1e00
#     Group 1 (exp=0x7c):
#       Lane 0: MX=0x38 -> FP16=0x3000
#       Lane 1: MX=0x3c -> FP16=0x3200
#       Lane 2: MX=0x40 -> FP16=0x3400
#       Lane 3: MX=0xb8 -> FP16=0xb000
#       Lane 4: MX=0x30 -> FP16=0x2c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x3600
#       Lane 7: MX=0x34 -> FP16=0x2e00
#     Group 2 (exp=0x80):
#       Lane 0: MX=0x38 -> FP16=0x4000
#       Lane 1: MX=0x3c -> FP16=0x4200
#       Lane 2: MX=0x40 -> FP16=0x4400
#       Lane 3: MX=0xb8 -> FP16=0xc000
#       Lane 4: MX=0x30 -> FP16=0x3c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x4600
#       Lane 7: MX=0x34 -> FP16=0x3e00
#     Group 3 (exp=0x84):
#       Lane 0: MX=0x38 -> FP16=0x5000
#       Lane 1: MX=0x3c -> FP16=0x5200
#       Lane 2: MX=0x40 -> FP16=0x5400
#       Lane 3: MX=0xb8 -> FP16=0xd000
#       Lane 4: MX=0x30 -> FP16=0x4c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x5600
#       Lane 7: MX=0x34 -> FP16=0x4e00
# === W DEC TEST DONE: block_5 ===
# 
# 
# --- Generating test block 6 ---
# === W DEC TEST: block_6 ===
#   Input exponents per group:
#     Group 0: exp=0x78
#     Group 1: exp=0x7c
#     Group 2: exp=0x80
#     Group 3: exp=0x84
#   Received FP16 outputs:
#     Group 0 (exp=0x78):
#       Lane 0: MX=0x38 -> FP16=0x2000
#       Lane 1: MX=0x3c -> FP16=0x2200
#       Lane 2: MX=0x40 -> FP16=0x2400
#       Lane 3: MX=0xb8 -> FP16=0xa000
#       Lane 4: MX=0x30 -> FP16=0x1c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x2600
#       Lane 7: MX=0x34 -> FP16=0x1e00
#     Group 1 (exp=0x7c):
#       Lane 0: MX=0x38 -> FP16=0x3000
#       Lane 1: MX=0x3c -> FP16=0x3200
#       Lane 2: MX=0x40 -> FP16=0x3400
#       Lane 3: MX=0xb8 -> FP16=0xb000
#       Lane 4: MX=0x30 -> FP16=0x2c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x3600
#       Lane 7: MX=0x34 -> FP16=0x2e00
#     Group 2 (exp=0x80):
#       Lane 0: MX=0x38 -> FP16=0x4000
#       Lane 1: MX=0x3c -> FP16=0x4200
#       Lane 2: MX=0x40 -> FP16=0x4400
#       Lane 3: MX=0xb8 -> FP16=0xc000
#       Lane 4: MX=0x30 -> FP16=0x3c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x4600
#       Lane 7: MX=0x34 -> FP16=0x3e00
#     Group 3 (exp=0x84):
#       Lane 0: MX=0x38 -> FP16=0x5000
#       Lane 1: MX=0x3c -> FP16=0x5200
#       Lane 2: MX=0x40 -> FP16=0x5400
#       Lane 3: MX=0xb8 -> FP16=0xd000
#       Lane 4: MX=0x30 -> FP16=0x4c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x5600
#       Lane 7: MX=0x34 -> FP16=0x4e00
# === W DEC TEST DONE: block_6 ===
# 
# 
# --- Generating test block 7 ---
# === W DEC TEST: block_7 ===
#   Input exponents per group:
#     Group 0: exp=0x78
#     Group 1: exp=0x7c
#     Group 2: exp=0x80
#     Group 3: exp=0x84
#   Received FP16 outputs:
#     Group 0 (exp=0x78):
#       Lane 0: MX=0x38 -> FP16=0x2000
#       Lane 1: MX=0x3c -> FP16=0x2200
#       Lane 2: MX=0x40 -> FP16=0x2400
#       Lane 3: MX=0xb8 -> FP16=0xa000
#       Lane 4: MX=0x30 -> FP16=0x1c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x2600
#       Lane 7: MX=0x34 -> FP16=0x1e00
#     Group 1 (exp=0x7c):
#       Lane 0: MX=0x38 -> FP16=0x3000
#       Lane 1: MX=0x3c -> FP16=0x3200
#       Lane 2: MX=0x40 -> FP16=0x3400
#       Lane 3: MX=0xb8 -> FP16=0xb000
#       Lane 4: MX=0x30 -> FP16=0x2c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x3600
#       Lane 7: MX=0x34 -> FP16=0x2e00
#     Group 2 (exp=0x80):
#       Lane 0: MX=0x38 -> FP16=0x4000
#       Lane 1: MX=0x3c -> FP16=0x4200
#       Lane 2: MX=0x40 -> FP16=0x4400
#       Lane 3: MX=0xb8 -> FP16=0xc000
#       Lane 4: MX=0x30 -> FP16=0x3c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x4600
#       Lane 7: MX=0x34 -> FP16=0x3e00
#     Group 3 (exp=0x84):
#       Lane 0: MX=0x38 -> FP16=0x5000
#       Lane 1: MX=0x3c -> FP16=0x5200
#       Lane 2: MX=0x40 -> FP16=0x5400
#       Lane 3: MX=0xb8 -> FP16=0xd000
#       Lane 4: MX=0x30 -> FP16=0x4c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x5600
#       Lane 7: MX=0x34 -> FP16=0x4e00
# === W DEC TEST DONE: block_7 ===
# 
# 
# --- Generating test block 8 ---
# === W DEC TEST: block_8 ===
#   Input exponents per group:
#     Group 0: exp=0x78
#     Group 1: exp=0x7c
#     Group 2: exp=0x80
#     Group 3: exp=0x84
#   Received FP16 outputs:
#     Group 0 (exp=0x78):
#       Lane 0: MX=0x38 -> FP16=0x2000
#       Lane 1: MX=0x3c -> FP16=0x2200
#       Lane 2: MX=0x40 -> FP16=0x2400
#       Lane 3: MX=0xb8 -> FP16=0xa000
#       Lane 4: MX=0x30 -> FP16=0x1c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x2600
#       Lane 7: MX=0x34 -> FP16=0x1e00
#     Group 1 (exp=0x7c):
#       Lane 0: MX=0x38 -> FP16=0x3000
#       Lane 1: MX=0x3c -> FP16=0x3200
#       Lane 2: MX=0x40 -> FP16=0x3400
#       Lane 3: MX=0xb8 -> FP16=0xb000
#       Lane 4: MX=0x30 -> FP16=0x2c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x3600
#       Lane 7: MX=0x34 -> FP16=0x2e00
#     Group 2 (exp=0x80):
#       Lane 0: MX=0x38 -> FP16=0x4000
#       Lane 1: MX=0x3c -> FP16=0x4200
#       Lane 2: MX=0x40 -> FP16=0x4400
#       Lane 3: MX=0xb8 -> FP16=0xc000
#       Lane 4: MX=0x30 -> FP16=0x3c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x4600
#       Lane 7: MX=0x34 -> FP16=0x3e00
#     Group 3 (exp=0x84):
#       Lane 0: MX=0x38 -> FP16=0x5000
#       Lane 1: MX=0x3c -> FP16=0x5200
#       Lane 2: MX=0x40 -> FP16=0x5400
#       Lane 3: MX=0xb8 -> FP16=0xd000
#       Lane 4: MX=0x30 -> FP16=0x4c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x5600
#       Lane 7: MX=0x34 -> FP16=0x4e00
# === W DEC TEST DONE: block_8 ===
# 
# 
# --- Generating test block 9 ---
# === W DEC TEST: block_9 ===
#   Input exponents per group:
#     Group 0: exp=0x78
#     Group 1: exp=0x7c
#     Group 2: exp=0x80
#     Group 3: exp=0x84
#   Received FP16 outputs:
#     Group 0 (exp=0x78):
#       Lane 0: MX=0x38 -> FP16=0x2000
#       Lane 1: MX=0x3c -> FP16=0x2200
#       Lane 2: MX=0x40 -> FP16=0x2400
#       Lane 3: MX=0xb8 -> FP16=0xa000
#       Lane 4: MX=0x30 -> FP16=0x1c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x2600
#       Lane 7: MX=0x34 -> FP16=0x1e00
#     Group 1 (exp=0x7c):
#       Lane 0: MX=0x38 -> FP16=0x3000
#       Lane 1: MX=0x3c -> FP16=0x3200
#       Lane 2: MX=0x40 -> FP16=0x3400
#       Lane 3: MX=0xb8 -> FP16=0xb000
#       Lane 4: MX=0x30 -> FP16=0x2c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x3600
#       Lane 7: MX=0x34 -> FP16=0x2e00
#     Group 2 (exp=0x80):
#       Lane 0: MX=0x38 -> FP16=0x4000
#       Lane 1: MX=0x3c -> FP16=0x4200
#       Lane 2: MX=0x40 -> FP16=0x4400
#       Lane 3: MX=0xb8 -> FP16=0xc000
#       Lane 4: MX=0x30 -> FP16=0x3c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x4600
#       Lane 7: MX=0x34 -> FP16=0x3e00
#     Group 3 (exp=0x84):
#       Lane 0: MX=0x38 -> FP16=0x5000
#       Lane 1: MX=0x3c -> FP16=0x5200
#       Lane 2: MX=0x40 -> FP16=0x5400
#       Lane 3: MX=0xb8 -> FP16=0xd000
#       Lane 4: MX=0x30 -> FP16=0x4c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x5600
#       Lane 7: MX=0x34 -> FP16=0x4e00
# === W DEC TEST DONE: block_9 ===
# 
# 
# --- Generating test block 10 ---
# === W DEC TEST: block_10 ===
#   Input exponents per group:
#     Group 0: exp=0x78
#     Group 1: exp=0x7c
#     Group 2: exp=0x80
#     Group 3: exp=0x84
#   Received FP16 outputs:
#     Group 0 (exp=0x78):
#       Lane 0: MX=0x38 -> FP16=0x2000
#       Lane 1: MX=0x3c -> FP16=0x2200
#       Lane 2: MX=0x40 -> FP16=0x2400
#       Lane 3: MX=0xb8 -> FP16=0xa000
#       Lane 4: MX=0x30 -> FP16=0x1c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x2600
#       Lane 7: MX=0x34 -> FP16=0x1e00
#     Group 1 (exp=0x7c):
#       Lane 0: MX=0x38 -> FP16=0x3000
#       Lane 1: MX=0x3c -> FP16=0x3200
#       Lane 2: MX=0x40 -> FP16=0x3400
#       Lane 3: MX=0xb8 -> FP16=0xb000
#       Lane 4: MX=0x30 -> FP16=0x2c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x3600
#       Lane 7: MX=0x34 -> FP16=0x2e00
#     Group 2 (exp=0x80):
#       Lane 0: MX=0x38 -> FP16=0x4000
#       Lane 1: MX=0x3c -> FP16=0x4200
#       Lane 2: MX=0x40 -> FP16=0x4400
#       Lane 3: MX=0xb8 -> FP16=0xc000
#       Lane 4: MX=0x30 -> FP16=0x3c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x4600
#       Lane 7: MX=0x34 -> FP16=0x3e00
#     Group 3 (exp=0x84):
#       Lane 0: MX=0x38 -> FP16=0x5000
#       Lane 1: MX=0x3c -> FP16=0x5200
#       Lane 2: MX=0x40 -> FP16=0x5400
#       Lane 3: MX=0xb8 -> FP16=0xd000
#       Lane 4: MX=0x30 -> FP16=0x4c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x5600
#       Lane 7: MX=0x34 -> FP16=0x4e00
# === W DEC TEST DONE: block_10 ===
# 
# 
# --- Generating test block 11 ---
# === W DEC TEST: block_11 ===
#   Input exponents per group:
#     Group 0: exp=0x78
#     Group 1: exp=0x7c
#     Group 2: exp=0x80
#     Group 3: exp=0x84
#   Received FP16 outputs:
#     Group 0 (exp=0x78):
#       Lane 0: MX=0x38 -> FP16=0x2000
#       Lane 1: MX=0x3c -> FP16=0x2200
#       Lane 2: MX=0x40 -> FP16=0x2400
#       Lane 3: MX=0xb8 -> FP16=0xa000
#       Lane 4: MX=0x30 -> FP16=0x1c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x2600
#       Lane 7: MX=0x34 -> FP16=0x1e00
#     Group 1 (exp=0x7c):
#       Lane 0: MX=0x38 -> FP16=0x3000
#       Lane 1: MX=0x3c -> FP16=0x3200
#       Lane 2: MX=0x40 -> FP16=0x3400
#       Lane 3: MX=0xb8 -> FP16=0xb000
#       Lane 4: MX=0x30 -> FP16=0x2c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x3600
#       Lane 7: MX=0x34 -> FP16=0x2e00
#     Group 2 (exp=0x80):
#       Lane 0: MX=0x38 -> FP16=0x4000
#       Lane 1: MX=0x3c -> FP16=0x4200
#       Lane 2: MX=0x40 -> FP16=0x4400
#       Lane 3: MX=0xb8 -> FP16=0xc000
#       Lane 4: MX=0x30 -> FP16=0x3c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x4600
#       Lane 7: MX=0x34 -> FP16=0x3e00
#     Group 3 (exp=0x84):
#       Lane 0: MX=0x38 -> FP16=0x5000
#       Lane 1: MX=0x3c -> FP16=0x5200
#       Lane 2: MX=0x40 -> FP16=0x5400
#       Lane 3: MX=0xb8 -> FP16=0xd000
#       Lane 4: MX=0x30 -> FP16=0x4c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x5600
#       Lane 7: MX=0x34 -> FP16=0x4e00
# === W DEC TEST DONE: block_11 ===
# 
# 
# --- Generating test block 12 ---
# === W DEC TEST: block_12 ===
#   Input exponents per group:
#     Group 0: exp=0x78
#     Group 1: exp=0x7c
#     Group 2: exp=0x80
#     Group 3: exp=0x84
#   Received FP16 outputs:
#     Group 0 (exp=0x78):
#       Lane 0: MX=0x38 -> FP16=0x2000
#       Lane 1: MX=0x3c -> FP16=0x2200
#       Lane 2: MX=0x40 -> FP16=0x2400
#       Lane 3: MX=0xb8 -> FP16=0xa000
#       Lane 4: MX=0x30 -> FP16=0x1c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x2600
#       Lane 7: MX=0x34 -> FP16=0x1e00
#     Group 1 (exp=0x7c):
#       Lane 0: MX=0x38 -> FP16=0x3000
#       Lane 1: MX=0x3c -> FP16=0x3200
#       Lane 2: MX=0x40 -> FP16=0x3400
#       Lane 3: MX=0xb8 -> FP16=0xb000
#       Lane 4: MX=0x30 -> FP16=0x2c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x3600
#       Lane 7: MX=0x34 -> FP16=0x2e00
#     Group 2 (exp=0x80):
#       Lane 0: MX=0x38 -> FP16=0x4000
#       Lane 1: MX=0x3c -> FP16=0x4200
#       Lane 2: MX=0x40 -> FP16=0x4400
#       Lane 3: MX=0xb8 -> FP16=0xc000
#       Lane 4: MX=0x30 -> FP16=0x3c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x4600
#       Lane 7: MX=0x34 -> FP16=0x3e00
#     Group 3 (exp=0x84):
#       Lane 0: MX=0x38 -> FP16=0x5000
#       Lane 1: MX=0x3c -> FP16=0x5200
#       Lane 2: MX=0x40 -> FP16=0x5400
#       Lane 3: MX=0xb8 -> FP16=0xd000
#       Lane 4: MX=0x30 -> FP16=0x4c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x5600
#       Lane 7: MX=0x34 -> FP16=0x4e00
# === W DEC TEST DONE: block_12 ===
# 
# 
# --- Generating test block 13 ---
# === W DEC TEST: block_13 ===
#   Input exponents per group:
#     Group 0: exp=0x78
#     Group 1: exp=0x7c
#     Group 2: exp=0x80
#     Group 3: exp=0x84
#   Received FP16 outputs:
#     Group 0 (exp=0x78):
#       Lane 0: MX=0x38 -> FP16=0x2000
#       Lane 1: MX=0x3c -> FP16=0x2200
#       Lane 2: MX=0x40 -> FP16=0x2400
#       Lane 3: MX=0xb8 -> FP16=0xa000
#       Lane 4: MX=0x30 -> FP16=0x1c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x2600
#       Lane 7: MX=0x34 -> FP16=0x1e00
#     Group 1 (exp=0x7c):
#       Lane 0: MX=0x38 -> FP16=0x3000
#       Lane 1: MX=0x3c -> FP16=0x3200
#       Lane 2: MX=0x40 -> FP16=0x3400
#       Lane 3: MX=0xb8 -> FP16=0xb000
#       Lane 4: MX=0x30 -> FP16=0x2c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x3600
#       Lane 7: MX=0x34 -> FP16=0x2e00
#     Group 2 (exp=0x80):
#       Lane 0: MX=0x38 -> FP16=0x4000
#       Lane 1: MX=0x3c -> FP16=0x4200
#       Lane 2: MX=0x40 -> FP16=0x4400
#       Lane 3: MX=0xb8 -> FP16=0xc000
#       Lane 4: MX=0x30 -> FP16=0x3c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x4600
#       Lane 7: MX=0x34 -> FP16=0x3e00
#     Group 3 (exp=0x84):
#       Lane 0: MX=0x38 -> FP16=0x5000
#       Lane 1: MX=0x3c -> FP16=0x5200
#       Lane 2: MX=0x40 -> FP16=0x5400
#       Lane 3: MX=0xb8 -> FP16=0xd000
#       Lane 4: MX=0x30 -> FP16=0x4c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x5600
#       Lane 7: MX=0x34 -> FP16=0x4e00
# === W DEC TEST DONE: block_13 ===
# 
# 
# --- Generating test block 14 ---
# === W DEC TEST: block_14 ===
#   Input exponents per group:
#     Group 0: exp=0x78
#     Group 1: exp=0x7c
#     Group 2: exp=0x80
#     Group 3: exp=0x84
#   Received FP16 outputs:
#     Group 0 (exp=0x78):
#       Lane 0: MX=0x38 -> FP16=0x2000
#       Lane 1: MX=0x3c -> FP16=0x2200
#       Lane 2: MX=0x40 -> FP16=0x2400
#       Lane 3: MX=0xb8 -> FP16=0xa000
#       Lane 4: MX=0x30 -> FP16=0x1c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x2600
#       Lane 7: MX=0x34 -> FP16=0x1e00
#     Group 1 (exp=0x7c):
#       Lane 0: MX=0x38 -> FP16=0x3000
#       Lane 1: MX=0x3c -> FP16=0x3200
#       Lane 2: MX=0x40 -> FP16=0x3400
#       Lane 3: MX=0xb8 -> FP16=0xb000
#       Lane 4: MX=0x30 -> FP16=0x2c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x3600
#       Lane 7: MX=0x34 -> FP16=0x2e00
#     Group 2 (exp=0x80):
#       Lane 0: MX=0x38 -> FP16=0x4000
#       Lane 1: MX=0x3c -> FP16=0x4200
#       Lane 2: MX=0x40 -> FP16=0x4400
#       Lane 3: MX=0xb8 -> FP16=0xc000
#       Lane 4: MX=0x30 -> FP16=0x3c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x4600
#       Lane 7: MX=0x34 -> FP16=0x3e00
#     Group 3 (exp=0x84):
#       Lane 0: MX=0x38 -> FP16=0x5000
#       Lane 1: MX=0x3c -> FP16=0x5200
#       Lane 2: MX=0x40 -> FP16=0x5400
#       Lane 3: MX=0xb8 -> FP16=0xd000
#       Lane 4: MX=0x30 -> FP16=0x4c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x5600
#       Lane 7: MX=0x34 -> FP16=0x4e00
# === W DEC TEST DONE: block_14 ===
# 
# 
# --- Generating test block 15 ---
# === W DEC TEST: block_15 ===
#   Input exponents per group:
#     Group 0: exp=0x78
#     Group 1: exp=0x7c
#     Group 2: exp=0x80
#     Group 3: exp=0x84
#   Received FP16 outputs:
#     Group 0 (exp=0x78):
#       Lane 0: MX=0x38 -> FP16=0x2000
#       Lane 1: MX=0x3c -> FP16=0x2200
#       Lane 2: MX=0x40 -> FP16=0x2400
#       Lane 3: MX=0xb8 -> FP16=0xa000
#       Lane 4: MX=0x30 -> FP16=0x1c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x2600
#       Lane 7: MX=0x34 -> FP16=0x1e00
#     Group 1 (exp=0x7c):
#       Lane 0: MX=0x38 -> FP16=0x3000
#       Lane 1: MX=0x3c -> FP16=0x3200
#       Lane 2: MX=0x40 -> FP16=0x3400
#       Lane 3: MX=0xb8 -> FP16=0xb000
#       Lane 4: MX=0x30 -> FP16=0x2c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x3600
#       Lane 7: MX=0x34 -> FP16=0x2e00
#     Group 2 (exp=0x80):
#       Lane 0: MX=0x38 -> FP16=0x4000
#       Lane 1: MX=0x3c -> FP16=0x4200
#       Lane 2: MX=0x40 -> FP16=0x4400
#       Lane 3: MX=0xb8 -> FP16=0xc000
#       Lane 4: MX=0x30 -> FP16=0x3c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x4600
#       Lane 7: MX=0x34 -> FP16=0x3e00
#     Group 3 (exp=0x84):
#       Lane 0: MX=0x38 -> FP16=0x5000
#       Lane 1: MX=0x3c -> FP16=0x5200
#       Lane 2: MX=0x40 -> FP16=0x5400
#       Lane 3: MX=0xb8 -> FP16=0xd000
#       Lane 4: MX=0x30 -> FP16=0x4c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x5600
#       Lane 7: MX=0x34 -> FP16=0x4e00
# === W DEC TEST DONE: block_15 ===
# 
# 
# --- Generating test block 16 ---
# === W DEC TEST: block_16 ===
#   Input exponents per group:
#     Group 0: exp=0x78
#     Group 1: exp=0x7c
#     Group 2: exp=0x80
#     Group 3: exp=0x84
#   Received FP16 outputs:
#     Group 0 (exp=0x78):
#       Lane 0: MX=0x38 -> FP16=0x2000
#       Lane 1: MX=0x3c -> FP16=0x2200
#       Lane 2: MX=0x40 -> FP16=0x2400
#       Lane 3: MX=0xb8 -> FP16=0xa000
#       Lane 4: MX=0x30 -> FP16=0x1c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x2600
#       Lane 7: MX=0x34 -> FP16=0x1e00
#     Group 1 (exp=0x7c):
#       Lane 0: MX=0x38 -> FP16=0x3000
#       Lane 1: MX=0x3c -> FP16=0x3200
#       Lane 2: MX=0x40 -> FP16=0x3400
#       Lane 3: MX=0xb8 -> FP16=0xb000
#       Lane 4: MX=0x30 -> FP16=0x2c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x3600
#       Lane 7: MX=0x34 -> FP16=0x2e00
#     Group 2 (exp=0x80):
#       Lane 0: MX=0x38 -> FP16=0x4000
#       Lane 1: MX=0x3c -> FP16=0x4200
#       Lane 2: MX=0x40 -> FP16=0x4400
#       Lane 3: MX=0xb8 -> FP16=0xc000
#       Lane 4: MX=0x30 -> FP16=0x3c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x4600
#       Lane 7: MX=0x34 -> FP16=0x3e00
#     Group 3 (exp=0x84):
#       Lane 0: MX=0x38 -> FP16=0x5000
#       Lane 1: MX=0x3c -> FP16=0x5200
#       Lane 2: MX=0x40 -> FP16=0x5400
#       Lane 3: MX=0xb8 -> FP16=0xd000
#       Lane 4: MX=0x30 -> FP16=0x4c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x5600
#       Lane 7: MX=0x34 -> FP16=0x4e00
# === W DEC TEST DONE: block_16 ===
# 
# 
# --- Generating test block 17 ---
# === W DEC TEST: block_17 ===
#   Input exponents per group:
#     Group 0: exp=0x78
#     Group 1: exp=0x7c
#     Group 2: exp=0x80
#     Group 3: exp=0x84
#   Received FP16 outputs:
#     Group 0 (exp=0x78):
#       Lane 0: MX=0x38 -> FP16=0x2000
#       Lane 1: MX=0x3c -> FP16=0x2200
#       Lane 2: MX=0x40 -> FP16=0x2400
#       Lane 3: MX=0xb8 -> FP16=0xa000
#       Lane 4: MX=0x30 -> FP16=0x1c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x2600
#       Lane 7: MX=0x34 -> FP16=0x1e00
#     Group 1 (exp=0x7c):
#       Lane 0: MX=0x38 -> FP16=0x3000
#       Lane 1: MX=0x3c -> FP16=0x3200
#       Lane 2: MX=0x40 -> FP16=0x3400
#       Lane 3: MX=0xb8 -> FP16=0xb000
#       Lane 4: MX=0x30 -> FP16=0x2c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x3600
#       Lane 7: MX=0x34 -> FP16=0x2e00
#     Group 2 (exp=0x80):
#       Lane 0: MX=0x38 -> FP16=0x4000
#       Lane 1: MX=0x3c -> FP16=0x4200
#       Lane 2: MX=0x40 -> FP16=0x4400
#       Lane 3: MX=0xb8 -> FP16=0xc000
#       Lane 4: MX=0x30 -> FP16=0x3c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x4600
#       Lane 7: MX=0x34 -> FP16=0x3e00
#     Group 3 (exp=0x84):
#       Lane 0: MX=0x38 -> FP16=0x5000
#       Lane 1: MX=0x3c -> FP16=0x5200
#       Lane 2: MX=0x40 -> FP16=0x5400
#       Lane 3: MX=0xb8 -> FP16=0xd000
#       Lane 4: MX=0x30 -> FP16=0x4c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x5600
#       Lane 7: MX=0x34 -> FP16=0x4e00
# === W DEC TEST DONE: block_17 ===
# 
# 
# --- Generating test block 18 ---
# === W DEC TEST: block_18 ===
#   Input exponents per group:
#     Group 0: exp=0x78
#     Group 1: exp=0x7c
#     Group 2: exp=0x80
#     Group 3: exp=0x84
#   Received FP16 outputs:
#     Group 0 (exp=0x78):
#       Lane 0: MX=0x38 -> FP16=0x2000
#       Lane 1: MX=0x3c -> FP16=0x2200
#       Lane 2: MX=0x40 -> FP16=0x2400
#       Lane 3: MX=0xb8 -> FP16=0xa000
#       Lane 4: MX=0x30 -> FP16=0x1c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x2600
#       Lane 7: MX=0x34 -> FP16=0x1e00
#     Group 1 (exp=0x7c):
#       Lane 0: MX=0x38 -> FP16=0x3000
#       Lane 1: MX=0x3c -> FP16=0x3200
#       Lane 2: MX=0x40 -> FP16=0x3400
#       Lane 3: MX=0xb8 -> FP16=0xb000
#       Lane 4: MX=0x30 -> FP16=0x2c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x3600
#       Lane 7: MX=0x34 -> FP16=0x2e00
#     Group 2 (exp=0x80):
#       Lane 0: MX=0x38 -> FP16=0x4000
#       Lane 1: MX=0x3c -> FP16=0x4200
#       Lane 2: MX=0x40 -> FP16=0x4400
#       Lane 3: MX=0xb8 -> FP16=0xc000
#       Lane 4: MX=0x30 -> FP16=0x3c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x4600
#       Lane 7: MX=0x34 -> FP16=0x3e00
#     Group 3 (exp=0x84):
#       Lane 0: MX=0x38 -> FP16=0x5000
#       Lane 1: MX=0x3c -> FP16=0x5200
#       Lane 2: MX=0x40 -> FP16=0x5400
#       Lane 3: MX=0xb8 -> FP16=0xd000
#       Lane 4: MX=0x30 -> FP16=0x4c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x5600
#       Lane 7: MX=0x34 -> FP16=0x4e00
# === W DEC TEST DONE: block_18 ===
# 
# 
# --- Generating test block 19 ---
# === W DEC TEST: block_19 ===
#   Input exponents per group:
#     Group 0: exp=0x78
#     Group 1: exp=0x7c
#     Group 2: exp=0x80
#     Group 3: exp=0x84
#   Received FP16 outputs:
#     Group 0 (exp=0x78):
#       Lane 0: MX=0x38 -> FP16=0x2000
#       Lane 1: MX=0x3c -> FP16=0x2200
#       Lane 2: MX=0x40 -> FP16=0x2400
#       Lane 3: MX=0xb8 -> FP16=0xa000
#       Lane 4: MX=0x30 -> FP16=0x1c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x2600
#       Lane 7: MX=0x34 -> FP16=0x1e00
#     Group 1 (exp=0x7c):
#       Lane 0: MX=0x38 -> FP16=0x3000
#       Lane 1: MX=0x3c -> FP16=0x3200
#       Lane 2: MX=0x40 -> FP16=0x3400
#       Lane 3: MX=0xb8 -> FP16=0xb000
#       Lane 4: MX=0x30 -> FP16=0x2c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x3600
#       Lane 7: MX=0x34 -> FP16=0x2e00
#     Group 2 (exp=0x80):
#       Lane 0: MX=0x38 -> FP16=0x4000
#       Lane 1: MX=0x3c -> FP16=0x4200
#       Lane 2: MX=0x40 -> FP16=0x4400
#       Lane 3: MX=0xb8 -> FP16=0xc000
#       Lane 4: MX=0x30 -> FP16=0x3c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x4600
#       Lane 7: MX=0x34 -> FP16=0x3e00
#     Group 3 (exp=0x84):
#       Lane 0: MX=0x38 -> FP16=0x5000
#       Lane 1: MX=0x3c -> FP16=0x5200
#       Lane 2: MX=0x40 -> FP16=0x5400
#       Lane 3: MX=0xb8 -> FP16=0xd000
#       Lane 4: MX=0x30 -> FP16=0x4c00
#       Lane 5: MX=0x00 -> FP16=0x0000
#       Lane 6: MX=0x44 -> FP16=0x5600
#       Lane 7: MX=0x34 -> FP16=0x4e00
# === W DEC TEST DONE: block_19 ===
# 
# 
# =================================================
# [TB] SUCCESS! All 20 W decoder tests completed.
# =================================================
# ** Note: $finish    : tb_redmule_mx_decoder_w.sv(195)
#    Time: 1635 ns  Iteration: 1  Instance: /tb_redmule_mx_decoder_w
# End time: 14:38:50 on Jan 08,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
