<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_axi_smc_0_synth_1" LaunchDir="E:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.runs/design_1_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_zynq_ultra_ps_e_0_0_synth_1" LaunchDir="E:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.runs/design_1_zynq_ultra_ps_e_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_0_0_synth_1" LaunchDir="E:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.runs/design_1_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ps8_0_99M_0_synth_1" LaunchDir="E:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.runs/design_1_rst_ps8_0_99M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_system_ila_0_0_synth_1" LaunchDir="E:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.runs/design_1_system_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_0_synth_1" LaunchDir="E:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.runs/design_1_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_pl_bram_ctrl_0_0_synth_1" LaunchDir="E:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.runs/design_1_pl_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="E:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_axi_smc_0_synth_1"/>
		<Parent Id="design_1_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_1_rst_ps8_0_99M_0_synth_1"/>
		<Parent Id="design_1_system_ila_0_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_pl_bram_ctrl_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="E:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_axi_smc_0_synth_1"/>
		<Parent Id="design_1_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_1_rst_ps8_0_99M_0_synth_1"/>
		<Parent Id="design_1_system_ila_0_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_pl_bram_ctrl_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

