- ğŸ‘‹ Hi, Iâ€™m Yatish Patil, 3rd year Electrical Engineering UG at IIT Bombay
- ğŸ‘€ Iâ€™m interested in Digital Design and Computer Architecture
- ğŸŒ± Iâ€™m currently learning Hardware Description Languages like VHDL and Verilog



<!---
Yatish76/Yatish76 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
