<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPTIGA™ Trust M  Host Library Documentation: PORT2_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="DoxygenLogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPTIGA™ Trust M  Host Library Documentation
   &#160;<span id="projectnumber">v3.00.2490</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structPORT2__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PORT2_Type Struct Reference<div class="ingroups"><a class="el" href="group__Infineon.html">Infineon</a> &raquo; <a class="el" href="group__XMC4800.html">XMC4800</a> &raquo; <a class="el" href="group__Device__Peripheral__Registers.html">Device_Peripheral_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Port 2 (PORT2)  
 <a href="structPORT2__Type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a3291c691deebc94f080d258fb75a6880"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT2__Type.html#a3291c691deebc94f080d258fb75a6880">OUT</a></td></tr>
<tr class="separator:a3291c691deebc94f080d258fb75a6880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af56b262929a5b5a9a30cf44e9bf5cdd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT2__Type.html#af56b262929a5b5a9a30cf44e9bf5cdd5">OMR</a></td></tr>
<tr class="separator:af56b262929a5b5a9a30cf44e9bf5cdd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa25af50ac68f9c1c378a6db9efdefe74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT2__Type.html#aa25af50ac68f9c1c378a6db9efdefe74">RESERVED</a> [2]</td></tr>
<tr class="separator:aa25af50ac68f9c1c378a6db9efdefe74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5620c6f92551d36f04a25719472e868f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT2__Type.html#a5620c6f92551d36f04a25719472e868f">IOCR0</a></td></tr>
<tr class="separator:a5620c6f92551d36f04a25719472e868f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a790a69abede1cfbdd0806d39f0099b9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT2__Type.html#a790a69abede1cfbdd0806d39f0099b9f">IOCR4</a></td></tr>
<tr class="separator:a790a69abede1cfbdd0806d39f0099b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69eacb27cdee20fb8bb81b28b4447796"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT2__Type.html#a69eacb27cdee20fb8bb81b28b4447796">IOCR8</a></td></tr>
<tr class="separator:a69eacb27cdee20fb8bb81b28b4447796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a381e75799173f4d02557110dd5b9de22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT2__Type.html#a381e75799173f4d02557110dd5b9de22">IOCR12</a></td></tr>
<tr class="separator:a381e75799173f4d02557110dd5b9de22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88973e9ca74af4d6915b8bdd31a45685"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT2__Type.html#a88973e9ca74af4d6915b8bdd31a45685">RESERVED1</a></td></tr>
<tr class="separator:a88973e9ca74af4d6915b8bdd31a45685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0d807abbb7bfc18b5886ff1e8dfef13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT2__Type.html#af0d807abbb7bfc18b5886ff1e8dfef13">IN</a></td></tr>
<tr class="separator:af0d807abbb7bfc18b5886ff1e8dfef13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0930495e51bca33917ea6102d7433dda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT2__Type.html#a0930495e51bca33917ea6102d7433dda">RESERVED2</a> [6]</td></tr>
<tr class="separator:a0930495e51bca33917ea6102d7433dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77961b5a4d1ca546fdc485a56cc549c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT2__Type.html#a77961b5a4d1ca546fdc485a56cc549c2">PDR0</a></td></tr>
<tr class="separator:a77961b5a4d1ca546fdc485a56cc549c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9f7bcbd395328f1fd23421fdfe2f147"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT2__Type.html#ad9f7bcbd395328f1fd23421fdfe2f147">PDR1</a></td></tr>
<tr class="separator:ad9f7bcbd395328f1fd23421fdfe2f147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98d1fd37b8c1bbdf3fb277808fe3915d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT2__Type.html#a98d1fd37b8c1bbdf3fb277808fe3915d">RESERVED3</a> [6]</td></tr>
<tr class="separator:a98d1fd37b8c1bbdf3fb277808fe3915d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a411033c7615e3708bcbc9065f5f17f44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT2__Type.html#a411033c7615e3708bcbc9065f5f17f44">PDISC</a></td></tr>
<tr class="separator:a411033c7615e3708bcbc9065f5f17f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e2784b2257cde12b257d355ec3df10d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT2__Type.html#a8e2784b2257cde12b257d355ec3df10d">RESERVED4</a> [3]</td></tr>
<tr class="separator:a8e2784b2257cde12b257d355ec3df10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7583b02040f38d3c303ac8faa2fb2b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT2__Type.html#aa7583b02040f38d3c303ac8faa2fb2b3">PPS</a></td></tr>
<tr class="separator:aa7583b02040f38d3c303ac8faa2fb2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aef4e5c5128a8ec463e10557f103a08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT2__Type.html#a2aef4e5c5128a8ec463e10557f103a08">HWSEL</a></td></tr>
<tr class="separator:a2aef4e5c5128a8ec463e10557f103a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02467">2467</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a2aef4e5c5128a8ec463e10557f103a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aef4e5c5128a8ec463e10557f103a08">&#9670;&nbsp;</a></span>HWSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT2_Type::HWSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028274) Port 2 Pin Hardware Select Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02484">2484</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="af0d807abbb7bfc18b5886ff1e8dfef13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0d807abbb7bfc18b5886ff1e8dfef13">&#9670;&nbsp;</a></span>IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT2_Type::IN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028224) Port 2 Input Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02476">2476</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a5620c6f92551d36f04a25719472e868f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5620c6f92551d36f04a25719472e868f">&#9670;&nbsp;</a></span>IOCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT2_Type::IOCR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028210) Port 2 Input/Output Control Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02471">2471</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a381e75799173f4d02557110dd5b9de22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a381e75799173f4d02557110dd5b9de22">&#9670;&nbsp;</a></span>IOCR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT2_Type::IOCR12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4802821C) Port 2 Input/Output Control Register 12 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02474">2474</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a790a69abede1cfbdd0806d39f0099b9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a790a69abede1cfbdd0806d39f0099b9f">&#9670;&nbsp;</a></span>IOCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT2_Type::IOCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028214) Port 2 Input/Output Control Register 4 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02472">2472</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a69eacb27cdee20fb8bb81b28b4447796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69eacb27cdee20fb8bb81b28b4447796">&#9670;&nbsp;</a></span>IOCR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT2_Type::IOCR8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028218) Port 2 Input/Output Control Register 8 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02473">2473</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="af56b262929a5b5a9a30cf44e9bf5cdd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af56b262929a5b5a9a30cf44e9bf5cdd5">&#9670;&nbsp;</a></span>OMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t PORT2_Type::OMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028204) Port 2 Output Modification Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02469">2469</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a3291c691deebc94f080d258fb75a6880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3291c691deebc94f080d258fb75a6880">&#9670;&nbsp;</a></span>OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT2_Type::OUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x48028200) PORT2 Structure <br  />
 (@ 0x48028200) Port 2 Output Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02468">2468</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a411033c7615e3708bcbc9065f5f17f44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a411033c7615e3708bcbc9065f5f17f44">&#9670;&nbsp;</a></span>PDISC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT2_Type::PDISC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028260) Port 2 Pin Function Decision Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02481">2481</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a77961b5a4d1ca546fdc485a56cc549c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77961b5a4d1ca546fdc485a56cc549c2">&#9670;&nbsp;</a></span>PDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT2_Type::PDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028240) Port 2 Pad Driver Mode 0 Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02478">2478</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ad9f7bcbd395328f1fd23421fdfe2f147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9f7bcbd395328f1fd23421fdfe2f147">&#9670;&nbsp;</a></span>PDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT2_Type::PDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028244) Port 2 Pad Driver Mode 1 Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02479">2479</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aa7583b02040f38d3c303ac8faa2fb2b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7583b02040f38d3c303ac8faa2fb2b3">&#9670;&nbsp;</a></span>PPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT2_Type::PPS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028270) Port 2 Pin Power Save Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02483">2483</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aa25af50ac68f9c1c378a6db9efdefe74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa25af50ac68f9c1c378a6db9efdefe74">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT2_Type::RESERVED[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02470">2470</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a88973e9ca74af4d6915b8bdd31a45685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88973e9ca74af4d6915b8bdd31a45685">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT2_Type::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02475">2475</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a0930495e51bca33917ea6102d7433dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0930495e51bca33917ea6102d7433dda">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT2_Type::RESERVED2[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02477">2477</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a98d1fd37b8c1bbdf3fb277808fe3915d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98d1fd37b8c1bbdf3fb277808fe3915d">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT2_Type::RESERVED3[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02480">2480</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a8e2784b2257cde12b257d355ec3df10d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e2784b2257cde12b257d355ec3df10d">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT2_Type::RESERVED4[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02482">2482</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr class="footer"/>
<address class="footer">
<small>
Copyright &#169  2020 Infineon Technologies AG</a>
</small></address>
</body>
</html>
