{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588193461654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588193461656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 15:51:01 2020 " "Processing started: Wed Apr 29 15:51:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588193461656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588193461656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ejercicio5 -c ejercicio5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ejercicio5 -c ejercicio5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588193461656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588193462033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588193462033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genMhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genMhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genMhz-arqgenMhz " "Found design unit 1: genMhz-arqgenMhz" {  } { { "genMhz.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/genMhz.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588193479174 ""} { "Info" "ISGN_ENTITY_NAME" "1 genMhz " "Found entity 1: genMhz" {  } { { "genMhz.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/genMhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588193479174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588193479174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/hw_image_generator.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588193479176 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/hw_image_generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588193479176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588193479176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/vga_controller.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588193479177 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/vga_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588193479177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588193479177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TOP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP-arqTOP " "Found design unit 1: TOP-arqTOP" {  } { { "TOP.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/TOP.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588193479178 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/TOP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588193479178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588193479178 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588193479261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "genMhz genMhz:u1 A:arqgenmhz " "Elaborating entity \"genMhz\" using architecture \"A:arqgenmhz\" for hierarchy \"genMhz:u1\"" {  } { { "TOP.vhd" "u1" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/TOP.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588193479264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_controller vga_controller:u2 A:behavior " "Elaborating entity \"vga_controller\" using architecture \"A:behavior\" for hierarchy \"vga_controller:u2\"" {  } { { "TOP.vhd" "u2" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/TOP.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588193479267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "hw_image_generator hw_image_generator:u3 A:behavior " "Elaborating entity \"hw_image_generator\" using architecture \"A:behavior\" for hierarchy \"hw_image_generator:u3\"" {  } { { "TOP.vhd" "u3" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/TOP.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588193479270 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "x hw_image_generator.vhd(98) " "VHDL Variable Declaration warning at hw_image_generator.vhd(98): used initial value expression for variable \"x\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/hw_image_generator.vhd" 98 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1588193479273 "|TOP|hw_image_generator:u3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "y hw_image_generator.vhd(99) " "VHDL Variable Declaration warning at hw_image_generator.vhd(99): used initial value expression for variable \"y\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/hw_image_generator.vhd" 99 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1588193479273 "|TOP|hw_image_generator:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red hw_image_generator.vhd(97) " "VHDL Process Statement warning at hw_image_generator.vhd(97): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/hw_image_generator.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588193479274 "|TOP|hw_image_generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] hw_image_generator.vhd(97) " "Inferred latch for \"red\[0\]\" at hw_image_generator.vhd(97)" {  } { { "hw_image_generator.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/hw_image_generator.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588193479275 "|TOP|hw_image_generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] hw_image_generator.vhd(97) " "Inferred latch for \"red\[1\]\" at hw_image_generator.vhd(97)" {  } { { "hw_image_generator.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/hw_image_generator.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588193479275 "|TOP|hw_image_generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] hw_image_generator.vhd(97) " "Inferred latch for \"red\[2\]\" at hw_image_generator.vhd(97)" {  } { { "hw_image_generator.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/hw_image_generator.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588193479275 "|TOP|hw_image_generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] hw_image_generator.vhd(97) " "Inferred latch for \"red\[3\]\" at hw_image_generator.vhd(97)" {  } { { "hw_image_generator.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/hw_image_generator.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588193479275 "|TOP|hw_image_generator:u3"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "red\[3\] hw_image_generator.vhd(45) " "Can't resolve multiple constant drivers for net \"red\[3\]\" at hw_image_generator.vhd(45)" {  } { { "hw_image_generator.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/hw_image_generator.vhd" 45 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588193479277 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "hw_image_generator.vhd(97) " "Constant driver at hw_image_generator.vhd(97)" {  } { { "hw_image_generator.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/hw_image_generator.vhd" 97 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588193479277 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "red\[2\] hw_image_generator.vhd(45) " "Can't resolve multiple constant drivers for net \"red\[2\]\" at hw_image_generator.vhd(45)" {  } { { "hw_image_generator.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/hw_image_generator.vhd" 45 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588193479277 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "red\[1\] hw_image_generator.vhd(45) " "Can't resolve multiple constant drivers for net \"red\[1\]\" at hw_image_generator.vhd(45)" {  } { { "hw_image_generator.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/hw_image_generator.vhd" 45 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588193479277 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "red\[0\] hw_image_generator.vhd(45) " "Can't resolve multiple constant drivers for net \"red\[0\]\" at hw_image_generator.vhd(45)" {  } { { "hw_image_generator.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/hw_image_generator.vhd" 45 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588193479277 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "hw_image_generator:u3 " "Can't elaborate user hierarchy \"hw_image_generator:u3\"" {  } { { "TOP.vhd" "u3" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea20/TOP.vhd" 45 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588193479278 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "966 " "Peak virtual memory: 966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588193479417 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 29 15:51:19 2020 " "Processing ended: Wed Apr 29 15:51:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588193479417 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588193479417 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588193479417 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588193479417 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588193479631 ""}
