
---------- Begin Simulation Statistics ----------
final_tick                                   66254500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  34681                       # Simulator instruction rate (inst/s)
host_mem_usage                                 887756                       # Number of bytes of host memory used
host_op_rate                                    42344                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.85                       # Real time elapsed on the host
host_tick_rate                               78257033                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       29355                       # Number of instructions simulated
sim_ops                                         35849                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000066                       # Number of seconds simulated
sim_ticks                                    66254500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.083648                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    3972                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 5834                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1553                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              9223                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 50                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             457                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              407                       # Number of indirect misses.
system.cpu.branchPred.lookups                   13027                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1112                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          126                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     10696                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    10491                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1050                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       6765                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1259                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           16548                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                29435                       # Number of instructions committed
system.cpu.commit.committedOps                  35929                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        51447                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.698369                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.711046                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        39766     77.30%     77.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4299      8.36%     85.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2233      4.34%     89.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1321      2.57%     92.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          924      1.80%     94.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          845      1.64%     96.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          392      0.76%     96.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          408      0.79%     97.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1259      2.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        51447                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  609                       # Number of function calls committed.
system.cpu.commit.int_insts                     32730                       # Number of committed integer instructions.
system.cpu.commit.loads                          5438                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            24199     67.35%     67.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              53      0.15%     67.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                6      0.02%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.07%     67.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              32      0.09%     67.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              28      0.08%     67.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     67.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             38      0.11%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5438     15.14%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6102     16.98%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             35929                       # Class of committed instruction
system.cpu.commit.refs                          11540                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       477                       # Number of committed Vector instructions.
system.cpu.committedInsts                       29355                       # Number of Instructions Simulated
system.cpu.committedOps                         35849                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.514052                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.514052                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 13388                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   515                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 4207                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  58759                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    28993                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      9907                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1092                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1754                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   803                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       13027                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      8153                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         19406                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1011                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          56448                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    3190                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.098310                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              33182                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               5134                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.425990                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              54183                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.246867                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.588288                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    41776     77.10%     77.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1041      1.92%     79.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1247      2.30%     81.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1103      2.04%     83.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1463      2.70%     86.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1010      1.86%     87.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      907      1.67%     89.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      717      1.32%     90.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     4919      9.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                54183                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         5563                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit         1289                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         7306                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull          239                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage        126585                       # number of prefetches that crossed the page
system.cpu.idleCycles                           78327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1233                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     8339                       # Number of branches executed
system.cpu.iew.exec_nop                           155                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.350743                       # Inst execution rate
system.cpu.iew.exec_refs                        14741                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       7177                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2450                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8157                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 77                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               295                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 8580                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               52552                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7564                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1539                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 46477                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1045                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1092                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1050                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               99                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          168                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2719                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2478                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             24                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1086                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            147                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     39629                       # num instructions consuming a value
system.cpu.iew.wb_count                         44883                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.564486                       # average fanout of values written-back
system.cpu.iew.wb_producers                     22370                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.338714                       # insts written-back per cycle
system.cpu.iew.wb_sent                          45710                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    51818                       # number of integer regfile reads
system.cpu.int_regfile_writes                   31938                       # number of integer regfile writes
system.cpu.ipc                               0.221530                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.221530                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 32278     67.22%     67.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   55      0.11%     67.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     7      0.01%     67.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     67.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.07%     67.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   41      0.09%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   36      0.07%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  47      0.10%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7897     16.45%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7610     15.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  48016                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         725                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015099                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     242     33.38%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     33.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.28%     33.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.41%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     34.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    185     25.52%     59.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   293     40.41%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  47828                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             149313                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        44204                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             67218                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      52320                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     48016                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  77                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           16547                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               278                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             29                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        11256                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         54183                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.886182                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.697866                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               38350     70.78%     70.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4017      7.41%     78.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3383      6.24%     84.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2869      5.30%     89.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2153      3.97%     93.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1633      3.01%     96.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 967      1.78%     98.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 441      0.81%     99.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 370      0.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           54183                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.362358                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    904                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1905                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          679                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1749                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                11                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              106                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8157                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8580                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   36189                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     97                       # number of misc regfile writes
system.cpu.numCycles                           132510                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3892                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 33835                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    233                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    29915                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      6                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 81168                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  56135                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               52276                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      9759                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1126                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1092                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1687                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    18441                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            62759                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           7838                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                313                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3377                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             79                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1253                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       102314                       # The number of ROB reads
system.cpu.rob.rob_writes                      107706                       # The number of ROB writes
system.cpu.timesIdled                             941                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      739                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     184                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1301                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         2948                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         6437                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1059                       # Transaction distribution
system.membus.trans_dist::ReadExReq               171                       # Transaction distribution
system.membus.trans_dist::ReadExResp              171                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1060                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            70                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        78720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   78720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1301                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1301    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1301                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1605500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6510250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     66254500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3244                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2934                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              173                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             173                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3064                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          182                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           70                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           70                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  9924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       383744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        23040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 406784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3489                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000860                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029315                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3486     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3489                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            6256610                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            569995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4593000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     66254500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  445                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    5                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher         1737                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2187                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 445                       # number of overall hits
system.l2.overall_hits::.cpu.data                   5                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher         1737                       # number of overall hits
system.l2.overall_hits::total                    2187                       # number of overall hits
system.l2.demand_misses::.cpu.inst                882                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                350                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1232                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               882                       # number of overall misses
system.l2.overall_misses::.cpu.data               350                       # number of overall misses
system.l2.overall_misses::total                  1232                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     68517500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     31126000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         99643500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     68517500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     31126000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        99643500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1327                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              355                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher         1737                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3419                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1327                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             355                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher         1737                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3419                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.664657                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.985915                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.360339                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.664657                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.985915                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.360339                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77684.240363                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88931.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80879.464286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77684.240363                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88931.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80879.464286                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           882                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1232                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          882                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1232                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     59717500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     27626000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     87343500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59717500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     27626000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     87343500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.664657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.985915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.360339                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.664657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.985915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.360339                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67706.916100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78931.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70895.698052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67706.916100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78931.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70895.698052                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            5                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                5                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            5                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            5                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2931                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2931                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2931                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2931                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             171                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 171                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     15270500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      15270500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.988439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.988439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89301.169591                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89301.169591                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     13560500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     13560500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.988439                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.988439                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79301.169591                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79301.169591                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            445                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher         1737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2182                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          882                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              882                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     68517500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68517500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1327                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher         1737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3064                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.664657                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.287859                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77684.240363                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77684.240363                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          882                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          882                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59717500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59717500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.664657                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.287859                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67706.916100                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67706.916100                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     15855500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15855500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          182                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           182                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.983516                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.983516                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88578.212291                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88578.212291                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          179                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          179                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     14065500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     14065500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.983516                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.983516                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78578.212291                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78578.212291                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           70                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              70                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           70                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            70                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           70                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           70                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1352500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1352500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19321.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19321.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     66254500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   687.157092                       # Cycle average of tags in use
system.l2.tags.total_refs                        6362                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1230                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.172358                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       469.775991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       217.381101                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.003584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.005243                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1230                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1104                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.009384                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     52702                       # Number of tag accesses
system.l2.tags.data_accesses                    52702                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66254500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          56320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          22400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              78720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        56320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56320                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1230                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         850055468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         338090243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1188145711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    850055468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        850055468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        850055468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        338090243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1188145711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2412                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1231                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1231                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     13633000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                36714250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11074.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29824.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      960                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1231                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    291.878788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   191.637294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.806634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           78     29.55%     29.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           71     26.89%     56.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           45     17.05%     73.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      6.06%     79.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           19      7.20%     86.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      2.65%     89.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.89%     91.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      2.65%     93.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      6.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          264                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  78784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   78784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1189.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1189.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      66225000                       # Total gap between requests
system.mem_ctrls.avgGap                      53797.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        56384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        22400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 851021440.053128480911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 338090242.926895499229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          350                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23521250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     13193000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26698.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37694.29                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    77.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1178100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               610995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4940880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         29663940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           461760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           41772795                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        630.489929                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       952500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     63222000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               756840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               390885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3848460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         29005020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1016640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           39934965                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        602.750983                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      2329500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     61845000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     66254500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         6412                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6412                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         6412                       # number of overall hits
system.cpu.icache.overall_hits::total            6412                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1741                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1741                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1741                       # number of overall misses
system.cpu.icache.overall_misses::total          1741                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     97163500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     97163500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     97163500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     97163500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         8153                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         8153                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         8153                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         8153                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.213541                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.213541                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.213541                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.213541                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55809.017806                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55809.017806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55809.017806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55809.017806                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              1193                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         2934                       # number of writebacks
system.cpu.icache.writebacks::total              2934                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          414                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          414                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          414                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          414                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1327                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1327                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1327                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher         1737                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3064                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     76502500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     76502500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     76502500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher     31738982                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    108241482                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.162762                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.162762                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.162762                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.375813                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57650.715901                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57650.715901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57650.715901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 18272.298215                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35326.854439                       # average overall mshr miss latency
system.cpu.icache.replacements                   2934                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         6412                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6412                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1741                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1741                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     97163500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     97163500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         8153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         8153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.213541                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.213541                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55809.017806                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55809.017806                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          414                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          414                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1327                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1327                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     76502500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     76502500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.162762                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.162762                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57650.715901                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57650.715901                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher         1737                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         1737                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher     31738982                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total     31738982                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 18272.298215                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 18272.298215                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     66254500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     66254500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           118.261673                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                9474                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3062                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.094056                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    79.282999                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    38.978674                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.619398                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.304521                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.923919                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           72                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.562500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             19368                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            19368                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66254500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66254500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66254500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66254500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     66254500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        11843                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            11843                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        11866                       # number of overall hits
system.cpu.dcache.overall_hits::total           11866                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1436                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1436                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1441                       # number of overall misses
system.cpu.dcache.overall_misses::total          1441                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    109132000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    109132000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    109132000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    109132000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        13279                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        13279                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        13307                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        13307                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.108141                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.108141                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.108289                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.108289                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75997.214485                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75997.214485                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75733.518390                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75733.518390                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            5                       # number of writebacks
system.cpu.dcache.writebacks::total                 5                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1017                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1017                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1017                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1017                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          419                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          419                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          424                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          424                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     33385500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     33385500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     33819500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     33819500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031554                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031554                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031863                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031863                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79678.997613                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79678.997613                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79762.971698                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79762.971698                       # average overall mshr miss latency
system.cpu.dcache.replacements                     14                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6741                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6741                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          455                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           455                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     34745000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     34745000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7196                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7196                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.063230                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063230                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76362.637363                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76362.637363                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          279                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          279                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          176                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          176                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15671500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15671500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024458                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024458                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 89042.613636                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89042.613636                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5102                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5102                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          921                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          921                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     72479500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     72479500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         6023                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6023                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.152914                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.152914                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78696.525516                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78696.525516                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          738                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          738                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          183                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          183                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15866500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15866500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030384                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030384                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86702.185792                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86702.185792                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           28                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           28                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.178571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.178571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       434000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       434000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.178571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.178571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        86800                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        86800                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           60                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           60                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1907500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1907500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           60                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           60                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31791.666667                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31791.666667                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           60                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           60                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1847500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1847500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30791.666667                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30791.666667                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027778                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027778                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.027778                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027778                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     66254500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           259.426117                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               12350                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               425                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.058824                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   259.426117                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.253346                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.253346                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          388                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.401367                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             27159                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            27159                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     66254500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     66254500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
