
attach ../modelgen_0.so


verilog
// ddx test case inspired by LRM 4.5.6

`modelgen
module test_slw1(p,c);
	inout p, c;
	electrical p, c;
	parameter real gm = 1.0;
	(* desc="in" *) real vin;
	analog begin
		vin = V(c);
		V(p) <+ slew(vin, 1, -1);
	end
endmodule

!make test_slw1.so > /dev/null
attach ./test_slw1.so

test_slw1 #() dut(2,1);

spice

Vin 1 0 sin f=1 a=1 delay={-.1}
.print tran v(nodes)
.status notime
.tran 1
