
PlasmaDriver_NucleoH723ZG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000146bc  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d38  08014990  08014990  00015990  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080156c8  080156c8  000166c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080156d0  080156d0  000166d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080156d4  080156d4  000166d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000210  24000000  080156d8  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  24000210  080158e8  00017210  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  24000270  08015948  00017270  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f40  240002d0  080159a8  000172d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24001210  080159a8  00018210  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000172d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024629  00000000  00000000  000172fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003bb7  00000000  00000000  0003b927  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001be8  00000000  00000000  0003f4e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015d1  00000000  00000000  000410c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00038050  00000000  00000000  00042699  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002286e  00000000  00000000  0007a6e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0016e1e9  00000000  00000000  0009cf57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0020b140  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000089ec  00000000  00000000  0020b184  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  00213b70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240002d0 	.word	0x240002d0
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08014974 	.word	0x08014974

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240002d4 	.word	0x240002d4
 800030c:	08014974 	.word	0x08014974

08000310 <strcmp>:
 8000310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000318:	2a01      	cmp	r2, #1
 800031a:	bf28      	it	cs
 800031c:	429a      	cmpcs	r2, r3
 800031e:	d0f7      	beq.n	8000310 <strcmp>
 8000320:	1ad0      	subs	r0, r2, r3
 8000322:	4770      	bx	lr
	...

08000330 <memchr>:
 8000330:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000334:	2a10      	cmp	r2, #16
 8000336:	db2b      	blt.n	8000390 <memchr+0x60>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	d008      	beq.n	8000350 <memchr+0x20>
 800033e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000342:	3a01      	subs	r2, #1
 8000344:	428b      	cmp	r3, r1
 8000346:	d02d      	beq.n	80003a4 <memchr+0x74>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	b342      	cbz	r2, 80003a0 <memchr+0x70>
 800034e:	d1f6      	bne.n	800033e <memchr+0xe>
 8000350:	b4f0      	push	{r4, r5, r6, r7}
 8000352:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000356:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800035a:	f022 0407 	bic.w	r4, r2, #7
 800035e:	f07f 0700 	mvns.w	r7, #0
 8000362:	2300      	movs	r3, #0
 8000364:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000368:	3c08      	subs	r4, #8
 800036a:	ea85 0501 	eor.w	r5, r5, r1
 800036e:	ea86 0601 	eor.w	r6, r6, r1
 8000372:	fa85 f547 	uadd8	r5, r5, r7
 8000376:	faa3 f587 	sel	r5, r3, r7
 800037a:	fa86 f647 	uadd8	r6, r6, r7
 800037e:	faa5 f687 	sel	r6, r5, r7
 8000382:	b98e      	cbnz	r6, 80003a8 <memchr+0x78>
 8000384:	d1ee      	bne.n	8000364 <memchr+0x34>
 8000386:	bcf0      	pop	{r4, r5, r6, r7}
 8000388:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800038c:	f002 0207 	and.w	r2, r2, #7
 8000390:	b132      	cbz	r2, 80003a0 <memchr+0x70>
 8000392:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000396:	3a01      	subs	r2, #1
 8000398:	ea83 0301 	eor.w	r3, r3, r1
 800039c:	b113      	cbz	r3, 80003a4 <memchr+0x74>
 800039e:	d1f8      	bne.n	8000392 <memchr+0x62>
 80003a0:	2000      	movs	r0, #0
 80003a2:	4770      	bx	lr
 80003a4:	3801      	subs	r0, #1
 80003a6:	4770      	bx	lr
 80003a8:	2d00      	cmp	r5, #0
 80003aa:	bf06      	itte	eq
 80003ac:	4635      	moveq	r5, r6
 80003ae:	3803      	subeq	r0, #3
 80003b0:	3807      	subne	r0, #7
 80003b2:	f015 0f01 	tst.w	r5, #1
 80003b6:	d107      	bne.n	80003c8 <memchr+0x98>
 80003b8:	3001      	adds	r0, #1
 80003ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003be:	bf02      	ittt	eq
 80003c0:	3001      	addeq	r0, #1
 80003c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003c6:	3001      	addeq	r0, #1
 80003c8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ca:	3801      	subs	r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop

080003d0 <strlen>:
 80003d0:	4603      	mov	r3, r0
 80003d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003d6:	2a00      	cmp	r2, #0
 80003d8:	d1fb      	bne.n	80003d2 <strlen+0x2>
 80003da:	1a18      	subs	r0, r3, r0
 80003dc:	3801      	subs	r0, #1
 80003de:	4770      	bx	lr

080003e0 <__aeabi_uldivmod>:
 80003e0:	b953      	cbnz	r3, 80003f8 <__aeabi_uldivmod+0x18>
 80003e2:	b94a      	cbnz	r2, 80003f8 <__aeabi_uldivmod+0x18>
 80003e4:	2900      	cmp	r1, #0
 80003e6:	bf08      	it	eq
 80003e8:	2800      	cmpeq	r0, #0
 80003ea:	bf1c      	itt	ne
 80003ec:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80003f0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80003f4:	f000 b96a 	b.w	80006cc <__aeabi_idiv0>
 80003f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000400:	f000 f806 	bl	8000410 <__udivmoddi4>
 8000404:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000408:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800040c:	b004      	add	sp, #16
 800040e:	4770      	bx	lr

08000410 <__udivmoddi4>:
 8000410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000414:	9d08      	ldr	r5, [sp, #32]
 8000416:	460c      	mov	r4, r1
 8000418:	2b00      	cmp	r3, #0
 800041a:	d14e      	bne.n	80004ba <__udivmoddi4+0xaa>
 800041c:	4694      	mov	ip, r2
 800041e:	458c      	cmp	ip, r1
 8000420:	4686      	mov	lr, r0
 8000422:	fab2 f282 	clz	r2, r2
 8000426:	d962      	bls.n	80004ee <__udivmoddi4+0xde>
 8000428:	b14a      	cbz	r2, 800043e <__udivmoddi4+0x2e>
 800042a:	f1c2 0320 	rsb	r3, r2, #32
 800042e:	4091      	lsls	r1, r2
 8000430:	fa20 f303 	lsr.w	r3, r0, r3
 8000434:	fa0c fc02 	lsl.w	ip, ip, r2
 8000438:	4319      	orrs	r1, r3
 800043a:	fa00 fe02 	lsl.w	lr, r0, r2
 800043e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000442:	fa1f f68c 	uxth.w	r6, ip
 8000446:	fbb1 f4f7 	udiv	r4, r1, r7
 800044a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800044e:	fb07 1114 	mls	r1, r7, r4, r1
 8000452:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000456:	fb04 f106 	mul.w	r1, r4, r6
 800045a:	4299      	cmp	r1, r3
 800045c:	d90a      	bls.n	8000474 <__udivmoddi4+0x64>
 800045e:	eb1c 0303 	adds.w	r3, ip, r3
 8000462:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000466:	f080 8112 	bcs.w	800068e <__udivmoddi4+0x27e>
 800046a:	4299      	cmp	r1, r3
 800046c:	f240 810f 	bls.w	800068e <__udivmoddi4+0x27e>
 8000470:	3c02      	subs	r4, #2
 8000472:	4463      	add	r3, ip
 8000474:	1a59      	subs	r1, r3, r1
 8000476:	fa1f f38e 	uxth.w	r3, lr
 800047a:	fbb1 f0f7 	udiv	r0, r1, r7
 800047e:	fb07 1110 	mls	r1, r7, r0, r1
 8000482:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000486:	fb00 f606 	mul.w	r6, r0, r6
 800048a:	429e      	cmp	r6, r3
 800048c:	d90a      	bls.n	80004a4 <__udivmoddi4+0x94>
 800048e:	eb1c 0303 	adds.w	r3, ip, r3
 8000492:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000496:	f080 80fc 	bcs.w	8000692 <__udivmoddi4+0x282>
 800049a:	429e      	cmp	r6, r3
 800049c:	f240 80f9 	bls.w	8000692 <__udivmoddi4+0x282>
 80004a0:	4463      	add	r3, ip
 80004a2:	3802      	subs	r0, #2
 80004a4:	1b9b      	subs	r3, r3, r6
 80004a6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80004aa:	2100      	movs	r1, #0
 80004ac:	b11d      	cbz	r5, 80004b6 <__udivmoddi4+0xa6>
 80004ae:	40d3      	lsrs	r3, r2
 80004b0:	2200      	movs	r2, #0
 80004b2:	e9c5 3200 	strd	r3, r2, [r5]
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	428b      	cmp	r3, r1
 80004bc:	d905      	bls.n	80004ca <__udivmoddi4+0xba>
 80004be:	b10d      	cbz	r5, 80004c4 <__udivmoddi4+0xb4>
 80004c0:	e9c5 0100 	strd	r0, r1, [r5]
 80004c4:	2100      	movs	r1, #0
 80004c6:	4608      	mov	r0, r1
 80004c8:	e7f5      	b.n	80004b6 <__udivmoddi4+0xa6>
 80004ca:	fab3 f183 	clz	r1, r3
 80004ce:	2900      	cmp	r1, #0
 80004d0:	d146      	bne.n	8000560 <__udivmoddi4+0x150>
 80004d2:	42a3      	cmp	r3, r4
 80004d4:	d302      	bcc.n	80004dc <__udivmoddi4+0xcc>
 80004d6:	4290      	cmp	r0, r2
 80004d8:	f0c0 80f0 	bcc.w	80006bc <__udivmoddi4+0x2ac>
 80004dc:	1a86      	subs	r6, r0, r2
 80004de:	eb64 0303 	sbc.w	r3, r4, r3
 80004e2:	2001      	movs	r0, #1
 80004e4:	2d00      	cmp	r5, #0
 80004e6:	d0e6      	beq.n	80004b6 <__udivmoddi4+0xa6>
 80004e8:	e9c5 6300 	strd	r6, r3, [r5]
 80004ec:	e7e3      	b.n	80004b6 <__udivmoddi4+0xa6>
 80004ee:	2a00      	cmp	r2, #0
 80004f0:	f040 8090 	bne.w	8000614 <__udivmoddi4+0x204>
 80004f4:	eba1 040c 	sub.w	r4, r1, ip
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa1f f78c 	uxth.w	r7, ip
 8000500:	2101      	movs	r1, #1
 8000502:	fbb4 f6f8 	udiv	r6, r4, r8
 8000506:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800050a:	fb08 4416 	mls	r4, r8, r6, r4
 800050e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000512:	fb07 f006 	mul.w	r0, r7, r6
 8000516:	4298      	cmp	r0, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x11c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000522:	d202      	bcs.n	800052a <__udivmoddi4+0x11a>
 8000524:	4298      	cmp	r0, r3
 8000526:	f200 80cd 	bhi.w	80006c4 <__udivmoddi4+0x2b4>
 800052a:	4626      	mov	r6, r4
 800052c:	1a1c      	subs	r4, r3, r0
 800052e:	fa1f f38e 	uxth.w	r3, lr
 8000532:	fbb4 f0f8 	udiv	r0, r4, r8
 8000536:	fb08 4410 	mls	r4, r8, r0, r4
 800053a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800053e:	fb00 f707 	mul.w	r7, r0, r7
 8000542:	429f      	cmp	r7, r3
 8000544:	d908      	bls.n	8000558 <__udivmoddi4+0x148>
 8000546:	eb1c 0303 	adds.w	r3, ip, r3
 800054a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800054e:	d202      	bcs.n	8000556 <__udivmoddi4+0x146>
 8000550:	429f      	cmp	r7, r3
 8000552:	f200 80b0 	bhi.w	80006b6 <__udivmoddi4+0x2a6>
 8000556:	4620      	mov	r0, r4
 8000558:	1bdb      	subs	r3, r3, r7
 800055a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800055e:	e7a5      	b.n	80004ac <__udivmoddi4+0x9c>
 8000560:	f1c1 0620 	rsb	r6, r1, #32
 8000564:	408b      	lsls	r3, r1
 8000566:	fa22 f706 	lsr.w	r7, r2, r6
 800056a:	431f      	orrs	r7, r3
 800056c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000570:	fa04 f301 	lsl.w	r3, r4, r1
 8000574:	ea43 030c 	orr.w	r3, r3, ip
 8000578:	40f4      	lsrs	r4, r6
 800057a:	fa00 f801 	lsl.w	r8, r0, r1
 800057e:	0c38      	lsrs	r0, r7, #16
 8000580:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000584:	fbb4 fef0 	udiv	lr, r4, r0
 8000588:	fa1f fc87 	uxth.w	ip, r7
 800058c:	fb00 441e 	mls	r4, r0, lr, r4
 8000590:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000594:	fb0e f90c 	mul.w	r9, lr, ip
 8000598:	45a1      	cmp	r9, r4
 800059a:	fa02 f201 	lsl.w	r2, r2, r1
 800059e:	d90a      	bls.n	80005b6 <__udivmoddi4+0x1a6>
 80005a0:	193c      	adds	r4, r7, r4
 80005a2:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80005a6:	f080 8084 	bcs.w	80006b2 <__udivmoddi4+0x2a2>
 80005aa:	45a1      	cmp	r9, r4
 80005ac:	f240 8081 	bls.w	80006b2 <__udivmoddi4+0x2a2>
 80005b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80005b4:	443c      	add	r4, r7
 80005b6:	eba4 0409 	sub.w	r4, r4, r9
 80005ba:	fa1f f983 	uxth.w	r9, r3
 80005be:	fbb4 f3f0 	udiv	r3, r4, r0
 80005c2:	fb00 4413 	mls	r4, r0, r3, r4
 80005c6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80005ca:	fb03 fc0c 	mul.w	ip, r3, ip
 80005ce:	45a4      	cmp	ip, r4
 80005d0:	d907      	bls.n	80005e2 <__udivmoddi4+0x1d2>
 80005d2:	193c      	adds	r4, r7, r4
 80005d4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80005d8:	d267      	bcs.n	80006aa <__udivmoddi4+0x29a>
 80005da:	45a4      	cmp	ip, r4
 80005dc:	d965      	bls.n	80006aa <__udivmoddi4+0x29a>
 80005de:	3b02      	subs	r3, #2
 80005e0:	443c      	add	r4, r7
 80005e2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80005e6:	fba0 9302 	umull	r9, r3, r0, r2
 80005ea:	eba4 040c 	sub.w	r4, r4, ip
 80005ee:	429c      	cmp	r4, r3
 80005f0:	46ce      	mov	lr, r9
 80005f2:	469c      	mov	ip, r3
 80005f4:	d351      	bcc.n	800069a <__udivmoddi4+0x28a>
 80005f6:	d04e      	beq.n	8000696 <__udivmoddi4+0x286>
 80005f8:	b155      	cbz	r5, 8000610 <__udivmoddi4+0x200>
 80005fa:	ebb8 030e 	subs.w	r3, r8, lr
 80005fe:	eb64 040c 	sbc.w	r4, r4, ip
 8000602:	fa04 f606 	lsl.w	r6, r4, r6
 8000606:	40cb      	lsrs	r3, r1
 8000608:	431e      	orrs	r6, r3
 800060a:	40cc      	lsrs	r4, r1
 800060c:	e9c5 6400 	strd	r6, r4, [r5]
 8000610:	2100      	movs	r1, #0
 8000612:	e750      	b.n	80004b6 <__udivmoddi4+0xa6>
 8000614:	f1c2 0320 	rsb	r3, r2, #32
 8000618:	fa20 f103 	lsr.w	r1, r0, r3
 800061c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000620:	fa24 f303 	lsr.w	r3, r4, r3
 8000624:	4094      	lsls	r4, r2
 8000626:	430c      	orrs	r4, r1
 8000628:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800062c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000630:	fa1f f78c 	uxth.w	r7, ip
 8000634:	fbb3 f0f8 	udiv	r0, r3, r8
 8000638:	fb08 3110 	mls	r1, r8, r0, r3
 800063c:	0c23      	lsrs	r3, r4, #16
 800063e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000642:	fb00 f107 	mul.w	r1, r0, r7
 8000646:	4299      	cmp	r1, r3
 8000648:	d908      	bls.n	800065c <__udivmoddi4+0x24c>
 800064a:	eb1c 0303 	adds.w	r3, ip, r3
 800064e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000652:	d22c      	bcs.n	80006ae <__udivmoddi4+0x29e>
 8000654:	4299      	cmp	r1, r3
 8000656:	d92a      	bls.n	80006ae <__udivmoddi4+0x29e>
 8000658:	3802      	subs	r0, #2
 800065a:	4463      	add	r3, ip
 800065c:	1a5b      	subs	r3, r3, r1
 800065e:	b2a4      	uxth	r4, r4
 8000660:	fbb3 f1f8 	udiv	r1, r3, r8
 8000664:	fb08 3311 	mls	r3, r8, r1, r3
 8000668:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800066c:	fb01 f307 	mul.w	r3, r1, r7
 8000670:	42a3      	cmp	r3, r4
 8000672:	d908      	bls.n	8000686 <__udivmoddi4+0x276>
 8000674:	eb1c 0404 	adds.w	r4, ip, r4
 8000678:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800067c:	d213      	bcs.n	80006a6 <__udivmoddi4+0x296>
 800067e:	42a3      	cmp	r3, r4
 8000680:	d911      	bls.n	80006a6 <__udivmoddi4+0x296>
 8000682:	3902      	subs	r1, #2
 8000684:	4464      	add	r4, ip
 8000686:	1ae4      	subs	r4, r4, r3
 8000688:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800068c:	e739      	b.n	8000502 <__udivmoddi4+0xf2>
 800068e:	4604      	mov	r4, r0
 8000690:	e6f0      	b.n	8000474 <__udivmoddi4+0x64>
 8000692:	4608      	mov	r0, r1
 8000694:	e706      	b.n	80004a4 <__udivmoddi4+0x94>
 8000696:	45c8      	cmp	r8, r9
 8000698:	d2ae      	bcs.n	80005f8 <__udivmoddi4+0x1e8>
 800069a:	ebb9 0e02 	subs.w	lr, r9, r2
 800069e:	eb63 0c07 	sbc.w	ip, r3, r7
 80006a2:	3801      	subs	r0, #1
 80006a4:	e7a8      	b.n	80005f8 <__udivmoddi4+0x1e8>
 80006a6:	4631      	mov	r1, r6
 80006a8:	e7ed      	b.n	8000686 <__udivmoddi4+0x276>
 80006aa:	4603      	mov	r3, r0
 80006ac:	e799      	b.n	80005e2 <__udivmoddi4+0x1d2>
 80006ae:	4630      	mov	r0, r6
 80006b0:	e7d4      	b.n	800065c <__udivmoddi4+0x24c>
 80006b2:	46d6      	mov	lr, sl
 80006b4:	e77f      	b.n	80005b6 <__udivmoddi4+0x1a6>
 80006b6:	4463      	add	r3, ip
 80006b8:	3802      	subs	r0, #2
 80006ba:	e74d      	b.n	8000558 <__udivmoddi4+0x148>
 80006bc:	4606      	mov	r6, r0
 80006be:	4623      	mov	r3, r4
 80006c0:	4608      	mov	r0, r1
 80006c2:	e70f      	b.n	80004e4 <__udivmoddi4+0xd4>
 80006c4:	3e02      	subs	r6, #2
 80006c6:	4463      	add	r3, ip
 80006c8:	e730      	b.n	800052c <__udivmoddi4+0x11c>
 80006ca:	bf00      	nop

080006cc <__aeabi_idiv0>:
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop

080006d0 <init_supply_struct>:
	char sHV;
} supply_struct;
static supply_struct supply_status;

static void init_supply_struct()
{
 80006d0:	b480      	push	{r7}
 80006d2:	af00      	add	r7, sp, #0
	supply_status.s15V = 0;
 80006d4:	4b06      	ldr	r3, [pc, #24]	@ (80006f0 <init_supply_struct+0x20>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	705a      	strb	r2, [r3, #1]
	supply_status.s3_3V = 0;
 80006da:	4b05      	ldr	r3, [pc, #20]	@ (80006f0 <init_supply_struct+0x20>)
 80006dc:	2200      	movs	r2, #0
 80006de:	701a      	strb	r2, [r3, #0]
	supply_status.sHV = 0;
 80006e0:	4b03      	ldr	r3, [pc, #12]	@ (80006f0 <init_supply_struct+0x20>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	709a      	strb	r2, [r3, #2]
}
 80006e6:	bf00      	nop
 80006e8:	46bd      	mov	sp, r7
 80006ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ee:	4770      	bx	lr
 80006f0:	24000a40 	.word	0x24000a40

080006f4 <writeConfigFlash>:
// Prototypes
void measureVoltagesTemperaturesADC3(void);

// Write configuration to flash
static uint32_t writeConfigFlash(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0
	uint32_t faultySector;	//Contains error code for faulty sector
	uint32_t error_code = 0;
 80006fa:	2300      	movs	r3, #0
 80006fc:	60fb      	str	r3, [r7, #12]

	// Unlock Flash
	HAL_FLASH_Unlock();
 80006fe:	f00a fa87 	bl	800ac10 <HAL_FLASH_Unlock>

	// Erase flash sector 7
	if (HAL_FLASHEx_Erase(&sFlashErase, &faultySector) == HAL_OK)
 8000702:	1d3b      	adds	r3, r7, #4
 8000704:	4619      	mov	r1, r3
 8000706:	4815      	ldr	r0, [pc, #84]	@ (800075c <writeConfigFlash+0x68>)
 8000708:	f00a fb1e 	bl	800ad48 <HAL_FLASHEx_Erase>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d119      	bne.n	8000746 <writeConfigFlash+0x52>
	{
		for (uint32_t offset = 0; offset < sizeof(sFlashConfig); offset += FLASH_WORD)
 8000712:	2300      	movs	r3, #0
 8000714:	60bb      	str	r3, [r7, #8]
 8000716:	e012      	b.n	800073e <writeConfigFlash+0x4a>
		{
			// Program one flash word (8*4 bytes)
			if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, FLASH_SECTOR7_START_ADDR + offset, ((uint32_t) &sFlashConfig) + offset) != HAL_OK)
 8000718:	68ba      	ldr	r2, [r7, #8]
 800071a:	4b11      	ldr	r3, [pc, #68]	@ (8000760 <writeConfigFlash+0x6c>)
 800071c:	4413      	add	r3, r2
 800071e:	4911      	ldr	r1, [pc, #68]	@ (8000764 <writeConfigFlash+0x70>)
 8000720:	68ba      	ldr	r2, [r7, #8]
 8000722:	440a      	add	r2, r1
 8000724:	4619      	mov	r1, r3
 8000726:	2001      	movs	r0, #1
 8000728:	f00a fa04 	bl	800ab34 <HAL_FLASH_Program>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d002      	beq.n	8000738 <writeConfigFlash+0x44>
			{
				// Error during flash write
				error_code = HAL_FLASH_GetError();
 8000732:	f00a faa7 	bl	800ac84 <HAL_FLASH_GetError>
 8000736:	60f8      	str	r0, [r7, #12]
		for (uint32_t offset = 0; offset < sizeof(sFlashConfig); offset += FLASH_WORD)
 8000738:	68bb      	ldr	r3, [r7, #8]
 800073a:	3320      	adds	r3, #32
 800073c:	60bb      	str	r3, [r7, #8]
 800073e:	68bb      	ldr	r3, [r7, #8]
 8000740:	2b00      	cmp	r3, #0
 8000742:	d0e9      	beq.n	8000718 <writeConfigFlash+0x24>
 8000744:	e002      	b.n	800074c <writeConfigFlash+0x58>
			}
		}
	}
	else
	{
		error_code = HAL_FLASH_GetError();
 8000746:	f00a fa9d 	bl	800ac84 <HAL_FLASH_GetError>
 800074a:	60f8      	str	r0, [r7, #12]
	}

	  // Lock Flash
	  HAL_FLASH_Lock();
 800074c:	f00a fa82 	bl	800ac54 <HAL_FLASH_Lock>

	  return error_code;
 8000750:	68fb      	ldr	r3, [r7, #12]
}
 8000752:	4618      	mov	r0, r3
 8000754:	3710      	adds	r7, #16
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	24000024 	.word	0x24000024
 8000760:	080e0000 	.word	0x080e0000
 8000764:	24000a48 	.word	0x24000a48

08000768 <readConfigFlash>:

// Read configuration from flash
static void readConfigFlash(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
	// Read configuration from flash
	memcpy(&sFlashConfig, (void *) FLASH_SECTOR7_START_ADDR, sizeof(sFlashConfig));
 800076c:	4b04      	ldr	r3, [pc, #16]	@ (8000780 <readConfigFlash+0x18>)
 800076e:	781a      	ldrb	r2, [r3, #0]
 8000770:	4b04      	ldr	r3, [pc, #16]	@ (8000784 <readConfigFlash+0x1c>)
 8000772:	701a      	strb	r2, [r3, #0]
}
 8000774:	bf00      	nop
 8000776:	46bd      	mov	sp, r7
 8000778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077c:	4770      	bx	lr
 800077e:	bf00      	nop
 8000780:	080e0000 	.word	0x080e0000
 8000784:	24000a48 	.word	0x24000a48

08000788 <printCR>:

// Print CR
static void printCR(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart3, (uint8_t *) "\n\r", 2, 1000);
 800078c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000790:	2202      	movs	r2, #2
 8000792:	4903      	ldr	r1, [pc, #12]	@ (80007a0 <printCR+0x18>)
 8000794:	4803      	ldr	r0, [pc, #12]	@ (80007a4 <printCR+0x1c>)
 8000796:	f00f ff5a 	bl	801064e <HAL_UART_Transmit>
}
 800079a:	bf00      	nop
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	08014990 	.word	0x08014990
 80007a4:	24000e38 	.word	0x24000e38

080007a8 <printString>:

// Print string on UART3
static void printString(char *str)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *) str, strlen(str), 1000);
 80007b0:	6878      	ldr	r0, [r7, #4]
 80007b2:	f7ff fe0d 	bl	80003d0 <strlen>
 80007b6:	4603      	mov	r3, r0
 80007b8:	b29a      	uxth	r2, r3
 80007ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007be:	6879      	ldr	r1, [r7, #4]
 80007c0:	4803      	ldr	r0, [pc, #12]	@ (80007d0 <printString+0x28>)
 80007c2:	f00f ff44 	bl	801064e <HAL_UART_Transmit>
}
 80007c6:	bf00      	nop
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	24000e38 	.word	0x24000e38

080007d4 <printConfigFlash>:

// Print configuration on UART3
static void printConfigFlash(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
	printString("\n\rCurrent configuration:");
 80007d8:	480e      	ldr	r0, [pc, #56]	@ (8000814 <printConfigFlash+0x40>)
 80007da:	f7ff ffe5 	bl	80007a8 <printString>
	printString("\n\r  Mode = ");
 80007de:	480e      	ldr	r0, [pc, #56]	@ (8000818 <printConfigFlash+0x44>)
 80007e0:	f7ff ffe2 	bl	80007a8 <printString>
	if (sFlashConfig.mode == TEST_MODE)
 80007e4:	4b0d      	ldr	r3, [pc, #52]	@ (800081c <printConfigFlash+0x48>)
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d103      	bne.n	80007f4 <printConfigFlash+0x20>
		printString("TEST");
 80007ec:	480c      	ldr	r0, [pc, #48]	@ (8000820 <printConfigFlash+0x4c>)
 80007ee:	f7ff ffdb 	bl	80007a8 <printString>
 80007f2:	e00a      	b.n	800080a <printConfigFlash+0x36>
	else if (sFlashConfig.mode == RUN_MODE)
 80007f4:	4b09      	ldr	r3, [pc, #36]	@ (800081c <printConfigFlash+0x48>)
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	2b01      	cmp	r3, #1
 80007fa:	d103      	bne.n	8000804 <printConfigFlash+0x30>
		printString("RUN");
 80007fc:	4809      	ldr	r0, [pc, #36]	@ (8000824 <printConfigFlash+0x50>)
 80007fe:	f7ff ffd3 	bl	80007a8 <printString>
 8000802:	e002      	b.n	800080a <printConfigFlash+0x36>
	else
		printString("UNKNOWN");
 8000804:	4808      	ldr	r0, [pc, #32]	@ (8000828 <printConfigFlash+0x54>)
 8000806:	f7ff ffcf 	bl	80007a8 <printString>
	printCR();
 800080a:	f7ff ffbd 	bl	8000788 <printCR>
}
 800080e:	bf00      	nop
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	08014994 	.word	0x08014994
 8000818:	080149b0 	.word	0x080149b0
 800081c:	24000a48 	.word	0x24000a48
 8000820:	080149bc 	.word	0x080149bc
 8000824:	080149c4 	.word	0x080149c4
 8000828:	080149c8 	.word	0x080149c8

0800082c <printNumber>:

// Print 16bit unsigned integer on UART3
static void printNumber(const char *text, uint16_t number, uint8_t CR)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b09e      	sub	sp, #120	@ 0x78
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
 8000834:	460b      	mov	r3, r1
 8000836:	807b      	strh	r3, [r7, #2]
 8000838:	4613      	mov	r3, r2
 800083a:	707b      	strb	r3, [r7, #1]
	char s_output[100];
	char s_number[7];
	strcpy(s_output, text);
 800083c:	f107 0314 	add.w	r3, r7, #20
 8000840:	6879      	ldr	r1, [r7, #4]
 8000842:	4618      	mov	r0, r3
 8000844:	f012 f8b3 	bl	80129ae <strcpy>
	itoa(number, s_number, 10);
 8000848:	887b      	ldrh	r3, [r7, #2]
 800084a:	f107 010c 	add.w	r1, r7, #12
 800084e:	220a      	movs	r2, #10
 8000850:	4618      	mov	r0, r3
 8000852:	f011 f9f9 	bl	8011c48 <itoa>
	strcat(s_output, s_number);
 8000856:	f107 020c 	add.w	r2, r7, #12
 800085a:	f107 0314 	add.w	r3, r7, #20
 800085e:	4611      	mov	r1, r2
 8000860:	4618      	mov	r0, r3
 8000862:	f012 f81e 	bl	80128a2 <strcat>
	if (CR)
 8000866:	787b      	ldrb	r3, [r7, #1]
 8000868:	2b00      	cmp	r3, #0
 800086a:	d00e      	beq.n	800088a <printNumber+0x5e>
	{
		strcat(s_output, "\n\r");
 800086c:	f107 0314 	add.w	r3, r7, #20
 8000870:	4618      	mov	r0, r3
 8000872:	f7ff fdad 	bl	80003d0 <strlen>
 8000876:	4603      	mov	r3, r0
 8000878:	461a      	mov	r2, r3
 800087a:	f107 0314 	add.w	r3, r7, #20
 800087e:	4413      	add	r3, r2
 8000880:	4a0b      	ldr	r2, [pc, #44]	@ (80008b0 <printNumber+0x84>)
 8000882:	8811      	ldrh	r1, [r2, #0]
 8000884:	7892      	ldrb	r2, [r2, #2]
 8000886:	8019      	strh	r1, [r3, #0]
 8000888:	709a      	strb	r2, [r3, #2]
	}
	HAL_UART_Transmit(&huart3, (uint8_t *) s_output, strlen(s_output), 1000);
 800088a:	f107 0314 	add.w	r3, r7, #20
 800088e:	4618      	mov	r0, r3
 8000890:	f7ff fd9e 	bl	80003d0 <strlen>
 8000894:	4603      	mov	r3, r0
 8000896:	b29a      	uxth	r2, r3
 8000898:	f107 0114 	add.w	r1, r7, #20
 800089c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008a0:	4804      	ldr	r0, [pc, #16]	@ (80008b4 <printNumber+0x88>)
 80008a2:	f00f fed4 	bl	801064e <HAL_UART_Transmit>
}
 80008a6:	bf00      	nop
 80008a8:	3778      	adds	r7, #120	@ 0x78
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	08014990 	.word	0x08014990
 80008b4:	24000e38 	.word	0x24000e38

080008b8 <printHALErrorStatus>:

// Print HAL error status on UART3
static void	printHALErrorStatus(HAL_StatusTypeDef HALresp, const char *text)
{
 80008b8:	b5b0      	push	{r4, r5, r7, lr}
 80008ba:	b09c      	sub	sp, #112	@ 0x70
 80008bc:	af00      	add	r7, sp, #0
 80008be:	4603      	mov	r3, r0
 80008c0:	6039      	str	r1, [r7, #0]
 80008c2:	71fb      	strb	r3, [r7, #7]
	char s_output[100];

	switch (HALresp)
 80008c4:	79fb      	ldrb	r3, [r7, #7]
 80008c6:	2b03      	cmp	r3, #3
 80008c8:	d828      	bhi.n	800091c <printHALErrorStatus+0x64>
 80008ca:	a201      	add	r2, pc, #4	@ (adr r2, 80008d0 <printHALErrorStatus+0x18>)
 80008cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008d0:	0800091d 	.word	0x0800091d
 80008d4:	080008e1 	.word	0x080008e1
 80008d8:	080008f5 	.word	0x080008f5
 80008dc:	08000909 	.word	0x08000909
	{
		case HAL_ERROR:
			strcpy(s_output, "** HAL ERROR **: ");
 80008e0:	f107 030c 	add.w	r3, r7, #12
 80008e4:	4a15      	ldr	r2, [pc, #84]	@ (800093c <printHALErrorStatus+0x84>)
 80008e6:	461c      	mov	r4, r3
 80008e8:	4615      	mov	r5, r2
 80008ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008ee:	682b      	ldr	r3, [r5, #0]
 80008f0:	8023      	strh	r3, [r4, #0]
		break;
 80008f2:	e013      	b.n	800091c <printHALErrorStatus+0x64>

		case HAL_BUSY:
			strcpy(s_output, "** HAL BUSY **: ");
 80008f4:	f107 030c 	add.w	r3, r7, #12
 80008f8:	4a11      	ldr	r2, [pc, #68]	@ (8000940 <printHALErrorStatus+0x88>)
 80008fa:	461c      	mov	r4, r3
 80008fc:	4615      	mov	r5, r2
 80008fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000900:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000902:	682b      	ldr	r3, [r5, #0]
 8000904:	7023      	strb	r3, [r4, #0]
		break;
 8000906:	e009      	b.n	800091c <printHALErrorStatus+0x64>

		case HAL_TIMEOUT:
			strcpy(s_output, "** HAL TIMEOUT **: ");
 8000908:	f107 030c 	add.w	r3, r7, #12
 800090c:	4a0d      	ldr	r2, [pc, #52]	@ (8000944 <printHALErrorStatus+0x8c>)
 800090e:	461c      	mov	r4, r3
 8000910:	4615      	mov	r5, r2
 8000912:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000914:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000916:	682b      	ldr	r3, [r5, #0]
 8000918:	6023      	str	r3, [r4, #0]
		break;
 800091a:	bf00      	nop

		case HAL_OK:
		break;
	}
	strcat(s_output, text);
 800091c:	f107 030c 	add.w	r3, r7, #12
 8000920:	6839      	ldr	r1, [r7, #0]
 8000922:	4618      	mov	r0, r3
 8000924:	f011 ffbd 	bl	80128a2 <strcat>
	printString(s_output);
 8000928:	f107 030c 	add.w	r3, r7, #12
 800092c:	4618      	mov	r0, r3
 800092e:	f7ff ff3b 	bl	80007a8 <printString>
}
 8000932:	bf00      	nop
 8000934:	3770      	adds	r7, #112	@ 0x70
 8000936:	46bd      	mov	sp, r7
 8000938:	bdb0      	pop	{r4, r5, r7, pc}
 800093a:	bf00      	nop
 800093c:	080149d0 	.word	0x080149d0
 8000940:	080149e4 	.word	0x080149e4
 8000944:	080149f8 	.word	0x080149f8

08000948 <stopHbridge>:

void stopHbridge(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b086      	sub	sp, #24
 800094c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800094e:	1d3b      	adds	r3, r7, #4
 8000950:	2200      	movs	r2, #0
 8000952:	601a      	str	r2, [r3, #0]
 8000954:	605a      	str	r2, [r3, #4]
 8000956:	609a      	str	r2, [r3, #8]
 8000958:	60da      	str	r2, [r3, #12]
 800095a:	611a      	str	r2, [r3, #16]

	//Stop TIMER 1 PWM & interrupts
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);  //This will stop channel PWM1
 800095c:	2100      	movs	r1, #0
 800095e:	480f      	ldr	r0, [pc, #60]	@ (800099c <stopHbridge+0x54>)
 8000960:	f00e fa8a 	bl	800ee78 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1); //This will stop channel PWM1N
 8000964:	2100      	movs	r1, #0
 8000966:	480d      	ldr	r0, [pc, #52]	@ (800099c <stopHbridge+0x54>)
 8000968:	f00f fc62 	bl	8010230 <HAL_TIMEx_PWMN_Stop>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, TIM1_CH1N_Pin|TIM1_CH1_Pin, GPIO_PIN_SET);
 800096c:	2201      	movs	r2, #1
 800096e:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8000972:	480b      	ldr	r0, [pc, #44]	@ (80009a0 <stopHbridge+0x58>)
 8000974:	f00a fc7c 	bl	800b270 <HAL_GPIO_WritePin>
	/*Configure GPIO pins : LED_GREEN_Pin LINE_DRIVER1_ENABLE_Pin LINE_DRIVER2_ENABLE_Pin LED_RED_Pin */
	GPIO_InitStruct.Pin = TIM1_CH1N_Pin|TIM1_CH1_Pin;
 8000978:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800097c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097e:	2301      	movs	r3, #1
 8000980:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000982:	2300      	movs	r3, #0
 8000984:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000986:	2300      	movs	r3, #0
 8000988:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800098a:	1d3b      	adds	r3, r7, #4
 800098c:	4619      	mov	r1, r3
 800098e:	4804      	ldr	r0, [pc, #16]	@ (80009a0 <stopHbridge+0x58>)
 8000990:	f00a faae 	bl	800aef0 <HAL_GPIO_Init>

}
 8000994:	bf00      	nop
 8000996:	3718      	adds	r7, #24
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}
 800099c:	24000ecc 	.word	0x24000ecc
 80009a0:	58021000 	.word	0x58021000

080009a4 <printHbridgeData>:

// Print H-bridge data on UART3
static void printHbridgeData(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b09c      	sub	sp, #112	@ 0x70
 80009a8:	af02      	add	r7, sp, #8
	char s_output[100];
	sprintf(s_output, "\n\rH-bridge 1=On 0=Off: %u, Frequency: %u (Hz), Dead time: %u (%%)\n\r", sHbridge.on, sHbridge.frequency, sHbridge.deadtime);
 80009aa:	4b0f      	ldr	r3, [pc, #60]	@ (80009e8 <printHbridgeData+0x44>)
 80009ac:	881b      	ldrh	r3, [r3, #0]
 80009ae:	461a      	mov	r2, r3
 80009b0:	4b0d      	ldr	r3, [pc, #52]	@ (80009e8 <printHbridgeData+0x44>)
 80009b2:	885b      	ldrh	r3, [r3, #2]
 80009b4:	4619      	mov	r1, r3
 80009b6:	4b0c      	ldr	r3, [pc, #48]	@ (80009e8 <printHbridgeData+0x44>)
 80009b8:	889b      	ldrh	r3, [r3, #4]
 80009ba:	1d38      	adds	r0, r7, #4
 80009bc:	9300      	str	r3, [sp, #0]
 80009be:	460b      	mov	r3, r1
 80009c0:	490a      	ldr	r1, [pc, #40]	@ (80009ec <printHbridgeData+0x48>)
 80009c2:	f011 ff03 	bl	80127cc <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t *) s_output, strlen(s_output), 1000);
 80009c6:	1d3b      	adds	r3, r7, #4
 80009c8:	4618      	mov	r0, r3
 80009ca:	f7ff fd01 	bl	80003d0 <strlen>
 80009ce:	4603      	mov	r3, r0
 80009d0:	b29a      	uxth	r2, r3
 80009d2:	1d39      	adds	r1, r7, #4
 80009d4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009d8:	4805      	ldr	r0, [pc, #20]	@ (80009f0 <printHbridgeData+0x4c>)
 80009da:	f00f fe38 	bl	801064e <HAL_UART_Transmit>
}
 80009de:	bf00      	nop
 80009e0:	3768      	adds	r7, #104	@ 0x68
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	2400001c 	.word	0x2400001c
 80009ec:	08014a0c 	.word	0x08014a0c
 80009f0:	24000e38 	.word	0x24000e38
 80009f4:	00000000 	.word	0x00000000

080009f8 <programHbridge>:



// Program TIMER 1 controlling the H-bridge
static void programHbridge()
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b0a6      	sub	sp, #152	@ 0x98
 80009fc:	af00      	add	r7, sp, #0
	uint8_t DT, DTG;
	float tDTS = 1E6/((float) TIMER_BASE_CLOCK);  //Minimum step in usec
 80009fe:	4b90      	ldr	r3, [pc, #576]	@ (8000c40 <programHbridge+0x248>)
 8000a00:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

	// TIMER 1 has already been initialized using HAL.
	// Program the H-bridge TIMER 1 - Clock TIMER_BASE_CLOCK

	// Calculate the period and duty cycle based on the frequency requested.
	timARR_f = ((float) TIMER_BASE_CLOCK) / ((float) sHbridge.frequency);
 8000a04:	4b8f      	ldr	r3, [pc, #572]	@ (8000c44 <programHbridge+0x24c>)
 8000a06:	885b      	ldrh	r3, [r3, #2]
 8000a08:	ee07 3a90 	vmov	s15, r3
 8000a0c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000a10:	eddf 6a8d 	vldr	s13, [pc, #564]	@ 8000c48 <programHbridge+0x250>
 8000a14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a18:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
	timARR = (uint32_t) (timARR_f + 0.5);							// Set period counter
 8000a1c:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8000a20:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000a24:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 8000a28:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000a2c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000a30:	ee17 3a90 	vmov	r3, s15
 8000a34:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	timCCR1 = timARR / 2;  											// 50% duty cycle
 8000a38:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000a3c:	085b      	lsrs	r3, r3, #1
 8000a3e:	67fb      	str	r3, [r7, #124]	@ 0x7c

	// Print out the set frequency
	if (debug == 1)
 8000a40:	4b82      	ldr	r3, [pc, #520]	@ (8000c4c <programHbridge+0x254>)
 8000a42:	881b      	ldrh	r3, [r3, #0]
 8000a44:	2b01      	cmp	r3, #1
 8000a46:	d105      	bne.n	8000a54 <programHbridge+0x5c>
	{
		value_int = ((uint32_t) TIMER_BASE_CLOCK) / timARR;
 8000a48:	4a81      	ldr	r2, [pc, #516]	@ (8000c50 <programHbridge+0x258>)
 8000a4a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000a4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a52:	67bb      	str	r3, [r7, #120]	@ 0x78
	//  DTG[7:5] = 10x => DT = (64 + DTG[5:0]) x tDTG with tDTG =2xtDTS.	 max (64 + 63)*2*tDTS  	: 3.7236 usec - 7.3890 usec
	//  DTG[7:5] = 110 => DT = (32 + DTG[4:0]) x tDTG with tDTG =8xtDTS.     max (32 + 31)*8*tDTS   : 7.4472 usec - 14.662 usec
	//  DTG[7:5] = 111 => DT = (32 + DTG[4:0]) x tDTG with tDTG = 16 x tDTS. max (32 + 31)*16*tDTS 	: 14.895 usec - 29.324 usec

	// Calculate dead time in usec
	req_dtime_us = (((float) sHbridge.deadtime))*(10000./(float) sHbridge.frequency);
 8000a54:	4b7b      	ldr	r3, [pc, #492]	@ (8000c44 <programHbridge+0x24c>)
 8000a56:	889b      	ldrh	r3, [r3, #4]
 8000a58:	ee07 3a90 	vmov	s15, r3
 8000a5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a60:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000a64:	4b77      	ldr	r3, [pc, #476]	@ (8000c44 <programHbridge+0x24c>)
 8000a66:	885b      	ldrh	r3, [r3, #2]
 8000a68:	ee07 3a90 	vmov	s15, r3
 8000a6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a70:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8000a74:	ed9f 4b70 	vldr	d4, [pc, #448]	@ 8000c38 <programHbridge+0x240>
 8000a78:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8000a7c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000a80:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000a84:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
		printString(s_output);
	}
*/

	// Minimum allowed dead time is 1 usec.
	if (req_dtime_us < 1.0)
 8000a88:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8000a8c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000a90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a98:	d503      	bpl.n	8000aa2 <programHbridge+0xaa>
		req_dtime_us = 1.0;
 8000a9a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000a9e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

	if (req_dtime_us <= 127*tDTS) //3.6946
 8000aa2:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8000aa6:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8000c54 <programHbridge+0x25c>
 8000aaa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000aae:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8000ab2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000aba:	d81e      	bhi.n	8000afa <programHbridge+0x102>
	{
		DT = (uint8_t) (req_dtime_us/tDTS + 0.5);
 8000abc:	edd7 6a24 	vldr	s13, [r7, #144]	@ 0x90
 8000ac0:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8000ac4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ac8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000acc:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 8000ad0:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000ad4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000ad8:	edc7 7a01 	vstr	s15, [r7, #4]
 8000adc:	793b      	ldrb	r3, [r7, #4]
 8000ade:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
		if (DT > 127)
 8000ae2:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	da02      	bge.n	8000af0 <programHbridge+0xf8>
			DT = 127;
 8000aea:	237f      	movs	r3, #127	@ 0x7f
 8000aec:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
		DTG = DT;
 8000af0:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000af4:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 8000af8:	e0bb      	b.n	8000c72 <programHbridge+0x27a>
	}
	else if (req_dtime_us <= 127*2*tDTS) //7.3890
 8000afa:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8000afe:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8000c58 <programHbridge+0x260>
 8000b02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b06:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8000b0a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b12:	d825      	bhi.n	8000b60 <programHbridge+0x168>
	{
		DT = (uint8_t) ((req_dtime_us/(2*tDTS)) - 64 + 0.5);
 8000b14:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8000b18:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000b1c:	edd7 6a24 	vldr	s13, [r7, #144]	@ 0x90
 8000b20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b24:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8000c5c <programHbridge+0x264>
 8000b28:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000b2c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b30:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 8000b34:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000b38:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000b3c:	edc7 7a01 	vstr	s15, [r7, #4]
 8000b40:	793b      	ldrb	r3, [r7, #4]
 8000b42:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
		if (DT > 63)
 8000b46:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000b4a:	2b3f      	cmp	r3, #63	@ 0x3f
 8000b4c:	d902      	bls.n	8000b54 <programHbridge+0x15c>
			DT = 63;
 8000b4e:	233f      	movs	r3, #63	@ 0x3f
 8000b50:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
		DTG = DT + 0x80;
 8000b54:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000b58:	3b80      	subs	r3, #128	@ 0x80
 8000b5a:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 8000b5e:	e088      	b.n	8000c72 <programHbridge+0x27a>
	}
	else if (req_dtime_us <= 63*8*tDTS) //14.662
 8000b60:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8000b64:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8000c60 <programHbridge+0x268>
 8000b68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b6c:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8000b70:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b78:	d827      	bhi.n	8000bca <programHbridge+0x1d2>
	{
		DT = (uint8_t) ((req_dtime_us/(8*tDTS)) - 32 + 0.5);
 8000b7a:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8000b7e:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8000b82:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000b86:	edd7 6a24 	vldr	s13, [r7, #144]	@ 0x90
 8000b8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b8e:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8000c64 <programHbridge+0x26c>
 8000b92:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000b96:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b9a:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 8000b9e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000ba2:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000ba6:	edc7 7a01 	vstr	s15, [r7, #4]
 8000baa:	793b      	ldrb	r3, [r7, #4]
 8000bac:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
		if (DT > 31)
 8000bb0:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000bb4:	2b1f      	cmp	r3, #31
 8000bb6:	d902      	bls.n	8000bbe <programHbridge+0x1c6>
			DT = 31;
 8000bb8:	231f      	movs	r3, #31
 8000bba:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
		DTG = DT + 0xC0;
 8000bbe:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000bc2:	3b40      	subs	r3, #64	@ 0x40
 8000bc4:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 8000bc8:	e053      	b.n	8000c72 <programHbridge+0x27a>
	}
	else if (req_dtime_us <= 63*16*tDTS) //29.324
 8000bca:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8000bce:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8000c68 <programHbridge+0x270>
 8000bd2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000bd6:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8000bda:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000bde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000be2:	d843      	bhi.n	8000c6c <programHbridge+0x274>
	{
		DT = (uint8_t) ((req_dtime_us/(16*tDTS)) - 32 + 0.5);
 8000be4:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8000be8:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8000bec:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000bf0:	edd7 6a24 	vldr	s13, [r7, #144]	@ 0x90
 8000bf4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000bf8:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8000c64 <programHbridge+0x26c>
 8000bfc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000c00:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c04:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 8000c08:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000c0c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000c10:	edc7 7a01 	vstr	s15, [r7, #4]
 8000c14:	793b      	ldrb	r3, [r7, #4]
 8000c16:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
		if (DT > 31)
 8000c1a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000c1e:	2b1f      	cmp	r3, #31
 8000c20:	d902      	bls.n	8000c28 <programHbridge+0x230>
			DT = 31;
 8000c22:	231f      	movs	r3, #31
 8000c24:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
		DTG = DT + 0xE0;
 8000c28:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000c2c:	3b20      	subs	r3, #32
 8000c2e:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 8000c32:	e01e      	b.n	8000c72 <programHbridge+0x27a>
 8000c34:	f3af 8000 	nop.w
 8000c38:	00000000 	.word	0x00000000
 8000c3c:	40c38800 	.word	0x40c38800
 8000c40:	3cee500f 	.word	0x3cee500f
 8000c44:	2400001c 	.word	0x2400001c
 8000c48:	4c032156 	.word	0x4c032156
 8000c4c:	24000000 	.word	0x24000000
 8000c50:	020c8558 	.word	0x020c8558
 8000c54:	42fe0000 	.word	0x42fe0000
 8000c58:	437e0000 	.word	0x437e0000
 8000c5c:	42800000 	.word	0x42800000
 8000c60:	43fc0000 	.word	0x43fc0000
 8000c64:	42000000 	.word	0x42000000
 8000c68:	447c0000 	.word	0x447c0000
	}
	else
		DTG = 255;
 8000c6c:	23ff      	movs	r3, #255	@ 0xff
 8000c6e:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96

	uint32_t temp = TIM1->BDTR & 0xFFFFFF00;		//Mask out DTG
 8000c72:	4b4e      	ldr	r3, [pc, #312]	@ (8000dac <programHbridge+0x3b4>)
 8000c74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c76:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000c7a:	677b      	str	r3, [r7, #116]	@ 0x74
	timBDTR = temp | DTG;							//Add new DTG
 8000c7c:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 8000c80:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8000c82:	4313      	orrs	r3, r2
 8000c84:	673b      	str	r3, [r7, #112]	@ 0x70

	//Change timer1 settings
	htim1.Init.Period = timARR;   // Updating internal structure for timer
 8000c86:	4a4a      	ldr	r2, [pc, #296]	@ (8000db0 <programHbridge+0x3b8>)
 8000c88:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000c8c:	60d3      	str	r3, [r2, #12]
	TIM1->ARR = timARR;			  // Update period
 8000c8e:	4a47      	ldr	r2, [pc, #284]	@ (8000dac <programHbridge+0x3b4>)
 8000c90:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000c94:	62d3      	str	r3, [r2, #44]	@ 0x2c
	TIM1->CCR1 = timCCR1;		  // Update duty cycle
 8000c96:	4a45      	ldr	r2, [pc, #276]	@ (8000dac <programHbridge+0x3b4>)
 8000c98:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000c9a:	6353      	str	r3, [r2, #52]	@ 0x34
	TIM1->BDTR = timBDTR;	      // Update dead time
 8000c9c:	4a43      	ldr	r2, [pc, #268]	@ (8000dac <programHbridge+0x3b4>)
 8000c9e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000ca0:	6453      	str	r3, [r2, #68]	@ 0x44

	if (debug == 1) {
 8000ca2:	4b44      	ldr	r3, [pc, #272]	@ (8000db4 <programHbridge+0x3bc>)
 8000ca4:	881b      	ldrh	r3, [r3, #0]
 8000ca6:	2b01      	cmp	r3, #1
 8000ca8:	d160      	bne.n	8000d6c <programHbridge+0x374>
		//sprintf(s_output, "ARR %lu CCR1 %lu BDTR %lu", timARR, timCCR1, timBDTR & 0xFF);
		//printString(s_output);

		float calcDT = 0;
 8000caa:	f04f 0300 	mov.w	r3, #0
 8000cae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
		//  DTG[7:5] = 0xx => DT = DTG[7:0] x tDTG with tDTG = tDTS.			 max 127*tDTS   		: 0.0000 usec - 3.6946 usec
		if ((DTG & 0x80) == 0) {
 8000cb2:	f997 3096 	ldrsb.w	r3, [r7, #150]	@ 0x96
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	db0b      	blt.n	8000cd2 <programHbridge+0x2da>
			calcDT = DTG*tDTS;
 8000cba:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 8000cbe:	ee07 3a90 	vmov	s15, r3
 8000cc2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000cc6:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8000cca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cce:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
		}
		//  DTG[7:5] = 10x => DT = (64 + DTG[5:0]) x tDTG with tDTG =2xtDTS.	 max (64 + 63)*2*tDTS  	: 3.7236 usec - 7.3890 usec
		if ((DTG & 0xC0) == 0x80) {
 8000cd2:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 8000cd6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8000cda:	2b80      	cmp	r3, #128	@ 0x80
 8000cdc:	d10f      	bne.n	8000cfe <programHbridge+0x306>
			calcDT = (64 + (DTG & 0x3F))*2*tDTS;
 8000cde:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 8000ce2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000ce6:	3340      	adds	r3, #64	@ 0x40
 8000ce8:	005b      	lsls	r3, r3, #1
 8000cea:	ee07 3a90 	vmov	s15, r3
 8000cee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000cf2:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8000cf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cfa:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
		}
		//  DTG[7:5] = 110 => DT = (32 + DTG[4:0]) x tDTG with tDTG =8xtDTS.     max (32 + 31)*8*tDTS   : 7.4472 usec - 14.662 usec
		if ((DTG & 0xE0) == 0xC0) {
 8000cfe:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 8000d02:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8000d06:	2bc0      	cmp	r3, #192	@ 0xc0
 8000d08:	d10f      	bne.n	8000d2a <programHbridge+0x332>
			calcDT = (32 + (DTG & 0x1F))*8*tDTS;
 8000d0a:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 8000d0e:	f003 031f 	and.w	r3, r3, #31
 8000d12:	3320      	adds	r3, #32
 8000d14:	00db      	lsls	r3, r3, #3
 8000d16:	ee07 3a90 	vmov	s15, r3
 8000d1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d1e:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8000d22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d26:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
		}
		//  DTG[7:5] = 111 => DT = (32 + DTG[4:0]) x tDTG with tDTG = 16 x tDTS. max (32 + 31)*16*tDTS 	: 14.895 usec - 29.324 usec
		if ((DTG & 0xE0) == 0xE0) {
 8000d2a:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 8000d2e:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8000d32:	2be0      	cmp	r3, #224	@ 0xe0
 8000d34:	d10f      	bne.n	8000d56 <programHbridge+0x35e>
			calcDT = (32 + (DTG & 0x1F))*16*tDTS;
 8000d36:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 8000d3a:	f003 031f 	and.w	r3, r3, #31
 8000d3e:	3320      	adds	r3, #32
 8000d40:	011b      	lsls	r3, r3, #4
 8000d42:	ee07 3a90 	vmov	s15, r3
 8000d46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d4a:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8000d4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d52:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
		}
		value_int = (uint32_t) 1000*calcDT;
 8000d56:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8000d5a:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8000db8 <programHbridge+0x3c0>
 8000d5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d66:	ee17 3a90 	vmov	r3, s15
 8000d6a:	67bb      	str	r3, [r7, #120]	@ 0x78
		//sprintf(s_output, "\n\rSet dead time: %lu (ns)\n\r", value_int);
		//printString(s_output);
	}

	//Start driving the H-bridge
	if (sHbridge.on && (TIM_CHANNEL_STATE_GET(&htim1, TIM_CHANNEL_1) == HAL_TIM_CHANNEL_STATE_READY))
 8000d6c:	4b13      	ldr	r3, [pc, #76]	@ (8000dbc <programHbridge+0x3c4>)
 8000d6e:	881b      	ldrh	r3, [r3, #0]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d010      	beq.n	8000d96 <programHbridge+0x39e>
 8000d74:	4b0e      	ldr	r3, [pc, #56]	@ (8000db0 <programHbridge+0x3b8>)
 8000d76:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8000d7a:	b2db      	uxtb	r3, r3
 8000d7c:	2b01      	cmp	r3, #1
 8000d7e:	d10a      	bne.n	8000d96 <programHbridge+0x39e>
	{
		HAL_TIM_MspPostInit(&htim1);	//Setup GPIO for timer alternate function
 8000d80:	480b      	ldr	r0, [pc, #44]	@ (8000db0 <programHbridge+0x3b8>)
 8000d82:	f003 fd59 	bl	8004838 <HAL_TIM_MspPostInit>
		//Start TIMER 1 PWM & interrupts
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);  //This will start channel PWM1
 8000d86:	2100      	movs	r1, #0
 8000d88:	4809      	ldr	r0, [pc, #36]	@ (8000db0 <programHbridge+0x3b8>)
 8000d8a:	f00d ff59 	bl	800ec40 <HAL_TIM_PWM_Start>
		HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1); //This will start channel PWM1N
 8000d8e:	2100      	movs	r1, #0
 8000d90:	4807      	ldr	r0, [pc, #28]	@ (8000db0 <programHbridge+0x3b8>)
 8000d92:	f00f f97d 	bl	8010090 <HAL_TIMEx_PWMN_Start>
	}

	//Stop driving the H-bridge
	if (!sHbridge.on)
 8000d96:	4b09      	ldr	r3, [pc, #36]	@ (8000dbc <programHbridge+0x3c4>)
 8000d98:	881b      	ldrh	r3, [r3, #0]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d101      	bne.n	8000da2 <programHbridge+0x3aa>
	{
		stopHbridge();
 8000d9e:	f7ff fdd3 	bl	8000948 <stopHbridge>
	}

	//HAL_GPIO_WritePin(TEST_OUTPUT_GPIO_Port, TEST_OUTPUT_Pin, GPIO_PIN_RESET);

}
 8000da2:	bf00      	nop
 8000da4:	3798      	adds	r7, #152	@ 0x98
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	40010000 	.word	0x40010000
 8000db0:	24000ecc 	.word	0x24000ecc
 8000db4:	24000000 	.word	0x24000000
 8000db8:	447a0000 	.word	0x447a0000
 8000dbc:	2400001c 	.word	0x2400001c

08000dc0 <convertADC12data>:
#define ADC1_VplaL1			4	//Plasma voltage L1
#define ADC2_VplaL2			5	//Plasma voltage L2

//Convert ADC1 & ADC2 data to voltages and current
float convertADC12data(uint32_t item, char **text)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b085      	sub	sp, #20
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
 8000dc8:	6039      	str	r1, [r7, #0]
	float result = 0;
 8000dca:	f04f 0300 	mov.w	r3, #0
 8000dce:	60fb      	str	r3, [r7, #12]
* 3.3           *   (ADCData/65536.0)       *    1000
*   ^                   ^       ^                  ^
*   |                   |       |                  |
 * full scale V      Raw Data   Max ADC Value    Convert to mV
 */
	switch (item % (2*ADC12_NO_CHANNELS)) {
 8000dd0:	6879      	ldr	r1, [r7, #4]
 8000dd2:	4ba3      	ldr	r3, [pc, #652]	@ (8001060 <convertADC12data+0x2a0>)
 8000dd4:	fba3 2301 	umull	r2, r3, r3, r1
 8000dd8:	089a      	lsrs	r2, r3, #2
 8000dda:	4613      	mov	r3, r2
 8000ddc:	005b      	lsls	r3, r3, #1
 8000dde:	4413      	add	r3, r2
 8000de0:	005b      	lsls	r3, r3, #1
 8000de2:	1aca      	subs	r2, r1, r3
 8000de4:	2a05      	cmp	r2, #5
 8000de6:	f200 8107 	bhi.w	8000ff8 <convertADC12data+0x238>
 8000dea:	a301      	add	r3, pc, #4	@ (adr r3, 8000df0 <convertADC12data+0x30>)
 8000dec:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000df0:	08000e09 	.word	0x08000e09
 8000df4:	08000e2d 	.word	0x08000e2d
 8000df8:	08000e99 	.word	0x08000e99
 8000dfc:	08000ed5 	.word	0x08000ed5
 8000e00:	08000f0f 	.word	0x08000f0f
 8000e04:	08000f79 	.word	0x08000f79
		case ADC1_TIM1_CH1:
			result = sADC.adc12_data[item];
 8000e08:	4a96      	ldr	r2, [pc, #600]	@ (8001064 <convertADC12data+0x2a4>)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e10:	ee07 3a90 	vmov	s15, r3
 8000e14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e18:	edc7 7a03 	vstr	s15, [r7, #12]
			if (text)
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f000 80df 	beq.w	8000fe2 <convertADC12data+0x222>
				*text ="ADC1_TIM1_CH1";
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	4a90      	ldr	r2, [pc, #576]	@ (8001068 <convertADC12data+0x2a8>)
 8000e28:	601a      	str	r2, [r3, #0]
			break;
 8000e2a:	e0da      	b.n	8000fe2 <convertADC12data+0x222>

		case ADC2_Is:
			V = 3.3*(((float) sADC.adc12_data[item])/65536.0)*1000;
 8000e2c:	4a8d      	ldr	r2, [pc, #564]	@ (8001064 <convertADC12data+0x2a4>)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e34:	ee07 3a90 	vmov	s15, r3
 8000e38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e3c:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000e40:	ed9f 5b73 	vldr	d5, [pc, #460]	@ 8001010 <convertADC12data+0x250>
 8000e44:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000e48:	ed9f 6b73 	vldr	d6, [pc, #460]	@ 8001018 <convertADC12data+0x258>
 8000e4c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000e50:	ed9f 6b73 	vldr	d6, [pc, #460]	@ 8001020 <convertADC12data+0x260>
 8000e54:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000e58:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e5c:	edc7 7a02 	vstr	s15, [r7, #8]
			result =  2000*(V - 1.585714)/3.594286; //V;
 8000e60:	edd7 7a02 	vldr	s15, [r7, #8]
 8000e64:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e68:	ed9f 6b6f 	vldr	d6, [pc, #444]	@ 8001028 <convertADC12data+0x268>
 8000e6c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8000e70:	ed9f 6b6f 	vldr	d6, [pc, #444]	@ 8001030 <convertADC12data+0x270>
 8000e74:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000e78:	ed9f 5b6f 	vldr	d5, [pc, #444]	@ 8001038 <convertADC12data+0x278>
 8000e7c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000e80:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e84:	edc7 7a03 	vstr	s15, [r7, #12]
			if (text)
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	f000 80ab 	beq.w	8000fe6 <convertADC12data+0x226>
				*text ="ADC2_Is(mA)";
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	4a76      	ldr	r2, [pc, #472]	@ (800106c <convertADC12data+0x2ac>)
 8000e94:	601a      	str	r2, [r3, #0]
			break;
 8000e96:	e0a6      	b.n	8000fe6 <convertADC12data+0x226>

		case ADC1_VbriS1:
			result =  1000*((12.0+2000.0)/12.0)*3.3*(((float) sADC.adc12_data[item])/65536.0); // 3.3*(((float) sADC.adc12_data[item])/65536.0)*1000;
 8000e98:	4a72      	ldr	r2, [pc, #456]	@ (8001064 <convertADC12data+0x2a4>)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ea0:	ee07 3a90 	vmov	s15, r3
 8000ea4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ea8:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000eac:	ed9f 5b58 	vldr	d5, [pc, #352]	@ 8001010 <convertADC12data+0x250>
 8000eb0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000eb4:	ed9f 6b62 	vldr	d6, [pc, #392]	@ 8001040 <convertADC12data+0x280>
 8000eb8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000ebc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000ec0:	edc7 7a03 	vstr	s15, [r7, #12]
			if (text)
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	f000 808f 	beq.w	8000fea <convertADC12data+0x22a>
				*text ="ADC1_VbriS1(mV)";
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	4a68      	ldr	r2, [pc, #416]	@ (8001070 <convertADC12data+0x2b0>)
 8000ed0:	601a      	str	r2, [r3, #0]
			break;
 8000ed2:	e08a      	b.n	8000fea <convertADC12data+0x22a>

		case ADC2_VbriS2:
			result =  1000*((12.0+2000.0)/12.0)*3.3*(((float) sADC.adc12_data[item])/65536.0); //3.3*(((float) sADC.adc12_data[item])/65536.0) * 1000;
 8000ed4:	4a63      	ldr	r2, [pc, #396]	@ (8001064 <convertADC12data+0x2a4>)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000edc:	ee07 3a90 	vmov	s15, r3
 8000ee0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ee4:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000ee8:	ed9f 5b49 	vldr	d5, [pc, #292]	@ 8001010 <convertADC12data+0x250>
 8000eec:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000ef0:	ed9f 6b53 	vldr	d6, [pc, #332]	@ 8001040 <convertADC12data+0x280>
 8000ef4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000ef8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000efc:	edc7 7a03 	vstr	s15, [r7, #12]
			if (text)
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d073      	beq.n	8000fee <convertADC12data+0x22e>
				*text ="ADC2_VbriS2(mV)";
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	4a5a      	ldr	r2, [pc, #360]	@ (8001074 <convertADC12data+0x2b4>)
 8000f0a:	601a      	str	r2, [r3, #0]
			break;
 8000f0c:	e06f      	b.n	8000fee <convertADC12data+0x22e>

		case ADC1_VplaL1:
			V = 3.3*(((float) sADC.adc12_data[item])/65536.0) * 1000;
 8000f0e:	4a55      	ldr	r2, [pc, #340]	@ (8001064 <convertADC12data+0x2a4>)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f16:	ee07 3a90 	vmov	s15, r3
 8000f1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f1e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000f22:	ed9f 5b3b 	vldr	d5, [pc, #236]	@ 8001010 <convertADC12data+0x250>
 8000f26:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000f2a:	ed9f 6b3b 	vldr	d6, [pc, #236]	@ 8001018 <convertADC12data+0x258>
 8000f2e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000f32:	ed9f 6b3b 	vldr	d6, [pc, #236]	@ 8001020 <convertADC12data+0x260>
 8000f36:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000f3a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000f3e:	edc7 7a02 	vstr	s15, [r7, #8]
			result =  1E6*(V-1.648348)/0.999; //V;//
 8000f42:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f46:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f4a:	ed9f 6b3f 	vldr	d6, [pc, #252]	@ 8001048 <convertADC12data+0x288>
 8000f4e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8000f52:	ed9f 6b3f 	vldr	d6, [pc, #252]	@ 8001050 <convertADC12data+0x290>
 8000f56:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000f5a:	ed9f 5b3f 	vldr	d5, [pc, #252]	@ 8001058 <convertADC12data+0x298>
 8000f5e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000f62:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000f66:	edc7 7a03 	vstr	s15, [r7, #12]
			if (text)
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d040      	beq.n	8000ff2 <convertADC12data+0x232>
				*text ="ADC1_VplaL1(mV)";
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	4a41      	ldr	r2, [pc, #260]	@ (8001078 <convertADC12data+0x2b8>)
 8000f74:	601a      	str	r2, [r3, #0]
			break;
 8000f76:	e03c      	b.n	8000ff2 <convertADC12data+0x232>

		case ADC2_VplaL2:
			//V is the directly measured voltage from the ADC in mV
			V = 3.3*(((float) sADC.adc12_data[item])/65536.0) * 1000;
 8000f78:	4a3a      	ldr	r2, [pc, #232]	@ (8001064 <convertADC12data+0x2a4>)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f80:	ee07 3a90 	vmov	s15, r3
 8000f84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f88:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000f8c:	ed9f 5b20 	vldr	d5, [pc, #128]	@ 8001010 <convertADC12data+0x250>
 8000f90:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000f94:	ed9f 6b20 	vldr	d6, [pc, #128]	@ 8001018 <convertADC12data+0x258>
 8000f98:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000f9c:	ed9f 6b20 	vldr	d6, [pc, #128]	@ 8001020 <convertADC12data+0x260>
 8000fa0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000fa4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000fa8:	edc7 7a02 	vstr	s15, [r7, #8]
			//result is the True voltage at L2 (corrected for voltage divider)
			result =  1E6*(V-1.648348)/0.999;
 8000fac:	edd7 7a02 	vldr	s15, [r7, #8]
 8000fb0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000fb4:	ed9f 6b24 	vldr	d6, [pc, #144]	@ 8001048 <convertADC12data+0x288>
 8000fb8:	ee37 7b46 	vsub.f64	d7, d7, d6
 8000fbc:	ed9f 6b24 	vldr	d6, [pc, #144]	@ 8001050 <convertADC12data+0x290>
 8000fc0:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000fc4:	ed9f 5b24 	vldr	d5, [pc, #144]	@ 8001058 <convertADC12data+0x298>
 8000fc8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000fcc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000fd0:	edc7 7a03 	vstr	s15, [r7, #12]
			if (text)
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d00d      	beq.n	8000ff6 <convertADC12data+0x236>
				*text ="ADC2_VplaL2(mV)";
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	4a27      	ldr	r2, [pc, #156]	@ (800107c <convertADC12data+0x2bc>)
 8000fde:	601a      	str	r2, [r3, #0]
			break;
 8000fe0:	e009      	b.n	8000ff6 <convertADC12data+0x236>
			break;
 8000fe2:	bf00      	nop
 8000fe4:	e008      	b.n	8000ff8 <convertADC12data+0x238>
			break;
 8000fe6:	bf00      	nop
 8000fe8:	e006      	b.n	8000ff8 <convertADC12data+0x238>
			break;
 8000fea:	bf00      	nop
 8000fec:	e004      	b.n	8000ff8 <convertADC12data+0x238>
			break;
 8000fee:	bf00      	nop
 8000ff0:	e002      	b.n	8000ff8 <convertADC12data+0x238>
			break;
 8000ff2:	bf00      	nop
 8000ff4:	e000      	b.n	8000ff8 <convertADC12data+0x238>
			break;
 8000ff6:	bf00      	nop
	}

	return(result);
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	ee07 3a90 	vmov	s15, r3
}
 8000ffe:	eeb0 0a67 	vmov.f32	s0, s15
 8001002:	3714      	adds	r7, #20
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr
 800100c:	f3af 8000 	nop.w
 8001010:	00000000 	.word	0x00000000
 8001014:	40f00000 	.word	0x40f00000
 8001018:	66666666 	.word	0x66666666
 800101c:	400a6666 	.word	0x400a6666
 8001020:	00000000 	.word	0x00000000
 8001024:	408f4000 	.word	0x408f4000
 8001028:	a4acf313 	.word	0xa4acf313
 800102c:	3ff95f15 	.word	0x3ff95f15
 8001030:	00000000 	.word	0x00000000
 8001034:	409f4000 	.word	0x409f4000
 8001038:	04b3c3e7 	.word	0x04b3c3e7
 800103c:	400cc119 	.word	0x400cc119
 8001040:	ffffffff 	.word	0xffffffff
 8001044:	4120e2a7 	.word	0x4120e2a7
 8001048:	2706d506 	.word	0x2706d506
 800104c:	3ffa5fa2 	.word	0x3ffa5fa2
 8001050:	00000000 	.word	0x00000000
 8001054:	412e8480 	.word	0x412e8480
 8001058:	d916872b 	.word	0xd916872b
 800105c:	3feff7ce 	.word	0x3feff7ce
 8001060:	aaaaaaab 	.word	0xaaaaaaab
 8001064:	24000330 	.word	0x24000330
 8001068:	08014a50 	.word	0x08014a50
 800106c:	08014a60 	.word	0x08014a60
 8001070:	08014a6c 	.word	0x08014a6c
 8001074:	08014a7c 	.word	0x08014a7c
 8001078:	08014a8c 	.word	0x08014a8c
 800107c:	08014a9c 	.word	0x08014a9c

08001080 <printADC12data>:

//Print measured ADC1 and ADC2 data on UART3
void printADC12data(void)
{
 8001080:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001082:	b0f7      	sub	sp, #476	@ 0x1dc
 8001084:	af10      	add	r7, sp, #64	@ 0x40
	char *p_text[2*ADC12_NO_CHANNELS];
	float result[2*ADC12_NO_CHANNELS];

	if (debug == 1)
 8001086:	4ba0      	ldr	r3, [pc, #640]	@ (8001308 <printADC12data+0x288>)
 8001088:	881b      	ldrh	r3, [r3, #0]
 800108a:	2b01      	cmp	r3, #1
 800108c:	f040 8136 	bne.w	80012fc <printADC12data+0x27c>
	{
		printCR();
 8001090:	f7ff fb7a 	bl	8000788 <printCR>
		printNumber("No data: ", sADC.nADC12Read, 1);
 8001094:	4b9d      	ldr	r3, [pc, #628]	@ (800130c <printADC12data+0x28c>)
 8001096:	f8d3 3708 	ldr.w	r3, [r3, #1800]	@ 0x708
 800109a:	b29b      	uxth	r3, r3
 800109c:	2201      	movs	r2, #1
 800109e:	4619      	mov	r1, r3
 80010a0:	489b      	ldr	r0, [pc, #620]	@ (8001310 <printADC12data+0x290>)
 80010a2:	f7ff fbc3 	bl	800082c <printNumber>
		for (int i=0; i<2*ADC12_NO_CHANNELS*sADC.nADC12Read; i++)
 80010a6:	2300      	movs	r3, #0
 80010a8:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
 80010ac:	e119      	b.n	80012e2 <printADC12data+0x262>
		{
			int ii = i % (2*ADC12_NO_CHANNELS);
 80010ae:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80010b2:	4b98      	ldr	r3, [pc, #608]	@ (8001314 <printADC12data+0x294>)
 80010b4:	fb83 3102 	smull	r3, r1, r3, r2
 80010b8:	17d3      	asrs	r3, r2, #31
 80010ba:	1ac9      	subs	r1, r1, r3
 80010bc:	460b      	mov	r3, r1
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	440b      	add	r3, r1
 80010c2:	005b      	lsls	r3, r3, #1
 80010c4:	1ad3      	subs	r3, r2, r3
 80010c6:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
			result[ii] = convertADC12data(i, &p_text[ii]);
 80010ca:	f8d7 0194 	ldr.w	r0, [r7, #404]	@ 0x194
 80010ce:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 80010d2:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	4413      	add	r3, r2
 80010da:	4619      	mov	r1, r3
 80010dc:	f7ff fe70 	bl	8000dc0 <convertADC12data>
 80010e0:	eef0 7a40 	vmov.f32	s15, s0
 80010e4:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80010ee:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80010f2:	4413      	add	r3, r2
 80010f4:	3b38      	subs	r3, #56	@ 0x38
 80010f6:	edc3 7a00 	vstr	s15, [r3]
			char text[300];
			if (ii == 5)
 80010fa:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80010fe:	2b05      	cmp	r3, #5
 8001100:	f040 80ea 	bne.w	80012d8 <printADC12data+0x258>
			{
				sprintf(text, "%2u ADC12: %s (%5u) %s %4i (%5u) %s %6i (%5u) %s %6i (%5u) %s %7i (%5u) %s %7i (%5u)\n\r", i / 6,
 8001104:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001108:	4a82      	ldr	r2, [pc, #520]	@ (8001314 <printADC12data+0x294>)
 800110a:	fb82 1203 	smull	r1, r2, r2, r3
 800110e:	17db      	asrs	r3, r3, #31
 8001110:	eba2 0c03 	sub.w	ip, r2, r3
						p_text[ii-5],                     sADC.adc12_data[i-5],
 8001114:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001118:	3b05      	subs	r3, #5
				sprintf(text, "%2u ADC12: %s (%5u) %s %4i (%5u) %s %6i (%5u) %s %6i (%5u) %s %7i (%5u) %s %7i (%5u)\n\r", i / 6,
 800111a:	009b      	lsls	r3, r3, #2
 800111c:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001120:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8001124:	4413      	add	r3, r2
 8001126:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800112a:	62fb      	str	r3, [r7, #44]	@ 0x2c
						p_text[ii-5],                     sADC.adc12_data[i-5],
 800112c:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001130:	3b05      	subs	r3, #5
 8001132:	4a76      	ldr	r2, [pc, #472]	@ (800130c <printADC12data+0x28c>)
 8001134:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
				sprintf(text, "%2u ADC12: %s (%5u) %s %4i (%5u) %s %6i (%5u) %s %6i (%5u) %s %7i (%5u) %s %7i (%5u)\n\r", i / 6,
 8001138:	62bb      	str	r3, [r7, #40]	@ 0x28
						p_text[ii-4], (int) result[ii-4], sADC.adc12_data[i-4],
 800113a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800113e:	3b04      	subs	r3, #4
				sprintf(text, "%2u ADC12: %s (%5u) %s %4i (%5u) %s %6i (%5u) %s %6i (%5u) %s %7i (%5u) %s %7i (%5u)\n\r", i / 6,
 8001140:	009b      	lsls	r3, r3, #2
 8001142:	f503 72b4 	add.w	r2, r3, #360	@ 0x168
 8001146:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800114a:	18d3      	adds	r3, r2, r3
 800114c:	f853 5c20 	ldr.w	r5, [r3, #-32]
						p_text[ii-4], (int) result[ii-4], sADC.adc12_data[i-4],
 8001150:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001154:	3b04      	subs	r3, #4
 8001156:	009b      	lsls	r3, r3, #2
 8001158:	f503 72b4 	add.w	r2, r3, #360	@ 0x168
 800115c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001160:	18d3      	adds	r3, r2, r3
 8001162:	3b38      	subs	r3, #56	@ 0x38
 8001164:	edd3 7a00 	vldr	s15, [r3]
				sprintf(text, "%2u ADC12: %s (%5u) %s %4i (%5u) %s %6i (%5u) %s %6i (%5u) %s %7i (%5u) %s %7i (%5u)\n\r", i / 6,
 8001168:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800116c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
						p_text[ii-4], (int) result[ii-4], sADC.adc12_data[i-4],
 8001170:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001174:	3b04      	subs	r3, #4
 8001176:	4a65      	ldr	r2, [pc, #404]	@ (800130c <printADC12data+0x28c>)
 8001178:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
				sprintf(text, "%2u ADC12: %s (%5u) %s %4i (%5u) %s %6i (%5u) %s %6i (%5u) %s %7i (%5u) %s %7i (%5u)\n\r", i / 6,
 800117c:	623b      	str	r3, [r7, #32]
						p_text[ii-3], (int) result[ii-3], sADC.adc12_data[i-3],
 800117e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001182:	3b03      	subs	r3, #3
				sprintf(text, "%2u ADC12: %s (%5u) %s %4i (%5u) %s %6i (%5u) %s %6i (%5u) %s %7i (%5u) %s %7i (%5u)\n\r", i / 6,
 8001184:	009b      	lsls	r3, r3, #2
 8001186:	f503 72b4 	add.w	r2, r3, #360	@ 0x168
 800118a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800118e:	18d3      	adds	r3, r2, r3
 8001190:	f853 6c20 	ldr.w	r6, [r3, #-32]
						p_text[ii-3], (int) result[ii-3], sADC.adc12_data[i-3],
 8001194:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001198:	3b03      	subs	r3, #3
 800119a:	009b      	lsls	r3, r3, #2
 800119c:	f503 72b4 	add.w	r2, r3, #360	@ 0x168
 80011a0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80011a4:	18d3      	adds	r3, r2, r3
 80011a6:	3b38      	subs	r3, #56	@ 0x38
 80011a8:	edd3 7a00 	vldr	s15, [r3]
				sprintf(text, "%2u ADC12: %s (%5u) %s %4i (%5u) %s %6i (%5u) %s %6i (%5u) %s %7i (%5u) %s %7i (%5u)\n\r", i / 6,
 80011ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011b0:	edc7 7a07 	vstr	s15, [r7, #28]
						p_text[ii-3], (int) result[ii-3], sADC.adc12_data[i-3],
 80011b4:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80011b8:	3b03      	subs	r3, #3
 80011ba:	4a54      	ldr	r2, [pc, #336]	@ (800130c <printADC12data+0x28c>)
 80011bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
				sprintf(text, "%2u ADC12: %s (%5u) %s %4i (%5u) %s %6i (%5u) %s %6i (%5u) %s %7i (%5u) %s %7i (%5u)\n\r", i / 6,
 80011c0:	61bb      	str	r3, [r7, #24]
						p_text[ii-2], (int) result[ii-2], sADC.adc12_data[i-2],
 80011c2:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80011c6:	3b02      	subs	r3, #2
				sprintf(text, "%2u ADC12: %s (%5u) %s %4i (%5u) %s %6i (%5u) %s %6i (%5u) %s %7i (%5u) %s %7i (%5u)\n\r", i / 6,
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	f503 72b4 	add.w	r2, r3, #360	@ 0x168
 80011ce:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80011d2:	18d3      	adds	r3, r2, r3
 80011d4:	f853 2c20 	ldr.w	r2, [r3, #-32]
 80011d8:	617a      	str	r2, [r7, #20]
						p_text[ii-2], (int) result[ii-2], sADC.adc12_data[i-2],
 80011da:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80011de:	3b02      	subs	r3, #2
 80011e0:	009b      	lsls	r3, r3, #2
 80011e2:	f503 71b4 	add.w	r1, r3, #360	@ 0x168
 80011e6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80011ea:	18cb      	adds	r3, r1, r3
 80011ec:	3b38      	subs	r3, #56	@ 0x38
 80011ee:	edd3 7a00 	vldr	s15, [r3]
				sprintf(text, "%2u ADC12: %s (%5u) %s %4i (%5u) %s %6i (%5u) %s %6i (%5u) %s %7i (%5u) %s %7i (%5u)\n\r", i / 6,
 80011f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011f6:	edc7 7a04 	vstr	s15, [r7, #16]
						p_text[ii-2], (int) result[ii-2], sADC.adc12_data[i-2],
 80011fa:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80011fe:	3b02      	subs	r3, #2
 8001200:	4a42      	ldr	r2, [pc, #264]	@ (800130c <printADC12data+0x28c>)
 8001202:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
				sprintf(text, "%2u ADC12: %s (%5u) %s %4i (%5u) %s %6i (%5u) %s %6i (%5u) %s %7i (%5u) %s %7i (%5u)\n\r", i / 6,
 8001206:	60fb      	str	r3, [r7, #12]
						p_text[ii-1], (int) result[ii-1], sADC.adc12_data[i-1],
 8001208:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800120c:	3b01      	subs	r3, #1
				sprintf(text, "%2u ADC12: %s (%5u) %s %4i (%5u) %s %6i (%5u) %s %6i (%5u) %s %7i (%5u) %s %7i (%5u)\n\r", i / 6,
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	f503 71b4 	add.w	r1, r3, #360	@ 0x168
 8001214:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001218:	18cb      	adds	r3, r1, r3
 800121a:	f853 1c20 	ldr.w	r1, [r3, #-32]
 800121e:	60b9      	str	r1, [r7, #8]
						p_text[ii-1], (int) result[ii-1], sADC.adc12_data[i-1],
 8001220:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001224:	3b01      	subs	r3, #1
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	f503 70b4 	add.w	r0, r3, #360	@ 0x168
 800122c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001230:	18c3      	adds	r3, r0, r3
 8001232:	3b38      	subs	r3, #56	@ 0x38
 8001234:	edd3 7a00 	vldr	s15, [r3]
				sprintf(text, "%2u ADC12: %s (%5u) %s %4i (%5u) %s %6i (%5u) %s %6i (%5u) %s %7i (%5u) %s %7i (%5u)\n\r", i / 6,
 8001238:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800123c:	edc7 7a01 	vstr	s15, [r7, #4]
						p_text[ii-1], (int) result[ii-1], sADC.adc12_data[i-1],
 8001240:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001244:	1e5a      	subs	r2, r3, #1
 8001246:	4b31      	ldr	r3, [pc, #196]	@ (800130c <printADC12data+0x28c>)
 8001248:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
				sprintf(text, "%2u ADC12: %s (%5u) %s %4i (%5u) %s %6i (%5u) %s %6i (%5u) %s %7i (%5u) %s %7i (%5u)\n\r", i / 6,
 800124c:	603b      	str	r3, [r7, #0]
 800124e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001252:	009b      	lsls	r3, r3, #2
 8001254:	f503 70b4 	add.w	r0, r3, #360	@ 0x168
 8001258:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800125c:	18c3      	adds	r3, r0, r3
 800125e:	f853 1c20 	ldr.w	r1, [r3, #-32]
						p_text[ii],   (int) result[ii],   sADC.adc12_data[i]);
 8001262:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	f503 70b4 	add.w	r0, r3, #360	@ 0x168
 800126c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001270:	18c3      	adds	r3, r0, r3
 8001272:	3b38      	subs	r3, #56	@ 0x38
 8001274:	edd3 7a00 	vldr	s15, [r3]
				sprintf(text, "%2u ADC12: %s (%5u) %s %4i (%5u) %s %6i (%5u) %s %6i (%5u) %s %7i (%5u) %s %7i (%5u)\n\r", i / 6,
 8001278:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800127c:	ee17 4a90 	vmov	r4, s15
						p_text[ii],   (int) result[ii],   sADC.adc12_data[i]);
 8001280:	4a22      	ldr	r2, [pc, #136]	@ (800130c <printADC12data+0x28c>)
 8001282:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001286:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
				sprintf(text, "%2u ADC12: %s (%5u) %s %4i (%5u) %s %6i (%5u) %s %6i (%5u) %s %7i (%5u) %s %7i (%5u)\n\r", i / 6,
 800128a:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 800128e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8001290:	940e      	str	r4, [sp, #56]	@ 0x38
 8001292:	910d      	str	r1, [sp, #52]	@ 0x34
 8001294:	683c      	ldr	r4, [r7, #0]
 8001296:	940c      	str	r4, [sp, #48]	@ 0x30
 8001298:	687c      	ldr	r4, [r7, #4]
 800129a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800129c:	68b9      	ldr	r1, [r7, #8]
 800129e:	910a      	str	r1, [sp, #40]	@ 0x28
 80012a0:	68f9      	ldr	r1, [r7, #12]
 80012a2:	9109      	str	r1, [sp, #36]	@ 0x24
 80012a4:	6939      	ldr	r1, [r7, #16]
 80012a6:	9108      	str	r1, [sp, #32]
 80012a8:	697a      	ldr	r2, [r7, #20]
 80012aa:	9207      	str	r2, [sp, #28]
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	9206      	str	r2, [sp, #24]
 80012b0:	69fa      	ldr	r2, [r7, #28]
 80012b2:	9205      	str	r2, [sp, #20]
 80012b4:	9604      	str	r6, [sp, #16]
 80012b6:	6a3a      	ldr	r2, [r7, #32]
 80012b8:	9203      	str	r2, [sp, #12]
 80012ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012bc:	9202      	str	r2, [sp, #8]
 80012be:	9501      	str	r5, [sp, #4]
 80012c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80012c2:	9200      	str	r2, [sp, #0]
 80012c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012c6:	4662      	mov	r2, ip
 80012c8:	4913      	ldr	r1, [pc, #76]	@ (8001318 <printADC12data+0x298>)
 80012ca:	f011 fa7f 	bl	80127cc <siprintf>
				printString(text);
 80012ce:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7ff fa68 	bl	80007a8 <printString>
		for (int i=0; i<2*ADC12_NO_CHANNELS*sADC.nADC12Read; i++)
 80012d8:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80012dc:	3301      	adds	r3, #1
 80012de:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
 80012e2:	4b0a      	ldr	r3, [pc, #40]	@ (800130c <printADC12data+0x28c>)
 80012e4:	f8d3 2708 	ldr.w	r2, [r3, #1800]	@ 0x708
 80012e8:	4613      	mov	r3, r2
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	4413      	add	r3, r2
 80012ee:	005b      	lsls	r3, r3, #1
 80012f0:	461a      	mov	r2, r3
 80012f2:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80012f6:	429a      	cmp	r2, r3
 80012f8:	f63f aed9 	bhi.w	80010ae <printADC12data+0x2e>
			}
		}
	}
}
 80012fc:	bf00      	nop
 80012fe:	f507 77ce 	add.w	r7, r7, #412	@ 0x19c
 8001302:	46bd      	mov	sp, r7
 8001304:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001306:	bf00      	nop
 8001308:	24000000 	.word	0x24000000
 800130c:	24000330 	.word	0x24000330
 8001310:	08014aac 	.word	0x08014aac
 8001314:	2aaaaaab 	.word	0x2aaaaaab
 8001318:	08014ab8 	.word	0x08014ab8

0800131c <freqCorrection>:

//Calculate frequency correction
//Returns 1 if a valid frequency correction is calculated, otherwise 0
uint8_t freqCorrection(int16_t *freqCorr)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b08e      	sub	sp, #56	@ 0x38
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
	int start_index=0;
 8001324:	2300      	movs	r3, #0
 8001326:	637b      	str	r3, [r7, #52]	@ 0x34
	int stop_index=0;
 8001328:	2300      	movs	r3, #0
 800132a:	633b      	str	r3, [r7, #48]	@ 0x30
	int number_of_lows=0;
 800132c:	2300      	movs	r3, #0
 800132e:	617b      	str	r3, [r7, #20]
	int lowDetected = 0;
 8001330:	2300      	movs	r3, #0
 8001332:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int highDetected = 0;
 8001334:	2300      	movs	r3, #0
 8001336:	62bb      	str	r3, [r7, #40]	@ 0x28
	float min = 100000;
 8001338:	4b54      	ldr	r3, [pc, #336]	@ (800148c <freqCorrection+0x170>)
 800133a:	627b      	str	r3, [r7, #36]	@ 0x24
	float max = -100000;
 800133c:	4b54      	ldr	r3, [pc, #336]	@ (8001490 <freqCorrection+0x174>)
 800133e:	623b      	str	r3, [r7, #32]
	float norm = 0;
 8001340:	f04f 0300 	mov.w	r3, #0
 8001344:	61fb      	str	r3, [r7, #28]

	//Find when MOSFET branch is on (start and stop time)
	//Find minimum and maximum value of bridge current
 	for (int i=0; i<2*ADC12_NO_CHANNELS*sADC.nADC12Read; i=i+6)
 8001346:	2300      	movs	r3, #0
 8001348:	61bb      	str	r3, [r7, #24]
 800134a:	e041      	b.n	80013d0 <freqCorrection+0xb4>
	{
		// Find minimum of bridge current
		float data = convertADC12data(i+ADC2_Is, NULL);
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	3301      	adds	r3, #1
 8001350:	2100      	movs	r1, #0
 8001352:	4618      	mov	r0, r3
 8001354:	f7ff fd34 	bl	8000dc0 <convertADC12data>
 8001358:	ed87 0a02 	vstr	s0, [r7, #8]
		if (data < min)
 800135c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001360:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001364:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800136c:	d501      	bpl.n	8001372 <freqCorrection+0x56>
		{
			min = data;
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	627b      	str	r3, [r7, #36]	@ 0x24
			//HAL_UART_Transmit(huart3, min);
			//printCR();
		}
		// Find maximum
		if (data > max)
 8001372:	ed97 7a02 	vldr	s14, [r7, #8]
 8001376:	edd7 7a08 	vldr	s15, [r7, #32]
 800137a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800137e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001382:	dd01      	ble.n	8001388 <freqCorrection+0x6c>
		{
			max = data;
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	623b      	str	r3, [r7, #32]
		}
		// Check for low
		if (!lowDetected && sADC.adc12_data[i+ADC1_TIM1_CH1] < 500)
 8001388:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800138a:	2b00      	cmp	r3, #0
 800138c:	d10a      	bne.n	80013a4 <freqCorrection+0x88>
 800138e:	4a41      	ldr	r2, [pc, #260]	@ (8001494 <freqCorrection+0x178>)
 8001390:	69bb      	ldr	r3, [r7, #24]
 8001392:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001396:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800139a:	d203      	bcs.n	80013a4 <freqCorrection+0x88>
		{
			//First low detected
			start_index = i; 		// Store index of first low detected
 800139c:	69bb      	ldr	r3, [r7, #24]
 800139e:	637b      	str	r3, [r7, #52]	@ 0x34
			lowDetected = 1;
 80013a0:	2301      	movs	r3, #1
 80013a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}
		//Check for high
		if (!highDetected && lowDetected && sADC.adc12_data[i+ADC1_TIM1_CH1] > 65000)
 80013a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d10f      	bne.n	80013ca <freqCorrection+0xae>
 80013aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d00c      	beq.n	80013ca <freqCorrection+0xae>
 80013b0:	4a38      	ldr	r2, [pc, #224]	@ (8001494 <freqCorrection+0x178>)
 80013b2:	69bb      	ldr	r3, [r7, #24]
 80013b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013b8:	f64f 52e8 	movw	r2, #65000	@ 0xfde8
 80013bc:	4293      	cmp	r3, r2
 80013be:	d904      	bls.n	80013ca <freqCorrection+0xae>
		{
			//High after first low detected
			stop_index = i-6;		// Store index of last low
 80013c0:	69bb      	ldr	r3, [r7, #24]
 80013c2:	3b06      	subs	r3, #6
 80013c4:	633b      	str	r3, [r7, #48]	@ 0x30
			highDetected = 1;
 80013c6:	2301      	movs	r3, #1
 80013c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 	for (int i=0; i<2*ADC12_NO_CHANNELS*sADC.nADC12Read; i=i+6)
 80013ca:	69bb      	ldr	r3, [r7, #24]
 80013cc:	3306      	adds	r3, #6
 80013ce:	61bb      	str	r3, [r7, #24]
 80013d0:	4b30      	ldr	r3, [pc, #192]	@ (8001494 <freqCorrection+0x178>)
 80013d2:	f8d3 2708 	ldr.w	r2, [r3, #1800]	@ 0x708
 80013d6:	4613      	mov	r3, r2
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	4413      	add	r3, r2
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	461a      	mov	r2, r3
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	429a      	cmp	r2, r3
 80013e4:	d8b2      	bhi.n	800134c <freqCorrection+0x30>
		}
	}

	// Check maximum and minimum difference
	norm = max - min;
 80013e6:	ed97 7a08 	vldr	s14, [r7, #32]
 80013ea:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80013ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013f2:	edc7 7a07 	vstr	s15, [r7, #28]
	if (norm < 10)
 80013f6:	edd7 7a07 	vldr	s15, [r7, #28]
 80013fa:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80013fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001406:	d501      	bpl.n	800140c <freqCorrection+0xf0>
		norm = max;
 8001408:	6a3b      	ldr	r3, [r7, #32]
 800140a:	61fb      	str	r3, [r7, #28]

	number_of_lows = (stop_index - start_index)/6 + 1;
 800140c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800140e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	4a21      	ldr	r2, [pc, #132]	@ (8001498 <freqCorrection+0x17c>)
 8001414:	fb82 1203 	smull	r1, r2, r2, r3
 8001418:	17db      	asrs	r3, r3, #31
 800141a:	1ad3      	subs	r3, r2, r3
 800141c:	3301      	adds	r3, #1
 800141e:	617b      	str	r3, [r7, #20]
	if (lowDetected && highDetected && (number_of_lows >= 5))
 8001420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001422:	2b00      	cmp	r3, #0
 8001424:	d02c      	beq.n	8001480 <freqCorrection+0x164>
 8001426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001428:	2b00      	cmp	r3, #0
 800142a:	d029      	beq.n	8001480 <freqCorrection+0x164>
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	2b04      	cmp	r3, #4
 8001430:	dd26      	ble.n	8001480 <freqCorrection+0x164>
	{
		float upper = convertADC12data(start_index+ADC2_Is+6, NULL);
 8001432:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001434:	3307      	adds	r3, #7
 8001436:	2100      	movs	r1, #0
 8001438:	4618      	mov	r0, r3
 800143a:	f7ff fcc1 	bl	8000dc0 <convertADC12data>
 800143e:	ed87 0a04 	vstr	s0, [r7, #16]
		float lower = convertADC12data(stop_index+ADC2_Is-6, NULL);
 8001442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001444:	3b05      	subs	r3, #5
 8001446:	2100      	movs	r1, #0
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff fcb9 	bl	8000dc0 <convertADC12data>
 800144e:	ed87 0a03 	vstr	s0, [r7, #12]
		*freqCorr = (int16_t) 1000*(upper - lower)/norm;
 8001452:	ed97 7a04 	vldr	s14, [r7, #16]
 8001456:	edd7 7a03 	vldr	s15, [r7, #12]
 800145a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800145e:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800149c <freqCorrection+0x180>
 8001462:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001466:	ed97 7a07 	vldr	s14, [r7, #28]
 800146a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800146e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001472:	ee17 3a90 	vmov	r3, s15
 8001476:	b21a      	sxth	r2, r3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	801a      	strh	r2, [r3, #0]
		return(1);
 800147c:	2301      	movs	r3, #1
 800147e:	e000      	b.n	8001482 <freqCorrection+0x166>
	}
	else
		return(0);
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	3738      	adds	r7, #56	@ 0x38
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	47c35000 	.word	0x47c35000
 8001490:	c7c35000 	.word	0xc7c35000
 8001494:	24000330 	.word	0x24000330
 8001498:	2aaaaaab 	.word	0x2aaaaaab
 800149c:	447a0000 	.word	0x447a0000

080014a0 <voltageCorrection>:


//Calculate voltage correction base on a desired RMS voltage
//Returns 1 if a valid frequency correction is calculated, otherwise 0
uint8_t voltageCorrection(int16_t Vdesired, int16_t *vCorr)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b088      	sub	sp, #32
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	4603      	mov	r3, r0
 80014a8:	6039      	str	r1, [r7, #0]
 80014aa:	80fb      	strh	r3, [r7, #6]
	float max = -100000;
 80014ac:	4b32      	ldr	r3, [pc, #200]	@ (8001578 <voltageCorrection+0xd8>)
 80014ae:	61fb      	str	r3, [r7, #28]

	//Find maximum value of bridge voltage
	for (int i=0; i<2*ADC12_NO_CHANNELS*sADC.nADC12Read; i=i+6)
 80014b0:	2300      	movs	r3, #0
 80014b2:	61bb      	str	r3, [r7, #24]
 80014b4:	e031      	b.n	800151a <voltageCorrection+0x7a>
	{
		// Find minimum of bridge current
		float VL1 = convertADC12data(i+ADC1_VplaL1, NULL);
 80014b6:	69bb      	ldr	r3, [r7, #24]
 80014b8:	3304      	adds	r3, #4
 80014ba:	2100      	movs	r1, #0
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff fc7f 	bl	8000dc0 <convertADC12data>
 80014c2:	ed87 0a05 	vstr	s0, [r7, #20]
		float VL2 = convertADC12data(i+ADC2_VplaL2, NULL);
 80014c6:	69bb      	ldr	r3, [r7, #24]
 80014c8:	3305      	adds	r3, #5
 80014ca:	2100      	movs	r1, #0
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff fc77 	bl	8000dc0 <convertADC12data>
 80014d2:	ed87 0a04 	vstr	s0, [r7, #16]
		float VL = VL1 - VL2;
 80014d6:	ed97 7a05 	vldr	s14, [r7, #20]
 80014da:	edd7 7a04 	vldr	s15, [r7, #16]
 80014de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014e2:	edc7 7a03 	vstr	s15, [r7, #12]
		VL = sqrt(2) * VL;
 80014e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80014ea:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80014ee:	ed9f 6b20 	vldr	d6, [pc, #128]	@ 8001570 <voltageCorrection+0xd0>
 80014f2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80014f6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80014fa:	edc7 7a03 	vstr	s15, [r7, #12]
		if (VL > max)
 80014fe:	ed97 7a03 	vldr	s14, [r7, #12]
 8001502:	edd7 7a07 	vldr	s15, [r7, #28]
 8001506:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800150a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800150e:	dd01      	ble.n	8001514 <voltageCorrection+0x74>
		{
			max = VL;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	61fb      	str	r3, [r7, #28]
	for (int i=0; i<2*ADC12_NO_CHANNELS*sADC.nADC12Read; i=i+6)
 8001514:	69bb      	ldr	r3, [r7, #24]
 8001516:	3306      	adds	r3, #6
 8001518:	61bb      	str	r3, [r7, #24]
 800151a:	4b18      	ldr	r3, [pc, #96]	@ (800157c <voltageCorrection+0xdc>)
 800151c:	f8d3 2708 	ldr.w	r2, [r3, #1800]	@ 0x708
 8001520:	4613      	mov	r3, r2
 8001522:	005b      	lsls	r3, r3, #1
 8001524:	4413      	add	r3, r2
 8001526:	005b      	lsls	r3, r3, #1
 8001528:	461a      	mov	r2, r3
 800152a:	69bb      	ldr	r3, [r7, #24]
 800152c:	429a      	cmp	r2, r3
 800152e:	d8c2      	bhi.n	80014b6 <voltageCorrection+0x16>
		}
	}
	*vCorr = (int16_t) (Vdesired-max)/100;
 8001530:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001534:	ee07 3a90 	vmov	s15, r3
 8001538:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800153c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001540:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001544:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001548:	ee17 3a90 	vmov	r3, s15
 800154c:	b21b      	sxth	r3, r3
 800154e:	4a0c      	ldr	r2, [pc, #48]	@ (8001580 <voltageCorrection+0xe0>)
 8001550:	fb82 1203 	smull	r1, r2, r2, r3
 8001554:	1152      	asrs	r2, r2, #5
 8001556:	17db      	asrs	r3, r3, #31
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	b21a      	sxth	r2, r3
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	801a      	strh	r2, [r3, #0]
	return 1;
 8001560:	2301      	movs	r3, #1
}
 8001562:	4618      	mov	r0, r3
 8001564:	3720      	adds	r7, #32
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	f3af 8000 	nop.w
 8001570:	667f3bcd 	.word	0x667f3bcd
 8001574:	3ff6a09e 	.word	0x3ff6a09e
 8001578:	c7c35000 	.word	0xc7c35000
 800157c:	24000330 	.word	0x24000330
 8001580:	51eb851f 	.word	0x51eb851f
 8001584:	00000000 	.word	0x00000000

08001588 <measureBridgePlasmaADC12>:


// Measure bridge current, plasma voltage, and bridge current using ADC1 and ADC2 for one period
// After the measurement is done the function doneMeasuringBridgePlasmaADC12 is called
void measureBridgePlasmaADC12(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(TEST_OUTPUT_GPIO_Port, TEST_OUTPUT_Pin, GPIO_PIN_SET);

	//Calculate number of reads needed for one period
	sADC.nADC12Read = ((uint32_t) ((1/(float) sHbridge.frequency)/ADC12_GROUP_READTIME));//* 2; //Multiplied by two to grab two periods
 800158e:	4b24      	ldr	r3, [pc, #144]	@ (8001620 <measureBridgePlasmaADC12+0x98>)
 8001590:	885b      	ldrh	r3, [r3, #2]
 8001592:	ee07 3a90 	vmov	s15, r3
 8001596:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800159a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800159e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015a2:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80015a6:	ed9f 5b1c 	vldr	d5, [pc, #112]	@ 8001618 <measureBridgePlasmaADC12+0x90>
 80015aa:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80015ae:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80015b2:	ee17 2a90 	vmov	r2, s15
 80015b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001624 <measureBridgePlasmaADC12+0x9c>)
 80015b8:	f8c3 2708 	str.w	r2, [r3, #1800]	@ 0x708
	sADC.nADC12Read +=2; //Add to see the start of next period
 80015bc:	4b19      	ldr	r3, [pc, #100]	@ (8001624 <measureBridgePlasmaADC12+0x9c>)
 80015be:	f8d3 3708 	ldr.w	r3, [r3, #1800]	@ 0x708
 80015c2:	3302      	adds	r3, #2
 80015c4:	4a17      	ldr	r2, [pc, #92]	@ (8001624 <measureBridgePlasmaADC12+0x9c>)
 80015c6:	f8c2 3708 	str.w	r3, [r2, #1800]	@ 0x708

	//Start ADC1 and ADC2 measurements
	if (sADC.nADC12Read <= ADC12_MAX_GROUP)
 80015ca:	4b16      	ldr	r3, [pc, #88]	@ (8001624 <measureBridgePlasmaADC12+0x9c>)
 80015cc:	f8d3 3708 	ldr.w	r3, [r3, #1800]	@ 0x708
 80015d0:	2b64      	cmp	r3, #100	@ 0x64
 80015d2:	d81a      	bhi.n	800160a <measureBridgePlasmaADC12+0x82>
	{
		//Calculate the number DMA transfers needed
		uint32_t noDMARequests = ADC12_NO_CHANNELS*sADC.nADC12Read;
 80015d4:	4b13      	ldr	r3, [pc, #76]	@ (8001624 <measureBridgePlasmaADC12+0x9c>)
 80015d6:	f8d3 2708 	ldr.w	r2, [r3, #1800]	@ 0x708
 80015da:	4613      	mov	r3, r2
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	4413      	add	r3, r2
 80015e0:	607b      	str	r3, [r7, #4]

		// Start reading ADC1 and ADC2
		sADC.adc12_reading = 1;
 80015e2:	4b10      	ldr	r3, [pc, #64]	@ (8001624 <measureBridgePlasmaADC12+0x9c>)
 80015e4:	2201      	movs	r2, #1
 80015e6:	f8a3 270e 	strh.w	r2, [r3, #1806]	@ 0x70e

		//This will start the ADC1 and ADC2 measurements when H-BRIDGE_B_CTRL (TIM1_CH1) goes from 0 to 1.
		//When the measurements are done doneMeasuringBridgePlasmaADC12 is called.
		HAL_StatusTypeDef HALresp = HAL_ADCEx_MultiModeStart_DMA(&hadc1, (uint32_t *) sADC.adc12_data, noDMARequests);
 80015ea:	687a      	ldr	r2, [r7, #4]
 80015ec:	490d      	ldr	r1, [pc, #52]	@ (8001624 <measureBridgePlasmaADC12+0x9c>)
 80015ee:	480e      	ldr	r0, [pc, #56]	@ (8001628 <measureBridgePlasmaADC12+0xa0>)
 80015f0:	f006 f9a8 	bl	8007944 <HAL_ADCEx_MultiModeStart_DMA>
 80015f4:	4603      	mov	r3, r0
 80015f6:	70fb      	strb	r3, [r7, #3]
		if (HALresp != HAL_OK)
 80015f8:	78fb      	ldrb	r3, [r7, #3]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d008      	beq.n	8001610 <measureBridgePlasmaADC12+0x88>
		{
			printHALErrorStatus(HALresp, "measureBridgePlasmaADC12");
 80015fe:	78fb      	ldrb	r3, [r7, #3]
 8001600:	490a      	ldr	r1, [pc, #40]	@ (800162c <measureBridgePlasmaADC12+0xa4>)
 8001602:	4618      	mov	r0, r3
 8001604:	f7ff f958 	bl	80008b8 <printHALErrorStatus>
	}
	else
		printString("** ERROR ** pADC.nRead > ADC12_MAX_GROUP");

	//HAL_GPIO_WritePin(TEST_OUTPUT_GPIO_Port, TEST_OUTPUT_Pin, GPIO_PIN_RESET);
}
 8001608:	e002      	b.n	8001610 <measureBridgePlasmaADC12+0x88>
		printString("** ERROR ** pADC.nRead > ADC12_MAX_GROUP");
 800160a:	4809      	ldr	r0, [pc, #36]	@ (8001630 <measureBridgePlasmaADC12+0xa8>)
 800160c:	f7ff f8cc 	bl	80007a8 <printString>
}
 8001610:	bf00      	nop
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	a0b5ed8d 	.word	0xa0b5ed8d
 800161c:	3eb0c6f7 	.word	0x3eb0c6f7
 8001620:	2400001c 	.word	0x2400001c
 8001624:	24000330 	.word	0x24000330
 8001628:	24000a88 	.word	0x24000a88
 800162c:	08014b10 	.word	0x08014b10
 8001630:	08014b2c 	.word	0x08014b2c

08001634 <doneMeasuringBridgePlasmaADC12>:

// Done measuring bridge current, plasma voltage, and bridge current
void doneMeasuringBridgePlasmaADC12(uint32_t errorCode)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
	static uint32_t count = 0;

	//HAL_GPIO_WritePin(TEST_OUTPUT_GPIO_Port, TEST_OUTPUT_Pin, GPIO_PIN_SET);

	count++;
 800163c:	4b22      	ldr	r3, [pc, #136]	@ (80016c8 <doneMeasuringBridgePlasmaADC12+0x94>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	3301      	adds	r3, #1
 8001642:	4a21      	ldr	r2, [pc, #132]	@ (80016c8 <doneMeasuringBridgePlasmaADC12+0x94>)
 8001644:	6013      	str	r3, [r2, #0]

	// Done reading ADC1 and ADC2
	sADC.adc12_reading = 0;
 8001646:	4b21      	ldr	r3, [pc, #132]	@ (80016cc <doneMeasuringBridgePlasmaADC12+0x98>)
 8001648:	2200      	movs	r2, #0
 800164a:	f8a3 270e 	strh.w	r2, [r3, #1806]	@ 0x70e

	if (errorCode == HAL_ADC_ERROR_NONE)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d128      	bne.n	80016a6 <doneMeasuringBridgePlasmaADC12+0x72>
	{
		if (sFlashConfig.mode == RUN_MODE)
 8001654:	4b1e      	ldr	r3, [pc, #120]	@ (80016d0 <doneMeasuringBridgePlasmaADC12+0x9c>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	2b01      	cmp	r3, #1
 800165a:	d12b      	bne.n	80016b4 <doneMeasuringBridgePlasmaADC12+0x80>

			//TODO Check plasma voltage VplaL1 and VplaL2 (To high? Not present?)
			//TODO Calculate plasma voltage Vrms, Vmax and Vmin

			//Adjust H-bridge frequency
			if (powerStatus == V500_ON)
 800165c:	4b1d      	ldr	r3, [pc, #116]	@ (80016d4 <doneMeasuringBridgePlasmaADC12+0xa0>)
 800165e:	881b      	ldrh	r3, [r3, #0]
 8001660:	2b01      	cmp	r3, #1
 8001662:	d127      	bne.n	80016b4 <doneMeasuringBridgePlasmaADC12+0x80>
			{
				//Adjust H-bridge frequency
				int16_t freqCorr = 0;
 8001664:	2300      	movs	r3, #0
 8001666:	81fb      	strh	r3, [r7, #14]
				if (freqCorrection(&freqCorr))
 8001668:	f107 030e 	add.w	r3, r7, #14
 800166c:	4618      	mov	r0, r3
 800166e:	f7ff fe55 	bl	800131c <freqCorrection>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d008      	beq.n	800168a <doneMeasuringBridgePlasmaADC12+0x56>
					sHbridge.frequency += freqCorr;
 8001678:	4b17      	ldr	r3, [pc, #92]	@ (80016d8 <doneMeasuringBridgePlasmaADC12+0xa4>)
 800167a:	885a      	ldrh	r2, [r3, #2]
 800167c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001680:	b29b      	uxth	r3, r3
 8001682:	4413      	add	r3, r2
 8001684:	b29a      	uxth	r2, r3
 8001686:	4b14      	ldr	r3, [pc, #80]	@ (80016d8 <doneMeasuringBridgePlasmaADC12+0xa4>)
 8001688:	805a      	strh	r2, [r3, #2]
				//TODO Adjust H-bridge dead time
				//sHbridge.deadtime = new setting;
				programHbridge();
 800168a:	f7ff f9b5 	bl	80009f8 <programHbridge>
					HAL_Delay(1);	//Allow H-bridge to settle with new settings
 800168e:	2001      	movs	r0, #1
 8001690:	f003 fbb8 	bl	8004e04 <HAL_Delay>
				if (count % 2048)
 8001694:	4b0c      	ldr	r3, [pc, #48]	@ (80016c8 <doneMeasuringBridgePlasmaADC12+0x94>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800169c:	2b00      	cmp	r3, #0
 800169e:	d009      	beq.n	80016b4 <doneMeasuringBridgePlasmaADC12+0x80>
					printHbridgeData();
 80016a0:	f7ff f980 	bl	80009a4 <printHbridgeData>
 80016a4:	e006      	b.n	80016b4 <doneMeasuringBridgePlasmaADC12+0x80>
			}
		}
	}
	else
	{
		printNumber("ADC12 Error Code: ", errorCode, 1);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	2201      	movs	r2, #1
 80016ac:	4619      	mov	r1, r3
 80016ae:	480b      	ldr	r0, [pc, #44]	@ (80016dc <doneMeasuringBridgePlasmaADC12+0xa8>)
 80016b0:	f7ff f8bc 	bl	800082c <printNumber>
	}

	//Measure ADC3 voltages
	if (sFlashConfig.mode == RUN_MODE)
 80016b4:	4b06      	ldr	r3, [pc, #24]	@ (80016d0 <doneMeasuringBridgePlasmaADC12+0x9c>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d101      	bne.n	80016c0 <doneMeasuringBridgePlasmaADC12+0x8c>
		measureVoltagesTemperaturesADC3();
 80016bc:	f000 fb14 	bl	8001ce8 <measureVoltagesTemperaturesADC3>

	//HAL_GPIO_WritePin(TEST_OUTPUT_GPIO_Port, TEST_OUTPUT_Pin, GPIO_PIN_RESET);
}
 80016c0:	bf00      	nop
 80016c2:	3710      	adds	r7, #16
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	24000a4c 	.word	0x24000a4c
 80016cc:	24000330 	.word	0x24000330
 80016d0:	24000a48 	.word	0x24000a48
 80016d4:	24000a44 	.word	0x24000a44
 80016d8:	2400001c 	.word	0x2400001c
 80016dc:	08014b58 	.word	0x08014b58

080016e0 <printHbridgeDatalogging>:
// Print H-bridge data on UART3 formatted for CSV datalogging
// Prints: Hbridge Freq, Deadtime, Is, VplaL1, VplaL2, VbrS1, VbriS2
// Parameter:
//		startTime: denotes the system time when ADC measurement was started
static void printHbridgeDatalogging(uint32_t startTime, uint32_t stopTime)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	f5ad 6d8a 	sub.w	sp, sp, #1104	@ 0x450
 80016e6:	af0c      	add	r7, sp, #48	@ 0x30
 80016e8:	f507 6384 	add.w	r3, r7, #1056	@ 0x420
 80016ec:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 80016f0:	6018      	str	r0, [r3, #0]
 80016f2:	f507 6384 	add.w	r3, r7, #1056	@ 0x420
 80016f6:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 80016fa:	6019      	str	r1, [r3, #0]
	char s_output[1000];
	//Convert from ms to sec: time elapsed / number of adc reads
	//This assumes that the time taken for each adc read is approx. equal
	double interval = (double) (stopTime - startTime) / (double) sADC.nADC12Read;
 80016fc:	f507 6384 	add.w	r3, r7, #1056	@ 0x420
 8001700:	f5a3 6284 	sub.w	r2, r3, #1056	@ 0x420
 8001704:	f507 6384 	add.w	r3, r7, #1056	@ 0x420
 8001708:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800170c:	6812      	ldr	r2, [r2, #0]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	1ad3      	subs	r3, r2, r3
 8001712:	ee07 3a90 	vmov	s15, r3
 8001716:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 800171a:	4b5c      	ldr	r3, [pc, #368]	@ (800188c <printHbridgeDatalogging+0x1ac>)
 800171c:	f8d3 3708 	ldr.w	r3, [r3, #1800]	@ 0x708
 8001720:	ee07 3a90 	vmov	s15, r3
 8001724:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8001728:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800172c:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8001730:	ed83 7b00 	vstr	d7, [r3]

	for (int i=0; i<2*ADC12_NO_CHANNELS*sADC.nADC12Read; i=i+6)
 8001734:	2300      	movs	r3, #0
 8001736:	f8c7 341c 	str.w	r3, [r7, #1052]	@ 0x41c
 800173a:	e093      	b.n	8001864 <printHbridgeDatalogging+0x184>
		{
			//calculate time of current measurement (start time + ADC sample rate)
			//TODO: This is likely not exactly accurate. Better way to record time of measurement accounting for conversion/DMA time?
			double measTime = startTime + (interval * i);
 800173c:	f507 6384 	add.w	r3, r7, #1056	@ 0x420
 8001740:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	ee07 3a90 	vmov	s15, r3
 800174a:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 800174e:	f8d7 341c 	ldr.w	r3, [r7, #1052]	@ 0x41c
 8001752:	ee07 3a90 	vmov	s15, r3
 8001756:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800175a:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 800175e:	ed93 7b00 	vldr	d7, [r3]
 8001762:	ee25 7b07 	vmul.f64	d7, d5, d7
 8001766:	ee36 7b07 	vadd.f64	d7, d6, d7
 800176a:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 800176e:	ed83 7b00 	vstr	d7, [r3]

			float Is = convertADC12data(i+ADC2_Is, NULL);
 8001772:	f8d7 341c 	ldr.w	r3, [r7, #1052]	@ 0x41c
 8001776:	3301      	adds	r3, #1
 8001778:	2100      	movs	r1, #0
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff fb20 	bl	8000dc0 <convertADC12data>
 8001780:	f207 4304 	addw	r3, r7, #1028	@ 0x404
 8001784:	ed83 0a00 	vstr	s0, [r3]
			float VplaL1 = convertADC12data(i+ADC1_VplaL1, NULL);
 8001788:	f8d7 341c 	ldr.w	r3, [r7, #1052]	@ 0x41c
 800178c:	3304      	adds	r3, #4
 800178e:	2100      	movs	r1, #0
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff fb15 	bl	8000dc0 <convertADC12data>
 8001796:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 800179a:	ed83 0a00 	vstr	s0, [r3]
			float VplaL2 = convertADC12data(i+ADC2_VplaL2, NULL);
 800179e:	f8d7 341c 	ldr.w	r3, [r7, #1052]	@ 0x41c
 80017a2:	3305      	adds	r3, #5
 80017a4:	2100      	movs	r1, #0
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7ff fb0a 	bl	8000dc0 <convertADC12data>
 80017ac:	ed87 0aff 	vstr	s0, [r7, #1020]	@ 0x3fc
			float VbriS1 = convertADC12data(i+ADC1_VbriS1, NULL);
 80017b0:	f8d7 341c 	ldr.w	r3, [r7, #1052]	@ 0x41c
 80017b4:	3302      	adds	r3, #2
 80017b6:	2100      	movs	r1, #0
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7ff fb01 	bl	8000dc0 <convertADC12data>
 80017be:	ed87 0afe 	vstr	s0, [r7, #1016]	@ 0x3f8
			float VbriS2 = convertADC12data(i+ADC2_VbriS2, NULL);
 80017c2:	f8d7 341c 	ldr.w	r3, [r7, #1052]	@ 0x41c
 80017c6:	3303      	adds	r3, #3
 80017c8:	2100      	movs	r1, #0
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7ff faf8 	bl	8000dc0 <convertADC12data>
 80017d0:	ed87 0afd 	vstr	s0, [r7, #1012]	@ 0x3f4

			sprintf(s_output, "%.2lf,%u,%u,%f,%f,%f,%f,%f", measTime, sHbridge.frequency, sHbridge.deadtime,Is,VplaL1,VplaL2,VbriS1,VbriS2);
 80017d4:	4b2e      	ldr	r3, [pc, #184]	@ (8001890 <printHbridgeDatalogging+0x1b0>)
 80017d6:	885b      	ldrh	r3, [r3, #2]
 80017d8:	461a      	mov	r2, r3
 80017da:	4b2d      	ldr	r3, [pc, #180]	@ (8001890 <printHbridgeDatalogging+0x1b0>)
 80017dc:	889b      	ldrh	r3, [r3, #4]
 80017de:	f207 4104 	addw	r1, r7, #1028	@ 0x404
 80017e2:	edd1 7a00 	vldr	s15, [r1]
 80017e6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80017ea:	f507 6180 	add.w	r1, r7, #1024	@ 0x400
 80017ee:	edd1 6a00 	vldr	s13, [r1]
 80017f2:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80017f6:	edd7 5aff 	vldr	s11, [r7, #1020]	@ 0x3fc
 80017fa:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 80017fe:	edd7 4afe 	vldr	s9, [r7, #1016]	@ 0x3f8
 8001802:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8001806:	edd7 3afd 	vldr	s7, [r7, #1012]	@ 0x3f4
 800180a:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
 800180e:	f107 000c 	add.w	r0, r7, #12
 8001812:	ed8d 3b0a 	vstr	d3, [sp, #40]	@ 0x28
 8001816:	ed8d 4b08 	vstr	d4, [sp, #32]
 800181a:	ed8d 5b06 	vstr	d5, [sp, #24]
 800181e:	ed8d 6b04 	vstr	d6, [sp, #16]
 8001822:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001826:	9301      	str	r3, [sp, #4]
 8001828:	9200      	str	r2, [sp, #0]
 800182a:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 800182e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001832:	4918      	ldr	r1, [pc, #96]	@ (8001894 <printHbridgeDatalogging+0x1b4>)
 8001834:	f010 ffca 	bl	80127cc <siprintf>
			HAL_UART_Transmit(&huart3, (uint8_t *) s_output, strlen(s_output), 1000);
 8001838:	f107 030c 	add.w	r3, r7, #12
 800183c:	4618      	mov	r0, r3
 800183e:	f7fe fdc7 	bl	80003d0 <strlen>
 8001842:	4603      	mov	r3, r0
 8001844:	b29a      	uxth	r2, r3
 8001846:	f107 010c 	add.w	r1, r7, #12
 800184a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800184e:	4812      	ldr	r0, [pc, #72]	@ (8001898 <printHbridgeDatalogging+0x1b8>)
 8001850:	f00e fefd 	bl	801064e <HAL_UART_Transmit>
			printString("\n");
 8001854:	4811      	ldr	r0, [pc, #68]	@ (800189c <printHbridgeDatalogging+0x1bc>)
 8001856:	f7fe ffa7 	bl	80007a8 <printString>
	for (int i=0; i<2*ADC12_NO_CHANNELS*sADC.nADC12Read; i=i+6)
 800185a:	f8d7 341c 	ldr.w	r3, [r7, #1052]	@ 0x41c
 800185e:	3306      	adds	r3, #6
 8001860:	f8c7 341c 	str.w	r3, [r7, #1052]	@ 0x41c
 8001864:	4b09      	ldr	r3, [pc, #36]	@ (800188c <printHbridgeDatalogging+0x1ac>)
 8001866:	f8d3 2708 	ldr.w	r2, [r3, #1800]	@ 0x708
 800186a:	4613      	mov	r3, r2
 800186c:	005b      	lsls	r3, r3, #1
 800186e:	4413      	add	r3, r2
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	461a      	mov	r2, r3
 8001874:	f8d7 341c 	ldr.w	r3, [r7, #1052]	@ 0x41c
 8001878:	429a      	cmp	r2, r3
 800187a:	f63f af5f 	bhi.w	800173c <printHbridgeDatalogging+0x5c>
		}
}
 800187e:	bf00      	nop
 8001880:	bf00      	nop
 8001882:	f507 6784 	add.w	r7, r7, #1056	@ 0x420
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	24000330 	.word	0x24000330
 8001890:	2400001c 	.word	0x2400001c
 8001894:	08014b6c 	.word	0x08014b6c
 8001898:	24000e38 	.word	0x24000e38
 800189c:	08014b88 	.word	0x08014b88

080018a0 <autoFreqAdj>:

// Automatically Correct the Drive Frequency until user presses any key
void autoFreqAdj(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
	char input;


	//printString("\n\r%Press any key to exit"); //Commented out to allow for automated remote serial control (datalogging)

	printString("Time(us),Freq (Hz),Deadtime (%),Bridge I,VplaL1,VplaL2,VbriS1,VbriS2");
 80018a6:	482c      	ldr	r0, [pc, #176]	@ (8001958 <autoFreqAdj+0xb8>)
 80018a8:	f7fe ff7e 	bl	80007a8 <printString>
	printCR();
 80018ac:	f7fe ff6c 	bl	8000788 <printCR>

	//Start timer24 which is used to time when each ADC measurement is captured
	HAL_TIM_Base_Start(&htim24);
 80018b0:	482a      	ldr	r0, [pc, #168]	@ (800195c <autoFreqAdj+0xbc>)
 80018b2:	f00d f8ef 	bl	800ea94 <HAL_TIM_Base_Start>


	while (!(HAL_UART_Receive(&huart3, (uint8_t *) &input, 1, 1) == HAL_OK))
 80018b6:	e041      	b.n	800193c <autoFreqAdj+0x9c>
	{
		uint32_t startTime = __HAL_TIM_GET_COUNTER(&htim24);//TIM24->CNT;
 80018b8:	4b28      	ldr	r3, [pc, #160]	@ (800195c <autoFreqAdj+0xbc>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018be:	60fb      	str	r3, [r7, #12]
		measureBridgePlasmaADC12();
 80018c0:	f7ff fe62 	bl	8001588 <measureBridgePlasmaADC12>
		//Wait until ADC3 reading is done
		while (sADC.adc12_reading);
 80018c4:	bf00      	nop
 80018c6:	4b26      	ldr	r3, [pc, #152]	@ (8001960 <autoFreqAdj+0xc0>)
 80018c8:	f8b3 370e 	ldrh.w	r3, [r3, #1806]	@ 0x70e
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d1f9      	bne.n	80018c6 <autoFreqAdj+0x26>
		uint32_t stopTime = __HAL_TIM_GET_COUNTER(&htim24);//TIM24->CNT;
 80018d2:	4b22      	ldr	r3, [pc, #136]	@ (800195c <autoFreqAdj+0xbc>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018d8:	60bb      	str	r3, [r7, #8]
		//printADC12data();

		//Calculate delta f
		int16_t freqCorr;
		freqCorrection(&freqCorr);
 80018da:	1d3b      	adds	r3, r7, #4
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff fd1d 	bl	800131c <freqCorrection>

		//char text[100];
		//sprintf(text, "\n\rFrequency correction: %i", (int) freqCorr);
		//printString(text);

		if (sHbridge.frequency + freqCorr > MAX_FREQUENCY) //GetUint16Input(&sHbridge.frequency, 1, MIN_FREQUENCY, MAX_FREQUENCY))
 80018e2:	4b20      	ldr	r3, [pc, #128]	@ (8001964 <autoFreqAdj+0xc4>)
 80018e4:	885b      	ldrh	r3, [r3, #2]
 80018e6:	461a      	mov	r2, r3
 80018e8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80018ec:	4413      	add	r3, r2
 80018ee:	f64f 52e8 	movw	r2, #65000	@ 0xfde8
 80018f2:	4293      	cmp	r3, r2
 80018f4:	dd04      	ble.n	8001900 <autoFreqAdj+0x60>
		{   // Calculated freq is higher than max

			//sprintf(text, "\n\r%i is higher than max freq", (int) sHbridge.frequency + freqCorr);
			//printString(text);
			sHbridge.frequency = MAX_FREQUENCY;
 80018f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001964 <autoFreqAdj+0xc4>)
 80018f8:	f64f 52e8 	movw	r2, #65000	@ 0xfde8
 80018fc:	805a      	strh	r2, [r3, #2]
 80018fe:	e017      	b.n	8001930 <autoFreqAdj+0x90>
		}
		else if (sHbridge.frequency + freqCorr < MIN_FREQUENCY)
 8001900:	4b18      	ldr	r3, [pc, #96]	@ (8001964 <autoFreqAdj+0xc4>)
 8001902:	885b      	ldrh	r3, [r3, #2]
 8001904:	461a      	mov	r2, r3
 8001906:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800190a:	4413      	add	r3, r2
 800190c:	f643 2297 	movw	r2, #14999	@ 0x3a97
 8001910:	4293      	cmp	r3, r2
 8001912:	dc04      	bgt.n	800191e <autoFreqAdj+0x7e>
		{
			//sprintf(text, "\n\r%i is lower than min freq", (int) sHbridge.frequency + freqCorr);
			//printString(text);

			sHbridge.frequency = MIN_FREQUENCY;
 8001914:	4b13      	ldr	r3, [pc, #76]	@ (8001964 <autoFreqAdj+0xc4>)
 8001916:	f643 2298 	movw	r2, #15000	@ 0x3a98
 800191a:	805a      	strh	r2, [r3, #2]
 800191c:	e008      	b.n	8001930 <autoFreqAdj+0x90>

		}
		else
		{
			sHbridge.frequency = sHbridge.frequency + freqCorr;
 800191e:	4b11      	ldr	r3, [pc, #68]	@ (8001964 <autoFreqAdj+0xc4>)
 8001920:	885a      	ldrh	r2, [r3, #2]
 8001922:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001926:	b29b      	uxth	r3, r3
 8001928:	4413      	add	r3, r2
 800192a:	b29a      	uxth	r2, r3
 800192c:	4b0d      	ldr	r3, [pc, #52]	@ (8001964 <autoFreqAdj+0xc4>)
 800192e:	805a      	strh	r2, [r3, #2]
		}

		programHbridge();
 8001930:	f7ff f862 	bl	80009f8 <programHbridge>

		//Print current ADC data
		printHbridgeDatalogging(startTime, stopTime);
 8001934:	68b9      	ldr	r1, [r7, #8]
 8001936:	68f8      	ldr	r0, [r7, #12]
 8001938:	f7ff fed2 	bl	80016e0 <printHbridgeDatalogging>
	while (!(HAL_UART_Receive(&huart3, (uint8_t *) &input, 1, 1) == HAL_OK))
 800193c:	1df9      	adds	r1, r7, #7
 800193e:	2301      	movs	r3, #1
 8001940:	2201      	movs	r2, #1
 8001942:	4809      	ldr	r0, [pc, #36]	@ (8001968 <autoFreqAdj+0xc8>)
 8001944:	f00e ff11 	bl	801076a <HAL_UART_Receive>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d1b4      	bne.n	80018b8 <autoFreqAdj+0x18>


	}
}
 800194e:	bf00      	nop
 8001950:	bf00      	nop
 8001952:	3710      	adds	r7, #16
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	08014b8c 	.word	0x08014b8c
 800195c:	24001048 	.word	0x24001048
 8001960:	24000330 	.word	0x24000330
 8001964:	2400001c 	.word	0x2400001c
 8001968:	24000e38 	.word	0x24000e38

0800196c <autoVoltageAdj>:


void autoVoltageAdj(int16_t userVoltage)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b086      	sub	sp, #24
 8001970:	af00      	add	r7, sp, #0
 8001972:	4603      	mov	r3, r0
 8001974:	80fb      	strh	r3, [r7, #6]
	char input;


	//printString("\n\r%Press any key to exit"); //Commented out to allow for automated remote serial control (datalogging)

	printString("Time(us),Freq (Hz),Deadtime (%),Bridge I,VplaL1,VplaL2,VbriS1,VbriS2");
 8001976:	482c      	ldr	r0, [pc, #176]	@ (8001a28 <autoVoltageAdj+0xbc>)
 8001978:	f7fe ff16 	bl	80007a8 <printString>
	printCR();
 800197c:	f7fe ff04 	bl	8000788 <printCR>

	//Start timer24 which is used to time when each ADC measurement is captured
	HAL_TIM_Base_Start(&htim24);
 8001980:	482a      	ldr	r0, [pc, #168]	@ (8001a2c <autoVoltageAdj+0xc0>)
 8001982:	f00d f887 	bl	800ea94 <HAL_TIM_Base_Start>


	while (!(HAL_UART_Receive(&huart3, (uint8_t *) &input, 1, 1) == HAL_OK))
 8001986:	e03f      	b.n	8001a08 <autoVoltageAdj+0x9c>
	{
		uint32_t startTime = __HAL_TIM_GET_COUNTER(&htim24);//TIM24->CNT;
 8001988:	4b28      	ldr	r3, [pc, #160]	@ (8001a2c <autoVoltageAdj+0xc0>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800198e:	617b      	str	r3, [r7, #20]
		measureBridgePlasmaADC12();
 8001990:	f7ff fdfa 	bl	8001588 <measureBridgePlasmaADC12>
		//Wait until ADC3 reading is done
		while (sADC.adc12_reading);
 8001994:	bf00      	nop
 8001996:	4b26      	ldr	r3, [pc, #152]	@ (8001a30 <autoVoltageAdj+0xc4>)
 8001998:	f8b3 370e 	ldrh.w	r3, [r3, #1806]	@ 0x70e
 800199c:	b29b      	uxth	r3, r3
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d1f9      	bne.n	8001996 <autoVoltageAdj+0x2a>
		uint32_t stopTime = __HAL_TIM_GET_COUNTER(&htim24);//TIM24->CNT;
 80019a2:	4b22      	ldr	r3, [pc, #136]	@ (8001a2c <autoVoltageAdj+0xc0>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019a8:	613b      	str	r3, [r7, #16]
		//printADC12data();

		//Calculate delta f
		int16_t voltageCorr;
		voltageCorrection(userVoltage, &voltageCorr);
 80019aa:	f107 020c 	add.w	r2, r7, #12
 80019ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019b2:	4611      	mov	r1, r2
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7ff fd73 	bl	80014a0 <voltageCorrection>

		//char text[100];
		//sprintf(text, "\n\rFrequency correction: %i", (int) freqCorr);
		//printString(text);

		if (sHbridge.deadtime + voltageCorr > MAX_DEADTIME) //GetUint16Input(&sHbridge.frequency, 1, MIN_FREQUENCY, MAX_FREQUENCY))
 80019ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001a34 <autoVoltageAdj+0xc8>)
 80019bc:	889b      	ldrh	r3, [r3, #4]
 80019be:	461a      	mov	r2, r3
 80019c0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80019c4:	4413      	add	r3, r2
 80019c6:	2b28      	cmp	r3, #40	@ 0x28
 80019c8:	dd03      	ble.n	80019d2 <autoVoltageAdj+0x66>
		{   // Calculated freq is higher than max

			//sprintf(text, "\n\r%i is higher than max freq", (int) sHbridge.frequency + freqCorr);
			//printString(text);
			sHbridge.deadtime = MAX_DEADTIME;
 80019ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001a34 <autoVoltageAdj+0xc8>)
 80019cc:	2228      	movs	r2, #40	@ 0x28
 80019ce:	809a      	strh	r2, [r3, #4]
 80019d0:	e014      	b.n	80019fc <autoVoltageAdj+0x90>
		}
		else if (sHbridge.deadtime + voltageCorr < MIN_DEADTIME)
 80019d2:	4b18      	ldr	r3, [pc, #96]	@ (8001a34 <autoVoltageAdj+0xc8>)
 80019d4:	889b      	ldrh	r3, [r3, #4]
 80019d6:	461a      	mov	r2, r3
 80019d8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80019dc:	4413      	add	r3, r2
 80019de:	2b00      	cmp	r3, #0
 80019e0:	dc03      	bgt.n	80019ea <autoVoltageAdj+0x7e>
		{
			//sprintf(text, "\n\r%i is lower than min freq", (int) sHbridge.frequency + freqCorr);
			//printString(text);

			sHbridge.deadtime = MIN_DEADTIME;
 80019e2:	4b14      	ldr	r3, [pc, #80]	@ (8001a34 <autoVoltageAdj+0xc8>)
 80019e4:	2201      	movs	r2, #1
 80019e6:	809a      	strh	r2, [r3, #4]
 80019e8:	e008      	b.n	80019fc <autoVoltageAdj+0x90>

		}
		else
		{
			sHbridge.deadtime = sHbridge.deadtime + voltageCorr;
 80019ea:	4b12      	ldr	r3, [pc, #72]	@ (8001a34 <autoVoltageAdj+0xc8>)
 80019ec:	889a      	ldrh	r2, [r3, #4]
 80019ee:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80019f2:	b29b      	uxth	r3, r3
 80019f4:	4413      	add	r3, r2
 80019f6:	b29a      	uxth	r2, r3
 80019f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001a34 <autoVoltageAdj+0xc8>)
 80019fa:	809a      	strh	r2, [r3, #4]
		}

		programHbridge();
 80019fc:	f7fe fffc 	bl	80009f8 <programHbridge>

		//Print current ADC data
		printHbridgeDatalogging(startTime, stopTime);
 8001a00:	6939      	ldr	r1, [r7, #16]
 8001a02:	6978      	ldr	r0, [r7, #20]
 8001a04:	f7ff fe6c 	bl	80016e0 <printHbridgeDatalogging>
	while (!(HAL_UART_Receive(&huart3, (uint8_t *) &input, 1, 1) == HAL_OK))
 8001a08:	f107 010f 	add.w	r1, r7, #15
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	2201      	movs	r2, #1
 8001a10:	4809      	ldr	r0, [pc, #36]	@ (8001a38 <autoVoltageAdj+0xcc>)
 8001a12:	f00e feaa 	bl	801076a <HAL_UART_Receive>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d1b5      	bne.n	8001988 <autoVoltageAdj+0x1c>


	}
}
 8001a1c:	bf00      	nop
 8001a1e:	bf00      	nop
 8001a20:	3718      	adds	r7, #24
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	08014b8c 	.word	0x08014b8c
 8001a2c:	24001048 	.word	0x24001048
 8001a30:	24000330 	.word	0x24000330
 8001a34:	2400001c 	.word	0x2400001c
 8001a38:	24000e38 	.word	0x24000e38
 8001a3c:	00000000 	.word	0x00000000

08001a40 <convertADC3data>:


//Convert ADC3 data to voltages
float convertADC3data(uint32_t item, char **text)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b085      	sub	sp, #20
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	6039      	str	r1, [r7, #0]
	float result = 0;
 8001a4a:	f04f 0300 	mov.w	r3, #0
 8001a4e:	60fb      	str	r3, [r7, #12]

	switch (item) {
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2b0a      	cmp	r3, #10
 8001a54:	f200 80c5 	bhi.w	8001be2 <convertADC3data+0x1a2>
 8001a58:	a201      	add	r2, pc, #4	@ (adr r2, 8001a60 <convertADC3data+0x20>)
 8001a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a5e:	bf00      	nop
 8001a60:	08001a8d 	.word	0x08001a8d
 8001a64:	08001abf 	.word	0x08001abf
 8001a68:	08001af1 	.word	0x08001af1
 8001a6c:	08001b23 	.word	0x08001b23
 8001a70:	08001b31 	.word	0x08001b31
 8001a74:	08001b6b 	.word	0x08001b6b
 8001a78:	08001b9d 	.word	0x08001b9d
 8001a7c:	08001bab 	.word	0x08001bab
 8001a80:	08001bb9 	.word	0x08001bb9
 8001a84:	08001bc7 	.word	0x08001bc7
 8001a88:	08001bd5 	.word	0x08001bd5
		case ADC3_VBAT:
			result =  1000*((9.76+169.0)/9.76)*3.3*(((float) sADC.adc3_data[ADC3_VBAT])/4096.0);
 8001a8c:	4b66      	ldr	r3, [pc, #408]	@ (8001c28 <convertADC3data+0x1e8>)
 8001a8e:	f8b3 34b0 	ldrh.w	r3, [r3, #1200]	@ 0x4b0
 8001a92:	ee07 3a90 	vmov	s15, r3
 8001a96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a9a:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001a9e:	ed9f 5b56 	vldr	d5, [pc, #344]	@ 8001bf8 <convertADC3data+0x1b8>
 8001aa2:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001aa6:	ed9f 6b56 	vldr	d6, [pc, #344]	@ 8001c00 <convertADC3data+0x1c0>
 8001aaa:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001aae:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001ab2:	edc7 7a03 	vstr	s15, [r7, #12]
			*text ="ADC3_VBAT (mV)";
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	4a5c      	ldr	r2, [pc, #368]	@ (8001c2c <convertADC3data+0x1ec>)
 8001aba:	601a      	str	r2, [r3, #0]
			break;
 8001abc:	e091      	b.n	8001be2 <convertADC3data+0x1a2>
		case ADC3_15V:
			result =  1000*((30.0+120.0)/30.0)*3.3*(((float) sADC.adc3_data[ADC3_15V])/4096.0);
 8001abe:	4b5a      	ldr	r3, [pc, #360]	@ (8001c28 <convertADC3data+0x1e8>)
 8001ac0:	f8b3 34b2 	ldrh.w	r3, [r3, #1202]	@ 0x4b2
 8001ac4:	ee07 3a90 	vmov	s15, r3
 8001ac8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001acc:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001ad0:	ed9f 5b49 	vldr	d5, [pc, #292]	@ 8001bf8 <convertADC3data+0x1b8>
 8001ad4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001ad8:	ed9f 6b4b 	vldr	d6, [pc, #300]	@ 8001c08 <convertADC3data+0x1c8>
 8001adc:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001ae0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001ae4:	edc7 7a03 	vstr	s15, [r7, #12]
			*text ="ADC3_15V (mV)";
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	4a51      	ldr	r2, [pc, #324]	@ (8001c30 <convertADC3data+0x1f0>)
 8001aec:	601a      	str	r2, [r3, #0]
			break;
 8001aee:	e078      	b.n	8001be2 <convertADC3data+0x1a2>
		case ADC3_3_3V:
			result =  1000*((30.0+3.0)/30.0)*3.3*(((float) sADC.adc3_data[ADC3_3_3V])/4096.0);
 8001af0:	4b4d      	ldr	r3, [pc, #308]	@ (8001c28 <convertADC3data+0x1e8>)
 8001af2:	f8b3 34b4 	ldrh.w	r3, [r3, #1204]	@ 0x4b4
 8001af6:	ee07 3a90 	vmov	s15, r3
 8001afa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001afe:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001b02:	ed9f 5b3d 	vldr	d5, [pc, #244]	@ 8001bf8 <convertADC3data+0x1b8>
 8001b06:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001b0a:	ed9f 6b41 	vldr	d6, [pc, #260]	@ 8001c10 <convertADC3data+0x1d0>
 8001b0e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001b12:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001b16:	edc7 7a03 	vstr	s15, [r7, #12]
			*text ="ADC3_3_3V (mV)";
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	4a45      	ldr	r2, [pc, #276]	@ (8001c34 <convertADC3data+0x1f4>)
 8001b1e:	601a      	str	r2, [r3, #0]
			break;
 8001b20:	e05f      	b.n	8001be2 <convertADC3data+0x1a2>
		case ADC3_NC3:
			result = 0;
 8001b22:	f04f 0300 	mov.w	r3, #0
 8001b26:	60fb      	str	r3, [r7, #12]
			*text ="ADC3_NC3";
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	4a43      	ldr	r2, [pc, #268]	@ (8001c38 <convertADC3data+0x1f8>)
 8001b2c:	601a      	str	r2, [r3, #0]
			break;
 8001b2e:	e058      	b.n	8001be2 <convertADC3data+0x1a2>
		case ADC3_BridgeTemp:
			result = 1000*((float) sADC.adc3_data[ADC3_BridgeTemp])*3.3/4096.0;
 8001b30:	4b3d      	ldr	r3, [pc, #244]	@ (8001c28 <convertADC3data+0x1e8>)
 8001b32:	f8b3 34b8 	ldrh.w	r3, [r3, #1208]	@ 0x4b8
 8001b36:	ee07 3a90 	vmov	s15, r3
 8001b3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b3e:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8001c3c <convertADC3data+0x1fc>
 8001b42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b46:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001b4a:	ed9f 6b33 	vldr	d6, [pc, #204]	@ 8001c18 <convertADC3data+0x1d8>
 8001b4e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001b52:	ed9f 5b29 	vldr	d5, [pc, #164]	@ 8001bf8 <convertADC3data+0x1b8>
 8001b56:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001b5a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001b5e:	edc7 7a03 	vstr	s15, [r7, #12]
			*text ="ADC3_BridgeTemp (mV)";
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	4a36      	ldr	r2, [pc, #216]	@ (8001c40 <convertADC3data+0x200>)
 8001b66:	601a      	str	r2, [r3, #0]
			break;
 8001b68:	e03b      	b.n	8001be2 <convertADC3data+0x1a2>
		case ADC3_500VDC:
			result =  1000*((12.0+2000.0)/12.0)*3.3*(((float) sADC.adc3_data[ADC3_500VDC])/4096.0);
 8001b6a:	4b2f      	ldr	r3, [pc, #188]	@ (8001c28 <convertADC3data+0x1e8>)
 8001b6c:	f8b3 34ba 	ldrh.w	r3, [r3, #1210]	@ 0x4ba
 8001b70:	ee07 3a90 	vmov	s15, r3
 8001b74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b78:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001b7c:	ed9f 5b1e 	vldr	d5, [pc, #120]	@ 8001bf8 <convertADC3data+0x1b8>
 8001b80:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001b84:	ed9f 6b26 	vldr	d6, [pc, #152]	@ 8001c20 <convertADC3data+0x1e0>
 8001b88:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001b8c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001b90:	edc7 7a03 	vstr	s15, [r7, #12]
			*text ="ADC3_500VDC (mV)";
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	4a2b      	ldr	r2, [pc, #172]	@ (8001c44 <convertADC3data+0x204>)
 8001b98:	601a      	str	r2, [r3, #0]
			break;
 8001b9a:	e022      	b.n	8001be2 <convertADC3data+0x1a2>
		case ADC3_Thermistor1:
			result = 0;
 8001b9c:	f04f 0300 	mov.w	r3, #0
 8001ba0:	60fb      	str	r3, [r7, #12]
			*text ="ADC3_Thermistor1";
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	4a28      	ldr	r2, [pc, #160]	@ (8001c48 <convertADC3data+0x208>)
 8001ba6:	601a      	str	r2, [r3, #0]
			break;
 8001ba8:	e01b      	b.n	8001be2 <convertADC3data+0x1a2>
		case ADC3_Thermistor2:
			result = 0;
 8001baa:	f04f 0300 	mov.w	r3, #0
 8001bae:	60fb      	str	r3, [r7, #12]
			*text ="ADC3_Thermistor2";
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	4a26      	ldr	r2, [pc, #152]	@ (8001c4c <convertADC3data+0x20c>)
 8001bb4:	601a      	str	r2, [r3, #0]
			break;
 8001bb6:	e014      	b.n	8001be2 <convertADC3data+0x1a2>
		case ADC3_Thermistor3:
			result = 0;
 8001bb8:	f04f 0300 	mov.w	r3, #0
 8001bbc:	60fb      	str	r3, [r7, #12]
			*text ="ADC3_Thermistor3";
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	4a23      	ldr	r2, [pc, #140]	@ (8001c50 <convertADC3data+0x210>)
 8001bc2:	601a      	str	r2, [r3, #0]
			break;
 8001bc4:	e00d      	b.n	8001be2 <convertADC3data+0x1a2>
		case ADC3_Thermistor4:
			result = 0;
 8001bc6:	f04f 0300 	mov.w	r3, #0
 8001bca:	60fb      	str	r3, [r7, #12]
			*text ="ADC3_Thermistor4";
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	4a21      	ldr	r2, [pc, #132]	@ (8001c54 <convertADC3data+0x214>)
 8001bd0:	601a      	str	r2, [r3, #0]
			break;
 8001bd2:	e006      	b.n	8001be2 <convertADC3data+0x1a2>
		case ADC3_NC10:
			result = 0;
 8001bd4:	f04f 0300 	mov.w	r3, #0
 8001bd8:	60fb      	str	r3, [r7, #12]
			*text ="ADC3_NC10";
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	4a1e      	ldr	r2, [pc, #120]	@ (8001c58 <convertADC3data+0x218>)
 8001bde:	601a      	str	r2, [r3, #0]
			break;
 8001be0:	bf00      	nop
	}

	return(result);
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	ee07 3a90 	vmov	s15, r3
}
 8001be8:	eeb0 0a67 	vmov.f32	s0, s15
 8001bec:	3714      	adds	r7, #20
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	00000000 	.word	0x00000000
 8001bfc:	40b00000 	.word	0x40b00000
 8001c00:	9714fbcd 	.word	0x9714fbcd
 8001c04:	40ed832c 	.word	0x40ed832c
 8001c08:	00000000 	.word	0x00000000
 8001c0c:	40d01d00 	.word	0x40d01d00
 8001c10:	00000000 	.word	0x00000000
 8001c14:	40ac5c00 	.word	0x40ac5c00
 8001c18:	66666666 	.word	0x66666666
 8001c1c:	400a6666 	.word	0x400a6666
 8001c20:	ffffffff 	.word	0xffffffff
 8001c24:	4120e2a7 	.word	0x4120e2a7
 8001c28:	24000330 	.word	0x24000330
 8001c2c:	08014bd4 	.word	0x08014bd4
 8001c30:	08014be4 	.word	0x08014be4
 8001c34:	08014bf4 	.word	0x08014bf4
 8001c38:	08014c04 	.word	0x08014c04
 8001c3c:	447a0000 	.word	0x447a0000
 8001c40:	08014c10 	.word	0x08014c10
 8001c44:	08014c28 	.word	0x08014c28
 8001c48:	08014c3c 	.word	0x08014c3c
 8001c4c:	08014c50 	.word	0x08014c50
 8001c50:	08014c64 	.word	0x08014c64
 8001c54:	08014c78 	.word	0x08014c78
 8001c58:	08014c8c 	.word	0x08014c8c

08001c5c <printADC3data>:

//Print measured ADC3 data on UART3
void printADC3data(void)
{
 8001c5c:	b590      	push	{r4, r7, lr}
 8001c5e:	b09f      	sub	sp, #124	@ 0x7c
 8001c60:	af02      	add	r7, sp, #8
	if (debug == 1)
 8001c62:	4b1d      	ldr	r3, [pc, #116]	@ (8001cd8 <printADC3data+0x7c>)
 8001c64:	881b      	ldrh	r3, [r3, #0]
 8001c66:	2b01      	cmp	r3, #1
 8001c68:	d131      	bne.n	8001cce <printADC3data+0x72>
	{
		printCR();
 8001c6a:	f7fe fd8d 	bl	8000788 <printCR>
		printNumber("No data: ", ADC3_DMA_REQUESTS, 1);
 8001c6e:	2201      	movs	r2, #1
 8001c70:	210b      	movs	r1, #11
 8001c72:	481a      	ldr	r0, [pc, #104]	@ (8001cdc <printADC3data+0x80>)
 8001c74:	f7fe fdda 	bl	800082c <printNumber>
		for (int i=0; i<ADC3_DMA_REQUESTS; i++)
 8001c78:	2300      	movs	r3, #0
 8001c7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001c7c:	e024      	b.n	8001cc8 <printADC3data+0x6c>
		{
			char text[100];
			char *p_text;
			float result = convertADC3data(i, &p_text);
 8001c7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c80:	f107 0264 	add.w	r2, r7, #100	@ 0x64
 8001c84:	4611      	mov	r1, r2
 8001c86:	4618      	mov	r0, r3
 8001c88:	f7ff feda 	bl	8001a40 <convertADC3data>
 8001c8c:	ed87 0a1a 	vstr	s0, [r7, #104]	@ 0x68
			sprintf(text, "%2u %20s: %7u    (%6u)\n\r", i, p_text, (int) result, sADC.adc3_data[i]);
 8001c90:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001c92:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001c96:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c9a:	ee17 4a90 	vmov	r4, s15
 8001c9e:	4910      	ldr	r1, [pc, #64]	@ (8001ce0 <printADC3data+0x84>)
 8001ca0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001ca2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001ca6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001caa:	4638      	mov	r0, r7
 8001cac:	9301      	str	r3, [sp, #4]
 8001cae:	9400      	str	r4, [sp, #0]
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001cb4:	490b      	ldr	r1, [pc, #44]	@ (8001ce4 <printADC3data+0x88>)
 8001cb6:	f010 fd89 	bl	80127cc <siprintf>
			printString(text);
 8001cba:	463b      	mov	r3, r7
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7fe fd73 	bl	80007a8 <printString>
		for (int i=0; i<ADC3_DMA_REQUESTS; i++)
 8001cc2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001cc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001cca:	2b0a      	cmp	r3, #10
 8001ccc:	ddd7      	ble.n	8001c7e <printADC3data+0x22>
		}
	}
}
 8001cce:	bf00      	nop
 8001cd0:	3774      	adds	r7, #116	@ 0x74
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd90      	pop	{r4, r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	24000000 	.word	0x24000000
 8001cdc:	08014aac 	.word	0x08014aac
 8001ce0:	24000330 	.word	0x24000330
 8001ce4:	08014c98 	.word	0x08014c98

08001ce8 <measureVoltagesTemperaturesADC3>:

// Measure voltages and temperatures using ADC3
// After the measurement is done the function doneMeasuringVoltagesTemperaturesADC3 is called
void measureVoltagesTemperaturesADC3(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(TEST_OUTPUT_GPIO_Port, TEST_OUTPUT_Pin, GPIO_PIN_SET);

	// This will start the measurement of voltages and temperatures using ADC3
	sADC.adc3_reading = 1; //Started to read ADC3
 8001cec:	4b05      	ldr	r3, [pc, #20]	@ (8001d04 <measureVoltagesTemperaturesADC3+0x1c>)
 8001cee:	2201      	movs	r2, #1
 8001cf0:	f8a3 270c 	strh.w	r2, [r3, #1804]	@ 0x70c
	HAL_ADC_Start_DMA(&hadc3, (uint32_t *) sADC.adc3_data, ADC3_DMA_REQUESTS);
 8001cf4:	220b      	movs	r2, #11
 8001cf6:	4904      	ldr	r1, [pc, #16]	@ (8001d08 <measureVoltagesTemperaturesADC3+0x20>)
 8001cf8:	4804      	ldr	r0, [pc, #16]	@ (8001d0c <measureVoltagesTemperaturesADC3+0x24>)
 8001cfa:	f003 ff01 	bl	8005b00 <HAL_ADC_Start_DMA>

	//HAL_GPIO_WritePin(TEST_OUTPUT_GPIO_Port, TEST_OUTPUT_Pin, GPIO_PIN_RESET);
}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	24000330 	.word	0x24000330
 8001d08:	240007e0 	.word	0x240007e0
 8001d0c:	24000b68 	.word	0x24000b68

08001d10 <doneMeasuringVoltagesTemperaturesADC3>:


// Done measuring voltages and temperatures
void doneMeasuringVoltagesTemperaturesADC3(uint32_t errorCode)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_WritePin(TEST_OUTPUT_GPIO_Port, TEST_OUTPUT_Pin, GPIO_PIN_SET);

	sADC.adc3_reading = 0; //Done reading ADC3
 8001d18:	4b0b      	ldr	r3, [pc, #44]	@ (8001d48 <doneMeasuringVoltagesTemperaturesADC3+0x38>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	f8a3 270c 	strh.w	r2, [r3, #1804]	@ 0x70c

	if (errorCode == HAL_ADC_ERROR_NONE)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d006      	beq.n	8001d34 <doneMeasuringVoltagesTemperaturesADC3+0x24>
		// TODO Check temperatures

	}
	else
	{
		printNumber("ADC12 Error Code: ", errorCode, 1);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	b29b      	uxth	r3, r3
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4807      	ldr	r0, [pc, #28]	@ (8001d4c <doneMeasuringVoltagesTemperaturesADC3+0x3c>)
 8001d30:	f7fe fd7c 	bl	800082c <printNumber>
	}


	//Start ADC1 and ADC2 measurements
	if (sFlashConfig.mode == RUN_MODE)
 8001d34:	4b06      	ldr	r3, [pc, #24]	@ (8001d50 <doneMeasuringVoltagesTemperaturesADC3+0x40>)
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d101      	bne.n	8001d40 <doneMeasuringVoltagesTemperaturesADC3+0x30>
		measureBridgePlasmaADC12();
 8001d3c:	f7ff fc24 	bl	8001588 <measureBridgePlasmaADC12>

	//HAL_GPIO_WritePin(TEST_OUTPUT_GPIO_Port, TEST_OUTPUT_Pin, GPIO_PIN_RESET);
}
 8001d40:	bf00      	nop
 8001d42:	3708      	adds	r7, #8
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	24000330 	.word	0x24000330
 8001d4c:	08014b58 	.word	0x08014b58
 8001d50:	24000a48 	.word	0x24000a48

08001d54 <GetNumber>:

// Get an integer number from UART3. If the number is valid, the function returns 1, otherwise 0.
static uint8_t GetNumber(int *number)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b08a      	sub	sp, #40	@ 0x28
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
	char input;
	char s_input[MAX_INPUT];
	int pos = 0;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	627b      	str	r3, [r7, #36]	@ 0x24
	//Wait for user input
	HAL_UART_Receive(&huart3, (uint8_t *) &input, 1, 100000);
 8001d60:	f107 0123 	add.w	r1, r7, #35	@ 0x23
 8001d64:	4b2f      	ldr	r3, [pc, #188]	@ (8001e24 <GetNumber+0xd0>)
 8001d66:	2201      	movs	r2, #1
 8001d68:	482f      	ldr	r0, [pc, #188]	@ (8001e28 <GetNumber+0xd4>)
 8001d6a:	f00e fcfe 	bl	801076a <HAL_UART_Receive>
	while (input != 13)
 8001d6e:	e039      	b.n	8001de4 <GetNumber+0x90>
	{
		// Backspace?
		if ((input == 127) && (pos > 0))
 8001d70:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001d74:	2b7f      	cmp	r3, #127	@ 0x7f
 8001d76:	d10e      	bne.n	8001d96 <GetNumber+0x42>
 8001d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	dd0b      	ble.n	8001d96 <GetNumber+0x42>
		{
			// Delete digit
			HAL_UART_Transmit(&huart3, (uint8_t *) &input, 1, 1000);
 8001d7e:	f107 0123 	add.w	r1, r7, #35	@ 0x23
 8001d82:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d86:	2201      	movs	r2, #1
 8001d88:	4827      	ldr	r0, [pc, #156]	@ (8001e28 <GetNumber+0xd4>)
 8001d8a:	f00e fc60 	bl	801064e <HAL_UART_Transmit>
			pos--;
 8001d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d90:	3b01      	subs	r3, #1
 8001d92:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d94:	e018      	b.n	8001dc8 <GetNumber+0x74>
		}
		// A digit?
		else if ((input >= 48) && (input <=57))
 8001d96:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001d9a:	2b2f      	cmp	r3, #47	@ 0x2f
 8001d9c:	d914      	bls.n	8001dc8 <GetNumber+0x74>
 8001d9e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001da2:	2b39      	cmp	r3, #57	@ 0x39
 8001da4:	d810      	bhi.n	8001dc8 <GetNumber+0x74>
		{
			// Echo digit and store it
			HAL_UART_Transmit(&huart3, (uint8_t *) &input, 1, 1000);
 8001da6:	f107 0123 	add.w	r1, r7, #35	@ 0x23
 8001daa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dae:	2201      	movs	r2, #1
 8001db0:	481d      	ldr	r0, [pc, #116]	@ (8001e28 <GetNumber+0xd4>)
 8001db2:	f00e fc4c 	bl	801064e <HAL_UART_Transmit>
			s_input[pos++] = input;
 8001db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db8:	1c5a      	adds	r2, r3, #1
 8001dba:	627a      	str	r2, [r7, #36]	@ 0x24
 8001dbc:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001dc0:	3328      	adds	r3, #40	@ 0x28
 8001dc2:	443b      	add	r3, r7
 8001dc4:	f803 2c1c 	strb.w	r2, [r3, #-28]
		}

		// Get next character
		if (pos < MAX_INPUT-1)
 8001dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dca:	2b12      	cmp	r3, #18
 8001dcc:	dc07      	bgt.n	8001dde <GetNumber+0x8a>
		{
			HAL_UART_Receive(&huart3, (uint8_t *) &input, 1, 100000);
 8001dce:	f107 0123 	add.w	r1, r7, #35	@ 0x23
 8001dd2:	4b14      	ldr	r3, [pc, #80]	@ (8001e24 <GetNumber+0xd0>)
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	4814      	ldr	r0, [pc, #80]	@ (8001e28 <GetNumber+0xd4>)
 8001dd8:	f00e fcc7 	bl	801076a <HAL_UART_Receive>
 8001ddc:	e002      	b.n	8001de4 <GetNumber+0x90>
		}
		else
		{
			input = 13; // Terminate while loop
 8001dde:	230d      	movs	r3, #13
 8001de0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	while (input != 13)
 8001de4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001de8:	2b0d      	cmp	r3, #13
 8001dea:	d1c1      	bne.n	8001d70 <GetNumber+0x1c>
		}
	}
	s_input[pos] = 0;
 8001dec:	f107 020c 	add.w	r2, r7, #12
 8001df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df2:	4413      	add	r3, r2
 8001df4:	2200      	movs	r2, #0
 8001df6:	701a      	strb	r2, [r3, #0]
	if (pos > 0)
 8001df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	dd07      	ble.n	8001e0e <GetNumber+0xba>
		*number = atoi(s_input);
 8001dfe:	f107 030c 	add.w	r3, r7, #12
 8001e02:	4618      	mov	r0, r3
 8001e04:	f00f ff04 	bl	8011c10 <atoi>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	601a      	str	r2, [r3, #0]
	return(pos > 0);
 8001e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	bfcc      	ite	gt
 8001e14:	2301      	movgt	r3, #1
 8001e16:	2300      	movle	r3, #0
 8001e18:	b2db      	uxtb	r3, r3
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3728      	adds	r7, #40	@ 0x28
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	000186a0 	.word	0x000186a0
 8001e28:	24000e38 	.word	0x24000e38

08001e2c <GetUint16Input>:

// Get an 16bit unsigned number from UAR3 and validate the input againts min and max values
static uint8_t GetUint16Input(uint16_t *input, uint8_t bValidate, uint16_t min, uint16_t max)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b0a0      	sub	sp, #128	@ 0x80
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	60f8      	str	r0, [r7, #12]
 8001e34:	4608      	mov	r0, r1
 8001e36:	4611      	mov	r1, r2
 8001e38:	461a      	mov	r2, r3
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	72fb      	strb	r3, [r7, #11]
 8001e3e:	460b      	mov	r3, r1
 8001e40:	813b      	strh	r3, [r7, #8]
 8001e42:	4613      	mov	r3, r2
 8001e44:	80fb      	strh	r3, [r7, #6]
	int number;
	char s_output[100];
	uint8_t result;

	result = GetNumber(&number);
 8001e46:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7ff ff82 	bl	8001d54 <GetNumber>
 8001e50:	4603      	mov	r3, r0
 8001e52:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
	if (bValidate)
 8001e56:	7afb      	ldrb	r3, [r7, #11]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d02f      	beq.n	8001ebc <GetUint16Input+0x90>
	{
		if (result && (number >= min) && (number <= max))
 8001e5c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d013      	beq.n	8001e8c <GetUint16Input+0x60>
 8001e64:	893a      	ldrh	r2, [r7, #8]
 8001e66:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	dc0f      	bgt.n	8001e8c <GetUint16Input+0x60>
 8001e6c:	88fa      	ldrh	r2, [r7, #6]
 8001e6e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001e70:	429a      	cmp	r2, r3
 8001e72:	db0b      	blt.n	8001e8c <GetUint16Input+0x60>
		{
			*input =  number;
 8001e74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001e76:	b29a      	uxth	r2, r3
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	801a      	strh	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, (uint8_t *) " - Ok\n\r", 7, 1000);
 8001e7c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e80:	2207      	movs	r2, #7
 8001e82:	4911      	ldr	r1, [pc, #68]	@ (8001ec8 <GetUint16Input+0x9c>)
 8001e84:	4811      	ldr	r0, [pc, #68]	@ (8001ecc <GetUint16Input+0xa0>)
 8001e86:	f00e fbe2 	bl	801064e <HAL_UART_Transmit>
 8001e8a:	e017      	b.n	8001ebc <GetUint16Input+0x90>
		}
		else
		{
			result = 0; //Indicate failure
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			sprintf(s_output, " - Invalid number, valid range %u - %u\n\r", min, max);
 8001e92:	893a      	ldrh	r2, [r7, #8]
 8001e94:	88fb      	ldrh	r3, [r7, #6]
 8001e96:	f107 0014 	add.w	r0, r7, #20
 8001e9a:	490d      	ldr	r1, [pc, #52]	@ (8001ed0 <GetUint16Input+0xa4>)
 8001e9c:	f010 fc96 	bl	80127cc <siprintf>
			HAL_UART_Transmit(&huart3, (uint8_t *) s_output, strlen(s_output), 1000);
 8001ea0:	f107 0314 	add.w	r3, r7, #20
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7fe fa93 	bl	80003d0 <strlen>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	b29a      	uxth	r2, r3
 8001eae:	f107 0114 	add.w	r1, r7, #20
 8001eb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001eb6:	4805      	ldr	r0, [pc, #20]	@ (8001ecc <GetUint16Input+0xa0>)
 8001eb8:	f00e fbc9 	bl	801064e <HAL_UART_Transmit>
		}
	}
	return(result);
 8001ebc:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3780      	adds	r7, #128	@ 0x80
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	08014cb4 	.word	0x08014cb4
 8001ecc:	24000e38 	.word	0x24000e38
 8001ed0:	08014cbc 	.word	0x08014cbc

08001ed4 <HAL_ADC_ErrorCallback>:
//		*number = atoi(s_input);
//	return(pos > 0);
//}

void HAL_ADC_ErrorCallback(ADC_HandleTypeDef* hadc)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
	// ADC1 is master and ADC2 is slave
	if (hadc->Instance == ADC1)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a0e      	ldr	r2, [pc, #56]	@ (8001f1c <HAL_ADC_ErrorCallback+0x48>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d108      	bne.n	8001ef8 <HAL_ADC_ErrorCallback+0x24>
	{
		printNumber("** ERROR ** ADC12 Error Code: ", hadc->ErrorCode, 1);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001eea:	b29b      	uxth	r3, r3
 8001eec:	2201      	movs	r2, #1
 8001eee:	4619      	mov	r1, r3
 8001ef0:	480b      	ldr	r0, [pc, #44]	@ (8001f20 <HAL_ADC_ErrorCallback+0x4c>)
 8001ef2:	f7fe fc9b 	bl	800082c <printNumber>
	}
	else if ((hadc->Instance == ADC3))
	{
		printNumber("** ERROR ** ADC3 Error Code: ", hadc->ErrorCode, 1);
	}
}
 8001ef6:	e00c      	b.n	8001f12 <HAL_ADC_ErrorCallback+0x3e>
	else if ((hadc->Instance == ADC3))
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a09      	ldr	r2, [pc, #36]	@ (8001f24 <HAL_ADC_ErrorCallback+0x50>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d107      	bne.n	8001f12 <HAL_ADC_ErrorCallback+0x3e>
		printNumber("** ERROR ** ADC3 Error Code: ", hadc->ErrorCode, 1);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	2201      	movs	r2, #1
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	4806      	ldr	r0, [pc, #24]	@ (8001f28 <HAL_ADC_ErrorCallback+0x54>)
 8001f0e:	f7fe fc8d 	bl	800082c <printNumber>
}
 8001f12:	bf00      	nop
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	40022000 	.word	0x40022000
 8001f20:	08014ce8 	.word	0x08014ce8
 8001f24:	58026000 	.word	0x58026000
 8001f28:	08014d08 	.word	0x08014d08

08001f2c <HAL_ADC_ConvCpltCallback>:

// ADC conversion and DMA transfer complete
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]

	// ADC1 is master and ADC2 is slave
	if (hadc->Instance == ADC1)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a10      	ldr	r2, [pc, #64]	@ (8001f7c <HAL_ADC_ConvCpltCallback+0x50>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d105      	bne.n	8001f4a <HAL_ADC_ConvCpltCallback+0x1e>
	{
		//HAL_ADCEx_MultiModeStop_DMA(&hadc1);
		doneMeasuringBridgePlasmaADC12(hadc->ErrorCode);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7ff fb76 	bl	8001634 <doneMeasuringBridgePlasmaADC12>
	else
	{
		HAL_UART_Transmit(&huart3, (uint8_t *) "** ERROR ** Unknown ADC\n\r", 25, 1000);
		printCR();
	}
}
 8001f48:	e013      	b.n	8001f72 <HAL_ADC_ConvCpltCallback+0x46>
	else if (hadc->Instance == ADC3)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a0c      	ldr	r2, [pc, #48]	@ (8001f80 <HAL_ADC_ConvCpltCallback+0x54>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d105      	bne.n	8001f60 <HAL_ADC_ConvCpltCallback+0x34>
		doneMeasuringVoltagesTemperaturesADC3(hadc->ErrorCode);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7ff fed9 	bl	8001d10 <doneMeasuringVoltagesTemperaturesADC3>
}
 8001f5e:	e008      	b.n	8001f72 <HAL_ADC_ConvCpltCallback+0x46>
		HAL_UART_Transmit(&huart3, (uint8_t *) "** ERROR ** Unknown ADC\n\r", 25, 1000);
 8001f60:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f64:	2219      	movs	r2, #25
 8001f66:	4907      	ldr	r1, [pc, #28]	@ (8001f84 <HAL_ADC_ConvCpltCallback+0x58>)
 8001f68:	4807      	ldr	r0, [pc, #28]	@ (8001f88 <HAL_ADC_ConvCpltCallback+0x5c>)
 8001f6a:	f00e fb70 	bl	801064e <HAL_UART_Transmit>
		printCR();
 8001f6e:	f7fe fc0b 	bl	8000788 <printCR>
}
 8001f72:	bf00      	nop
 8001f74:	3708      	adds	r7, #8
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	40022000 	.word	0x40022000
 8001f80:	58026000 	.word	0x58026000
 8001f84:	08014d28 	.word	0x08014d28
 8001f88:	24000e38 	.word	0x24000e38

08001f8c <PowerOffLowSupplies>:
//Power Off Supplies in order3.3V switch and 15V
/**
 * returns 1 if power off unsuccessful. 0 on success
 */
char PowerOffLowSupplies(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
	char status;
	if (powerStatus == V500_OFF)
 8001f92:	4b14      	ldr	r3, [pc, #80]	@ (8001fe4 <PowerOffLowSupplies+0x58>)
 8001f94:	881b      	ldrh	r3, [r3, #0]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d118      	bne.n	8001fcc <PowerOffLowSupplies+0x40>
	{
		//Power off 3.3V switch voltage
		HAL_GPIO_WritePin(OUT_3V3_SWITCH_GPIO_Port, OUT_3V3_SWITCH_Pin, GPIO_PIN_SET);
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	2101      	movs	r1, #1
 8001f9e:	4812      	ldr	r0, [pc, #72]	@ (8001fe8 <PowerOffLowSupplies+0x5c>)
 8001fa0:	f009 f966 	bl	800b270 <HAL_GPIO_WritePin>
		supply_status.s3_3V = 0;
 8001fa4:	4b11      	ldr	r3, [pc, #68]	@ (8001fec <PowerOffLowSupplies+0x60>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	701a      	strb	r2, [r3, #0]
		HAL_Delay(1);	//Wait 1msec  TODO - Might need to be changed
 8001faa:	2001      	movs	r0, #1
 8001fac:	f002 ff2a 	bl	8004e04 <HAL_Delay>

		//Power off 15V
		HAL_GPIO_WritePin(OUT_15V_ENABLE_GPIO_Port, OUT_15V_ENABLE_Pin, GPIO_PIN_SET);		//There is an inverter between MCU and the output, thus SET
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	2102      	movs	r1, #2
 8001fb4:	480c      	ldr	r0, [pc, #48]	@ (8001fe8 <PowerOffLowSupplies+0x5c>)
 8001fb6:	f009 f95b 	bl	800b270 <HAL_GPIO_WritePin>
		supply_status.s15V = 0;
 8001fba:	4b0c      	ldr	r3, [pc, #48]	@ (8001fec <PowerOffLowSupplies+0x60>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	705a      	strb	r2, [r3, #1]
		HAL_Delay(1);	//Wait 1msec  TODO - Might need to be changed
 8001fc0:	2001      	movs	r0, #1
 8001fc2:	f002 ff1f 	bl	8004e04 <HAL_Delay>
		status = 0;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	71fb      	strb	r3, [r7, #7]
 8001fca:	e006      	b.n	8001fda <PowerOffLowSupplies+0x4e>
	}
	else
	{
		printString("** ERROR ** PowerOffLowSupplies: 500V is On\n\r");
 8001fcc:	4808      	ldr	r0, [pc, #32]	@ (8001ff0 <PowerOffLowSupplies+0x64>)
 8001fce:	f7fe fbeb 	bl	80007a8 <printString>
		printCR();
 8001fd2:	f7fe fbd9 	bl	8000788 <printCR>
		status = 1;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	71fb      	strb	r3, [r7, #7]
	}
	return status;
 8001fda:	79fb      	ldrb	r3, [r7, #7]
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3708      	adds	r7, #8
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	24000a44 	.word	0x24000a44
 8001fe8:	58020c00 	.word	0x58020c00
 8001fec:	24000a40 	.word	0x24000a40
 8001ff0:	08014d44 	.word	0x08014d44

08001ff4 <PowerOffHighSupplies>:
//Power Off Supply 500V
/**
 * Returns 1 if power off unsuccessful. 0 on success
 */
char PowerOffHighSupplies(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
	char status;
	//Make sure the H-bridge outputs are zero before turning off power
	stopHbridge();
 8001ff8:	f7fe fca6 	bl	8000948 <stopHbridge>

	//Power off 500V
	HAL_GPIO_WritePin(OUT_500V_ENABLE_GPIO_Port, OUT_500V_ENABLE_Pin, GPIO_PIN_SET);	//There is an inverter between MCU and the output, thus SET
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	2101      	movs	r1, #1
 8002000:	480d      	ldr	r0, [pc, #52]	@ (8002038 <PowerOffHighSupplies+0x44>)
 8002002:	f009 f935 	bl	800b270 <HAL_GPIO_WritePin>
	HAL_Delay(1);	//Wait 1msec  TODO - Might need to be changed
 8002006:	2001      	movs	r0, #1
 8002008:	f002 fefc 	bl	8004e04 <HAL_Delay>

	//Disable Line Drive 1
	HAL_GPIO_WritePin(LINE_DRIVER1_ENABLE_GPIO_Port, LINE_DRIVER1_ENABLE_Pin, GPIO_PIN_SET);
 800200c:	2201      	movs	r2, #1
 800200e:	2104      	movs	r1, #4
 8002010:	480a      	ldr	r0, [pc, #40]	@ (800203c <PowerOffHighSupplies+0x48>)
 8002012:	f009 f92d 	bl	800b270 <HAL_GPIO_WritePin>
	HAL_Delay(1);	//Wait 1msec  TODO - Might need to be changed
 8002016:	2001      	movs	r0, #1
 8002018:	f002 fef4 	bl	8004e04 <HAL_Delay>

	//Signal to robot controller all power supplies are inactive.
	HAL_GPIO_WritePin(LED_ACTIVE_GPIO_Port, LED_ACTIVE_Pin, GPIO_PIN_SET);			//There is an inverter between MCU and the output, thus SET
 800201c:	2201      	movs	r2, #1
 800201e:	2101      	movs	r1, #1
 8002020:	4807      	ldr	r0, [pc, #28]	@ (8002040 <PowerOffHighSupplies+0x4c>)
 8002022:	f009 f925 	bl	800b270 <HAL_GPIO_WritePin>

	powerStatus = V500_OFF;
 8002026:	4b07      	ldr	r3, [pc, #28]	@ (8002044 <PowerOffHighSupplies+0x50>)
 8002028:	2200      	movs	r2, #0
 800202a:	801a      	strh	r2, [r3, #0]
	supply_status.sHV = 0;
 800202c:	4b06      	ldr	r3, [pc, #24]	@ (8002048 <PowerOffHighSupplies+0x54>)
 800202e:	2200      	movs	r2, #0
 8002030:	709a      	strb	r2, [r3, #2]
	return 0;
 8002032:	2300      	movs	r3, #0
}
 8002034:	4618      	mov	r0, r3
 8002036:	bd80      	pop	{r7, pc}
 8002038:	58021800 	.word	0x58021800
 800203c:	58020400 	.word	0x58020400
 8002040:	58021000 	.word	0x58021000
 8002044:	24000a44 	.word	0x24000a44
 8002048:	24000a40 	.word	0x24000a40

0800204c <PowerOffSupplies>:

void PowerOffSupplies(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
	PowerOffHighSupplies();
 8002050:	f7ff ffd0 	bl	8001ff4 <PowerOffHighSupplies>
	PowerOffLowSupplies();
 8002054:	f7ff ff9a 	bl	8001f8c <PowerOffLowSupplies>
}
 8002058:	bf00      	nop
 800205a:	bd80      	pop	{r7, pc}

0800205c <PowerOnLowSupplies>:

//Power On Supplies in order 15V, 3.3V switch
//Returns 1 if the power up sequence was successful, and 0 if it failed
int PowerOnLowSupplies(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
	//Power on 15V
	//printString("\n\rPower on 15V - ");
	HAL_GPIO_WritePin(OUT_15V_ENABLE_GPIO_Port, OUT_15V_ENABLE_Pin, GPIO_PIN_RESET);	//There is an inverter between MCU and the output, thus RESET
 8002060:	2200      	movs	r2, #0
 8002062:	2102      	movs	r1, #2
 8002064:	4819      	ldr	r0, [pc, #100]	@ (80020cc <PowerOnLowSupplies+0x70>)
 8002066:	f009 f903 	bl	800b270 <HAL_GPIO_WritePin>
	printString("\n\rPower on 15V - ");
 800206a:	4819      	ldr	r0, [pc, #100]	@ (80020d0 <PowerOnLowSupplies+0x74>)
 800206c:	f7fe fb9c 	bl	80007a8 <printString>
	HAL_Delay(1);	//Wait 1msec  TODO - Might need to be changed
 8002070:	2001      	movs	r0, #1
 8002072:	f002 fec7 	bl	8004e04 <HAL_Delay>

	//Start reading ADC3 channels
	measureVoltagesTemperaturesADC3();
 8002076:	f7ff fe37 	bl	8001ce8 <measureVoltagesTemperaturesADC3>
	//Wait until ADC3 reading is done
	while (sADC.adc3_reading) ;
 800207a:	bf00      	nop
 800207c:	4b15      	ldr	r3, [pc, #84]	@ (80020d4 <PowerOnLowSupplies+0x78>)
 800207e:	f8b3 370c 	ldrh.w	r3, [r3, #1804]	@ 0x70c
 8002082:	b29b      	uxth	r3, r3
 8002084:	2b00      	cmp	r3, #0
 8002086:	d1f9      	bne.n	800207c <PowerOnLowSupplies+0x20>

	//Check 15V voltage
	if (sADC.adc3_data[ADC3_15V] >= sADC3threshold[ADC3_15V])
 8002088:	4b12      	ldr	r3, [pc, #72]	@ (80020d4 <PowerOnLowSupplies+0x78>)
 800208a:	f8b3 24b2 	ldrh.w	r2, [r3, #1202]	@ 0x4b2
 800208e:	4b12      	ldr	r3, [pc, #72]	@ (80020d8 <PowerOnLowSupplies+0x7c>)
 8002090:	885b      	ldrh	r3, [r3, #2]
 8002092:	429a      	cmp	r2, r3
 8002094:	d312      	bcc.n	80020bc <PowerOnLowSupplies+0x60>
	{
		printString("Ok");
 8002096:	4811      	ldr	r0, [pc, #68]	@ (80020dc <PowerOnLowSupplies+0x80>)
 8002098:	f7fe fb86 	bl	80007a8 <printString>
		supply_status.s15V = 1;
 800209c:	4b10      	ldr	r3, [pc, #64]	@ (80020e0 <PowerOnLowSupplies+0x84>)
 800209e:	2201      	movs	r2, #1
 80020a0:	705a      	strb	r2, [r3, #1]
		PowerOffLowSupplies();
		return(0);
	}

	//Power on 3.3V switch voltage
	printString("\n\rPower on 3.3V switch");
 80020a2:	4810      	ldr	r0, [pc, #64]	@ (80020e4 <PowerOnLowSupplies+0x88>)
 80020a4:	f7fe fb80 	bl	80007a8 <printString>
	HAL_GPIO_WritePin(OUT_3V3_SWITCH_GPIO_Port, OUT_3V3_SWITCH_Pin, GPIO_PIN_RESET);
 80020a8:	2200      	movs	r2, #0
 80020aa:	2101      	movs	r1, #1
 80020ac:	4807      	ldr	r0, [pc, #28]	@ (80020cc <PowerOnLowSupplies+0x70>)
 80020ae:	f009 f8df 	bl	800b270 <HAL_GPIO_WritePin>
	HAL_Delay(1);	//Wait 1msec  TODO - Might need to be changed
 80020b2:	2001      	movs	r0, #1
 80020b4:	f002 fea6 	bl	8004e04 <HAL_Delay>

	return(1);
 80020b8:	2301      	movs	r3, #1
 80020ba:	e005      	b.n	80020c8 <PowerOnLowSupplies+0x6c>
		printString("Fail");
 80020bc:	480a      	ldr	r0, [pc, #40]	@ (80020e8 <PowerOnLowSupplies+0x8c>)
 80020be:	f7fe fb73 	bl	80007a8 <printString>
		PowerOffLowSupplies();
 80020c2:	f7ff ff63 	bl	8001f8c <PowerOffLowSupplies>
		return(0);
 80020c6:	2300      	movs	r3, #0
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	58020c00 	.word	0x58020c00
 80020d0:	08014d74 	.word	0x08014d74
 80020d4:	24000330 	.word	0x24000330
 80020d8:	24000004 	.word	0x24000004
 80020dc:	08014d88 	.word	0x08014d88
 80020e0:	24000a40 	.word	0x24000a40
 80020e4:	08014d94 	.word	0x08014d94
 80020e8:	08014d8c 	.word	0x08014d8c

080020ec <PowerOnHighSupplies>:

//Power On Supply 500V
//Returns 1 if the power up was successful, and 0 if it failed
int PowerOnHighSupplies(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
	stopHbridge(); 	//Make sure the H-bridge outputs are zero before enabling the line driver
 80020f0:	f7fe fc2a 	bl	8000948 <stopHbridge>

	//Enable Line Drive 1
	printString("\n\rEnable Line Drive 1");
 80020f4:	481d      	ldr	r0, [pc, #116]	@ (800216c <PowerOnHighSupplies+0x80>)
 80020f6:	f7fe fb57 	bl	80007a8 <printString>
	HAL_GPIO_WritePin(LINE_DRIVER1_ENABLE_GPIO_Port, LINE_DRIVER1_ENABLE_Pin, GPIO_PIN_RESET);
 80020fa:	2200      	movs	r2, #0
 80020fc:	2104      	movs	r1, #4
 80020fe:	481c      	ldr	r0, [pc, #112]	@ (8002170 <PowerOnHighSupplies+0x84>)
 8002100:	f009 f8b6 	bl	800b270 <HAL_GPIO_WritePin>
	HAL_Delay(1);	//Wait 1msec  TODO - Might need to be changed
 8002104:	2001      	movs	r0, #1
 8002106:	f002 fe7d 	bl	8004e04 <HAL_Delay>

	//Power on 500V
	printString("\n\rPower on 500V - ");
 800210a:	481a      	ldr	r0, [pc, #104]	@ (8002174 <PowerOnHighSupplies+0x88>)
 800210c:	f7fe fb4c 	bl	80007a8 <printString>
	HAL_GPIO_WritePin(OUT_500V_ENABLE_GPIO_Port, OUT_500V_ENABLE_Pin, GPIO_PIN_RESET);	//There is an inverter between MCU and the output, thus RESET
 8002110:	2200      	movs	r2, #0
 8002112:	2101      	movs	r1, #1
 8002114:	4818      	ldr	r0, [pc, #96]	@ (8002178 <PowerOnHighSupplies+0x8c>)
 8002116:	f009 f8ab 	bl	800b270 <HAL_GPIO_WritePin>
	HAL_Delay(1);	//Wait 1msec  TODO - Might need to be changed
 800211a:	2001      	movs	r0, #1
 800211c:	f002 fe72 	bl	8004e04 <HAL_Delay>

	//Start reading ADC3 channels
	measureVoltagesTemperaturesADC3();
 8002120:	f7ff fde2 	bl	8001ce8 <measureVoltagesTemperaturesADC3>
	//Wait until ADC reading is done
	while (sADC.adc3_reading) ;
 8002124:	bf00      	nop
 8002126:	4b15      	ldr	r3, [pc, #84]	@ (800217c <PowerOnHighSupplies+0x90>)
 8002128:	f8b3 370c 	ldrh.w	r3, [r3, #1804]	@ 0x70c
 800212c:	b29b      	uxth	r3, r3
 800212e:	2b00      	cmp	r3, #0
 8002130:	d1f9      	bne.n	8002126 <PowerOnHighSupplies+0x3a>

	//Check 500V voltage
	if (sADC.adc3_data[ADC3_500VDC] >= sADC3threshold[ADC3_500VDC])
 8002132:	4b12      	ldr	r3, [pc, #72]	@ (800217c <PowerOnHighSupplies+0x90>)
 8002134:	f8b3 24ba 	ldrh.w	r2, [r3, #1210]	@ 0x4ba
 8002138:	4b11      	ldr	r3, [pc, #68]	@ (8002180 <PowerOnHighSupplies+0x94>)
 800213a:	895b      	ldrh	r3, [r3, #10]
 800213c:	429a      	cmp	r2, r3
 800213e:	d306      	bcc.n	800214e <PowerOnHighSupplies+0x62>
	{
		printString("Ok");
 8002140:	4810      	ldr	r0, [pc, #64]	@ (8002184 <PowerOnHighSupplies+0x98>)
 8002142:	f7fe fb31 	bl	80007a8 <printString>
		supply_status.sHV = 1;
 8002146:	4b10      	ldr	r3, [pc, #64]	@ (8002188 <PowerOnHighSupplies+0x9c>)
 8002148:	2201      	movs	r2, #1
 800214a:	709a      	strb	r2, [r3, #2]
 800214c:	e002      	b.n	8002154 <PowerOnHighSupplies+0x68>
	}
	else
	{
		//printString("Fail");
		printString("debug");
 800214e:	480f      	ldr	r0, [pc, #60]	@ (800218c <PowerOnHighSupplies+0xa0>)
 8002150:	f7fe fb2a 	bl	80007a8 <printString>
		//PowerOffHighSupplies();
		//return(0);
	}

	//Signal to robot controller all power supplies are active
	HAL_GPIO_WritePin(LED_ACTIVE_GPIO_Port, LED_ACTIVE_Pin, GPIO_PIN_RESET);	//There is an inverter between MCU and the output, thus RESET
 8002154:	2200      	movs	r2, #0
 8002156:	2101      	movs	r1, #1
 8002158:	480d      	ldr	r0, [pc, #52]	@ (8002190 <PowerOnHighSupplies+0xa4>)
 800215a:	f009 f889 	bl	800b270 <HAL_GPIO_WritePin>

	powerStatus = V500_ON;
 800215e:	4b0d      	ldr	r3, [pc, #52]	@ (8002194 <PowerOnHighSupplies+0xa8>)
 8002160:	2201      	movs	r2, #1
 8002162:	801a      	strh	r2, [r3, #0]

	return(1);
 8002164:	2301      	movs	r3, #1
}
 8002166:	4618      	mov	r0, r3
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	08014dac 	.word	0x08014dac
 8002170:	58020400 	.word	0x58020400
 8002174:	08014dc4 	.word	0x08014dc4
 8002178:	58021800 	.word	0x58021800
 800217c:	24000330 	.word	0x24000330
 8002180:	24000004 	.word	0x24000004
 8002184:	08014d88 	.word	0x08014d88
 8002188:	24000a40 	.word	0x24000a40
 800218c:	08014dd8 	.word	0x08014dd8
 8002190:	58021000 	.word	0x58021000
 8002194:	24000a44 	.word	0x24000a44

08002198 <HAL_GPIO_EXTI_Callback>:


// GPIO interrupt handler
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	4603      	mov	r3, r0
 80021a0:	80fb      	strh	r3, [r7, #6]
	if (sFlashConfig.mode == RUN_MODE)
 80021a2:	4b07      	ldr	r3, [pc, #28]	@ (80021c0 <HAL_GPIO_EXTI_Callback+0x28>)
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d105      	bne.n	80021b6 <HAL_GPIO_EXTI_Callback+0x1e>
	{
		// Power off request received
		if(GPIO_Pin == POWER_OFF_IRQ_Pin)
 80021aa:	88fb      	ldrh	r3, [r7, #6]
 80021ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80021b0:	d101      	bne.n	80021b6 <HAL_GPIO_EXTI_Callback+0x1e>
			PowerOffSupplies();
 80021b2:	f7ff ff4b 	bl	800204c <PowerOffSupplies>
	}
}
 80021b6:	bf00      	nop
 80021b8:	3708      	adds	r7, #8
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	24000a48 	.word	0x24000a48

080021c4 <InitializeConfigMenu>:

// Initialize the UART3 configuration menu
static void InitializeConfigMenu(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
	int item = 0;
 80021ca:	2300      	movs	r3, #0
 80021cc:	607b      	str	r3, [r7, #4]

	config_menu[item++] = "\n\rPlasma Driver Configuration Menu";
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	1c5a      	adds	r2, r3, #1
 80021d2:	607a      	str	r2, [r7, #4]
 80021d4:	4a0c      	ldr	r2, [pc, #48]	@ (8002208 <InitializeConfigMenu+0x44>)
 80021d6:	490d      	ldr	r1, [pc, #52]	@ (800220c <InitializeConfigMenu+0x48>)
 80021d8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	config_menu[item++] = "   m: Change mode (Test/Run)";
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	1c5a      	adds	r2, r3, #1
 80021e0:	607a      	str	r2, [r7, #4]
 80021e2:	4a09      	ldr	r2, [pc, #36]	@ (8002208 <InitializeConfigMenu+0x44>)
 80021e4:	490a      	ldr	r1, [pc, #40]	@ (8002210 <InitializeConfigMenu+0x4c>)
 80021e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	if (item > CONFIG_MENU_SIZE)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2b02      	cmp	r3, #2
 80021ee:	dd06      	ble.n	80021fe <InitializeConfigMenu+0x3a>
		HAL_UART_Transmit(&huart3, (uint8_t *) "\n\rIncrease CONFIG_MENU_SIZE", 20, 1000);
 80021f0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021f4:	2214      	movs	r2, #20
 80021f6:	4907      	ldr	r1, [pc, #28]	@ (8002214 <InitializeConfigMenu+0x50>)
 80021f8:	4807      	ldr	r0, [pc, #28]	@ (8002218 <InitializeConfigMenu+0x54>)
 80021fa:	f00e fa28 	bl	801064e <HAL_UART_Transmit>

}
 80021fe:	bf00      	nop
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	24000328 	.word	0x24000328
 800220c:	08014de0 	.word	0x08014de0
 8002210:	08014e04 	.word	0x08014e04
 8002214:	08014e24 	.word	0x08014e24
 8002218:	24000e38 	.word	0x24000e38

0800221c <InitializeMenu>:

// Initialize the UART3 menu
static void InitializeMenu(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
	int item = 0;
 8002222:	2300      	movs	r3, #0
 8002224:	607b      	str	r3, [r7, #4]

	//Clear previous menu
	for (int i=0; i < MAX_MENU_SIZE; ++i)
 8002226:	2300      	movs	r3, #0
 8002228:	603b      	str	r3, [r7, #0]
 800222a:	e007      	b.n	800223c <InitializeMenu+0x20>
	{
		menu[i] = "";
 800222c:	4a4f      	ldr	r2, [pc, #316]	@ (800236c <InitializeMenu+0x150>)
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	494f      	ldr	r1, [pc, #316]	@ (8002370 <InitializeMenu+0x154>)
 8002232:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i=0; i < MAX_MENU_SIZE; ++i)
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	3301      	adds	r3, #1
 800223a:	603b      	str	r3, [r7, #0]
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	2b0d      	cmp	r3, #13
 8002240:	ddf4      	ble.n	800222c <InitializeMenu+0x10>
	}

	if (sFlashConfig.mode == TEST_MODE)
 8002242:	4b4c      	ldr	r3, [pc, #304]	@ (8002374 <InitializeMenu+0x158>)
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d162      	bne.n	8002310 <InitializeMenu+0xf4>
	{
		menu[item++] = "\n\rPlasma Driver TEST Menu";
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	1c5a      	adds	r2, r3, #1
 800224e:	607a      	str	r2, [r7, #4]
 8002250:	4a46      	ldr	r2, [pc, #280]	@ (800236c <InitializeMenu+0x150>)
 8002252:	4949      	ldr	r1, [pc, #292]	@ (8002378 <InitializeMenu+0x15c>)
 8002254:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		menu[item++] = "   p: Power on supplies";
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	1c5a      	adds	r2, r3, #1
 800225c:	607a      	str	r2, [r7, #4]
 800225e:	4a43      	ldr	r2, [pc, #268]	@ (800236c <InitializeMenu+0x150>)
 8002260:	4946      	ldr	r1, [pc, #280]	@ (800237c <InitializeMenu+0x160>)
 8002262:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		menu[item++] = "   o: Power off supplies";
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	1c5a      	adds	r2, r3, #1
 800226a:	607a      	str	r2, [r7, #4]
 800226c:	4a3f      	ldr	r2, [pc, #252]	@ (800236c <InitializeMenu+0x150>)
 800226e:	4944      	ldr	r1, [pc, #272]	@ (8002380 <InitializeMenu+0x164>)
 8002270:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		menu[item++] = "   s: Start/stop driving H-Bridge";
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	1c5a      	adds	r2, r3, #1
 8002278:	607a      	str	r2, [r7, #4]
 800227a:	4a3c      	ldr	r2, [pc, #240]	@ (800236c <InitializeMenu+0x150>)
 800227c:	4941      	ldr	r1, [pc, #260]	@ (8002384 <InitializeMenu+0x168>)
 800227e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		menu[item++] = "   f: Set H-bridge frequency (Hz)";
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	1c5a      	adds	r2, r3, #1
 8002286:	607a      	str	r2, [r7, #4]
 8002288:	4a38      	ldr	r2, [pc, #224]	@ (800236c <InitializeMenu+0x150>)
 800228a:	493f      	ldr	r1, [pc, #252]	@ (8002388 <InitializeMenu+0x16c>)
 800228c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		menu[item++] = "   d: Set H-bridge dead time (%)";
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	1c5a      	adds	r2, r3, #1
 8002294:	607a      	str	r2, [r7, #4]
 8002296:	4a35      	ldr	r2, [pc, #212]	@ (800236c <InitializeMenu+0x150>)
 8002298:	493c      	ldr	r1, [pc, #240]	@ (800238c <InitializeMenu+0x170>)
 800229a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		menu[item++] = "   a: Start ADC1 and ADC2 measurement";
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	1c5a      	adds	r2, r3, #1
 80022a2:	607a      	str	r2, [r7, #4]
 80022a4:	4a31      	ldr	r2, [pc, #196]	@ (800236c <InitializeMenu+0x150>)
 80022a6:	493a      	ldr	r1, [pc, #232]	@ (8002390 <InitializeMenu+0x174>)
 80022a8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		menu[item++] = "   b: Start ADC3 measurement";
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	1c5a      	adds	r2, r3, #1
 80022b0:	607a      	str	r2, [r7, #4]
 80022b2:	4a2e      	ldr	r2, [pc, #184]	@ (800236c <InitializeMenu+0x150>)
 80022b4:	4937      	ldr	r1, [pc, #220]	@ (8002394 <InitializeMenu+0x178>)
 80022b6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		menu[item++] = "   q: Frequency correction";
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	1c5a      	adds	r2, r3, #1
 80022be:	607a      	str	r2, [r7, #4]
 80022c0:	4a2a      	ldr	r2, [pc, #168]	@ (800236c <InitializeMenu+0x150>)
 80022c2:	4935      	ldr	r1, [pc, #212]	@ (8002398 <InitializeMenu+0x17c>)
 80022c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		menu[item++] = "   z: Debug output (On/Off)";
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	1c5a      	adds	r2, r3, #1
 80022cc:	607a      	str	r2, [r7, #4]
 80022ce:	4a27      	ldr	r2, [pc, #156]	@ (800236c <InitializeMenu+0x150>)
 80022d0:	4932      	ldr	r1, [pc, #200]	@ (800239c <InitializeMenu+0x180>)
 80022d2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		menu[item++] = "   c: Show/Change configuration";
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	1c5a      	adds	r2, r3, #1
 80022da:	607a      	str	r2, [r7, #4]
 80022dc:	4a23      	ldr	r2, [pc, #140]	@ (800236c <InitializeMenu+0x150>)
 80022de:	4930      	ldr	r1, [pc, #192]	@ (80023a0 <InitializeMenu+0x184>)
 80022e0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		menu[item++] = "   t: Test GPIO";
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	1c5a      	adds	r2, r3, #1
 80022e8:	607a      	str	r2, [r7, #4]
 80022ea:	4a20      	ldr	r2, [pc, #128]	@ (800236c <InitializeMenu+0x150>)
 80022ec:	492d      	ldr	r1, [pc, #180]	@ (80023a4 <InitializeMenu+0x188>)
 80022ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		menu[item++] = "   y: Auto Frequency Adjustment";
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	1c5a      	adds	r2, r3, #1
 80022f6:	607a      	str	r2, [r7, #4]
 80022f8:	4a1c      	ldr	r2, [pc, #112]	@ (800236c <InitializeMenu+0x150>)
 80022fa:	492b      	ldr	r1, [pc, #172]	@ (80023a8 <InitializeMenu+0x18c>)
 80022fc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		menu[item++] = "   u: Auto Voltage Adjustment";
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	1c5a      	adds	r2, r3, #1
 8002304:	607a      	str	r2, [r7, #4]
 8002306:	4a19      	ldr	r2, [pc, #100]	@ (800236c <InitializeMenu+0x150>)
 8002308:	4928      	ldr	r1, [pc, #160]	@ (80023ac <InitializeMenu+0x190>)
 800230a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800230e:	e019      	b.n	8002344 <InitializeMenu+0x128>
	}
	else if ((sFlashConfig.mode == RUN_MODE))
 8002310:	4b18      	ldr	r3, [pc, #96]	@ (8002374 <InitializeMenu+0x158>)
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	2b01      	cmp	r3, #1
 8002316:	d10e      	bne.n	8002336 <InitializeMenu+0x11a>
	{
		menu[item++] = "\n\rPlasma Driver RUN Menu";
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	1c5a      	adds	r2, r3, #1
 800231c:	607a      	str	r2, [r7, #4]
 800231e:	4a13      	ldr	r2, [pc, #76]	@ (800236c <InitializeMenu+0x150>)
 8002320:	4923      	ldr	r1, [pc, #140]	@ (80023b0 <InitializeMenu+0x194>)
 8002322:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		menu[item++] = "   c: Show/Change current configuration";
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	1c5a      	adds	r2, r3, #1
 800232a:	607a      	str	r2, [r7, #4]
 800232c:	4a0f      	ldr	r2, [pc, #60]	@ (800236c <InitializeMenu+0x150>)
 800232e:	4921      	ldr	r1, [pc, #132]	@ (80023b4 <InitializeMenu+0x198>)
 8002330:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8002334:	e006      	b.n	8002344 <InitializeMenu+0x128>
	}
	else
	{
		menu[item++] = "\n\rERROR SETTING UP MENU";
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	1c5a      	adds	r2, r3, #1
 800233a:	607a      	str	r2, [r7, #4]
 800233c:	4a0b      	ldr	r2, [pc, #44]	@ (800236c <InitializeMenu+0x150>)
 800233e:	491e      	ldr	r1, [pc, #120]	@ (80023b8 <InitializeMenu+0x19c>)
 8002340:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
	menu_size = item;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	b29a      	uxth	r2, r3
 8002348:	4b1c      	ldr	r3, [pc, #112]	@ (80023bc <InitializeMenu+0x1a0>)
 800234a:	801a      	strh	r2, [r3, #0]

	if (menu_size> MAX_MENU_SIZE)
 800234c:	4b1b      	ldr	r3, [pc, #108]	@ (80023bc <InitializeMenu+0x1a0>)
 800234e:	881b      	ldrh	r3, [r3, #0]
 8002350:	2b0e      	cmp	r3, #14
 8002352:	d906      	bls.n	8002362 <InitializeMenu+0x146>
		HAL_UART_Transmit(&huart3, (uint8_t *) "\n\rIncrease MENU_SIZE", 20, 1000);
 8002354:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002358:	2214      	movs	r2, #20
 800235a:	4919      	ldr	r1, [pc, #100]	@ (80023c0 <InitializeMenu+0x1a4>)
 800235c:	4819      	ldr	r0, [pc, #100]	@ (80023c4 <InitializeMenu+0x1a8>)
 800235e:	f00e f976 	bl	801064e <HAL_UART_Transmit>

}
 8002362:	bf00      	nop
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	240002ec 	.word	0x240002ec
 8002370:	08014e40 	.word	0x08014e40
 8002374:	24000a48 	.word	0x24000a48
 8002378:	08014e44 	.word	0x08014e44
 800237c:	08014e60 	.word	0x08014e60
 8002380:	08014e78 	.word	0x08014e78
 8002384:	08014e94 	.word	0x08014e94
 8002388:	08014eb8 	.word	0x08014eb8
 800238c:	08014edc 	.word	0x08014edc
 8002390:	08014f00 	.word	0x08014f00
 8002394:	08014f28 	.word	0x08014f28
 8002398:	08014f48 	.word	0x08014f48
 800239c:	08014f64 	.word	0x08014f64
 80023a0:	08014f80 	.word	0x08014f80
 80023a4:	08014fa0 	.word	0x08014fa0
 80023a8:	08014fb0 	.word	0x08014fb0
 80023ac:	08014fd0 	.word	0x08014fd0
 80023b0:	08014ff0 	.word	0x08014ff0
 80023b4:	0801500c 	.word	0x0801500c
 80023b8:	08015034 	.word	0x08015034
 80023bc:	24000324 	.word	0x24000324
 80023c0:	0801504c 	.word	0x0801504c
 80023c4:	24000e38 	.word	0x24000e38

080023c8 <ShowChangeConfigFlash>:

// Show configuration. Add option to change configuration
void ShowChangeConfigFlash(void)
{
 80023c8:	b590      	push	{r4, r7, lr}
 80023ca:	b085      	sub	sp, #20
 80023cc:	af00      	add	r7, sp, #0
	uint16_t aYes;
	uint16_t mode;
	char input;

	printConfigFlash();
 80023ce:	f7fe fa01 	bl	80007d4 <printConfigFlash>
	printString("\n\rChange configuration (0:No 1:Yes)? ");
 80023d2:	482e      	ldr	r0, [pc, #184]	@ (800248c <ShowChangeConfigFlash+0xc4>)
 80023d4:	f7fe f9e8 	bl	80007a8 <printString>
	if (GetUint16Input(&aYes, 1, 0, 1))
 80023d8:	f107 000a 	add.w	r0, r7, #10
 80023dc:	2301      	movs	r3, #1
 80023de:	2200      	movs	r2, #0
 80023e0:	2101      	movs	r1, #1
 80023e2:	f7ff fd23 	bl	8001e2c <GetUint16Input>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d04b      	beq.n	8002484 <ShowChangeConfigFlash+0xbc>
	{
		if (aYes)
 80023ec:	897b      	ldrh	r3, [r7, #10]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d048      	beq.n	8002484 <ShowChangeConfigFlash+0xbc>
		{
			for (int i=0; i<CONFIG_MENU_SIZE; i++)
 80023f2:	2300      	movs	r3, #0
 80023f4:	60fb      	str	r3, [r7, #12]
 80023f6:	e017      	b.n	8002428 <ShowChangeConfigFlash+0x60>
			{
				HAL_UART_Transmit(&huart3, (uint8_t *) config_menu[i], strlen(config_menu[i]), 1000);
 80023f8:	4a25      	ldr	r2, [pc, #148]	@ (8002490 <ShowChangeConfigFlash+0xc8>)
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8002400:	4a23      	ldr	r2, [pc, #140]	@ (8002490 <ShowChangeConfigFlash+0xc8>)
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002408:	4618      	mov	r0, r3
 800240a:	f7fd ffe1 	bl	80003d0 <strlen>
 800240e:	4603      	mov	r3, r0
 8002410:	b29a      	uxth	r2, r3
 8002412:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002416:	4621      	mov	r1, r4
 8002418:	481e      	ldr	r0, [pc, #120]	@ (8002494 <ShowChangeConfigFlash+0xcc>)
 800241a:	f00e f918 	bl	801064e <HAL_UART_Transmit>
				printCR();
 800241e:	f7fe f9b3 	bl	8000788 <printCR>
			for (int i=0; i<CONFIG_MENU_SIZE; i++)
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	3301      	adds	r3, #1
 8002426:	60fb      	str	r3, [r7, #12]
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2b01      	cmp	r3, #1
 800242c:	dde4      	ble.n	80023f8 <ShowChangeConfigFlash+0x30>
			}
			printCR();
 800242e:	f7fe f9ab 	bl	8000788 <printCR>

			//Wait for user input
			if (HAL_UART_Receive(&huart3, (uint8_t *) &input, 1, 60000) == HAL_OK)
 8002432:	1df9      	adds	r1, r7, #7
 8002434:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8002438:	2201      	movs	r2, #1
 800243a:	4816      	ldr	r0, [pc, #88]	@ (8002494 <ShowChangeConfigFlash+0xcc>)
 800243c:	f00e f995 	bl	801076a <HAL_UART_Receive>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d11e      	bne.n	8002484 <ShowChangeConfigFlash+0xbc>
			{
				switch (input)
 8002446:	79fb      	ldrb	r3, [r7, #7]
 8002448:	2b6d      	cmp	r3, #109	@ 0x6d
 800244a:	d11b      	bne.n	8002484 <ShowChangeConfigFlash+0xbc>
				{
					case 'm': //Change mode
						printString("\n\rChange mode (0:Test 1:Run)? ");
 800244c:	4812      	ldr	r0, [pc, #72]	@ (8002498 <ShowChangeConfigFlash+0xd0>)
 800244e:	f7fe f9ab 	bl	80007a8 <printString>
						if (GetUint16Input(&mode, 1, 0, 1))
 8002452:	f107 0008 	add.w	r0, r7, #8
 8002456:	2301      	movs	r3, #1
 8002458:	2200      	movs	r2, #0
 800245a:	2101      	movs	r1, #1
 800245c:	f7ff fce6 	bl	8001e2c <GetUint16Input>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d00d      	beq.n	8002482 <ShowChangeConfigFlash+0xba>
						{   // Data entry valid
							if (sFlashConfig.mode != mode)
 8002466:	4b0d      	ldr	r3, [pc, #52]	@ (800249c <ShowChangeConfigFlash+0xd4>)
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	461a      	mov	r2, r3
 800246c:	893b      	ldrh	r3, [r7, #8]
 800246e:	429a      	cmp	r2, r3
 8002470:	d007      	beq.n	8002482 <ShowChangeConfigFlash+0xba>
							{
								sFlashConfig.mode = mode;
 8002472:	893b      	ldrh	r3, [r7, #8]
 8002474:	b2da      	uxtb	r2, r3
 8002476:	4b09      	ldr	r3, [pc, #36]	@ (800249c <ShowChangeConfigFlash+0xd4>)
 8002478:	701a      	strb	r2, [r3, #0]
								InitializeMenu();
 800247a:	f7ff fecf 	bl	800221c <InitializeMenu>
								writeConfigFlash();
 800247e:	f7fe f939 	bl	80006f4 <writeConfigFlash>
							}
						}
					break;
 8002482:	bf00      	nop
				}
			}
		}
	}
}
 8002484:	bf00      	nop
 8002486:	3714      	adds	r7, #20
 8002488:	46bd      	mov	sp, r7
 800248a:	bd90      	pop	{r4, r7, pc}
 800248c:	08015064 	.word	0x08015064
 8002490:	24000328 	.word	0x24000328
 8002494:	24000e38 	.word	0x24000e38
 8002498:	0801508c 	.word	0x0801508c
 800249c:	24000a48 	.word	0x24000a48

080024a0 <testGPIO>:

//Test GPIO settings
void testGPIO(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0

		printString("\n\rClear LED_GREEN");
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
		GetUint16Input(&aYes, 1, 0, 1);
*/
}
 80024a4:	bf00      	nop
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr

080024ae <RunModeAction>:

// Action table for the run mode menu
static void RunModeAction(char input)
{
 80024ae:	b580      	push	{r7, lr}
 80024b0:	b082      	sub	sp, #8
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	4603      	mov	r3, r0
 80024b6:	71fb      	strb	r3, [r7, #7]
	switch (input)
 80024b8:	79fb      	ldrb	r3, [r7, #7]
 80024ba:	2b63      	cmp	r3, #99	@ 0x63
 80024bc:	d102      	bne.n	80024c4 <RunModeAction+0x16>
	{
		case 'c': //Show/Change current configuration
			ShowChangeConfigFlash();
 80024be:	f7ff ff83 	bl	80023c8 <ShowChangeConfigFlash>
			break;
 80024c2:	bf00      	nop
	}
}
 80024c4:	bf00      	nop
 80024c6:	3708      	adds	r7, #8
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}

080024cc <TestModeAction>:

// Action table for the test mode menu
static void TestModeAction(char input)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b09c      	sub	sp, #112	@ 0x70
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	4603      	mov	r3, r0
 80024d4:	71fb      	strb	r3, [r7, #7]
	switch (input)
 80024d6:	79fb      	ldrb	r3, [r7, #7]
 80024d8:	3b61      	subs	r3, #97	@ 0x61
 80024da:	2b19      	cmp	r3, #25
 80024dc:	f200 80fd 	bhi.w	80026da <TestModeAction+0x20e>
 80024e0:	a201      	add	r2, pc, #4	@ (adr r2, 80024e8 <TestModeAction+0x1c>)
 80024e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024e6:	bf00      	nop
 80024e8:	08002587 	.word	0x08002587
 80024ec:	080025af 	.word	0x080025af
 80024f0:	0800268d 	.word	0x0800268d
 80024f4:	080025f1 	.word	0x080025f1
 80024f8:	080026db 	.word	0x080026db
 80024fc:	080025c7 	.word	0x080025c7
 8002500:	080026db 	.word	0x080026db
 8002504:	080026db 	.word	0x080026db
 8002508:	080026db 	.word	0x080026db
 800250c:	080026db 	.word	0x080026db
 8002510:	080026db 	.word	0x080026db
 8002514:	080026db 	.word	0x080026db
 8002518:	080026db 	.word	0x080026db
 800251c:	080026db 	.word	0x080026db
 8002520:	0800257b 	.word	0x0800257b
 8002524:	08002551 	.word	0x08002551
 8002528:	0800263d 	.word	0x0800263d
 800252c:	080026db 	.word	0x080026db
 8002530:	08002617 	.word	0x08002617
 8002534:	08002693 	.word	0x08002693
 8002538:	0800269f 	.word	0x0800269f
 800253c:	080026db 	.word	0x080026db
 8002540:	080026db 	.word	0x080026db
 8002544:	080026db 	.word	0x080026db
 8002548:	08002699 	.word	0x08002699
 800254c:	0800266b 	.word	0x0800266b
	{
		case 'p': //Power supplies on
			if (powerStatus == V500_OFF)
 8002550:	4b64      	ldr	r3, [pc, #400]	@ (80026e4 <TestModeAction+0x218>)
 8002552:	881b      	ldrh	r3, [r3, #0]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d10c      	bne.n	8002572 <TestModeAction+0xa6>
			{
				if (PowerOnHighSupplies() == POWERON_FAILED)
 8002558:	f7ff fdc8 	bl	80020ec <PowerOnHighSupplies>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d103      	bne.n	800256a <TestModeAction+0x9e>
				{
					printString("\n\rPower on failed\n\r");
 8002562:	4861      	ldr	r0, [pc, #388]	@ (80026e8 <TestModeAction+0x21c>)
 8002564:	f7fe f920 	bl	80007a8 <printString>
			}
			else
			{
				printString("\n\rPower supplies are on\n\r");
			}
			break;
 8002568:	e0b7      	b.n	80026da <TestModeAction+0x20e>
					printString("\n\rPower on succeeded\n\r");
 800256a:	4860      	ldr	r0, [pc, #384]	@ (80026ec <TestModeAction+0x220>)
 800256c:	f7fe f91c 	bl	80007a8 <printString>
			break;
 8002570:	e0b3      	b.n	80026da <TestModeAction+0x20e>
				printString("\n\rPower supplies are on\n\r");
 8002572:	485f      	ldr	r0, [pc, #380]	@ (80026f0 <TestModeAction+0x224>)
 8002574:	f7fe f918 	bl	80007a8 <printString>
			break;
 8002578:	e0af      	b.n	80026da <TestModeAction+0x20e>

		case 'o': //Power supplies off
			printString("\n\rPower off supplies\n\r");
 800257a:	485e      	ldr	r0, [pc, #376]	@ (80026f4 <TestModeAction+0x228>)
 800257c:	f7fe f914 	bl	80007a8 <printString>
			PowerOffHighSupplies();
 8002580:	f7ff fd38 	bl	8001ff4 <PowerOffHighSupplies>
			break;
 8002584:	e0a9      	b.n	80026da <TestModeAction+0x20e>

		case 'a': //Start ADC1 and ADC2 analog voltage measurement
			if (sHbridge.on)
 8002586:	4b5c      	ldr	r3, [pc, #368]	@ (80026f8 <TestModeAction+0x22c>)
 8002588:	881b      	ldrh	r3, [r3, #0]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d00b      	beq.n	80025a6 <TestModeAction+0xda>
			{
				//Setup to read ADC1 and ADC2 channels
				//Reading will start at TIM1 CH1 0->1 interrupt
				measureBridgePlasmaADC12();
 800258e:	f7fe fffb 	bl	8001588 <measureBridgePlasmaADC12>
				//Wait until ADC3 reading is done
				while (sADC.adc12_reading) ;
 8002592:	bf00      	nop
 8002594:	4b59      	ldr	r3, [pc, #356]	@ (80026fc <TestModeAction+0x230>)
 8002596:	f8b3 370e 	ldrh.w	r3, [r3, #1806]	@ 0x70e
 800259a:	b29b      	uxth	r3, r3
 800259c:	2b00      	cmp	r3, #0
 800259e:	d1f9      	bne.n	8002594 <TestModeAction+0xc8>
				//Print ADC3 data on UART3
				printADC12data();
 80025a0:	f7fe fd6e 	bl	8001080 <printADC12data>
			}
			else
			{
				printString("\n\r ---- H-Bridge needs to be on");
			}
			break;
 80025a4:	e099      	b.n	80026da <TestModeAction+0x20e>
				printString("\n\r ---- H-Bridge needs to be on");
 80025a6:	4856      	ldr	r0, [pc, #344]	@ (8002700 <TestModeAction+0x234>)
 80025a8:	f7fe f8fe 	bl	80007a8 <printString>
			break;
 80025ac:	e095      	b.n	80026da <TestModeAction+0x20e>

		case 'b': //Start ADC3 analog voltage measurement
				//Start reading ADC3 channels
				measureVoltagesTemperaturesADC3();
 80025ae:	f7ff fb9b 	bl	8001ce8 <measureVoltagesTemperaturesADC3>
				//Wait until ADC3 reading is done
				while (sADC.adc3_reading) ;
 80025b2:	bf00      	nop
 80025b4:	4b51      	ldr	r3, [pc, #324]	@ (80026fc <TestModeAction+0x230>)
 80025b6:	f8b3 370c 	ldrh.w	r3, [r3, #1804]	@ 0x70c
 80025ba:	b29b      	uxth	r3, r3
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d1f9      	bne.n	80025b4 <TestModeAction+0xe8>
				//Print ADC3 data on UART3
				printADC3data();
 80025c0:	f7ff fb4c 	bl	8001c5c <printADC3data>
			break;
 80025c4:	e089      	b.n	80026da <TestModeAction+0x20e>

		case 'f': //Enter frequency (Hz)
			printHbridgeData();
 80025c6:	f7fe f9ed 	bl	80009a4 <printHbridgeData>
			printString("\n\rEnter frequency (Hz): ");
 80025ca:	484e      	ldr	r0, [pc, #312]	@ (8002704 <TestModeAction+0x238>)
 80025cc:	f7fe f8ec 	bl	80007a8 <printString>
			if (GetUint16Input(&sHbridge.frequency, 1, MIN_FREQUENCY, MAX_FREQUENCY))
 80025d0:	f64f 53e8 	movw	r3, #65000	@ 0xfde8
 80025d4:	f643 2298 	movw	r2, #15000	@ 0x3a98
 80025d8:	2101      	movs	r1, #1
 80025da:	484b      	ldr	r0, [pc, #300]	@ (8002708 <TestModeAction+0x23c>)
 80025dc:	f7ff fc26 	bl	8001e2c <GetUint16Input>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d070      	beq.n	80026c8 <TestModeAction+0x1fc>
			{   // Data entry valid
				programHbridge();
 80025e6:	f7fe fa07 	bl	80009f8 <programHbridge>
				printHbridgeData();
 80025ea:	f7fe f9db 	bl	80009a4 <printHbridgeData>
			}
			break;
 80025ee:	e06b      	b.n	80026c8 <TestModeAction+0x1fc>

		case 'd': //Enter dead time (%)
			printHbridgeData();
 80025f0:	f7fe f9d8 	bl	80009a4 <printHbridgeData>
			printString("\n\rEnter dead time (%): ");
 80025f4:	4845      	ldr	r0, [pc, #276]	@ (800270c <TestModeAction+0x240>)
 80025f6:	f7fe f8d7 	bl	80007a8 <printString>
			if (GetUint16Input(&sHbridge.deadtime, 1, MIN_DEADTIME, MAX_DEADTIME))
 80025fa:	2328      	movs	r3, #40	@ 0x28
 80025fc:	2201      	movs	r2, #1
 80025fe:	2101      	movs	r1, #1
 8002600:	4843      	ldr	r0, [pc, #268]	@ (8002710 <TestModeAction+0x244>)
 8002602:	f7ff fc13 	bl	8001e2c <GetUint16Input>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d05f      	beq.n	80026cc <TestModeAction+0x200>
			{   // Data entry valid
				programHbridge();
 800260c:	f7fe f9f4 	bl	80009f8 <programHbridge>
				printHbridgeData();
 8002610:	f7fe f9c8 	bl	80009a4 <printHbridgeData>
			}
			break;
 8002614:	e05a      	b.n	80026cc <TestModeAction+0x200>

		case 's': //Start/stop driving H-bridge
			printHbridgeData();
 8002616:	f7fe f9c5 	bl	80009a4 <printHbridgeData>
			printString("\n\rDrive H-bridge 1:Yes 0:No : ");
 800261a:	483e      	ldr	r0, [pc, #248]	@ (8002714 <TestModeAction+0x248>)
 800261c:	f7fe f8c4 	bl	80007a8 <printString>
			if (GetUint16Input(&sHbridge.on, 1, 0, 1))
 8002620:	2301      	movs	r3, #1
 8002622:	2200      	movs	r2, #0
 8002624:	2101      	movs	r1, #1
 8002626:	4834      	ldr	r0, [pc, #208]	@ (80026f8 <TestModeAction+0x22c>)
 8002628:	f7ff fc00 	bl	8001e2c <GetUint16Input>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d04e      	beq.n	80026d0 <TestModeAction+0x204>
			{   // Data entry valid
				programHbridge();
 8002632:	f7fe f9e1 	bl	80009f8 <programHbridge>
				printHbridgeData();
 8002636:	f7fe f9b5 	bl	80009a4 <printHbridgeData>
			}
			break;
 800263a:	e049      	b.n	80026d0 <TestModeAction+0x204>

		case 'q': //Frequency correction
			int16_t freqCorr;
			if (freqCorrection(&freqCorr))
 800263c:	f107 036e 	add.w	r3, r7, #110	@ 0x6e
 8002640:	4618      	mov	r0, r3
 8002642:	f7fe fe6b 	bl	800131c <freqCorrection>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d043      	beq.n	80026d4 <TestModeAction+0x208>
			{
				char text[100];
				sprintf(text, "\n\rFrequency correction: %i", (int) freqCorr);
 800264c:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	@ 0x6e
 8002650:	461a      	mov	r2, r3
 8002652:	f107 0308 	add.w	r3, r7, #8
 8002656:	4930      	ldr	r1, [pc, #192]	@ (8002718 <TestModeAction+0x24c>)
 8002658:	4618      	mov	r0, r3
 800265a:	f010 f8b7 	bl	80127cc <siprintf>
				printString(text);
 800265e:	f107 0308 	add.w	r3, r7, #8
 8002662:	4618      	mov	r0, r3
 8002664:	f7fe f8a0 	bl	80007a8 <printString>
			}
			break;
 8002668:	e034      	b.n	80026d4 <TestModeAction+0x208>

		case 'z': //Debug output
			printNumber("\n\rCurrent Debug output: ", debug, 0);
 800266a:	4b2c      	ldr	r3, [pc, #176]	@ (800271c <TestModeAction+0x250>)
 800266c:	881b      	ldrh	r3, [r3, #0]
 800266e:	2200      	movs	r2, #0
 8002670:	4619      	mov	r1, r3
 8002672:	482b      	ldr	r0, [pc, #172]	@ (8002720 <TestModeAction+0x254>)
 8002674:	f7fe f8da 	bl	800082c <printNumber>
			printString("\n\rSet Debug output 1:On 0:Off : ");
 8002678:	482a      	ldr	r0, [pc, #168]	@ (8002724 <TestModeAction+0x258>)
 800267a:	f7fe f895 	bl	80007a8 <printString>
			GetUint16Input(&debug, 1, 0, 1);
 800267e:	2301      	movs	r3, #1
 8002680:	2200      	movs	r2, #0
 8002682:	2101      	movs	r1, #1
 8002684:	4825      	ldr	r0, [pc, #148]	@ (800271c <TestModeAction+0x250>)
 8002686:	f7ff fbd1 	bl	8001e2c <GetUint16Input>
			break;
 800268a:	e026      	b.n	80026da <TestModeAction+0x20e>

		case 'c': //Show/Change current configuration
			ShowChangeConfigFlash();
 800268c:	f7ff fe9c 	bl	80023c8 <ShowChangeConfigFlash>
			break;
 8002690:	e023      	b.n	80026da <TestModeAction+0x20e>

		case 't': //Test GPIO
			testGPIO();
 8002692:	f7ff ff05 	bl	80024a0 <testGPIO>
			break;
 8002696:	e020      	b.n	80026da <TestModeAction+0x20e>

		case 'y': //Auto Freq Adjust
			autoFreqAdj();
 8002698:	f7ff f902 	bl	80018a0 <autoFreqAdj>
			break;
 800269c:	e01d      	b.n	80026da <TestModeAction+0x20e>
		case 'u': //Auto Freq Adjust
			printString("Desired Voltage: ");
 800269e:	4822      	ldr	r0, [pc, #136]	@ (8002728 <TestModeAction+0x25c>)
 80026a0:	f7fe f882 	bl	80007a8 <printString>
			uint16_t userVoltage;
			//Max and min valid voltages
			if (GetUint16Input(&userVoltage, 1, 0, 5000))
 80026a4:	f107 006c 	add.w	r0, r7, #108	@ 0x6c
 80026a8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80026ac:	2200      	movs	r2, #0
 80026ae:	2101      	movs	r1, #1
 80026b0:	f7ff fbbc 	bl	8001e2c <GetUint16Input>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d00e      	beq.n	80026d8 <TestModeAction+0x20c>
			{   // Data entry valid
				autoVoltageAdj(userVoltage);
 80026ba:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80026be:	b21b      	sxth	r3, r3
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7ff f953 	bl	800196c <autoVoltageAdj>
			}
			break;
 80026c6:	e007      	b.n	80026d8 <TestModeAction+0x20c>
			break;
 80026c8:	bf00      	nop
 80026ca:	e006      	b.n	80026da <TestModeAction+0x20e>
			break;
 80026cc:	bf00      	nop
 80026ce:	e004      	b.n	80026da <TestModeAction+0x20e>
			break;
 80026d0:	bf00      	nop
 80026d2:	e002      	b.n	80026da <TestModeAction+0x20e>
			break;
 80026d4:	bf00      	nop
 80026d6:	e000      	b.n	80026da <TestModeAction+0x20e>
			break;
 80026d8:	bf00      	nop
	}
}
 80026da:	bf00      	nop
 80026dc:	3770      	adds	r7, #112	@ 0x70
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	24000a44 	.word	0x24000a44
 80026e8:	080150ac 	.word	0x080150ac
 80026ec:	080150c0 	.word	0x080150c0
 80026f0:	080150d8 	.word	0x080150d8
 80026f4:	080150f4 	.word	0x080150f4
 80026f8:	2400001c 	.word	0x2400001c
 80026fc:	24000330 	.word	0x24000330
 8002700:	0801510c 	.word	0x0801510c
 8002704:	0801512c 	.word	0x0801512c
 8002708:	2400001e 	.word	0x2400001e
 800270c:	08015148 	.word	0x08015148
 8002710:	24000020 	.word	0x24000020
 8002714:	08015160 	.word	0x08015160
 8002718:	08015180 	.word	0x08015180
 800271c:	24000000 	.word	0x24000000
 8002720:	0801519c 	.word	0x0801519c
 8002724:	080151b8 	.word	0x080151b8
 8002728:	080151dc 	.word	0x080151dc

0800272c <adjust_plasma>:

/**
 * Auto frequency and voltage adjustment routine modified for remote control via gui
 */
void adjust_plasma(char log, int voltage)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b086      	sub	sp, #24
 8002730:	af00      	add	r7, sp, #0
 8002732:	4603      	mov	r3, r0
 8002734:	6039      	str	r1, [r7, #0]
 8002736:	71fb      	strb	r3, [r7, #7]

	//Start timer24 which is used to time when each ADC measurement is captured
	HAL_TIM_Base_Start(&htim24);
 8002738:	483c      	ldr	r0, [pc, #240]	@ (800282c <adjust_plasma+0x100>)
 800273a:	f00c f9ab 	bl	800ea94 <HAL_TIM_Base_Start>


	uint32_t startTime = __HAL_TIM_GET_COUNTER(&htim24);//TIM24->CNT;
 800273e:	4b3b      	ldr	r3, [pc, #236]	@ (800282c <adjust_plasma+0x100>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002744:	617b      	str	r3, [r7, #20]
	measureBridgePlasmaADC12();
 8002746:	f7fe ff1f 	bl	8001588 <measureBridgePlasmaADC12>
	//Wait until ADC3 reading is done
	while (sADC.adc12_reading);
 800274a:	bf00      	nop
 800274c:	4b38      	ldr	r3, [pc, #224]	@ (8002830 <adjust_plasma+0x104>)
 800274e:	f8b3 370e 	ldrh.w	r3, [r3, #1806]	@ 0x70e
 8002752:	b29b      	uxth	r3, r3
 8002754:	2b00      	cmp	r3, #0
 8002756:	d1f9      	bne.n	800274c <adjust_plasma+0x20>
	uint32_t stopTime = __HAL_TIM_GET_COUNTER(&htim24);//TIM24->CNT;
 8002758:	4b34      	ldr	r3, [pc, #208]	@ (800282c <adjust_plasma+0x100>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800275e:	613b      	str	r3, [r7, #16]


	//Calculate delta f
	int16_t freqCorr;
	freqCorrection(&freqCorr);
 8002760:	f107 030e 	add.w	r3, r7, #14
 8002764:	4618      	mov	r0, r3
 8002766:	f7fe fdd9 	bl	800131c <freqCorrection>



	if (sHbridge.frequency + freqCorr > MAX_FREQUENCY)
 800276a:	4b32      	ldr	r3, [pc, #200]	@ (8002834 <adjust_plasma+0x108>)
 800276c:	885b      	ldrh	r3, [r3, #2]
 800276e:	461a      	mov	r2, r3
 8002770:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002774:	4413      	add	r3, r2
 8002776:	f64f 52e8 	movw	r2, #65000	@ 0xfde8
 800277a:	4293      	cmp	r3, r2
 800277c:	dd04      	ble.n	8002788 <adjust_plasma+0x5c>
	{   // Calculated freq is higher than max
		sHbridge.frequency = MAX_FREQUENCY;
 800277e:	4b2d      	ldr	r3, [pc, #180]	@ (8002834 <adjust_plasma+0x108>)
 8002780:	f64f 52e8 	movw	r2, #65000	@ 0xfde8
 8002784:	805a      	strh	r2, [r3, #2]
 8002786:	e017      	b.n	80027b8 <adjust_plasma+0x8c>
	}
	else if (sHbridge.frequency + freqCorr < MIN_FREQUENCY)
 8002788:	4b2a      	ldr	r3, [pc, #168]	@ (8002834 <adjust_plasma+0x108>)
 800278a:	885b      	ldrh	r3, [r3, #2]
 800278c:	461a      	mov	r2, r3
 800278e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002792:	4413      	add	r3, r2
 8002794:	f643 2297 	movw	r2, #14999	@ 0x3a97
 8002798:	4293      	cmp	r3, r2
 800279a:	dc04      	bgt.n	80027a6 <adjust_plasma+0x7a>
	{
		sHbridge.frequency = MIN_FREQUENCY;
 800279c:	4b25      	ldr	r3, [pc, #148]	@ (8002834 <adjust_plasma+0x108>)
 800279e:	f643 2298 	movw	r2, #15000	@ 0x3a98
 80027a2:	805a      	strh	r2, [r3, #2]
 80027a4:	e008      	b.n	80027b8 <adjust_plasma+0x8c>
	}
	else
	{
		sHbridge.frequency = sHbridge.frequency + freqCorr;
 80027a6:	4b23      	ldr	r3, [pc, #140]	@ (8002834 <adjust_plasma+0x108>)
 80027a8:	885a      	ldrh	r2, [r3, #2]
 80027aa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80027ae:	b29b      	uxth	r3, r3
 80027b0:	4413      	add	r3, r2
 80027b2:	b29a      	uxth	r2, r3
 80027b4:	4b1f      	ldr	r3, [pc, #124]	@ (8002834 <adjust_plasma+0x108>)
 80027b6:	805a      	strh	r2, [r3, #2]


	/*
	 * Voltage correction section
	 */
	if (voltage != -1) {
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80027be:	d028      	beq.n	8002812 <adjust_plasma+0xe6>
		int16_t voltageCorr;
		voltageCorrection(voltage, &voltageCorr);
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	b21b      	sxth	r3, r3
 80027c4:	f107 020c 	add.w	r2, r7, #12
 80027c8:	4611      	mov	r1, r2
 80027ca:	4618      	mov	r0, r3
 80027cc:	f7fe fe68 	bl	80014a0 <voltageCorrection>


		if (sHbridge.deadtime + voltageCorr > MAX_DEADTIME)
 80027d0:	4b18      	ldr	r3, [pc, #96]	@ (8002834 <adjust_plasma+0x108>)
 80027d2:	889b      	ldrh	r3, [r3, #4]
 80027d4:	461a      	mov	r2, r3
 80027d6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80027da:	4413      	add	r3, r2
 80027dc:	2b28      	cmp	r3, #40	@ 0x28
 80027de:	dd03      	ble.n	80027e8 <adjust_plasma+0xbc>
		{   // Calculated voltage is higher than max
			sHbridge.deadtime = MAX_DEADTIME;
 80027e0:	4b14      	ldr	r3, [pc, #80]	@ (8002834 <adjust_plasma+0x108>)
 80027e2:	2228      	movs	r2, #40	@ 0x28
 80027e4:	809a      	strh	r2, [r3, #4]
 80027e6:	e014      	b.n	8002812 <adjust_plasma+0xe6>
		}
		else if (sHbridge.deadtime + voltageCorr < MIN_DEADTIME)
 80027e8:	4b12      	ldr	r3, [pc, #72]	@ (8002834 <adjust_plasma+0x108>)
 80027ea:	889b      	ldrh	r3, [r3, #4]
 80027ec:	461a      	mov	r2, r3
 80027ee:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80027f2:	4413      	add	r3, r2
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	dc03      	bgt.n	8002800 <adjust_plasma+0xd4>
		{
			sHbridge.deadtime = MIN_DEADTIME;
 80027f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002834 <adjust_plasma+0x108>)
 80027fa:	2201      	movs	r2, #1
 80027fc:	809a      	strh	r2, [r3, #4]
 80027fe:	e008      	b.n	8002812 <adjust_plasma+0xe6>
		}
		else
		{
			sHbridge.deadtime = sHbridge.deadtime + voltageCorr;
 8002800:	4b0c      	ldr	r3, [pc, #48]	@ (8002834 <adjust_plasma+0x108>)
 8002802:	889a      	ldrh	r2, [r3, #4]
 8002804:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002808:	b29b      	uxth	r3, r3
 800280a:	4413      	add	r3, r2
 800280c:	b29a      	uxth	r2, r3
 800280e:	4b09      	ldr	r3, [pc, #36]	@ (8002834 <adjust_plasma+0x108>)
 8002810:	809a      	strh	r2, [r3, #4]
		}
	}

	programHbridge();
 8002812:	f7fe f8f1 	bl	80009f8 <programHbridge>

	//Print current ADC data
	if (log == 1) {
 8002816:	79fb      	ldrb	r3, [r7, #7]
 8002818:	2b01      	cmp	r3, #1
 800281a:	d103      	bne.n	8002824 <adjust_plasma+0xf8>
		printHbridgeDatalogging(startTime, stopTime);
 800281c:	6939      	ldr	r1, [r7, #16]
 800281e:	6978      	ldr	r0, [r7, #20]
 8002820:	f7fe ff5e 	bl	80016e0 <printHbridgeDatalogging>
	}


}
 8002824:	bf00      	nop
 8002826:	3718      	adds	r7, #24
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	24001048 	.word	0x24001048
 8002830:	24000330 	.word	0x24000330
 8002834:	2400001c 	.word	0x2400001c

08002838 <start_plasma>:


/**
 * Starts plasma and writes the log header if applicable
 */
void start_plasma(char log_flag) {
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
 800283e:	4603      	mov	r3, r0
 8002840:	71fb      	strb	r3, [r7, #7]
	if (log_flag == 1) {
 8002842:	79fb      	ldrb	r3, [r7, #7]
 8002844:	2b01      	cmp	r3, #1
 8002846:	d104      	bne.n	8002852 <start_plasma+0x1a>
		printString("Time(us),Freq (Hz),Deadtime (%),Bridge I,VplaL1,VplaL2,VbriS1,VbriS2");
 8002848:	480b      	ldr	r0, [pc, #44]	@ (8002878 <start_plasma+0x40>)
 800284a:	f7fd ffad 	bl	80007a8 <printString>
		printCR();
 800284e:	f7fd ff9b 	bl	8000788 <printCR>
	}

	PowerOnHighSupplies();
 8002852:	f7ff fc4b 	bl	80020ec <PowerOnHighSupplies>

	sHbridge.deadtime = 1;
 8002856:	4b09      	ldr	r3, [pc, #36]	@ (800287c <start_plasma+0x44>)
 8002858:	2201      	movs	r2, #1
 800285a:	809a      	strh	r2, [r3, #4]
	sHbridge.frequency = 45000;
 800285c:	4b07      	ldr	r3, [pc, #28]	@ (800287c <start_plasma+0x44>)
 800285e:	f64a 72c8 	movw	r2, #45000	@ 0xafc8
 8002862:	805a      	strh	r2, [r3, #2]
	sHbridge.on = 1;
 8002864:	4b05      	ldr	r3, [pc, #20]	@ (800287c <start_plasma+0x44>)
 8002866:	2201      	movs	r2, #1
 8002868:	801a      	strh	r2, [r3, #0]
	programHbridge();
 800286a:	f7fe f8c5 	bl	80009f8 <programHbridge>

}
 800286e:	bf00      	nop
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	08014b8c 	.word	0x08014b8c
 800287c:	2400001c 	.word	0x2400001c

08002880 <stop_plasma>:


/**
 * Shuts down plasma and places system in a safe state (powers down HV)
 */
void stop_plasma() {
 8002880:	b580      	push	{r7, lr}
 8002882:	af00      	add	r7, sp, #0
	sHbridge.on = 0;
 8002884:	4b04      	ldr	r3, [pc, #16]	@ (8002898 <stop_plasma+0x18>)
 8002886:	2200      	movs	r2, #0
 8002888:	801a      	strh	r2, [r3, #0]
	programHbridge();
 800288a:	f7fe f8b5 	bl	80009f8 <programHbridge>
	PowerOffHighSupplies();
 800288e:	f7ff fbb1 	bl	8001ff4 <PowerOffHighSupplies>
}
 8002892:	bf00      	nop
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	2400001c 	.word	0x2400001c

0800289c <init_rc_state>:
typedef struct rc_state rc_state;

/**
 * Creates and returns an initialized rc_state
 */
static rc_state init_rc_state() {
 800289c:	b490      	push	{r4, r7}
 800289e:	b086      	sub	sp, #24
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
	rc_state ret_state;
	ret_state.state = IDLE;
 80028a4:	2300      	movs	r3, #0
 80028a6:	723b      	strb	r3, [r7, #8]
	ret_state.logging = 0;
 80028a8:	2300      	movs	r3, #0
 80028aa:	727b      	strb	r3, [r7, #9]
	ret_state.log_rate = 0; //no limit on log rate
 80028ac:	2300      	movs	r3, #0
 80028ae:	60fb      	str	r3, [r7, #12]
	ret_state.rate_counter = 0;
 80028b0:	2300      	movs	r3, #0
 80028b2:	613b      	str	r3, [r7, #16]
	ret_state.voltage = -1; //-1 means no voltage correction
 80028b4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80028b8:	617b      	str	r3, [r7, #20]

	return ret_state;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	461c      	mov	r4, r3
 80028be:	f107 0308 	add.w	r3, r7, #8
 80028c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80028c8:	6878      	ldr	r0, [r7, #4]
 80028ca:	3718      	adds	r7, #24
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bc90      	pop	{r4, r7}
 80028d0:	4770      	bx	lr
	...

080028d4 <init_rc>:


/**
 * Print a string to UART acknowledging remote control
 */
static void init_rc() {
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
	printString("~");
 80028d8:	4802      	ldr	r0, [pc, #8]	@ (80028e4 <init_rc+0x10>)
 80028da:	f7fd ff65 	bl	80007a8 <printString>
}
 80028de:	bf00      	nop
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	080151f0 	.word	0x080151f0

080028e8 <querySupply>:

/**
 * Checks status of queried power supply. Prints status to UART
 */
static void querySupply(char *input) {
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
	if (strcmp(input, "15") == 0)
 80028f0:	491d      	ldr	r1, [pc, #116]	@ (8002968 <querySupply+0x80>)
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f7fd fd0c 	bl	8000310 <strcmp>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d10b      	bne.n	8002916 <querySupply+0x2e>
	{
		if (supply_status.s15V) {
 80028fe:	4b1b      	ldr	r3, [pc, #108]	@ (800296c <querySupply+0x84>)
 8002900:	785b      	ldrb	r3, [r3, #1]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d003      	beq.n	800290e <querySupply+0x26>
			printString("on");
 8002906:	481a      	ldr	r0, [pc, #104]	@ (8002970 <querySupply+0x88>)
 8002908:	f7fd ff4e 	bl	80007a8 <printString>
		} else {
			printString("off");
		}

	}
}
 800290c:	e028      	b.n	8002960 <querySupply+0x78>
			printString("off");
 800290e:	4819      	ldr	r0, [pc, #100]	@ (8002974 <querySupply+0x8c>)
 8002910:	f7fd ff4a 	bl	80007a8 <printString>
}
 8002914:	e024      	b.n	8002960 <querySupply+0x78>
	} else if (strcmp(input, "3.3") == 0) {
 8002916:	4918      	ldr	r1, [pc, #96]	@ (8002978 <querySupply+0x90>)
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	f7fd fcf9 	bl	8000310 <strcmp>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d10b      	bne.n	800293c <querySupply+0x54>
		if (supply_status.s3_3V) {
 8002924:	4b11      	ldr	r3, [pc, #68]	@ (800296c <querySupply+0x84>)
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d003      	beq.n	8002934 <querySupply+0x4c>
			printString("on");
 800292c:	4810      	ldr	r0, [pc, #64]	@ (8002970 <querySupply+0x88>)
 800292e:	f7fd ff3b 	bl	80007a8 <printString>
}
 8002932:	e015      	b.n	8002960 <querySupply+0x78>
			printString("off");
 8002934:	480f      	ldr	r0, [pc, #60]	@ (8002974 <querySupply+0x8c>)
 8002936:	f7fd ff37 	bl	80007a8 <printString>
}
 800293a:	e011      	b.n	8002960 <querySupply+0x78>
	} else if (strcmp(input, "hv") == 0) {
 800293c:	490f      	ldr	r1, [pc, #60]	@ (800297c <querySupply+0x94>)
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f7fd fce6 	bl	8000310 <strcmp>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d10a      	bne.n	8002960 <querySupply+0x78>
		if (supply_status.sHV) {
 800294a:	4b08      	ldr	r3, [pc, #32]	@ (800296c <querySupply+0x84>)
 800294c:	789b      	ldrb	r3, [r3, #2]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d003      	beq.n	800295a <querySupply+0x72>
			printString("on");
 8002952:	4807      	ldr	r0, [pc, #28]	@ (8002970 <querySupply+0x88>)
 8002954:	f7fd ff28 	bl	80007a8 <printString>
}
 8002958:	e002      	b.n	8002960 <querySupply+0x78>
			printString("off");
 800295a:	4806      	ldr	r0, [pc, #24]	@ (8002974 <querySupply+0x8c>)
 800295c:	f7fd ff24 	bl	80007a8 <printString>
}
 8002960:	bf00      	nop
 8002962:	3708      	adds	r7, #8
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}
 8002968:	080151f4 	.word	0x080151f4
 800296c:	24000a40 	.word	0x24000a40
 8002970:	080151f8 	.word	0x080151f8
 8002974:	080151fc 	.word	0x080151fc
 8002978:	08015200 	.word	0x08015200
 800297c:	08015204 	.word	0x08015204

08002980 <toggleSupply>:

/**
 * Toggles the specified supply, returns the new
 * status of the supply via a char = {0, 1}
 */
static char toggleSupply(char *input) {
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
	char status;
	if (strcmp(input, "lv") == 0)
 8002988:	4916      	ldr	r1, [pc, #88]	@ (80029e4 <toggleSupply+0x64>)
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f7fd fcc0 	bl	8000310 <strcmp>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d10d      	bne.n	80029b2 <toggleSupply+0x32>
	{
		if (supply_status.s3_3V) {
 8002996:	4b14      	ldr	r3, [pc, #80]	@ (80029e8 <toggleSupply+0x68>)
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d004      	beq.n	80029a8 <toggleSupply+0x28>
			status = PowerOffLowSupplies();
 800299e:	f7ff faf5 	bl	8001f8c <PowerOffLowSupplies>
 80029a2:	4603      	mov	r3, r0
 80029a4:	73fb      	strb	r3, [r7, #15]
 80029a6:	e018      	b.n	80029da <toggleSupply+0x5a>
		} else {
			status = PowerOnLowSupplies();
 80029a8:	f7ff fb58 	bl	800205c <PowerOnLowSupplies>
 80029ac:	4603      	mov	r3, r0
 80029ae:	73fb      	strb	r3, [r7, #15]
 80029b0:	e013      	b.n	80029da <toggleSupply+0x5a>
		}

	} else if (strcmp(input, "hv") == 0) {
 80029b2:	490e      	ldr	r1, [pc, #56]	@ (80029ec <toggleSupply+0x6c>)
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	f7fd fcab 	bl	8000310 <strcmp>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d10c      	bne.n	80029da <toggleSupply+0x5a>
		if (supply_status.sHV) {
 80029c0:	4b09      	ldr	r3, [pc, #36]	@ (80029e8 <toggleSupply+0x68>)
 80029c2:	789b      	ldrb	r3, [r3, #2]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d004      	beq.n	80029d2 <toggleSupply+0x52>
			status = PowerOffHighSupplies();
 80029c8:	f7ff fb14 	bl	8001ff4 <PowerOffHighSupplies>
 80029cc:	4603      	mov	r3, r0
 80029ce:	73fb      	strb	r3, [r7, #15]
 80029d0:	e003      	b.n	80029da <toggleSupply+0x5a>
		} else {
			status = PowerOnHighSupplies();
 80029d2:	f7ff fb8b 	bl	80020ec <PowerOnHighSupplies>
 80029d6:	4603      	mov	r3, r0
 80029d8:	73fb      	strb	r3, [r7, #15]
		}

	}

	return status;
 80029da:	7bfb      	ldrb	r3, [r7, #15]
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3710      	adds	r7, #16
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	08015208 	.word	0x08015208
 80029e8:	24000a40 	.word	0x24000a40
 80029ec:	08015204 	.word	0x08015204

080029f0 <remoteControl>:
/**
 * This routine is entered when the remote control signal is received
 * handles datalogging and accepting control commands from uart
 */
static void remoteControl()
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b0aa      	sub	sp, #168	@ 0xa8
 80029f4:	af00      	add	r7, sp, #0
	rc_state current_state = init_rc_state();
 80029f6:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 80029fa:	4618      	mov	r0, r3
 80029fc:	f7ff ff4e 	bl	800289c <init_rc_state>
	while (1)
	{
		char input[100];

		//Check for input and update state accordingly
		if (HAL_UART_Receive(&huart3, (uint8_t *) &input, 1, 1) == HAL_OK)
 8002a00:	4639      	mov	r1, r7
 8002a02:	2301      	movs	r3, #1
 8002a04:	2201      	movs	r2, #1
 8002a06:	48c4      	ldr	r0, [pc, #784]	@ (8002d18 <remoteControl+0x328>)
 8002a08:	f00d feaf 	bl	801076a <HAL_UART_Receive>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	f040 8154 	bne.w	8002cbc <remoteControl+0x2cc>
		{
			switch (input[0])
 8002a14:	783b      	ldrb	r3, [r7, #0]
 8002a16:	3b61      	subs	r3, #97	@ 0x61
 8002a18:	2b1d      	cmp	r3, #29
 8002a1a:	f200 814f 	bhi.w	8002cbc <remoteControl+0x2cc>
 8002a1e:	a201      	add	r2, pc, #4	@ (adr r2, 8002a24 <remoteControl+0x34>)
 8002a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a24:	08002c8d 	.word	0x08002c8d
 8002a28:	08002cbd 	.word	0x08002cbd
 8002a2c:	08002cbd 	.word	0x08002cbd
 8002a30:	08002b2d 	.word	0x08002b2d
 8002a34:	08002cbd 	.word	0x08002cbd
 8002a38:	08002c19 	.word	0x08002c19
 8002a3c:	08002cbd 	.word	0x08002cbd
 8002a40:	08002cbd 	.word	0x08002cbd
 8002a44:	08002cbd 	.word	0x08002cbd
 8002a48:	08002cbd 	.word	0x08002cbd
 8002a4c:	08002cbd 	.word	0x08002cbd
 8002a50:	08002c93 	.word	0x08002c93
 8002a54:	08002cbd 	.word	0x08002cbd
 8002a58:	08002cbd 	.word	0x08002cbd
 8002a5c:	08002cbd 	.word	0x08002cbd
 8002a60:	08002aa3 	.word	0x08002aa3
 8002a64:	08002cbd 	.word	0x08002cbd
 8002a68:	08002cbd 	.word	0x08002cbd
 8002a6c:	08002aef 	.word	0x08002aef
 8002a70:	08002cbd 	.word	0x08002cbd
 8002a74:	08002cbd 	.word	0x08002cbd
 8002a78:	08002bb3 	.word	0x08002bb3
 8002a7c:	08002cbd 	.word	0x08002cbd
 8002a80:	08002cbd 	.word	0x08002cbd
 8002a84:	08002cbd 	.word	0x08002cbd
 8002a88:	08002cbd 	.word	0x08002cbd
 8002a8c:	08002cbd 	.word	0x08002cbd
 8002a90:	08002cbd 	.word	0x08002cbd
 8002a94:	08002cbd 	.word	0x08002cbd
 8002a98:	08002a9d 	.word	0x08002a9d
			{
				//Initialization Query
				case '~':
					init_rc();
 8002a9c:	f7ff ff1a 	bl	80028d4 <init_rc>
					break;
 8002aa0:	e10c      	b.n	8002cbc <remoteControl+0x2cc>

				//power supply related query/command
				case 'p':
					char supply[3];
					supply[0] = input[1];
 8002aa2:	787b      	ldrb	r3, [r7, #1]
 8002aa4:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
					supply[1] = input[2];
 8002aa8:	78bb      	ldrb	r3, [r7, #2]
 8002aaa:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d
					supply[2] = input[3];
 8002aae:	78fb      	ldrb	r3, [r7, #3]
 8002ab0:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e
					if (input[1] == '?')
 8002ab4:	787b      	ldrb	r3, [r7, #1]
 8002ab6:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ab8:	d105      	bne.n	8002ac6 <remoteControl+0xd6>
					{
						querySupply(supply);
 8002aba:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7ff ff12 	bl	80028e8 <querySupply>
							printString("on");
						} else {
							printString("off");
						}
					}
					break;
 8002ac4:	e0f3      	b.n	8002cae <remoteControl+0x2be>
					} else if (input[1] ==  '!')
 8002ac6:	787b      	ldrb	r3, [r7, #1]
 8002ac8:	2b21      	cmp	r3, #33	@ 0x21
 8002aca:	f040 80f0 	bne.w	8002cae <remoteControl+0x2be>
						if (toggleSupply(supply)) {
 8002ace:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7ff ff54 	bl	8002980 <toggleSupply>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d003      	beq.n	8002ae6 <remoteControl+0xf6>
							printString("on");
 8002ade:	488f      	ldr	r0, [pc, #572]	@ (8002d1c <remoteControl+0x32c>)
 8002ae0:	f7fd fe62 	bl	80007a8 <printString>
					break;
 8002ae4:	e0e3      	b.n	8002cae <remoteControl+0x2be>
							printString("off");
 8002ae6:	488e      	ldr	r0, [pc, #568]	@ (8002d20 <remoteControl+0x330>)
 8002ae8:	f7fd fe5e 	bl	80007a8 <printString>
					break;
 8002aec:	e0df      	b.n	8002cae <remoteControl+0x2be>

				//start plasma related command
				case 's':

					//Query plasma status
					if (input[1] == '?') {
 8002aee:	787b      	ldrb	r3, [r7, #1]
 8002af0:	2b3f      	cmp	r3, #63	@ 0x3f
 8002af2:	d10b      	bne.n	8002b0c <remoteControl+0x11c>
						if (current_state.state != IDLE) {
 8002af4:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d003      	beq.n	8002b04 <remoteControl+0x114>
							printString("on");
 8002afc:	4887      	ldr	r0, [pc, #540]	@ (8002d1c <remoteControl+0x32c>)
 8002afe:	f7fd fe53 	bl	80007a8 <printString>
						} else {
							current_state.state = STOP;
						}
					}

					break;
 8002b02:	e0d6      	b.n	8002cb2 <remoteControl+0x2c2>
							printString("off");
 8002b04:	4886      	ldr	r0, [pc, #536]	@ (8002d20 <remoteControl+0x330>)
 8002b06:	f7fd fe4f 	bl	80007a8 <printString>
					break;
 8002b0a:	e0d2      	b.n	8002cb2 <remoteControl+0x2c2>
					} else if (input[1] == '!') { //Toggle plasma state
 8002b0c:	787b      	ldrb	r3, [r7, #1]
 8002b0e:	2b21      	cmp	r3, #33	@ 0x21
 8002b10:	f040 80cf 	bne.w	8002cb2 <remoteControl+0x2c2>
						if (current_state.state == IDLE) {
 8002b14:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d103      	bne.n	8002b24 <remoteControl+0x134>
							current_state.state = STRIKE;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
					break;
 8002b22:	e0c6      	b.n	8002cb2 <remoteControl+0x2c2>
							current_state.state = STOP;
 8002b24:	2303      	movs	r3, #3
 8002b26:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
					break;
 8002b2a:	e0c2      	b.n	8002cb2 <remoteControl+0x2c2>

				//query/modify deadtime
				case 'd':

					if (input[1] == '?'){
 8002b2c:	787b      	ldrb	r3, [r7, #1]
 8002b2e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002b30:	d10e      	bne.n	8002b50 <remoteControl+0x160>
						char output[2];
						sprintf(output, "%d", sHbridge.deadtime);
 8002b32:	4b7c      	ldr	r3, [pc, #496]	@ (8002d24 <remoteControl+0x334>)
 8002b34:	889b      	ldrh	r3, [r3, #4]
 8002b36:	461a      	mov	r2, r3
 8002b38:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8002b3c:	497a      	ldr	r1, [pc, #488]	@ (8002d28 <remoteControl+0x338>)
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f00f fe44 	bl	80127cc <siprintf>
						printString(output);
 8002b44:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f7fd fe2d 	bl	80007a8 <printString>
						break;
 8002b4e:	e0b5      	b.n	8002cbc <remoteControl+0x2cc>
					} else if (input[1] == '!') {
 8002b50:	787b      	ldrb	r3, [r7, #1]
 8002b52:	2b21      	cmp	r3, #33	@ 0x21
 8002b54:	f040 80af 	bne.w	8002cb6 <remoteControl+0x2c6>

						//Convert the string deadtime % input into an integer
						int new_deadtime;
						for (int i = 2; i < strlen(input)-2; i++) {
 8002b58:	2302      	movs	r3, #2
 8002b5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002b5e:	e016      	b.n	8002b8e <remoteControl+0x19e>
							new_deadtime += i * atoi(input[i]);
 8002b60:	463a      	mov	r2, r7
 8002b62:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002b66:	4413      	add	r3, r2
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f00f f850 	bl	8011c10 <atoi>
 8002b70:	4602      	mov	r2, r0
 8002b72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002b76:	fb02 f303 	mul.w	r3, r2, r3
 8002b7a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8002b7e:	4413      	add	r3, r2
 8002b80:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
						for (int i = 2; i < strlen(input)-2; i++) {
 8002b84:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002b88:	3301      	adds	r3, #1
 8002b8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002b8e:	463b      	mov	r3, r7
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7fd fc1d 	bl	80003d0 <strlen>
 8002b96:	4603      	mov	r3, r0
 8002b98:	1e9a      	subs	r2, r3, #2
 8002b9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d8de      	bhi.n	8002b60 <remoteControl+0x170>
						}

						sHbridge.deadtime = new_deadtime;
 8002ba2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002ba6:	b29a      	uxth	r2, r3
 8002ba8:	4b5e      	ldr	r3, [pc, #376]	@ (8002d24 <remoteControl+0x334>)
 8002baa:	809a      	strh	r2, [r3, #4]
						programHbridge();
 8002bac:	f7fd ff24 	bl	80009f8 <programHbridge>
					}
					break;
 8002bb0:	e081      	b.n	8002cb6 <remoteControl+0x2c6>

				//query/set voltage
				case 'v':
					if (input[1] == '?') {
 8002bb2:	787b      	ldrb	r3, [r7, #1]
 8002bb4:	2b3f      	cmp	r3, #63	@ 0x3f
 8002bb6:	d10d      	bne.n	8002bd4 <remoteControl+0x1e4>
						char output[10];
						sprintf(output, "%d", current_state.voltage);
 8002bb8:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8002bbc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002bc0:	4959      	ldr	r1, [pc, #356]	@ (8002d28 <remoteControl+0x338>)
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f00f fe02 	bl	80127cc <siprintf>
						printString(output);
 8002bc8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f7fd fdeb 	bl	80007a8 <printString>
							new_voltage += i * atoi(input[i]);
						}
						current_state.voltage = new_voltage;
					}

					break;
 8002bd2:	e073      	b.n	8002cbc <remoteControl+0x2cc>
						int i = 1;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
						while (input[i] != '\0') {
 8002bda:	e011      	b.n	8002c00 <remoteControl+0x210>
							new_voltage += i * atoi(input[i]);
 8002bdc:	463a      	mov	r2, r7
 8002bde:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002be2:	4413      	add	r3, r2
 8002be4:	781b      	ldrb	r3, [r3, #0]
 8002be6:	4618      	mov	r0, r3
 8002be8:	f00f f812 	bl	8011c10 <atoi>
 8002bec:	4602      	mov	r2, r0
 8002bee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002bf2:	fb02 f303 	mul.w	r3, r2, r3
 8002bf6:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8002bfa:	4413      	add	r3, r2
 8002bfc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
						while (input[i] != '\0') {
 8002c00:	463a      	mov	r2, r7
 8002c02:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002c06:	4413      	add	r3, r2
 8002c08:	781b      	ldrb	r3, [r3, #0]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d1e6      	bne.n	8002bdc <remoteControl+0x1ec>
						current_state.voltage = new_voltage;
 8002c0e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c12:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
					break;
 8002c16:	e051      	b.n	8002cbc <remoteControl+0x2cc>

				//query/set frequency
				case 'f':
					if (input[1] == '?') {
 8002c18:	787b      	ldrb	r3, [r7, #1]
 8002c1a:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c1c:	d10e      	bne.n	8002c3c <remoteControl+0x24c>
						char output[5];
						sprintf(output, "%d", sHbridge.frequency);
 8002c1e:	4b41      	ldr	r3, [pc, #260]	@ (8002d24 <remoteControl+0x334>)
 8002c20:	885b      	ldrh	r3, [r3, #2]
 8002c22:	461a      	mov	r2, r3
 8002c24:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002c28:	493f      	ldr	r1, [pc, #252]	@ (8002d28 <remoteControl+0x338>)
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f00f fdce 	bl	80127cc <siprintf>
						printString(output);
 8002c30:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002c34:	4618      	mov	r0, r3
 8002c36:	f7fd fdb7 	bl	80007a8 <printString>
						}
						sHbridge.frequency = new_freq;
						programHbridge;
					}

					break;
 8002c3a:	e03f      	b.n	8002cbc <remoteControl+0x2cc>
						int i = 1;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
						while (input[i] != '\0') {
 8002c42:	e016      	b.n	8002c72 <remoteControl+0x282>
							new_freq += i * atoi(input[i]);
 8002c44:	463a      	mov	r2, r7
 8002c46:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002c4a:	4413      	add	r3, r2
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f00e ffde 	bl	8011c10 <atoi>
 8002c54:	4602      	mov	r2, r0
 8002c56:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002c5a:	fb02 f303 	mul.w	r3, r2, r3
 8002c5e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002c62:	4413      	add	r3, r2
 8002c64:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
							i++;
 8002c68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
						while (input[i] != '\0') {
 8002c72:	463a      	mov	r2, r7
 8002c74:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002c78:	4413      	add	r3, r2
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d1e1      	bne.n	8002c44 <remoteControl+0x254>
						sHbridge.frequency = new_freq;
 8002c80:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c84:	b29a      	uxth	r2, r3
 8002c86:	4b27      	ldr	r3, [pc, #156]	@ (8002d24 <remoteControl+0x334>)
 8002c88:	805a      	strh	r2, [r3, #2]
					break;
 8002c8a:	e017      	b.n	8002cbc <remoteControl+0x2cc>

				//query adc 3 (supplies/temp)
				case 'a':
					//TODO: this needs to use a modified function that prints csv format
					printADC3data();
 8002c8c:	f7fe ffe6 	bl	8001c5c <printADC3data>
					break;
 8002c90:	e014      	b.n	8002cbc <remoteControl+0x2cc>

				//modify datalogging flag
				case 'l':
					//Enable or disable datalogging flag in struct
					if (input[1] == '1') {
 8002c92:	787b      	ldrb	r3, [r7, #1]
 8002c94:	2b31      	cmp	r3, #49	@ 0x31
 8002c96:	d103      	bne.n	8002ca0 <remoteControl+0x2b0>
						current_state.logging = 1;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
					} else if (input[1] == '0') {
						current_state.logging = 0;
					}
					break;
 8002c9e:	e00c      	b.n	8002cba <remoteControl+0x2ca>
					} else if (input[1] == '0') {
 8002ca0:	787b      	ldrb	r3, [r7, #1]
 8002ca2:	2b30      	cmp	r3, #48	@ 0x30
 8002ca4:	d109      	bne.n	8002cba <remoteControl+0x2ca>
						current_state.logging = 0;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
					break;
 8002cac:	e005      	b.n	8002cba <remoteControl+0x2ca>
					break;
 8002cae:	bf00      	nop
 8002cb0:	e004      	b.n	8002cbc <remoteControl+0x2cc>
					break;
 8002cb2:	bf00      	nop
 8002cb4:	e002      	b.n	8002cbc <remoteControl+0x2cc>
					break;
 8002cb6:	bf00      	nop
 8002cb8:	e000      	b.n	8002cbc <remoteControl+0x2cc>
					break;
 8002cba:	bf00      	nop
			}

		}

		//Act on current state
		switch (current_state.state) {
 8002cbc:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8002cc0:	2b03      	cmp	r3, #3
 8002cc2:	f63f ae9d 	bhi.w	8002a00 <remoteControl+0x10>
 8002cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8002ccc <remoteControl+0x2dc>)
 8002cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ccc:	08002a01 	.word	0x08002a01
 8002cd0:	08002ce3 	.word	0x08002ce3
 8002cd4:	08002cf5 	.word	0x08002cf5
 8002cd8:	08002cdd 	.word	0x08002cdd
			case IDLE:

				break;

			case STOP:
				stop_plasma();
 8002cdc:	f7ff fdd0 	bl	8002880 <stop_plasma>
				break;
 8002ce0:	e03b      	b.n	8002d5a <remoteControl+0x36a>

			case STRIKE:
				start_plasma(current_state.logging);
 8002ce2:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7ff fda6 	bl	8002838 <start_plasma>
				current_state.state = ACTIVE;
 8002cec:	2302      	movs	r3, #2
 8002cee:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
				break;
 8002cf2:	e032      	b.n	8002d5a <remoteControl+0x36a>

			case ACTIVE:
				//This period will be logged (i.e. 'logging_rate' periods have passed since last log update
				if (current_state.rate_counter == current_state.log_rate) {
 8002cf4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8002cf8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d115      	bne.n	8002d2c <remoteControl+0x33c>
					adjust_plasma(current_state.logging, current_state.voltage);
 8002d00:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 8002d04:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8002d08:	4611      	mov	r1, r2
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f7ff fd0e 	bl	800272c <adjust_plasma>
					current_state.rate_counter = 0;
 8002d10:	2300      	movs	r3, #0
 8002d12:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002d16:	e015      	b.n	8002d44 <remoteControl+0x354>
 8002d18:	24000e38 	.word	0x24000e38
 8002d1c:	080151f8 	.word	0x080151f8
 8002d20:	080151fc 	.word	0x080151fc
 8002d24:	2400001c 	.word	0x2400001c
 8002d28:	0801520c 	.word	0x0801520c
				} else if (current_state.rate_counter != current_state.log_rate) {
 8002d2c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8002d30:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d005      	beq.n	8002d44 <remoteControl+0x354>
					adjust_plasma(0, current_state.voltage);
 8002d38:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d3c:	4619      	mov	r1, r3
 8002d3e:	2000      	movs	r0, #0
 8002d40:	f7ff fcf4 	bl	800272c <adjust_plasma>
				}


				//if a logging rate is specified, the couter is updated. other wise the counter remains at zero
				if (current_state.log_rate != 0) {
 8002d44:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d004      	beq.n	8002d56 <remoteControl+0x366>
					current_state.rate_counter++;
 8002d4c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002d50:	3301      	adds	r3, #1
 8002d52:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
				}
				break;
 8002d56:	bf00      	nop
 8002d58:	e652      	b.n	8002a00 <remoteControl+0x10>
	{
 8002d5a:	e651      	b.n	8002a00 <remoteControl+0x10>

08002d5c <PlasmaDriverMenu>:



// Print the plasma driver menu on UART3, and execute entered command.
static void PlasmaDriverMenu(void)
{
 8002d5c:	b590      	push	{r4, r7, lr}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
	char input;

	//Wait for user input
	if (HAL_UART_Receive(&huart3, (uint8_t *) &input, 1, 1) == HAL_OK)
 8002d62:	1cf9      	adds	r1, r7, #3
 8002d64:	2301      	movs	r3, #1
 8002d66:	2201      	movs	r2, #1
 8002d68:	4825      	ldr	r0, [pc, #148]	@ (8002e00 <PlasmaDriverMenu+0xa4>)
 8002d6a:	f00d fcfe 	bl	801076a <HAL_UART_Receive>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d141      	bne.n	8002df8 <PlasmaDriverMenu+0x9c>
	{
		// Return pressed -- Display Menu
		if (input == 13)
 8002d74:	78fb      	ldrb	r3, [r7, #3]
 8002d76:	2b0d      	cmp	r3, #13
 8002d78:	d123      	bne.n	8002dc2 <PlasmaDriverMenu+0x66>
		{
			for (int i=0; i<menu_size; i++)
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	607b      	str	r3, [r7, #4]
 8002d7e:	e017      	b.n	8002db0 <PlasmaDriverMenu+0x54>
			{
				HAL_UART_Transmit(&huart3, (uint8_t *) menu[i], strlen(menu[i]), 1000);
 8002d80:	4a20      	ldr	r2, [pc, #128]	@ (8002e04 <PlasmaDriverMenu+0xa8>)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8002d88:	4a1e      	ldr	r2, [pc, #120]	@ (8002e04 <PlasmaDriverMenu+0xa8>)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d90:	4618      	mov	r0, r3
 8002d92:	f7fd fb1d 	bl	80003d0 <strlen>
 8002d96:	4603      	mov	r3, r0
 8002d98:	b29a      	uxth	r2, r3
 8002d9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d9e:	4621      	mov	r1, r4
 8002da0:	4817      	ldr	r0, [pc, #92]	@ (8002e00 <PlasmaDriverMenu+0xa4>)
 8002da2:	f00d fc54 	bl	801064e <HAL_UART_Transmit>
				printCR();
 8002da6:	f7fd fcef 	bl	8000788 <printCR>
			for (int i=0; i<menu_size; i++)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	3301      	adds	r3, #1
 8002dae:	607b      	str	r3, [r7, #4]
 8002db0:	4b15      	ldr	r3, [pc, #84]	@ (8002e08 <PlasmaDriverMenu+0xac>)
 8002db2:	881b      	ldrh	r3, [r3, #0]
 8002db4:	461a      	mov	r2, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4293      	cmp	r3, r2
 8002dba:	dbe1      	blt.n	8002d80 <PlasmaDriverMenu+0x24>
			}
			printCR();
 8002dbc:	f7fd fce4 	bl	8000788 <printCR>
				RunModeAction(input);
			else
				printString("\n\r*** ERROR *** Invalid mode");
		}
	}
}
 8002dc0:	e01a      	b.n	8002df8 <PlasmaDriverMenu+0x9c>
		else if (input == '~')
 8002dc2:	78fb      	ldrb	r3, [r7, #3]
 8002dc4:	2b7e      	cmp	r3, #126	@ 0x7e
 8002dc6:	d102      	bne.n	8002dce <PlasmaDriverMenu+0x72>
			remoteControl();
 8002dc8:	f7ff fe12 	bl	80029f0 <remoteControl>
}
 8002dcc:	e014      	b.n	8002df8 <PlasmaDriverMenu+0x9c>
			if (sFlashConfig.mode == TEST_MODE)
 8002dce:	4b0f      	ldr	r3, [pc, #60]	@ (8002e0c <PlasmaDriverMenu+0xb0>)
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d104      	bne.n	8002de0 <PlasmaDriverMenu+0x84>
				TestModeAction(input);
 8002dd6:	78fb      	ldrb	r3, [r7, #3]
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7ff fb77 	bl	80024cc <TestModeAction>
}
 8002dde:	e00b      	b.n	8002df8 <PlasmaDriverMenu+0x9c>
			else if (sFlashConfig.mode == RUN_MODE)
 8002de0:	4b0a      	ldr	r3, [pc, #40]	@ (8002e0c <PlasmaDriverMenu+0xb0>)
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d104      	bne.n	8002df2 <PlasmaDriverMenu+0x96>
				RunModeAction(input);
 8002de8:	78fb      	ldrb	r3, [r7, #3]
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7ff fb5f 	bl	80024ae <RunModeAction>
}
 8002df0:	e002      	b.n	8002df8 <PlasmaDriverMenu+0x9c>
				printString("\n\r*** ERROR *** Invalid mode");
 8002df2:	4807      	ldr	r0, [pc, #28]	@ (8002e10 <PlasmaDriverMenu+0xb4>)
 8002df4:	f7fd fcd8 	bl	80007a8 <printString>
}
 8002df8:	bf00      	nop
 8002dfa:	370c      	adds	r7, #12
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd90      	pop	{r4, r7, pc}
 8002e00:	24000e38 	.word	0x24000e38
 8002e04:	240002ec 	.word	0x240002ec
 8002e08:	24000324 	.word	0x24000324
 8002e0c:	24000a48 	.word	0x24000a48
 8002e10:	08015210 	.word	0x08015210

08002e14 <PlasmaDriverInit>:

// Initialize the plasma driver
void PlasmaDriverInit(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	af00      	add	r7, sp, #0
	//Initialie power supply struct
	init_supply_struct();
 8002e18:	f7fd fc5a 	bl	80006d0 <init_supply_struct>

	//Enable line driver 2 (HAL has initialized all GPIO)
	HAL_GPIO_WritePin(LINE_DRIVER2_ENABLE_GPIO_Port, LINE_DRIVER2_ENABLE_Pin, GPIO_PIN_RESET);  //Enable = Low
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002e22:	4821      	ldr	r0, [pc, #132]	@ (8002ea8 <PlasmaDriverInit+0x94>)
 8002e24:	f008 fa24 	bl	800b270 <HAL_GPIO_WritePin>
	printString("\n\rEnable Line Drive 2");
 8002e28:	4820      	ldr	r0, [pc, #128]	@ (8002eac <PlasmaDriverInit+0x98>)
 8002e2a:	f7fd fcbd 	bl	80007a8 <printString>

	//Power On Supplies in order 15V, 3.3V switch
	PowerOnLowSupplies();
 8002e2e:	f7ff f915 	bl	800205c <PowerOnLowSupplies>

	//Read configuration from flash
	readConfigFlash();
 8002e32:	f7fd fc99 	bl	8000768 <readConfigFlash>

	//Has the flash configuration been initialized?
	if (sFlashConfig.mode == 0xFF)
 8002e36:	4b1e      	ldr	r3, [pc, #120]	@ (8002eb0 <PlasmaDriverInit+0x9c>)
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	2bff      	cmp	r3, #255	@ 0xff
 8002e3c:	d107      	bne.n	8002e4e <PlasmaDriverInit+0x3a>
	{
		// write default configuration to flash
		if (writeConfigFlash() != 0)
 8002e3e:	f7fd fc59 	bl	80006f4 <writeConfigFlash>
 8002e42:	4603      	mov	r3, r0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d002      	beq.n	8002e4e <PlasmaDriverInit+0x3a>
			printString("\n\r*** ERROR FLASH");
 8002e48:	481a      	ldr	r0, [pc, #104]	@ (8002eb4 <PlasmaDriverInit+0xa0>)
 8002e4a:	f7fd fcad 	bl	80007a8 <printString>
	}

	//Initialize menu and configuration menu
	InitializeMenu();
 8002e4e:	f7ff f9e5 	bl	800221c <InitializeMenu>
	InitializeConfigMenu();
 8002e52:	f7ff f9b7 	bl	80021c4 <InitializeConfigMenu>

	//Calibrate ADC1, ADC2 and ADC3
	printString("\n\rCalibrate ADC1, ADC2 and ADC3");
 8002e56:	4818      	ldr	r0, [pc, #96]	@ (8002eb8 <PlasmaDriverInit+0xa4>)
 8002e58:	f7fd fca6 	bl	80007a8 <printString>
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8002e5c:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8002e60:	2100      	movs	r1, #0
 8002e62:	4816      	ldr	r0, [pc, #88]	@ (8002ebc <PlasmaDriverInit+0xa8>)
 8002e64:	f004 fd0a 	bl	800787c <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8002e68:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8002e6c:	2100      	movs	r1, #0
 8002e6e:	4814      	ldr	r0, [pc, #80]	@ (8002ec0 <PlasmaDriverInit+0xac>)
 8002e70:	f004 fd04 	bl	800787c <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8002e74:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8002e78:	2100      	movs	r1, #0
 8002e7a:	4812      	ldr	r0, [pc, #72]	@ (8002ec4 <PlasmaDriverInit+0xb0>)
 8002e7c:	f004 fcfe 	bl	800787c <HAL_ADCEx_Calibration_Start>

	//Power On Supply 500V
	if (sFlashConfig.mode == RUN_MODE)
 8002e80:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb0 <PlasmaDriverInit+0x9c>)
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d10d      	bne.n	8002ea4 <PlasmaDriverInit+0x90>
	{
		//POWER_OFF_IRQ needs to be high before powering On
		if (HAL_GPIO_ReadPin(POWER_OFF_IRQ_GPIO_Port, POWER_OFF_IRQ_Pin) == GPIO_PIN_RESET)		//There is an inverter between MCU and the input, thus check RESET
 8002e88:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002e8c:	480e      	ldr	r0, [pc, #56]	@ (8002ec8 <PlasmaDriverInit+0xb4>)
 8002e8e:	f008 f9d7 	bl	800b240 <HAL_GPIO_ReadPin>
 8002e92:	4603      	mov	r3, r0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d102      	bne.n	8002e9e <PlasmaDriverInit+0x8a>
			PowerOnHighSupplies();
 8002e98:	f7ff f928 	bl	80020ec <PowerOnHighSupplies>
		else
		printString("\n\rPOWER_OFF_IRQ line is not high - 500V is not powered on");
	}
}
 8002e9c:	e002      	b.n	8002ea4 <PlasmaDriverInit+0x90>
		printString("\n\rPOWER_OFF_IRQ line is not high - 500V is not powered on");
 8002e9e:	480b      	ldr	r0, [pc, #44]	@ (8002ecc <PlasmaDriverInit+0xb8>)
 8002ea0:	f7fd fc82 	bl	80007a8 <printString>
}
 8002ea4:	bf00      	nop
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	58020400 	.word	0x58020400
 8002eac:	08015230 	.word	0x08015230
 8002eb0:	24000a48 	.word	0x24000a48
 8002eb4:	08015248 	.word	0x08015248
 8002eb8:	0801525c 	.word	0x0801525c
 8002ebc:	24000a88 	.word	0x24000a88
 8002ec0:	24000af8 	.word	0x24000af8
 8002ec4:	24000b68 	.word	0x24000b68
 8002ec8:	58021000 	.word	0x58021000
 8002ecc:	0801527c 	.word	0x0801527c

08002ed0 <PlasmaDoTask>:

// This command is called from a while loop, and will execute any needed task.
void PlasmaDoTask(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	af00      	add	r7, sp, #0
	PlasmaDriverMenu(); //Check UART3 and execute command
 8002ed4:	f7ff ff42 	bl	8002d5c <PlasmaDriverMenu>

	if (sFlashConfig.mode == RUN_MODE)
 8002ed8:	4b0d      	ldr	r3, [pc, #52]	@ (8002f10 <PlasmaDoTask+0x40>)
 8002eda:	781b      	ldrb	r3, [r3, #0]
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d114      	bne.n	8002f0a <PlasmaDoTask+0x3a>
	{
		//Check if robot controller requested the plasma On or Off
		if (HAL_GPIO_ReadPin(TURN_PLASMA_ON_GPIO_Port, TURN_PLASMA_ON_Pin) == GPIO_PIN_RESET)		//There is an inverter between MCU and the input, thus check RESET
 8002ee0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002ee4:	480b      	ldr	r0, [pc, #44]	@ (8002f14 <PlasmaDoTask+0x44>)
 8002ee6:	f008 f9ab 	bl	800b240 <HAL_GPIO_ReadPin>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d10c      	bne.n	8002f0a <PlasmaDoTask+0x3a>
		{
			if (powerStatus == V500_ON)
 8002ef0:	4b09      	ldr	r3, [pc, #36]	@ (8002f18 <PlasmaDoTask+0x48>)
 8002ef2:	881b      	ldrh	r3, [r3, #0]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d105      	bne.n	8002f04 <PlasmaDoTask+0x34>
			{
				//TODO: add auto frequency adjustment here. "RUN_MODE" is only used when the system is headless, i.e. not controlled over UART
				sHbridge.on = 1; // Turn Hbridge on
 8002ef8:	4b08      	ldr	r3, [pc, #32]	@ (8002f1c <PlasmaDoTask+0x4c>)
 8002efa:	2201      	movs	r2, #1
 8002efc:	801a      	strh	r2, [r3, #0]
				programHbridge();
 8002efe:	f7fd fd7b 	bl	80009f8 <programHbridge>
			}
			else
				printString("\n\rUnable to turn H-bridge on, since 500V is not powered on");
		}
	}
}
 8002f02:	e002      	b.n	8002f0a <PlasmaDoTask+0x3a>
				printString("\n\rUnable to turn H-bridge on, since 500V is not powered on");
 8002f04:	4806      	ldr	r0, [pc, #24]	@ (8002f20 <PlasmaDoTask+0x50>)
 8002f06:	f7fd fc4f 	bl	80007a8 <printString>
}
 8002f0a:	bf00      	nop
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	24000a48 	.word	0x24000a48
 8002f14:	58021000 	.word	0x58021000
 8002f18:	24000a44 	.word	0x24000a44
 8002f1c:	2400001c 	.word	0x2400001c
 8002f20:	080152b8 	.word	0x080152b8

08002f24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f28:	f001 feda 	bl	8004ce0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f2c:	f000 f828 	bl	8002f80 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8002f30:	f000 f896 	bl	8003060 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002f34:	f000 fea0 	bl	8003c78 <MX_GPIO_Init>
  MX_DMA_Init();
 8002f38:	f000 fe76 	bl	8003c28 <MX_DMA_Init>
  MX_TIM1_Init();
 8002f3c:	f000 fc2a 	bl	8003794 <MX_TIM1_Init>
  MX_ETH_Init();
 8002f40:	f000 fb40 	bl	80035c4 <MX_ETH_Init>
  MX_ADC2_Init();
 8002f44:	f000 f95a 	bl	80031fc <MX_ADC2_Init>
  MX_USB_OTG_HS_USB_Init();
 8002f48:	f000 fe66 	bl	8003c18 <MX_USB_OTG_HS_USB_Init>
  MX_ADC3_Init();
 8002f4c:	f000 f9fa 	bl	8003344 <MX_ADC3_Init>
  MX_USART3_UART_Init();
 8002f50:	f000 fbd2 	bl	80036f8 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8002f54:	f000 f8b4 	bl	80030c0 <MX_ADC1_Init>
  MX_COMP2_Init();
 8002f58:	f000 fb06 	bl	8003568 <MX_COMP2_Init>
  MX_TIM2_Init();
 8002f5c:	f000 fcac 	bl	80038b8 <MX_TIM2_Init>
  MX_LPUART1_UART_Init();
 8002f60:	f000 fb7c 	bl	800365c <MX_LPUART1_UART_Init>
  MX_TIM3_Init();
 8002f64:	f000 fd02 	bl	800396c <MX_TIM3_Init>
  MX_TIM4_Init();
 8002f68:	f000 fd54 	bl	8003a14 <MX_TIM4_Init>
  MX_TIM15_Init();
 8002f6c:	f000 fdac 	bl	8003ac8 <MX_TIM15_Init>
  MX_TIM24_Init();
 8002f70:	f000 fe02 	bl	8003b78 <MX_TIM24_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  PlasmaDriverInit();  			//Initialize plasma driver
 8002f74:	f7ff ff4e 	bl	8002e14 <PlasmaDriverInit>


  while (1)
  {
	PlasmaDoTask();     	    //Handle plasma driver task
 8002f78:	f7ff ffaa 	bl	8002ed0 <PlasmaDoTask>
 8002f7c:	e7fc      	b.n	8002f78 <main+0x54>
	...

08002f80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b09c      	sub	sp, #112	@ 0x70
 8002f84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f8a:	224c      	movs	r2, #76	@ 0x4c
 8002f8c:	2100      	movs	r1, #0
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f00f fc7f 	bl	8012892 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f94:	1d3b      	adds	r3, r7, #4
 8002f96:	2220      	movs	r2, #32
 8002f98:	2100      	movs	r1, #0
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f00f fc79 	bl	8012892 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002fa0:	2002      	movs	r0, #2
 8002fa2:	f008 f999 	bl	800b2d8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	603b      	str	r3, [r7, #0]
 8002faa:	4b2c      	ldr	r3, [pc, #176]	@ (800305c <SystemClock_Config+0xdc>)
 8002fac:	699b      	ldr	r3, [r3, #24]
 8002fae:	4a2b      	ldr	r2, [pc, #172]	@ (800305c <SystemClock_Config+0xdc>)
 8002fb0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002fb4:	6193      	str	r3, [r2, #24]
 8002fb6:	4b29      	ldr	r3, [pc, #164]	@ (800305c <SystemClock_Config+0xdc>)
 8002fb8:	699b      	ldr	r3, [r3, #24]
 8002fba:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002fbe:	603b      	str	r3, [r7, #0]
 8002fc0:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002fc2:	bf00      	nop
 8002fc4:	4b25      	ldr	r3, [pc, #148]	@ (800305c <SystemClock_Config+0xdc>)
 8002fc6:	699b      	ldr	r3, [r3, #24]
 8002fc8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002fcc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fd0:	d1f8      	bne.n	8002fc4 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8002fd2:	2321      	movs	r3, #33	@ 0x21
 8002fd4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002fd6:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8002fda:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002fe0:	2302      	movs	r3, #2
 8002fe2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002fe4:	2302      	movs	r3, #2
 8002fe6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002fe8:	2304      	movs	r3, #4
 8002fea:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 275;
 8002fec:	f240 1313 	movw	r3, #275	@ 0x113
 8002ff0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002ff6:	2304      	movs	r3, #4
 8002ff8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8002ffe:	2304      	movs	r3, #4
 8003000:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8003002:	2300      	movs	r3, #0
 8003004:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8003006:	2300      	movs	r3, #0
 8003008:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800300a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800300e:	4618      	mov	r0, r3
 8003010:	f008 f99c 	bl	800b34c <HAL_RCC_OscConfig>
 8003014:	4603      	mov	r3, r0
 8003016:	2b00      	cmp	r3, #0
 8003018:	d001      	beq.n	800301e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800301a:	f000 ff9d 	bl	8003f58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800301e:	233f      	movs	r3, #63	@ 0x3f
 8003020:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003022:	2303      	movs	r3, #3
 8003024:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8003026:	2300      	movs	r3, #0
 8003028:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800302a:	2308      	movs	r3, #8
 800302c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800302e:	2340      	movs	r3, #64	@ 0x40
 8003030:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8003032:	2340      	movs	r3, #64	@ 0x40
 8003034:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV16;
 8003036:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800303a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800303c:	2340      	movs	r3, #64	@ 0x40
 800303e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8003040:	1d3b      	adds	r3, r7, #4
 8003042:	2103      	movs	r1, #3
 8003044:	4618      	mov	r0, r3
 8003046:	f008 fd5b 	bl	800bb00 <HAL_RCC_ClockConfig>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d001      	beq.n	8003054 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8003050:	f000 ff82 	bl	8003f58 <Error_Handler>
  }
}
 8003054:	bf00      	nop
 8003056:	3770      	adds	r7, #112	@ 0x70
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	58024800 	.word	0x58024800

08003060 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b0ae      	sub	sp, #184	@ 0xb8
 8003064:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003066:	463b      	mov	r3, r7
 8003068:	22b8      	movs	r2, #184	@ 0xb8
 800306a:	2100      	movs	r1, #0
 800306c:	4618      	mov	r0, r3
 800306e:	f00f fc10 	bl	8012892 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003072:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003076:	f04f 0300 	mov.w	r3, #0
 800307a:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 1;
 800307e:	2301      	movs	r3, #1
 8003080:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 24;
 8003082:	2318      	movs	r3, #24
 8003084:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8003086:	2302      	movs	r3, #2
 8003088:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800308a:	2302      	movs	r3, #2
 800308c:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 800308e:	2302      	movs	r3, #2
 8003090:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8003092:	23c0      	movs	r3, #192	@ 0xc0
 8003094:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8003096:	2300      	movs	r3, #0
 8003098:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800309a:	2300      	movs	r3, #0
 800309c:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800309e:	2300      	movs	r3, #0
 80030a0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80030a4:	463b      	mov	r3, r7
 80030a6:	4618      	mov	r0, r3
 80030a8:	f009 f8b6 	bl	800c218 <HAL_RCCEx_PeriphCLKConfig>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d001      	beq.n	80030b6 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80030b2:	f000 ff51 	bl	8003f58 <Error_Handler>
  }
}
 80030b6:	bf00      	nop
 80030b8:	37b8      	adds	r7, #184	@ 0xb8
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
	...

080030c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b08c      	sub	sp, #48	@ 0x30
 80030c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80030c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030ca:	2200      	movs	r2, #0
 80030cc:	601a      	str	r2, [r3, #0]
 80030ce:	605a      	str	r2, [r3, #4]
 80030d0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80030d2:	463b      	mov	r3, r7
 80030d4:	2224      	movs	r2, #36	@ 0x24
 80030d6:	2100      	movs	r1, #0
 80030d8:	4618      	mov	r0, r3
 80030da:	f00f fbda 	bl	8012892 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80030de:	4b42      	ldr	r3, [pc, #264]	@ (80031e8 <MX_ADC1_Init+0x128>)
 80030e0:	4a42      	ldr	r2, [pc, #264]	@ (80031ec <MX_ADC1_Init+0x12c>)
 80030e2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80030e4:	4b40      	ldr	r3, [pc, #256]	@ (80031e8 <MX_ADC1_Init+0x128>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80030ea:	4b3f      	ldr	r3, [pc, #252]	@ (80031e8 <MX_ADC1_Init+0x128>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80030f0:	4b3d      	ldr	r3, [pc, #244]	@ (80031e8 <MX_ADC1_Init+0x128>)
 80030f2:	2201      	movs	r2, #1
 80030f4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80030f6:	4b3c      	ldr	r3, [pc, #240]	@ (80031e8 <MX_ADC1_Init+0x128>)
 80030f8:	2208      	movs	r2, #8
 80030fa:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80030fc:	4b3a      	ldr	r3, [pc, #232]	@ (80031e8 <MX_ADC1_Init+0x128>)
 80030fe:	2200      	movs	r2, #0
 8003100:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003102:	4b39      	ldr	r3, [pc, #228]	@ (80031e8 <MX_ADC1_Init+0x128>)
 8003104:	2201      	movs	r2, #1
 8003106:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 8003108:	4b37      	ldr	r3, [pc, #220]	@ (80031e8 <MX_ADC1_Init+0x128>)
 800310a:	2203      	movs	r2, #3
 800310c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800310e:	4b36      	ldr	r3, [pc, #216]	@ (80031e8 <MX_ADC1_Init+0x128>)
 8003110:	2200      	movs	r2, #0
 8003112:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_CC1;
 8003116:	4b34      	ldr	r3, [pc, #208]	@ (80031e8 <MX_ADC1_Init+0x128>)
 8003118:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800311c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800311e:	4b32      	ldr	r3, [pc, #200]	@ (80031e8 <MX_ADC1_Init+0x128>)
 8003120:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003124:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_ONESHOT;
 8003126:	4b30      	ldr	r3, [pc, #192]	@ (80031e8 <MX_ADC1_Init+0x128>)
 8003128:	2201      	movs	r2, #1
 800312a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800312c:	4b2e      	ldr	r3, [pc, #184]	@ (80031e8 <MX_ADC1_Init+0x128>)
 800312e:	2200      	movs	r2, #0
 8003130:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8003132:	4b2d      	ldr	r3, [pc, #180]	@ (80031e8 <MX_ADC1_Init+0x128>)
 8003134:	2200      	movs	r2, #0
 8003136:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8003138:	4b2b      	ldr	r3, [pc, #172]	@ (80031e8 <MX_ADC1_Init+0x128>)
 800313a:	2200      	movs	r2, #0
 800313c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003140:	4829      	ldr	r0, [pc, #164]	@ (80031e8 <MX_ADC1_Init+0x128>)
 8003142:	f002 fad5 	bl	80056f0 <HAL_ADC_Init>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d001      	beq.n	8003150 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800314c:	f000 ff04 	bl	8003f58 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_DUALMODE_REGSIMULT;
 8003150:	2306      	movs	r3, #6
 8003152:	627b      	str	r3, [r7, #36]	@ 0x24
  multimode.DualModeData = ADC_DUALMODEDATAFORMAT_32_10_BITS;
 8003154:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003158:	62bb      	str	r3, [r7, #40]	@ 0x28
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_1CYCLE;
 800315a:	2300      	movs	r3, #0
 800315c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800315e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003162:	4619      	mov	r1, r3
 8003164:	4820      	ldr	r0, [pc, #128]	@ (80031e8 <MX_ADC1_Init+0x128>)
 8003166:	f004 fcd1 	bl	8007b0c <HAL_ADCEx_MultiModeConfigChannel>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d001      	beq.n	8003174 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8003170:	f000 fef2 	bl	8003f58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8003174:	4b1e      	ldr	r3, [pc, #120]	@ (80031f0 <MX_ADC1_Init+0x130>)
 8003176:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003178:	2306      	movs	r3, #6
 800317a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_8CYCLES_5;
 800317c:	2302      	movs	r3, #2
 800317e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003180:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8003184:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003186:	2304      	movs	r3, #4
 8003188:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800318a:	2300      	movs	r3, #0
 800318c:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 800318e:	2300      	movs	r3, #0
 8003190:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003194:	463b      	mov	r3, r7
 8003196:	4619      	mov	r1, r3
 8003198:	4813      	ldr	r0, [pc, #76]	@ (80031e8 <MX_ADC1_Init+0x128>)
 800319a:	f002 ffdb 	bl	8006154 <HAL_ADC_ConfigChannel>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d001      	beq.n	80031a8 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 80031a4:	f000 fed8 	bl	8003f58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_18;
 80031a8:	4b12      	ldr	r3, [pc, #72]	@ (80031f4 <MX_ADC1_Init+0x134>)
 80031aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80031ac:	230c      	movs	r3, #12
 80031ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80031b0:	463b      	mov	r3, r7
 80031b2:	4619      	mov	r1, r3
 80031b4:	480c      	ldr	r0, [pc, #48]	@ (80031e8 <MX_ADC1_Init+0x128>)
 80031b6:	f002 ffcd 	bl	8006154 <HAL_ADC_ConfigChannel>
 80031ba:	4603      	mov	r3, r0
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d001      	beq.n	80031c4 <MX_ADC1_Init+0x104>
  {
    Error_Handler();
 80031c0:	f000 feca 	bl	8003f58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 80031c4:	4b0c      	ldr	r3, [pc, #48]	@ (80031f8 <MX_ADC1_Init+0x138>)
 80031c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80031c8:	2312      	movs	r3, #18
 80031ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80031cc:	463b      	mov	r3, r7
 80031ce:	4619      	mov	r1, r3
 80031d0:	4805      	ldr	r0, [pc, #20]	@ (80031e8 <MX_ADC1_Init+0x128>)
 80031d2:	f002 ffbf 	bl	8006154 <HAL_ADC_ConfigChannel>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d001      	beq.n	80031e0 <MX_ADC1_Init+0x120>
  {
    Error_Handler();
 80031dc:	f000 febc 	bl	8003f58 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80031e0:	bf00      	nop
 80031e2:	3730      	adds	r7, #48	@ 0x30
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	24000a88 	.word	0x24000a88
 80031ec:	40022000 	.word	0x40022000
 80031f0:	3ef08000 	.word	0x3ef08000
 80031f4:	4b840000 	.word	0x4b840000
 80031f8:	43210000 	.word	0x43210000

080031fc <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b090      	sub	sp, #64	@ 0x40
 8003200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8003202:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003206:	2200      	movs	r2, #0
 8003208:	601a      	str	r2, [r3, #0]
 800320a:	605a      	str	r2, [r3, #4]
 800320c:	609a      	str	r2, [r3, #8]
 800320e:	60da      	str	r2, [r3, #12]
 8003210:	611a      	str	r2, [r3, #16]
 8003212:	615a      	str	r2, [r3, #20]
 8003214:	619a      	str	r2, [r3, #24]
  ADC_ChannelConfTypeDef sConfig = {0};
 8003216:	463b      	mov	r3, r7
 8003218:	2224      	movs	r2, #36	@ 0x24
 800321a:	2100      	movs	r1, #0
 800321c:	4618      	mov	r0, r3
 800321e:	f00f fb38 	bl	8012892 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8003222:	4b42      	ldr	r3, [pc, #264]	@ (800332c <MX_ADC2_Init+0x130>)
 8003224:	4a42      	ldr	r2, [pc, #264]	@ (8003330 <MX_ADC2_Init+0x134>)
 8003226:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003228:	4b40      	ldr	r3, [pc, #256]	@ (800332c <MX_ADC2_Init+0x130>)
 800322a:	2200      	movs	r2, #0
 800322c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 800322e:	4b3f      	ldr	r3, [pc, #252]	@ (800332c <MX_ADC2_Init+0x130>)
 8003230:	2200      	movs	r2, #0
 8003232:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003234:	4b3d      	ldr	r3, [pc, #244]	@ (800332c <MX_ADC2_Init+0x130>)
 8003236:	2201      	movs	r2, #1
 8003238:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800323a:	4b3c      	ldr	r3, [pc, #240]	@ (800332c <MX_ADC2_Init+0x130>)
 800323c:	2208      	movs	r2, #8
 800323e:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8003240:	4b3a      	ldr	r3, [pc, #232]	@ (800332c <MX_ADC2_Init+0x130>)
 8003242:	2200      	movs	r2, #0
 8003244:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8003246:	4b39      	ldr	r3, [pc, #228]	@ (800332c <MX_ADC2_Init+0x130>)
 8003248:	2201      	movs	r2, #1
 800324a:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 3;
 800324c:	4b37      	ldr	r3, [pc, #220]	@ (800332c <MX_ADC2_Init+0x130>)
 800324e:	2203      	movs	r2, #3
 8003250:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8003252:	4b36      	ldr	r3, [pc, #216]	@ (800332c <MX_ADC2_Init+0x130>)
 8003254:	2200      	movs	r2, #0
 8003256:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800325a:	4b34      	ldr	r3, [pc, #208]	@ (800332c <MX_ADC2_Init+0x130>)
 800325c:	2200      	movs	r2, #0
 800325e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003260:	4b32      	ldr	r3, [pc, #200]	@ (800332c <MX_ADC2_Init+0x130>)
 8003262:	2200      	movs	r2, #0
 8003264:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8003266:	4b31      	ldr	r3, [pc, #196]	@ (800332c <MX_ADC2_Init+0x130>)
 8003268:	2200      	movs	r2, #0
 800326a:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc2.Init.OversamplingMode = DISABLE;
 800326c:	4b2f      	ldr	r3, [pc, #188]	@ (800332c <MX_ADC2_Init+0x130>)
 800326e:	2200      	movs	r2, #0
 8003270:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003274:	482d      	ldr	r0, [pc, #180]	@ (800332c <MX_ADC2_Init+0x130>)
 8003276:	f002 fa3b 	bl	80056f0 <HAL_ADC_Init>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d001      	beq.n	8003284 <MX_ADC2_Init+0x88>
  {
    Error_Handler();
 8003280:	f000 fe6a 	bl	8003f58 <Error_Handler>
  }

  /** Configure Analog WatchDog 1
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8003284:	4b2b      	ldr	r3, [pc, #172]	@ (8003334 <MX_ADC2_Init+0x138>)
 8003286:	627b      	str	r3, [r7, #36]	@ 0x24
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8003288:	f44f 0340 	mov.w	r3, #12582912	@ 0xc00000
 800328c:	62bb      	str	r3, [r7, #40]	@ 0x28
  AnalogWDGConfig.Channel = ADC_CHANNEL_3;
 800328e:	4b2a      	ldr	r3, [pc, #168]	@ (8003338 <MX_ADC2_Init+0x13c>)
 8003290:	62fb      	str	r3, [r7, #44]	@ 0x2c
  AnalogWDGConfig.ITMode = DISABLE;
 8003292:	2300      	movs	r3, #0
 8003294:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  AnalogWDGConfig.HighThreshold = 0;
 8003298:	2300      	movs	r3, #0
 800329a:	637b      	str	r3, [r7, #52]	@ 0x34
  AnalogWDGConfig.LowThreshold = 0;
 800329c:	2300      	movs	r3, #0
 800329e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 80032a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80032a4:	4619      	mov	r1, r3
 80032a6:	4821      	ldr	r0, [pc, #132]	@ (800332c <MX_ADC2_Init+0x130>)
 80032a8:	f003 fc80 	bl	8006bac <HAL_ADC_AnalogWDGConfig>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 80032b2:	f000 fe51 	bl	8003f58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80032b6:	4b20      	ldr	r3, [pc, #128]	@ (8003338 <MX_ADC2_Init+0x13c>)
 80032b8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80032ba:	2306      	movs	r3, #6
 80032bc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_8CYCLES_5;
 80032be:	2302      	movs	r3, #2
 80032c0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80032c2:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80032c6:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80032c8:	2304      	movs	r3, #4
 80032ca:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80032cc:	2300      	movs	r3, #0
 80032ce:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80032d0:	2300      	movs	r3, #0
 80032d2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80032d6:	463b      	mov	r3, r7
 80032d8:	4619      	mov	r1, r3
 80032da:	4814      	ldr	r0, [pc, #80]	@ (800332c <MX_ADC2_Init+0x130>)
 80032dc:	f002 ff3a 	bl	8006154 <HAL_ADC_ConfigChannel>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d001      	beq.n	80032ea <MX_ADC2_Init+0xee>
  {
    Error_Handler();
 80032e6:	f000 fe37 	bl	8003f58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_19;
 80032ea:	4b14      	ldr	r3, [pc, #80]	@ (800333c <MX_ADC2_Init+0x140>)
 80032ec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80032ee:	230c      	movs	r3, #12
 80032f0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80032f2:	463b      	mov	r3, r7
 80032f4:	4619      	mov	r1, r3
 80032f6:	480d      	ldr	r0, [pc, #52]	@ (800332c <MX_ADC2_Init+0x130>)
 80032f8:	f002 ff2c 	bl	8006154 <HAL_ADC_ConfigChannel>
 80032fc:	4603      	mov	r3, r0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d001      	beq.n	8003306 <MX_ADC2_Init+0x10a>
  {
    Error_Handler();
 8003302:	f000 fe29 	bl	8003f58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8003306:	4b0e      	ldr	r3, [pc, #56]	@ (8003340 <MX_ADC2_Init+0x144>)
 8003308:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800330a:	2312      	movs	r3, #18
 800330c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800330e:	463b      	mov	r3, r7
 8003310:	4619      	mov	r1, r3
 8003312:	4806      	ldr	r0, [pc, #24]	@ (800332c <MX_ADC2_Init+0x130>)
 8003314:	f002 ff1e 	bl	8006154 <HAL_ADC_ConfigChannel>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d001      	beq.n	8003322 <MX_ADC2_Init+0x126>
  {
    Error_Handler();
 800331e:	f000 fe1b 	bl	8003f58 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8003322:	bf00      	nop
 8003324:	3740      	adds	r7, #64	@ 0x40
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
 800332a:	bf00      	nop
 800332c:	24000af8 	.word	0x24000af8
 8003330:	40022100 	.word	0x40022100
 8003334:	7dc00000 	.word	0x7dc00000
 8003338:	0c900008 	.word	0x0c900008
 800333c:	4fb80000 	.word	0x4fb80000
 8003340:	14f00020 	.word	0x14f00020

08003344 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b08a      	sub	sp, #40	@ 0x28
 8003348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800334a:	1d3b      	adds	r3, r7, #4
 800334c:	2224      	movs	r2, #36	@ 0x24
 800334e:	2100      	movs	r1, #0
 8003350:	4618      	mov	r0, r3
 8003352:	f00f fa9e 	bl	8012892 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8003356:	4b78      	ldr	r3, [pc, #480]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 8003358:	4a78      	ldr	r2, [pc, #480]	@ (800353c <MX_ADC3_Init+0x1f8>)
 800335a:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800335c:	4b76      	ldr	r3, [pc, #472]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 800335e:	2200      	movs	r2, #0
 8003360:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8003362:	4b75      	ldr	r3, [pc, #468]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 8003364:	2208      	movs	r2, #8
 8003366:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 8003368:	4b73      	ldr	r3, [pc, #460]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 800336a:	2200      	movs	r2, #0
 800336c:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800336e:	4b72      	ldr	r3, [pc, #456]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 8003370:	2201      	movs	r2, #1
 8003372:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8003374:	4b70      	ldr	r3, [pc, #448]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 8003376:	2208      	movs	r2, #8
 8003378:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800337a:	4b6f      	ldr	r3, [pc, #444]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 800337c:	2200      	movs	r2, #0
 800337e:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8003380:	4b6d      	ldr	r3, [pc, #436]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 8003382:	2200      	movs	r2, #0
 8003384:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 11;
 8003386:	4b6c      	ldr	r3, [pc, #432]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 8003388:	220b      	movs	r2, #11
 800338a:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800338c:	4b6a      	ldr	r3, [pc, #424]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 800338e:	2200      	movs	r2, #0
 8003390:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003394:	4b68      	ldr	r3, [pc, #416]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 8003396:	2200      	movs	r2, #0
 8003398:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800339a:	4b67      	ldr	r3, [pc, #412]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 800339c:	2200      	movs	r2, #0
 800339e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 80033a0:	4b65      	ldr	r3, [pc, #404]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 80033a8:	4b63      	ldr	r3, [pc, #396]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 80033aa:	2200      	movs	r2, #0
 80033ac:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_ONESHOT;
 80033ae:	4b62      	ldr	r3, [pc, #392]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 80033b0:	2201      	movs	r2, #1
 80033b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80033b4:	4b60      	ldr	r3, [pc, #384]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 80033b6:	2200      	movs	r2, #0
 80033b8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80033ba:	4b5f      	ldr	r3, [pc, #380]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 80033bc:	2200      	movs	r2, #0
 80033be:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 80033c0:	4b5d      	ldr	r3, [pc, #372]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80033c8:	485b      	ldr	r0, [pc, #364]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 80033ca:	f002 f991 	bl	80056f0 <HAL_ADC_Init>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d001      	beq.n	80033d8 <MX_ADC3_Init+0x94>
  {
    Error_Handler();
 80033d4:	f000 fdc0 	bl	8003f58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80033d8:	2301      	movs	r3, #1
 80033da:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80033dc:	2306      	movs	r3, #6
 80033de:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_6CYCLES_5;
 80033e0:	2301      	movs	r3, #1
 80033e2:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80033e4:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80033e8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80033ea:	2304      	movs	r3, #4
 80033ec:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80033ee:	2300      	movs	r3, #0
 80033f0:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 80033f2:	2300      	movs	r3, #0
 80033f4:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80033f6:	1d3b      	adds	r3, r7, #4
 80033f8:	4619      	mov	r1, r3
 80033fa:	484f      	ldr	r0, [pc, #316]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 80033fc:	f002 feaa 	bl	8006154 <HAL_ADC_ConfigChannel>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d001      	beq.n	800340a <MX_ADC3_Init+0xc6>
  {
    Error_Handler();
 8003406:	f000 fda7 	bl	8003f58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800340a:	4b4d      	ldr	r3, [pc, #308]	@ (8003540 <MX_ADC3_Init+0x1fc>)
 800340c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800340e:	230c      	movs	r3, #12
 8003410:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8003412:	1d3b      	adds	r3, r7, #4
 8003414:	4619      	mov	r1, r3
 8003416:	4848      	ldr	r0, [pc, #288]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 8003418:	f002 fe9c 	bl	8006154 <HAL_ADC_ConfigChannel>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	d001      	beq.n	8003426 <MX_ADC3_Init+0xe2>
  {
    Error_Handler();
 8003422:	f000 fd99 	bl	8003f58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8003426:	4b47      	ldr	r3, [pc, #284]	@ (8003544 <MX_ADC3_Init+0x200>)
 8003428:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800342a:	2312      	movs	r3, #18
 800342c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800342e:	1d3b      	adds	r3, r7, #4
 8003430:	4619      	mov	r1, r3
 8003432:	4841      	ldr	r0, [pc, #260]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 8003434:	f002 fe8e 	bl	8006154 <HAL_ADC_ConfigChannel>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d001      	beq.n	8003442 <MX_ADC3_Init+0xfe>
  {
    Error_Handler();
 800343e:	f000 fd8b 	bl	8003f58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8003442:	4b41      	ldr	r3, [pc, #260]	@ (8003548 <MX_ADC3_Init+0x204>)
 8003444:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8003446:	2318      	movs	r3, #24
 8003448:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800344a:	1d3b      	adds	r3, r7, #4
 800344c:	4619      	mov	r1, r3
 800344e:	483a      	ldr	r0, [pc, #232]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 8003450:	f002 fe80 	bl	8006154 <HAL_ADC_ConfigChannel>
 8003454:	4603      	mov	r3, r0
 8003456:	2b00      	cmp	r3, #0
 8003458:	d001      	beq.n	800345e <MX_ADC3_Init+0x11a>
  {
    Error_Handler();
 800345a:	f000 fd7d 	bl	8003f58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800345e:	4b3b      	ldr	r3, [pc, #236]	@ (800354c <MX_ADC3_Init+0x208>)
 8003460:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8003462:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003466:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8003468:	1d3b      	adds	r3, r7, #4
 800346a:	4619      	mov	r1, r3
 800346c:	4832      	ldr	r0, [pc, #200]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 800346e:	f002 fe71 	bl	8006154 <HAL_ADC_ConfigChannel>
 8003472:	4603      	mov	r3, r0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d001      	beq.n	800347c <MX_ADC3_Init+0x138>
  {
    Error_Handler();
 8003478:	f000 fd6e 	bl	8003f58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800347c:	4b34      	ldr	r3, [pc, #208]	@ (8003550 <MX_ADC3_Init+0x20c>)
 800347e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8003480:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8003484:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8003486:	1d3b      	adds	r3, r7, #4
 8003488:	4619      	mov	r1, r3
 800348a:	482b      	ldr	r0, [pc, #172]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 800348c:	f002 fe62 	bl	8006154 <HAL_ADC_ConfigChannel>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d001      	beq.n	800349a <MX_ADC3_Init+0x156>
  {
    Error_Handler();
 8003496:	f000 fd5f 	bl	8003f58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800349a:	4b2e      	ldr	r3, [pc, #184]	@ (8003554 <MX_ADC3_Init+0x210>)
 800349c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 800349e:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 80034a2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80034a4:	1d3b      	adds	r3, r7, #4
 80034a6:	4619      	mov	r1, r3
 80034a8:	4823      	ldr	r0, [pc, #140]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 80034aa:	f002 fe53 	bl	8006154 <HAL_ADC_ConfigChannel>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d001      	beq.n	80034b8 <MX_ADC3_Init+0x174>
  {
    Error_Handler();
 80034b4:	f000 fd50 	bl	8003f58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80034b8:	4b27      	ldr	r3, [pc, #156]	@ (8003558 <MX_ADC3_Init+0x214>)
 80034ba:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80034bc:	f44f 7389 	mov.w	r3, #274	@ 0x112
 80034c0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80034c2:	1d3b      	adds	r3, r7, #4
 80034c4:	4619      	mov	r1, r3
 80034c6:	481c      	ldr	r0, [pc, #112]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 80034c8:	f002 fe44 	bl	8006154 <HAL_ADC_ConfigChannel>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d001      	beq.n	80034d6 <MX_ADC3_Init+0x192>
  {
    Error_Handler();
 80034d2:	f000 fd41 	bl	8003f58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80034d6:	4b21      	ldr	r3, [pc, #132]	@ (800355c <MX_ADC3_Init+0x218>)
 80034d8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 80034da:	f44f 738c 	mov.w	r3, #280	@ 0x118
 80034de:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80034e0:	1d3b      	adds	r3, r7, #4
 80034e2:	4619      	mov	r1, r3
 80034e4:	4814      	ldr	r0, [pc, #80]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 80034e6:	f002 fe35 	bl	8006154 <HAL_ADC_ConfigChannel>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d001      	beq.n	80034f4 <MX_ADC3_Init+0x1b0>
  {
    Error_Handler();
 80034f0:	f000 fd32 	bl	8003f58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80034f4:	4b1a      	ldr	r3, [pc, #104]	@ (8003560 <MX_ADC3_Init+0x21c>)
 80034f6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 80034f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80034fc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80034fe:	1d3b      	adds	r3, r7, #4
 8003500:	4619      	mov	r1, r3
 8003502:	480d      	ldr	r0, [pc, #52]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 8003504:	f002 fe26 	bl	8006154 <HAL_ADC_ConfigChannel>
 8003508:	4603      	mov	r3, r0
 800350a:	2b00      	cmp	r3, #0
 800350c:	d001      	beq.n	8003512 <MX_ADC3_Init+0x1ce>
  {
    Error_Handler();
 800350e:	f000 fd23 	bl	8003f58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8003512:	4b14      	ldr	r3, [pc, #80]	@ (8003564 <MX_ADC3_Init+0x220>)
 8003514:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_11;
 8003516:	f240 2306 	movw	r3, #518	@ 0x206
 800351a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800351c:	1d3b      	adds	r3, r7, #4
 800351e:	4619      	mov	r1, r3
 8003520:	4805      	ldr	r0, [pc, #20]	@ (8003538 <MX_ADC3_Init+0x1f4>)
 8003522:	f002 fe17 	bl	8006154 <HAL_ADC_ConfigChannel>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d001      	beq.n	8003530 <MX_ADC3_Init+0x1ec>
  {
    Error_Handler();
 800352c:	f000 fd14 	bl	8003f58 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8003530:	bf00      	nop
 8003532:	3728      	adds	r7, #40	@ 0x28
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}
 8003538:	24000b68 	.word	0x24000b68
 800353c:	58026000 	.word	0x58026000
 8003540:	04300002 	.word	0x04300002
 8003544:	08600004 	.word	0x08600004
 8003548:	0c900008 	.word	0x0c900008
 800354c:	10c00010 	.word	0x10c00010
 8003550:	14f00020 	.word	0x14f00020
 8003554:	19200040 	.word	0x19200040
 8003558:	1d500080 	.word	0x1d500080
 800355c:	21800100 	.word	0x21800100
 8003560:	25b00200 	.word	0x25b00200
 8003564:	2a000400 	.word	0x2a000400

08003568 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 800356c:	4b13      	ldr	r3, [pc, #76]	@ (80035bc <MX_COMP2_Init+0x54>)
 800356e:	4a14      	ldr	r2, [pc, #80]	@ (80035c0 <MX_COMP2_Init+0x58>)
 8003570:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InvertingInput = COMP_INPUT_MINUS_IO2;
 8003572:	4b12      	ldr	r3, [pc, #72]	@ (80035bc <MX_COMP2_Init+0x54>)
 8003574:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8003578:	611a      	str	r2, [r3, #16]
  hcomp2.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 800357a:	4b10      	ldr	r3, [pc, #64]	@ (80035bc <MX_COMP2_Init+0x54>)
 800357c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003580:	60da      	str	r2, [r3, #12]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8003582:	4b0e      	ldr	r3, [pc, #56]	@ (80035bc <MX_COMP2_Init+0x54>)
 8003584:	2200      	movs	r2, #0
 8003586:	619a      	str	r2, [r3, #24]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8003588:	4b0c      	ldr	r3, [pc, #48]	@ (80035bc <MX_COMP2_Init+0x54>)
 800358a:	2200      	movs	r2, #0
 800358c:	615a      	str	r2, [r3, #20]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800358e:	4b0b      	ldr	r3, [pc, #44]	@ (80035bc <MX_COMP2_Init+0x54>)
 8003590:	2200      	movs	r2, #0
 8003592:	61da      	str	r2, [r3, #28]
  hcomp2.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 8003594:	4b09      	ldr	r3, [pc, #36]	@ (80035bc <MX_COMP2_Init+0x54>)
 8003596:	2200      	movs	r2, #0
 8003598:	609a      	str	r2, [r3, #8]
  hcomp2.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 800359a:	4b08      	ldr	r3, [pc, #32]	@ (80035bc <MX_COMP2_Init+0x54>)
 800359c:	2200      	movs	r2, #0
 800359e:	605a      	str	r2, [r3, #4]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80035a0:	4b06      	ldr	r3, [pc, #24]	@ (80035bc <MX_COMP2_Init+0x54>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 80035a6:	4805      	ldr	r0, [pc, #20]	@ (80035bc <MX_COMP2_Init+0x54>)
 80035a8:	f004 fb92 	bl	8007cd0 <HAL_COMP_Init>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d001      	beq.n	80035b6 <MX_COMP2_Init+0x4e>
  {
    Error_Handler();
 80035b2:	f000 fcd1 	bl	8003f58 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 80035b6:	bf00      	nop
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	24000cc8 	.word	0x24000cc8
 80035c0:	58003810 	.word	0x58003810

080035c4 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80035c8:	4b1e      	ldr	r3, [pc, #120]	@ (8003644 <MX_ETH_Init+0x80>)
 80035ca:	4a1f      	ldr	r2, [pc, #124]	@ (8003648 <MX_ETH_Init+0x84>)
 80035cc:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80035ce:	4b1f      	ldr	r3, [pc, #124]	@ (800364c <MX_ETH_Init+0x88>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80035d4:	4b1d      	ldr	r3, [pc, #116]	@ (800364c <MX_ETH_Init+0x88>)
 80035d6:	2280      	movs	r2, #128	@ 0x80
 80035d8:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80035da:	4b1c      	ldr	r3, [pc, #112]	@ (800364c <MX_ETH_Init+0x88>)
 80035dc:	22e1      	movs	r2, #225	@ 0xe1
 80035de:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80035e0:	4b1a      	ldr	r3, [pc, #104]	@ (800364c <MX_ETH_Init+0x88>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80035e6:	4b19      	ldr	r3, [pc, #100]	@ (800364c <MX_ETH_Init+0x88>)
 80035e8:	2200      	movs	r2, #0
 80035ea:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80035ec:	4b17      	ldr	r3, [pc, #92]	@ (800364c <MX_ETH_Init+0x88>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80035f2:	4b14      	ldr	r3, [pc, #80]	@ (8003644 <MX_ETH_Init+0x80>)
 80035f4:	4a15      	ldr	r2, [pc, #84]	@ (800364c <MX_ETH_Init+0x88>)
 80035f6:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80035f8:	4b12      	ldr	r3, [pc, #72]	@ (8003644 <MX_ETH_Init+0x80>)
 80035fa:	2201      	movs	r2, #1
 80035fc:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80035fe:	4b11      	ldr	r3, [pc, #68]	@ (8003644 <MX_ETH_Init+0x80>)
 8003600:	4a13      	ldr	r2, [pc, #76]	@ (8003650 <MX_ETH_Init+0x8c>)
 8003602:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8003604:	4b0f      	ldr	r3, [pc, #60]	@ (8003644 <MX_ETH_Init+0x80>)
 8003606:	4a13      	ldr	r2, [pc, #76]	@ (8003654 <MX_ETH_Init+0x90>)
 8003608:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800360a:	4b0e      	ldr	r3, [pc, #56]	@ (8003644 <MX_ETH_Init+0x80>)
 800360c:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8003610:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8003612:	480c      	ldr	r0, [pc, #48]	@ (8003644 <MX_ETH_Init+0x80>)
 8003614:	f006 fe6a 	bl	800a2ec <HAL_ETH_Init>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d001      	beq.n	8003622 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 800361e:	f000 fc9b 	bl	8003f58 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8003622:	2238      	movs	r2, #56	@ 0x38
 8003624:	2100      	movs	r1, #0
 8003626:	480c      	ldr	r0, [pc, #48]	@ (8003658 <MX_ETH_Init+0x94>)
 8003628:	f00f f933 	bl	8012892 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800362c:	4b0a      	ldr	r3, [pc, #40]	@ (8003658 <MX_ETH_Init+0x94>)
 800362e:	2221      	movs	r2, #33	@ 0x21
 8003630:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8003632:	4b09      	ldr	r3, [pc, #36]	@ (8003658 <MX_ETH_Init+0x94>)
 8003634:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003638:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800363a:	4b07      	ldr	r3, [pc, #28]	@ (8003658 <MX_ETH_Init+0x94>)
 800363c:	2200      	movs	r2, #0
 800363e:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8003640:	bf00      	nop
 8003642:	bd80      	pop	{r7, pc}
 8003644:	24000cf4 	.word	0x24000cf4
 8003648:	40028000 	.word	0x40028000
 800364c:	24001094 	.word	0x24001094
 8003650:	24000270 	.word	0x24000270
 8003654:	24000210 	.word	0x24000210
 8003658:	24000a50 	.word	0x24000a50

0800365c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8003660:	4b22      	ldr	r3, [pc, #136]	@ (80036ec <MX_LPUART1_UART_Init+0x90>)
 8003662:	4a23      	ldr	r2, [pc, #140]	@ (80036f0 <MX_LPUART1_UART_Init+0x94>)
 8003664:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8003666:	4b21      	ldr	r3, [pc, #132]	@ (80036ec <MX_LPUART1_UART_Init+0x90>)
 8003668:	4a22      	ldr	r2, [pc, #136]	@ (80036f4 <MX_LPUART1_UART_Init+0x98>)
 800366a:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800366c:	4b1f      	ldr	r3, [pc, #124]	@ (80036ec <MX_LPUART1_UART_Init+0x90>)
 800366e:	2200      	movs	r2, #0
 8003670:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8003672:	4b1e      	ldr	r3, [pc, #120]	@ (80036ec <MX_LPUART1_UART_Init+0x90>)
 8003674:	2200      	movs	r2, #0
 8003676:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8003678:	4b1c      	ldr	r3, [pc, #112]	@ (80036ec <MX_LPUART1_UART_Init+0x90>)
 800367a:	2200      	movs	r2, #0
 800367c:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800367e:	4b1b      	ldr	r3, [pc, #108]	@ (80036ec <MX_LPUART1_UART_Init+0x90>)
 8003680:	220c      	movs	r2, #12
 8003682:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003684:	4b19      	ldr	r3, [pc, #100]	@ (80036ec <MX_LPUART1_UART_Init+0x90>)
 8003686:	2200      	movs	r2, #0
 8003688:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800368a:	4b18      	ldr	r3, [pc, #96]	@ (80036ec <MX_LPUART1_UART_Init+0x90>)
 800368c:	2200      	movs	r2, #0
 800368e:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003690:	4b16      	ldr	r3, [pc, #88]	@ (80036ec <MX_LPUART1_UART_Init+0x90>)
 8003692:	2200      	movs	r2, #0
 8003694:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003696:	4b15      	ldr	r3, [pc, #84]	@ (80036ec <MX_LPUART1_UART_Init+0x90>)
 8003698:	2200      	movs	r2, #0
 800369a:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800369c:	4b13      	ldr	r3, [pc, #76]	@ (80036ec <MX_LPUART1_UART_Init+0x90>)
 800369e:	2200      	movs	r2, #0
 80036a0:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80036a2:	4812      	ldr	r0, [pc, #72]	@ (80036ec <MX_LPUART1_UART_Init+0x90>)
 80036a4:	f00c ff83 	bl	80105ae <HAL_UART_Init>
 80036a8:	4603      	mov	r3, r0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d001      	beq.n	80036b2 <MX_LPUART1_UART_Init+0x56>
  {
    Error_Handler();
 80036ae:	f000 fc53 	bl	8003f58 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80036b2:	2100      	movs	r1, #0
 80036b4:	480d      	ldr	r0, [pc, #52]	@ (80036ec <MX_LPUART1_UART_Init+0x90>)
 80036b6:	f00e f9e0 	bl	8011a7a <HAL_UARTEx_SetTxFifoThreshold>
 80036ba:	4603      	mov	r3, r0
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d001      	beq.n	80036c4 <MX_LPUART1_UART_Init+0x68>
  {
    Error_Handler();
 80036c0:	f000 fc4a 	bl	8003f58 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80036c4:	2100      	movs	r1, #0
 80036c6:	4809      	ldr	r0, [pc, #36]	@ (80036ec <MX_LPUART1_UART_Init+0x90>)
 80036c8:	f00e fa15 	bl	8011af6 <HAL_UARTEx_SetRxFifoThreshold>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d001      	beq.n	80036d6 <MX_LPUART1_UART_Init+0x7a>
  {
    Error_Handler();
 80036d2:	f000 fc41 	bl	8003f58 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80036d6:	4805      	ldr	r0, [pc, #20]	@ (80036ec <MX_LPUART1_UART_Init+0x90>)
 80036d8:	f00e f996 	bl	8011a08 <HAL_UARTEx_DisableFifoMode>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d001      	beq.n	80036e6 <MX_LPUART1_UART_Init+0x8a>
  {
    Error_Handler();
 80036e2:	f000 fc39 	bl	8003f58 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80036e6:	bf00      	nop
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	24000da4 	.word	0x24000da4
 80036f0:	58000c00 	.word	0x58000c00
 80036f4:	00033324 	.word	0x00033324

080036f8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80036fc:	4b22      	ldr	r3, [pc, #136]	@ (8003788 <MX_USART3_UART_Init+0x90>)
 80036fe:	4a23      	ldr	r2, [pc, #140]	@ (800378c <MX_USART3_UART_Init+0x94>)
 8003700:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 8593750;
 8003702:	4b21      	ldr	r3, [pc, #132]	@ (8003788 <MX_USART3_UART_Init+0x90>)
 8003704:	4a22      	ldr	r2, [pc, #136]	@ (8003790 <MX_USART3_UART_Init+0x98>)
 8003706:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003708:	4b1f      	ldr	r3, [pc, #124]	@ (8003788 <MX_USART3_UART_Init+0x90>)
 800370a:	2200      	movs	r2, #0
 800370c:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800370e:	4b1e      	ldr	r3, [pc, #120]	@ (8003788 <MX_USART3_UART_Init+0x90>)
 8003710:	2200      	movs	r2, #0
 8003712:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003714:	4b1c      	ldr	r3, [pc, #112]	@ (8003788 <MX_USART3_UART_Init+0x90>)
 8003716:	2200      	movs	r2, #0
 8003718:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800371a:	4b1b      	ldr	r3, [pc, #108]	@ (8003788 <MX_USART3_UART_Init+0x90>)
 800371c:	220c      	movs	r2, #12
 800371e:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003720:	4b19      	ldr	r3, [pc, #100]	@ (8003788 <MX_USART3_UART_Init+0x90>)
 8003722:	2200      	movs	r2, #0
 8003724:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003726:	4b18      	ldr	r3, [pc, #96]	@ (8003788 <MX_USART3_UART_Init+0x90>)
 8003728:	2200      	movs	r2, #0
 800372a:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800372c:	4b16      	ldr	r3, [pc, #88]	@ (8003788 <MX_USART3_UART_Init+0x90>)
 800372e:	2200      	movs	r2, #0
 8003730:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003732:	4b15      	ldr	r3, [pc, #84]	@ (8003788 <MX_USART3_UART_Init+0x90>)
 8003734:	2200      	movs	r2, #0
 8003736:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003738:	4b13      	ldr	r3, [pc, #76]	@ (8003788 <MX_USART3_UART_Init+0x90>)
 800373a:	2200      	movs	r2, #0
 800373c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800373e:	4812      	ldr	r0, [pc, #72]	@ (8003788 <MX_USART3_UART_Init+0x90>)
 8003740:	f00c ff35 	bl	80105ae <HAL_UART_Init>
 8003744:	4603      	mov	r3, r0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d001      	beq.n	800374e <MX_USART3_UART_Init+0x56>
  {
    Error_Handler();
 800374a:	f000 fc05 	bl	8003f58 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800374e:	2100      	movs	r1, #0
 8003750:	480d      	ldr	r0, [pc, #52]	@ (8003788 <MX_USART3_UART_Init+0x90>)
 8003752:	f00e f992 	bl	8011a7a <HAL_UARTEx_SetTxFifoThreshold>
 8003756:	4603      	mov	r3, r0
 8003758:	2b00      	cmp	r3, #0
 800375a:	d001      	beq.n	8003760 <MX_USART3_UART_Init+0x68>
  {
    Error_Handler();
 800375c:	f000 fbfc 	bl	8003f58 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003760:	2100      	movs	r1, #0
 8003762:	4809      	ldr	r0, [pc, #36]	@ (8003788 <MX_USART3_UART_Init+0x90>)
 8003764:	f00e f9c7 	bl	8011af6 <HAL_UARTEx_SetRxFifoThreshold>
 8003768:	4603      	mov	r3, r0
 800376a:	2b00      	cmp	r3, #0
 800376c:	d001      	beq.n	8003772 <MX_USART3_UART_Init+0x7a>
  {
    Error_Handler();
 800376e:	f000 fbf3 	bl	8003f58 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8003772:	4805      	ldr	r0, [pc, #20]	@ (8003788 <MX_USART3_UART_Init+0x90>)
 8003774:	f00e f948 	bl	8011a08 <HAL_UARTEx_DisableFifoMode>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d001      	beq.n	8003782 <MX_USART3_UART_Init+0x8a>
  {
    Error_Handler();
 800377e:	f000 fbeb 	bl	8003f58 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003782:	bf00      	nop
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	24000e38 	.word	0x24000e38
 800378c:	40004800 	.word	0x40004800
 8003790:	00832156 	.word	0x00832156

08003794 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b098      	sub	sp, #96	@ 0x60
 8003798:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800379a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800379e:	2200      	movs	r2, #0
 80037a0:	601a      	str	r2, [r3, #0]
 80037a2:	605a      	str	r2, [r3, #4]
 80037a4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80037a6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80037aa:	2200      	movs	r2, #0
 80037ac:	601a      	str	r2, [r3, #0]
 80037ae:	605a      	str	r2, [r3, #4]
 80037b0:	609a      	str	r2, [r3, #8]
 80037b2:	60da      	str	r2, [r3, #12]
 80037b4:	611a      	str	r2, [r3, #16]
 80037b6:	615a      	str	r2, [r3, #20]
 80037b8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80037ba:	1d3b      	adds	r3, r7, #4
 80037bc:	2234      	movs	r2, #52	@ 0x34
 80037be:	2100      	movs	r1, #0
 80037c0:	4618      	mov	r0, r3
 80037c2:	f00f f866 	bl	8012892 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80037c6:	4b3a      	ldr	r3, [pc, #232]	@ (80038b0 <MX_TIM1_Init+0x11c>)
 80037c8:	4a3a      	ldr	r2, [pc, #232]	@ (80038b4 <MX_TIM1_Init+0x120>)
 80037ca:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80037cc:	4b38      	ldr	r3, [pc, #224]	@ (80038b0 <MX_TIM1_Init+0x11c>)
 80037ce:	2200      	movs	r2, #0
 80037d0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037d2:	4b37      	ldr	r3, [pc, #220]	@ (80038b0 <MX_TIM1_Init+0x11c>)
 80037d4:	2200      	movs	r2, #0
 80037d6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3240;
 80037d8:	4b35      	ldr	r3, [pc, #212]	@ (80038b0 <MX_TIM1_Init+0x11c>)
 80037da:	f640 42a8 	movw	r2, #3240	@ 0xca8
 80037de:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037e0:	4b33      	ldr	r3, [pc, #204]	@ (80038b0 <MX_TIM1_Init+0x11c>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80037e6:	4b32      	ldr	r3, [pc, #200]	@ (80038b0 <MX_TIM1_Init+0x11c>)
 80037e8:	2200      	movs	r2, #0
 80037ea:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037ec:	4b30      	ldr	r3, [pc, #192]	@ (80038b0 <MX_TIM1_Init+0x11c>)
 80037ee:	2200      	movs	r2, #0
 80037f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80037f2:	482f      	ldr	r0, [pc, #188]	@ (80038b0 <MX_TIM1_Init+0x11c>)
 80037f4:	f00b f9cc 	bl	800eb90 <HAL_TIM_PWM_Init>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d001      	beq.n	8003802 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80037fe:	f000 fbab 	bl	8003f58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003802:	2300      	movs	r3, #0
 8003804:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003806:	2300      	movs	r3, #0
 8003808:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800380a:	2300      	movs	r3, #0
 800380c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800380e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003812:	4619      	mov	r1, r3
 8003814:	4826      	ldr	r0, [pc, #152]	@ (80038b0 <MX_TIM1_Init+0x11c>)
 8003816:	f00c fd69 	bl	80102ec <HAL_TIMEx_MasterConfigSynchronization>
 800381a:	4603      	mov	r3, r0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d001      	beq.n	8003824 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8003820:	f000 fb9a 	bl	8003f58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003824:	2360      	movs	r3, #96	@ 0x60
 8003826:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 1620;
 8003828:	f240 6354 	movw	r3, #1620	@ 0x654
 800382c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800382e:	2302      	movs	r3, #2
 8003830:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8003832:	2308      	movs	r3, #8
 8003834:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003836:	2300      	movs	r3, #0
 8003838:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 800383a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800383e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 8003840:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003844:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003846:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800384a:	2200      	movs	r2, #0
 800384c:	4619      	mov	r1, r3
 800384e:	4818      	ldr	r0, [pc, #96]	@ (80038b0 <MX_TIM1_Init+0x11c>)
 8003850:	f00b fc9c 	bl	800f18c <HAL_TIM_PWM_ConfigChannel>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	d001      	beq.n	800385e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800385a:	f000 fb7d 	bl	8003f58 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800385e:	2300      	movs	r3, #0
 8003860:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003862:	2300      	movs	r3, #0
 8003864:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003866:	2300      	movs	r3, #0
 8003868:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0xFF;
 800386a:	23ff      	movs	r3, #255	@ 0xff
 800386c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800386e:	2300      	movs	r3, #0
 8003870:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003872:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003876:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003878:	2300      	movs	r3, #0
 800387a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800387c:	2300      	movs	r3, #0
 800387e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003880:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003884:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003886:	2300      	movs	r3, #0
 8003888:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800388a:	2300      	movs	r3, #0
 800388c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800388e:	1d3b      	adds	r3, r7, #4
 8003890:	4619      	mov	r1, r3
 8003892:	4807      	ldr	r0, [pc, #28]	@ (80038b0 <MX_TIM1_Init+0x11c>)
 8003894:	f00c fdc6 	bl	8010424 <HAL_TIMEx_ConfigBreakDeadTime>
 8003898:	4603      	mov	r3, r0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d001      	beq.n	80038a2 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 800389e:	f000 fb5b 	bl	8003f58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80038a2:	4803      	ldr	r0, [pc, #12]	@ (80038b0 <MX_TIM1_Init+0x11c>)
 80038a4:	f000 ffc8 	bl	8004838 <HAL_TIM_MspPostInit>

}
 80038a8:	bf00      	nop
 80038aa:	3760      	adds	r7, #96	@ 0x60
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	24000ecc 	.word	0x24000ecc
 80038b4:	40010000 	.word	0x40010000

080038b8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b08a      	sub	sp, #40	@ 0x28
 80038bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038be:	f107 031c 	add.w	r3, r7, #28
 80038c2:	2200      	movs	r2, #0
 80038c4:	601a      	str	r2, [r3, #0]
 80038c6:	605a      	str	r2, [r3, #4]
 80038c8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80038ca:	463b      	mov	r3, r7
 80038cc:	2200      	movs	r2, #0
 80038ce:	601a      	str	r2, [r3, #0]
 80038d0:	605a      	str	r2, [r3, #4]
 80038d2:	609a      	str	r2, [r3, #8]
 80038d4:	60da      	str	r2, [r3, #12]
 80038d6:	611a      	str	r2, [r3, #16]
 80038d8:	615a      	str	r2, [r3, #20]
 80038da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80038dc:	4b22      	ldr	r3, [pc, #136]	@ (8003968 <MX_TIM2_Init+0xb0>)
 80038de:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80038e2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80038e4:	4b20      	ldr	r3, [pc, #128]	@ (8003968 <MX_TIM2_Init+0xb0>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038ea:	4b1f      	ldr	r3, [pc, #124]	@ (8003968 <MX_TIM2_Init+0xb0>)
 80038ec:	2200      	movs	r2, #0
 80038ee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80038f0:	4b1d      	ldr	r3, [pc, #116]	@ (8003968 <MX_TIM2_Init+0xb0>)
 80038f2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80038f6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003968 <MX_TIM2_Init+0xb0>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038fe:	4b1a      	ldr	r3, [pc, #104]	@ (8003968 <MX_TIM2_Init+0xb0>)
 8003900:	2200      	movs	r2, #0
 8003902:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003904:	4818      	ldr	r0, [pc, #96]	@ (8003968 <MX_TIM2_Init+0xb0>)
 8003906:	f00b f943 	bl	800eb90 <HAL_TIM_PWM_Init>
 800390a:	4603      	mov	r3, r0
 800390c:	2b00      	cmp	r3, #0
 800390e:	d001      	beq.n	8003914 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8003910:	f000 fb22 	bl	8003f58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003914:	2300      	movs	r3, #0
 8003916:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003918:	2300      	movs	r3, #0
 800391a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800391c:	f107 031c 	add.w	r3, r7, #28
 8003920:	4619      	mov	r1, r3
 8003922:	4811      	ldr	r0, [pc, #68]	@ (8003968 <MX_TIM2_Init+0xb0>)
 8003924:	f00c fce2 	bl	80102ec <HAL_TIMEx_MasterConfigSynchronization>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d001      	beq.n	8003932 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800392e:	f000 fb13 	bl	8003f58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003932:	2360      	movs	r3, #96	@ 0x60
 8003934:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003936:	2300      	movs	r3, #0
 8003938:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800393a:	2300      	movs	r3, #0
 800393c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800393e:	2300      	movs	r3, #0
 8003940:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003942:	463b      	mov	r3, r7
 8003944:	2200      	movs	r2, #0
 8003946:	4619      	mov	r1, r3
 8003948:	4807      	ldr	r0, [pc, #28]	@ (8003968 <MX_TIM2_Init+0xb0>)
 800394a:	f00b fc1f 	bl	800f18c <HAL_TIM_PWM_ConfigChannel>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d001      	beq.n	8003958 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8003954:	f000 fb00 	bl	8003f58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003958:	4803      	ldr	r0, [pc, #12]	@ (8003968 <MX_TIM2_Init+0xb0>)
 800395a:	f000 ff6d 	bl	8004838 <HAL_TIM_MspPostInit>

}
 800395e:	bf00      	nop
 8003960:	3728      	adds	r7, #40	@ 0x28
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}
 8003966:	bf00      	nop
 8003968:	24000f18 	.word	0x24000f18

0800396c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b088      	sub	sp, #32
 8003970:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003972:	f107 0314 	add.w	r3, r7, #20
 8003976:	2200      	movs	r2, #0
 8003978:	601a      	str	r2, [r3, #0]
 800397a:	605a      	str	r2, [r3, #4]
 800397c:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800397e:	1d3b      	adds	r3, r7, #4
 8003980:	2200      	movs	r2, #0
 8003982:	601a      	str	r2, [r3, #0]
 8003984:	605a      	str	r2, [r3, #4]
 8003986:	609a      	str	r2, [r3, #8]
 8003988:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800398a:	4b20      	ldr	r3, [pc, #128]	@ (8003a0c <MX_TIM3_Init+0xa0>)
 800398c:	4a20      	ldr	r2, [pc, #128]	@ (8003a10 <MX_TIM3_Init+0xa4>)
 800398e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003990:	4b1e      	ldr	r3, [pc, #120]	@ (8003a0c <MX_TIM3_Init+0xa0>)
 8003992:	2200      	movs	r2, #0
 8003994:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003996:	4b1d      	ldr	r3, [pc, #116]	@ (8003a0c <MX_TIM3_Init+0xa0>)
 8003998:	2200      	movs	r2, #0
 800399a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800399c:	4b1b      	ldr	r3, [pc, #108]	@ (8003a0c <MX_TIM3_Init+0xa0>)
 800399e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80039a2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039a4:	4b19      	ldr	r3, [pc, #100]	@ (8003a0c <MX_TIM3_Init+0xa0>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039aa:	4b18      	ldr	r3, [pc, #96]	@ (8003a0c <MX_TIM3_Init+0xa0>)
 80039ac:	2200      	movs	r2, #0
 80039ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80039b0:	4816      	ldr	r0, [pc, #88]	@ (8003a0c <MX_TIM3_Init+0xa0>)
 80039b2:	f00b faf7 	bl	800efa4 <HAL_TIM_IC_Init>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d001      	beq.n	80039c0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80039bc:	f000 facc 	bl	8003f58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039c0:	2300      	movs	r3, #0
 80039c2:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039c4:	2300      	movs	r3, #0
 80039c6:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80039c8:	f107 0314 	add.w	r3, r7, #20
 80039cc:	4619      	mov	r1, r3
 80039ce:	480f      	ldr	r0, [pc, #60]	@ (8003a0c <MX_TIM3_Init+0xa0>)
 80039d0:	f00c fc8c 	bl	80102ec <HAL_TIMEx_MasterConfigSynchronization>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d001      	beq.n	80039de <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 80039da:	f000 fabd 	bl	8003f58 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80039de:	2300      	movs	r3, #0
 80039e0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80039e2:	2301      	movs	r3, #1
 80039e4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80039e6:	2300      	movs	r3, #0
 80039e8:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80039ea:	2300      	movs	r3, #0
 80039ec:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80039ee:	1d3b      	adds	r3, r7, #4
 80039f0:	2200      	movs	r2, #0
 80039f2:	4619      	mov	r1, r3
 80039f4:	4805      	ldr	r0, [pc, #20]	@ (8003a0c <MX_TIM3_Init+0xa0>)
 80039f6:	f00b fb2c 	bl	800f052 <HAL_TIM_IC_ConfigChannel>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d001      	beq.n	8003a04 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8003a00:	f000 faaa 	bl	8003f58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003a04:	bf00      	nop
 8003a06:	3720      	adds	r7, #32
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	24000f64 	.word	0x24000f64
 8003a10:	40000400 	.word	0x40000400

08003a14 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b08a      	sub	sp, #40	@ 0x28
 8003a18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a1a:	f107 031c 	add.w	r3, r7, #28
 8003a1e:	2200      	movs	r2, #0
 8003a20:	601a      	str	r2, [r3, #0]
 8003a22:	605a      	str	r2, [r3, #4]
 8003a24:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a26:	463b      	mov	r3, r7
 8003a28:	2200      	movs	r2, #0
 8003a2a:	601a      	str	r2, [r3, #0]
 8003a2c:	605a      	str	r2, [r3, #4]
 8003a2e:	609a      	str	r2, [r3, #8]
 8003a30:	60da      	str	r2, [r3, #12]
 8003a32:	611a      	str	r2, [r3, #16]
 8003a34:	615a      	str	r2, [r3, #20]
 8003a36:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003a38:	4b21      	ldr	r3, [pc, #132]	@ (8003ac0 <MX_TIM4_Init+0xac>)
 8003a3a:	4a22      	ldr	r2, [pc, #136]	@ (8003ac4 <MX_TIM4_Init+0xb0>)
 8003a3c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003a3e:	4b20      	ldr	r3, [pc, #128]	@ (8003ac0 <MX_TIM4_Init+0xac>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a44:	4b1e      	ldr	r3, [pc, #120]	@ (8003ac0 <MX_TIM4_Init+0xac>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8003a4a:	4b1d      	ldr	r3, [pc, #116]	@ (8003ac0 <MX_TIM4_Init+0xac>)
 8003a4c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003a50:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a52:	4b1b      	ldr	r3, [pc, #108]	@ (8003ac0 <MX_TIM4_Init+0xac>)
 8003a54:	2200      	movs	r2, #0
 8003a56:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a58:	4b19      	ldr	r3, [pc, #100]	@ (8003ac0 <MX_TIM4_Init+0xac>)
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003a5e:	4818      	ldr	r0, [pc, #96]	@ (8003ac0 <MX_TIM4_Init+0xac>)
 8003a60:	f00b f896 	bl	800eb90 <HAL_TIM_PWM_Init>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d001      	beq.n	8003a6e <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8003a6a:	f000 fa75 	bl	8003f58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a72:	2300      	movs	r3, #0
 8003a74:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003a76:	f107 031c 	add.w	r3, r7, #28
 8003a7a:	4619      	mov	r1, r3
 8003a7c:	4810      	ldr	r0, [pc, #64]	@ (8003ac0 <MX_TIM4_Init+0xac>)
 8003a7e:	f00c fc35 	bl	80102ec <HAL_TIMEx_MasterConfigSynchronization>
 8003a82:	4603      	mov	r3, r0
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d001      	beq.n	8003a8c <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8003a88:	f000 fa66 	bl	8003f58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a8c:	2360      	movs	r3, #96	@ 0x60
 8003a8e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003a90:	2300      	movs	r3, #0
 8003a92:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a94:	2300      	movs	r3, #0
 8003a96:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003a9c:	463b      	mov	r3, r7
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	4619      	mov	r1, r3
 8003aa2:	4807      	ldr	r0, [pc, #28]	@ (8003ac0 <MX_TIM4_Init+0xac>)
 8003aa4:	f00b fb72 	bl	800f18c <HAL_TIM_PWM_ConfigChannel>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d001      	beq.n	8003ab2 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8003aae:	f000 fa53 	bl	8003f58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8003ab2:	4803      	ldr	r0, [pc, #12]	@ (8003ac0 <MX_TIM4_Init+0xac>)
 8003ab4:	f000 fec0 	bl	8004838 <HAL_TIM_MspPostInit>

}
 8003ab8:	bf00      	nop
 8003aba:	3728      	adds	r7, #40	@ 0x28
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	24000fb0 	.word	0x24000fb0
 8003ac4:	40000800 	.word	0x40000800

08003ac8 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b088      	sub	sp, #32
 8003acc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ace:	f107 0314 	add.w	r3, r7, #20
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	601a      	str	r2, [r3, #0]
 8003ad6:	605a      	str	r2, [r3, #4]
 8003ad8:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003ada:	1d3b      	adds	r3, r7, #4
 8003adc:	2200      	movs	r2, #0
 8003ade:	601a      	str	r2, [r3, #0]
 8003ae0:	605a      	str	r2, [r3, #4]
 8003ae2:	609a      	str	r2, [r3, #8]
 8003ae4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8003ae6:	4b22      	ldr	r3, [pc, #136]	@ (8003b70 <MX_TIM15_Init+0xa8>)
 8003ae8:	4a22      	ldr	r2, [pc, #136]	@ (8003b74 <MX_TIM15_Init+0xac>)
 8003aea:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8003aec:	4b20      	ldr	r3, [pc, #128]	@ (8003b70 <MX_TIM15_Init+0xa8>)
 8003aee:	2200      	movs	r2, #0
 8003af0:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003af2:	4b1f      	ldr	r3, [pc, #124]	@ (8003b70 <MX_TIM15_Init+0xa8>)
 8003af4:	2200      	movs	r2, #0
 8003af6:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8003af8:	4b1d      	ldr	r3, [pc, #116]	@ (8003b70 <MX_TIM15_Init+0xa8>)
 8003afa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003afe:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b00:	4b1b      	ldr	r3, [pc, #108]	@ (8003b70 <MX_TIM15_Init+0xa8>)
 8003b02:	2200      	movs	r2, #0
 8003b04:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8003b06:	4b1a      	ldr	r3, [pc, #104]	@ (8003b70 <MX_TIM15_Init+0xa8>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b0c:	4b18      	ldr	r3, [pc, #96]	@ (8003b70 <MX_TIM15_Init+0xa8>)
 8003b0e:	2200      	movs	r2, #0
 8003b10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim15) != HAL_OK)
 8003b12:	4817      	ldr	r0, [pc, #92]	@ (8003b70 <MX_TIM15_Init+0xa8>)
 8003b14:	f00b fa46 	bl	800efa4 <HAL_TIM_IC_Init>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d001      	beq.n	8003b22 <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 8003b1e:	f000 fa1b 	bl	8003f58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b22:	2300      	movs	r3, #0
 8003b24:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b26:	2300      	movs	r3, #0
 8003b28:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8003b2a:	f107 0314 	add.w	r3, r7, #20
 8003b2e:	4619      	mov	r1, r3
 8003b30:	480f      	ldr	r0, [pc, #60]	@ (8003b70 <MX_TIM15_Init+0xa8>)
 8003b32:	f00c fbdb 	bl	80102ec <HAL_TIMEx_MasterConfigSynchronization>
 8003b36:	4603      	mov	r3, r0
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d001      	beq.n	8003b40 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8003b3c:	f000 fa0c 	bl	8003f58 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003b40:	2300      	movs	r3, #0
 8003b42:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003b44:	2301      	movs	r3, #1
 8003b46:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim15, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003b50:	1d3b      	adds	r3, r7, #4
 8003b52:	2200      	movs	r2, #0
 8003b54:	4619      	mov	r1, r3
 8003b56:	4806      	ldr	r0, [pc, #24]	@ (8003b70 <MX_TIM15_Init+0xa8>)
 8003b58:	f00b fa7b 	bl	800f052 <HAL_TIM_IC_ConfigChannel>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d001      	beq.n	8003b66 <MX_TIM15_Init+0x9e>
  {
    Error_Handler();
 8003b62:	f000 f9f9 	bl	8003f58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8003b66:	bf00      	nop
 8003b68:	3720      	adds	r7, #32
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	bf00      	nop
 8003b70:	24000ffc 	.word	0x24000ffc
 8003b74:	40014000 	.word	0x40014000

08003b78 <MX_TIM24_Init>:
  * @brief TIM24 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM24_Init(void)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b088      	sub	sp, #32
 8003b7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM24_Init 0 */

  /* USER CODE END TIM24_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b7e:	f107 0310 	add.w	r3, r7, #16
 8003b82:	2200      	movs	r2, #0
 8003b84:	601a      	str	r2, [r3, #0]
 8003b86:	605a      	str	r2, [r3, #4]
 8003b88:	609a      	str	r2, [r3, #8]
 8003b8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b8c:	1d3b      	adds	r3, r7, #4
 8003b8e:	2200      	movs	r2, #0
 8003b90:	601a      	str	r2, [r3, #0]
 8003b92:	605a      	str	r2, [r3, #4]
 8003b94:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM24_Init 1 */

  /* USER CODE END TIM24_Init 1 */
  htim24.Instance = TIM24;
 8003b96:	4b1e      	ldr	r3, [pc, #120]	@ (8003c10 <MX_TIM24_Init+0x98>)
 8003b98:	4a1e      	ldr	r2, [pc, #120]	@ (8003c14 <MX_TIM24_Init+0x9c>)
 8003b9a:	601a      	str	r2, [r3, #0]
  htim24.Init.Prescaler = 275 - 1;
 8003b9c:	4b1c      	ldr	r3, [pc, #112]	@ (8003c10 <MX_TIM24_Init+0x98>)
 8003b9e:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8003ba2:	605a      	str	r2, [r3, #4]
  htim24.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ba4:	4b1a      	ldr	r3, [pc, #104]	@ (8003c10 <MX_TIM24_Init+0x98>)
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	609a      	str	r2, [r3, #8]
  htim24.Init.Period = 4294967295;
 8003baa:	4b19      	ldr	r3, [pc, #100]	@ (8003c10 <MX_TIM24_Init+0x98>)
 8003bac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003bb0:	60da      	str	r2, [r3, #12]
  htim24.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003bb2:	4b17      	ldr	r3, [pc, #92]	@ (8003c10 <MX_TIM24_Init+0x98>)
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	611a      	str	r2, [r3, #16]
  htim24.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003bb8:	4b15      	ldr	r3, [pc, #84]	@ (8003c10 <MX_TIM24_Init+0x98>)
 8003bba:	2280      	movs	r2, #128	@ 0x80
 8003bbc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim24) != HAL_OK)
 8003bbe:	4814      	ldr	r0, [pc, #80]	@ (8003c10 <MX_TIM24_Init+0x98>)
 8003bc0:	f00a ff10 	bl	800e9e4 <HAL_TIM_Base_Init>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d001      	beq.n	8003bce <MX_TIM24_Init+0x56>
  {
    Error_Handler();
 8003bca:	f000 f9c5 	bl	8003f58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003bce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003bd2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim24, &sClockSourceConfig) != HAL_OK)
 8003bd4:	f107 0310 	add.w	r3, r7, #16
 8003bd8:	4619      	mov	r1, r3
 8003bda:	480d      	ldr	r0, [pc, #52]	@ (8003c10 <MX_TIM24_Init+0x98>)
 8003bdc:	f00b fbea 	bl	800f3b4 <HAL_TIM_ConfigClockSource>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d001      	beq.n	8003bea <MX_TIM24_Init+0x72>
  {
    Error_Handler();
 8003be6:	f000 f9b7 	bl	8003f58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003bea:	2300      	movs	r3, #0
 8003bec:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim24, &sMasterConfig) != HAL_OK)
 8003bf2:	1d3b      	adds	r3, r7, #4
 8003bf4:	4619      	mov	r1, r3
 8003bf6:	4806      	ldr	r0, [pc, #24]	@ (8003c10 <MX_TIM24_Init+0x98>)
 8003bf8:	f00c fb78 	bl	80102ec <HAL_TIMEx_MasterConfigSynchronization>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d001      	beq.n	8003c06 <MX_TIM24_Init+0x8e>
  {
    Error_Handler();
 8003c02:	f000 f9a9 	bl	8003f58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM24_Init 2 */

  /* USER CODE END TIM24_Init 2 */

}
 8003c06:	bf00      	nop
 8003c08:	3720      	adds	r7, #32
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	24001048 	.word	0x24001048
 8003c14:	4000e400 	.word	0x4000e400

08003c18 <MX_USB_OTG_HS_USB_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_USB_Init(void)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8003c1c:	bf00      	nop
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr
	...

08003c28 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b082      	sub	sp, #8
 8003c2c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003c2e:	4b11      	ldr	r3, [pc, #68]	@ (8003c74 <MX_DMA_Init+0x4c>)
 8003c30:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003c34:	4a0f      	ldr	r2, [pc, #60]	@ (8003c74 <MX_DMA_Init+0x4c>)
 8003c36:	f043 0301 	orr.w	r3, r3, #1
 8003c3a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003c74 <MX_DMA_Init+0x4c>)
 8003c40:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003c44:	f003 0301 	and.w	r3, r3, #1
 8003c48:	607b      	str	r3, [r7, #4]
 8003c4a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	2100      	movs	r1, #0
 8003c50:	200c      	movs	r0, #12
 8003c52:	f004 fa42 	bl	80080da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8003c56:	200c      	movs	r0, #12
 8003c58:	f004 fa59 	bl	800810e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	2100      	movs	r1, #0
 8003c60:	200d      	movs	r0, #13
 8003c62:	f004 fa3a 	bl	80080da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8003c66:	200d      	movs	r0, #13
 8003c68:	f004 fa51 	bl	800810e <HAL_NVIC_EnableIRQ>

}
 8003c6c:	bf00      	nop
 8003c6e:	3708      	adds	r7, #8
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	58024400 	.word	0x58024400

08003c78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b08e      	sub	sp, #56	@ 0x38
 8003c7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c82:	2200      	movs	r2, #0
 8003c84:	601a      	str	r2, [r3, #0]
 8003c86:	605a      	str	r2, [r3, #4]
 8003c88:	609a      	str	r2, [r3, #8]
 8003c8a:	60da      	str	r2, [r3, #12]
 8003c8c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003c8e:	4bab      	ldr	r3, [pc, #684]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003c90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c94:	4aa9      	ldr	r2, [pc, #676]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003c96:	f043 0310 	orr.w	r3, r3, #16
 8003c9a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003c9e:	4ba7      	ldr	r3, [pc, #668]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003ca0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ca4:	f003 0310 	and.w	r3, r3, #16
 8003ca8:	623b      	str	r3, [r7, #32]
 8003caa:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cac:	4ba3      	ldr	r3, [pc, #652]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003cae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003cb2:	4aa2      	ldr	r2, [pc, #648]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003cb4:	f043 0304 	orr.w	r3, r3, #4
 8003cb8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003cbc:	4b9f      	ldr	r3, [pc, #636]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003cbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003cc2:	f003 0304 	and.w	r3, r3, #4
 8003cc6:	61fb      	str	r3, [r7, #28]
 8003cc8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003cca:	4b9c      	ldr	r3, [pc, #624]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003ccc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003cd0:	4a9a      	ldr	r2, [pc, #616]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003cd2:	f043 0320 	orr.w	r3, r3, #32
 8003cd6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003cda:	4b98      	ldr	r3, [pc, #608]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003cdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ce0:	f003 0320 	and.w	r3, r3, #32
 8003ce4:	61bb      	str	r3, [r7, #24]
 8003ce6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003ce8:	4b94      	ldr	r3, [pc, #592]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003cea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003cee:	4a93      	ldr	r2, [pc, #588]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003cf0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003cf4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003cf8:	4b90      	ldr	r3, [pc, #576]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003cfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d02:	617b      	str	r3, [r7, #20]
 8003d04:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d06:	4b8d      	ldr	r3, [pc, #564]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003d08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d0c:	4a8b      	ldr	r2, [pc, #556]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003d0e:	f043 0301 	orr.w	r3, r3, #1
 8003d12:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003d16:	4b89      	ldr	r3, [pc, #548]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003d18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d1c:	f003 0301 	and.w	r3, r3, #1
 8003d20:	613b      	str	r3, [r7, #16]
 8003d22:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d24:	4b85      	ldr	r3, [pc, #532]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003d26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d2a:	4a84      	ldr	r2, [pc, #528]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003d2c:	f043 0302 	orr.w	r3, r3, #2
 8003d30:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003d34:	4b81      	ldr	r3, [pc, #516]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003d36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d3a:	f003 0302 	and.w	r3, r3, #2
 8003d3e:	60fb      	str	r3, [r7, #12]
 8003d40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003d42:	4b7e      	ldr	r3, [pc, #504]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003d44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d48:	4a7c      	ldr	r2, [pc, #496]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003d4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d4e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003d52:	4b7a      	ldr	r3, [pc, #488]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003d54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d5c:	60bb      	str	r3, [r7, #8]
 8003d5e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d60:	4b76      	ldr	r3, [pc, #472]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003d62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d66:	4a75      	ldr	r2, [pc, #468]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003d68:	f043 0308 	orr.w	r3, r3, #8
 8003d6c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003d70:	4b72      	ldr	r3, [pc, #456]	@ (8003f3c <MX_GPIO_Init+0x2c4>)
 8003d72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d76:	f003 0308 	and.w	r3, r3, #8
 8003d7a:	607b      	str	r3, [r7, #4]
 8003d7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LINE_DRIVER1_ENABLE_Pin|LINE_DRIVER2_ENABLE_Pin, GPIO_PIN_SET);
 8003d7e:	2201      	movs	r2, #1
 8003d80:	f640 0105 	movw	r1, #2053	@ 0x805
 8003d84:	486e      	ldr	r0, [pc, #440]	@ (8003f40 <MX_GPIO_Init+0x2c8>)
 8003d86:	f007 fa73 	bl	800b270 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEST_OUTPUT_GPIO_Port, TEST_OUTPUT_Pin, GPIO_PIN_RESET);
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	2102      	movs	r1, #2
 8003d8e:	486d      	ldr	r0, [pc, #436]	@ (8003f44 <MX_GPIO_Init+0x2cc>)
 8003d90:	f007 fa6e 	bl	800b270 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8003d94:	2200      	movs	r2, #0
 8003d96:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003d9a:	4869      	ldr	r0, [pc, #420]	@ (8003f40 <MX_GPIO_Init+0x2c8>)
 8003d9c:	f007 fa68 	bl	800b270 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_3V3_SWITCH_GPIO_Port, OUT_3V3_SWITCH_Pin, GPIO_PIN_SET);
 8003da0:	2201      	movs	r2, #1
 8003da2:	2101      	movs	r1, #1
 8003da4:	4868      	ldr	r0, [pc, #416]	@ (8003f48 <MX_GPIO_Init+0x2d0>)
 8003da6:	f007 fa63 	bl	800b270 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ACTIVE_GPIO_Port, LED_ACTIVE_Pin, GPIO_PIN_SET);
 8003daa:	2201      	movs	r2, #1
 8003dac:	2101      	movs	r1, #1
 8003dae:	4867      	ldr	r0, [pc, #412]	@ (8003f4c <MX_GPIO_Init+0x2d4>)
 8003db0:	f007 fa5e 	bl	800b270 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
 8003db4:	2200      	movs	r2, #0
 8003db6:	2102      	movs	r1, #2
 8003db8:	4864      	ldr	r0, [pc, #400]	@ (8003f4c <MX_GPIO_Init+0x2d4>)
 8003dba:	f007 fa59 	bl	800b270 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003dbe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003dc2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003dcc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003dd0:	4619      	mov	r1, r3
 8003dd2:	485f      	ldr	r0, [pc, #380]	@ (8003f50 <MX_GPIO_Init+0x2d8>)
 8003dd4:	f007 f88c 	bl	800aef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LINE_DRIVER1_ENABLE_Pin LINE_DRIVER2_ENABLE_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LINE_DRIVER1_ENABLE_Pin|LINE_DRIVER2_ENABLE_Pin|LED_RED_Pin;
 8003dd8:	f644 0305 	movw	r3, #18437	@ 0x4805
 8003ddc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003dde:	2301      	movs	r3, #1
 8003de0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003de2:	2300      	movs	r3, #0
 8003de4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003de6:	2300      	movs	r3, #0
 8003de8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003dee:	4619      	mov	r1, r3
 8003df0:	4853      	ldr	r0, [pc, #332]	@ (8003f40 <MX_GPIO_Init+0x2c8>)
 8003df2:	f007 f87d 	bl	800aef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OUT_500V_ENABLE_Pin */
  GPIO_InitStruct.Pin = OUT_500V_ENABLE_Pin;
 8003df6:	2301      	movs	r3, #1
 8003df8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OUT_500V_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8003e02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e06:	4619      	mov	r1, r3
 8003e08:	484e      	ldr	r0, [pc, #312]	@ (8003f44 <MX_GPIO_Init+0x2cc>)
 8003e0a:	f007 f871 	bl	800aef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : TEST_OUTPUT_Pin */
  GPIO_InitStruct.Pin = TEST_OUTPUT_Pin;
 8003e0e:	2302      	movs	r3, #2
 8003e10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e12:	2301      	movs	r3, #1
 8003e14:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e16:	2300      	movs	r3, #0
 8003e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(TEST_OUTPUT_GPIO_Port, &GPIO_InitStruct);
 8003e1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e22:	4619      	mov	r1, r3
 8003e24:	4847      	ldr	r0, [pc, #284]	@ (8003f44 <MX_GPIO_Init+0x2cc>)
 8003e26:	f007 f863 	bl	800aef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : TURN_PLASMA_ON_Pin */
  GPIO_InitStruct.Pin = TURN_PLASMA_ON_Pin;
 8003e2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003e2e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e30:	2300      	movs	r3, #0
 8003e32:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e34:	2300      	movs	r3, #0
 8003e36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TURN_PLASMA_ON_GPIO_Port, &GPIO_InitStruct);
 8003e38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	4843      	ldr	r0, [pc, #268]	@ (8003f4c <MX_GPIO_Init+0x2d4>)
 8003e40:	f007 f856 	bl	800aef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : INP_COMP_IRQ_Pin */
  GPIO_InitStruct.Pin = INP_COMP_IRQ_Pin;
 8003e44:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003e48:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003e4a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e50:	2300      	movs	r3, #0
 8003e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(INP_COMP_IRQ_GPIO_Port, &GPIO_InitStruct);
 8003e54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e58:	4619      	mov	r1, r3
 8003e5a:	483c      	ldr	r0, [pc, #240]	@ (8003f4c <MX_GPIO_Init+0x2d4>)
 8003e5c:	f007 f848 	bl	800aef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : POWER_OFF_IRQ_Pin */
  GPIO_InitStruct.Pin = POWER_OFF_IRQ_Pin;
 8003e60:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e64:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003e66:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8003e6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(POWER_OFF_IRQ_GPIO_Port, &GPIO_InitStruct);
 8003e70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e74:	4619      	mov	r1, r3
 8003e76:	4835      	ldr	r0, [pc, #212]	@ (8003f4c <MX_GPIO_Init+0x2d4>)
 8003e78:	f007 f83a 	bl	800aef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8003e7c:	2380      	movs	r3, #128	@ 0x80
 8003e7e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003e80:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003e84:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e86:	2300      	movs	r3, #0
 8003e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8003e8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e8e:	4619      	mov	r1, r3
 8003e90:	482c      	ldr	r0, [pc, #176]	@ (8003f44 <MX_GPIO_Init+0x2cc>)
 8003e92:	f007 f82d 	bl	800aef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 8003e96:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003e9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8003ea4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ea8:	4619      	mov	r1, r3
 8003eaa:	482a      	ldr	r0, [pc, #168]	@ (8003f54 <MX_GPIO_Init+0x2dc>)
 8003eac:	f007 f820 	bl	800aef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8003eb0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003eb4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eb6:	2302      	movs	r3, #2
 8003eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8003ec2:	230a      	movs	r3, #10
 8003ec4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8003ec6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003eca:	4619      	mov	r1, r3
 8003ecc:	4821      	ldr	r0, [pc, #132]	@ (8003f54 <MX_GPIO_Init+0x2dc>)
 8003ece:	f007 f80f 	bl	800aef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OUT_3V3_SWITCH_Pin */
  GPIO_InitStruct.Pin = OUT_3V3_SWITCH_Pin;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eda:	2300      	movs	r3, #0
 8003edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(OUT_3V3_SWITCH_GPIO_Port, &GPIO_InitStruct);
 8003ee2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ee6:	4619      	mov	r1, r3
 8003ee8:	4817      	ldr	r0, [pc, #92]	@ (8003f48 <MX_GPIO_Init+0x2d0>)
 8003eea:	f007 f801 	bl	800aef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OUT_15V_ENABLE_Pin */
  GPIO_InitStruct.Pin = OUT_15V_ENABLE_Pin;
 8003eee:	2302      	movs	r3, #2
 8003ef0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OUT_15V_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8003efa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003efe:	4619      	mov	r1, r3
 8003f00:	4811      	ldr	r0, [pc, #68]	@ (8003f48 <MX_GPIO_Init+0x2d0>)
 8003f02:	f006 fff5 	bl	800aef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_ACTIVE_Pin LED_YELLOW_Pin */
  GPIO_InitStruct.Pin = LED_ACTIVE_Pin|LED_YELLOW_Pin;
 8003f06:	2303      	movs	r3, #3
 8003f08:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f12:	2300      	movs	r3, #0
 8003f14:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003f16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003f1a:	4619      	mov	r1, r3
 8003f1c:	480b      	ldr	r0, [pc, #44]	@ (8003f4c <MX_GPIO_Init+0x2d4>)
 8003f1e:	f006 ffe7 	bl	800aef0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003f22:	2200      	movs	r2, #0
 8003f24:	2100      	movs	r1, #0
 8003f26:	2028      	movs	r0, #40	@ 0x28
 8003f28:	f004 f8d7 	bl	80080da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003f2c:	2028      	movs	r0, #40	@ 0x28
 8003f2e:	f004 f8ee 	bl	800810e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003f32:	bf00      	nop
 8003f34:	3738      	adds	r7, #56	@ 0x38
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	bf00      	nop
 8003f3c:	58024400 	.word	0x58024400
 8003f40:	58020400 	.word	0x58020400
 8003f44:	58021800 	.word	0x58021800
 8003f48:	58020c00 	.word	0x58020c00
 8003f4c:	58021000 	.word	0x58021000
 8003f50:	58020800 	.word	0x58020800
 8003f54:	58020000 	.word	0x58020000

08003f58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003f5c:	b672      	cpsid	i
}
 8003f5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003f60:	bf00      	nop
 8003f62:	e7fd      	b.n	8003f60 <Error_Handler+0x8>

08003f64 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f6a:	4b0a      	ldr	r3, [pc, #40]	@ (8003f94 <HAL_MspInit+0x30>)
 8003f6c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003f70:	4a08      	ldr	r2, [pc, #32]	@ (8003f94 <HAL_MspInit+0x30>)
 8003f72:	f043 0302 	orr.w	r3, r3, #2
 8003f76:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003f7a:	4b06      	ldr	r3, [pc, #24]	@ (8003f94 <HAL_MspInit+0x30>)
 8003f7c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003f80:	f003 0302 	and.w	r3, r3, #2
 8003f84:	607b      	str	r3, [r7, #4]
 8003f86:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f88:	bf00      	nop
 8003f8a:	370c      	adds	r7, #12
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f92:	4770      	bx	lr
 8003f94:	58024400 	.word	0x58024400

08003f98 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b090      	sub	sp, #64	@ 0x40
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fa0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	601a      	str	r2, [r3, #0]
 8003fa8:	605a      	str	r2, [r3, #4]
 8003faa:	609a      	str	r2, [r3, #8]
 8003fac:	60da      	str	r2, [r3, #12]
 8003fae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4aaa      	ldr	r2, [pc, #680]	@ (8004260 <HAL_ADC_MspInit+0x2c8>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d16b      	bne.n	8004092 <HAL_ADC_MspInit+0xfa>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003fba:	4baa      	ldr	r3, [pc, #680]	@ (8004264 <HAL_ADC_MspInit+0x2cc>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	4aa8      	ldr	r2, [pc, #672]	@ (8004264 <HAL_ADC_MspInit+0x2cc>)
 8003fc2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003fc4:	4ba7      	ldr	r3, [pc, #668]	@ (8004264 <HAL_ADC_MspInit+0x2cc>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d10e      	bne.n	8003fea <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8003fcc:	4ba6      	ldr	r3, [pc, #664]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 8003fce:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003fd2:	4aa5      	ldr	r2, [pc, #660]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 8003fd4:	f043 0320 	orr.w	r3, r3, #32
 8003fd8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003fdc:	4ba2      	ldr	r3, [pc, #648]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 8003fde:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003fe2:	f003 0320 	and.w	r3, r3, #32
 8003fe6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fea:	4b9f      	ldr	r3, [pc, #636]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 8003fec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ff0:	4a9d      	ldr	r2, [pc, #628]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 8003ff2:	f043 0301 	orr.w	r3, r3, #1
 8003ff6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003ffa:	4b9b      	ldr	r3, [pc, #620]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 8003ffc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004000:	f003 0301 	and.w	r3, r3, #1
 8004004:	627b      	str	r3, [r7, #36]	@ 0x24
 8004006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_INP16
    PA3     ------> ADC1_INP15
    PA4     ------> ADC1_INP18
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4;
 8004008:	2319      	movs	r3, #25
 800400a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800400c:	2303      	movs	r3, #3
 800400e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004010:	2300      	movs	r3, #0
 8004012:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004014:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004018:	4619      	mov	r1, r3
 800401a:	4894      	ldr	r0, [pc, #592]	@ (800426c <HAL_ADC_MspInit+0x2d4>)
 800401c:	f006 ff68 	bl	800aef0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream2;
 8004020:	4b93      	ldr	r3, [pc, #588]	@ (8004270 <HAL_ADC_MspInit+0x2d8>)
 8004022:	4a94      	ldr	r2, [pc, #592]	@ (8004274 <HAL_ADC_MspInit+0x2dc>)
 8004024:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8004026:	4b92      	ldr	r3, [pc, #584]	@ (8004270 <HAL_ADC_MspInit+0x2d8>)
 8004028:	2209      	movs	r2, #9
 800402a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800402c:	4b90      	ldr	r3, [pc, #576]	@ (8004270 <HAL_ADC_MspInit+0x2d8>)
 800402e:	2200      	movs	r2, #0
 8004030:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004032:	4b8f      	ldr	r3, [pc, #572]	@ (8004270 <HAL_ADC_MspInit+0x2d8>)
 8004034:	2200      	movs	r2, #0
 8004036:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004038:	4b8d      	ldr	r3, [pc, #564]	@ (8004270 <HAL_ADC_MspInit+0x2d8>)
 800403a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800403e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004040:	4b8b      	ldr	r3, [pc, #556]	@ (8004270 <HAL_ADC_MspInit+0x2d8>)
 8004042:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004046:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004048:	4b89      	ldr	r3, [pc, #548]	@ (8004270 <HAL_ADC_MspInit+0x2d8>)
 800404a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800404e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8004050:	4b87      	ldr	r3, [pc, #540]	@ (8004270 <HAL_ADC_MspInit+0x2d8>)
 8004052:	2200      	movs	r2, #0
 8004054:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8004056:	4b86      	ldr	r3, [pc, #536]	@ (8004270 <HAL_ADC_MspInit+0x2d8>)
 8004058:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800405c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800405e:	4b84      	ldr	r3, [pc, #528]	@ (8004270 <HAL_ADC_MspInit+0x2d8>)
 8004060:	2200      	movs	r2, #0
 8004062:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004064:	4882      	ldr	r0, [pc, #520]	@ (8004270 <HAL_ADC_MspInit+0x2d8>)
 8004066:	f004 f86d 	bl	8008144 <HAL_DMA_Init>
 800406a:	4603      	mov	r3, r0
 800406c:	2b00      	cmp	r3, #0
 800406e:	d001      	beq.n	8004074 <HAL_ADC_MspInit+0xdc>
    {
      Error_Handler();
 8004070:	f7ff ff72 	bl	8003f58 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	4a7e      	ldr	r2, [pc, #504]	@ (8004270 <HAL_ADC_MspInit+0x2d8>)
 8004078:	659a      	str	r2, [r3, #88]	@ 0x58
 800407a:	4a7d      	ldr	r2, [pc, #500]	@ (8004270 <HAL_ADC_MspInit+0x2d8>)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8004080:	2200      	movs	r2, #0
 8004082:	2100      	movs	r1, #0
 8004084:	2012      	movs	r0, #18
 8004086:	f004 f828 	bl	80080da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800408a:	2012      	movs	r0, #18
 800408c:	f004 f83f 	bl	800810e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8004090:	e0e2      	b.n	8004258 <HAL_ADC_MspInit+0x2c0>
  else if(hadc->Instance==ADC2)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a78      	ldr	r2, [pc, #480]	@ (8004278 <HAL_ADC_MspInit+0x2e0>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d156      	bne.n	800414a <HAL_ADC_MspInit+0x1b2>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800409c:	4b71      	ldr	r3, [pc, #452]	@ (8004264 <HAL_ADC_MspInit+0x2cc>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	3301      	adds	r3, #1
 80040a2:	4a70      	ldr	r2, [pc, #448]	@ (8004264 <HAL_ADC_MspInit+0x2cc>)
 80040a4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80040a6:	4b6f      	ldr	r3, [pc, #444]	@ (8004264 <HAL_ADC_MspInit+0x2cc>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2b01      	cmp	r3, #1
 80040ac:	d10e      	bne.n	80040cc <HAL_ADC_MspInit+0x134>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80040ae:	4b6e      	ldr	r3, [pc, #440]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 80040b0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80040b4:	4a6c      	ldr	r2, [pc, #432]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 80040b6:	f043 0320 	orr.w	r3, r3, #32
 80040ba:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80040be:	4b6a      	ldr	r3, [pc, #424]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 80040c0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80040c4:	f003 0320 	and.w	r3, r3, #32
 80040c8:	623b      	str	r3, [r7, #32]
 80040ca:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040cc:	4b66      	ldr	r3, [pc, #408]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 80040ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040d2:	4a65      	ldr	r2, [pc, #404]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 80040d4:	f043 0301 	orr.w	r3, r3, #1
 80040d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80040dc:	4b62      	ldr	r3, [pc, #392]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 80040de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040e2:	f003 0301 	and.w	r3, r3, #1
 80040e6:	61fb      	str	r3, [r7, #28]
 80040e8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040ea:	4b5f      	ldr	r3, [pc, #380]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 80040ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040f0:	4a5d      	ldr	r2, [pc, #372]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 80040f2:	f043 0302 	orr.w	r3, r3, #2
 80040f6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80040fa:	4b5b      	ldr	r3, [pc, #364]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 80040fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004100:	f003 0302 	and.w	r3, r3, #2
 8004104:	61bb      	str	r3, [r7, #24]
 8004106:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8004108:	2360      	movs	r3, #96	@ 0x60
 800410a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800410c:	2303      	movs	r3, #3
 800410e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004110:	2300      	movs	r3, #0
 8004112:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004114:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004118:	4619      	mov	r1, r3
 800411a:	4854      	ldr	r0, [pc, #336]	@ (800426c <HAL_ADC_MspInit+0x2d4>)
 800411c:	f006 fee8 	bl	800aef0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004120:	2302      	movs	r3, #2
 8004122:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004124:	2303      	movs	r3, #3
 8004126:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004128:	2300      	movs	r3, #0
 800412a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800412c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004130:	4619      	mov	r1, r3
 8004132:	4852      	ldr	r0, [pc, #328]	@ (800427c <HAL_ADC_MspInit+0x2e4>)
 8004134:	f006 fedc 	bl	800aef0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8004138:	2200      	movs	r2, #0
 800413a:	2100      	movs	r1, #0
 800413c:	2012      	movs	r0, #18
 800413e:	f003 ffcc 	bl	80080da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8004142:	2012      	movs	r0, #18
 8004144:	f003 ffe3 	bl	800810e <HAL_NVIC_EnableIRQ>
}
 8004148:	e086      	b.n	8004258 <HAL_ADC_MspInit+0x2c0>
  else if(hadc->Instance==ADC3)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a4c      	ldr	r2, [pc, #304]	@ (8004280 <HAL_ADC_MspInit+0x2e8>)
 8004150:	4293      	cmp	r3, r2
 8004152:	f040 8081 	bne.w	8004258 <HAL_ADC_MspInit+0x2c0>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8004156:	4b44      	ldr	r3, [pc, #272]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 8004158:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800415c:	4a42      	ldr	r2, [pc, #264]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 800415e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004162:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004166:	4b40      	ldr	r3, [pc, #256]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 8004168:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800416c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004170:	617b      	str	r3, [r7, #20]
 8004172:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004174:	4b3c      	ldr	r3, [pc, #240]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 8004176:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800417a:	4a3b      	ldr	r2, [pc, #236]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 800417c:	f043 0320 	orr.w	r3, r3, #32
 8004180:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004184:	4b38      	ldr	r3, [pc, #224]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 8004186:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800418a:	f003 0320 	and.w	r3, r3, #32
 800418e:	613b      	str	r3, [r7, #16]
 8004190:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004192:	4b35      	ldr	r3, [pc, #212]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 8004194:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004198:	4a33      	ldr	r2, [pc, #204]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 800419a:	f043 0304 	orr.w	r3, r3, #4
 800419e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80041a2:	4b31      	ldr	r3, [pc, #196]	@ (8004268 <HAL_ADC_MspInit+0x2d0>)
 80041a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041a8:	f003 0304 	and.w	r3, r3, #4
 80041ac:	60fb      	str	r3, [r7, #12]
 80041ae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80041b0:	f44f 63ff 	mov.w	r3, #2040	@ 0x7f8
 80041b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80041b6:	2303      	movs	r3, #3
 80041b8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041ba:	2300      	movs	r3, #0
 80041bc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80041be:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80041c2:	4619      	mov	r1, r3
 80041c4:	482f      	ldr	r0, [pc, #188]	@ (8004284 <HAL_ADC_MspInit+0x2ec>)
 80041c6:	f006 fe93 	bl	800aef0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80041ca:	2301      	movs	r3, #1
 80041cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80041ce:	2303      	movs	r3, #3
 80041d0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041d2:	2300      	movs	r3, #0
 80041d4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041d6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80041da:	4619      	mov	r1, r3
 80041dc:	482a      	ldr	r0, [pc, #168]	@ (8004288 <HAL_ADC_MspInit+0x2f0>)
 80041de:	f006 fe87 	bl	800aef0 <HAL_GPIO_Init>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 80041e2:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 80041e6:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 80041ea:	f000 fe43 	bl	8004e74 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 80041ee:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
 80041f2:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 80041f6:	f000 fe3d 	bl	8004e74 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Instance = DMA1_Stream1;
 80041fa:	4b24      	ldr	r3, [pc, #144]	@ (800428c <HAL_ADC_MspInit+0x2f4>)
 80041fc:	4a24      	ldr	r2, [pc, #144]	@ (8004290 <HAL_ADC_MspInit+0x2f8>)
 80041fe:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8004200:	4b22      	ldr	r3, [pc, #136]	@ (800428c <HAL_ADC_MspInit+0x2f4>)
 8004202:	2273      	movs	r2, #115	@ 0x73
 8004204:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004206:	4b21      	ldr	r3, [pc, #132]	@ (800428c <HAL_ADC_MspInit+0x2f4>)
 8004208:	2200      	movs	r2, #0
 800420a:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800420c:	4b1f      	ldr	r3, [pc, #124]	@ (800428c <HAL_ADC_MspInit+0x2f4>)
 800420e:	2200      	movs	r2, #0
 8004210:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8004212:	4b1e      	ldr	r3, [pc, #120]	@ (800428c <HAL_ADC_MspInit+0x2f4>)
 8004214:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004218:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800421a:	4b1c      	ldr	r3, [pc, #112]	@ (800428c <HAL_ADC_MspInit+0x2f4>)
 800421c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004220:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004222:	4b1a      	ldr	r3, [pc, #104]	@ (800428c <HAL_ADC_MspInit+0x2f4>)
 8004224:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004228:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_NORMAL;
 800422a:	4b18      	ldr	r3, [pc, #96]	@ (800428c <HAL_ADC_MspInit+0x2f4>)
 800422c:	2200      	movs	r2, #0
 800422e:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8004230:	4b16      	ldr	r3, [pc, #88]	@ (800428c <HAL_ADC_MspInit+0x2f4>)
 8004232:	2200      	movs	r2, #0
 8004234:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004236:	4b15      	ldr	r3, [pc, #84]	@ (800428c <HAL_ADC_MspInit+0x2f4>)
 8004238:	2200      	movs	r2, #0
 800423a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800423c:	4813      	ldr	r0, [pc, #76]	@ (800428c <HAL_ADC_MspInit+0x2f4>)
 800423e:	f003 ff81 	bl	8008144 <HAL_DMA_Init>
 8004242:	4603      	mov	r3, r0
 8004244:	2b00      	cmp	r3, #0
 8004246:	d001      	beq.n	800424c <HAL_ADC_MspInit+0x2b4>
      Error_Handler();
 8004248:	f7ff fe86 	bl	8003f58 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	4a0f      	ldr	r2, [pc, #60]	@ (800428c <HAL_ADC_MspInit+0x2f4>)
 8004250:	659a      	str	r2, [r3, #88]	@ 0x58
 8004252:	4a0e      	ldr	r2, [pc, #56]	@ (800428c <HAL_ADC_MspInit+0x2f4>)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8004258:	bf00      	nop
 800425a:	3740      	adds	r7, #64	@ 0x40
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}
 8004260:	40022000 	.word	0x40022000
 8004264:	2400109c 	.word	0x2400109c
 8004268:	58024400 	.word	0x58024400
 800426c:	58020000 	.word	0x58020000
 8004270:	24000bd8 	.word	0x24000bd8
 8004274:	40020040 	.word	0x40020040
 8004278:	40022100 	.word	0x40022100
 800427c:	58020400 	.word	0x58020400
 8004280:	58026000 	.word	0x58026000
 8004284:	58021400 	.word	0x58021400
 8004288:	58020800 	.word	0x58020800
 800428c:	24000c50 	.word	0x24000c50
 8004290:	40020028 	.word	0x40020028

08004294 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b08a      	sub	sp, #40	@ 0x28
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800429c:	f107 0314 	add.w	r3, r7, #20
 80042a0:	2200      	movs	r2, #0
 80042a2:	601a      	str	r2, [r3, #0]
 80042a4:	605a      	str	r2, [r3, #4]
 80042a6:	609a      	str	r2, [r3, #8]
 80042a8:	60da      	str	r2, [r3, #12]
 80042aa:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP2)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a21      	ldr	r2, [pc, #132]	@ (8004338 <HAL_COMP_MspInit+0xa4>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d13b      	bne.n	800432e <HAL_COMP_MspInit+0x9a>
  {
  /* USER CODE BEGIN COMP2_MspInit 0 */

  /* USER CODE END COMP2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_COMP12_CLK_ENABLE();
 80042b6:	4b21      	ldr	r3, [pc, #132]	@ (800433c <HAL_COMP_MspInit+0xa8>)
 80042b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80042bc:	4a1f      	ldr	r2, [pc, #124]	@ (800433c <HAL_COMP_MspInit+0xa8>)
 80042be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80042c2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80042c6:	4b1d      	ldr	r3, [pc, #116]	@ (800433c <HAL_COMP_MspInit+0xa8>)
 80042c8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80042cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042d0:	613b      	str	r3, [r7, #16]
 80042d2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80042d4:	4b19      	ldr	r3, [pc, #100]	@ (800433c <HAL_COMP_MspInit+0xa8>)
 80042d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80042da:	4a18      	ldr	r2, [pc, #96]	@ (800433c <HAL_COMP_MspInit+0xa8>)
 80042dc:	f043 0310 	orr.w	r3, r3, #16
 80042e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80042e4:	4b15      	ldr	r3, [pc, #84]	@ (800433c <HAL_COMP_MspInit+0xa8>)
 80042e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80042ea:	f003 0310 	and.w	r3, r3, #16
 80042ee:	60fb      	str	r3, [r7, #12]
 80042f0:	68fb      	ldr	r3, [r7, #12]
    /**COMP2 GPIO Configuration
    PE7     ------> COMP2_INM
    PE11     ------> COMP2_INP
    PE13     ------> COMP2_OUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_11;
 80042f2:	f44f 6308 	mov.w	r3, #2176	@ 0x880
 80042f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80042f8:	2303      	movs	r3, #3
 80042fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042fc:	2300      	movs	r3, #0
 80042fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004300:	f107 0314 	add.w	r3, r7, #20
 8004304:	4619      	mov	r1, r3
 8004306:	480e      	ldr	r0, [pc, #56]	@ (8004340 <HAL_COMP_MspInit+0xac>)
 8004308:	f006 fdf2 	bl	800aef0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800430c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004310:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004312:	2302      	movs	r3, #2
 8004314:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004316:	2300      	movs	r3, #0
 8004318:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800431a:	2300      	movs	r3, #0
 800431c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_COMP2;
 800431e:	230d      	movs	r3, #13
 8004320:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004322:	f107 0314 	add.w	r3, r7, #20
 8004326:	4619      	mov	r1, r3
 8004328:	4805      	ldr	r0, [pc, #20]	@ (8004340 <HAL_COMP_MspInit+0xac>)
 800432a:	f006 fde1 	bl	800aef0 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }

}
 800432e:	bf00      	nop
 8004330:	3728      	adds	r7, #40	@ 0x28
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	58003810 	.word	0x58003810
 800433c:	58024400 	.word	0x58024400
 8004340:	58021000 	.word	0x58021000

08004344 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b08e      	sub	sp, #56	@ 0x38
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800434c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004350:	2200      	movs	r2, #0
 8004352:	601a      	str	r2, [r3, #0]
 8004354:	605a      	str	r2, [r3, #4]
 8004356:	609a      	str	r2, [r3, #8]
 8004358:	60da      	str	r2, [r3, #12]
 800435a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a59      	ldr	r2, [pc, #356]	@ (80044c8 <HAL_ETH_MspInit+0x184>)
 8004362:	4293      	cmp	r3, r2
 8004364:	f040 80ab 	bne.w	80044be <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8004368:	4b58      	ldr	r3, [pc, #352]	@ (80044cc <HAL_ETH_MspInit+0x188>)
 800436a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800436e:	4a57      	ldr	r2, [pc, #348]	@ (80044cc <HAL_ETH_MspInit+0x188>)
 8004370:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004374:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004378:	4b54      	ldr	r3, [pc, #336]	@ (80044cc <HAL_ETH_MspInit+0x188>)
 800437a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800437e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004382:	623b      	str	r3, [r7, #32]
 8004384:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8004386:	4b51      	ldr	r3, [pc, #324]	@ (80044cc <HAL_ETH_MspInit+0x188>)
 8004388:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800438c:	4a4f      	ldr	r2, [pc, #316]	@ (80044cc <HAL_ETH_MspInit+0x188>)
 800438e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004392:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004396:	4b4d      	ldr	r3, [pc, #308]	@ (80044cc <HAL_ETH_MspInit+0x188>)
 8004398:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800439c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043a0:	61fb      	str	r3, [r7, #28]
 80043a2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 80043a4:	4b49      	ldr	r3, [pc, #292]	@ (80044cc <HAL_ETH_MspInit+0x188>)
 80043a6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80043aa:	4a48      	ldr	r2, [pc, #288]	@ (80044cc <HAL_ETH_MspInit+0x188>)
 80043ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043b0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80043b4:	4b45      	ldr	r3, [pc, #276]	@ (80044cc <HAL_ETH_MspInit+0x188>)
 80043b6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80043ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043be:	61bb      	str	r3, [r7, #24]
 80043c0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80043c2:	4b42      	ldr	r3, [pc, #264]	@ (80044cc <HAL_ETH_MspInit+0x188>)
 80043c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043c8:	4a40      	ldr	r2, [pc, #256]	@ (80044cc <HAL_ETH_MspInit+0x188>)
 80043ca:	f043 0304 	orr.w	r3, r3, #4
 80043ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80043d2:	4b3e      	ldr	r3, [pc, #248]	@ (80044cc <HAL_ETH_MspInit+0x188>)
 80043d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043d8:	f003 0304 	and.w	r3, r3, #4
 80043dc:	617b      	str	r3, [r7, #20]
 80043de:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043e0:	4b3a      	ldr	r3, [pc, #232]	@ (80044cc <HAL_ETH_MspInit+0x188>)
 80043e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043e6:	4a39      	ldr	r2, [pc, #228]	@ (80044cc <HAL_ETH_MspInit+0x188>)
 80043e8:	f043 0301 	orr.w	r3, r3, #1
 80043ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80043f0:	4b36      	ldr	r3, [pc, #216]	@ (80044cc <HAL_ETH_MspInit+0x188>)
 80043f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043f6:	f003 0301 	and.w	r3, r3, #1
 80043fa:	613b      	str	r3, [r7, #16]
 80043fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043fe:	4b33      	ldr	r3, [pc, #204]	@ (80044cc <HAL_ETH_MspInit+0x188>)
 8004400:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004404:	4a31      	ldr	r2, [pc, #196]	@ (80044cc <HAL_ETH_MspInit+0x188>)
 8004406:	f043 0302 	orr.w	r3, r3, #2
 800440a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800440e:	4b2f      	ldr	r3, [pc, #188]	@ (80044cc <HAL_ETH_MspInit+0x188>)
 8004410:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004414:	f003 0302 	and.w	r3, r3, #2
 8004418:	60fb      	str	r3, [r7, #12]
 800441a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800441c:	4b2b      	ldr	r3, [pc, #172]	@ (80044cc <HAL_ETH_MspInit+0x188>)
 800441e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004422:	4a2a      	ldr	r2, [pc, #168]	@ (80044cc <HAL_ETH_MspInit+0x188>)
 8004424:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004428:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800442c:	4b27      	ldr	r3, [pc, #156]	@ (80044cc <HAL_ETH_MspInit+0x188>)
 800442e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004436:	60bb      	str	r3, [r7, #8]
 8004438:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800443a:	2332      	movs	r3, #50	@ 0x32
 800443c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800443e:	2302      	movs	r3, #2
 8004440:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004442:	2300      	movs	r3, #0
 8004444:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004446:	2300      	movs	r3, #0
 8004448:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800444a:	230b      	movs	r3, #11
 800444c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800444e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004452:	4619      	mov	r1, r3
 8004454:	481e      	ldr	r0, [pc, #120]	@ (80044d0 <HAL_ETH_MspInit+0x18c>)
 8004456:	f006 fd4b 	bl	800aef0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800445a:	2386      	movs	r3, #134	@ 0x86
 800445c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800445e:	2302      	movs	r3, #2
 8004460:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004462:	2300      	movs	r3, #0
 8004464:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004466:	2300      	movs	r3, #0
 8004468:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800446a:	230b      	movs	r3, #11
 800446c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800446e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004472:	4619      	mov	r1, r3
 8004474:	4817      	ldr	r0, [pc, #92]	@ (80044d4 <HAL_ETH_MspInit+0x190>)
 8004476:	f006 fd3b 	bl	800aef0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800447a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800447e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004480:	2302      	movs	r3, #2
 8004482:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004484:	2300      	movs	r3, #0
 8004486:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004488:	2300      	movs	r3, #0
 800448a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800448c:	230b      	movs	r3, #11
 800448e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8004490:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004494:	4619      	mov	r1, r3
 8004496:	4810      	ldr	r0, [pc, #64]	@ (80044d8 <HAL_ETH_MspInit+0x194>)
 8004498:	f006 fd2a 	bl	800aef0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800449c:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80044a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044a2:	2302      	movs	r3, #2
 80044a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044a6:	2300      	movs	r3, #0
 80044a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044aa:	2300      	movs	r3, #0
 80044ac:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80044ae:	230b      	movs	r3, #11
 80044b0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80044b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80044b6:	4619      	mov	r1, r3
 80044b8:	4808      	ldr	r0, [pc, #32]	@ (80044dc <HAL_ETH_MspInit+0x198>)
 80044ba:	f006 fd19 	bl	800aef0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 80044be:	bf00      	nop
 80044c0:	3738      	adds	r7, #56	@ 0x38
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	40028000 	.word	0x40028000
 80044cc:	58024400 	.word	0x58024400
 80044d0:	58020800 	.word	0x58020800
 80044d4:	58020000 	.word	0x58020000
 80044d8:	58020400 	.word	0x58020400
 80044dc:	58021800 	.word	0x58021800

080044e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b0ba      	sub	sp, #232	@ 0xe8
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044e8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80044ec:	2200      	movs	r2, #0
 80044ee:	601a      	str	r2, [r3, #0]
 80044f0:	605a      	str	r2, [r3, #4]
 80044f2:	609a      	str	r2, [r3, #8]
 80044f4:	60da      	str	r2, [r3, #12]
 80044f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80044f8:	f107 0318 	add.w	r3, r7, #24
 80044fc:	22b8      	movs	r2, #184	@ 0xb8
 80044fe:	2100      	movs	r1, #0
 8004500:	4618      	mov	r0, r3
 8004502:	f00e f9c6 	bl	8012892 <memset>
  if(huart->Instance==LPUART1)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a4d      	ldr	r2, [pc, #308]	@ (8004640 <HAL_UART_MspInit+0x160>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d146      	bne.n	800459e <HAL_UART_MspInit+0xbe>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8004510:	f04f 0204 	mov.w	r2, #4
 8004514:	f04f 0300 	mov.w	r3, #0
 8004518:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_D3PCLK1;
 800451c:	2300      	movs	r3, #0
 800451e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004522:	f107 0318 	add.w	r3, r7, #24
 8004526:	4618      	mov	r0, r3
 8004528:	f007 fe76 	bl	800c218 <HAL_RCCEx_PeriphCLKConfig>
 800452c:	4603      	mov	r3, r0
 800452e:	2b00      	cmp	r3, #0
 8004530:	d001      	beq.n	8004536 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8004532:	f7ff fd11 	bl	8003f58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8004536:	4b43      	ldr	r3, [pc, #268]	@ (8004644 <HAL_UART_MspInit+0x164>)
 8004538:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800453c:	4a41      	ldr	r2, [pc, #260]	@ (8004644 <HAL_UART_MspInit+0x164>)
 800453e:	f043 0308 	orr.w	r3, r3, #8
 8004542:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004546:	4b3f      	ldr	r3, [pc, #252]	@ (8004644 <HAL_UART_MspInit+0x164>)
 8004548:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800454c:	f003 0308 	and.w	r3, r3, #8
 8004550:	617b      	str	r3, [r7, #20]
 8004552:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004554:	4b3b      	ldr	r3, [pc, #236]	@ (8004644 <HAL_UART_MspInit+0x164>)
 8004556:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800455a:	4a3a      	ldr	r2, [pc, #232]	@ (8004644 <HAL_UART_MspInit+0x164>)
 800455c:	f043 0302 	orr.w	r3, r3, #2
 8004560:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004564:	4b37      	ldr	r3, [pc, #220]	@ (8004644 <HAL_UART_MspInit+0x164>)
 8004566:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800456a:	f003 0302 	and.w	r3, r3, #2
 800456e:	613b      	str	r3, [r7, #16]
 8004570:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PB6     ------> LPUART1_TX
    PB7     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004572:	23c0      	movs	r3, #192	@ 0xc0
 8004574:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004578:	2302      	movs	r3, #2
 800457a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800457e:	2300      	movs	r3, #0
 8004580:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004584:	2300      	movs	r3, #0
 8004586:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART;
 800458a:	2308      	movs	r3, #8
 800458c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004590:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004594:	4619      	mov	r1, r3
 8004596:	482c      	ldr	r0, [pc, #176]	@ (8004648 <HAL_UART_MspInit+0x168>)
 8004598:	f006 fcaa 	bl	800aef0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800459c:	e04b      	b.n	8004636 <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART3)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a2a      	ldr	r2, [pc, #168]	@ (800464c <HAL_UART_MspInit+0x16c>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d146      	bne.n	8004636 <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80045a8:	f04f 0202 	mov.w	r2, #2
 80045ac:	f04f 0300 	mov.w	r3, #0
 80045b0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80045b4:	2300      	movs	r3, #0
 80045b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80045ba:	f107 0318 	add.w	r3, r7, #24
 80045be:	4618      	mov	r0, r3
 80045c0:	f007 fe2a 	bl	800c218 <HAL_RCCEx_PeriphCLKConfig>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d001      	beq.n	80045ce <HAL_UART_MspInit+0xee>
      Error_Handler();
 80045ca:	f7ff fcc5 	bl	8003f58 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80045ce:	4b1d      	ldr	r3, [pc, #116]	@ (8004644 <HAL_UART_MspInit+0x164>)
 80045d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80045d4:	4a1b      	ldr	r2, [pc, #108]	@ (8004644 <HAL_UART_MspInit+0x164>)
 80045d6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80045da:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80045de:	4b19      	ldr	r3, [pc, #100]	@ (8004644 <HAL_UART_MspInit+0x164>)
 80045e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80045e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045e8:	60fb      	str	r3, [r7, #12]
 80045ea:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80045ec:	4b15      	ldr	r3, [pc, #84]	@ (8004644 <HAL_UART_MspInit+0x164>)
 80045ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80045f2:	4a14      	ldr	r2, [pc, #80]	@ (8004644 <HAL_UART_MspInit+0x164>)
 80045f4:	f043 0308 	orr.w	r3, r3, #8
 80045f8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80045fc:	4b11      	ldr	r3, [pc, #68]	@ (8004644 <HAL_UART_MspInit+0x164>)
 80045fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004602:	f003 0308 	and.w	r3, r3, #8
 8004606:	60bb      	str	r3, [r7, #8]
 8004608:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_VCP_RX_Pin|STLK_VCP_TX_Pin;
 800460a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800460e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004612:	2302      	movs	r3, #2
 8004614:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004618:	2300      	movs	r3, #0
 800461a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800461e:	2300      	movs	r3, #0
 8004620:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004624:	2307      	movs	r3, #7
 8004626:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800462a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800462e:	4619      	mov	r1, r3
 8004630:	4807      	ldr	r0, [pc, #28]	@ (8004650 <HAL_UART_MspInit+0x170>)
 8004632:	f006 fc5d 	bl	800aef0 <HAL_GPIO_Init>
}
 8004636:	bf00      	nop
 8004638:	37e8      	adds	r7, #232	@ 0xe8
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	58000c00 	.word	0x58000c00
 8004644:	58024400 	.word	0x58024400
 8004648:	58020400 	.word	0x58020400
 800464c:	40004800 	.word	0x40004800
 8004650:	58020c00 	.word	0x58020c00

08004654 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004654:	b480      	push	{r7}
 8004656:	b087      	sub	sp, #28
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a20      	ldr	r2, [pc, #128]	@ (80046e4 <HAL_TIM_PWM_MspInit+0x90>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d10f      	bne.n	8004686 <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004666:	4b20      	ldr	r3, [pc, #128]	@ (80046e8 <HAL_TIM_PWM_MspInit+0x94>)
 8004668:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800466c:	4a1e      	ldr	r2, [pc, #120]	@ (80046e8 <HAL_TIM_PWM_MspInit+0x94>)
 800466e:	f043 0301 	orr.w	r3, r3, #1
 8004672:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004676:	4b1c      	ldr	r3, [pc, #112]	@ (80046e8 <HAL_TIM_PWM_MspInit+0x94>)
 8004678:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800467c:	f003 0301 	and.w	r3, r3, #1
 8004680:	617b      	str	r3, [r7, #20]
 8004682:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004684:	e028      	b.n	80046d8 <HAL_TIM_PWM_MspInit+0x84>
  else if(htim_pwm->Instance==TIM2)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800468e:	d10f      	bne.n	80046b0 <HAL_TIM_PWM_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004690:	4b15      	ldr	r3, [pc, #84]	@ (80046e8 <HAL_TIM_PWM_MspInit+0x94>)
 8004692:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004696:	4a14      	ldr	r2, [pc, #80]	@ (80046e8 <HAL_TIM_PWM_MspInit+0x94>)
 8004698:	f043 0301 	orr.w	r3, r3, #1
 800469c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80046a0:	4b11      	ldr	r3, [pc, #68]	@ (80046e8 <HAL_TIM_PWM_MspInit+0x94>)
 80046a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80046a6:	f003 0301 	and.w	r3, r3, #1
 80046aa:	613b      	str	r3, [r7, #16]
 80046ac:	693b      	ldr	r3, [r7, #16]
}
 80046ae:	e013      	b.n	80046d8 <HAL_TIM_PWM_MspInit+0x84>
  else if(htim_pwm->Instance==TIM4)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a0d      	ldr	r2, [pc, #52]	@ (80046ec <HAL_TIM_PWM_MspInit+0x98>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d10e      	bne.n	80046d8 <HAL_TIM_PWM_MspInit+0x84>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80046ba:	4b0b      	ldr	r3, [pc, #44]	@ (80046e8 <HAL_TIM_PWM_MspInit+0x94>)
 80046bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80046c0:	4a09      	ldr	r2, [pc, #36]	@ (80046e8 <HAL_TIM_PWM_MspInit+0x94>)
 80046c2:	f043 0304 	orr.w	r3, r3, #4
 80046c6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80046ca:	4b07      	ldr	r3, [pc, #28]	@ (80046e8 <HAL_TIM_PWM_MspInit+0x94>)
 80046cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80046d0:	f003 0304 	and.w	r3, r3, #4
 80046d4:	60fb      	str	r3, [r7, #12]
 80046d6:	68fb      	ldr	r3, [r7, #12]
}
 80046d8:	bf00      	nop
 80046da:	371c      	adds	r7, #28
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr
 80046e4:	40010000 	.word	0x40010000
 80046e8:	58024400 	.word	0x58024400
 80046ec:	40000800 	.word	0x40000800

080046f0 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b08c      	sub	sp, #48	@ 0x30
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046f8:	f107 031c 	add.w	r3, r7, #28
 80046fc:	2200      	movs	r2, #0
 80046fe:	601a      	str	r2, [r3, #0]
 8004700:	605a      	str	r2, [r3, #4]
 8004702:	609a      	str	r2, [r3, #8]
 8004704:	60da      	str	r2, [r3, #12]
 8004706:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM3)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a34      	ldr	r2, [pc, #208]	@ (80047e0 <HAL_TIM_IC_MspInit+0xf0>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d12e      	bne.n	8004770 <HAL_TIM_IC_MspInit+0x80>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004712:	4b34      	ldr	r3, [pc, #208]	@ (80047e4 <HAL_TIM_IC_MspInit+0xf4>)
 8004714:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004718:	4a32      	ldr	r2, [pc, #200]	@ (80047e4 <HAL_TIM_IC_MspInit+0xf4>)
 800471a:	f043 0302 	orr.w	r3, r3, #2
 800471e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004722:	4b30      	ldr	r3, [pc, #192]	@ (80047e4 <HAL_TIM_IC_MspInit+0xf4>)
 8004724:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004728:	f003 0302 	and.w	r3, r3, #2
 800472c:	61bb      	str	r3, [r7, #24]
 800472e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004730:	4b2c      	ldr	r3, [pc, #176]	@ (80047e4 <HAL_TIM_IC_MspInit+0xf4>)
 8004732:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004736:	4a2b      	ldr	r2, [pc, #172]	@ (80047e4 <HAL_TIM_IC_MspInit+0xf4>)
 8004738:	f043 0304 	orr.w	r3, r3, #4
 800473c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004740:	4b28      	ldr	r3, [pc, #160]	@ (80047e4 <HAL_TIM_IC_MspInit+0xf4>)
 8004742:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004746:	f003 0304 	and.w	r3, r3, #4
 800474a:	617b      	str	r3, [r7, #20]
 800474c:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800474e:	2340      	movs	r3, #64	@ 0x40
 8004750:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004752:	2302      	movs	r3, #2
 8004754:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004756:	2301      	movs	r3, #1
 8004758:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800475a:	2300      	movs	r3, #0
 800475c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800475e:	2302      	movs	r3, #2
 8004760:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004762:	f107 031c 	add.w	r3, r7, #28
 8004766:	4619      	mov	r1, r3
 8004768:	481f      	ldr	r0, [pc, #124]	@ (80047e8 <HAL_TIM_IC_MspInit+0xf8>)
 800476a:	f006 fbc1 	bl	800aef0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 800476e:	e032      	b.n	80047d6 <HAL_TIM_IC_MspInit+0xe6>
  else if(htim_ic->Instance==TIM15)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a1d      	ldr	r2, [pc, #116]	@ (80047ec <HAL_TIM_IC_MspInit+0xfc>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d12d      	bne.n	80047d6 <HAL_TIM_IC_MspInit+0xe6>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800477a:	4b1a      	ldr	r3, [pc, #104]	@ (80047e4 <HAL_TIM_IC_MspInit+0xf4>)
 800477c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004780:	4a18      	ldr	r2, [pc, #96]	@ (80047e4 <HAL_TIM_IC_MspInit+0xf4>)
 8004782:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004786:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800478a:	4b16      	ldr	r3, [pc, #88]	@ (80047e4 <HAL_TIM_IC_MspInit+0xf4>)
 800478c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004790:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004794:	613b      	str	r3, [r7, #16]
 8004796:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004798:	4b12      	ldr	r3, [pc, #72]	@ (80047e4 <HAL_TIM_IC_MspInit+0xf4>)
 800479a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800479e:	4a11      	ldr	r2, [pc, #68]	@ (80047e4 <HAL_TIM_IC_MspInit+0xf4>)
 80047a0:	f043 0310 	orr.w	r3, r3, #16
 80047a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80047a8:	4b0e      	ldr	r3, [pc, #56]	@ (80047e4 <HAL_TIM_IC_MspInit+0xf4>)
 80047aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80047ae:	f003 0310 	and.w	r3, r3, #16
 80047b2:	60fb      	str	r3, [r7, #12]
 80047b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80047b6:	2320      	movs	r3, #32
 80047b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047ba:	2302      	movs	r3, #2
 80047bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80047be:	2301      	movs	r3, #1
 80047c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047c2:	2300      	movs	r3, #0
 80047c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 80047c6:	2304      	movs	r3, #4
 80047c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80047ca:	f107 031c 	add.w	r3, r7, #28
 80047ce:	4619      	mov	r1, r3
 80047d0:	4807      	ldr	r0, [pc, #28]	@ (80047f0 <HAL_TIM_IC_MspInit+0x100>)
 80047d2:	f006 fb8d 	bl	800aef0 <HAL_GPIO_Init>
}
 80047d6:	bf00      	nop
 80047d8:	3730      	adds	r7, #48	@ 0x30
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	bf00      	nop
 80047e0:	40000400 	.word	0x40000400
 80047e4:	58024400 	.word	0x58024400
 80047e8:	58020800 	.word	0x58020800
 80047ec:	40014000 	.word	0x40014000
 80047f0:	58021000 	.word	0x58021000

080047f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b085      	sub	sp, #20
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM24)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a0b      	ldr	r2, [pc, #44]	@ (8004830 <HAL_TIM_Base_MspInit+0x3c>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d10e      	bne.n	8004824 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM24_MspInit 0 */

  /* USER CODE END TIM24_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM24_CLK_ENABLE();
 8004806:	4b0b      	ldr	r3, [pc, #44]	@ (8004834 <HAL_TIM_Base_MspInit+0x40>)
 8004808:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800480c:	4a09      	ldr	r2, [pc, #36]	@ (8004834 <HAL_TIM_Base_MspInit+0x40>)
 800480e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004812:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8004816:	4b07      	ldr	r3, [pc, #28]	@ (8004834 <HAL_TIM_Base_MspInit+0x40>)
 8004818:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800481c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004820:	60fb      	str	r3, [r7, #12]
 8004822:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM24_MspInit 1 */

  /* USER CODE END TIM24_MspInit 1 */
  }

}
 8004824:	bf00      	nop
 8004826:	3714      	adds	r7, #20
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr
 8004830:	4000e400 	.word	0x4000e400
 8004834:	58024400 	.word	0x58024400

08004838 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b08a      	sub	sp, #40	@ 0x28
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004840:	f107 0314 	add.w	r3, r7, #20
 8004844:	2200      	movs	r2, #0
 8004846:	601a      	str	r2, [r3, #0]
 8004848:	605a      	str	r2, [r3, #4]
 800484a:	609a      	str	r2, [r3, #8]
 800484c:	60da      	str	r2, [r3, #12]
 800484e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a39      	ldr	r2, [pc, #228]	@ (800493c <HAL_TIM_MspPostInit+0x104>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d120      	bne.n	800489c <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800485a:	4b39      	ldr	r3, [pc, #228]	@ (8004940 <HAL_TIM_MspPostInit+0x108>)
 800485c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004860:	4a37      	ldr	r2, [pc, #220]	@ (8004940 <HAL_TIM_MspPostInit+0x108>)
 8004862:	f043 0310 	orr.w	r3, r3, #16
 8004866:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800486a:	4b35      	ldr	r3, [pc, #212]	@ (8004940 <HAL_TIM_MspPostInit+0x108>)
 800486c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004870:	f003 0310 	and.w	r3, r3, #16
 8004874:	613b      	str	r3, [r7, #16]
 8004876:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE8     ------> TIM1_CH1N
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = TIM1_CH1N_Pin|TIM1_CH1_Pin;
 8004878:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800487c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800487e:	2302      	movs	r3, #2
 8004880:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004882:	2300      	movs	r3, #0
 8004884:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004886:	2300      	movs	r3, #0
 8004888:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800488a:	2301      	movs	r3, #1
 800488c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800488e:	f107 0314 	add.w	r3, r7, #20
 8004892:	4619      	mov	r1, r3
 8004894:	482b      	ldr	r0, [pc, #172]	@ (8004944 <HAL_TIM_MspPostInit+0x10c>)
 8004896:	f006 fb2b 	bl	800aef0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800489a:	e04a      	b.n	8004932 <HAL_TIM_MspPostInit+0xfa>
  else if(htim->Instance==TIM2)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048a4:	d120      	bne.n	80048e8 <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048a6:	4b26      	ldr	r3, [pc, #152]	@ (8004940 <HAL_TIM_MspPostInit+0x108>)
 80048a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80048ac:	4a24      	ldr	r2, [pc, #144]	@ (8004940 <HAL_TIM_MspPostInit+0x108>)
 80048ae:	f043 0301 	orr.w	r3, r3, #1
 80048b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80048b6:	4b22      	ldr	r3, [pc, #136]	@ (8004940 <HAL_TIM_MspPostInit+0x108>)
 80048b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80048bc:	f003 0301 	and.w	r3, r3, #1
 80048c0:	60fb      	str	r3, [r7, #12]
 80048c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80048c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80048ca:	2312      	movs	r3, #18
 80048cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048ce:	2300      	movs	r3, #0
 80048d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048d2:	2300      	movs	r3, #0
 80048d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80048d6:	2301      	movs	r3, #1
 80048d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048da:	f107 0314 	add.w	r3, r7, #20
 80048de:	4619      	mov	r1, r3
 80048e0:	4819      	ldr	r0, [pc, #100]	@ (8004948 <HAL_TIM_MspPostInit+0x110>)
 80048e2:	f006 fb05 	bl	800aef0 <HAL_GPIO_Init>
}
 80048e6:	e024      	b.n	8004932 <HAL_TIM_MspPostInit+0xfa>
  else if(htim->Instance==TIM4)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a17      	ldr	r2, [pc, #92]	@ (800494c <HAL_TIM_MspPostInit+0x114>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d11f      	bne.n	8004932 <HAL_TIM_MspPostInit+0xfa>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80048f2:	4b13      	ldr	r3, [pc, #76]	@ (8004940 <HAL_TIM_MspPostInit+0x108>)
 80048f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80048f8:	4a11      	ldr	r2, [pc, #68]	@ (8004940 <HAL_TIM_MspPostInit+0x108>)
 80048fa:	f043 0308 	orr.w	r3, r3, #8
 80048fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004902:	4b0f      	ldr	r3, [pc, #60]	@ (8004940 <HAL_TIM_MspPostInit+0x108>)
 8004904:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004908:	f003 0308 	and.w	r3, r3, #8
 800490c:	60bb      	str	r3, [r7, #8]
 800490e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004910:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004914:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004916:	2312      	movs	r3, #18
 8004918:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800491a:	2300      	movs	r3, #0
 800491c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800491e:	2300      	movs	r3, #0
 8004920:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004922:	2302      	movs	r3, #2
 8004924:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004926:	f107 0314 	add.w	r3, r7, #20
 800492a:	4619      	mov	r1, r3
 800492c:	4808      	ldr	r0, [pc, #32]	@ (8004950 <HAL_TIM_MspPostInit+0x118>)
 800492e:	f006 fadf 	bl	800aef0 <HAL_GPIO_Init>
}
 8004932:	bf00      	nop
 8004934:	3728      	adds	r7, #40	@ 0x28
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	40010000 	.word	0x40010000
 8004940:	58024400 	.word	0x58024400
 8004944:	58021000 	.word	0x58021000
 8004948:	58020000 	.word	0x58020000
 800494c:	40000800 	.word	0x40000800
 8004950:	58020c00 	.word	0x58020c00

08004954 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004954:	b480      	push	{r7}
 8004956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004958:	bf00      	nop
 800495a:	e7fd      	b.n	8004958 <NMI_Handler+0x4>

0800495c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800495c:	b480      	push	{r7}
 800495e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004960:	bf00      	nop
 8004962:	e7fd      	b.n	8004960 <HardFault_Handler+0x4>

08004964 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004964:	b480      	push	{r7}
 8004966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004968:	bf00      	nop
 800496a:	e7fd      	b.n	8004968 <MemManage_Handler+0x4>

0800496c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800496c:	b480      	push	{r7}
 800496e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004970:	bf00      	nop
 8004972:	e7fd      	b.n	8004970 <BusFault_Handler+0x4>

08004974 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004974:	b480      	push	{r7}
 8004976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004978:	bf00      	nop
 800497a:	e7fd      	b.n	8004978 <UsageFault_Handler+0x4>

0800497c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800497c:	b480      	push	{r7}
 800497e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004980:	bf00      	nop
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr

0800498a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800498a:	b480      	push	{r7}
 800498c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800498e:	bf00      	nop
 8004990:	46bd      	mov	sp, r7
 8004992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004996:	4770      	bx	lr

08004998 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004998:	b480      	push	{r7}
 800499a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800499c:	bf00      	nop
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr

080049a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80049a6:	b580      	push	{r7, lr}
 80049a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80049aa:	f000 fa0b 	bl	8004dc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80049ae:	bf00      	nop
 80049b0:	bd80      	pop	{r7, pc}
	...

080049b4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80049b8:	4802      	ldr	r0, [pc, #8]	@ (80049c4 <DMA1_Stream1_IRQHandler+0x10>)
 80049ba:	f004 f985 	bl	8008cc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80049be:	bf00      	nop
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	24000c50 	.word	0x24000c50

080049c8 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80049cc:	4802      	ldr	r0, [pc, #8]	@ (80049d8 <DMA1_Stream2_IRQHandler+0x10>)
 80049ce:	f004 f97b 	bl	8008cc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80049d2:	bf00      	nop
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	bf00      	nop
 80049d8:	24000bd8 	.word	0x24000bd8

080049dc <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80049e0:	4803      	ldr	r0, [pc, #12]	@ (80049f0 <ADC_IRQHandler+0x14>)
 80049e2:	f001 f969 	bl	8005cb8 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80049e6:	4803      	ldr	r0, [pc, #12]	@ (80049f4 <ADC_IRQHandler+0x18>)
 80049e8:	f001 f966 	bl	8005cb8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80049ec:	bf00      	nop
 80049ee:	bd80      	pop	{r7, pc}
 80049f0:	24000a88 	.word	0x24000a88
 80049f4:	24000af8 	.word	0x24000af8

080049f8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INP_COMP_IRQ_Pin);
 80049fc:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8004a00:	f006 fc4f 	bl	800b2a2 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(POWER_OFF_IRQ_Pin);
 8004a04:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004a08:	f006 fc4b 	bl	800b2a2 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004a0c:	bf00      	nop
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004a10:	b480      	push	{r7}
 8004a12:	af00      	add	r7, sp, #0
  return 1;
 8004a14:	2301      	movs	r3, #1
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1e:	4770      	bx	lr

08004a20 <_kill>:

int _kill(int pid, int sig)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b082      	sub	sp, #8
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
 8004a28:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004a2a:	f00d ff93 	bl	8012954 <__errno>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	2216      	movs	r2, #22
 8004a32:	601a      	str	r2, [r3, #0]
  return -1;
 8004a34:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	3708      	adds	r7, #8
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}

08004a40 <_exit>:

void _exit (int status)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b082      	sub	sp, #8
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004a48:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f7ff ffe7 	bl	8004a20 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004a52:	bf00      	nop
 8004a54:	e7fd      	b.n	8004a52 <_exit+0x12>

08004a56 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004a56:	b580      	push	{r7, lr}
 8004a58:	b086      	sub	sp, #24
 8004a5a:	af00      	add	r7, sp, #0
 8004a5c:	60f8      	str	r0, [r7, #12]
 8004a5e:	60b9      	str	r1, [r7, #8]
 8004a60:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a62:	2300      	movs	r3, #0
 8004a64:	617b      	str	r3, [r7, #20]
 8004a66:	e00a      	b.n	8004a7e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004a68:	f3af 8000 	nop.w
 8004a6c:	4601      	mov	r1, r0
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	1c5a      	adds	r2, r3, #1
 8004a72:	60ba      	str	r2, [r7, #8]
 8004a74:	b2ca      	uxtb	r2, r1
 8004a76:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	3301      	adds	r3, #1
 8004a7c:	617b      	str	r3, [r7, #20]
 8004a7e:	697a      	ldr	r2, [r7, #20]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	429a      	cmp	r2, r3
 8004a84:	dbf0      	blt.n	8004a68 <_read+0x12>
  }

  return len;
 8004a86:	687b      	ldr	r3, [r7, #4]
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3718      	adds	r7, #24
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}

08004a90 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b086      	sub	sp, #24
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	60f8      	str	r0, [r7, #12]
 8004a98:	60b9      	str	r1, [r7, #8]
 8004a9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	617b      	str	r3, [r7, #20]
 8004aa0:	e009      	b.n	8004ab6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	1c5a      	adds	r2, r3, #1
 8004aa6:	60ba      	str	r2, [r7, #8]
 8004aa8:	781b      	ldrb	r3, [r3, #0]
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	3301      	adds	r3, #1
 8004ab4:	617b      	str	r3, [r7, #20]
 8004ab6:	697a      	ldr	r2, [r7, #20]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	429a      	cmp	r2, r3
 8004abc:	dbf1      	blt.n	8004aa2 <_write+0x12>
  }
  return len;
 8004abe:	687b      	ldr	r3, [r7, #4]
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3718      	adds	r7, #24
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <_close>:

int _close(int file)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b083      	sub	sp, #12
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004ad0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	370c      	adds	r7, #12
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr

08004ae0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b083      	sub	sp, #12
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
 8004ae8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004af0:	605a      	str	r2, [r3, #4]
  return 0;
 8004af2:	2300      	movs	r3, #0
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	370c      	adds	r7, #12
 8004af8:	46bd      	mov	sp, r7
 8004afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afe:	4770      	bx	lr

08004b00 <_isatty>:

int _isatty(int file)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b083      	sub	sp, #12
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004b08:	2301      	movs	r3, #1
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	370c      	adds	r7, #12
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr

08004b16 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004b16:	b480      	push	{r7}
 8004b18:	b085      	sub	sp, #20
 8004b1a:	af00      	add	r7, sp, #0
 8004b1c:	60f8      	str	r0, [r7, #12]
 8004b1e:	60b9      	str	r1, [r7, #8]
 8004b20:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004b22:	2300      	movs	r3, #0
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3714      	adds	r7, #20
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr

08004b30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b086      	sub	sp, #24
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004b38:	4a14      	ldr	r2, [pc, #80]	@ (8004b8c <_sbrk+0x5c>)
 8004b3a:	4b15      	ldr	r3, [pc, #84]	@ (8004b90 <_sbrk+0x60>)
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004b44:	4b13      	ldr	r3, [pc, #76]	@ (8004b94 <_sbrk+0x64>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d102      	bne.n	8004b52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004b4c:	4b11      	ldr	r3, [pc, #68]	@ (8004b94 <_sbrk+0x64>)
 8004b4e:	4a12      	ldr	r2, [pc, #72]	@ (8004b98 <_sbrk+0x68>)
 8004b50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004b52:	4b10      	ldr	r3, [pc, #64]	@ (8004b94 <_sbrk+0x64>)
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	4413      	add	r3, r2
 8004b5a:	693a      	ldr	r2, [r7, #16]
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d207      	bcs.n	8004b70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004b60:	f00d fef8 	bl	8012954 <__errno>
 8004b64:	4603      	mov	r3, r0
 8004b66:	220c      	movs	r2, #12
 8004b68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004b6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004b6e:	e009      	b.n	8004b84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004b70:	4b08      	ldr	r3, [pc, #32]	@ (8004b94 <_sbrk+0x64>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004b76:	4b07      	ldr	r3, [pc, #28]	@ (8004b94 <_sbrk+0x64>)
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4413      	add	r3, r2
 8004b7e:	4a05      	ldr	r2, [pc, #20]	@ (8004b94 <_sbrk+0x64>)
 8004b80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004b82:	68fb      	ldr	r3, [r7, #12]
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3718      	adds	r7, #24
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}
 8004b8c:	24050000 	.word	0x24050000
 8004b90:	00000400 	.word	0x00000400
 8004b94:	240010a0 	.word	0x240010a0
 8004b98:	24001210 	.word	0x24001210

08004b9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004ba0:	4b32      	ldr	r3, [pc, #200]	@ (8004c6c <SystemInit+0xd0>)
 8004ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ba6:	4a31      	ldr	r2, [pc, #196]	@ (8004c6c <SystemInit+0xd0>)
 8004ba8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004bac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004bb0:	4b2f      	ldr	r3, [pc, #188]	@ (8004c70 <SystemInit+0xd4>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 030f 	and.w	r3, r3, #15
 8004bb8:	2b06      	cmp	r3, #6
 8004bba:	d807      	bhi.n	8004bcc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004bbc:	4b2c      	ldr	r3, [pc, #176]	@ (8004c70 <SystemInit+0xd4>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f023 030f 	bic.w	r3, r3, #15
 8004bc4:	4a2a      	ldr	r2, [pc, #168]	@ (8004c70 <SystemInit+0xd4>)
 8004bc6:	f043 0307 	orr.w	r3, r3, #7
 8004bca:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004bcc:	4b29      	ldr	r3, [pc, #164]	@ (8004c74 <SystemInit+0xd8>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a28      	ldr	r2, [pc, #160]	@ (8004c74 <SystemInit+0xd8>)
 8004bd2:	f043 0301 	orr.w	r3, r3, #1
 8004bd6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004bd8:	4b26      	ldr	r3, [pc, #152]	@ (8004c74 <SystemInit+0xd8>)
 8004bda:	2200      	movs	r2, #0
 8004bdc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004bde:	4b25      	ldr	r3, [pc, #148]	@ (8004c74 <SystemInit+0xd8>)
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	4924      	ldr	r1, [pc, #144]	@ (8004c74 <SystemInit+0xd8>)
 8004be4:	4b24      	ldr	r3, [pc, #144]	@ (8004c78 <SystemInit+0xdc>)
 8004be6:	4013      	ands	r3, r2
 8004be8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004bea:	4b21      	ldr	r3, [pc, #132]	@ (8004c70 <SystemInit+0xd4>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f003 0308 	and.w	r3, r3, #8
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d007      	beq.n	8004c06 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004bf6:	4b1e      	ldr	r3, [pc, #120]	@ (8004c70 <SystemInit+0xd4>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f023 030f 	bic.w	r3, r3, #15
 8004bfe:	4a1c      	ldr	r2, [pc, #112]	@ (8004c70 <SystemInit+0xd4>)
 8004c00:	f043 0307 	orr.w	r3, r3, #7
 8004c04:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004c06:	4b1b      	ldr	r3, [pc, #108]	@ (8004c74 <SystemInit+0xd8>)
 8004c08:	2200      	movs	r2, #0
 8004c0a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004c0c:	4b19      	ldr	r3, [pc, #100]	@ (8004c74 <SystemInit+0xd8>)
 8004c0e:	2200      	movs	r2, #0
 8004c10:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004c12:	4b18      	ldr	r3, [pc, #96]	@ (8004c74 <SystemInit+0xd8>)
 8004c14:	2200      	movs	r2, #0
 8004c16:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004c18:	4b16      	ldr	r3, [pc, #88]	@ (8004c74 <SystemInit+0xd8>)
 8004c1a:	4a18      	ldr	r2, [pc, #96]	@ (8004c7c <SystemInit+0xe0>)
 8004c1c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8004c1e:	4b15      	ldr	r3, [pc, #84]	@ (8004c74 <SystemInit+0xd8>)
 8004c20:	4a17      	ldr	r2, [pc, #92]	@ (8004c80 <SystemInit+0xe4>)
 8004c22:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004c24:	4b13      	ldr	r3, [pc, #76]	@ (8004c74 <SystemInit+0xd8>)
 8004c26:	4a17      	ldr	r2, [pc, #92]	@ (8004c84 <SystemInit+0xe8>)
 8004c28:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004c2a:	4b12      	ldr	r3, [pc, #72]	@ (8004c74 <SystemInit+0xd8>)
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004c30:	4b10      	ldr	r3, [pc, #64]	@ (8004c74 <SystemInit+0xd8>)
 8004c32:	4a14      	ldr	r2, [pc, #80]	@ (8004c84 <SystemInit+0xe8>)
 8004c34:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004c36:	4b0f      	ldr	r3, [pc, #60]	@ (8004c74 <SystemInit+0xd8>)
 8004c38:	2200      	movs	r2, #0
 8004c3a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004c3c:	4b0d      	ldr	r3, [pc, #52]	@ (8004c74 <SystemInit+0xd8>)
 8004c3e:	4a11      	ldr	r2, [pc, #68]	@ (8004c84 <SystemInit+0xe8>)
 8004c40:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004c42:	4b0c      	ldr	r3, [pc, #48]	@ (8004c74 <SystemInit+0xd8>)
 8004c44:	2200      	movs	r2, #0
 8004c46:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004c48:	4b0a      	ldr	r3, [pc, #40]	@ (8004c74 <SystemInit+0xd8>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a09      	ldr	r2, [pc, #36]	@ (8004c74 <SystemInit+0xd8>)
 8004c4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c52:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004c54:	4b07      	ldr	r3, [pc, #28]	@ (8004c74 <SystemInit+0xd8>)
 8004c56:	2200      	movs	r2, #0
 8004c58:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004c5a:	4b0b      	ldr	r3, [pc, #44]	@ (8004c88 <SystemInit+0xec>)
 8004c5c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8004c60:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004c62:	bf00      	nop
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr
 8004c6c:	e000ed00 	.word	0xe000ed00
 8004c70:	52002000 	.word	0x52002000
 8004c74:	58024400 	.word	0x58024400
 8004c78:	eaf6ed7f 	.word	0xeaf6ed7f
 8004c7c:	02020200 	.word	0x02020200
 8004c80:	01ff0000 	.word	0x01ff0000
 8004c84:	01010280 	.word	0x01010280
 8004c88:	52004000 	.word	0x52004000

08004c8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8004c8c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004cc4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004c90:	f7ff ff84 	bl	8004b9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004c94:	480c      	ldr	r0, [pc, #48]	@ (8004cc8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004c96:	490d      	ldr	r1, [pc, #52]	@ (8004ccc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004c98:	4a0d      	ldr	r2, [pc, #52]	@ (8004cd0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004c9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004c9c:	e002      	b.n	8004ca4 <LoopCopyDataInit>

08004c9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004c9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004ca0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004ca2:	3304      	adds	r3, #4

08004ca4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004ca4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004ca6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004ca8:	d3f9      	bcc.n	8004c9e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004caa:	4a0a      	ldr	r2, [pc, #40]	@ (8004cd4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004cac:	4c0a      	ldr	r4, [pc, #40]	@ (8004cd8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004cae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004cb0:	e001      	b.n	8004cb6 <LoopFillZerobss>

08004cb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004cb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004cb4:	3204      	adds	r2, #4

08004cb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004cb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004cb8:	d3fb      	bcc.n	8004cb2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004cba:	f00d fe51 	bl	8012960 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004cbe:	f7fe f931 	bl	8002f24 <main>
  bx  lr
 8004cc2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004cc4:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8004cc8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8004ccc:	24000210 	.word	0x24000210
  ldr r2, =_sidata
 8004cd0:	080156d8 	.word	0x080156d8
  ldr r2, =_sbss
 8004cd4:	240002d0 	.word	0x240002d0
  ldr r4, =_ebss
 8004cd8:	24001210 	.word	0x24001210

08004cdc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004cdc:	e7fe      	b.n	8004cdc <ADC3_IRQHandler>
	...

08004ce0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b082      	sub	sp, #8
 8004ce4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ce6:	2003      	movs	r0, #3
 8004ce8:	f003 f9ec 	bl	80080c4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004cec:	f007 f8be 	bl	800be6c <HAL_RCC_GetSysClockFreq>
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	4b15      	ldr	r3, [pc, #84]	@ (8004d48 <HAL_Init+0x68>)
 8004cf4:	699b      	ldr	r3, [r3, #24]
 8004cf6:	0a1b      	lsrs	r3, r3, #8
 8004cf8:	f003 030f 	and.w	r3, r3, #15
 8004cfc:	4913      	ldr	r1, [pc, #76]	@ (8004d4c <HAL_Init+0x6c>)
 8004cfe:	5ccb      	ldrb	r3, [r1, r3]
 8004d00:	f003 031f 	and.w	r3, r3, #31
 8004d04:	fa22 f303 	lsr.w	r3, r2, r3
 8004d08:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d0a:	4b0f      	ldr	r3, [pc, #60]	@ (8004d48 <HAL_Init+0x68>)
 8004d0c:	699b      	ldr	r3, [r3, #24]
 8004d0e:	f003 030f 	and.w	r3, r3, #15
 8004d12:	4a0e      	ldr	r2, [pc, #56]	@ (8004d4c <HAL_Init+0x6c>)
 8004d14:	5cd3      	ldrb	r3, [r2, r3]
 8004d16:	f003 031f 	and.w	r3, r3, #31
 8004d1a:	687a      	ldr	r2, [r7, #4]
 8004d1c:	fa22 f303 	lsr.w	r3, r2, r3
 8004d20:	4a0b      	ldr	r2, [pc, #44]	@ (8004d50 <HAL_Init+0x70>)
 8004d22:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004d24:	4a0b      	ldr	r2, [pc, #44]	@ (8004d54 <HAL_Init+0x74>)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004d2a:	2000      	movs	r0, #0
 8004d2c:	f000 f814 	bl	8004d58 <HAL_InitTick>
 8004d30:	4603      	mov	r3, r0
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d001      	beq.n	8004d3a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e002      	b.n	8004d40 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004d3a:	f7ff f913 	bl	8003f64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004d3e:	2300      	movs	r3, #0
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	3708      	adds	r7, #8
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}
 8004d48:	58024400 	.word	0x58024400
 8004d4c:	080152f4 	.word	0x080152f4
 8004d50:	2400003c 	.word	0x2400003c
 8004d54:	24000038 	.word	0x24000038

08004d58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b082      	sub	sp, #8
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004d60:	4b15      	ldr	r3, [pc, #84]	@ (8004db8 <HAL_InitTick+0x60>)
 8004d62:	781b      	ldrb	r3, [r3, #0]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d101      	bne.n	8004d6c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	e021      	b.n	8004db0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8004d6c:	4b13      	ldr	r3, [pc, #76]	@ (8004dbc <HAL_InitTick+0x64>)
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	4b11      	ldr	r3, [pc, #68]	@ (8004db8 <HAL_InitTick+0x60>)
 8004d72:	781b      	ldrb	r3, [r3, #0]
 8004d74:	4619      	mov	r1, r3
 8004d76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004d7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8004d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d82:	4618      	mov	r0, r3
 8004d84:	f003 f9d1 	bl	800812a <HAL_SYSTICK_Config>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d001      	beq.n	8004d92 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e00e      	b.n	8004db0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2b0f      	cmp	r3, #15
 8004d96:	d80a      	bhi.n	8004dae <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004d98:	2200      	movs	r2, #0
 8004d9a:	6879      	ldr	r1, [r7, #4]
 8004d9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004da0:	f003 f99b 	bl	80080da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004da4:	4a06      	ldr	r2, [pc, #24]	@ (8004dc0 <HAL_InitTick+0x68>)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004daa:	2300      	movs	r3, #0
 8004dac:	e000      	b.n	8004db0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	3708      	adds	r7, #8
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}
 8004db8:	24000044 	.word	0x24000044
 8004dbc:	24000038 	.word	0x24000038
 8004dc0:	24000040 	.word	0x24000040

08004dc4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004dc8:	4b06      	ldr	r3, [pc, #24]	@ (8004de4 <HAL_IncTick+0x20>)
 8004dca:	781b      	ldrb	r3, [r3, #0]
 8004dcc:	461a      	mov	r2, r3
 8004dce:	4b06      	ldr	r3, [pc, #24]	@ (8004de8 <HAL_IncTick+0x24>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4413      	add	r3, r2
 8004dd4:	4a04      	ldr	r2, [pc, #16]	@ (8004de8 <HAL_IncTick+0x24>)
 8004dd6:	6013      	str	r3, [r2, #0]
}
 8004dd8:	bf00      	nop
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr
 8004de2:	bf00      	nop
 8004de4:	24000044 	.word	0x24000044
 8004de8:	240010a4 	.word	0x240010a4

08004dec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004dec:	b480      	push	{r7}
 8004dee:	af00      	add	r7, sp, #0
  return uwTick;
 8004df0:	4b03      	ldr	r3, [pc, #12]	@ (8004e00 <HAL_GetTick+0x14>)
 8004df2:	681b      	ldr	r3, [r3, #0]
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	46bd      	mov	sp, r7
 8004df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfc:	4770      	bx	lr
 8004dfe:	bf00      	nop
 8004e00:	240010a4 	.word	0x240010a4

08004e04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b084      	sub	sp, #16
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004e0c:	f7ff ffee 	bl	8004dec <HAL_GetTick>
 8004e10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e1c:	d005      	beq.n	8004e2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8004e48 <HAL_Delay+0x44>)
 8004e20:	781b      	ldrb	r3, [r3, #0]
 8004e22:	461a      	mov	r2, r3
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	4413      	add	r3, r2
 8004e28:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004e2a:	bf00      	nop
 8004e2c:	f7ff ffde 	bl	8004dec <HAL_GetTick>
 8004e30:	4602      	mov	r2, r0
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	1ad3      	subs	r3, r2, r3
 8004e36:	68fa      	ldr	r2, [r7, #12]
 8004e38:	429a      	cmp	r2, r3
 8004e3a:	d8f7      	bhi.n	8004e2c <HAL_Delay+0x28>
  {
  }
}
 8004e3c:	bf00      	nop
 8004e3e:	bf00      	nop
 8004e40:	3710      	adds	r7, #16
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}
 8004e46:	bf00      	nop
 8004e48:	24000044 	.word	0x24000044

08004e4c <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b083      	sub	sp, #12
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8004e54:	4b06      	ldr	r3, [pc, #24]	@ (8004e70 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8004e5c:	4904      	ldr	r1, [pc, #16]	@ (8004e70 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	4313      	orrs	r3, r2
 8004e62:	604b      	str	r3, [r1, #4]
}
 8004e64:	bf00      	nop
 8004e66:	370c      	adds	r7, #12
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6e:	4770      	bx	lr
 8004e70:	58000400 	.word	0x58000400

08004e74 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
 8004e7c:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8004e7e:	4b07      	ldr	r3, [pc, #28]	@ (8004e9c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8004e80:	685a      	ldr	r2, [r3, #4]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	43db      	mvns	r3, r3
 8004e86:	401a      	ands	r2, r3
 8004e88:	4904      	ldr	r1, [pc, #16]	@ (8004e9c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	604b      	str	r3, [r1, #4]
}
 8004e90:	bf00      	nop
 8004e92:	370c      	adds	r7, #12
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr
 8004e9c:	58000400 	.word	0x58000400

08004ea0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b083      	sub	sp, #12
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	431a      	orrs	r2, r3
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	609a      	str	r2, [r3, #8]
}
 8004eba:	bf00      	nop
 8004ebc:	370c      	adds	r7, #12
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec4:	4770      	bx	lr

08004ec6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004ec6:	b480      	push	{r7}
 8004ec8:	b083      	sub	sp, #12
 8004eca:	af00      	add	r7, sp, #0
 8004ecc:	6078      	str	r0, [r7, #4]
 8004ece:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	431a      	orrs	r2, r3
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	609a      	str	r2, [r3, #8]
}
 8004ee0:	bf00      	nop
 8004ee2:	370c      	adds	r7, #12
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr

08004eec <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b083      	sub	sp, #12
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	370c      	adds	r7, #12
 8004f00:	46bd      	mov	sp, r7
 8004f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f06:	4770      	bx	lr

08004f08 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b087      	sub	sp, #28
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	60f8      	str	r0, [r7, #12]
 8004f10:	60b9      	str	r1, [r7, #8]
 8004f12:	607a      	str	r2, [r7, #4]
 8004f14:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	3360      	adds	r3, #96	@ 0x60
 8004f1a:	461a      	mov	r2, r3
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	009b      	lsls	r3, r3, #2
 8004f20:	4413      	add	r3, r2
 8004f22:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	4a10      	ldr	r2, [pc, #64]	@ (8004f68 <LL_ADC_SetOffset+0x60>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d10b      	bne.n	8004f44 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8004f42:	e00b      	b.n	8004f5c <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	430b      	orrs	r3, r1
 8004f56:	431a      	orrs	r2, r3
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	601a      	str	r2, [r3, #0]
}
 8004f5c:	bf00      	nop
 8004f5e:	371c      	adds	r7, #28
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr
 8004f68:	58026000 	.word	0x58026000

08004f6c <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b085      	sub	sp, #20
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	3360      	adds	r3, #96	@ 0x60
 8004f7a:	461a      	mov	r2, r3
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	009b      	lsls	r3, r3, #2
 8004f80:	4413      	add	r3, r2
 8004f82:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3714      	adds	r7, #20
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr

08004f98 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b085      	sub	sp, #20
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	60f8      	str	r0, [r7, #12]
 8004fa0:	60b9      	str	r1, [r7, #8]
 8004fa2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	691b      	ldr	r3, [r3, #16]
 8004fa8:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	f003 031f 	and.w	r3, r3, #31
 8004fb2:	6879      	ldr	r1, [r7, #4]
 8004fb4:	fa01 f303 	lsl.w	r3, r1, r3
 8004fb8:	431a      	orrs	r2, r3
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	611a      	str	r2, [r3, #16]
}
 8004fbe:	bf00      	nop
 8004fc0:	3714      	adds	r7, #20
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc8:	4770      	bx	lr
	...

08004fcc <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b087      	sub	sp, #28
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	60f8      	str	r0, [r7, #12]
 8004fd4:	60b9      	str	r1, [r7, #8]
 8004fd6:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	4a0c      	ldr	r2, [pc, #48]	@ (800500c <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d00e      	beq.n	8004ffe <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	3360      	adds	r3, #96	@ 0x60
 8004fe4:	461a      	mov	r2, r3
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	009b      	lsls	r3, r3, #2
 8004fea:	4413      	add	r3, r2
 8004fec:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	431a      	orrs	r2, r3
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	601a      	str	r2, [r3, #0]
  }
}
 8004ffe:	bf00      	nop
 8005000:	371c      	adds	r7, #28
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr
 800500a:	bf00      	nop
 800500c:	58026000 	.word	0x58026000

08005010 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005010:	b480      	push	{r7}
 8005012:	b087      	sub	sp, #28
 8005014:	af00      	add	r7, sp, #0
 8005016:	60f8      	str	r0, [r7, #12]
 8005018:	60b9      	str	r1, [r7, #8]
 800501a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	4a0c      	ldr	r2, [pc, #48]	@ (8005050 <LL_ADC_SetOffsetSaturation+0x40>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d10e      	bne.n	8005042 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	3360      	adds	r3, #96	@ 0x60
 8005028:	461a      	mov	r2, r3
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	009b      	lsls	r3, r3, #2
 800502e:	4413      	add	r3, r2
 8005030:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8005032:	697b      	ldr	r3, [r7, #20]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	431a      	orrs	r2, r3
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8005042:	bf00      	nop
 8005044:	371c      	adds	r7, #28
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr
 800504e:	bf00      	nop
 8005050:	58026000 	.word	0x58026000

08005054 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005054:	b480      	push	{r7}
 8005056:	b087      	sub	sp, #28
 8005058:	af00      	add	r7, sp, #0
 800505a:	60f8      	str	r0, [r7, #12]
 800505c:	60b9      	str	r1, [r7, #8]
 800505e:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	4a0c      	ldr	r2, [pc, #48]	@ (8005094 <LL_ADC_SetOffsetSign+0x40>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d10e      	bne.n	8005086 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	3360      	adds	r3, #96	@ 0x60
 800506c:	461a      	mov	r2, r3
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	009b      	lsls	r3, r3, #2
 8005072:	4413      	add	r3, r2
 8005074:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	431a      	orrs	r2, r3
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8005086:	bf00      	nop
 8005088:	371c      	adds	r7, #28
 800508a:	46bd      	mov	sp, r7
 800508c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005090:	4770      	bx	lr
 8005092:	bf00      	nop
 8005094:	58026000 	.word	0x58026000

08005098 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005098:	b480      	push	{r7}
 800509a:	b087      	sub	sp, #28
 800509c:	af00      	add	r7, sp, #0
 800509e:	60f8      	str	r0, [r7, #12]
 80050a0:	60b9      	str	r1, [r7, #8]
 80050a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	3360      	adds	r3, #96	@ 0x60
 80050a8:	461a      	mov	r2, r3
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	009b      	lsls	r3, r3, #2
 80050ae:	4413      	add	r3, r2
 80050b0:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	4a0c      	ldr	r2, [pc, #48]	@ (80050e8 <LL_ADC_SetOffsetState+0x50>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d108      	bne.n	80050cc <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	431a      	orrs	r2, r3
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 80050ca:	e007      	b.n	80050dc <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	431a      	orrs	r2, r3
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	601a      	str	r2, [r3, #0]
}
 80050dc:	bf00      	nop
 80050de:	371c      	adds	r7, #28
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr
 80050e8:	58026000 	.word	0x58026000

080050ec <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b083      	sub	sp, #12
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	68db      	ldr	r3, [r3, #12]
 80050f8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d101      	bne.n	8005104 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005100:	2301      	movs	r3, #1
 8005102:	e000      	b.n	8005106 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005104:	2300      	movs	r3, #0
}
 8005106:	4618      	mov	r0, r3
 8005108:	370c      	adds	r7, #12
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr

08005112 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005112:	b480      	push	{r7}
 8005114:	b087      	sub	sp, #28
 8005116:	af00      	add	r7, sp, #0
 8005118:	60f8      	str	r0, [r7, #12]
 800511a:	60b9      	str	r1, [r7, #8]
 800511c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	3330      	adds	r3, #48	@ 0x30
 8005122:	461a      	mov	r2, r3
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	0a1b      	lsrs	r3, r3, #8
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	f003 030c 	and.w	r3, r3, #12
 800512e:	4413      	add	r3, r2
 8005130:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	f003 031f 	and.w	r3, r3, #31
 800513c:	211f      	movs	r1, #31
 800513e:	fa01 f303 	lsl.w	r3, r1, r3
 8005142:	43db      	mvns	r3, r3
 8005144:	401a      	ands	r2, r3
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	0e9b      	lsrs	r3, r3, #26
 800514a:	f003 011f 	and.w	r1, r3, #31
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	f003 031f 	and.w	r3, r3, #31
 8005154:	fa01 f303 	lsl.w	r3, r1, r3
 8005158:	431a      	orrs	r2, r3
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800515e:	bf00      	nop
 8005160:	371c      	adds	r7, #28
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr

0800516a <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 800516a:	b480      	push	{r7}
 800516c:	b083      	sub	sp, #12
 800516e:	af00      	add	r7, sp, #0
 8005170:	6078      	str	r0, [r7, #4]
 8005172:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	f023 0203 	bic.w	r2, r3, #3
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	431a      	orrs	r2, r3
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	60da      	str	r2, [r3, #12]
}
 8005184:	bf00      	nop
 8005186:	370c      	adds	r7, #12
 8005188:	46bd      	mov	sp, r7
 800518a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518e:	4770      	bx	lr

08005190 <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 8005190:	b480      	push	{r7}
 8005192:	b083      	sub	sp, #12
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	f043 0201 	orr.w	r2, r3, #1
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	60da      	str	r2, [r3, #12]
}
 80051a4:	bf00      	nop
 80051a6:	370c      	adds	r7, #12
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	4a08      	ldr	r2, [pc, #32]	@ (80051e0 <LL_ADC_REG_SetDMATransferMode+0x30>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d107      	bne.n	80051d2 <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	68db      	ldr	r3, [r3, #12]
 80051c6:	f023 0203 	bic.w	r2, r3, #3
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	431a      	orrs	r2, r3
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	60da      	str	r2, [r3, #12]
  }
}
 80051d2:	bf00      	nop
 80051d4:	370c      	adds	r7, #12
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr
 80051de:	bf00      	nop
 80051e0:	58026000 	.word	0x58026000

080051e4 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b083      	sub	sp, #12
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051f0:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d101      	bne.n	80051fc <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80051f8:	2301      	movs	r3, #1
 80051fa:	e000      	b.n	80051fe <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80051fc:	2300      	movs	r3, #0
}
 80051fe:	4618      	mov	r0, r3
 8005200:	370c      	adds	r7, #12
 8005202:	46bd      	mov	sp, r7
 8005204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005208:	4770      	bx	lr

0800520a <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800520a:	b480      	push	{r7}
 800520c:	b087      	sub	sp, #28
 800520e:	af00      	add	r7, sp, #0
 8005210:	60f8      	str	r0, [r7, #12]
 8005212:	60b9      	str	r1, [r7, #8]
 8005214:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	3314      	adds	r3, #20
 800521a:	461a      	mov	r2, r3
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	0e5b      	lsrs	r3, r3, #25
 8005220:	009b      	lsls	r3, r3, #2
 8005222:	f003 0304 	and.w	r3, r3, #4
 8005226:	4413      	add	r3, r2
 8005228:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800522a:	697b      	ldr	r3, [r7, #20]
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	0d1b      	lsrs	r3, r3, #20
 8005232:	f003 031f 	and.w	r3, r3, #31
 8005236:	2107      	movs	r1, #7
 8005238:	fa01 f303 	lsl.w	r3, r1, r3
 800523c:	43db      	mvns	r3, r3
 800523e:	401a      	ands	r2, r3
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	0d1b      	lsrs	r3, r3, #20
 8005244:	f003 031f 	and.w	r3, r3, #31
 8005248:	6879      	ldr	r1, [r7, #4]
 800524a:	fa01 f303 	lsl.w	r3, r1, r3
 800524e:	431a      	orrs	r2, r3
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005254:	bf00      	nop
 8005256:	371c      	adds	r7, #28
 8005258:	46bd      	mov	sp, r7
 800525a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525e:	4770      	bx	lr

08005260 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005260:	b480      	push	{r7}
 8005262:	b085      	sub	sp, #20
 8005264:	af00      	add	r7, sp, #0
 8005266:	60f8      	str	r0, [r7, #12]
 8005268:	60b9      	str	r1, [r7, #8]
 800526a:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	4a1a      	ldr	r2, [pc, #104]	@ (80052d8 <LL_ADC_SetChannelSingleDiff+0x78>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d115      	bne.n	80052a0 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005280:	43db      	mvns	r3, r3
 8005282:	401a      	ands	r2, r3
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f003 0318 	and.w	r3, r3, #24
 800528a:	4914      	ldr	r1, [pc, #80]	@ (80052dc <LL_ADC_SetChannelSingleDiff+0x7c>)
 800528c:	40d9      	lsrs	r1, r3
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	400b      	ands	r3, r1
 8005292:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005296:	431a      	orrs	r2, r3
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800529e:	e014      	b.n	80052ca <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80052ac:	43db      	mvns	r3, r3
 80052ae:	401a      	ands	r2, r3
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	f003 0318 	and.w	r3, r3, #24
 80052b6:	4909      	ldr	r1, [pc, #36]	@ (80052dc <LL_ADC_SetChannelSingleDiff+0x7c>)
 80052b8:	40d9      	lsrs	r1, r3
 80052ba:	68bb      	ldr	r3, [r7, #8]
 80052bc:	400b      	ands	r3, r1
 80052be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80052c2:	431a      	orrs	r2, r3
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 80052ca:	bf00      	nop
 80052cc:	3714      	adds	r7, #20
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr
 80052d6:	bf00      	nop
 80052d8:	58026000 	.word	0x58026000
 80052dc:	000fffff 	.word	0x000fffff

080052e0 <LL_ADC_SetAnalogWDMonitChannels>:
  *         (1) On STM32H7, parameter available only on ADC instance: ADC3.\n
  *         (2) On STM32H7, parameter available only on ADC instance: ADC2.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b087      	sub	sp, #28
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	60f8      	str	r0, [r7, #12]
 80052e8:	60b9      	str	r1, [r7, #8]
 80052ea:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	330c      	adds	r3, #12
 80052f0:	4618      	mov	r0, r3
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	0d1b      	lsrs	r3, r3, #20
 80052f6:	f003 0103 	and.w	r1, r3, #3
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	f003 0201 	and.w	r2, r3, #1
 8005300:	4613      	mov	r3, r2
 8005302:	00db      	lsls	r3, r3, #3
 8005304:	4413      	add	r3, r2
 8005306:	009b      	lsls	r3, r3, #2
 8005308:	440b      	add	r3, r1
 800530a:	009b      	lsls	r3, r3, #2
 800530c:	4403      	add	r3, r0
 800530e:	617b      	str	r3, [r7, #20]
                                                      + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK) * ADC_AWD_CR12_REGOFFSETGAP_VAL));

  MODIFY_REG(*preg,
 8005310:	697b      	ldr	r3, [r7, #20]
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	68b9      	ldr	r1, [r7, #8]
 8005316:	4b08      	ldr	r3, [pc, #32]	@ (8005338 <LL_ADC_SetAnalogWDMonitChannels+0x58>)
 8005318:	400b      	ands	r3, r1
 800531a:	43db      	mvns	r3, r3
 800531c:	401a      	ands	r2, r3
 800531e:	6879      	ldr	r1, [r7, #4]
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	400b      	ands	r3, r1
 8005324:	431a      	orrs	r2, r3
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 800532a:	bf00      	nop
 800532c:	371c      	adds	r7, #28
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr
 8005336:	bf00      	nop
 8005338:	7dcfffff 	.word	0x7dcfffff

0800533c <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdHighValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue, uint32_t AWDThresholdLowValue)
{
 800533c:	b480      	push	{r7}
 800533e:	b089      	sub	sp, #36	@ 0x24
 8005340:	af00      	add	r7, sp, #0
 8005342:	60f8      	str	r0, [r7, #12]
 8005344:	60b9      	str	r1, [r7, #8]
 8005346:	607a      	str	r2, [r7, #4]
 8005348:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  if (ADCx == ADC3)
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	4a29      	ldr	r2, [pc, #164]	@ (80053f4 <LL_ADC_ConfigAnalogWDThresholds+0xb8>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d115      	bne.n	800537e <LL_ADC_ConfigAnalogWDThresholds+0x42>
  {
    uint32_t __IO *preg = __ADC_PTR_REG_OFFSET(ADCx->LTR1_TR1, ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_REGOFFSET_POS));
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	3320      	adds	r3, #32
 8005356:	461a      	mov	r2, r3
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	0d1b      	lsrs	r3, r3, #20
 800535c:	009b      	lsls	r3, r3, #2
 800535e:	f003 030c 	and.w	r3, r3, #12
 8005362:	4413      	add	r3, r2
 8005364:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f003 22f0 	and.w	r2, r3, #4026593280	@ 0xf000f000
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	0419      	lsls	r1, r3, #16
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	430b      	orrs	r3, r1
 8005376:	431a      	orrs	r2, r3
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	601a      	str	r2, [r3, #0]
                                                         + (LL_ADC_AWD_THRESHOLD_HIGH));

    MODIFY_REG(*preg, ADC_LTR_LT, AWDThresholdLowValue);
    MODIFY_REG(*preg2, ADC_HTR_HT, AWDThresholdHighValue);
  }
}
 800537c:	e034      	b.n	80053e8 <LL_ADC_ConfigAnalogWDThresholds+0xac>
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->LTR1_TR1, (((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_REGOFFSET_POS) * 2UL)
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	3320      	adds	r3, #32
 8005382:	4618      	mov	r0, r3
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	0d1b      	lsrs	r3, r3, #20
 8005388:	f003 0103 	and.w	r1, r3, #3
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	f003 0201 	and.w	r2, r3, #1
 8005392:	4613      	mov	r3, r2
 8005394:	011b      	lsls	r3, r3, #4
 8005396:	4413      	add	r3, r2
 8005398:	440b      	add	r3, r1
 800539a:	005b      	lsls	r3, r3, #1
 800539c:	009b      	lsls	r3, r3, #2
 800539e:	4403      	add	r3, r0
 80053a0:	61fb      	str	r3, [r7, #28]
    __IO uint32_t *preg2 = __ADC_PTR_REG_OFFSET(ADCx->LTR1_TR1, (((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_REGOFFSET_POS) * 2UL)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	3320      	adds	r3, #32
 80053a6:	4618      	mov	r0, r3
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	0d1b      	lsrs	r3, r3, #20
 80053ac:	f003 0103 	and.w	r1, r3, #3
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	f003 0201 	and.w	r2, r3, #1
 80053b6:	4613      	mov	r3, r2
 80053b8:	011b      	lsls	r3, r3, #4
 80053ba:	4413      	add	r3, r2
 80053bc:	440b      	add	r3, r1
 80053be:	005b      	lsls	r3, r3, #1
 80053c0:	3301      	adds	r3, #1
 80053c2:	009b      	lsls	r3, r3, #2
 80053c4:	4403      	add	r3, r0
 80053c6:	61bb      	str	r3, [r7, #24]
    MODIFY_REG(*preg, ADC_LTR_LT, AWDThresholdLowValue);
 80053c8:	69fb      	ldr	r3, [r7, #28]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f003 427c 	and.w	r2, r3, #4227858432	@ 0xfc000000
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	431a      	orrs	r2, r3
 80053d4:	69fb      	ldr	r3, [r7, #28]
 80053d6:	601a      	str	r2, [r3, #0]
    MODIFY_REG(*preg2, ADC_HTR_HT, AWDThresholdHighValue);
 80053d8:	69bb      	ldr	r3, [r7, #24]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f003 427c 	and.w	r2, r3, #4227858432	@ 0xfc000000
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	431a      	orrs	r2, r3
 80053e4:	69bb      	ldr	r3, [r7, #24]
 80053e6:	601a      	str	r2, [r3, #0]
}
 80053e8:	bf00      	nop
 80053ea:	3724      	adds	r7, #36	@ 0x24
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr
 80053f4:	58026000 	.word	0x58026000

080053f8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b083      	sub	sp, #12
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	f003 031f 	and.w	r3, r3, #31
}
 8005408:	4618      	mov	r0, r3
 800540a:	370c      	adds	r7, #12
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8005424:	4618      	mov	r0, r3
 8005426:	370c      	adds	r7, #12
 8005428:	46bd      	mov	sp, r7
 800542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542e:	4770      	bx	lr

08005430 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005430:	b480      	push	{r7}
 8005432:	b083      	sub	sp, #12
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	689a      	ldr	r2, [r3, #8]
 800543c:	4b04      	ldr	r3, [pc, #16]	@ (8005450 <LL_ADC_DisableDeepPowerDown+0x20>)
 800543e:	4013      	ands	r3, r2
 8005440:	687a      	ldr	r2, [r7, #4]
 8005442:	6093      	str	r3, [r2, #8]
}
 8005444:	bf00      	nop
 8005446:	370c      	adds	r7, #12
 8005448:	46bd      	mov	sp, r7
 800544a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544e:	4770      	bx	lr
 8005450:	5fffffc0 	.word	0x5fffffc0

08005454 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8005454:	b480      	push	{r7}
 8005456:	b083      	sub	sp, #12
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005464:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005468:	d101      	bne.n	800546e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800546a:	2301      	movs	r3, #1
 800546c:	e000      	b.n	8005470 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800546e:	2300      	movs	r3, #0
}
 8005470:	4618      	mov	r0, r3
 8005472:	370c      	adds	r7, #12
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr

0800547c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800547c:	b480      	push	{r7}
 800547e:	b083      	sub	sp, #12
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	689a      	ldr	r2, [r3, #8]
 8005488:	4b05      	ldr	r3, [pc, #20]	@ (80054a0 <LL_ADC_EnableInternalRegulator+0x24>)
 800548a:	4013      	ands	r3, r2
 800548c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005494:	bf00      	nop
 8005496:	370c      	adds	r7, #12
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr
 80054a0:	6fffffc0 	.word	0x6fffffc0

080054a4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b083      	sub	sp, #12
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80054b8:	d101      	bne.n	80054be <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80054ba:	2301      	movs	r3, #1
 80054bc:	e000      	b.n	80054c0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80054be:	2300      	movs	r3, #0
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	370c      	adds	r7, #12
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr

080054cc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b083      	sub	sp, #12
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	689a      	ldr	r2, [r3, #8]
 80054d8:	4b05      	ldr	r3, [pc, #20]	@ (80054f0 <LL_ADC_Enable+0x24>)
 80054da:	4013      	ands	r3, r2
 80054dc:	f043 0201 	orr.w	r2, r3, #1
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80054e4:	bf00      	nop
 80054e6:	370c      	adds	r7, #12
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr
 80054f0:	7fffffc0 	.word	0x7fffffc0

080054f4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b083      	sub	sp, #12
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	689a      	ldr	r2, [r3, #8]
 8005500:	4b05      	ldr	r3, [pc, #20]	@ (8005518 <LL_ADC_Disable+0x24>)
 8005502:	4013      	ands	r3, r2
 8005504:	f043 0202 	orr.w	r2, r3, #2
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800550c:	bf00      	nop
 800550e:	370c      	adds	r7, #12
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr
 8005518:	7fffffc0 	.word	0x7fffffc0

0800551c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800551c:	b480      	push	{r7}
 800551e:	b083      	sub	sp, #12
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	f003 0301 	and.w	r3, r3, #1
 800552c:	2b01      	cmp	r3, #1
 800552e:	d101      	bne.n	8005534 <LL_ADC_IsEnabled+0x18>
 8005530:	2301      	movs	r3, #1
 8005532:	e000      	b.n	8005536 <LL_ADC_IsEnabled+0x1a>
 8005534:	2300      	movs	r3, #0
}
 8005536:	4618      	mov	r0, r3
 8005538:	370c      	adds	r7, #12
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr

08005542 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8005542:	b480      	push	{r7}
 8005544:	b083      	sub	sp, #12
 8005546:	af00      	add	r7, sp, #0
 8005548:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	f003 0302 	and.w	r3, r3, #2
 8005552:	2b02      	cmp	r3, #2
 8005554:	d101      	bne.n	800555a <LL_ADC_IsDisableOngoing+0x18>
 8005556:	2301      	movs	r3, #1
 8005558:	e000      	b.n	800555c <LL_ADC_IsDisableOngoing+0x1a>
 800555a:	2300      	movs	r3, #0
}
 800555c:	4618      	mov	r0, r3
 800555e:	370c      	adds	r7, #12
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr

08005568 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005568:	b480      	push	{r7}
 800556a:	b083      	sub	sp, #12
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	689a      	ldr	r2, [r3, #8]
 8005574:	4b05      	ldr	r3, [pc, #20]	@ (800558c <LL_ADC_REG_StartConversion+0x24>)
 8005576:	4013      	ands	r3, r2
 8005578:	f043 0204 	orr.w	r2, r3, #4
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005580:	bf00      	nop
 8005582:	370c      	adds	r7, #12
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr
 800558c:	7fffffc0 	.word	0x7fffffc0

08005590 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8005590:	b480      	push	{r7}
 8005592:	b083      	sub	sp, #12
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	f003 0304 	and.w	r3, r3, #4
 80055a0:	2b04      	cmp	r3, #4
 80055a2:	d101      	bne.n	80055a8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80055a4:	2301      	movs	r3, #1
 80055a6:	e000      	b.n	80055aa <LL_ADC_REG_IsConversionOngoing+0x1a>
 80055a8:	2300      	movs	r3, #0
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	370c      	adds	r7, #12
 80055ae:	46bd      	mov	sp, r7
 80055b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b4:	4770      	bx	lr

080055b6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80055b6:	b480      	push	{r7}
 80055b8:	b083      	sub	sp, #12
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	f003 0308 	and.w	r3, r3, #8
 80055c6:	2b08      	cmp	r3, #8
 80055c8:	d101      	bne.n	80055ce <LL_ADC_INJ_IsConversionOngoing+0x18>
 80055ca:	2301      	movs	r3, #1
 80055cc:	e000      	b.n	80055d0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80055ce:	2300      	movs	r3, #0
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	370c      	adds	r7, #12
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr

080055dc <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 80055dc:	b480      	push	{r7}
 80055de:	b083      	sub	sp, #12
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2280      	movs	r2, #128	@ 0x80
 80055e8:	601a      	str	r2, [r3, #0]
}
 80055ea:	bf00      	nop
 80055ec:	370c      	adds	r7, #12
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr

080055f6 <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 80055f6:	b480      	push	{r7}
 80055f8:	b083      	sub	sp, #12
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005604:	601a      	str	r2, [r3, #0]
}
 8005606:	bf00      	nop
 8005608:	370c      	adds	r7, #12
 800560a:	46bd      	mov	sp, r7
 800560c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005610:	4770      	bx	lr

08005612 <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 8005612:	b480      	push	{r7}
 8005614:	b083      	sub	sp, #12
 8005616:	af00      	add	r7, sp, #0
 8005618:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005620:	601a      	str	r2, [r3, #0]
}
 8005622:	bf00      	nop
 8005624:	370c      	adds	r7, #12
 8005626:	46bd      	mov	sp, r7
 8005628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562c:	4770      	bx	lr

0800562e <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 800562e:	b480      	push	{r7}
 8005630:	b083      	sub	sp, #12
 8005632:	af00      	add	r7, sp, #0
 8005634:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	605a      	str	r2, [r3, #4]
}
 8005642:	bf00      	nop
 8005644:	370c      	adds	r7, #12
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr

0800564e <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 800564e:	b480      	push	{r7}
 8005650:	b083      	sub	sp, #12
 8005652:	af00      	add	r7, sp, #0
 8005654:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	605a      	str	r2, [r3, #4]
}
 8005662:	bf00      	nop
 8005664:	370c      	adds	r7, #12
 8005666:	46bd      	mov	sp, r7
 8005668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566c:	4770      	bx	lr

0800566e <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 800566e:	b480      	push	{r7}
 8005670:	b083      	sub	sp, #12
 8005672:	af00      	add	r7, sp, #0
 8005674:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	605a      	str	r2, [r3, #4]
}
 8005682:	bf00      	nop
 8005684:	370c      	adds	r7, #12
 8005686:	46bd      	mov	sp, r7
 8005688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568c:	4770      	bx	lr

0800568e <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 800568e:	b480      	push	{r7}
 8005690:	b083      	sub	sp, #12
 8005692:	af00      	add	r7, sp, #0
 8005694:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	605a      	str	r2, [r3, #4]
}
 80056a2:	bf00      	nop
 80056a4:	370c      	adds	r7, #12
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr

080056ae <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 80056ae:	b480      	push	{r7}
 80056b0:	b083      	sub	sp, #12
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	605a      	str	r2, [r3, #4]
}
 80056c2:	bf00      	nop
 80056c4:	370c      	adds	r7, #12
 80056c6:	46bd      	mov	sp, r7
 80056c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056cc:	4770      	bx	lr

080056ce <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 80056ce:	b480      	push	{r7}
 80056d0:	b083      	sub	sp, #12
 80056d2:	af00      	add	r7, sp, #0
 80056d4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	605a      	str	r2, [r3, #4]
}
 80056e2:	bf00      	nop
 80056e4:	370c      	adds	r7, #12
 80056e6:	46bd      	mov	sp, r7
 80056e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ec:	4770      	bx	lr
	...

080056f0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80056f0:	b590      	push	{r4, r7, lr}
 80056f2:	b089      	sub	sp, #36	@ 0x24
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80056f8:	2300      	movs	r3, #0
 80056fa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80056fc:	2300      	movs	r3, #0
 80056fe:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d101      	bne.n	800570a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005706:	2301      	movs	r3, #1
 8005708:	e1ee      	b.n	8005ae8 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	691b      	ldr	r3, [r3, #16]
 800570e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005714:	2b00      	cmp	r3, #0
 8005716:	d109      	bne.n	800572c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f7fe fc3d 	bl	8003f98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2200      	movs	r2, #0
 8005722:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2200      	movs	r2, #0
 8005728:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4618      	mov	r0, r3
 8005732:	f7ff fe8f 	bl	8005454 <LL_ADC_IsDeepPowerDownEnabled>
 8005736:	4603      	mov	r3, r0
 8005738:	2b00      	cmp	r3, #0
 800573a:	d004      	beq.n	8005746 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4618      	mov	r0, r3
 8005742:	f7ff fe75 	bl	8005430 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4618      	mov	r0, r3
 800574c:	f7ff feaa 	bl	80054a4 <LL_ADC_IsInternalRegulatorEnabled>
 8005750:	4603      	mov	r3, r0
 8005752:	2b00      	cmp	r3, #0
 8005754:	d114      	bne.n	8005780 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4618      	mov	r0, r3
 800575c:	f7ff fe8e 	bl	800547c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005760:	4b8e      	ldr	r3, [pc, #568]	@ (800599c <HAL_ADC_Init+0x2ac>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	099b      	lsrs	r3, r3, #6
 8005766:	4a8e      	ldr	r2, [pc, #568]	@ (80059a0 <HAL_ADC_Init+0x2b0>)
 8005768:	fba2 2303 	umull	r2, r3, r2, r3
 800576c:	099b      	lsrs	r3, r3, #6
 800576e:	3301      	adds	r3, #1
 8005770:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005772:	e002      	b.n	800577a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	3b01      	subs	r3, #1
 8005778:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d1f9      	bne.n	8005774 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4618      	mov	r0, r3
 8005786:	f7ff fe8d 	bl	80054a4 <LL_ADC_IsInternalRegulatorEnabled>
 800578a:	4603      	mov	r3, r0
 800578c:	2b00      	cmp	r3, #0
 800578e:	d10d      	bne.n	80057ac <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005794:	f043 0210 	orr.w	r2, r3, #16
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80057a0:	f043 0201 	orr.w	r2, r3, #1
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4618      	mov	r0, r3
 80057b2:	f7ff feed 	bl	8005590 <LL_ADC_REG_IsConversionOngoing>
 80057b6:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057bc:	f003 0310 	and.w	r3, r3, #16
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	f040 8188 	bne.w	8005ad6 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	f040 8184 	bne.w	8005ad6 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057d2:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80057d6:	f043 0202 	orr.w	r2, r3, #2
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4618      	mov	r0, r3
 80057e4:	f7ff fe9a 	bl	800551c <LL_ADC_IsEnabled>
 80057e8:	4603      	mov	r3, r0
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d136      	bne.n	800585c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a6c      	ldr	r2, [pc, #432]	@ (80059a4 <HAL_ADC_Init+0x2b4>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d004      	beq.n	8005802 <HAL_ADC_Init+0x112>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a6a      	ldr	r2, [pc, #424]	@ (80059a8 <HAL_ADC_Init+0x2b8>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d10e      	bne.n	8005820 <HAL_ADC_Init+0x130>
 8005802:	4868      	ldr	r0, [pc, #416]	@ (80059a4 <HAL_ADC_Init+0x2b4>)
 8005804:	f7ff fe8a 	bl	800551c <LL_ADC_IsEnabled>
 8005808:	4604      	mov	r4, r0
 800580a:	4867      	ldr	r0, [pc, #412]	@ (80059a8 <HAL_ADC_Init+0x2b8>)
 800580c:	f7ff fe86 	bl	800551c <LL_ADC_IsEnabled>
 8005810:	4603      	mov	r3, r0
 8005812:	4323      	orrs	r3, r4
 8005814:	2b00      	cmp	r3, #0
 8005816:	bf0c      	ite	eq
 8005818:	2301      	moveq	r3, #1
 800581a:	2300      	movne	r3, #0
 800581c:	b2db      	uxtb	r3, r3
 800581e:	e008      	b.n	8005832 <HAL_ADC_Init+0x142>
 8005820:	4862      	ldr	r0, [pc, #392]	@ (80059ac <HAL_ADC_Init+0x2bc>)
 8005822:	f7ff fe7b 	bl	800551c <LL_ADC_IsEnabled>
 8005826:	4603      	mov	r3, r0
 8005828:	2b00      	cmp	r3, #0
 800582a:	bf0c      	ite	eq
 800582c:	2301      	moveq	r3, #1
 800582e:	2300      	movne	r3, #0
 8005830:	b2db      	uxtb	r3, r3
 8005832:	2b00      	cmp	r3, #0
 8005834:	d012      	beq.n	800585c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4a5a      	ldr	r2, [pc, #360]	@ (80059a4 <HAL_ADC_Init+0x2b4>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d004      	beq.n	800584a <HAL_ADC_Init+0x15a>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a58      	ldr	r2, [pc, #352]	@ (80059a8 <HAL_ADC_Init+0x2b8>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d101      	bne.n	800584e <HAL_ADC_Init+0x15e>
 800584a:	4a59      	ldr	r2, [pc, #356]	@ (80059b0 <HAL_ADC_Init+0x2c0>)
 800584c:	e000      	b.n	8005850 <HAL_ADC_Init+0x160>
 800584e:	4a59      	ldr	r2, [pc, #356]	@ (80059b4 <HAL_ADC_Init+0x2c4>)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	4619      	mov	r1, r3
 8005856:	4610      	mov	r0, r2
 8005858:	f7ff fb22 	bl	8004ea0 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a52      	ldr	r2, [pc, #328]	@ (80059ac <HAL_ADC_Init+0x2bc>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d129      	bne.n	80058ba <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	7e5b      	ldrb	r3, [r3, #25]
 800586a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8005870:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8005876:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	2b08      	cmp	r3, #8
 800587e:	d013      	beq.n	80058a8 <HAL_ADC_Init+0x1b8>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	2b0c      	cmp	r3, #12
 8005886:	d00d      	beq.n	80058a4 <HAL_ADC_Init+0x1b4>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	2b1c      	cmp	r3, #28
 800588e:	d007      	beq.n	80058a0 <HAL_ADC_Init+0x1b0>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	2b18      	cmp	r3, #24
 8005896:	d101      	bne.n	800589c <HAL_ADC_Init+0x1ac>
 8005898:	2318      	movs	r3, #24
 800589a:	e006      	b.n	80058aa <HAL_ADC_Init+0x1ba>
 800589c:	2300      	movs	r3, #0
 800589e:	e004      	b.n	80058aa <HAL_ADC_Init+0x1ba>
 80058a0:	2310      	movs	r3, #16
 80058a2:	e002      	b.n	80058aa <HAL_ADC_Init+0x1ba>
 80058a4:	2308      	movs	r3, #8
 80058a6:	e000      	b.n	80058aa <HAL_ADC_Init+0x1ba>
 80058a8:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 80058aa:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058b2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80058b4:	4313      	orrs	r3, r2
 80058b6:	61bb      	str	r3, [r7, #24]
 80058b8:	e00e      	b.n	80058d8 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	7e5b      	ldrb	r3, [r3, #25]
 80058be:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80058c4:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80058ca:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058d2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80058d4:	4313      	orrs	r3, r2
 80058d6:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058de:	2b01      	cmp	r3, #1
 80058e0:	d106      	bne.n	80058f0 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058e6:	3b01      	subs	r3, #1
 80058e8:	045b      	lsls	r3, r3, #17
 80058ea:	69ba      	ldr	r2, [r7, #24]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d009      	beq.n	800590c <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058fc:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005904:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005906:	69ba      	ldr	r2, [r7, #24]
 8005908:	4313      	orrs	r3, r2
 800590a:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a26      	ldr	r2, [pc, #152]	@ (80059ac <HAL_ADC_Init+0x2bc>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d115      	bne.n	8005942 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	68da      	ldr	r2, [r3, #12]
 800591c:	4b26      	ldr	r3, [pc, #152]	@ (80059b8 <HAL_ADC_Init+0x2c8>)
 800591e:	4013      	ands	r3, r2
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	6812      	ldr	r2, [r2, #0]
 8005924:	69b9      	ldr	r1, [r7, #24]
 8005926:	430b      	orrs	r3, r1
 8005928:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	691b      	ldr	r3, [r3, #16]
 8005930:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	430a      	orrs	r2, r1
 800593e:	611a      	str	r2, [r3, #16]
 8005940:	e009      	b.n	8005956 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	68da      	ldr	r2, [r3, #12]
 8005948:	4b1c      	ldr	r3, [pc, #112]	@ (80059bc <HAL_ADC_Init+0x2cc>)
 800594a:	4013      	ands	r3, r2
 800594c:	687a      	ldr	r2, [r7, #4]
 800594e:	6812      	ldr	r2, [r2, #0]
 8005950:	69b9      	ldr	r1, [r7, #24]
 8005952:	430b      	orrs	r3, r1
 8005954:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4618      	mov	r0, r3
 800595c:	f7ff fe18 	bl	8005590 <LL_ADC_REG_IsConversionOngoing>
 8005960:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4618      	mov	r0, r3
 8005968:	f7ff fe25 	bl	80055b6 <LL_ADC_INJ_IsConversionOngoing>
 800596c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	2b00      	cmp	r3, #0
 8005972:	f040 808e 	bne.w	8005a92 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2b00      	cmp	r3, #0
 800597a:	f040 808a 	bne.w	8005a92 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4a0a      	ldr	r2, [pc, #40]	@ (80059ac <HAL_ADC_Init+0x2bc>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d11b      	bne.n	80059c0 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	7e1b      	ldrb	r3, [r3, #24]
 800598c:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005994:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8005996:	4313      	orrs	r3, r2
 8005998:	61bb      	str	r3, [r7, #24]
 800599a:	e018      	b.n	80059ce <HAL_ADC_Init+0x2de>
 800599c:	24000038 	.word	0x24000038
 80059a0:	053e2d63 	.word	0x053e2d63
 80059a4:	40022000 	.word	0x40022000
 80059a8:	40022100 	.word	0x40022100
 80059ac:	58026000 	.word	0x58026000
 80059b0:	40022300 	.word	0x40022300
 80059b4:	58026300 	.word	0x58026300
 80059b8:	fff04007 	.word	0xfff04007
 80059bc:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	7e1b      	ldrb	r3, [r3, #24]
 80059c4:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 80059ca:	4313      	orrs	r3, r2
 80059cc:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	68da      	ldr	r2, [r3, #12]
 80059d4:	4b46      	ldr	r3, [pc, #280]	@ (8005af0 <HAL_ADC_Init+0x400>)
 80059d6:	4013      	ands	r3, r2
 80059d8:	687a      	ldr	r2, [r7, #4]
 80059da:	6812      	ldr	r2, [r2, #0]
 80059dc:	69b9      	ldr	r1, [r7, #24]
 80059de:	430b      	orrs	r3, r1
 80059e0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d137      	bne.n	8005a5c <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059f0:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a3f      	ldr	r2, [pc, #252]	@ (8005af4 <HAL_ADC_Init+0x404>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d116      	bne.n	8005a2a <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	691a      	ldr	r2, [r3, #16]
 8005a02:	4b3d      	ldr	r3, [pc, #244]	@ (8005af8 <HAL_ADC_Init+0x408>)
 8005a04:	4013      	ands	r3, r2
 8005a06:	687a      	ldr	r2, [r7, #4]
 8005a08:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8005a0a:	687a      	ldr	r2, [r7, #4]
 8005a0c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005a0e:	4311      	orrs	r1, r2
 8005a10:	687a      	ldr	r2, [r7, #4]
 8005a12:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005a14:	4311      	orrs	r1, r2
 8005a16:	687a      	ldr	r2, [r7, #4]
 8005a18:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005a1a:	430a      	orrs	r2, r1
 8005a1c:	431a      	orrs	r2, r3
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f042 0201 	orr.w	r2, r2, #1
 8005a26:	611a      	str	r2, [r3, #16]
 8005a28:	e020      	b.n	8005a6c <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	691a      	ldr	r2, [r3, #16]
 8005a30:	4b32      	ldr	r3, [pc, #200]	@ (8005afc <HAL_ADC_Init+0x40c>)
 8005a32:	4013      	ands	r3, r2
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005a38:	3a01      	subs	r2, #1
 8005a3a:	0411      	lsls	r1, r2, #16
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005a40:	4311      	orrs	r1, r2
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005a46:	4311      	orrs	r1, r2
 8005a48:	687a      	ldr	r2, [r7, #4]
 8005a4a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005a4c:	430a      	orrs	r2, r1
 8005a4e:	431a      	orrs	r2, r3
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f042 0201 	orr.w	r2, r2, #1
 8005a58:	611a      	str	r2, [r3, #16]
 8005a5a:	e007      	b.n	8005a6c <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	691a      	ldr	r2, [r3, #16]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f022 0201 	bic.w	r2, r2, #1
 8005a6a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	691b      	ldr	r3, [r3, #16]
 8005a72:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	430a      	orrs	r2, r1
 8005a80:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a1b      	ldr	r2, [pc, #108]	@ (8005af4 <HAL_ADC_Init+0x404>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d002      	beq.n	8005a92 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	f001 fd99 	bl	80075c4 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	691b      	ldr	r3, [r3, #16]
 8005a96:	2b01      	cmp	r3, #1
 8005a98:	d10c      	bne.n	8005ab4 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aa0:	f023 010f 	bic.w	r1, r3, #15
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	69db      	ldr	r3, [r3, #28]
 8005aa8:	1e5a      	subs	r2, r3, #1
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	430a      	orrs	r2, r1
 8005ab0:	631a      	str	r2, [r3, #48]	@ 0x30
 8005ab2:	e007      	b.n	8005ac4 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f022 020f 	bic.w	r2, r2, #15
 8005ac2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ac8:	f023 0303 	bic.w	r3, r3, #3
 8005acc:	f043 0201 	orr.w	r2, r3, #1
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	661a      	str	r2, [r3, #96]	@ 0x60
 8005ad4:	e007      	b.n	8005ae6 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ada:	f043 0210 	orr.w	r2, r3, #16
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005ae6:	7ffb      	ldrb	r3, [r7, #31]
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	3724      	adds	r7, #36	@ 0x24
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd90      	pop	{r4, r7, pc}
 8005af0:	ffffbffc 	.word	0xffffbffc
 8005af4:	58026000 	.word	0x58026000
 8005af8:	fc00f81f 	.word	0xfc00f81f
 8005afc:	fc00f81e 	.word	0xfc00f81e

08005b00 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b086      	sub	sp, #24
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	60f8      	str	r0, [r7, #12]
 8005b08:	60b9      	str	r1, [r7, #8]
 8005b0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a60      	ldr	r2, [pc, #384]	@ (8005c94 <HAL_ADC_Start_DMA+0x194>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d004      	beq.n	8005b20 <HAL_ADC_Start_DMA+0x20>
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a5f      	ldr	r2, [pc, #380]	@ (8005c98 <HAL_ADC_Start_DMA+0x198>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d101      	bne.n	8005b24 <HAL_ADC_Start_DMA+0x24>
 8005b20:	4b5e      	ldr	r3, [pc, #376]	@ (8005c9c <HAL_ADC_Start_DMA+0x19c>)
 8005b22:	e000      	b.n	8005b26 <HAL_ADC_Start_DMA+0x26>
 8005b24:	4b5e      	ldr	r3, [pc, #376]	@ (8005ca0 <HAL_ADC_Start_DMA+0x1a0>)
 8005b26:	4618      	mov	r0, r3
 8005b28:	f7ff fc66 	bl	80053f8 <LL_ADC_GetMultimode>
 8005b2c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4618      	mov	r0, r3
 8005b34:	f7ff fd2c 	bl	8005590 <LL_ADC_REG_IsConversionOngoing>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	f040 80a2 	bne.w	8005c84 <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d101      	bne.n	8005b4e <HAL_ADC_Start_DMA+0x4e>
 8005b4a:	2302      	movs	r3, #2
 8005b4c:	e09d      	b.n	8005c8a <HAL_ADC_Start_DMA+0x18a>
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2201      	movs	r2, #1
 8005b52:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d006      	beq.n	8005b6a <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	2b05      	cmp	r3, #5
 8005b60:	d003      	beq.n	8005b6a <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	2b09      	cmp	r3, #9
 8005b66:	f040 8086 	bne.w	8005c76 <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005b6a:	68f8      	ldr	r0, [r7, #12]
 8005b6c:	f001 fbac 	bl	80072c8 <ADC_Enable>
 8005b70:	4603      	mov	r3, r0
 8005b72:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005b74:	7dfb      	ldrb	r3, [r7, #23]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d178      	bne.n	8005c6c <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005b7e:	4b49      	ldr	r3, [pc, #292]	@ (8005ca4 <HAL_ADC_Start_DMA+0x1a4>)
 8005b80:	4013      	ands	r3, r2
 8005b82:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a42      	ldr	r2, [pc, #264]	@ (8005c98 <HAL_ADC_Start_DMA+0x198>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d002      	beq.n	8005b9a <HAL_ADC_Start_DMA+0x9a>
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	e000      	b.n	8005b9c <HAL_ADC_Start_DMA+0x9c>
 8005b9a:	4b3e      	ldr	r3, [pc, #248]	@ (8005c94 <HAL_ADC_Start_DMA+0x194>)
 8005b9c:	68fa      	ldr	r2, [r7, #12]
 8005b9e:	6812      	ldr	r2, [r2, #0]
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d002      	beq.n	8005baa <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d105      	bne.n	8005bb6 <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bae:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d006      	beq.n	8005bd0 <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bc6:	f023 0206 	bic.w	r2, r3, #6
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	665a      	str	r2, [r3, #100]	@ 0x64
 8005bce:	e002      	b.n	8005bd6 <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bda:	4a33      	ldr	r2, [pc, #204]	@ (8005ca8 <HAL_ADC_Start_DMA+0x1a8>)
 8005bdc:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005be2:	4a32      	ldr	r2, [pc, #200]	@ (8005cac <HAL_ADC_Start_DMA+0x1ac>)
 8005be4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bea:	4a31      	ldr	r2, [pc, #196]	@ (8005cb0 <HAL_ADC_Start_DMA+0x1b0>)
 8005bec:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	221c      	movs	r2, #28
 8005bf4:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	685a      	ldr	r2, [r3, #4]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f042 0210 	orr.w	r2, r2, #16
 8005c0c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a28      	ldr	r2, [pc, #160]	@ (8005cb4 <HAL_ADC_Start_DMA+0x1b4>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d10f      	bne.n	8005c38 <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681a      	ldr	r2, [r3, #0]
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005c22:	005b      	lsls	r3, r3, #1
 8005c24:	4619      	mov	r1, r3
 8005c26:	4610      	mov	r0, r2
 8005c28:	f7ff fac2 	bl	80051b0 <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4618      	mov	r0, r3
 8005c32:	f7ff faad 	bl	8005190 <LL_ADC_EnableDMAReq>
 8005c36:	e007      	b.n	8005c48 <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c40:	4619      	mov	r1, r3
 8005c42:	4610      	mov	r0, r2
 8005c44:	f7ff fa91 	bl	800516a <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	3340      	adds	r3, #64	@ 0x40
 8005c52:	4619      	mov	r1, r3
 8005c54:	68ba      	ldr	r2, [r7, #8]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f002 fdcc 	bl	80087f4 <HAL_DMA_Start_IT>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4618      	mov	r0, r3
 8005c66:	f7ff fc7f 	bl	8005568 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8005c6a:	e00d      	b.n	8005c88 <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      if (tmp_hal_status == HAL_OK)
 8005c74:	e008      	b.n	8005c88 <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 8005c82:	e001      	b.n	8005c88 <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005c84:	2302      	movs	r3, #2
 8005c86:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005c88:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3718      	adds	r7, #24
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	40022000 	.word	0x40022000
 8005c98:	40022100 	.word	0x40022100
 8005c9c:	40022300 	.word	0x40022300
 8005ca0:	58026300 	.word	0x58026300
 8005ca4:	fffff0fe 	.word	0xfffff0fe
 8005ca8:	0800749b 	.word	0x0800749b
 8005cac:	08007573 	.word	0x08007573
 8005cb0:	0800758f 	.word	0x0800758f
 8005cb4:	58026000 	.word	0x58026000

08005cb8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b08a      	sub	sp, #40	@ 0x28
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a87      	ldr	r2, [pc, #540]	@ (8005ef8 <HAL_ADC_IRQHandler+0x240>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d004      	beq.n	8005ce8 <HAL_ADC_IRQHandler+0x30>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a86      	ldr	r2, [pc, #536]	@ (8005efc <HAL_ADC_IRQHandler+0x244>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d101      	bne.n	8005cec <HAL_ADC_IRQHandler+0x34>
 8005ce8:	4b85      	ldr	r3, [pc, #532]	@ (8005f00 <HAL_ADC_IRQHandler+0x248>)
 8005cea:	e000      	b.n	8005cee <HAL_ADC_IRQHandler+0x36>
 8005cec:	4b85      	ldr	r3, [pc, #532]	@ (8005f04 <HAL_ADC_IRQHandler+0x24c>)
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f7ff fb82 	bl	80053f8 <LL_ADC_GetMultimode>
 8005cf4:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8005cf6:	69fb      	ldr	r3, [r7, #28]
 8005cf8:	f003 0302 	and.w	r3, r3, #2
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d017      	beq.n	8005d30 <HAL_ADC_IRQHandler+0x78>
 8005d00:	69bb      	ldr	r3, [r7, #24]
 8005d02:	f003 0302 	and.w	r3, r3, #2
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d012      	beq.n	8005d30 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d0e:	f003 0310 	and.w	r3, r3, #16
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d105      	bne.n	8005d22 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d1a:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	661a      	str	r2, [r3, #96]	@ 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f001 fee8 	bl	8007af8 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	2202      	movs	r2, #2
 8005d2e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005d30:	69fb      	ldr	r3, [r7, #28]
 8005d32:	f003 0304 	and.w	r3, r3, #4
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d004      	beq.n	8005d44 <HAL_ADC_IRQHandler+0x8c>
 8005d3a:	69bb      	ldr	r3, [r7, #24]
 8005d3c:	f003 0304 	and.w	r3, r3, #4
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d10a      	bne.n	8005d5a <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005d44:	69fb      	ldr	r3, [r7, #28]
 8005d46:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	f000 8083 	beq.w	8005e56 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005d50:	69bb      	ldr	r3, [r7, #24]
 8005d52:	f003 0308 	and.w	r3, r3, #8
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d07d      	beq.n	8005e56 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d5e:	f003 0310 	and.w	r3, r3, #16
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d105      	bne.n	8005d72 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d6a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4618      	mov	r0, r3
 8005d78:	f7ff f9b8 	bl	80050ec <LL_ADC_REG_IsTriggerSourceSWStart>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d062      	beq.n	8005e48 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4a5d      	ldr	r2, [pc, #372]	@ (8005efc <HAL_ADC_IRQHandler+0x244>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d002      	beq.n	8005d92 <HAL_ADC_IRQHandler+0xda>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	e000      	b.n	8005d94 <HAL_ADC_IRQHandler+0xdc>
 8005d92:	4b59      	ldr	r3, [pc, #356]	@ (8005ef8 <HAL_ADC_IRQHandler+0x240>)
 8005d94:	687a      	ldr	r2, [r7, #4]
 8005d96:	6812      	ldr	r2, [r2, #0]
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d008      	beq.n	8005dae <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d005      	beq.n	8005dae <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	2b05      	cmp	r3, #5
 8005da6:	d002      	beq.n	8005dae <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	2b09      	cmp	r3, #9
 8005dac:	d104      	bne.n	8005db8 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	623b      	str	r3, [r7, #32]
 8005db6:	e00c      	b.n	8005dd2 <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a4f      	ldr	r2, [pc, #316]	@ (8005efc <HAL_ADC_IRQHandler+0x244>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d002      	beq.n	8005dc8 <HAL_ADC_IRQHandler+0x110>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	e000      	b.n	8005dca <HAL_ADC_IRQHandler+0x112>
 8005dc8:	4b4b      	ldr	r3, [pc, #300]	@ (8005ef8 <HAL_ADC_IRQHandler+0x240>)
 8005dca:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	68db      	ldr	r3, [r3, #12]
 8005dd0:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8005dd2:	6a3b      	ldr	r3, [r7, #32]
 8005dd4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d135      	bne.n	8005e48 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f003 0308 	and.w	r3, r3, #8
 8005de6:	2b08      	cmp	r3, #8
 8005de8:	d12e      	bne.n	8005e48 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4618      	mov	r0, r3
 8005df0:	f7ff fbce 	bl	8005590 <LL_ADC_REG_IsConversionOngoing>
 8005df4:	4603      	mov	r3, r0
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d11a      	bne.n	8005e30 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	685a      	ldr	r2, [r3, #4]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f022 020c 	bic.w	r2, r2, #12
 8005e08:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e0e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	661a      	str	r2, [r3, #96]	@ 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e1a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d112      	bne.n	8005e48 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e26:	f043 0201 	orr.w	r2, r3, #1
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	661a      	str	r2, [r3, #96]	@ 0x60
 8005e2e:	e00b      	b.n	8005e48 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e34:	f043 0210 	orr.w	r2, r3, #16
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e40:	f043 0201 	orr.w	r2, r3, #1
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	665a      	str	r2, [r3, #100]	@ 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f7fc f86f 	bl	8001f2c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	220c      	movs	r2, #12
 8005e54:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005e56:	69fb      	ldr	r3, [r7, #28]
 8005e58:	f003 0320 	and.w	r3, r3, #32
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d004      	beq.n	8005e6a <HAL_ADC_IRQHandler+0x1b2>
 8005e60:	69bb      	ldr	r3, [r7, #24]
 8005e62:	f003 0320 	and.w	r3, r3, #32
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d10b      	bne.n	8005e82 <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005e6a:	69fb      	ldr	r3, [r7, #28]
 8005e6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	f000 80a0 	beq.w	8005fb6 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005e76:	69bb      	ldr	r3, [r7, #24]
 8005e78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	f000 809a 	beq.w	8005fb6 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e86:	f003 0310 	and.w	r3, r3, #16
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d105      	bne.n	8005e9a <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e92:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f7ff f9a0 	bl	80051e4 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8005ea4:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f7ff f91e 	bl	80050ec <LL_ADC_REG_IsTriggerSourceSWStart>
 8005eb0:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	4a11      	ldr	r2, [pc, #68]	@ (8005efc <HAL_ADC_IRQHandler+0x244>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d002      	beq.n	8005ec2 <HAL_ADC_IRQHandler+0x20a>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	e000      	b.n	8005ec4 <HAL_ADC_IRQHandler+0x20c>
 8005ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ef8 <HAL_ADC_IRQHandler+0x240>)
 8005ec4:	687a      	ldr	r2, [r7, #4]
 8005ec6:	6812      	ldr	r2, [r2, #0]
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d008      	beq.n	8005ede <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d005      	beq.n	8005ede <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	2b06      	cmp	r3, #6
 8005ed6:	d002      	beq.n	8005ede <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	2b07      	cmp	r3, #7
 8005edc:	d104      	bne.n	8005ee8 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	623b      	str	r3, [r7, #32]
 8005ee6:	e014      	b.n	8005f12 <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a03      	ldr	r2, [pc, #12]	@ (8005efc <HAL_ADC_IRQHandler+0x244>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d00a      	beq.n	8005f08 <HAL_ADC_IRQHandler+0x250>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	e008      	b.n	8005f0a <HAL_ADC_IRQHandler+0x252>
 8005ef8:	40022000 	.word	0x40022000
 8005efc:	40022100 	.word	0x40022100
 8005f00:	40022300 	.word	0x40022300
 8005f04:	58026300 	.word	0x58026300
 8005f08:	4b84      	ldr	r3, [pc, #528]	@ (800611c <HAL_ADC_IRQHandler+0x464>)
 8005f0a:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d047      	beq.n	8005fa8 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8005f18:	6a3b      	ldr	r3, [r7, #32]
 8005f1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d007      	beq.n	8005f32 <HAL_ADC_IRQHandler+0x27a>
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d03f      	beq.n	8005fa8 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8005f28:	6a3b      	ldr	r3, [r7, #32]
 8005f2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d13a      	bne.n	8005fa8 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f3c:	2b40      	cmp	r3, #64	@ 0x40
 8005f3e:	d133      	bne.n	8005fa8 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8005f40:	6a3b      	ldr	r3, [r7, #32]
 8005f42:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d12e      	bne.n	8005fa8 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4618      	mov	r0, r3
 8005f50:	f7ff fb31 	bl	80055b6 <LL_ADC_INJ_IsConversionOngoing>
 8005f54:	4603      	mov	r3, r0
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d11a      	bne.n	8005f90 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	685a      	ldr	r2, [r3, #4]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005f68:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f6e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	661a      	str	r2, [r3, #96]	@ 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d112      	bne.n	8005fa8 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f86:	f043 0201 	orr.w	r2, r3, #1
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	661a      	str	r2, [r3, #96]	@ 0x60
 8005f8e:	e00b      	b.n	8005fa8 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f94:	f043 0210 	orr.w	r2, r3, #16
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	661a      	str	r2, [r3, #96]	@ 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005fa0:	f043 0201 	orr.w	r2, r3, #1
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	665a      	str	r2, [r3, #100]	@ 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005fa8:	6878      	ldr	r0, [r7, #4]
 8005faa:	f001 fd7d 	bl	8007aa8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	2260      	movs	r2, #96	@ 0x60
 8005fb4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8005fb6:	69fb      	ldr	r3, [r7, #28]
 8005fb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d011      	beq.n	8005fe4 <HAL_ADC_IRQHandler+0x32c>
 8005fc0:	69bb      	ldr	r3, [r7, #24]
 8005fc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d00c      	beq.n	8005fe4 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fce:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f000 f8b2 	bl	8006140 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	2280      	movs	r2, #128	@ 0x80
 8005fe2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8005fe4:	69fb      	ldr	r3, [r7, #28]
 8005fe6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d012      	beq.n	8006014 <HAL_ADC_IRQHandler+0x35c>
 8005fee:	69bb      	ldr	r3, [r7, #24]
 8005ff0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d00d      	beq.n	8006014 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ffc:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8006004:	6878      	ldr	r0, [r7, #4]
 8006006:	f001 fd63 	bl	8007ad0 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006012:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8006014:	69fb      	ldr	r3, [r7, #28]
 8006016:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800601a:	2b00      	cmp	r3, #0
 800601c:	d012      	beq.n	8006044 <HAL_ADC_IRQHandler+0x38c>
 800601e:	69bb      	ldr	r3, [r7, #24]
 8006020:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006024:	2b00      	cmp	r3, #0
 8006026:	d00d      	beq.n	8006044 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800602c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f001 fd55 	bl	8007ae4 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006042:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8006044:	69fb      	ldr	r3, [r7, #28]
 8006046:	f003 0310 	and.w	r3, r3, #16
 800604a:	2b00      	cmp	r3, #0
 800604c:	d043      	beq.n	80060d6 <HAL_ADC_IRQHandler+0x41e>
 800604e:	69bb      	ldr	r3, [r7, #24]
 8006050:	f003 0310 	and.w	r3, r3, #16
 8006054:	2b00      	cmp	r3, #0
 8006056:	d03e      	beq.n	80060d6 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800605c:	2b00      	cmp	r3, #0
 800605e:	d102      	bne.n	8006066 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8006060:	2301      	movs	r3, #1
 8006062:	627b      	str	r3, [r7, #36]	@ 0x24
 8006064:	e021      	b.n	80060aa <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d015      	beq.n	8006098 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a2a      	ldr	r2, [pc, #168]	@ (800611c <HAL_ADC_IRQHandler+0x464>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d004      	beq.n	8006080 <HAL_ADC_IRQHandler+0x3c8>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a29      	ldr	r2, [pc, #164]	@ (8006120 <HAL_ADC_IRQHandler+0x468>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d101      	bne.n	8006084 <HAL_ADC_IRQHandler+0x3cc>
 8006080:	4b28      	ldr	r3, [pc, #160]	@ (8006124 <HAL_ADC_IRQHandler+0x46c>)
 8006082:	e000      	b.n	8006086 <HAL_ADC_IRQHandler+0x3ce>
 8006084:	4b28      	ldr	r3, [pc, #160]	@ (8006128 <HAL_ADC_IRQHandler+0x470>)
 8006086:	4618      	mov	r0, r3
 8006088:	f7ff f9c4 	bl	8005414 <LL_ADC_GetMultiDMATransfer>
 800608c:	4603      	mov	r3, r0
 800608e:	2b00      	cmp	r3, #0
 8006090:	d00b      	beq.n	80060aa <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8006092:	2301      	movs	r3, #1
 8006094:	627b      	str	r3, [r7, #36]	@ 0x24
 8006096:	e008      	b.n	80060aa <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	68db      	ldr	r3, [r3, #12]
 800609e:	f003 0303 	and.w	r3, r3, #3
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d001      	beq.n	80060aa <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 80060a6:	2301      	movs	r3, #1
 80060a8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80060aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d10e      	bne.n	80060ce <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060b4:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80060c0:	f043 0202 	orr.w	r2, r3, #2
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	665a      	str	r2, [r3, #100]	@ 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f7fb ff03 	bl	8001ed4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	2210      	movs	r2, #16
 80060d4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80060d6:	69fb      	ldr	r3, [r7, #28]
 80060d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d018      	beq.n	8006112 <HAL_ADC_IRQHandler+0x45a>
 80060e0:	69bb      	ldr	r3, [r7, #24]
 80060e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d013      	beq.n	8006112 <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060ee:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80060fa:	f043 0208 	orr.w	r2, r3, #8
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800610a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800610c:	6878      	ldr	r0, [r7, #4]
 800610e:	f001 fcd5 	bl	8007abc <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8006112:	bf00      	nop
 8006114:	3728      	adds	r7, #40	@ 0x28
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}
 800611a:	bf00      	nop
 800611c:	40022000 	.word	0x40022000
 8006120:	40022100 	.word	0x40022100
 8006124:	40022300 	.word	0x40022300
 8006128:	58026300 	.word	0x58026300

0800612c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800612c:	b480      	push	{r7}
 800612e:	b083      	sub	sp, #12
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8006134:	bf00      	nop
 8006136:	370c      	adds	r7, #12
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr

08006140 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8006140:	b480      	push	{r7}
 8006142:	b083      	sub	sp, #12
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8006148:	bf00      	nop
 800614a:	370c      	adds	r7, #12
 800614c:	46bd      	mov	sp, r7
 800614e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006152:	4770      	bx	lr

08006154 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006154:	b590      	push	{r4, r7, lr}
 8006156:	b0b9      	sub	sp, #228	@ 0xe4
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
 800615c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800615e:	2300      	movs	r3, #0
 8006160:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8006164:	2300      	movs	r3, #0
 8006166:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800616e:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	68db      	ldr	r3, [r3, #12]
 8006174:	4aa9      	ldr	r2, [pc, #676]	@ (800641c <HAL_ADC_ConfigChannel+0x2c8>)
 8006176:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800617e:	2b01      	cmp	r3, #1
 8006180:	d102      	bne.n	8006188 <HAL_ADC_ConfigChannel+0x34>
 8006182:	2302      	movs	r3, #2
 8006184:	f000 bcfa 	b.w	8006b7c <HAL_ADC_ConfigChannel+0xa28>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4618      	mov	r0, r3
 8006196:	f7ff f9fb 	bl	8005590 <LL_ADC_REG_IsConversionOngoing>
 800619a:	4603      	mov	r3, r0
 800619c:	2b00      	cmp	r3, #0
 800619e:	f040 84de 	bne.w	8006b5e <HAL_ADC_ConfigChannel+0xa0a>
  {

#if defined(ADC_VER_V5_V90)
    if (hadc->Instance != ADC3)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a9e      	ldr	r2, [pc, #632]	@ (8006420 <HAL_ADC_ConfigChannel+0x2cc>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d033      	beq.n	8006214 <HAL_ADC_ConfigChannel+0xc0>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d108      	bne.n	80061ca <HAL_ADC_ConfigChannel+0x76>
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	0e9b      	lsrs	r3, r3, #26
 80061be:	f003 031f 	and.w	r3, r3, #31
 80061c2:	2201      	movs	r2, #1
 80061c4:	fa02 f303 	lsl.w	r3, r2, r3
 80061c8:	e01d      	b.n	8006206 <HAL_ADC_ConfigChannel+0xb2>
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80061d6:	fa93 f3a3 	rbit	r3, r3
 80061da:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80061de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80061e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80061e6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d101      	bne.n	80061f2 <HAL_ADC_ConfigChannel+0x9e>
  {
    return 32U;
 80061ee:	2320      	movs	r3, #32
 80061f0:	e004      	b.n	80061fc <HAL_ADC_ConfigChannel+0xa8>
  }
  return __builtin_clz(value);
 80061f2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80061f6:	fab3 f383 	clz	r3, r3
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	f003 031f 	and.w	r3, r3, #31
 8006200:	2201      	movs	r2, #1
 8006202:	fa02 f303 	lsl.w	r3, r2, r3
 8006206:	687a      	ldr	r2, [r7, #4]
 8006208:	6812      	ldr	r2, [r2, #0]
 800620a:	69d1      	ldr	r1, [r2, #28]
 800620c:	687a      	ldr	r2, [r7, #4]
 800620e:	6812      	ldr	r2, [r2, #0]
 8006210:	430b      	orrs	r3, r1
 8006212:	61d3      	str	r3, [r2, #28]
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6818      	ldr	r0, [r3, #0]
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	6859      	ldr	r1, [r3, #4]
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	461a      	mov	r2, r3
 8006222:	f7fe ff76 	bl	8005112 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4618      	mov	r0, r3
 800622c:	f7ff f9b0 	bl	8005590 <LL_ADC_REG_IsConversionOngoing>
 8006230:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4618      	mov	r0, r3
 800623a:	f7ff f9bc 	bl	80055b6 <LL_ADC_INJ_IsConversionOngoing>
 800623e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006242:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006246:	2b00      	cmp	r3, #0
 8006248:	f040 8270 	bne.w	800672c <HAL_ADC_ConfigChannel+0x5d8>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800624c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006250:	2b00      	cmp	r3, #0
 8006252:	f040 826b 	bne.w	800672c <HAL_ADC_ConfigChannel+0x5d8>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6818      	ldr	r0, [r3, #0]
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	6819      	ldr	r1, [r3, #0]
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	461a      	mov	r2, r3
 8006264:	f7fe ffd1 	bl	800520a <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4a6c      	ldr	r2, [pc, #432]	@ (8006420 <HAL_ADC_ConfigChannel+0x2cc>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d10d      	bne.n	800628e <HAL_ADC_ConfigChannel+0x13a>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	695a      	ldr	r2, [r3, #20]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	68db      	ldr	r3, [r3, #12]
 800627c:	08db      	lsrs	r3, r3, #3
 800627e:	f003 0303 	and.w	r3, r3, #3
 8006282:	005b      	lsls	r3, r3, #1
 8006284:	fa02 f303 	lsl.w	r3, r2, r3
 8006288:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800628c:	e032      	b.n	80062f4 <HAL_ADC_ConfigChannel+0x1a0>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800628e:	4b65      	ldr	r3, [pc, #404]	@ (8006424 <HAL_ADC_ConfigChannel+0x2d0>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006296:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800629a:	d10b      	bne.n	80062b4 <HAL_ADC_ConfigChannel+0x160>
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	695a      	ldr	r2, [r3, #20]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	089b      	lsrs	r3, r3, #2
 80062a8:	f003 0307 	and.w	r3, r3, #7
 80062ac:	005b      	lsls	r3, r3, #1
 80062ae:	fa02 f303 	lsl.w	r3, r2, r3
 80062b2:	e01d      	b.n	80062f0 <HAL_ADC_ConfigChannel+0x19c>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	68db      	ldr	r3, [r3, #12]
 80062ba:	f003 0310 	and.w	r3, r3, #16
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d10b      	bne.n	80062da <HAL_ADC_ConfigChannel+0x186>
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	695a      	ldr	r2, [r3, #20]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	68db      	ldr	r3, [r3, #12]
 80062cc:	089b      	lsrs	r3, r3, #2
 80062ce:	f003 0307 	and.w	r3, r3, #7
 80062d2:	005b      	lsls	r3, r3, #1
 80062d4:	fa02 f303 	lsl.w	r3, r2, r3
 80062d8:	e00a      	b.n	80062f0 <HAL_ADC_ConfigChannel+0x19c>
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	695a      	ldr	r2, [r3, #20]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	68db      	ldr	r3, [r3, #12]
 80062e4:	089b      	lsrs	r3, r3, #2
 80062e6:	f003 0304 	and.w	r3, r3, #4
 80062ea:	005b      	lsls	r3, r3, #1
 80062ec:	fa02 f303 	lsl.w	r3, r2, r3
 80062f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	691b      	ldr	r3, [r3, #16]
 80062f8:	2b04      	cmp	r3, #4
 80062fa:	d048      	beq.n	800638e <HAL_ADC_ConfigChannel+0x23a>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6818      	ldr	r0, [r3, #0]
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	6919      	ldr	r1, [r3, #16]
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	681a      	ldr	r2, [r3, #0]
 8006308:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800630c:	f7fe fdfc 	bl	8004f08 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4a42      	ldr	r2, [pc, #264]	@ (8006420 <HAL_ADC_ConfigChannel+0x2cc>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d119      	bne.n	800634e <HAL_ADC_ConfigChannel+0x1fa>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6818      	ldr	r0, [r3, #0]
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	6919      	ldr	r1, [r3, #16]
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	69db      	ldr	r3, [r3, #28]
 8006326:	461a      	mov	r2, r3
 8006328:	f7fe fe94 	bl	8005054 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6818      	ldr	r0, [r3, #0]
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	6919      	ldr	r1, [r3, #16]
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	f893 3020 	ldrb.w	r3, [r3, #32]
 800633a:	2b01      	cmp	r3, #1
 800633c:	d102      	bne.n	8006344 <HAL_ADC_ConfigChannel+0x1f0>
 800633e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006342:	e000      	b.n	8006346 <HAL_ADC_ConfigChannel+0x1f2>
 8006344:	2300      	movs	r3, #0
 8006346:	461a      	mov	r2, r3
 8006348:	f7fe fe62 	bl	8005010 <LL_ADC_SetOffsetSaturation>
 800634c:	e1ee      	b.n	800672c <HAL_ADC_ConfigChannel+0x5d8>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6818      	ldr	r0, [r3, #0]
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	6919      	ldr	r1, [r3, #16]
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800635c:	2b01      	cmp	r3, #1
 800635e:	d102      	bne.n	8006366 <HAL_ADC_ConfigChannel+0x212>
 8006360:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006364:	e000      	b.n	8006368 <HAL_ADC_ConfigChannel+0x214>
 8006366:	2300      	movs	r3, #0
 8006368:	461a      	mov	r2, r3
 800636a:	f7fe fe2f 	bl	8004fcc <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6818      	ldr	r0, [r3, #0]
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	6919      	ldr	r1, [r3, #16]
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	7e1b      	ldrb	r3, [r3, #24]
 800637a:	2b01      	cmp	r3, #1
 800637c:	d102      	bne.n	8006384 <HAL_ADC_ConfigChannel+0x230>
 800637e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006382:	e000      	b.n	8006386 <HAL_ADC_ConfigChannel+0x232>
 8006384:	2300      	movs	r3, #0
 8006386:	461a      	mov	r2, r3
 8006388:	f7fe fe06 	bl	8004f98 <LL_ADC_SetDataRightShift>
 800638c:	e1ce      	b.n	800672c <HAL_ADC_ConfigChannel+0x5d8>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4a23      	ldr	r2, [pc, #140]	@ (8006420 <HAL_ADC_ConfigChannel+0x2cc>)
 8006394:	4293      	cmp	r3, r2
 8006396:	f040 8181 	bne.w	800669c <HAL_ADC_ConfigChannel+0x548>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	2100      	movs	r1, #0
 80063a0:	4618      	mov	r0, r3
 80063a2:	f7fe fde3 	bl	8004f6c <LL_ADC_GetOffsetChannel>
 80063a6:	4603      	mov	r3, r0
 80063a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d10a      	bne.n	80063c6 <HAL_ADC_ConfigChannel+0x272>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	2100      	movs	r1, #0
 80063b6:	4618      	mov	r0, r3
 80063b8:	f7fe fdd8 	bl	8004f6c <LL_ADC_GetOffsetChannel>
 80063bc:	4603      	mov	r3, r0
 80063be:	0e9b      	lsrs	r3, r3, #26
 80063c0:	f003 021f 	and.w	r2, r3, #31
 80063c4:	e01e      	b.n	8006404 <HAL_ADC_ConfigChannel+0x2b0>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	2100      	movs	r1, #0
 80063cc:	4618      	mov	r0, r3
 80063ce:	f7fe fdcd 	bl	8004f6c <LL_ADC_GetOffsetChannel>
 80063d2:	4603      	mov	r3, r0
 80063d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063d8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80063dc:	fa93 f3a3 	rbit	r3, r3
 80063e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 80063e4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80063e8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 80063ec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d101      	bne.n	80063f8 <HAL_ADC_ConfigChannel+0x2a4>
    return 32U;
 80063f4:	2320      	movs	r3, #32
 80063f6:	e004      	b.n	8006402 <HAL_ADC_ConfigChannel+0x2ae>
  return __builtin_clz(value);
 80063f8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80063fc:	fab3 f383 	clz	r3, r3
 8006400:	b2db      	uxtb	r3, r3
 8006402:	461a      	mov	r2, r3
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800640c:	2b00      	cmp	r3, #0
 800640e:	d10b      	bne.n	8006428 <HAL_ADC_ConfigChannel+0x2d4>
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	0e9b      	lsrs	r3, r3, #26
 8006416:	f003 031f 	and.w	r3, r3, #31
 800641a:	e01e      	b.n	800645a <HAL_ADC_ConfigChannel+0x306>
 800641c:	47ff0000 	.word	0x47ff0000
 8006420:	58026000 	.word	0x58026000
 8006424:	5c001000 	.word	0x5c001000
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006430:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006434:	fa93 f3a3 	rbit	r3, r3
 8006438:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800643c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006440:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8006444:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006448:	2b00      	cmp	r3, #0
 800644a:	d101      	bne.n	8006450 <HAL_ADC_ConfigChannel+0x2fc>
    return 32U;
 800644c:	2320      	movs	r3, #32
 800644e:	e004      	b.n	800645a <HAL_ADC_ConfigChannel+0x306>
  return __builtin_clz(value);
 8006450:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006454:	fab3 f383 	clz	r3, r3
 8006458:	b2db      	uxtb	r3, r3
 800645a:	429a      	cmp	r2, r3
 800645c:	d106      	bne.n	800646c <HAL_ADC_ConfigChannel+0x318>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	2200      	movs	r2, #0
 8006464:	2100      	movs	r1, #0
 8006466:	4618      	mov	r0, r3
 8006468:	f7fe fe16 	bl	8005098 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	2101      	movs	r1, #1
 8006472:	4618      	mov	r0, r3
 8006474:	f7fe fd7a 	bl	8004f6c <LL_ADC_GetOffsetChannel>
 8006478:	4603      	mov	r3, r0
 800647a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800647e:	2b00      	cmp	r3, #0
 8006480:	d10a      	bne.n	8006498 <HAL_ADC_ConfigChannel+0x344>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	2101      	movs	r1, #1
 8006488:	4618      	mov	r0, r3
 800648a:	f7fe fd6f 	bl	8004f6c <LL_ADC_GetOffsetChannel>
 800648e:	4603      	mov	r3, r0
 8006490:	0e9b      	lsrs	r3, r3, #26
 8006492:	f003 021f 	and.w	r2, r3, #31
 8006496:	e01e      	b.n	80064d6 <HAL_ADC_ConfigChannel+0x382>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	2101      	movs	r1, #1
 800649e:	4618      	mov	r0, r3
 80064a0:	f7fe fd64 	bl	8004f6c <LL_ADC_GetOffsetChannel>
 80064a4:	4603      	mov	r3, r0
 80064a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80064ae:	fa93 f3a3 	rbit	r3, r3
 80064b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80064b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80064ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80064be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d101      	bne.n	80064ca <HAL_ADC_ConfigChannel+0x376>
    return 32U;
 80064c6:	2320      	movs	r3, #32
 80064c8:	e004      	b.n	80064d4 <HAL_ADC_ConfigChannel+0x380>
  return __builtin_clz(value);
 80064ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80064ce:	fab3 f383 	clz	r3, r3
 80064d2:	b2db      	uxtb	r3, r3
 80064d4:	461a      	mov	r2, r3
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d105      	bne.n	80064ee <HAL_ADC_ConfigChannel+0x39a>
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	0e9b      	lsrs	r3, r3, #26
 80064e8:	f003 031f 	and.w	r3, r3, #31
 80064ec:	e018      	b.n	8006520 <HAL_ADC_ConfigChannel+0x3cc>
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80064fa:	fa93 f3a3 	rbit	r3, r3
 80064fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8006502:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006506:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800650a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800650e:	2b00      	cmp	r3, #0
 8006510:	d101      	bne.n	8006516 <HAL_ADC_ConfigChannel+0x3c2>
    return 32U;
 8006512:	2320      	movs	r3, #32
 8006514:	e004      	b.n	8006520 <HAL_ADC_ConfigChannel+0x3cc>
  return __builtin_clz(value);
 8006516:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800651a:	fab3 f383 	clz	r3, r3
 800651e:	b2db      	uxtb	r3, r3
 8006520:	429a      	cmp	r2, r3
 8006522:	d106      	bne.n	8006532 <HAL_ADC_ConfigChannel+0x3de>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	2200      	movs	r2, #0
 800652a:	2101      	movs	r1, #1
 800652c:	4618      	mov	r0, r3
 800652e:	f7fe fdb3 	bl	8005098 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	2102      	movs	r1, #2
 8006538:	4618      	mov	r0, r3
 800653a:	f7fe fd17 	bl	8004f6c <LL_ADC_GetOffsetChannel>
 800653e:	4603      	mov	r3, r0
 8006540:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006544:	2b00      	cmp	r3, #0
 8006546:	d10a      	bne.n	800655e <HAL_ADC_ConfigChannel+0x40a>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	2102      	movs	r1, #2
 800654e:	4618      	mov	r0, r3
 8006550:	f7fe fd0c 	bl	8004f6c <LL_ADC_GetOffsetChannel>
 8006554:	4603      	mov	r3, r0
 8006556:	0e9b      	lsrs	r3, r3, #26
 8006558:	f003 021f 	and.w	r2, r3, #31
 800655c:	e01e      	b.n	800659c <HAL_ADC_ConfigChannel+0x448>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	2102      	movs	r1, #2
 8006564:	4618      	mov	r0, r3
 8006566:	f7fe fd01 	bl	8004f6c <LL_ADC_GetOffsetChannel>
 800656a:	4603      	mov	r3, r0
 800656c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006570:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006574:	fa93 f3a3 	rbit	r3, r3
 8006578:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800657c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006580:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8006584:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006588:	2b00      	cmp	r3, #0
 800658a:	d101      	bne.n	8006590 <HAL_ADC_ConfigChannel+0x43c>
    return 32U;
 800658c:	2320      	movs	r3, #32
 800658e:	e004      	b.n	800659a <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 8006590:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006594:	fab3 f383 	clz	r3, r3
 8006598:	b2db      	uxtb	r3, r3
 800659a:	461a      	mov	r2, r3
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d105      	bne.n	80065b4 <HAL_ADC_ConfigChannel+0x460>
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	0e9b      	lsrs	r3, r3, #26
 80065ae:	f003 031f 	and.w	r3, r3, #31
 80065b2:	e014      	b.n	80065de <HAL_ADC_ConfigChannel+0x48a>
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065ba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80065bc:	fa93 f3a3 	rbit	r3, r3
 80065c0:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80065c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80065c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80065c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d101      	bne.n	80065d4 <HAL_ADC_ConfigChannel+0x480>
    return 32U;
 80065d0:	2320      	movs	r3, #32
 80065d2:	e004      	b.n	80065de <HAL_ADC_ConfigChannel+0x48a>
  return __builtin_clz(value);
 80065d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80065d8:	fab3 f383 	clz	r3, r3
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	429a      	cmp	r2, r3
 80065e0:	d106      	bne.n	80065f0 <HAL_ADC_ConfigChannel+0x49c>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	2200      	movs	r2, #0
 80065e8:	2102      	movs	r1, #2
 80065ea:	4618      	mov	r0, r3
 80065ec:	f7fe fd54 	bl	8005098 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	2103      	movs	r1, #3
 80065f6:	4618      	mov	r0, r3
 80065f8:	f7fe fcb8 	bl	8004f6c <LL_ADC_GetOffsetChannel>
 80065fc:	4603      	mov	r3, r0
 80065fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006602:	2b00      	cmp	r3, #0
 8006604:	d10a      	bne.n	800661c <HAL_ADC_ConfigChannel+0x4c8>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	2103      	movs	r1, #3
 800660c:	4618      	mov	r0, r3
 800660e:	f7fe fcad 	bl	8004f6c <LL_ADC_GetOffsetChannel>
 8006612:	4603      	mov	r3, r0
 8006614:	0e9b      	lsrs	r3, r3, #26
 8006616:	f003 021f 	and.w	r2, r3, #31
 800661a:	e017      	b.n	800664c <HAL_ADC_ConfigChannel+0x4f8>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	2103      	movs	r1, #3
 8006622:	4618      	mov	r0, r3
 8006624:	f7fe fca2 	bl	8004f6c <LL_ADC_GetOffsetChannel>
 8006628:	4603      	mov	r3, r0
 800662a:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800662c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800662e:	fa93 f3a3 	rbit	r3, r3
 8006632:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8006634:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006636:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8006638:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800663a:	2b00      	cmp	r3, #0
 800663c:	d101      	bne.n	8006642 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800663e:	2320      	movs	r3, #32
 8006640:	e003      	b.n	800664a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8006642:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006644:	fab3 f383 	clz	r3, r3
 8006648:	b2db      	uxtb	r3, r3
 800664a:	461a      	mov	r2, r3
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006654:	2b00      	cmp	r3, #0
 8006656:	d105      	bne.n	8006664 <HAL_ADC_ConfigChannel+0x510>
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	0e9b      	lsrs	r3, r3, #26
 800665e:	f003 031f 	and.w	r3, r3, #31
 8006662:	e011      	b.n	8006688 <HAL_ADC_ConfigChannel+0x534>
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800666a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800666c:	fa93 f3a3 	rbit	r3, r3
 8006670:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8006672:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006674:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8006676:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006678:	2b00      	cmp	r3, #0
 800667a:	d101      	bne.n	8006680 <HAL_ADC_ConfigChannel+0x52c>
    return 32U;
 800667c:	2320      	movs	r3, #32
 800667e:	e003      	b.n	8006688 <HAL_ADC_ConfigChannel+0x534>
  return __builtin_clz(value);
 8006680:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006682:	fab3 f383 	clz	r3, r3
 8006686:	b2db      	uxtb	r3, r3
 8006688:	429a      	cmp	r2, r3
 800668a:	d14f      	bne.n	800672c <HAL_ADC_ConfigChannel+0x5d8>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	2200      	movs	r2, #0
 8006692:	2103      	movs	r1, #3
 8006694:	4618      	mov	r0, r3
 8006696:	f7fe fcff 	bl	8005098 <LL_ADC_SetOffsetState>
 800669a:	e047      	b.n	800672c <HAL_ADC_ConfigChannel+0x5d8>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066a2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	069b      	lsls	r3, r3, #26
 80066ac:	429a      	cmp	r2, r3
 80066ae:	d107      	bne.n	80066c0 <HAL_ADC_ConfigChannel+0x56c>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80066be:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80066c6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	069b      	lsls	r3, r3, #26
 80066d0:	429a      	cmp	r2, r3
 80066d2:	d107      	bne.n	80066e4 <HAL_ADC_ConfigChannel+0x590>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80066e2:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80066ea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	069b      	lsls	r3, r3, #26
 80066f4:	429a      	cmp	r2, r3
 80066f6:	d107      	bne.n	8006708 <HAL_ADC_ConfigChannel+0x5b4>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006706:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800670e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	069b      	lsls	r3, r3, #26
 8006718:	429a      	cmp	r2, r3
 800671a:	d107      	bne.n	800672c <HAL_ADC_ConfigChannel+0x5d8>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800672a:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4618      	mov	r0, r3
 8006732:	f7fe fef3 	bl	800551c <LL_ADC_IsEnabled>
 8006736:	4603      	mov	r3, r0
 8006738:	2b00      	cmp	r3, #0
 800673a:	f040 8219 	bne.w	8006b70 <HAL_ADC_ConfigChannel+0xa1c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6818      	ldr	r0, [r3, #0]
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	6819      	ldr	r1, [r3, #0]
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	68db      	ldr	r3, [r3, #12]
 800674a:	461a      	mov	r2, r3
 800674c:	f7fe fd88 	bl	8005260 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	68db      	ldr	r3, [r3, #12]
 8006754:	4aa1      	ldr	r2, [pc, #644]	@ (80069dc <HAL_ADC_ConfigChannel+0x888>)
 8006756:	4293      	cmp	r3, r2
 8006758:	f040 812e 	bne.w	80069b8 <HAL_ADC_ConfigChannel+0x864>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006768:	2b00      	cmp	r3, #0
 800676a:	d10b      	bne.n	8006784 <HAL_ADC_ConfigChannel+0x630>
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	0e9b      	lsrs	r3, r3, #26
 8006772:	3301      	adds	r3, #1
 8006774:	f003 031f 	and.w	r3, r3, #31
 8006778:	2b09      	cmp	r3, #9
 800677a:	bf94      	ite	ls
 800677c:	2301      	movls	r3, #1
 800677e:	2300      	movhi	r3, #0
 8006780:	b2db      	uxtb	r3, r3
 8006782:	e019      	b.n	80067b8 <HAL_ADC_ConfigChannel+0x664>
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800678a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800678c:	fa93 f3a3 	rbit	r3, r3
 8006790:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8006792:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006794:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8006796:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006798:	2b00      	cmp	r3, #0
 800679a:	d101      	bne.n	80067a0 <HAL_ADC_ConfigChannel+0x64c>
    return 32U;
 800679c:	2320      	movs	r3, #32
 800679e:	e003      	b.n	80067a8 <HAL_ADC_ConfigChannel+0x654>
  return __builtin_clz(value);
 80067a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80067a2:	fab3 f383 	clz	r3, r3
 80067a6:	b2db      	uxtb	r3, r3
 80067a8:	3301      	adds	r3, #1
 80067aa:	f003 031f 	and.w	r3, r3, #31
 80067ae:	2b09      	cmp	r3, #9
 80067b0:	bf94      	ite	ls
 80067b2:	2301      	movls	r3, #1
 80067b4:	2300      	movhi	r3, #0
 80067b6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d079      	beq.n	80068b0 <HAL_ADC_ConfigChannel+0x75c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d107      	bne.n	80067d8 <HAL_ADC_ConfigChannel+0x684>
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	0e9b      	lsrs	r3, r3, #26
 80067ce:	3301      	adds	r3, #1
 80067d0:	069b      	lsls	r3, r3, #26
 80067d2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80067d6:	e015      	b.n	8006804 <HAL_ADC_ConfigChannel+0x6b0>
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067e0:	fa93 f3a3 	rbit	r3, r3
 80067e4:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80067e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067e8:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80067ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d101      	bne.n	80067f4 <HAL_ADC_ConfigChannel+0x6a0>
    return 32U;
 80067f0:	2320      	movs	r3, #32
 80067f2:	e003      	b.n	80067fc <HAL_ADC_ConfigChannel+0x6a8>
  return __builtin_clz(value);
 80067f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067f6:	fab3 f383 	clz	r3, r3
 80067fa:	b2db      	uxtb	r3, r3
 80067fc:	3301      	adds	r3, #1
 80067fe:	069b      	lsls	r3, r3, #26
 8006800:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800680c:	2b00      	cmp	r3, #0
 800680e:	d109      	bne.n	8006824 <HAL_ADC_ConfigChannel+0x6d0>
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	0e9b      	lsrs	r3, r3, #26
 8006816:	3301      	adds	r3, #1
 8006818:	f003 031f 	and.w	r3, r3, #31
 800681c:	2101      	movs	r1, #1
 800681e:	fa01 f303 	lsl.w	r3, r1, r3
 8006822:	e017      	b.n	8006854 <HAL_ADC_ConfigChannel+0x700>
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800682a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800682c:	fa93 f3a3 	rbit	r3, r3
 8006830:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8006832:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006834:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8006836:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006838:	2b00      	cmp	r3, #0
 800683a:	d101      	bne.n	8006840 <HAL_ADC_ConfigChannel+0x6ec>
    return 32U;
 800683c:	2320      	movs	r3, #32
 800683e:	e003      	b.n	8006848 <HAL_ADC_ConfigChannel+0x6f4>
  return __builtin_clz(value);
 8006840:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006842:	fab3 f383 	clz	r3, r3
 8006846:	b2db      	uxtb	r3, r3
 8006848:	3301      	adds	r3, #1
 800684a:	f003 031f 	and.w	r3, r3, #31
 800684e:	2101      	movs	r1, #1
 8006850:	fa01 f303 	lsl.w	r3, r1, r3
 8006854:	ea42 0103 	orr.w	r1, r2, r3
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006860:	2b00      	cmp	r3, #0
 8006862:	d10a      	bne.n	800687a <HAL_ADC_ConfigChannel+0x726>
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	0e9b      	lsrs	r3, r3, #26
 800686a:	3301      	adds	r3, #1
 800686c:	f003 021f 	and.w	r2, r3, #31
 8006870:	4613      	mov	r3, r2
 8006872:	005b      	lsls	r3, r3, #1
 8006874:	4413      	add	r3, r2
 8006876:	051b      	lsls	r3, r3, #20
 8006878:	e018      	b.n	80068ac <HAL_ADC_ConfigChannel+0x758>
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006880:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006882:	fa93 f3a3 	rbit	r3, r3
 8006886:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8006888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800688a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800688c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800688e:	2b00      	cmp	r3, #0
 8006890:	d101      	bne.n	8006896 <HAL_ADC_ConfigChannel+0x742>
    return 32U;
 8006892:	2320      	movs	r3, #32
 8006894:	e003      	b.n	800689e <HAL_ADC_ConfigChannel+0x74a>
  return __builtin_clz(value);
 8006896:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006898:	fab3 f383 	clz	r3, r3
 800689c:	b2db      	uxtb	r3, r3
 800689e:	3301      	adds	r3, #1
 80068a0:	f003 021f 	and.w	r2, r3, #31
 80068a4:	4613      	mov	r3, r2
 80068a6:	005b      	lsls	r3, r3, #1
 80068a8:	4413      	add	r3, r2
 80068aa:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80068ac:	430b      	orrs	r3, r1
 80068ae:	e07e      	b.n	80069ae <HAL_ADC_ConfigChannel+0x85a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d107      	bne.n	80068cc <HAL_ADC_ConfigChannel+0x778>
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	0e9b      	lsrs	r3, r3, #26
 80068c2:	3301      	adds	r3, #1
 80068c4:	069b      	lsls	r3, r3, #26
 80068c6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80068ca:	e015      	b.n	80068f8 <HAL_ADC_ConfigChannel+0x7a4>
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068d4:	fa93 f3a3 	rbit	r3, r3
 80068d8:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80068da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80068de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d101      	bne.n	80068e8 <HAL_ADC_ConfigChannel+0x794>
    return 32U;
 80068e4:	2320      	movs	r3, #32
 80068e6:	e003      	b.n	80068f0 <HAL_ADC_ConfigChannel+0x79c>
  return __builtin_clz(value);
 80068e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068ea:	fab3 f383 	clz	r3, r3
 80068ee:	b2db      	uxtb	r3, r3
 80068f0:	3301      	adds	r3, #1
 80068f2:	069b      	lsls	r3, r3, #26
 80068f4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006900:	2b00      	cmp	r3, #0
 8006902:	d109      	bne.n	8006918 <HAL_ADC_ConfigChannel+0x7c4>
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	0e9b      	lsrs	r3, r3, #26
 800690a:	3301      	adds	r3, #1
 800690c:	f003 031f 	and.w	r3, r3, #31
 8006910:	2101      	movs	r1, #1
 8006912:	fa01 f303 	lsl.w	r3, r1, r3
 8006916:	e017      	b.n	8006948 <HAL_ADC_ConfigChannel+0x7f4>
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800691e:	69fb      	ldr	r3, [r7, #28]
 8006920:	fa93 f3a3 	rbit	r3, r3
 8006924:	61bb      	str	r3, [r7, #24]
  return result;
 8006926:	69bb      	ldr	r3, [r7, #24]
 8006928:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800692a:	6a3b      	ldr	r3, [r7, #32]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d101      	bne.n	8006934 <HAL_ADC_ConfigChannel+0x7e0>
    return 32U;
 8006930:	2320      	movs	r3, #32
 8006932:	e003      	b.n	800693c <HAL_ADC_ConfigChannel+0x7e8>
  return __builtin_clz(value);
 8006934:	6a3b      	ldr	r3, [r7, #32]
 8006936:	fab3 f383 	clz	r3, r3
 800693a:	b2db      	uxtb	r3, r3
 800693c:	3301      	adds	r3, #1
 800693e:	f003 031f 	and.w	r3, r3, #31
 8006942:	2101      	movs	r1, #1
 8006944:	fa01 f303 	lsl.w	r3, r1, r3
 8006948:	ea42 0103 	orr.w	r1, r2, r3
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006954:	2b00      	cmp	r3, #0
 8006956:	d10d      	bne.n	8006974 <HAL_ADC_ConfigChannel+0x820>
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	0e9b      	lsrs	r3, r3, #26
 800695e:	3301      	adds	r3, #1
 8006960:	f003 021f 	and.w	r2, r3, #31
 8006964:	4613      	mov	r3, r2
 8006966:	005b      	lsls	r3, r3, #1
 8006968:	4413      	add	r3, r2
 800696a:	3b1e      	subs	r3, #30
 800696c:	051b      	lsls	r3, r3, #20
 800696e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006972:	e01b      	b.n	80069ac <HAL_ADC_ConfigChannel+0x858>
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	fa93 f3a3 	rbit	r3, r3
 8006980:	60fb      	str	r3, [r7, #12]
  return result;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8006986:	697b      	ldr	r3, [r7, #20]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d101      	bne.n	8006990 <HAL_ADC_ConfigChannel+0x83c>
    return 32U;
 800698c:	2320      	movs	r3, #32
 800698e:	e003      	b.n	8006998 <HAL_ADC_ConfigChannel+0x844>
  return __builtin_clz(value);
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	fab3 f383 	clz	r3, r3
 8006996:	b2db      	uxtb	r3, r3
 8006998:	3301      	adds	r3, #1
 800699a:	f003 021f 	and.w	r2, r3, #31
 800699e:	4613      	mov	r3, r2
 80069a0:	005b      	lsls	r3, r3, #1
 80069a2:	4413      	add	r3, r2
 80069a4:	3b1e      	subs	r3, #30
 80069a6:	051b      	lsls	r3, r3, #20
 80069a8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80069ac:	430b      	orrs	r3, r1
 80069ae:	683a      	ldr	r2, [r7, #0]
 80069b0:	6892      	ldr	r2, [r2, #8]
 80069b2:	4619      	mov	r1, r3
 80069b4:	f7fe fc29 	bl	800520a <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	f280 80d7 	bge.w	8006b70 <HAL_ADC_ConfigChannel+0xa1c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4a06      	ldr	r2, [pc, #24]	@ (80069e0 <HAL_ADC_ConfigChannel+0x88c>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d004      	beq.n	80069d6 <HAL_ADC_ConfigChannel+0x882>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4a04      	ldr	r2, [pc, #16]	@ (80069e4 <HAL_ADC_ConfigChannel+0x890>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d10a      	bne.n	80069ec <HAL_ADC_ConfigChannel+0x898>
 80069d6:	4b04      	ldr	r3, [pc, #16]	@ (80069e8 <HAL_ADC_ConfigChannel+0x894>)
 80069d8:	e009      	b.n	80069ee <HAL_ADC_ConfigChannel+0x89a>
 80069da:	bf00      	nop
 80069dc:	47ff0000 	.word	0x47ff0000
 80069e0:	40022000 	.word	0x40022000
 80069e4:	40022100 	.word	0x40022100
 80069e8:	40022300 	.word	0x40022300
 80069ec:	4b65      	ldr	r3, [pc, #404]	@ (8006b84 <HAL_ADC_ConfigChannel+0xa30>)
 80069ee:	4618      	mov	r0, r3
 80069f0:	f7fe fa7c 	bl	8004eec <LL_ADC_GetCommonPathInternalCh>
 80069f4:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a62      	ldr	r2, [pc, #392]	@ (8006b88 <HAL_ADC_ConfigChannel+0xa34>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d004      	beq.n	8006a0c <HAL_ADC_ConfigChannel+0x8b8>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4a61      	ldr	r2, [pc, #388]	@ (8006b8c <HAL_ADC_ConfigChannel+0xa38>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d10e      	bne.n	8006a2a <HAL_ADC_ConfigChannel+0x8d6>
 8006a0c:	485e      	ldr	r0, [pc, #376]	@ (8006b88 <HAL_ADC_ConfigChannel+0xa34>)
 8006a0e:	f7fe fd85 	bl	800551c <LL_ADC_IsEnabled>
 8006a12:	4604      	mov	r4, r0
 8006a14:	485d      	ldr	r0, [pc, #372]	@ (8006b8c <HAL_ADC_ConfigChannel+0xa38>)
 8006a16:	f7fe fd81 	bl	800551c <LL_ADC_IsEnabled>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	4323      	orrs	r3, r4
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	bf0c      	ite	eq
 8006a22:	2301      	moveq	r3, #1
 8006a24:	2300      	movne	r3, #0
 8006a26:	b2db      	uxtb	r3, r3
 8006a28:	e008      	b.n	8006a3c <HAL_ADC_ConfigChannel+0x8e8>
 8006a2a:	4859      	ldr	r0, [pc, #356]	@ (8006b90 <HAL_ADC_ConfigChannel+0xa3c>)
 8006a2c:	f7fe fd76 	bl	800551c <LL_ADC_IsEnabled>
 8006a30:	4603      	mov	r3, r0
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	bf0c      	ite	eq
 8006a36:	2301      	moveq	r3, #1
 8006a38:	2300      	movne	r3, #0
 8006a3a:	b2db      	uxtb	r3, r3
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	f000 8084 	beq.w	8006b4a <HAL_ADC_ConfigChannel+0x9f6>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a53      	ldr	r2, [pc, #332]	@ (8006b94 <HAL_ADC_ConfigChannel+0xa40>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d132      	bne.n	8006ab2 <HAL_ADC_ConfigChannel+0x95e>
 8006a4c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006a50:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d12c      	bne.n	8006ab2 <HAL_ADC_ConfigChannel+0x95e>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a4c      	ldr	r2, [pc, #304]	@ (8006b90 <HAL_ADC_ConfigChannel+0xa3c>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	f040 8086 	bne.w	8006b70 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a47      	ldr	r2, [pc, #284]	@ (8006b88 <HAL_ADC_ConfigChannel+0xa34>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d004      	beq.n	8006a78 <HAL_ADC_ConfigChannel+0x924>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4a46      	ldr	r2, [pc, #280]	@ (8006b8c <HAL_ADC_ConfigChannel+0xa38>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d101      	bne.n	8006a7c <HAL_ADC_ConfigChannel+0x928>
 8006a78:	4a47      	ldr	r2, [pc, #284]	@ (8006b98 <HAL_ADC_ConfigChannel+0xa44>)
 8006a7a:	e000      	b.n	8006a7e <HAL_ADC_ConfigChannel+0x92a>
 8006a7c:	4a41      	ldr	r2, [pc, #260]	@ (8006b84 <HAL_ADC_ConfigChannel+0xa30>)
 8006a7e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006a82:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006a86:	4619      	mov	r1, r3
 8006a88:	4610      	mov	r0, r2
 8006a8a:	f7fe fa1c 	bl	8004ec6 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006a8e:	4b43      	ldr	r3, [pc, #268]	@ (8006b9c <HAL_ADC_ConfigChannel+0xa48>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	099b      	lsrs	r3, r3, #6
 8006a94:	4a42      	ldr	r2, [pc, #264]	@ (8006ba0 <HAL_ADC_ConfigChannel+0xa4c>)
 8006a96:	fba2 2303 	umull	r2, r3, r2, r3
 8006a9a:	099b      	lsrs	r3, r3, #6
 8006a9c:	3301      	adds	r3, #1
 8006a9e:	005b      	lsls	r3, r3, #1
 8006aa0:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8006aa2:	e002      	b.n	8006aaa <HAL_ADC_ConfigChannel+0x956>
              {
                wait_loop_index--;
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	3b01      	subs	r3, #1
 8006aa8:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d1f9      	bne.n	8006aa4 <HAL_ADC_ConfigChannel+0x950>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006ab0:	e05e      	b.n	8006b70 <HAL_ADC_ConfigChannel+0xa1c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a3b      	ldr	r2, [pc, #236]	@ (8006ba4 <HAL_ADC_ConfigChannel+0xa50>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d120      	bne.n	8006afe <HAL_ADC_ConfigChannel+0x9aa>
 8006abc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006ac0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d11a      	bne.n	8006afe <HAL_ADC_ConfigChannel+0x9aa>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4a30      	ldr	r2, [pc, #192]	@ (8006b90 <HAL_ADC_ConfigChannel+0xa3c>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d14e      	bne.n	8006b70 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4a2c      	ldr	r2, [pc, #176]	@ (8006b88 <HAL_ADC_ConfigChannel+0xa34>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d004      	beq.n	8006ae6 <HAL_ADC_ConfigChannel+0x992>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4a2a      	ldr	r2, [pc, #168]	@ (8006b8c <HAL_ADC_ConfigChannel+0xa38>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d101      	bne.n	8006aea <HAL_ADC_ConfigChannel+0x996>
 8006ae6:	4a2c      	ldr	r2, [pc, #176]	@ (8006b98 <HAL_ADC_ConfigChannel+0xa44>)
 8006ae8:	e000      	b.n	8006aec <HAL_ADC_ConfigChannel+0x998>
 8006aea:	4a26      	ldr	r2, [pc, #152]	@ (8006b84 <HAL_ADC_ConfigChannel+0xa30>)
 8006aec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006af0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006af4:	4619      	mov	r1, r3
 8006af6:	4610      	mov	r0, r2
 8006af8:	f7fe f9e5 	bl	8004ec6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006afc:	e038      	b.n	8006b70 <HAL_ADC_ConfigChannel+0xa1c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a29      	ldr	r2, [pc, #164]	@ (8006ba8 <HAL_ADC_ConfigChannel+0xa54>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d133      	bne.n	8006b70 <HAL_ADC_ConfigChannel+0xa1c>
 8006b08:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006b0c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d12d      	bne.n	8006b70 <HAL_ADC_ConfigChannel+0xa1c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4a1d      	ldr	r2, [pc, #116]	@ (8006b90 <HAL_ADC_ConfigChannel+0xa3c>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d128      	bne.n	8006b70 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4a19      	ldr	r2, [pc, #100]	@ (8006b88 <HAL_ADC_ConfigChannel+0xa34>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d004      	beq.n	8006b32 <HAL_ADC_ConfigChannel+0x9de>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a17      	ldr	r2, [pc, #92]	@ (8006b8c <HAL_ADC_ConfigChannel+0xa38>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d101      	bne.n	8006b36 <HAL_ADC_ConfigChannel+0x9e2>
 8006b32:	4a19      	ldr	r2, [pc, #100]	@ (8006b98 <HAL_ADC_ConfigChannel+0xa44>)
 8006b34:	e000      	b.n	8006b38 <HAL_ADC_ConfigChannel+0x9e4>
 8006b36:	4a13      	ldr	r2, [pc, #76]	@ (8006b84 <HAL_ADC_ConfigChannel+0xa30>)
 8006b38:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006b3c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006b40:	4619      	mov	r1, r3
 8006b42:	4610      	mov	r0, r2
 8006b44:	f7fe f9bf 	bl	8004ec6 <LL_ADC_SetCommonPathInternalCh>
 8006b48:	e012      	b.n	8006b70 <HAL_ADC_ConfigChannel+0xa1c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b4e:	f043 0220 	orr.w	r2, r3, #32
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8006b5c:	e008      	b.n	8006b70 <HAL_ADC_ConfigChannel+0xa1c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b62:	f043 0220 	orr.w	r2, r3, #32
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2200      	movs	r2, #0
 8006b74:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8006b78:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
}
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	37e4      	adds	r7, #228	@ 0xe4
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bd90      	pop	{r4, r7, pc}
 8006b84:	58026300 	.word	0x58026300
 8006b88:	40022000 	.word	0x40022000
 8006b8c:	40022100 	.word	0x40022100
 8006b90:	58026000 	.word	0x58026000
 8006b94:	c7520000 	.word	0xc7520000
 8006b98:	40022300 	.word	0x40022300
 8006b9c:	24000038 	.word	0x24000038
 8006ba0:	053e2d63 	.word	0x053e2d63
 8006ba4:	c3210000 	.word	0xc3210000
 8006ba8:	cb840000 	.word	0xcb840000

08006bac <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param AnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, ADC_AnalogWDGConfTypeDef *AnalogWDGConfig)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b094      	sub	sp, #80	@ 0x50
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
 8006bb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_ANALOG_WATCHDOG_NUMBER(AnalogWDGConfig->WatchdogNumber));
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(AnalogWDGConfig->WatchdogMode));
  assert_param(IS_FUNCTIONAL_STATE(AnalogWDGConfig->ITMode));

  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006bc4:	d003      	beq.n	8006bce <HAL_ADC_AnalogWDGConfig+0x22>
      (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	685b      	ldr	r3, [r3, #4]
  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8006bca:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
    assert_param(IS_ADC_CHANNEL(AnalogWDGConfig->Channel));
  }

#if defined(ADC_VER_V5_V90)

  if (hadc->Instance == ADC3)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4a8c      	ldr	r2, [pc, #560]	@ (8006e04 <HAL_ADC_AnalogWDGConfig+0x258>)
 8006bd4:	4293      	cmp	r3, r2
      assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), AnalogWDGConfig->LowThreshold));
    }
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	d101      	bne.n	8006be4 <HAL_ADC_AnalogWDGConfig+0x38>
 8006be0:	2302      	movs	r3, #2
 8006be2:	e36b      	b.n	80072bc <HAL_ADC_AnalogWDGConfig+0x710>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2201      	movs	r2, #1
 8006be8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC groups regular and injected:                  */
  /*  - Analog watchdog channels                                              */
  /*  - Analog watchdog thresholds                                            */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	f7fe fccd 	bl	8005590 <LL_ADC_REG_IsConversionOngoing>
 8006bf6:	6438      	str	r0, [r7, #64]	@ 0x40
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	f7fe fcda 	bl	80055b6 <LL_ADC_INJ_IsConversionOngoing>
 8006c02:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006c04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	f040 8349 	bne.w	800729e <HAL_ADC_AnalogWDGConfig+0x6f2>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006c0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	f040 8345 	bne.w	800729e <HAL_ADC_AnalogWDGConfig+0x6f2>
     )
  {
    /* Analog watchdog configuration */
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	4a7b      	ldr	r2, [pc, #492]	@ (8006e08 <HAL_ADC_AnalogWDGConfig+0x25c>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	f040 8131 	bne.w	8006e82 <HAL_ADC_AnalogWDGConfig+0x2d6>
    {
      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels, on groups regular and-or injected.                      */
      switch (AnalogWDGConfig->WatchdogMode)
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 8006c28:	d034      	beq.n	8006c94 <HAL_ADC_AnalogWDGConfig+0xe8>
 8006c2a:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 8006c2e:	d856      	bhi.n	8006cde <HAL_ADC_AnalogWDGConfig+0x132>
 8006c30:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006c34:	d04b      	beq.n	8006cce <HAL_ADC_AnalogWDGConfig+0x122>
 8006c36:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006c3a:	d850      	bhi.n	8006cde <HAL_ADC_AnalogWDGConfig+0x132>
 8006c3c:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006c40:	d01b      	beq.n	8006c7a <HAL_ADC_AnalogWDGConfig+0xce>
 8006c42:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006c46:	d84a      	bhi.n	8006cde <HAL_ADC_AnalogWDGConfig+0x132>
 8006c48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c4c:	d037      	beq.n	8006cbe <HAL_ADC_AnalogWDGConfig+0x112>
 8006c4e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c52:	d844      	bhi.n	8006cde <HAL_ADC_AnalogWDGConfig+0x132>
 8006c54:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006c58:	d029      	beq.n	8006cae <HAL_ADC_AnalogWDGConfig+0x102>
 8006c5a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006c5e:	d13e      	bne.n	8006cde <HAL_ADC_AnalogWDGConfig+0x132>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel,
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6818      	ldr	r0, [r3, #0]
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8006c6c:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 8006c70:	461a      	mov	r2, r3
 8006c72:	4965      	ldr	r1, [pc, #404]	@ (8006e08 <HAL_ADC_AnalogWDGConfig+0x25c>)
 8006c74:	f7fe fb34 	bl	80052e0 <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_GROUP_REGULAR));
          break;
 8006c78:	e039      	b.n	8006cee <HAL_ADC_AnalogWDGConfig+0x142>

        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel,
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6818      	ldr	r0, [r3, #0]
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	689b      	ldr	r3, [r3, #8]
 8006c82:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8006c86:	f043 73a0 	orr.w	r3, r3, #20971520	@ 0x1400000
 8006c8a:	461a      	mov	r2, r3
 8006c8c:	495e      	ldr	r1, [pc, #376]	@ (8006e08 <HAL_ADC_AnalogWDGConfig+0x25c>)
 8006c8e:	f7fe fb27 	bl	80052e0 <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_GROUP_INJECTED));
          break;
 8006c92:	e02c      	b.n	8006cee <HAL_ADC_AnalogWDGConfig+0x142>

        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel,
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6818      	ldr	r0, [r3, #0]
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8006ca0:	f043 73e0 	orr.w	r3, r3, #29360128	@ 0x1c00000
 8006ca4:	461a      	mov	r2, r3
 8006ca6:	4958      	ldr	r1, [pc, #352]	@ (8006e08 <HAL_ADC_AnalogWDGConfig+0x25c>)
 8006ca8:	f7fe fb1a 	bl	80052e0 <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_GROUP_REGULAR_INJECTED));
          break;
 8006cac:	e01f      	b.n	8006cee <HAL_ADC_AnalogWDGConfig+0x142>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a56      	ldr	r2, [pc, #344]	@ (8006e0c <HAL_ADC_AnalogWDGConfig+0x260>)
 8006cb4:	4954      	ldr	r1, [pc, #336]	@ (8006e08 <HAL_ADC_AnalogWDGConfig+0x25c>)
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f7fe fb12 	bl	80052e0 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8006cbc:	e017      	b.n	8006cee <HAL_ADC_AnalogWDGConfig+0x142>

        case ADC_ANALOGWATCHDOG_ALL_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_INJ);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	4a53      	ldr	r2, [pc, #332]	@ (8006e10 <HAL_ADC_AnalogWDGConfig+0x264>)
 8006cc4:	4950      	ldr	r1, [pc, #320]	@ (8006e08 <HAL_ADC_AnalogWDGConfig+0x25c>)
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	f7fe fb0a 	bl	80052e0 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8006ccc:	e00f      	b.n	8006cee <HAL_ADC_AnalogWDGConfig+0x142>

        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a50      	ldr	r2, [pc, #320]	@ (8006e14 <HAL_ADC_AnalogWDGConfig+0x268>)
 8006cd4:	494c      	ldr	r1, [pc, #304]	@ (8006e08 <HAL_ADC_AnalogWDGConfig+0x25c>)
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	f7fe fb02 	bl	80052e0 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8006cdc:	e007      	b.n	8006cee <HAL_ADC_AnalogWDGConfig+0x142>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	4948      	ldr	r1, [pc, #288]	@ (8006e08 <HAL_ADC_AnalogWDGConfig+0x25c>)
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	f7fe fafa 	bl	80052e0 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8006cec:	bf00      	nop
      }

      /* Shift the offset in function of the selected ADC resolution:         */
      /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
      /* are set to 0                                                         */
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8006cee:	4b4a      	ldr	r3, [pc, #296]	@ (8006e18 <HAL_ADC_AnalogWDGConfig+0x26c>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006cf6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006cfa:	d10b      	bne.n	8006d14 <HAL_ADC_AnalogWDGConfig+0x168>
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	691a      	ldr	r2, [r3, #16]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	68db      	ldr	r3, [r3, #12]
 8006d06:	089b      	lsrs	r3, r3, #2
 8006d08:	f003 0307 	and.w	r3, r3, #7
 8006d0c:	005b      	lsls	r3, r3, #1
 8006d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d12:	e01d      	b.n	8006d50 <HAL_ADC_AnalogWDGConfig+0x1a4>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	68db      	ldr	r3, [r3, #12]
 8006d1a:	f003 0310 	and.w	r3, r3, #16
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d10b      	bne.n	8006d3a <HAL_ADC_AnalogWDGConfig+0x18e>
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	691a      	ldr	r2, [r3, #16]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	68db      	ldr	r3, [r3, #12]
 8006d2c:	089b      	lsrs	r3, r3, #2
 8006d2e:	f003 0307 	and.w	r3, r3, #7
 8006d32:	005b      	lsls	r3, r3, #1
 8006d34:	fa02 f303 	lsl.w	r3, r2, r3
 8006d38:	e00a      	b.n	8006d50 <HAL_ADC_AnalogWDGConfig+0x1a4>
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	691a      	ldr	r2, [r3, #16]
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	68db      	ldr	r3, [r3, #12]
 8006d44:	089b      	lsrs	r3, r3, #2
 8006d46:	f003 0304 	and.w	r3, r3, #4
 8006d4a:	005b      	lsls	r3, r3, #1
 8006d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d50:	64bb      	str	r3, [r7, #72]	@ 0x48
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8006d52:	4b31      	ldr	r3, [pc, #196]	@ (8006e18 <HAL_ADC_AnalogWDGConfig+0x26c>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006d5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d5e:	d10b      	bne.n	8006d78 <HAL_ADC_AnalogWDGConfig+0x1cc>
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	695a      	ldr	r2, [r3, #20]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	68db      	ldr	r3, [r3, #12]
 8006d6a:	089b      	lsrs	r3, r3, #2
 8006d6c:	f003 0307 	and.w	r3, r3, #7
 8006d70:	005b      	lsls	r3, r3, #1
 8006d72:	fa02 f303 	lsl.w	r3, r2, r3
 8006d76:	e01d      	b.n	8006db4 <HAL_ADC_AnalogWDGConfig+0x208>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	68db      	ldr	r3, [r3, #12]
 8006d7e:	f003 0310 	and.w	r3, r3, #16
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d10b      	bne.n	8006d9e <HAL_ADC_AnalogWDGConfig+0x1f2>
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	695a      	ldr	r2, [r3, #20]
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	089b      	lsrs	r3, r3, #2
 8006d92:	f003 0307 	and.w	r3, r3, #7
 8006d96:	005b      	lsls	r3, r3, #1
 8006d98:	fa02 f303 	lsl.w	r3, r2, r3
 8006d9c:	e00a      	b.n	8006db4 <HAL_ADC_AnalogWDGConfig+0x208>
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	695a      	ldr	r2, [r3, #20]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	68db      	ldr	r3, [r3, #12]
 8006da8:	089b      	lsrs	r3, r3, #2
 8006daa:	f003 0304 	and.w	r3, r3, #4
 8006dae:	005b      	lsls	r3, r3, #1
 8006db0:	fa02 f303 	lsl.w	r3, r2, r3
 8006db4:	647b      	str	r3, [r7, #68]	@ 0x44

      /* Set the high and low thresholds */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4a12      	ldr	r2, [pc, #72]	@ (8006e04 <HAL_ADC_AnalogWDGConfig+0x258>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d131      	bne.n	8006e24 <HAL_ADC_AnalogWDGConfig+0x278>
      {
        MODIFY_REG(hadc->Instance->LTR1_TR1,
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	6a1b      	ldr	r3, [r3, #32]
 8006dc6:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	699a      	ldr	r2, [r3, #24]
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	430a      	orrs	r2, r1
 8006dd4:	621a      	str	r2, [r3, #32]
                   ADC3_TR1_AWDFILT,
                   AnalogWDGConfig->FilteringConfig);
        MODIFY_REG(hadc->Instance->LTR1_TR1,  ADC3_TR1_LT1, tmpAWDLowThresholdShifted);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	6a1a      	ldr	r2, [r3, #32]
 8006ddc:	4b0f      	ldr	r3, [pc, #60]	@ (8006e1c <HAL_ADC_AnalogWDGConfig+0x270>)
 8006dde:	4013      	ands	r3, r2
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	6812      	ldr	r2, [r2, #0]
 8006de4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006de6:	430b      	orrs	r3, r1
 8006de8:	6213      	str	r3, [r2, #32]
        MODIFY_REG(hadc->Instance->LTR1_TR1,  ADC3_TR1_HT1, (tmpAWDHighThresholdShifted << ADC3_TR1_HT1_Pos));
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	6a1a      	ldr	r2, [r3, #32]
 8006df0:	4b0b      	ldr	r3, [pc, #44]	@ (8006e20 <HAL_ADC_AnalogWDGConfig+0x274>)
 8006df2:	4013      	ands	r3, r2
 8006df4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006df6:	0411      	lsls	r1, r2, #16
 8006df8:	687a      	ldr	r2, [r7, #4]
 8006dfa:	6812      	ldr	r2, [r2, #0]
 8006dfc:	430b      	orrs	r3, r1
 8006dfe:	6213      	str	r3, [r2, #32]
 8006e00:	e024      	b.n	8006e4c <HAL_ADC_AnalogWDGConfig+0x2a0>
 8006e02:	bf00      	nop
 8006e04:	58026000 	.word	0x58026000
 8006e08:	7dc00000 	.word	0x7dc00000
 8006e0c:	008fffff 	.word	0x008fffff
 8006e10:	010fffff 	.word	0x010fffff
 8006e14:	018fffff 	.word	0x018fffff
 8006e18:	5c001000 	.word	0x5c001000
 8006e1c:	fffff000 	.word	0xfffff000
 8006e20:	f000ffff 	.word	0xf000ffff
      }
      else
      {

        MODIFY_REG(hadc->Instance->LTR1_TR1,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	6a1b      	ldr	r3, [r3, #32]
 8006e2a:	f003 417c 	and.w	r1, r3, #4227858432	@ 0xfc000000
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e34:	430a      	orrs	r2, r1
 8006e36:	621a      	str	r2, [r3, #32]
        MODIFY_REG(hadc->Instance->HTR1_TR2,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e3e:	f003 417c 	and.w	r1, r3, #4227858432	@ 0xfc000000
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e48:	430a      	orrs	r2, r1
 8006e4a:	625a      	str	r2, [r3, #36]	@ 0x24
      MODIFY_REG(hadc->Instance->LTR1,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
      MODIFY_REG(hadc->Instance->HTR1,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
#endif

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e50:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f7fe fbbd 	bl	80055dc <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (AnalogWDGConfig->ITMode == ENABLE)
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	7b1b      	ldrb	r3, [r3, #12]
 8006e66:	2b01      	cmp	r3, #1
 8006e68:	d105      	bne.n	8006e76 <HAL_ADC_AnalogWDGConfig+0x2ca>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f7fe fbdd 	bl	800562e <LL_ADC_EnableIT_AWD1>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8006e74:	e21c      	b.n	80072b0 <HAL_ADC_AnalogWDGConfig+0x704>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	f7fe fc07 	bl	800568e <LL_ADC_DisableIT_AWD1>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8006e80:	e216      	b.n	80072b0 <HAL_ADC_AnalogWDGConfig+0x704>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (AnalogWDGConfig->WatchdogMode)
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	685b      	ldr	r3, [r3, #4]
 8006e86:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 8006e8a:	d01f      	beq.n	8006ecc <HAL_ADC_AnalogWDGConfig+0x320>
 8006e8c:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 8006e90:	f200 80f4 	bhi.w	800707c <HAL_ADC_AnalogWDGConfig+0x4d0>
 8006e94:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006e98:	d07d      	beq.n	8006f96 <HAL_ADC_AnalogWDGConfig+0x3ea>
 8006e9a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006e9e:	f200 80ed 	bhi.w	800707c <HAL_ADC_AnalogWDGConfig+0x4d0>
 8006ea2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006ea6:	d011      	beq.n	8006ecc <HAL_ADC_AnalogWDGConfig+0x320>
 8006ea8:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006eac:	f200 80e6 	bhi.w	800707c <HAL_ADC_AnalogWDGConfig+0x4d0>
 8006eb0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006eb4:	d06f      	beq.n	8006f96 <HAL_ADC_AnalogWDGConfig+0x3ea>
 8006eb6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006eba:	f200 80df 	bhi.w	800707c <HAL_ADC_AnalogWDGConfig+0x4d0>
 8006ebe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006ec2:	d068      	beq.n	8006f96 <HAL_ADC_AnalogWDGConfig+0x3ea>
 8006ec4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006ec8:	f040 80d8 	bne.w	800707c <HAL_ADC_AnalogWDGConfig+0x4d0>
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a9c      	ldr	r2, [pc, #624]	@ (8007144 <HAL_ADC_AnalogWDGConfig+0x598>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d12f      	bne.n	8006f36 <HAL_ADC_AnalogWDGConfig+0x38a>
          {
            SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d108      	bne.n	8006ef4 <HAL_ADC_AnalogWDGConfig+0x348>
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	689b      	ldr	r3, [r3, #8]
 8006ee6:	0e9b      	lsrs	r3, r3, #26
 8006ee8:	f003 031f 	and.w	r3, r3, #31
 8006eec:	2201      	movs	r2, #1
 8006eee:	fa02 f303 	lsl.w	r3, r2, r3
 8006ef2:	e016      	b.n	8006f22 <HAL_ADC_AnalogWDGConfig+0x376>
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	689b      	ldr	r3, [r3, #8]
 8006ef8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006efa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006efc:	fa93 f3a3 	rbit	r3, r3
 8006f00:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8006f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f04:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8006f06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d101      	bne.n	8006f10 <HAL_ADC_AnalogWDGConfig+0x364>
    return 32U;
 8006f0c:	2320      	movs	r3, #32
 8006f0e:	e003      	b.n	8006f18 <HAL_ADC_AnalogWDGConfig+0x36c>
  return __builtin_clz(value);
 8006f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f12:	fab3 f383 	clz	r3, r3
 8006f16:	b2db      	uxtb	r3, r3
 8006f18:	f003 031f 	and.w	r3, r3, #31
 8006f1c:	2201      	movs	r2, #1
 8006f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f22:	687a      	ldr	r2, [r7, #4]
 8006f24:	6812      	ldr	r2, [r2, #0]
 8006f26:	f8d2 10a0 	ldr.w	r1, [r2, #160]	@ 0xa0
 8006f2a:	687a      	ldr	r2, [r7, #4]
 8006f2c:	6812      	ldr	r2, [r2, #0]
 8006f2e:	430b      	orrs	r3, r1
 8006f30:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
          }
          else
          {
            SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
          }
          break;
 8006f34:	e0ab      	b.n	800708e <HAL_ADC_AnalogWDGConfig+0x4e2>
            SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	689b      	ldr	r3, [r3, #8]
 8006f3a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d108      	bne.n	8006f54 <HAL_ADC_AnalogWDGConfig+0x3a8>
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	689b      	ldr	r3, [r3, #8]
 8006f46:	0e9b      	lsrs	r3, r3, #26
 8006f48:	f003 031f 	and.w	r3, r3, #31
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f52:	e016      	b.n	8006f82 <HAL_ADC_AnalogWDGConfig+0x3d6>
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	689b      	ldr	r3, [r3, #8]
 8006f58:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f5c:	fa93 f3a3 	rbit	r3, r3
 8006f60:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8006f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8006f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d101      	bne.n	8006f70 <HAL_ADC_AnalogWDGConfig+0x3c4>
    return 32U;
 8006f6c:	2320      	movs	r3, #32
 8006f6e:	e003      	b.n	8006f78 <HAL_ADC_AnalogWDGConfig+0x3cc>
  return __builtin_clz(value);
 8006f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f72:	fab3 f383 	clz	r3, r3
 8006f76:	b2db      	uxtb	r3, r3
 8006f78:	f003 031f 	and.w	r3, r3, #31
 8006f7c:	2201      	movs	r2, #1
 8006f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f82:	687a      	ldr	r2, [r7, #4]
 8006f84:	6812      	ldr	r2, [r2, #0]
 8006f86:	f8d2 10a4 	ldr.w	r1, [r2, #164]	@ 0xa4
 8006f8a:	687a      	ldr	r2, [r7, #4]
 8006f8c:	6812      	ldr	r2, [r2, #0]
 8006f8e:	430b      	orrs	r3, r1
 8006f90:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
          break;
 8006f94:	e07b      	b.n	800708e <HAL_ADC_AnalogWDGConfig+0x4e2>
        case ADC_ANALOGWATCHDOG_ALL_REG:
        case ADC_ANALOGWATCHDOG_ALL_INJEC:
        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:

#if defined(ADC_VER_V5_V90)
          if (hadc->Instance == ADC3)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4a6b      	ldr	r2, [pc, #428]	@ (8007148 <HAL_ADC_AnalogWDGConfig+0x59c>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d108      	bne.n	8006fb2 <HAL_ADC_AnalogWDGConfig+0x406>
          {

            LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, AnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	6818      	ldr	r0, [r3, #0]
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a68      	ldr	r2, [pc, #416]	@ (800714c <HAL_ADC_AnalogWDGConfig+0x5a0>)
 8006faa:	4619      	mov	r1, r3
 8006fac:	f7fe f998 	bl	80052e0 <LL_ADC_SetAnalogWDMonitChannels>
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
            }
#if defined(ADC_VER_V5_V90)
          }
#endif  /*ADC_VER_V5_V90*/
          break;
 8006fb0:	e06d      	b.n	800708e <HAL_ADC_AnalogWDGConfig+0x4e2>
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a63      	ldr	r2, [pc, #396]	@ (8007144 <HAL_ADC_AnalogWDGConfig+0x598>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d12f      	bne.n	800701c <HAL_ADC_AnalogWDGConfig+0x470>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	689b      	ldr	r3, [r3, #8]
 8006fc0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d108      	bne.n	8006fda <HAL_ADC_AnalogWDGConfig+0x42e>
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	689b      	ldr	r3, [r3, #8]
 8006fcc:	0e9b      	lsrs	r3, r3, #26
 8006fce:	f003 031f 	and.w	r3, r3, #31
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8006fd8:	e016      	b.n	8007008 <HAL_ADC_AnalogWDGConfig+0x45c>
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	689b      	ldr	r3, [r3, #8]
 8006fde:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fe0:	69fb      	ldr	r3, [r7, #28]
 8006fe2:	fa93 f3a3 	rbit	r3, r3
 8006fe6:	61bb      	str	r3, [r7, #24]
  return result;
 8006fe8:	69bb      	ldr	r3, [r7, #24]
 8006fea:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8006fec:	6a3b      	ldr	r3, [r7, #32]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d101      	bne.n	8006ff6 <HAL_ADC_AnalogWDGConfig+0x44a>
    return 32U;
 8006ff2:	2320      	movs	r3, #32
 8006ff4:	e003      	b.n	8006ffe <HAL_ADC_AnalogWDGConfig+0x452>
  return __builtin_clz(value);
 8006ff6:	6a3b      	ldr	r3, [r7, #32]
 8006ff8:	fab3 f383 	clz	r3, r3
 8006ffc:	b2db      	uxtb	r3, r3
 8006ffe:	f003 031f 	and.w	r3, r3, #31
 8007002:	2201      	movs	r2, #1
 8007004:	fa02 f303 	lsl.w	r3, r2, r3
 8007008:	687a      	ldr	r2, [r7, #4]
 800700a:	6812      	ldr	r2, [r2, #0]
 800700c:	f8d2 10a0 	ldr.w	r1, [r2, #160]	@ 0xa0
 8007010:	687a      	ldr	r2, [r7, #4]
 8007012:	6812      	ldr	r2, [r2, #0]
 8007014:	430b      	orrs	r3, r1
 8007016:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
          break;
 800701a:	e038      	b.n	800708e <HAL_ADC_AnalogWDGConfig+0x4e2>
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	689b      	ldr	r3, [r3, #8]
 8007020:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007024:	2b00      	cmp	r3, #0
 8007026:	d108      	bne.n	800703a <HAL_ADC_AnalogWDGConfig+0x48e>
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	0e9b      	lsrs	r3, r3, #26
 800702e:	f003 031f 	and.w	r3, r3, #31
 8007032:	2201      	movs	r2, #1
 8007034:	fa02 f303 	lsl.w	r3, r2, r3
 8007038:	e016      	b.n	8007068 <HAL_ADC_AnalogWDGConfig+0x4bc>
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	689b      	ldr	r3, [r3, #8]
 800703e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007040:	693b      	ldr	r3, [r7, #16]
 8007042:	fa93 f3a3 	rbit	r3, r3
 8007046:	60fb      	str	r3, [r7, #12]
  return result;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d101      	bne.n	8007056 <HAL_ADC_AnalogWDGConfig+0x4aa>
    return 32U;
 8007052:	2320      	movs	r3, #32
 8007054:	e003      	b.n	800705e <HAL_ADC_AnalogWDGConfig+0x4b2>
  return __builtin_clz(value);
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	fab3 f383 	clz	r3, r3
 800705c:	b2db      	uxtb	r3, r3
 800705e:	f003 031f 	and.w	r3, r3, #31
 8007062:	2201      	movs	r2, #1
 8007064:	fa02 f303 	lsl.w	r3, r2, r3
 8007068:	687a      	ldr	r2, [r7, #4]
 800706a:	6812      	ldr	r2, [r2, #0]
 800706c:	f8d2 10a4 	ldr.w	r1, [r2, #164]	@ 0xa4
 8007070:	687a      	ldr	r2, [r7, #4]
 8007072:	6812      	ldr	r2, [r2, #0]
 8007074:	430b      	orrs	r3, r1
 8007076:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
          break;
 800707a:	e008      	b.n	800708e <HAL_ADC_AnalogWDGConfig+0x4e2>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, AnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6818      	ldr	r0, [r3, #0]
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	2200      	movs	r2, #0
 8007086:	4619      	mov	r1, r3
 8007088:	f7fe f92a 	bl	80052e0 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800708c:	bf00      	nop
      }

      /* Shift the thresholds in function of the selected ADC resolution      */
      /* have to be left-aligned on bit 15, the LSB (right bits) are set to 0 */
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	68db      	ldr	r3, [r3, #12]
 8007094:	f003 0310 	and.w	r3, r3, #16
 8007098:	2b00      	cmp	r3, #0
 800709a:	d10b      	bne.n	80070b4 <HAL_ADC_AnalogWDGConfig+0x508>
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	691a      	ldr	r2, [r3, #16]
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	68db      	ldr	r3, [r3, #12]
 80070a6:	089b      	lsrs	r3, r3, #2
 80070a8:	f003 0307 	and.w	r3, r3, #7
 80070ac:	005b      	lsls	r3, r3, #1
 80070ae:	fa02 f303 	lsl.w	r3, r2, r3
 80070b2:	e00a      	b.n	80070ca <HAL_ADC_AnalogWDGConfig+0x51e>
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	691a      	ldr	r2, [r3, #16]
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	68db      	ldr	r3, [r3, #12]
 80070be:	089b      	lsrs	r3, r3, #2
 80070c0:	f003 0304 	and.w	r3, r3, #4
 80070c4:	005b      	lsls	r3, r3, #1
 80070c6:	fa02 f303 	lsl.w	r3, r2, r3
 80070ca:	64bb      	str	r3, [r7, #72]	@ 0x48
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	68db      	ldr	r3, [r3, #12]
 80070d2:	f003 0310 	and.w	r3, r3, #16
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d10b      	bne.n	80070f2 <HAL_ADC_AnalogWDGConfig+0x546>
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	695a      	ldr	r2, [r3, #20]
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	68db      	ldr	r3, [r3, #12]
 80070e4:	089b      	lsrs	r3, r3, #2
 80070e6:	f003 0307 	and.w	r3, r3, #7
 80070ea:	005b      	lsls	r3, r3, #1
 80070ec:	fa02 f303 	lsl.w	r3, r2, r3
 80070f0:	e00a      	b.n	8007108 <HAL_ADC_AnalogWDGConfig+0x55c>
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	695a      	ldr	r2, [r3, #20]
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	68db      	ldr	r3, [r3, #12]
 80070fc:	089b      	lsrs	r3, r3, #2
 80070fe:	f003 0304 	and.w	r3, r3, #4
 8007102:	005b      	lsls	r3, r3, #1
 8007104:	fa02 f303 	lsl.w	r3, r2, r3
 8007108:	647b      	str	r3, [r7, #68]	@ 0x44

#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4a0e      	ldr	r2, [pc, #56]	@ (8007148 <HAL_ADC_AnalogWDGConfig+0x59c>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d153      	bne.n	80071bc <HAL_ADC_AnalogWDGConfig+0x610>
      {

        /* Analog watchdog thresholds configuration */
        if (AnalogWDGConfig->WatchdogNumber != ADC_ANALOGWATCHDOG_1)
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a0d      	ldr	r2, [pc, #52]	@ (8007150 <HAL_ADC_AnalogWDGConfig+0x5a4>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d045      	beq.n	80071aa <HAL_ADC_AnalogWDGConfig+0x5fe>
        {
          /* Shift the offset with respect to the selected ADC resolution:        */
          /* Thresholds have to be left-aligned on bit 7, the LSB (right bits)    */
          /* are set to 0.                                                        */
          tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	68db      	ldr	r3, [r3, #12]
 8007124:	f003 0310 	and.w	r3, r3, #16
 8007128:	2b00      	cmp	r3, #0
 800712a:	d113      	bne.n	8007154 <HAL_ADC_AnalogWDGConfig+0x5a8>
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	691a      	ldr	r2, [r3, #16]
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	68db      	ldr	r3, [r3, #12]
 8007136:	089b      	lsrs	r3, r3, #2
 8007138:	f003 0307 	and.w	r3, r3, #7
 800713c:	005b      	lsls	r3, r3, #1
 800713e:	fa02 f303 	lsl.w	r3, r2, r3
 8007142:	e012      	b.n	800716a <HAL_ADC_AnalogWDGConfig+0x5be>
 8007144:	001fffff 	.word	0x001fffff
 8007148:	58026000 	.word	0x58026000
 800714c:	018fffff 	.word	0x018fffff
 8007150:	7dc00000 	.word	0x7dc00000
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	691a      	ldr	r2, [r3, #16]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	68db      	ldr	r3, [r3, #12]
 800715e:	089b      	lsrs	r3, r3, #2
 8007160:	f003 0304 	and.w	r3, r3, #4
 8007164:	005b      	lsls	r3, r3, #1
 8007166:	fa02 f303 	lsl.w	r3, r2, r3
 800716a:	64bb      	str	r3, [r7, #72]	@ 0x48
          tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	68db      	ldr	r3, [r3, #12]
 8007172:	f003 0310 	and.w	r3, r3, #16
 8007176:	2b00      	cmp	r3, #0
 8007178:	d10b      	bne.n	8007192 <HAL_ADC_AnalogWDGConfig+0x5e6>
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	695a      	ldr	r2, [r3, #20]
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	68db      	ldr	r3, [r3, #12]
 8007184:	089b      	lsrs	r3, r3, #2
 8007186:	f003 0307 	and.w	r3, r3, #7
 800718a:	005b      	lsls	r3, r3, #1
 800718c:	fa02 f303 	lsl.w	r3, r2, r3
 8007190:	e00a      	b.n	80071a8 <HAL_ADC_AnalogWDGConfig+0x5fc>
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	695a      	ldr	r2, [r3, #20]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	68db      	ldr	r3, [r3, #12]
 800719c:	089b      	lsrs	r3, r3, #2
 800719e:	f003 0304 	and.w	r3, r3, #4
 80071a2:	005b      	lsls	r3, r3, #1
 80071a4:	fa02 f303 	lsl.w	r3, r2, r3
 80071a8:	647b      	str	r3, [r7, #68]	@ 0x44
        }

        /* Set ADC analog watchdog thresholds value of both thresholds high and low */
        LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, AnalogWDGConfig->WatchdogNumber, tmpAWDHighThresholdShifted, tmpAWDLowThresholdShifted);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6818      	ldr	r0, [r3, #0]
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	6819      	ldr	r1, [r3, #0]
 80071b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80071b6:	f7fe f8c1 	bl	800533c <LL_ADC_ConfigAnalogWDThresholds>
 80071ba:	e035      	b.n	8007228 <HAL_ADC_AnalogWDGConfig+0x67c>

      }
      else
      {

        if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4a40      	ldr	r2, [pc, #256]	@ (80072c4 <HAL_ADC_AnalogWDGConfig+0x718>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d118      	bne.n	80071f8 <HAL_ADC_AnalogWDGConfig+0x64c>
        {
          /* Set ADC analog watchdog thresholds value of both thresholds high and low */
          MODIFY_REG(hadc->Instance->LTR2_DIFSEL,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80071ce:	f003 417c 	and.w	r1, r3, #4227858432	@ 0xfc000000
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80071d8:	430a      	orrs	r2, r1
 80071da:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
          MODIFY_REG(hadc->Instance->HTR2_CALFACT,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80071e6:	f003 417c 	and.w	r1, r3, #4227858432	@ 0xfc000000
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80071f0:	430a      	orrs	r2, r1
 80071f2:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
 80071f6:	e017      	b.n	8007228 <HAL_ADC_AnalogWDGConfig+0x67c>
        }
        else
        {
          /* Set ADC analog watchdog thresholds value of both thresholds high and low */
          MODIFY_REG(hadc->Instance->LTR3_RES10,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007200:	f003 417c 	and.w	r1, r3, #4227858432	@ 0xfc000000
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800720a:	430a      	orrs	r2, r1
 800720c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
          MODIFY_REG(hadc->Instance->HTR3_RES11,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007218:	f003 417c 	and.w	r1, r3, #4227858432	@ 0xfc000000
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007222:	430a      	orrs	r2, r1
 8007224:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        MODIFY_REG(hadc->Instance->LTR3,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
        MODIFY_REG(hadc->Instance->HTR3,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
      }

#endif
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4a25      	ldr	r2, [pc, #148]	@ (80072c4 <HAL_ADC_AnalogWDGConfig+0x718>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d11a      	bne.n	8007268 <HAL_ADC_AnalogWDGConfig+0x6bc>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007236:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	4618      	mov	r0, r3
 8007244:	f7fe f9d7 	bl	80055f6 <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (AnalogWDGConfig->ITMode == ENABLE)
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	7b1b      	ldrb	r3, [r3, #12]
 800724c:	2b01      	cmp	r3, #1
 800724e:	d105      	bne.n	800725c <HAL_ADC_AnalogWDGConfig+0x6b0>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4618      	mov	r0, r3
 8007256:	f7fe f9fa 	bl	800564e <LL_ADC_EnableIT_AWD2>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800725a:	e029      	b.n	80072b0 <HAL_ADC_AnalogWDGConfig+0x704>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	4618      	mov	r0, r3
 8007262:	f7fe fa24 	bl	80056ae <LL_ADC_DisableIT_AWD2>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8007266:	e023      	b.n	80072b0 <HAL_ADC_AnalogWDGConfig+0x704>
      }
      /* (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800726c:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	4618      	mov	r0, r3
 800727a:	f7fe f9ca 	bl	8005612 <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (AnalogWDGConfig->ITMode == ENABLE)
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	7b1b      	ldrb	r3, [r3, #12]
 8007282:	2b01      	cmp	r3, #1
 8007284:	d105      	bne.n	8007292 <HAL_ADC_AnalogWDGConfig+0x6e6>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4618      	mov	r0, r3
 800728c:	f7fe f9ef 	bl	800566e <LL_ADC_EnableIT_AWD3>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8007290:	e00e      	b.n	80072b0 <HAL_ADC_AnalogWDGConfig+0x704>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	4618      	mov	r0, r3
 8007298:	f7fe fa19 	bl	80056ce <LL_ADC_DisableIT_AWD3>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800729c:	e008      	b.n	80072b0 <HAL_ADC_AnalogWDGConfig+0x704>
  /* If a conversion is on going on ADC group regular or injected, no update  */
  /* could be done on neither of the AWD configuration structure parameters.  */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072a2:	f043 0220 	orr.w	r2, r3, #32
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80072aa:	2301      	movs	r3, #1
 80072ac:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2200      	movs	r2, #0
 80072b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 80072b8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 80072bc:	4618      	mov	r0, r3
 80072be:	3750      	adds	r7, #80	@ 0x50
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd80      	pop	{r7, pc}
 80072c4:	001fffff 	.word	0x001fffff

080072c8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b084      	sub	sp, #16
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4618      	mov	r0, r3
 80072d6:	f7fe f921 	bl	800551c <LL_ADC_IsEnabled>
 80072da:	4603      	mov	r3, r0
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d16e      	bne.n	80073be <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	689a      	ldr	r2, [r3, #8]
 80072e6:	4b38      	ldr	r3, [pc, #224]	@ (80073c8 <ADC_Enable+0x100>)
 80072e8:	4013      	ands	r3, r2
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d00d      	beq.n	800730a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072f2:	f043 0210 	orr.w	r2, r3, #16
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80072fe:	f043 0201 	orr.w	r2, r3, #1
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 8007306:	2301      	movs	r3, #1
 8007308:	e05a      	b.n	80073c0 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	4618      	mov	r0, r3
 8007310:	f7fe f8dc 	bl	80054cc <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8007314:	f7fd fd6a 	bl	8004dec <HAL_GetTick>
 8007318:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a2b      	ldr	r2, [pc, #172]	@ (80073cc <ADC_Enable+0x104>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d004      	beq.n	800732e <ADC_Enable+0x66>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4a29      	ldr	r2, [pc, #164]	@ (80073d0 <ADC_Enable+0x108>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d101      	bne.n	8007332 <ADC_Enable+0x6a>
 800732e:	4b29      	ldr	r3, [pc, #164]	@ (80073d4 <ADC_Enable+0x10c>)
 8007330:	e000      	b.n	8007334 <ADC_Enable+0x6c>
 8007332:	4b29      	ldr	r3, [pc, #164]	@ (80073d8 <ADC_Enable+0x110>)
 8007334:	4618      	mov	r0, r3
 8007336:	f7fe f85f 	bl	80053f8 <LL_ADC_GetMultimode>
 800733a:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4a23      	ldr	r2, [pc, #140]	@ (80073d0 <ADC_Enable+0x108>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d002      	beq.n	800734c <ADC_Enable+0x84>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	e000      	b.n	800734e <ADC_Enable+0x86>
 800734c:	4b1f      	ldr	r3, [pc, #124]	@ (80073cc <ADC_Enable+0x104>)
 800734e:	687a      	ldr	r2, [r7, #4]
 8007350:	6812      	ldr	r2, [r2, #0]
 8007352:	4293      	cmp	r3, r2
 8007354:	d02c      	beq.n	80073b0 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d130      	bne.n	80073be <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800735c:	e028      	b.n	80073b0 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	4618      	mov	r0, r3
 8007364:	f7fe f8da 	bl	800551c <LL_ADC_IsEnabled>
 8007368:	4603      	mov	r3, r0
 800736a:	2b00      	cmp	r3, #0
 800736c:	d104      	bne.n	8007378 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4618      	mov	r0, r3
 8007374:	f7fe f8aa 	bl	80054cc <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007378:	f7fd fd38 	bl	8004dec <HAL_GetTick>
 800737c:	4602      	mov	r2, r0
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	1ad3      	subs	r3, r2, r3
 8007382:	2b02      	cmp	r3, #2
 8007384:	d914      	bls.n	80073b0 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f003 0301 	and.w	r3, r3, #1
 8007390:	2b01      	cmp	r3, #1
 8007392:	d00d      	beq.n	80073b0 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007398:	f043 0210 	orr.w	r2, r3, #16
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80073a4:	f043 0201 	orr.w	r2, r3, #1
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 80073ac:	2301      	movs	r3, #1
 80073ae:	e007      	b.n	80073c0 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f003 0301 	and.w	r3, r3, #1
 80073ba:	2b01      	cmp	r3, #1
 80073bc:	d1cf      	bne.n	800735e <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80073be:	2300      	movs	r3, #0
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3710      	adds	r7, #16
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}
 80073c8:	8000003f 	.word	0x8000003f
 80073cc:	40022000 	.word	0x40022000
 80073d0:	40022100 	.word	0x40022100
 80073d4:	40022300 	.word	0x40022300
 80073d8:	58026300 	.word	0x58026300

080073dc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b084      	sub	sp, #16
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	4618      	mov	r0, r3
 80073ea:	f7fe f8aa 	bl	8005542 <LL_ADC_IsDisableOngoing>
 80073ee:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4618      	mov	r0, r3
 80073f6:	f7fe f891 	bl	800551c <LL_ADC_IsEnabled>
 80073fa:	4603      	mov	r3, r0
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d047      	beq.n	8007490 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d144      	bne.n	8007490 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	f003 030d 	and.w	r3, r3, #13
 8007410:	2b01      	cmp	r3, #1
 8007412:	d10c      	bne.n	800742e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4618      	mov	r0, r3
 800741a:	f7fe f86b 	bl	80054f4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	2203      	movs	r2, #3
 8007424:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007426:	f7fd fce1 	bl	8004dec <HAL_GetTick>
 800742a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800742c:	e029      	b.n	8007482 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007432:	f043 0210 	orr.w	r2, r3, #16
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800743e:	f043 0201 	orr.w	r2, r3, #1
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 8007446:	2301      	movs	r3, #1
 8007448:	e023      	b.n	8007492 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800744a:	f7fd fccf 	bl	8004dec <HAL_GetTick>
 800744e:	4602      	mov	r2, r0
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	1ad3      	subs	r3, r2, r3
 8007454:	2b02      	cmp	r3, #2
 8007456:	d914      	bls.n	8007482 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	689b      	ldr	r3, [r3, #8]
 800745e:	f003 0301 	and.w	r3, r3, #1
 8007462:	2b00      	cmp	r3, #0
 8007464:	d00d      	beq.n	8007482 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800746a:	f043 0210 	orr.w	r2, r3, #16
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007476:	f043 0201 	orr.w	r2, r3, #1
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 800747e:	2301      	movs	r3, #1
 8007480:	e007      	b.n	8007492 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	689b      	ldr	r3, [r3, #8]
 8007488:	f003 0301 	and.w	r3, r3, #1
 800748c:	2b00      	cmp	r3, #0
 800748e:	d1dc      	bne.n	800744a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007490:	2300      	movs	r3, #0
}
 8007492:	4618      	mov	r0, r3
 8007494:	3710      	adds	r7, #16
 8007496:	46bd      	mov	sp, r7
 8007498:	bd80      	pop	{r7, pc}

0800749a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800749a:	b580      	push	{r7, lr}
 800749c:	b084      	sub	sp, #16
 800749e:	af00      	add	r7, sp, #0
 80074a0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074a6:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074ac:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d14b      	bne.n	800754c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074b8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f003 0308 	and.w	r3, r3, #8
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d021      	beq.n	8007512 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	4618      	mov	r0, r3
 80074d4:	f7fd fe0a 	bl	80050ec <LL_ADC_REG_IsTriggerSourceSWStart>
 80074d8:	4603      	mov	r3, r0
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d032      	beq.n	8007544 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	68db      	ldr	r3, [r3, #12]
 80074e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d12b      	bne.n	8007544 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	661a      	str	r2, [r3, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007500:	2b00      	cmp	r3, #0
 8007502:	d11f      	bne.n	8007544 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007508:	f043 0201 	orr.w	r2, r3, #1
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	661a      	str	r2, [r3, #96]	@ 0x60
 8007510:	e018      	b.n	8007544 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	68db      	ldr	r3, [r3, #12]
 8007518:	f003 0303 	and.w	r3, r3, #3
 800751c:	2b00      	cmp	r3, #0
 800751e:	d111      	bne.n	8007544 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007524:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	661a      	str	r2, [r3, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007530:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007534:	2b00      	cmp	r3, #0
 8007536:	d105      	bne.n	8007544 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800753c:	f043 0201 	orr.w	r2, r3, #1
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8007544:	68f8      	ldr	r0, [r7, #12]
 8007546:	f7fa fcf1 	bl	8001f2c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800754a:	e00e      	b.n	800756a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007550:	f003 0310 	and.w	r3, r3, #16
 8007554:	2b00      	cmp	r3, #0
 8007556:	d003      	beq.n	8007560 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8007558:	68f8      	ldr	r0, [r7, #12]
 800755a:	f7fa fcbb 	bl	8001ed4 <HAL_ADC_ErrorCallback>
}
 800755e:	e004      	b.n	800756a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007564:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	4798      	blx	r3
}
 800756a:	bf00      	nop
 800756c:	3710      	adds	r7, #16
 800756e:	46bd      	mov	sp, r7
 8007570:	bd80      	pop	{r7, pc}

08007572 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8007572:	b580      	push	{r7, lr}
 8007574:	b084      	sub	sp, #16
 8007576:	af00      	add	r7, sp, #0
 8007578:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800757e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8007580:	68f8      	ldr	r0, [r7, #12]
 8007582:	f7fe fdd3 	bl	800612c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007586:	bf00      	nop
 8007588:	3710      	adds	r7, #16
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}

0800758e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800758e:	b580      	push	{r7, lr}
 8007590:	b084      	sub	sp, #16
 8007592:	af00      	add	r7, sp, #0
 8007594:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800759a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075a0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075ac:	f043 0204 	orr.w	r2, r3, #4
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80075b4:	68f8      	ldr	r0, [r7, #12]
 80075b6:	f7fa fc8d 	bl	8001ed4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80075ba:	bf00      	nop
 80075bc:	3710      	adds	r7, #16
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd80      	pop	{r7, pc}
	...

080075c4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b084      	sub	sp, #16
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a6c      	ldr	r2, [pc, #432]	@ (8007784 <ADC_ConfigureBoostMode+0x1c0>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d004      	beq.n	80075e0 <ADC_ConfigureBoostMode+0x1c>
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	4a6b      	ldr	r2, [pc, #428]	@ (8007788 <ADC_ConfigureBoostMode+0x1c4>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d109      	bne.n	80075f4 <ADC_ConfigureBoostMode+0x30>
 80075e0:	4b6a      	ldr	r3, [pc, #424]	@ (800778c <ADC_ConfigureBoostMode+0x1c8>)
 80075e2:	689b      	ldr	r3, [r3, #8]
 80075e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	bf14      	ite	ne
 80075ec:	2301      	movne	r3, #1
 80075ee:	2300      	moveq	r3, #0
 80075f0:	b2db      	uxtb	r3, r3
 80075f2:	e008      	b.n	8007606 <ADC_ConfigureBoostMode+0x42>
 80075f4:	4b66      	ldr	r3, [pc, #408]	@ (8007790 <ADC_ConfigureBoostMode+0x1cc>)
 80075f6:	689b      	ldr	r3, [r3, #8]
 80075f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	bf14      	ite	ne
 8007600:	2301      	movne	r3, #1
 8007602:	2300      	moveq	r3, #0
 8007604:	b2db      	uxtb	r3, r3
 8007606:	2b00      	cmp	r3, #0
 8007608:	d01c      	beq.n	8007644 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800760a:	f004 fda9 	bl	800c160 <HAL_RCC_GetHCLKFreq>
 800760e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	685b      	ldr	r3, [r3, #4]
 8007614:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007618:	d010      	beq.n	800763c <ADC_ConfigureBoostMode+0x78>
 800761a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800761e:	d873      	bhi.n	8007708 <ADC_ConfigureBoostMode+0x144>
 8007620:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007624:	d002      	beq.n	800762c <ADC_ConfigureBoostMode+0x68>
 8007626:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800762a:	d16d      	bne.n	8007708 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	0c1b      	lsrs	r3, r3, #16
 8007632:	68fa      	ldr	r2, [r7, #12]
 8007634:	fbb2 f3f3 	udiv	r3, r2, r3
 8007638:	60fb      	str	r3, [r7, #12]
        break;
 800763a:	e068      	b.n	800770e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	089b      	lsrs	r3, r3, #2
 8007640:	60fb      	str	r3, [r7, #12]
        break;
 8007642:	e064      	b.n	800770e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8007644:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8007648:	f04f 0100 	mov.w	r1, #0
 800764c:	f005 ff84 	bl	800d558 <HAL_RCCEx_GetPeriphCLKFreq>
 8007650:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	685b      	ldr	r3, [r3, #4]
 8007656:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800765a:	d051      	beq.n	8007700 <ADC_ConfigureBoostMode+0x13c>
 800765c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8007660:	d854      	bhi.n	800770c <ADC_ConfigureBoostMode+0x148>
 8007662:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8007666:	d047      	beq.n	80076f8 <ADC_ConfigureBoostMode+0x134>
 8007668:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800766c:	d84e      	bhi.n	800770c <ADC_ConfigureBoostMode+0x148>
 800766e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8007672:	d03d      	beq.n	80076f0 <ADC_ConfigureBoostMode+0x12c>
 8007674:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8007678:	d848      	bhi.n	800770c <ADC_ConfigureBoostMode+0x148>
 800767a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800767e:	d033      	beq.n	80076e8 <ADC_ConfigureBoostMode+0x124>
 8007680:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007684:	d842      	bhi.n	800770c <ADC_ConfigureBoostMode+0x148>
 8007686:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800768a:	d029      	beq.n	80076e0 <ADC_ConfigureBoostMode+0x11c>
 800768c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8007690:	d83c      	bhi.n	800770c <ADC_ConfigureBoostMode+0x148>
 8007692:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007696:	d01a      	beq.n	80076ce <ADC_ConfigureBoostMode+0x10a>
 8007698:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800769c:	d836      	bhi.n	800770c <ADC_ConfigureBoostMode+0x148>
 800769e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80076a2:	d014      	beq.n	80076ce <ADC_ConfigureBoostMode+0x10a>
 80076a4:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80076a8:	d830      	bhi.n	800770c <ADC_ConfigureBoostMode+0x148>
 80076aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80076ae:	d00e      	beq.n	80076ce <ADC_ConfigureBoostMode+0x10a>
 80076b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80076b4:	d82a      	bhi.n	800770c <ADC_ConfigureBoostMode+0x148>
 80076b6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80076ba:	d008      	beq.n	80076ce <ADC_ConfigureBoostMode+0x10a>
 80076bc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80076c0:	d824      	bhi.n	800770c <ADC_ConfigureBoostMode+0x148>
 80076c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80076c6:	d002      	beq.n	80076ce <ADC_ConfigureBoostMode+0x10a>
 80076c8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80076cc:	d11e      	bne.n	800770c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	685b      	ldr	r3, [r3, #4]
 80076d2:	0c9b      	lsrs	r3, r3, #18
 80076d4:	005b      	lsls	r3, r3, #1
 80076d6:	68fa      	ldr	r2, [r7, #12]
 80076d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80076dc:	60fb      	str	r3, [r7, #12]
        break;
 80076de:	e016      	b.n	800770e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	091b      	lsrs	r3, r3, #4
 80076e4:	60fb      	str	r3, [r7, #12]
        break;
 80076e6:	e012      	b.n	800770e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	095b      	lsrs	r3, r3, #5
 80076ec:	60fb      	str	r3, [r7, #12]
        break;
 80076ee:	e00e      	b.n	800770e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	099b      	lsrs	r3, r3, #6
 80076f4:	60fb      	str	r3, [r7, #12]
        break;
 80076f6:	e00a      	b.n	800770e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	09db      	lsrs	r3, r3, #7
 80076fc:	60fb      	str	r3, [r7, #12]
        break;
 80076fe:	e006      	b.n	800770e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	0a1b      	lsrs	r3, r3, #8
 8007704:	60fb      	str	r3, [r7, #12]
        break;
 8007706:	e002      	b.n	800770e <ADC_ConfigureBoostMode+0x14a>
        break;
 8007708:	bf00      	nop
 800770a:	e000      	b.n	800770e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 800770c:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	085b      	lsrs	r3, r3, #1
 8007712:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	4a1f      	ldr	r2, [pc, #124]	@ (8007794 <ADC_ConfigureBoostMode+0x1d0>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d808      	bhi.n	800772e <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	689a      	ldr	r2, [r3, #8]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800772a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800772c:	e025      	b.n	800777a <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	4a19      	ldr	r2, [pc, #100]	@ (8007798 <ADC_ConfigureBoostMode+0x1d4>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d80a      	bhi.n	800774c <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	689b      	ldr	r3, [r3, #8]
 800773c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007748:	609a      	str	r2, [r3, #8]
}
 800774a:	e016      	b.n	800777a <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	4a13      	ldr	r2, [pc, #76]	@ (800779c <ADC_ConfigureBoostMode+0x1d8>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d80a      	bhi.n	800776a <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	689b      	ldr	r3, [r3, #8]
 800775a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007766:	609a      	str	r2, [r3, #8]
}
 8007768:	e007      	b.n	800777a <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	689a      	ldr	r2, [r3, #8]
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8007778:	609a      	str	r2, [r3, #8]
}
 800777a:	bf00      	nop
 800777c:	3710      	adds	r7, #16
 800777e:	46bd      	mov	sp, r7
 8007780:	bd80      	pop	{r7, pc}
 8007782:	bf00      	nop
 8007784:	40022000 	.word	0x40022000
 8007788:	40022100 	.word	0x40022100
 800778c:	40022300 	.word	0x40022300
 8007790:	58026300 	.word	0x58026300
 8007794:	005f5e10 	.word	0x005f5e10
 8007798:	00bebc20 	.word	0x00bebc20
 800779c:	017d7840 	.word	0x017d7840

080077a0 <LL_ADC_IsEnabled>:
{
 80077a0:	b480      	push	{r7}
 80077a2:	b083      	sub	sp, #12
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	689b      	ldr	r3, [r3, #8]
 80077ac:	f003 0301 	and.w	r3, r3, #1
 80077b0:	2b01      	cmp	r3, #1
 80077b2:	d101      	bne.n	80077b8 <LL_ADC_IsEnabled+0x18>
 80077b4:	2301      	movs	r3, #1
 80077b6:	e000      	b.n	80077ba <LL_ADC_IsEnabled+0x1a>
 80077b8:	2300      	movs	r3, #0
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	370c      	adds	r7, #12
 80077be:	46bd      	mov	sp, r7
 80077c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c4:	4770      	bx	lr
	...

080077c8 <LL_ADC_StartCalibration>:
{
 80077c8:	b480      	push	{r7}
 80077ca:	b085      	sub	sp, #20
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	60f8      	str	r0, [r7, #12]
 80077d0:	60b9      	str	r1, [r7, #8]
 80077d2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	689a      	ldr	r2, [r3, #8]
 80077d8:	4b09      	ldr	r3, [pc, #36]	@ (8007800 <LL_ADC_StartCalibration+0x38>)
 80077da:	4013      	ands	r3, r2
 80077dc:	68ba      	ldr	r2, [r7, #8]
 80077de:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 80077e2:	687a      	ldr	r2, [r7, #4]
 80077e4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80077e8:	430a      	orrs	r2, r1
 80077ea:	4313      	orrs	r3, r2
 80077ec:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	609a      	str	r2, [r3, #8]
}
 80077f4:	bf00      	nop
 80077f6:	3714      	adds	r7, #20
 80077f8:	46bd      	mov	sp, r7
 80077fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fe:	4770      	bx	lr
 8007800:	3ffeffc0 	.word	0x3ffeffc0

08007804 <LL_ADC_IsCalibrationOnGoing>:
{
 8007804:	b480      	push	{r7}
 8007806:	b083      	sub	sp, #12
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	689b      	ldr	r3, [r3, #8]
 8007810:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007814:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007818:	d101      	bne.n	800781e <LL_ADC_IsCalibrationOnGoing+0x1a>
 800781a:	2301      	movs	r3, #1
 800781c:	e000      	b.n	8007820 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800781e:	2300      	movs	r3, #0
}
 8007820:	4618      	mov	r0, r3
 8007822:	370c      	adds	r7, #12
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr

0800782c <LL_ADC_REG_StartConversion>:
{
 800782c:	b480      	push	{r7}
 800782e:	b083      	sub	sp, #12
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	689a      	ldr	r2, [r3, #8]
 8007838:	4b05      	ldr	r3, [pc, #20]	@ (8007850 <LL_ADC_REG_StartConversion+0x24>)
 800783a:	4013      	ands	r3, r2
 800783c:	f043 0204 	orr.w	r2, r3, #4
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	609a      	str	r2, [r3, #8]
}
 8007844:	bf00      	nop
 8007846:	370c      	adds	r7, #12
 8007848:	46bd      	mov	sp, r7
 800784a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784e:	4770      	bx	lr
 8007850:	7fffffc0 	.word	0x7fffffc0

08007854 <LL_ADC_REG_IsConversionOngoing>:
{
 8007854:	b480      	push	{r7}
 8007856:	b083      	sub	sp, #12
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	689b      	ldr	r3, [r3, #8]
 8007860:	f003 0304 	and.w	r3, r3, #4
 8007864:	2b04      	cmp	r3, #4
 8007866:	d101      	bne.n	800786c <LL_ADC_REG_IsConversionOngoing+0x18>
 8007868:	2301      	movs	r3, #1
 800786a:	e000      	b.n	800786e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800786c:	2300      	movs	r3, #0
}
 800786e:	4618      	mov	r0, r3
 8007870:	370c      	adds	r7, #12
 8007872:	46bd      	mov	sp, r7
 8007874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007878:	4770      	bx	lr
	...

0800787c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b086      	sub	sp, #24
 8007880:	af00      	add	r7, sp, #0
 8007882:	60f8      	str	r0, [r7, #12]
 8007884:	60b9      	str	r1, [r7, #8]
 8007886:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8007888:	2300      	movs	r3, #0
 800788a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007892:	2b01      	cmp	r3, #1
 8007894:	d101      	bne.n	800789a <HAL_ADCEx_Calibration_Start+0x1e>
 8007896:	2302      	movs	r3, #2
 8007898:	e04c      	b.n	8007934 <HAL_ADCEx_Calibration_Start+0xb8>
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	2201      	movs	r2, #1
 800789e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80078a2:	68f8      	ldr	r0, [r7, #12]
 80078a4:	f7ff fd9a 	bl	80073dc <ADC_Disable>
 80078a8:	4603      	mov	r3, r0
 80078aa:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80078ac:	7dfb      	ldrb	r3, [r7, #23]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d135      	bne.n	800791e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80078b6:	4b21      	ldr	r3, [pc, #132]	@ (800793c <HAL_ADCEx_Calibration_Start+0xc0>)
 80078b8:	4013      	ands	r3, r2
 80078ba:	f043 0202 	orr.w	r2, r3, #2
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	661a      	str	r2, [r3, #96]	@ 0x60
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	687a      	ldr	r2, [r7, #4]
 80078c8:	68b9      	ldr	r1, [r7, #8]
 80078ca:	4618      	mov	r0, r3
 80078cc:	f7ff ff7c 	bl	80077c8 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80078d0:	e014      	b.n	80078fc <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	3301      	adds	r3, #1
 80078d6:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80078d8:	693b      	ldr	r3, [r7, #16]
 80078da:	4a19      	ldr	r2, [pc, #100]	@ (8007940 <HAL_ADCEx_Calibration_Start+0xc4>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d30d      	bcc.n	80078fc <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078e4:	f023 0312 	bic.w	r3, r3, #18
 80078e8:	f043 0210 	orr.w	r2, r3, #16
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	2200      	movs	r2, #0
 80078f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 80078f8:	2301      	movs	r3, #1
 80078fa:	e01b      	b.n	8007934 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	4618      	mov	r0, r3
 8007902:	f7ff ff7f 	bl	8007804 <LL_ADC_IsCalibrationOnGoing>
 8007906:	4603      	mov	r3, r0
 8007908:	2b00      	cmp	r3, #0
 800790a:	d1e2      	bne.n	80078d2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007910:	f023 0303 	bic.w	r3, r3, #3
 8007914:	f043 0201 	orr.w	r2, r3, #1
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	661a      	str	r2, [r3, #96]	@ 0x60
 800791c:	e005      	b.n	800792a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007922:	f043 0210 	orr.w	r2, r3, #16
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2200      	movs	r2, #0
 800792e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8007932:	7dfb      	ldrb	r3, [r7, #23]
}
 8007934:	4618      	mov	r0, r3
 8007936:	3718      	adds	r7, #24
 8007938:	46bd      	mov	sp, r7
 800793a:	bd80      	pop	{r7, pc}
 800793c:	ffffeefd 	.word	0xffffeefd
 8007940:	25c3f800 	.word	0x25c3f800

08007944 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b0a2      	sub	sp, #136	@ 0x88
 8007948:	af00      	add	r7, sp, #0
 800794a:	60f8      	str	r0, [r7, #12]
 800794c:	60b9      	str	r1, [r7, #8]
 800794e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	4618      	mov	r0, r3
 8007956:	f7ff ff7d 	bl	8007854 <LL_ADC_REG_IsConversionOngoing>
 800795a:	4603      	mov	r3, r0
 800795c:	2b00      	cmp	r3, #0
 800795e:	d001      	beq.n	8007964 <HAL_ADCEx_MultiModeStart_DMA+0x20>
  {
    return HAL_BUSY;
 8007960:	2302      	movs	r3, #2
 8007962:	e08c      	b.n	8007a7e <HAL_ADCEx_MultiModeStart_DMA+0x13a>
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800796a:	2b01      	cmp	r3, #1
 800796c:	d101      	bne.n	8007972 <HAL_ADCEx_MultiModeStart_DMA+0x2e>
 800796e:	2302      	movs	r3, #2
 8007970:	e085      	b.n	8007a7e <HAL_ADCEx_MultiModeStart_DMA+0x13a>
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2201      	movs	r2, #1
 8007976:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800797a:	2300      	movs	r3, #0
 800797c:	673b      	str	r3, [r7, #112]	@ 0x70
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800797e:	2300      	movs	r3, #0
 8007980:	677b      	str	r3, [r7, #116]	@ 0x74
    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	4a40      	ldr	r2, [pc, #256]	@ (8007a88 <HAL_ADCEx_MultiModeStart_DMA+0x144>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d102      	bne.n	8007992 <HAL_ADCEx_MultiModeStart_DMA+0x4e>
 800798c:	4b3f      	ldr	r3, [pc, #252]	@ (8007a8c <HAL_ADCEx_MultiModeStart_DMA+0x148>)
 800798e:	613b      	str	r3, [r7, #16]
 8007990:	e001      	b.n	8007996 <HAL_ADCEx_MultiModeStart_DMA+0x52>
 8007992:	2300      	movs	r3, #0
 8007994:	613b      	str	r3, [r7, #16]

    if (tmphadcSlave.Instance == NULL)
 8007996:	693b      	ldr	r3, [r7, #16]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d10b      	bne.n	80079b4 <HAL_ADCEx_MultiModeStart_DMA+0x70>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079a0:	f043 0220 	orr.w	r2, r3, #32
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	2200      	movs	r2, #0
 80079ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80079b0:	2301      	movs	r3, #1
 80079b2:	e064      	b.n	8007a7e <HAL_ADCEx_MultiModeStart_DMA+0x13a>
    }

    /* Enable the ADC peripherals: master and slave (in case if not already   */
    /* enabled previously)                                                    */
    tmp_hal_status = ADC_Enable(hadc);
 80079b4:	68f8      	ldr	r0, [r7, #12]
 80079b6:	f7ff fc87 	bl	80072c8 <ADC_Enable>
 80079ba:	4603      	mov	r3, r0
 80079bc:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    if (tmp_hal_status == HAL_OK)
 80079c0:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d107      	bne.n	80079d8 <HAL_ADCEx_MultiModeStart_DMA+0x94>
    {
      tmp_hal_status = ADC_Enable(&tmphadcSlave);
 80079c8:	f107 0310 	add.w	r3, r7, #16
 80079cc:	4618      	mov	r0, r3
 80079ce:	f7ff fc7b 	bl	80072c8 <ADC_Enable>
 80079d2:	4603      	mov	r3, r0
 80079d4:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    }

    /* Start multimode conversion of ADCs pair */
    if (tmp_hal_status == HAL_OK)
 80079d8:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d148      	bne.n	8007a72 <HAL_ADCEx_MultiModeStart_DMA+0x12e>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80079e4:	4b2a      	ldr	r3, [pc, #168]	@ (8007a90 <HAL_ADCEx_MultiModeStart_DMA+0x14c>)
 80079e6:	4013      	ands	r3, r2
 80079e8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	661a      	str	r2, [r3, #96]	@ 0x60
                        (HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP),
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2200      	movs	r2, #0
 80079f4:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079fa:	4a26      	ldr	r2, [pc, #152]	@ (8007a94 <HAL_ADCEx_MultiModeStart_DMA+0x150>)
 80079fc:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a02:	4a25      	ldr	r2, [pc, #148]	@ (8007a98 <HAL_ADCEx_MultiModeStart_DMA+0x154>)
 8007a04:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a0a:	4a24      	ldr	r2, [pc, #144]	@ (8007a9c <HAL_ADCEx_MultiModeStart_DMA+0x158>)
 8007a0c:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Pointer to the common control register  */
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4a1d      	ldr	r2, [pc, #116]	@ (8007a88 <HAL_ADCEx_MultiModeStart_DMA+0x144>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d004      	beq.n	8007a22 <HAL_ADCEx_MultiModeStart_DMA+0xde>
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	4a1b      	ldr	r2, [pc, #108]	@ (8007a8c <HAL_ADCEx_MultiModeStart_DMA+0x148>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d101      	bne.n	8007a26 <HAL_ADCEx_MultiModeStart_DMA+0xe2>
 8007a22:	4b1f      	ldr	r3, [pc, #124]	@ (8007aa0 <HAL_ADCEx_MultiModeStart_DMA+0x15c>)
 8007a24:	e000      	b.n	8007a28 <HAL_ADCEx_MultiModeStart_DMA+0xe4>
 8007a26:	4b1f      	ldr	r3, [pc, #124]	@ (8007aa4 <HAL_ADCEx_MultiModeStart_DMA+0x160>)
 8007a28:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
      /* start (in case of SW start):                                           */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	221c      	movs	r2, #28
 8007a32:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2200      	movs	r2, #0
 8007a38:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	685a      	ldr	r2, [r3, #4]
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f042 0210 	orr.w	r2, r2, #16
 8007a4a:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8007a50:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007a54:	330c      	adds	r3, #12
 8007a56:	4619      	mov	r1, r3
 8007a58:	68ba      	ldr	r2, [r7, #8]
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	f000 feca 	bl	80087f4 <HAL_DMA_Start_IT>
 8007a60:	4603      	mov	r3, r0
 8007a62:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      /* Enable conversion of regular group.                                    */
      /* If software start has been selected, conversion starts immediately.    */
      /* If external trigger has been selected, conversion will start at next   */
      /* trigger event.                                                         */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	f7ff fede 	bl	800782c <LL_ADC_REG_StartConversion>
 8007a70:	e003      	b.n	8007a7a <HAL_ADCEx_MultiModeStart_DMA+0x136>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	2200      	movs	r2, #0
 8007a76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    }

    /* Return function status */
    return tmp_hal_status;
 8007a7a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
  }
}
 8007a7e:	4618      	mov	r0, r3
 8007a80:	3788      	adds	r7, #136	@ 0x88
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bd80      	pop	{r7, pc}
 8007a86:	bf00      	nop
 8007a88:	40022000 	.word	0x40022000
 8007a8c:	40022100 	.word	0x40022100
 8007a90:	fffff0fe 	.word	0xfffff0fe
 8007a94:	0800749b 	.word	0x0800749b
 8007a98:	08007573 	.word	0x08007573
 8007a9c:	0800758f 	.word	0x0800758f
 8007aa0:	40022300 	.word	0x40022300
 8007aa4:	58026300 	.word	0x58026300

08007aa8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b083      	sub	sp, #12
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8007ab0:	bf00      	nop
 8007ab2:	370c      	adds	r7, #12
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aba:	4770      	bx	lr

08007abc <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8007abc:	b480      	push	{r7}
 8007abe:	b083      	sub	sp, #12
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8007ac4:	bf00      	nop
 8007ac6:	370c      	adds	r7, #12
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ace:	4770      	bx	lr

08007ad0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8007ad0:	b480      	push	{r7}
 8007ad2:	b083      	sub	sp, #12
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8007ad8:	bf00      	nop
 8007ada:	370c      	adds	r7, #12
 8007adc:	46bd      	mov	sp, r7
 8007ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae2:	4770      	bx	lr

08007ae4 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b083      	sub	sp, #12
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8007aec:	bf00      	nop
 8007aee:	370c      	adds	r7, #12
 8007af0:	46bd      	mov	sp, r7
 8007af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af6:	4770      	bx	lr

08007af8 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b083      	sub	sp, #12
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8007b00:	bf00      	nop
 8007b02:	370c      	adds	r7, #12
 8007b04:	46bd      	mov	sp, r7
 8007b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0a:	4770      	bx	lr

08007b0c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8007b0c:	b590      	push	{r4, r7, lr}
 8007b0e:	b0a3      	sub	sp, #140	@ 0x8c
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
 8007b14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007b16:	2300      	movs	r3, #0
 8007b18:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	d101      	bne.n	8007b2a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007b26:	2302      	movs	r3, #2
 8007b28:	e0c1      	b.n	8007cae <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2201      	movs	r2, #1
 8007b2e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8007b32:	2300      	movs	r3, #0
 8007b34:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8007b36:	2300      	movs	r3, #0
 8007b38:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	4a5e      	ldr	r2, [pc, #376]	@ (8007cb8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d102      	bne.n	8007b4a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007b44:	4b5d      	ldr	r3, [pc, #372]	@ (8007cbc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007b46:	60fb      	str	r3, [r7, #12]
 8007b48:	e001      	b.n	8007b4e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d10b      	bne.n	8007b6c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b58:	f043 0220 	orr.w	r2, r3, #32
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2200      	movs	r2, #0
 8007b64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8007b68:	2301      	movs	r3, #1
 8007b6a:	e0a0      	b.n	8007cae <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	4618      	mov	r0, r3
 8007b70:	f7ff fe70 	bl	8007854 <LL_ADC_REG_IsConversionOngoing>
 8007b74:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	f7ff fe69 	bl	8007854 <LL_ADC_REG_IsConversionOngoing>
 8007b82:	4603      	mov	r3, r0
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	f040 8081 	bne.w	8007c8c <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8007b8a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d17c      	bne.n	8007c8c <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	4a48      	ldr	r2, [pc, #288]	@ (8007cb8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d004      	beq.n	8007ba6 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4a46      	ldr	r2, [pc, #280]	@ (8007cbc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d101      	bne.n	8007baa <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8007ba6:	4b46      	ldr	r3, [pc, #280]	@ (8007cc0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8007ba8:	e000      	b.n	8007bac <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8007baa:	4b46      	ldr	r3, [pc, #280]	@ (8007cc4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8007bac:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d039      	beq.n	8007c2a <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8007bb6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007bb8:	689b      	ldr	r3, [r3, #8]
 8007bba:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	685b      	ldr	r3, [r3, #4]
 8007bc2:	431a      	orrs	r2, r3
 8007bc4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007bc6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	4a3a      	ldr	r2, [pc, #232]	@ (8007cb8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d004      	beq.n	8007bdc <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a39      	ldr	r2, [pc, #228]	@ (8007cbc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d10e      	bne.n	8007bfa <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8007bdc:	4836      	ldr	r0, [pc, #216]	@ (8007cb8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007bde:	f7ff fddf 	bl	80077a0 <LL_ADC_IsEnabled>
 8007be2:	4604      	mov	r4, r0
 8007be4:	4835      	ldr	r0, [pc, #212]	@ (8007cbc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007be6:	f7ff fddb 	bl	80077a0 <LL_ADC_IsEnabled>
 8007bea:	4603      	mov	r3, r0
 8007bec:	4323      	orrs	r3, r4
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	bf0c      	ite	eq
 8007bf2:	2301      	moveq	r3, #1
 8007bf4:	2300      	movne	r3, #0
 8007bf6:	b2db      	uxtb	r3, r3
 8007bf8:	e008      	b.n	8007c0c <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8007bfa:	4833      	ldr	r0, [pc, #204]	@ (8007cc8 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8007bfc:	f7ff fdd0 	bl	80077a0 <LL_ADC_IsEnabled>
 8007c00:	4603      	mov	r3, r0
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	bf0c      	ite	eq
 8007c06:	2301      	moveq	r3, #1
 8007c08:	2300      	movne	r3, #0
 8007c0a:	b2db      	uxtb	r3, r3
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d047      	beq.n	8007ca0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007c10:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007c12:	689a      	ldr	r2, [r3, #8]
 8007c14:	4b2d      	ldr	r3, [pc, #180]	@ (8007ccc <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8007c16:	4013      	ands	r3, r2
 8007c18:	683a      	ldr	r2, [r7, #0]
 8007c1a:	6811      	ldr	r1, [r2, #0]
 8007c1c:	683a      	ldr	r2, [r7, #0]
 8007c1e:	6892      	ldr	r2, [r2, #8]
 8007c20:	430a      	orrs	r2, r1
 8007c22:	431a      	orrs	r2, r3
 8007c24:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007c26:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007c28:	e03a      	b.n	8007ca0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8007c2a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007c2c:	689b      	ldr	r3, [r3, #8]
 8007c2e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007c32:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007c34:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4a1f      	ldr	r2, [pc, #124]	@ (8007cb8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d004      	beq.n	8007c4a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	4a1d      	ldr	r2, [pc, #116]	@ (8007cbc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d10e      	bne.n	8007c68 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8007c4a:	481b      	ldr	r0, [pc, #108]	@ (8007cb8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007c4c:	f7ff fda8 	bl	80077a0 <LL_ADC_IsEnabled>
 8007c50:	4604      	mov	r4, r0
 8007c52:	481a      	ldr	r0, [pc, #104]	@ (8007cbc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007c54:	f7ff fda4 	bl	80077a0 <LL_ADC_IsEnabled>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	4323      	orrs	r3, r4
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	bf0c      	ite	eq
 8007c60:	2301      	moveq	r3, #1
 8007c62:	2300      	movne	r3, #0
 8007c64:	b2db      	uxtb	r3, r3
 8007c66:	e008      	b.n	8007c7a <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8007c68:	4817      	ldr	r0, [pc, #92]	@ (8007cc8 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8007c6a:	f7ff fd99 	bl	80077a0 <LL_ADC_IsEnabled>
 8007c6e:	4603      	mov	r3, r0
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	bf0c      	ite	eq
 8007c74:	2301      	moveq	r3, #1
 8007c76:	2300      	movne	r3, #0
 8007c78:	b2db      	uxtb	r3, r3
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d010      	beq.n	8007ca0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007c7e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007c80:	689a      	ldr	r2, [r3, #8]
 8007c82:	4b12      	ldr	r3, [pc, #72]	@ (8007ccc <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8007c84:	4013      	ands	r3, r2
 8007c86:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007c88:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007c8a:	e009      	b.n	8007ca0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c90:	f043 0220 	orr.w	r2, r3, #32
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8007c98:	2301      	movs	r3, #1
 8007c9a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8007c9e:	e000      	b.n	8007ca2 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007ca0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8007caa:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	378c      	adds	r7, #140	@ 0x8c
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bd90      	pop	{r4, r7, pc}
 8007cb6:	bf00      	nop
 8007cb8:	40022000 	.word	0x40022000
 8007cbc:	40022100 	.word	0x40022100
 8007cc0:	40022300 	.word	0x40022300
 8007cc4:	58026300 	.word	0x58026300
 8007cc8:	58026000 	.word	0x58026000
 8007ccc:	fffff0e0 	.word	0xfffff0e0

08007cd0 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b088      	sub	sp, #32
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr ;
  uint32_t exti_line ;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" is comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8007cd8:	2300      	movs	r3, #0
 8007cda:	60fb      	str	r3, [r7, #12]

  HAL_StatusTypeDef status = HAL_OK;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	77fb      	strb	r3, [r7, #31]
  
  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d102      	bne.n	8007cec <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	77fb      	strb	r3, [r7, #31]
 8007cea:	e10e      	b.n	8007f0a <HAL_COMP_Init+0x23a>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007cf6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007cfa:	d102      	bne.n	8007d02 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	77fb      	strb	r3, [r7, #31]
 8007d00:	e103      	b.n	8007f0a <HAL_COMP_Init+0x23a>
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRCE(hcomp->Init.BlankingSrce)); 
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007d08:	b2db      	uxtb	r3, r3
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d109      	bne.n	8007d22 <HAL_COMP_Init+0x52>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2200      	movs	r2, #0
 8007d12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	  
	  /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2200      	movs	r2, #0
 8007d1a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
	 /* Init the low level hardware */
      HAL_COMP_MspInit(hcomp);
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f7fc fab9 	bl	8004294 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }
    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f003 0304 	and.w	r3, r3, #4
 8007d2c:	61bb      	str	r3, [r7, #24]
    /*     Set BLANKING bits according to hcomp->Init.BlankingSrce value       */
    /*     Set HYST bits according to hcomp->Init.Hysteresis value             */
    /*     Set POLARITY bit according to hcomp->Init.OutputPol value           */
    /*     Set POWERMODE bits according to hcomp->Init.Mode value              */
   
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	691a      	ldr	r2, [r3, #16]
              hcomp->Init.NonInvertingInput  |  \
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	68db      	ldr	r3, [r3, #12]
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 8007d36:	431a      	orrs	r2, r3
              hcomp->Init.BlankingSrce       |  \
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	69db      	ldr	r3, [r3, #28]
              hcomp->Init.NonInvertingInput  |  \
 8007d3c:	431a      	orrs	r2, r3
              hcomp->Init.Hysteresis         |  \
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	695b      	ldr	r3, [r3, #20]
              hcomp->Init.BlankingSrce       |  \
 8007d42:	431a      	orrs	r2, r3
              hcomp->Init.OutputPol          |  \
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	699b      	ldr	r3, [r3, #24]
              hcomp->Init.Hysteresis         |  \
 8007d48:	431a      	orrs	r2, r3
              hcomp->Init.Mode                );
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	689b      	ldr	r3, [r3, #8]
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 8007d4e:	4313      	orrs	r3, r2
 8007d50:	617b      	str	r3, [r7, #20]
               COMP_CFGRx_INP2SEL  | COMP_CFGRx_WINMODE  | COMP_CFGRx_POLARITY | COMP_CFGRx_HYST    |
               COMP_CFGRx_BLANKING | COMP_CFGRx_BRGEN    | COMP_CFGRx_SCALEN,
               tmp_csr
              );
#else
    MODIFY_REG(hcomp->Instance->CFGR,
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	681a      	ldr	r2, [r3, #0]
 8007d58:	4b6e      	ldr	r3, [pc, #440]	@ (8007f14 <HAL_COMP_Init+0x244>)
 8007d5a:	4013      	ands	r3, r2
 8007d5c:	687a      	ldr	r2, [r7, #4]
 8007d5e:	6812      	ldr	r2, [r2, #0]
 8007d60:	6979      	ldr	r1, [r7, #20]
 8007d62:	430b      	orrs	r3, r1
 8007d64:	6013      	str	r3, [r2, #0]
#endif
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	685b      	ldr	r3, [r3, #4]
 8007d6a:	2b10      	cmp	r3, #16
 8007d6c:	d108      	bne.n	8007d80 <HAL_COMP_Init+0xb0>
    {
      SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	681a      	ldr	r2, [r3, #0]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f042 0210 	orr.w	r2, r2, #16
 8007d7c:	601a      	str	r2, [r3, #0]
 8007d7e:	e007      	b.n	8007d90 <HAL_COMP_Init+0xc0>
    }
    else
    {
      CLEAR_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	681a      	ldr	r2, [r3, #0]
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f022 0210 	bic.w	r2, r2, #16
 8007d8e:	601a      	str	r2, [r3, #0]
    }
    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is enabled for the first time */
    if ((READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN) != 0UL) &&
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f003 0304 	and.w	r3, r3, #4
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d016      	beq.n	8007dcc <HAL_COMP_Init+0xfc>
 8007d9e:	69bb      	ldr	r3, [r7, #24]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d013      	beq.n	8007dcc <HAL_COMP_Init+0xfc>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.*/

     wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007da4:	4b5c      	ldr	r3, [pc, #368]	@ (8007f18 <HAL_COMP_Init+0x248>)
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	099b      	lsrs	r3, r3, #6
 8007daa:	4a5c      	ldr	r2, [pc, #368]	@ (8007f1c <HAL_COMP_Init+0x24c>)
 8007dac:	fba2 2303 	umull	r2, r3, r2, r3
 8007db0:	099b      	lsrs	r3, r3, #6
 8007db2:	1c5a      	adds	r2, r3, #1
 8007db4:	4613      	mov	r3, r2
 8007db6:	009b      	lsls	r3, r3, #2
 8007db8:	4413      	add	r3, r2
 8007dba:	009b      	lsls	r3, r3, #2
 8007dbc:	60fb      	str	r3, [r7, #12]

     while(wait_loop_index != 0UL)
 8007dbe:	e002      	b.n	8007dc6 <HAL_COMP_Init+0xf6>
     {
       wait_loop_index --;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	3b01      	subs	r3, #1
 8007dc4:	60fb      	str	r3, [r7, #12]
     while(wait_loop_index != 0UL)
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d1f9      	bne.n	8007dc0 <HAL_COMP_Init+0xf0>
     }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	4a53      	ldr	r2, [pc, #332]	@ (8007f20 <HAL_COMP_Init+0x250>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d102      	bne.n	8007ddc <HAL_COMP_Init+0x10c>
 8007dd6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007dda:	e001      	b.n	8007de0 <HAL_COMP_Init+0x110>
 8007ddc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007de0:	613b      	str	r3, [r7, #16]
    
    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL) 
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6a1b      	ldr	r3, [r3, #32]
 8007de6:	f003 0303 	and.w	r3, r3, #3
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d06d      	beq.n	8007eca <HAL_COMP_Init+0x1fa>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6a1b      	ldr	r3, [r3, #32]
 8007df2:	f003 0310 	and.w	r3, r3, #16
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d008      	beq.n	8007e0c <HAL_COMP_Init+0x13c>
      {
        SET_BIT(EXTI->RTSR1, exti_line);
 8007dfa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007dfe:	681a      	ldr	r2, [r3, #0]
 8007e00:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007e04:	693b      	ldr	r3, [r7, #16]
 8007e06:	4313      	orrs	r3, r2
 8007e08:	600b      	str	r3, [r1, #0]
 8007e0a:	e008      	b.n	8007e1e <HAL_COMP_Init+0x14e>
      }
      else
      {
        CLEAR_BIT(EXTI->RTSR1, exti_line);
 8007e0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e10:	681a      	ldr	r2, [r3, #0]
 8007e12:	693b      	ldr	r3, [r7, #16]
 8007e14:	43db      	mvns	r3, r3
 8007e16:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007e1a:	4013      	ands	r3, r2
 8007e1c:	600b      	str	r3, [r1, #0]
      }
      
      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6a1b      	ldr	r3, [r3, #32]
 8007e22:	f003 0320 	and.w	r3, r3, #32
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d008      	beq.n	8007e3c <HAL_COMP_Init+0x16c>
      {
        SET_BIT(EXTI->FTSR1, exti_line);
 8007e2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e2e:	685a      	ldr	r2, [r3, #4]
 8007e30:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007e34:	693b      	ldr	r3, [r7, #16]
 8007e36:	4313      	orrs	r3, r2
 8007e38:	604b      	str	r3, [r1, #4]
 8007e3a:	e008      	b.n	8007e4e <HAL_COMP_Init+0x17e>
      }
      else
      {
        CLEAR_BIT(EXTI->FTSR1, exti_line);
 8007e3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e40:	685a      	ldr	r2, [r3, #4]
 8007e42:	693b      	ldr	r3, [r7, #16]
 8007e44:	43db      	mvns	r3, r3
 8007e46:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007e4a:	4013      	ands	r3, r2
 8007e4c:	604b      	str	r3, [r1, #4]
      }
     
#if !defined (CORE_CM4)
      /* Clear COMP EXTI pending bit (if any) */
      WRITE_REG(EXTI->PR1, exti_line);
 8007e4e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007e52:	693b      	ldr	r3, [r7, #16]
 8007e54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6a1b      	ldr	r3, [r3, #32]
 8007e5c:	f003 0302 	and.w	r3, r3, #2
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d00a      	beq.n	8007e7a <HAL_COMP_Init+0x1aa>
      {
        SET_BIT(EXTI->EMR1, exti_line);
 8007e64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e68:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007e6c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007e70:	693b      	ldr	r3, [r7, #16]
 8007e72:	4313      	orrs	r3, r2
 8007e74:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
 8007e78:	e00a      	b.n	8007e90 <HAL_COMP_Init+0x1c0>
      }
      else
      {
        CLEAR_BIT(EXTI->EMR1, exti_line);
 8007e7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e7e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	43db      	mvns	r3, r3
 8007e86:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007e8a:	4013      	ands	r3, r2
 8007e8c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      }
      
       /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	6a1b      	ldr	r3, [r3, #32]
 8007e94:	f003 0301 	and.w	r3, r3, #1
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d00a      	beq.n	8007eb2 <HAL_COMP_Init+0x1e2>
      {
        SET_BIT(EXTI->IMR1, exti_line);
 8007e9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007ea0:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8007ea4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007ea8:	693b      	ldr	r3, [r7, #16]
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
 8007eb0:	e021      	b.n	8007ef6 <HAL_COMP_Init+0x226>
      }
      else
      {
        CLEAR_BIT(EXTI->IMR1, exti_line);
 8007eb2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007eb6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	43db      	mvns	r3, r3
 8007ebe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007ec2:	4013      	ands	r3, r2
 8007ec4:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
 8007ec8:	e015      	b.n	8007ef6 <HAL_COMP_Init+0x226>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      CLEAR_BIT(EXTI->EMR1, exti_line);
 8007eca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007ece:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	43db      	mvns	r3, r3
 8007ed6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007eda:	4013      	ands	r3, r2
 8007edc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      
      /* Disable EXTI interrupt mode */
      CLEAR_BIT(EXTI->IMR1, exti_line);
 8007ee0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007ee4:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8007ee8:	693b      	ldr	r3, [r7, #16]
 8007eea:	43db      	mvns	r3, r3
 8007eec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007ef0:	4013      	ands	r3, r2
 8007ef2:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
    }
#endif
    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007efc:	b2db      	uxtb	r3, r3
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d103      	bne.n	8007f0a <HAL_COMP_Init+0x23a>
    {
     
      hcomp->State = HAL_COMP_STATE_READY;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2201      	movs	r2, #1
 8007f06:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
   
  }
  
  return status;
 8007f0a:	7ffb      	ldrb	r3, [r7, #31]
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	3720      	adds	r7, #32
 8007f10:	46bd      	mov	sp, r7
 8007f12:	bd80      	pop	{r7, pc}
 8007f14:	f0e8cce1 	.word	0xf0e8cce1
 8007f18:	24000038 	.word	0x24000038
 8007f1c:	053e2d63 	.word	0x053e2d63
 8007f20:	5800380c 	.word	0x5800380c

08007f24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007f24:	b480      	push	{r7}
 8007f26:	b085      	sub	sp, #20
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	f003 0307 	and.w	r3, r3, #7
 8007f32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007f34:	4b0b      	ldr	r3, [pc, #44]	@ (8007f64 <__NVIC_SetPriorityGrouping+0x40>)
 8007f36:	68db      	ldr	r3, [r3, #12]
 8007f38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007f3a:	68ba      	ldr	r2, [r7, #8]
 8007f3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007f40:	4013      	ands	r3, r2
 8007f42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8007f4c:	4b06      	ldr	r3, [pc, #24]	@ (8007f68 <__NVIC_SetPriorityGrouping+0x44>)
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007f52:	4a04      	ldr	r2, [pc, #16]	@ (8007f64 <__NVIC_SetPriorityGrouping+0x40>)
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	60d3      	str	r3, [r2, #12]
}
 8007f58:	bf00      	nop
 8007f5a:	3714      	adds	r7, #20
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f62:	4770      	bx	lr
 8007f64:	e000ed00 	.word	0xe000ed00
 8007f68:	05fa0000 	.word	0x05fa0000

08007f6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007f70:	4b04      	ldr	r3, [pc, #16]	@ (8007f84 <__NVIC_GetPriorityGrouping+0x18>)
 8007f72:	68db      	ldr	r3, [r3, #12]
 8007f74:	0a1b      	lsrs	r3, r3, #8
 8007f76:	f003 0307 	and.w	r3, r3, #7
}
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f82:	4770      	bx	lr
 8007f84:	e000ed00 	.word	0xe000ed00

08007f88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b083      	sub	sp, #12
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	4603      	mov	r3, r0
 8007f90:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007f92:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	db0b      	blt.n	8007fb2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007f9a:	88fb      	ldrh	r3, [r7, #6]
 8007f9c:	f003 021f 	and.w	r2, r3, #31
 8007fa0:	4907      	ldr	r1, [pc, #28]	@ (8007fc0 <__NVIC_EnableIRQ+0x38>)
 8007fa2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007fa6:	095b      	lsrs	r3, r3, #5
 8007fa8:	2001      	movs	r0, #1
 8007faa:	fa00 f202 	lsl.w	r2, r0, r2
 8007fae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007fb2:	bf00      	nop
 8007fb4:	370c      	adds	r7, #12
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbc:	4770      	bx	lr
 8007fbe:	bf00      	nop
 8007fc0:	e000e100 	.word	0xe000e100

08007fc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	b083      	sub	sp, #12
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	4603      	mov	r3, r0
 8007fcc:	6039      	str	r1, [r7, #0]
 8007fce:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007fd0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	db0a      	blt.n	8007fee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	b2da      	uxtb	r2, r3
 8007fdc:	490c      	ldr	r1, [pc, #48]	@ (8008010 <__NVIC_SetPriority+0x4c>)
 8007fde:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007fe2:	0112      	lsls	r2, r2, #4
 8007fe4:	b2d2      	uxtb	r2, r2
 8007fe6:	440b      	add	r3, r1
 8007fe8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007fec:	e00a      	b.n	8008004 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	b2da      	uxtb	r2, r3
 8007ff2:	4908      	ldr	r1, [pc, #32]	@ (8008014 <__NVIC_SetPriority+0x50>)
 8007ff4:	88fb      	ldrh	r3, [r7, #6]
 8007ff6:	f003 030f 	and.w	r3, r3, #15
 8007ffa:	3b04      	subs	r3, #4
 8007ffc:	0112      	lsls	r2, r2, #4
 8007ffe:	b2d2      	uxtb	r2, r2
 8008000:	440b      	add	r3, r1
 8008002:	761a      	strb	r2, [r3, #24]
}
 8008004:	bf00      	nop
 8008006:	370c      	adds	r7, #12
 8008008:	46bd      	mov	sp, r7
 800800a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800e:	4770      	bx	lr
 8008010:	e000e100 	.word	0xe000e100
 8008014:	e000ed00 	.word	0xe000ed00

08008018 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008018:	b480      	push	{r7}
 800801a:	b089      	sub	sp, #36	@ 0x24
 800801c:	af00      	add	r7, sp, #0
 800801e:	60f8      	str	r0, [r7, #12]
 8008020:	60b9      	str	r1, [r7, #8]
 8008022:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	f003 0307 	and.w	r3, r3, #7
 800802a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800802c:	69fb      	ldr	r3, [r7, #28]
 800802e:	f1c3 0307 	rsb	r3, r3, #7
 8008032:	2b04      	cmp	r3, #4
 8008034:	bf28      	it	cs
 8008036:	2304      	movcs	r3, #4
 8008038:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800803a:	69fb      	ldr	r3, [r7, #28]
 800803c:	3304      	adds	r3, #4
 800803e:	2b06      	cmp	r3, #6
 8008040:	d902      	bls.n	8008048 <NVIC_EncodePriority+0x30>
 8008042:	69fb      	ldr	r3, [r7, #28]
 8008044:	3b03      	subs	r3, #3
 8008046:	e000      	b.n	800804a <NVIC_EncodePriority+0x32>
 8008048:	2300      	movs	r3, #0
 800804a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800804c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008050:	69bb      	ldr	r3, [r7, #24]
 8008052:	fa02 f303 	lsl.w	r3, r2, r3
 8008056:	43da      	mvns	r2, r3
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	401a      	ands	r2, r3
 800805c:	697b      	ldr	r3, [r7, #20]
 800805e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008060:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	fa01 f303 	lsl.w	r3, r1, r3
 800806a:	43d9      	mvns	r1, r3
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008070:	4313      	orrs	r3, r2
         );
}
 8008072:	4618      	mov	r0, r3
 8008074:	3724      	adds	r7, #36	@ 0x24
 8008076:	46bd      	mov	sp, r7
 8008078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807c:	4770      	bx	lr
	...

08008080 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b082      	sub	sp, #8
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	3b01      	subs	r3, #1
 800808c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008090:	d301      	bcc.n	8008096 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008092:	2301      	movs	r3, #1
 8008094:	e00f      	b.n	80080b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008096:	4a0a      	ldr	r2, [pc, #40]	@ (80080c0 <SysTick_Config+0x40>)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	3b01      	subs	r3, #1
 800809c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800809e:	210f      	movs	r1, #15
 80080a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80080a4:	f7ff ff8e 	bl	8007fc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80080a8:	4b05      	ldr	r3, [pc, #20]	@ (80080c0 <SysTick_Config+0x40>)
 80080aa:	2200      	movs	r2, #0
 80080ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80080ae:	4b04      	ldr	r3, [pc, #16]	@ (80080c0 <SysTick_Config+0x40>)
 80080b0:	2207      	movs	r2, #7
 80080b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80080b4:	2300      	movs	r3, #0
}
 80080b6:	4618      	mov	r0, r3
 80080b8:	3708      	adds	r7, #8
 80080ba:	46bd      	mov	sp, r7
 80080bc:	bd80      	pop	{r7, pc}
 80080be:	bf00      	nop
 80080c0:	e000e010 	.word	0xe000e010

080080c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b082      	sub	sp, #8
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f7ff ff29 	bl	8007f24 <__NVIC_SetPriorityGrouping>
}
 80080d2:	bf00      	nop
 80080d4:	3708      	adds	r7, #8
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bd80      	pop	{r7, pc}

080080da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80080da:	b580      	push	{r7, lr}
 80080dc:	b086      	sub	sp, #24
 80080de:	af00      	add	r7, sp, #0
 80080e0:	4603      	mov	r3, r0
 80080e2:	60b9      	str	r1, [r7, #8]
 80080e4:	607a      	str	r2, [r7, #4]
 80080e6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80080e8:	f7ff ff40 	bl	8007f6c <__NVIC_GetPriorityGrouping>
 80080ec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80080ee:	687a      	ldr	r2, [r7, #4]
 80080f0:	68b9      	ldr	r1, [r7, #8]
 80080f2:	6978      	ldr	r0, [r7, #20]
 80080f4:	f7ff ff90 	bl	8008018 <NVIC_EncodePriority>
 80080f8:	4602      	mov	r2, r0
 80080fa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80080fe:	4611      	mov	r1, r2
 8008100:	4618      	mov	r0, r3
 8008102:	f7ff ff5f 	bl	8007fc4 <__NVIC_SetPriority>
}
 8008106:	bf00      	nop
 8008108:	3718      	adds	r7, #24
 800810a:	46bd      	mov	sp, r7
 800810c:	bd80      	pop	{r7, pc}

0800810e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800810e:	b580      	push	{r7, lr}
 8008110:	b082      	sub	sp, #8
 8008112:	af00      	add	r7, sp, #0
 8008114:	4603      	mov	r3, r0
 8008116:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008118:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800811c:	4618      	mov	r0, r3
 800811e:	f7ff ff33 	bl	8007f88 <__NVIC_EnableIRQ>
}
 8008122:	bf00      	nop
 8008124:	3708      	adds	r7, #8
 8008126:	46bd      	mov	sp, r7
 8008128:	bd80      	pop	{r7, pc}

0800812a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800812a:	b580      	push	{r7, lr}
 800812c:	b082      	sub	sp, #8
 800812e:	af00      	add	r7, sp, #0
 8008130:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f7ff ffa4 	bl	8008080 <SysTick_Config>
 8008138:	4603      	mov	r3, r0
}
 800813a:	4618      	mov	r0, r3
 800813c:	3708      	adds	r7, #8
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}
	...

08008144 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b086      	sub	sp, #24
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800814c:	f7fc fe4e 	bl	8004dec <HAL_GetTick>
 8008150:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d101      	bne.n	800815c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8008158:	2301      	movs	r3, #1
 800815a:	e312      	b.n	8008782 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a66      	ldr	r2, [pc, #408]	@ (80082fc <HAL_DMA_Init+0x1b8>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d04a      	beq.n	80081fc <HAL_DMA_Init+0xb8>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	4a65      	ldr	r2, [pc, #404]	@ (8008300 <HAL_DMA_Init+0x1bc>)
 800816c:	4293      	cmp	r3, r2
 800816e:	d045      	beq.n	80081fc <HAL_DMA_Init+0xb8>
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	4a63      	ldr	r2, [pc, #396]	@ (8008304 <HAL_DMA_Init+0x1c0>)
 8008176:	4293      	cmp	r3, r2
 8008178:	d040      	beq.n	80081fc <HAL_DMA_Init+0xb8>
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	4a62      	ldr	r2, [pc, #392]	@ (8008308 <HAL_DMA_Init+0x1c4>)
 8008180:	4293      	cmp	r3, r2
 8008182:	d03b      	beq.n	80081fc <HAL_DMA_Init+0xb8>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	4a60      	ldr	r2, [pc, #384]	@ (800830c <HAL_DMA_Init+0x1c8>)
 800818a:	4293      	cmp	r3, r2
 800818c:	d036      	beq.n	80081fc <HAL_DMA_Init+0xb8>
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	4a5f      	ldr	r2, [pc, #380]	@ (8008310 <HAL_DMA_Init+0x1cc>)
 8008194:	4293      	cmp	r3, r2
 8008196:	d031      	beq.n	80081fc <HAL_DMA_Init+0xb8>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	4a5d      	ldr	r2, [pc, #372]	@ (8008314 <HAL_DMA_Init+0x1d0>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d02c      	beq.n	80081fc <HAL_DMA_Init+0xb8>
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	4a5c      	ldr	r2, [pc, #368]	@ (8008318 <HAL_DMA_Init+0x1d4>)
 80081a8:	4293      	cmp	r3, r2
 80081aa:	d027      	beq.n	80081fc <HAL_DMA_Init+0xb8>
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a5a      	ldr	r2, [pc, #360]	@ (800831c <HAL_DMA_Init+0x1d8>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d022      	beq.n	80081fc <HAL_DMA_Init+0xb8>
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	4a59      	ldr	r2, [pc, #356]	@ (8008320 <HAL_DMA_Init+0x1dc>)
 80081bc:	4293      	cmp	r3, r2
 80081be:	d01d      	beq.n	80081fc <HAL_DMA_Init+0xb8>
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	4a57      	ldr	r2, [pc, #348]	@ (8008324 <HAL_DMA_Init+0x1e0>)
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d018      	beq.n	80081fc <HAL_DMA_Init+0xb8>
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	4a56      	ldr	r2, [pc, #344]	@ (8008328 <HAL_DMA_Init+0x1e4>)
 80081d0:	4293      	cmp	r3, r2
 80081d2:	d013      	beq.n	80081fc <HAL_DMA_Init+0xb8>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	4a54      	ldr	r2, [pc, #336]	@ (800832c <HAL_DMA_Init+0x1e8>)
 80081da:	4293      	cmp	r3, r2
 80081dc:	d00e      	beq.n	80081fc <HAL_DMA_Init+0xb8>
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	4a53      	ldr	r2, [pc, #332]	@ (8008330 <HAL_DMA_Init+0x1ec>)
 80081e4:	4293      	cmp	r3, r2
 80081e6:	d009      	beq.n	80081fc <HAL_DMA_Init+0xb8>
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	4a51      	ldr	r2, [pc, #324]	@ (8008334 <HAL_DMA_Init+0x1f0>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d004      	beq.n	80081fc <HAL_DMA_Init+0xb8>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	4a50      	ldr	r2, [pc, #320]	@ (8008338 <HAL_DMA_Init+0x1f4>)
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d101      	bne.n	8008200 <HAL_DMA_Init+0xbc>
 80081fc:	2301      	movs	r3, #1
 80081fe:	e000      	b.n	8008202 <HAL_DMA_Init+0xbe>
 8008200:	2300      	movs	r3, #0
 8008202:	2b00      	cmp	r3, #0
 8008204:	f000 813c 	beq.w	8008480 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2202      	movs	r2, #2
 800820c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2200      	movs	r2, #0
 8008214:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	4a37      	ldr	r2, [pc, #220]	@ (80082fc <HAL_DMA_Init+0x1b8>)
 800821e:	4293      	cmp	r3, r2
 8008220:	d04a      	beq.n	80082b8 <HAL_DMA_Init+0x174>
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	4a36      	ldr	r2, [pc, #216]	@ (8008300 <HAL_DMA_Init+0x1bc>)
 8008228:	4293      	cmp	r3, r2
 800822a:	d045      	beq.n	80082b8 <HAL_DMA_Init+0x174>
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	4a34      	ldr	r2, [pc, #208]	@ (8008304 <HAL_DMA_Init+0x1c0>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d040      	beq.n	80082b8 <HAL_DMA_Init+0x174>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	4a33      	ldr	r2, [pc, #204]	@ (8008308 <HAL_DMA_Init+0x1c4>)
 800823c:	4293      	cmp	r3, r2
 800823e:	d03b      	beq.n	80082b8 <HAL_DMA_Init+0x174>
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	4a31      	ldr	r2, [pc, #196]	@ (800830c <HAL_DMA_Init+0x1c8>)
 8008246:	4293      	cmp	r3, r2
 8008248:	d036      	beq.n	80082b8 <HAL_DMA_Init+0x174>
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	4a30      	ldr	r2, [pc, #192]	@ (8008310 <HAL_DMA_Init+0x1cc>)
 8008250:	4293      	cmp	r3, r2
 8008252:	d031      	beq.n	80082b8 <HAL_DMA_Init+0x174>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	4a2e      	ldr	r2, [pc, #184]	@ (8008314 <HAL_DMA_Init+0x1d0>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d02c      	beq.n	80082b8 <HAL_DMA_Init+0x174>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	4a2d      	ldr	r2, [pc, #180]	@ (8008318 <HAL_DMA_Init+0x1d4>)
 8008264:	4293      	cmp	r3, r2
 8008266:	d027      	beq.n	80082b8 <HAL_DMA_Init+0x174>
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	4a2b      	ldr	r2, [pc, #172]	@ (800831c <HAL_DMA_Init+0x1d8>)
 800826e:	4293      	cmp	r3, r2
 8008270:	d022      	beq.n	80082b8 <HAL_DMA_Init+0x174>
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	4a2a      	ldr	r2, [pc, #168]	@ (8008320 <HAL_DMA_Init+0x1dc>)
 8008278:	4293      	cmp	r3, r2
 800827a:	d01d      	beq.n	80082b8 <HAL_DMA_Init+0x174>
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	4a28      	ldr	r2, [pc, #160]	@ (8008324 <HAL_DMA_Init+0x1e0>)
 8008282:	4293      	cmp	r3, r2
 8008284:	d018      	beq.n	80082b8 <HAL_DMA_Init+0x174>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4a27      	ldr	r2, [pc, #156]	@ (8008328 <HAL_DMA_Init+0x1e4>)
 800828c:	4293      	cmp	r3, r2
 800828e:	d013      	beq.n	80082b8 <HAL_DMA_Init+0x174>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4a25      	ldr	r2, [pc, #148]	@ (800832c <HAL_DMA_Init+0x1e8>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d00e      	beq.n	80082b8 <HAL_DMA_Init+0x174>
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a24      	ldr	r2, [pc, #144]	@ (8008330 <HAL_DMA_Init+0x1ec>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d009      	beq.n	80082b8 <HAL_DMA_Init+0x174>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	4a22      	ldr	r2, [pc, #136]	@ (8008334 <HAL_DMA_Init+0x1f0>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d004      	beq.n	80082b8 <HAL_DMA_Init+0x174>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	4a21      	ldr	r2, [pc, #132]	@ (8008338 <HAL_DMA_Init+0x1f4>)
 80082b4:	4293      	cmp	r3, r2
 80082b6:	d108      	bne.n	80082ca <HAL_DMA_Init+0x186>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	681a      	ldr	r2, [r3, #0]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f022 0201 	bic.w	r2, r2, #1
 80082c6:	601a      	str	r2, [r3, #0]
 80082c8:	e007      	b.n	80082da <HAL_DMA_Init+0x196>
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	681a      	ldr	r2, [r3, #0]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f022 0201 	bic.w	r2, r2, #1
 80082d8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80082da:	e02f      	b.n	800833c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80082dc:	f7fc fd86 	bl	8004dec <HAL_GetTick>
 80082e0:	4602      	mov	r2, r0
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	1ad3      	subs	r3, r2, r3
 80082e6:	2b05      	cmp	r3, #5
 80082e8:	d928      	bls.n	800833c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2220      	movs	r2, #32
 80082ee:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2203      	movs	r2, #3
 80082f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80082f8:	2301      	movs	r3, #1
 80082fa:	e242      	b.n	8008782 <HAL_DMA_Init+0x63e>
 80082fc:	40020010 	.word	0x40020010
 8008300:	40020028 	.word	0x40020028
 8008304:	40020040 	.word	0x40020040
 8008308:	40020058 	.word	0x40020058
 800830c:	40020070 	.word	0x40020070
 8008310:	40020088 	.word	0x40020088
 8008314:	400200a0 	.word	0x400200a0
 8008318:	400200b8 	.word	0x400200b8
 800831c:	40020410 	.word	0x40020410
 8008320:	40020428 	.word	0x40020428
 8008324:	40020440 	.word	0x40020440
 8008328:	40020458 	.word	0x40020458
 800832c:	40020470 	.word	0x40020470
 8008330:	40020488 	.word	0x40020488
 8008334:	400204a0 	.word	0x400204a0
 8008338:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f003 0301 	and.w	r3, r3, #1
 8008346:	2b00      	cmp	r3, #0
 8008348:	d1c8      	bne.n	80082dc <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008352:	697a      	ldr	r2, [r7, #20]
 8008354:	4b83      	ldr	r3, [pc, #524]	@ (8008564 <HAL_DMA_Init+0x420>)
 8008356:	4013      	ands	r3, r2
 8008358:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8008362:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	691b      	ldr	r3, [r3, #16]
 8008368:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800836e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	699b      	ldr	r3, [r3, #24]
 8008374:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800837a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6a1b      	ldr	r3, [r3, #32]
 8008380:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8008382:	697a      	ldr	r2, [r7, #20]
 8008384:	4313      	orrs	r3, r2
 8008386:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800838c:	2b04      	cmp	r3, #4
 800838e:	d107      	bne.n	80083a0 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008398:	4313      	orrs	r3, r2
 800839a:	697a      	ldr	r2, [r7, #20]
 800839c:	4313      	orrs	r3, r2
 800839e:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	685b      	ldr	r3, [r3, #4]
 80083a4:	2b28      	cmp	r3, #40	@ 0x28
 80083a6:	d903      	bls.n	80083b0 <HAL_DMA_Init+0x26c>
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	685b      	ldr	r3, [r3, #4]
 80083ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80083ae:	d91f      	bls.n	80083f0 <HAL_DMA_Init+0x2ac>
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	685b      	ldr	r3, [r3, #4]
 80083b4:	2b3e      	cmp	r3, #62	@ 0x3e
 80083b6:	d903      	bls.n	80083c0 <HAL_DMA_Init+0x27c>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	685b      	ldr	r3, [r3, #4]
 80083bc:	2b42      	cmp	r3, #66	@ 0x42
 80083be:	d917      	bls.n	80083f0 <HAL_DMA_Init+0x2ac>
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	2b46      	cmp	r3, #70	@ 0x46
 80083c6:	d903      	bls.n	80083d0 <HAL_DMA_Init+0x28c>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	685b      	ldr	r3, [r3, #4]
 80083cc:	2b48      	cmp	r3, #72	@ 0x48
 80083ce:	d90f      	bls.n	80083f0 <HAL_DMA_Init+0x2ac>
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	685b      	ldr	r3, [r3, #4]
 80083d4:	2b4e      	cmp	r3, #78	@ 0x4e
 80083d6:	d903      	bls.n	80083e0 <HAL_DMA_Init+0x29c>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	2b52      	cmp	r3, #82	@ 0x52
 80083de:	d907      	bls.n	80083f0 <HAL_DMA_Init+0x2ac>
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	685b      	ldr	r3, [r3, #4]
 80083e4:	2b73      	cmp	r3, #115	@ 0x73
 80083e6:	d905      	bls.n	80083f4 <HAL_DMA_Init+0x2b0>
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	685b      	ldr	r3, [r3, #4]
 80083ec:	2b77      	cmp	r3, #119	@ 0x77
 80083ee:	d801      	bhi.n	80083f4 <HAL_DMA_Init+0x2b0>
 80083f0:	2301      	movs	r3, #1
 80083f2:	e000      	b.n	80083f6 <HAL_DMA_Init+0x2b2>
 80083f4:	2300      	movs	r3, #0
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d003      	beq.n	8008402 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80083fa:	697b      	ldr	r3, [r7, #20]
 80083fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008400:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	697a      	ldr	r2, [r7, #20]
 8008408:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	695b      	ldr	r3, [r3, #20]
 8008410:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008412:	697b      	ldr	r3, [r7, #20]
 8008414:	f023 0307 	bic.w	r3, r3, #7
 8008418:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800841e:	697a      	ldr	r2, [r7, #20]
 8008420:	4313      	orrs	r3, r2
 8008422:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008428:	2b04      	cmp	r3, #4
 800842a:	d117      	bne.n	800845c <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008430:	697a      	ldr	r2, [r7, #20]
 8008432:	4313      	orrs	r3, r2
 8008434:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800843a:	2b00      	cmp	r3, #0
 800843c:	d00e      	beq.n	800845c <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f001 fdca 	bl	8009fd8 <DMA_CheckFifoParam>
 8008444:	4603      	mov	r3, r0
 8008446:	2b00      	cmp	r3, #0
 8008448:	d008      	beq.n	800845c <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2240      	movs	r2, #64	@ 0x40
 800844e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2201      	movs	r2, #1
 8008454:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8008458:	2301      	movs	r3, #1
 800845a:	e192      	b.n	8008782 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	697a      	ldr	r2, [r7, #20]
 8008462:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008464:	6878      	ldr	r0, [r7, #4]
 8008466:	f001 fd05 	bl	8009e74 <DMA_CalcBaseAndBitshift>
 800846a:	4603      	mov	r3, r0
 800846c:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008472:	f003 031f 	and.w	r3, r3, #31
 8008476:	223f      	movs	r2, #63	@ 0x3f
 8008478:	409a      	lsls	r2, r3
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	609a      	str	r2, [r3, #8]
 800847e:	e0c8      	b.n	8008612 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	4a38      	ldr	r2, [pc, #224]	@ (8008568 <HAL_DMA_Init+0x424>)
 8008486:	4293      	cmp	r3, r2
 8008488:	d022      	beq.n	80084d0 <HAL_DMA_Init+0x38c>
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	4a37      	ldr	r2, [pc, #220]	@ (800856c <HAL_DMA_Init+0x428>)
 8008490:	4293      	cmp	r3, r2
 8008492:	d01d      	beq.n	80084d0 <HAL_DMA_Init+0x38c>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	4a35      	ldr	r2, [pc, #212]	@ (8008570 <HAL_DMA_Init+0x42c>)
 800849a:	4293      	cmp	r3, r2
 800849c:	d018      	beq.n	80084d0 <HAL_DMA_Init+0x38c>
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	4a34      	ldr	r2, [pc, #208]	@ (8008574 <HAL_DMA_Init+0x430>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	d013      	beq.n	80084d0 <HAL_DMA_Init+0x38c>
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	4a32      	ldr	r2, [pc, #200]	@ (8008578 <HAL_DMA_Init+0x434>)
 80084ae:	4293      	cmp	r3, r2
 80084b0:	d00e      	beq.n	80084d0 <HAL_DMA_Init+0x38c>
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4a31      	ldr	r2, [pc, #196]	@ (800857c <HAL_DMA_Init+0x438>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d009      	beq.n	80084d0 <HAL_DMA_Init+0x38c>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a2f      	ldr	r2, [pc, #188]	@ (8008580 <HAL_DMA_Init+0x43c>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d004      	beq.n	80084d0 <HAL_DMA_Init+0x38c>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4a2e      	ldr	r2, [pc, #184]	@ (8008584 <HAL_DMA_Init+0x440>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d101      	bne.n	80084d4 <HAL_DMA_Init+0x390>
 80084d0:	2301      	movs	r3, #1
 80084d2:	e000      	b.n	80084d6 <HAL_DMA_Init+0x392>
 80084d4:	2300      	movs	r3, #0
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	f000 8092 	beq.w	8008600 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	4a21      	ldr	r2, [pc, #132]	@ (8008568 <HAL_DMA_Init+0x424>)
 80084e2:	4293      	cmp	r3, r2
 80084e4:	d021      	beq.n	800852a <HAL_DMA_Init+0x3e6>
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	4a20      	ldr	r2, [pc, #128]	@ (800856c <HAL_DMA_Init+0x428>)
 80084ec:	4293      	cmp	r3, r2
 80084ee:	d01c      	beq.n	800852a <HAL_DMA_Init+0x3e6>
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	4a1e      	ldr	r2, [pc, #120]	@ (8008570 <HAL_DMA_Init+0x42c>)
 80084f6:	4293      	cmp	r3, r2
 80084f8:	d017      	beq.n	800852a <HAL_DMA_Init+0x3e6>
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	4a1d      	ldr	r2, [pc, #116]	@ (8008574 <HAL_DMA_Init+0x430>)
 8008500:	4293      	cmp	r3, r2
 8008502:	d012      	beq.n	800852a <HAL_DMA_Init+0x3e6>
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	4a1b      	ldr	r2, [pc, #108]	@ (8008578 <HAL_DMA_Init+0x434>)
 800850a:	4293      	cmp	r3, r2
 800850c:	d00d      	beq.n	800852a <HAL_DMA_Init+0x3e6>
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	4a1a      	ldr	r2, [pc, #104]	@ (800857c <HAL_DMA_Init+0x438>)
 8008514:	4293      	cmp	r3, r2
 8008516:	d008      	beq.n	800852a <HAL_DMA_Init+0x3e6>
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	4a18      	ldr	r2, [pc, #96]	@ (8008580 <HAL_DMA_Init+0x43c>)
 800851e:	4293      	cmp	r3, r2
 8008520:	d003      	beq.n	800852a <HAL_DMA_Init+0x3e6>
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	4a17      	ldr	r2, [pc, #92]	@ (8008584 <HAL_DMA_Init+0x440>)
 8008528:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2202      	movs	r2, #2
 800852e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2200      	movs	r2, #0
 8008536:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8008542:	697a      	ldr	r2, [r7, #20]
 8008544:	4b10      	ldr	r3, [pc, #64]	@ (8008588 <HAL_DMA_Init+0x444>)
 8008546:	4013      	ands	r3, r2
 8008548:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	689b      	ldr	r3, [r3, #8]
 800854e:	2b40      	cmp	r3, #64	@ 0x40
 8008550:	d01c      	beq.n	800858c <HAL_DMA_Init+0x448>
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	689b      	ldr	r3, [r3, #8]
 8008556:	2b80      	cmp	r3, #128	@ 0x80
 8008558:	d102      	bne.n	8008560 <HAL_DMA_Init+0x41c>
 800855a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800855e:	e016      	b.n	800858e <HAL_DMA_Init+0x44a>
 8008560:	2300      	movs	r3, #0
 8008562:	e014      	b.n	800858e <HAL_DMA_Init+0x44a>
 8008564:	fe10803f 	.word	0xfe10803f
 8008568:	58025408 	.word	0x58025408
 800856c:	5802541c 	.word	0x5802541c
 8008570:	58025430 	.word	0x58025430
 8008574:	58025444 	.word	0x58025444
 8008578:	58025458 	.word	0x58025458
 800857c:	5802546c 	.word	0x5802546c
 8008580:	58025480 	.word	0x58025480
 8008584:	58025494 	.word	0x58025494
 8008588:	fffe000f 	.word	0xfffe000f
 800858c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800858e:	687a      	ldr	r2, [r7, #4]
 8008590:	68d2      	ldr	r2, [r2, #12]
 8008592:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008594:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	691b      	ldr	r3, [r3, #16]
 800859a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800859c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	695b      	ldr	r3, [r3, #20]
 80085a2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80085a4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	699b      	ldr	r3, [r3, #24]
 80085aa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80085ac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	69db      	ldr	r3, [r3, #28]
 80085b2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80085b4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	6a1b      	ldr	r3, [r3, #32]
 80085ba:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80085bc:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80085be:	697a      	ldr	r2, [r7, #20]
 80085c0:	4313      	orrs	r3, r2
 80085c2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	697a      	ldr	r2, [r7, #20]
 80085ca:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	461a      	mov	r2, r3
 80085d2:	4b6e      	ldr	r3, [pc, #440]	@ (800878c <HAL_DMA_Init+0x648>)
 80085d4:	4413      	add	r3, r2
 80085d6:	4a6e      	ldr	r2, [pc, #440]	@ (8008790 <HAL_DMA_Init+0x64c>)
 80085d8:	fba2 2303 	umull	r2, r3, r2, r3
 80085dc:	091b      	lsrs	r3, r3, #4
 80085de:	009a      	lsls	r2, r3, #2
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f001 fc45 	bl	8009e74 <DMA_CalcBaseAndBitshift>
 80085ea:	4603      	mov	r3, r0
 80085ec:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80085f2:	f003 031f 	and.w	r3, r3, #31
 80085f6:	2201      	movs	r2, #1
 80085f8:	409a      	lsls	r2, r3
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	605a      	str	r2, [r3, #4]
 80085fe:	e008      	b.n	8008612 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2240      	movs	r2, #64	@ 0x40
 8008604:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2203      	movs	r2, #3
 800860a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800860e:	2301      	movs	r3, #1
 8008610:	e0b7      	b.n	8008782 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4a5f      	ldr	r2, [pc, #380]	@ (8008794 <HAL_DMA_Init+0x650>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d072      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4a5d      	ldr	r2, [pc, #372]	@ (8008798 <HAL_DMA_Init+0x654>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d06d      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a5c      	ldr	r2, [pc, #368]	@ (800879c <HAL_DMA_Init+0x658>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d068      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4a5a      	ldr	r2, [pc, #360]	@ (80087a0 <HAL_DMA_Init+0x65c>)
 8008636:	4293      	cmp	r3, r2
 8008638:	d063      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	4a59      	ldr	r2, [pc, #356]	@ (80087a4 <HAL_DMA_Init+0x660>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d05e      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	4a57      	ldr	r2, [pc, #348]	@ (80087a8 <HAL_DMA_Init+0x664>)
 800864a:	4293      	cmp	r3, r2
 800864c:	d059      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	4a56      	ldr	r2, [pc, #344]	@ (80087ac <HAL_DMA_Init+0x668>)
 8008654:	4293      	cmp	r3, r2
 8008656:	d054      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4a54      	ldr	r2, [pc, #336]	@ (80087b0 <HAL_DMA_Init+0x66c>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d04f      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	4a53      	ldr	r2, [pc, #332]	@ (80087b4 <HAL_DMA_Init+0x670>)
 8008668:	4293      	cmp	r3, r2
 800866a:	d04a      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	4a51      	ldr	r2, [pc, #324]	@ (80087b8 <HAL_DMA_Init+0x674>)
 8008672:	4293      	cmp	r3, r2
 8008674:	d045      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4a50      	ldr	r2, [pc, #320]	@ (80087bc <HAL_DMA_Init+0x678>)
 800867c:	4293      	cmp	r3, r2
 800867e:	d040      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4a4e      	ldr	r2, [pc, #312]	@ (80087c0 <HAL_DMA_Init+0x67c>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d03b      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	4a4d      	ldr	r2, [pc, #308]	@ (80087c4 <HAL_DMA_Init+0x680>)
 8008690:	4293      	cmp	r3, r2
 8008692:	d036      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4a4b      	ldr	r2, [pc, #300]	@ (80087c8 <HAL_DMA_Init+0x684>)
 800869a:	4293      	cmp	r3, r2
 800869c:	d031      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	4a4a      	ldr	r2, [pc, #296]	@ (80087cc <HAL_DMA_Init+0x688>)
 80086a4:	4293      	cmp	r3, r2
 80086a6:	d02c      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	4a48      	ldr	r2, [pc, #288]	@ (80087d0 <HAL_DMA_Init+0x68c>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d027      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	4a47      	ldr	r2, [pc, #284]	@ (80087d4 <HAL_DMA_Init+0x690>)
 80086b8:	4293      	cmp	r3, r2
 80086ba:	d022      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4a45      	ldr	r2, [pc, #276]	@ (80087d8 <HAL_DMA_Init+0x694>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d01d      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a44      	ldr	r2, [pc, #272]	@ (80087dc <HAL_DMA_Init+0x698>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d018      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4a42      	ldr	r2, [pc, #264]	@ (80087e0 <HAL_DMA_Init+0x69c>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d013      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4a41      	ldr	r2, [pc, #260]	@ (80087e4 <HAL_DMA_Init+0x6a0>)
 80086e0:	4293      	cmp	r3, r2
 80086e2:	d00e      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a3f      	ldr	r2, [pc, #252]	@ (80087e8 <HAL_DMA_Init+0x6a4>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d009      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4a3e      	ldr	r2, [pc, #248]	@ (80087ec <HAL_DMA_Init+0x6a8>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d004      	beq.n	8008702 <HAL_DMA_Init+0x5be>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4a3c      	ldr	r2, [pc, #240]	@ (80087f0 <HAL_DMA_Init+0x6ac>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	d101      	bne.n	8008706 <HAL_DMA_Init+0x5c2>
 8008702:	2301      	movs	r3, #1
 8008704:	e000      	b.n	8008708 <HAL_DMA_Init+0x5c4>
 8008706:	2300      	movs	r3, #0
 8008708:	2b00      	cmp	r3, #0
 800870a:	d032      	beq.n	8008772 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800870c:	6878      	ldr	r0, [r7, #4]
 800870e:	f001 fcdf 	bl	800a0d0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	689b      	ldr	r3, [r3, #8]
 8008716:	2b80      	cmp	r3, #128	@ 0x80
 8008718:	d102      	bne.n	8008720 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2200      	movs	r2, #0
 800871e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	685a      	ldr	r2, [r3, #4]
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008728:	b2d2      	uxtb	r2, r2
 800872a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008730:	687a      	ldr	r2, [r7, #4]
 8008732:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008734:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	685b      	ldr	r3, [r3, #4]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d010      	beq.n	8008760 <HAL_DMA_Init+0x61c>
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	685b      	ldr	r3, [r3, #4]
 8008742:	2b08      	cmp	r3, #8
 8008744:	d80c      	bhi.n	8008760 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	f001 fd5c 	bl	800a204 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008750:	2200      	movs	r2, #0
 8008752:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008758:	687a      	ldr	r2, [r7, #4]
 800875a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800875c:	605a      	str	r2, [r3, #4]
 800875e:	e008      	b.n	8008772 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2200      	movs	r2, #0
 8008764:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2200      	movs	r2, #0
 800876a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2200      	movs	r2, #0
 8008770:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2200      	movs	r2, #0
 8008776:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2201      	movs	r2, #1
 800877c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8008780:	2300      	movs	r3, #0
}
 8008782:	4618      	mov	r0, r3
 8008784:	3718      	adds	r7, #24
 8008786:	46bd      	mov	sp, r7
 8008788:	bd80      	pop	{r7, pc}
 800878a:	bf00      	nop
 800878c:	a7fdabf8 	.word	0xa7fdabf8
 8008790:	cccccccd 	.word	0xcccccccd
 8008794:	40020010 	.word	0x40020010
 8008798:	40020028 	.word	0x40020028
 800879c:	40020040 	.word	0x40020040
 80087a0:	40020058 	.word	0x40020058
 80087a4:	40020070 	.word	0x40020070
 80087a8:	40020088 	.word	0x40020088
 80087ac:	400200a0 	.word	0x400200a0
 80087b0:	400200b8 	.word	0x400200b8
 80087b4:	40020410 	.word	0x40020410
 80087b8:	40020428 	.word	0x40020428
 80087bc:	40020440 	.word	0x40020440
 80087c0:	40020458 	.word	0x40020458
 80087c4:	40020470 	.word	0x40020470
 80087c8:	40020488 	.word	0x40020488
 80087cc:	400204a0 	.word	0x400204a0
 80087d0:	400204b8 	.word	0x400204b8
 80087d4:	58025408 	.word	0x58025408
 80087d8:	5802541c 	.word	0x5802541c
 80087dc:	58025430 	.word	0x58025430
 80087e0:	58025444 	.word	0x58025444
 80087e4:	58025458 	.word	0x58025458
 80087e8:	5802546c 	.word	0x5802546c
 80087ec:	58025480 	.word	0x58025480
 80087f0:	58025494 	.word	0x58025494

080087f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b086      	sub	sp, #24
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	60f8      	str	r0, [r7, #12]
 80087fc:	60b9      	str	r1, [r7, #8]
 80087fe:	607a      	str	r2, [r7, #4]
 8008800:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008802:	2300      	movs	r3, #0
 8008804:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d101      	bne.n	8008810 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800880c:	2301      	movs	r3, #1
 800880e:	e226      	b.n	8008c5e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008816:	2b01      	cmp	r3, #1
 8008818:	d101      	bne.n	800881e <HAL_DMA_Start_IT+0x2a>
 800881a:	2302      	movs	r3, #2
 800881c:	e21f      	b.n	8008c5e <HAL_DMA_Start_IT+0x46a>
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	2201      	movs	r2, #1
 8008822:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800882c:	b2db      	uxtb	r3, r3
 800882e:	2b01      	cmp	r3, #1
 8008830:	f040 820a 	bne.w	8008c48 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	2202      	movs	r2, #2
 8008838:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	2200      	movs	r2, #0
 8008840:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4a68      	ldr	r2, [pc, #416]	@ (80089e8 <HAL_DMA_Start_IT+0x1f4>)
 8008848:	4293      	cmp	r3, r2
 800884a:	d04a      	beq.n	80088e2 <HAL_DMA_Start_IT+0xee>
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4a66      	ldr	r2, [pc, #408]	@ (80089ec <HAL_DMA_Start_IT+0x1f8>)
 8008852:	4293      	cmp	r3, r2
 8008854:	d045      	beq.n	80088e2 <HAL_DMA_Start_IT+0xee>
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4a65      	ldr	r2, [pc, #404]	@ (80089f0 <HAL_DMA_Start_IT+0x1fc>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d040      	beq.n	80088e2 <HAL_DMA_Start_IT+0xee>
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	4a63      	ldr	r2, [pc, #396]	@ (80089f4 <HAL_DMA_Start_IT+0x200>)
 8008866:	4293      	cmp	r3, r2
 8008868:	d03b      	beq.n	80088e2 <HAL_DMA_Start_IT+0xee>
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	4a62      	ldr	r2, [pc, #392]	@ (80089f8 <HAL_DMA_Start_IT+0x204>)
 8008870:	4293      	cmp	r3, r2
 8008872:	d036      	beq.n	80088e2 <HAL_DMA_Start_IT+0xee>
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	4a60      	ldr	r2, [pc, #384]	@ (80089fc <HAL_DMA_Start_IT+0x208>)
 800887a:	4293      	cmp	r3, r2
 800887c:	d031      	beq.n	80088e2 <HAL_DMA_Start_IT+0xee>
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	4a5f      	ldr	r2, [pc, #380]	@ (8008a00 <HAL_DMA_Start_IT+0x20c>)
 8008884:	4293      	cmp	r3, r2
 8008886:	d02c      	beq.n	80088e2 <HAL_DMA_Start_IT+0xee>
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	4a5d      	ldr	r2, [pc, #372]	@ (8008a04 <HAL_DMA_Start_IT+0x210>)
 800888e:	4293      	cmp	r3, r2
 8008890:	d027      	beq.n	80088e2 <HAL_DMA_Start_IT+0xee>
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	4a5c      	ldr	r2, [pc, #368]	@ (8008a08 <HAL_DMA_Start_IT+0x214>)
 8008898:	4293      	cmp	r3, r2
 800889a:	d022      	beq.n	80088e2 <HAL_DMA_Start_IT+0xee>
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	4a5a      	ldr	r2, [pc, #360]	@ (8008a0c <HAL_DMA_Start_IT+0x218>)
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d01d      	beq.n	80088e2 <HAL_DMA_Start_IT+0xee>
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	4a59      	ldr	r2, [pc, #356]	@ (8008a10 <HAL_DMA_Start_IT+0x21c>)
 80088ac:	4293      	cmp	r3, r2
 80088ae:	d018      	beq.n	80088e2 <HAL_DMA_Start_IT+0xee>
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	4a57      	ldr	r2, [pc, #348]	@ (8008a14 <HAL_DMA_Start_IT+0x220>)
 80088b6:	4293      	cmp	r3, r2
 80088b8:	d013      	beq.n	80088e2 <HAL_DMA_Start_IT+0xee>
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	4a56      	ldr	r2, [pc, #344]	@ (8008a18 <HAL_DMA_Start_IT+0x224>)
 80088c0:	4293      	cmp	r3, r2
 80088c2:	d00e      	beq.n	80088e2 <HAL_DMA_Start_IT+0xee>
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	4a54      	ldr	r2, [pc, #336]	@ (8008a1c <HAL_DMA_Start_IT+0x228>)
 80088ca:	4293      	cmp	r3, r2
 80088cc:	d009      	beq.n	80088e2 <HAL_DMA_Start_IT+0xee>
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	4a53      	ldr	r2, [pc, #332]	@ (8008a20 <HAL_DMA_Start_IT+0x22c>)
 80088d4:	4293      	cmp	r3, r2
 80088d6:	d004      	beq.n	80088e2 <HAL_DMA_Start_IT+0xee>
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	4a51      	ldr	r2, [pc, #324]	@ (8008a24 <HAL_DMA_Start_IT+0x230>)
 80088de:	4293      	cmp	r3, r2
 80088e0:	d108      	bne.n	80088f4 <HAL_DMA_Start_IT+0x100>
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	681a      	ldr	r2, [r3, #0]
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	f022 0201 	bic.w	r2, r2, #1
 80088f0:	601a      	str	r2, [r3, #0]
 80088f2:	e007      	b.n	8008904 <HAL_DMA_Start_IT+0x110>
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	681a      	ldr	r2, [r3, #0]
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f022 0201 	bic.w	r2, r2, #1
 8008902:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	687a      	ldr	r2, [r7, #4]
 8008908:	68b9      	ldr	r1, [r7, #8]
 800890a:	68f8      	ldr	r0, [r7, #12]
 800890c:	f001 f906 	bl	8009b1c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	4a34      	ldr	r2, [pc, #208]	@ (80089e8 <HAL_DMA_Start_IT+0x1f4>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d04a      	beq.n	80089b0 <HAL_DMA_Start_IT+0x1bc>
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4a33      	ldr	r2, [pc, #204]	@ (80089ec <HAL_DMA_Start_IT+0x1f8>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d045      	beq.n	80089b0 <HAL_DMA_Start_IT+0x1bc>
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a31      	ldr	r2, [pc, #196]	@ (80089f0 <HAL_DMA_Start_IT+0x1fc>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d040      	beq.n	80089b0 <HAL_DMA_Start_IT+0x1bc>
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a30      	ldr	r2, [pc, #192]	@ (80089f4 <HAL_DMA_Start_IT+0x200>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d03b      	beq.n	80089b0 <HAL_DMA_Start_IT+0x1bc>
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a2e      	ldr	r2, [pc, #184]	@ (80089f8 <HAL_DMA_Start_IT+0x204>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d036      	beq.n	80089b0 <HAL_DMA_Start_IT+0x1bc>
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4a2d      	ldr	r2, [pc, #180]	@ (80089fc <HAL_DMA_Start_IT+0x208>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d031      	beq.n	80089b0 <HAL_DMA_Start_IT+0x1bc>
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a2b      	ldr	r2, [pc, #172]	@ (8008a00 <HAL_DMA_Start_IT+0x20c>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d02c      	beq.n	80089b0 <HAL_DMA_Start_IT+0x1bc>
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4a2a      	ldr	r2, [pc, #168]	@ (8008a04 <HAL_DMA_Start_IT+0x210>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d027      	beq.n	80089b0 <HAL_DMA_Start_IT+0x1bc>
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4a28      	ldr	r2, [pc, #160]	@ (8008a08 <HAL_DMA_Start_IT+0x214>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d022      	beq.n	80089b0 <HAL_DMA_Start_IT+0x1bc>
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4a27      	ldr	r2, [pc, #156]	@ (8008a0c <HAL_DMA_Start_IT+0x218>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d01d      	beq.n	80089b0 <HAL_DMA_Start_IT+0x1bc>
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4a25      	ldr	r2, [pc, #148]	@ (8008a10 <HAL_DMA_Start_IT+0x21c>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d018      	beq.n	80089b0 <HAL_DMA_Start_IT+0x1bc>
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	4a24      	ldr	r2, [pc, #144]	@ (8008a14 <HAL_DMA_Start_IT+0x220>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d013      	beq.n	80089b0 <HAL_DMA_Start_IT+0x1bc>
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4a22      	ldr	r2, [pc, #136]	@ (8008a18 <HAL_DMA_Start_IT+0x224>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d00e      	beq.n	80089b0 <HAL_DMA_Start_IT+0x1bc>
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	4a21      	ldr	r2, [pc, #132]	@ (8008a1c <HAL_DMA_Start_IT+0x228>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d009      	beq.n	80089b0 <HAL_DMA_Start_IT+0x1bc>
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	4a1f      	ldr	r2, [pc, #124]	@ (8008a20 <HAL_DMA_Start_IT+0x22c>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d004      	beq.n	80089b0 <HAL_DMA_Start_IT+0x1bc>
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	4a1e      	ldr	r2, [pc, #120]	@ (8008a24 <HAL_DMA_Start_IT+0x230>)
 80089ac:	4293      	cmp	r3, r2
 80089ae:	d101      	bne.n	80089b4 <HAL_DMA_Start_IT+0x1c0>
 80089b0:	2301      	movs	r3, #1
 80089b2:	e000      	b.n	80089b6 <HAL_DMA_Start_IT+0x1c2>
 80089b4:	2300      	movs	r3, #0
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d036      	beq.n	8008a28 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f023 021e 	bic.w	r2, r3, #30
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	f042 0216 	orr.w	r2, r2, #22
 80089cc:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d03e      	beq.n	8008a54 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	681a      	ldr	r2, [r3, #0]
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f042 0208 	orr.w	r2, r2, #8
 80089e4:	601a      	str	r2, [r3, #0]
 80089e6:	e035      	b.n	8008a54 <HAL_DMA_Start_IT+0x260>
 80089e8:	40020010 	.word	0x40020010
 80089ec:	40020028 	.word	0x40020028
 80089f0:	40020040 	.word	0x40020040
 80089f4:	40020058 	.word	0x40020058
 80089f8:	40020070 	.word	0x40020070
 80089fc:	40020088 	.word	0x40020088
 8008a00:	400200a0 	.word	0x400200a0
 8008a04:	400200b8 	.word	0x400200b8
 8008a08:	40020410 	.word	0x40020410
 8008a0c:	40020428 	.word	0x40020428
 8008a10:	40020440 	.word	0x40020440
 8008a14:	40020458 	.word	0x40020458
 8008a18:	40020470 	.word	0x40020470
 8008a1c:	40020488 	.word	0x40020488
 8008a20:	400204a0 	.word	0x400204a0
 8008a24:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f023 020e 	bic.w	r2, r3, #14
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f042 020a 	orr.w	r2, r2, #10
 8008a3a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d007      	beq.n	8008a54 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	681a      	ldr	r2, [r3, #0]
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	f042 0204 	orr.w	r2, r2, #4
 8008a52:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	4a83      	ldr	r2, [pc, #524]	@ (8008c68 <HAL_DMA_Start_IT+0x474>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d072      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	4a82      	ldr	r2, [pc, #520]	@ (8008c6c <HAL_DMA_Start_IT+0x478>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d06d      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	4a80      	ldr	r2, [pc, #512]	@ (8008c70 <HAL_DMA_Start_IT+0x47c>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d068      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	4a7f      	ldr	r2, [pc, #508]	@ (8008c74 <HAL_DMA_Start_IT+0x480>)
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d063      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	4a7d      	ldr	r2, [pc, #500]	@ (8008c78 <HAL_DMA_Start_IT+0x484>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d05e      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	4a7c      	ldr	r2, [pc, #496]	@ (8008c7c <HAL_DMA_Start_IT+0x488>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d059      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	4a7a      	ldr	r2, [pc, #488]	@ (8008c80 <HAL_DMA_Start_IT+0x48c>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d054      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	4a79      	ldr	r2, [pc, #484]	@ (8008c84 <HAL_DMA_Start_IT+0x490>)
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d04f      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4a77      	ldr	r2, [pc, #476]	@ (8008c88 <HAL_DMA_Start_IT+0x494>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d04a      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	4a76      	ldr	r2, [pc, #472]	@ (8008c8c <HAL_DMA_Start_IT+0x498>)
 8008ab4:	4293      	cmp	r3, r2
 8008ab6:	d045      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	4a74      	ldr	r2, [pc, #464]	@ (8008c90 <HAL_DMA_Start_IT+0x49c>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d040      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	4a73      	ldr	r2, [pc, #460]	@ (8008c94 <HAL_DMA_Start_IT+0x4a0>)
 8008ac8:	4293      	cmp	r3, r2
 8008aca:	d03b      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	4a71      	ldr	r2, [pc, #452]	@ (8008c98 <HAL_DMA_Start_IT+0x4a4>)
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d036      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	4a70      	ldr	r2, [pc, #448]	@ (8008c9c <HAL_DMA_Start_IT+0x4a8>)
 8008adc:	4293      	cmp	r3, r2
 8008ade:	d031      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	4a6e      	ldr	r2, [pc, #440]	@ (8008ca0 <HAL_DMA_Start_IT+0x4ac>)
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d02c      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	4a6d      	ldr	r2, [pc, #436]	@ (8008ca4 <HAL_DMA_Start_IT+0x4b0>)
 8008af0:	4293      	cmp	r3, r2
 8008af2:	d027      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	4a6b      	ldr	r2, [pc, #428]	@ (8008ca8 <HAL_DMA_Start_IT+0x4b4>)
 8008afa:	4293      	cmp	r3, r2
 8008afc:	d022      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	4a6a      	ldr	r2, [pc, #424]	@ (8008cac <HAL_DMA_Start_IT+0x4b8>)
 8008b04:	4293      	cmp	r3, r2
 8008b06:	d01d      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	4a68      	ldr	r2, [pc, #416]	@ (8008cb0 <HAL_DMA_Start_IT+0x4bc>)
 8008b0e:	4293      	cmp	r3, r2
 8008b10:	d018      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	4a67      	ldr	r2, [pc, #412]	@ (8008cb4 <HAL_DMA_Start_IT+0x4c0>)
 8008b18:	4293      	cmp	r3, r2
 8008b1a:	d013      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	4a65      	ldr	r2, [pc, #404]	@ (8008cb8 <HAL_DMA_Start_IT+0x4c4>)
 8008b22:	4293      	cmp	r3, r2
 8008b24:	d00e      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	4a64      	ldr	r2, [pc, #400]	@ (8008cbc <HAL_DMA_Start_IT+0x4c8>)
 8008b2c:	4293      	cmp	r3, r2
 8008b2e:	d009      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	4a62      	ldr	r2, [pc, #392]	@ (8008cc0 <HAL_DMA_Start_IT+0x4cc>)
 8008b36:	4293      	cmp	r3, r2
 8008b38:	d004      	beq.n	8008b44 <HAL_DMA_Start_IT+0x350>
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	4a61      	ldr	r2, [pc, #388]	@ (8008cc4 <HAL_DMA_Start_IT+0x4d0>)
 8008b40:	4293      	cmp	r3, r2
 8008b42:	d101      	bne.n	8008b48 <HAL_DMA_Start_IT+0x354>
 8008b44:	2301      	movs	r3, #1
 8008b46:	e000      	b.n	8008b4a <HAL_DMA_Start_IT+0x356>
 8008b48:	2300      	movs	r3, #0
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d01a      	beq.n	8008b84 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d007      	beq.n	8008b6c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b60:	681a      	ldr	r2, [r3, #0]
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b66:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008b6a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d007      	beq.n	8008b84 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b78:	681a      	ldr	r2, [r3, #0]
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b7e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008b82:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	4a37      	ldr	r2, [pc, #220]	@ (8008c68 <HAL_DMA_Start_IT+0x474>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d04a      	beq.n	8008c24 <HAL_DMA_Start_IT+0x430>
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	4a36      	ldr	r2, [pc, #216]	@ (8008c6c <HAL_DMA_Start_IT+0x478>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d045      	beq.n	8008c24 <HAL_DMA_Start_IT+0x430>
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	4a34      	ldr	r2, [pc, #208]	@ (8008c70 <HAL_DMA_Start_IT+0x47c>)
 8008b9e:	4293      	cmp	r3, r2
 8008ba0:	d040      	beq.n	8008c24 <HAL_DMA_Start_IT+0x430>
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	4a33      	ldr	r2, [pc, #204]	@ (8008c74 <HAL_DMA_Start_IT+0x480>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d03b      	beq.n	8008c24 <HAL_DMA_Start_IT+0x430>
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	4a31      	ldr	r2, [pc, #196]	@ (8008c78 <HAL_DMA_Start_IT+0x484>)
 8008bb2:	4293      	cmp	r3, r2
 8008bb4:	d036      	beq.n	8008c24 <HAL_DMA_Start_IT+0x430>
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	4a30      	ldr	r2, [pc, #192]	@ (8008c7c <HAL_DMA_Start_IT+0x488>)
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	d031      	beq.n	8008c24 <HAL_DMA_Start_IT+0x430>
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	4a2e      	ldr	r2, [pc, #184]	@ (8008c80 <HAL_DMA_Start_IT+0x48c>)
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d02c      	beq.n	8008c24 <HAL_DMA_Start_IT+0x430>
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	4a2d      	ldr	r2, [pc, #180]	@ (8008c84 <HAL_DMA_Start_IT+0x490>)
 8008bd0:	4293      	cmp	r3, r2
 8008bd2:	d027      	beq.n	8008c24 <HAL_DMA_Start_IT+0x430>
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	4a2b      	ldr	r2, [pc, #172]	@ (8008c88 <HAL_DMA_Start_IT+0x494>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d022      	beq.n	8008c24 <HAL_DMA_Start_IT+0x430>
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	4a2a      	ldr	r2, [pc, #168]	@ (8008c8c <HAL_DMA_Start_IT+0x498>)
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d01d      	beq.n	8008c24 <HAL_DMA_Start_IT+0x430>
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	4a28      	ldr	r2, [pc, #160]	@ (8008c90 <HAL_DMA_Start_IT+0x49c>)
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d018      	beq.n	8008c24 <HAL_DMA_Start_IT+0x430>
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	4a27      	ldr	r2, [pc, #156]	@ (8008c94 <HAL_DMA_Start_IT+0x4a0>)
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d013      	beq.n	8008c24 <HAL_DMA_Start_IT+0x430>
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	4a25      	ldr	r2, [pc, #148]	@ (8008c98 <HAL_DMA_Start_IT+0x4a4>)
 8008c02:	4293      	cmp	r3, r2
 8008c04:	d00e      	beq.n	8008c24 <HAL_DMA_Start_IT+0x430>
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	4a24      	ldr	r2, [pc, #144]	@ (8008c9c <HAL_DMA_Start_IT+0x4a8>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d009      	beq.n	8008c24 <HAL_DMA_Start_IT+0x430>
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	4a22      	ldr	r2, [pc, #136]	@ (8008ca0 <HAL_DMA_Start_IT+0x4ac>)
 8008c16:	4293      	cmp	r3, r2
 8008c18:	d004      	beq.n	8008c24 <HAL_DMA_Start_IT+0x430>
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	4a21      	ldr	r2, [pc, #132]	@ (8008ca4 <HAL_DMA_Start_IT+0x4b0>)
 8008c20:	4293      	cmp	r3, r2
 8008c22:	d108      	bne.n	8008c36 <HAL_DMA_Start_IT+0x442>
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	681a      	ldr	r2, [r3, #0]
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f042 0201 	orr.w	r2, r2, #1
 8008c32:	601a      	str	r2, [r3, #0]
 8008c34:	e012      	b.n	8008c5c <HAL_DMA_Start_IT+0x468>
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	681a      	ldr	r2, [r3, #0]
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	f042 0201 	orr.w	r2, r2, #1
 8008c44:	601a      	str	r2, [r3, #0]
 8008c46:	e009      	b.n	8008c5c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008c4e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	2200      	movs	r2, #0
 8008c54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8008c58:	2301      	movs	r3, #1
 8008c5a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8008c5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c5e:	4618      	mov	r0, r3
 8008c60:	3718      	adds	r7, #24
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd80      	pop	{r7, pc}
 8008c66:	bf00      	nop
 8008c68:	40020010 	.word	0x40020010
 8008c6c:	40020028 	.word	0x40020028
 8008c70:	40020040 	.word	0x40020040
 8008c74:	40020058 	.word	0x40020058
 8008c78:	40020070 	.word	0x40020070
 8008c7c:	40020088 	.word	0x40020088
 8008c80:	400200a0 	.word	0x400200a0
 8008c84:	400200b8 	.word	0x400200b8
 8008c88:	40020410 	.word	0x40020410
 8008c8c:	40020428 	.word	0x40020428
 8008c90:	40020440 	.word	0x40020440
 8008c94:	40020458 	.word	0x40020458
 8008c98:	40020470 	.word	0x40020470
 8008c9c:	40020488 	.word	0x40020488
 8008ca0:	400204a0 	.word	0x400204a0
 8008ca4:	400204b8 	.word	0x400204b8
 8008ca8:	58025408 	.word	0x58025408
 8008cac:	5802541c 	.word	0x5802541c
 8008cb0:	58025430 	.word	0x58025430
 8008cb4:	58025444 	.word	0x58025444
 8008cb8:	58025458 	.word	0x58025458
 8008cbc:	5802546c 	.word	0x5802546c
 8008cc0:	58025480 	.word	0x58025480
 8008cc4:	58025494 	.word	0x58025494

08008cc8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b08a      	sub	sp, #40	@ 0x28
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008cd4:	4b67      	ldr	r3, [pc, #412]	@ (8008e74 <HAL_DMA_IRQHandler+0x1ac>)
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	4a67      	ldr	r2, [pc, #412]	@ (8008e78 <HAL_DMA_IRQHandler+0x1b0>)
 8008cda:	fba2 2303 	umull	r2, r3, r2, r3
 8008cde:	0a9b      	lsrs	r3, r3, #10
 8008ce0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ce6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cec:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8008cee:	6a3b      	ldr	r3, [r7, #32]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8008cf4:	69fb      	ldr	r3, [r7, #28]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	4a5f      	ldr	r2, [pc, #380]	@ (8008e7c <HAL_DMA_IRQHandler+0x1b4>)
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d04a      	beq.n	8008d9a <HAL_DMA_IRQHandler+0xd2>
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4a5d      	ldr	r2, [pc, #372]	@ (8008e80 <HAL_DMA_IRQHandler+0x1b8>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d045      	beq.n	8008d9a <HAL_DMA_IRQHandler+0xd2>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	4a5c      	ldr	r2, [pc, #368]	@ (8008e84 <HAL_DMA_IRQHandler+0x1bc>)
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d040      	beq.n	8008d9a <HAL_DMA_IRQHandler+0xd2>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4a5a      	ldr	r2, [pc, #360]	@ (8008e88 <HAL_DMA_IRQHandler+0x1c0>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d03b      	beq.n	8008d9a <HAL_DMA_IRQHandler+0xd2>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4a59      	ldr	r2, [pc, #356]	@ (8008e8c <HAL_DMA_IRQHandler+0x1c4>)
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	d036      	beq.n	8008d9a <HAL_DMA_IRQHandler+0xd2>
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4a57      	ldr	r2, [pc, #348]	@ (8008e90 <HAL_DMA_IRQHandler+0x1c8>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d031      	beq.n	8008d9a <HAL_DMA_IRQHandler+0xd2>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	4a56      	ldr	r2, [pc, #344]	@ (8008e94 <HAL_DMA_IRQHandler+0x1cc>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d02c      	beq.n	8008d9a <HAL_DMA_IRQHandler+0xd2>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	4a54      	ldr	r2, [pc, #336]	@ (8008e98 <HAL_DMA_IRQHandler+0x1d0>)
 8008d46:	4293      	cmp	r3, r2
 8008d48:	d027      	beq.n	8008d9a <HAL_DMA_IRQHandler+0xd2>
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	4a53      	ldr	r2, [pc, #332]	@ (8008e9c <HAL_DMA_IRQHandler+0x1d4>)
 8008d50:	4293      	cmp	r3, r2
 8008d52:	d022      	beq.n	8008d9a <HAL_DMA_IRQHandler+0xd2>
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	4a51      	ldr	r2, [pc, #324]	@ (8008ea0 <HAL_DMA_IRQHandler+0x1d8>)
 8008d5a:	4293      	cmp	r3, r2
 8008d5c:	d01d      	beq.n	8008d9a <HAL_DMA_IRQHandler+0xd2>
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	4a50      	ldr	r2, [pc, #320]	@ (8008ea4 <HAL_DMA_IRQHandler+0x1dc>)
 8008d64:	4293      	cmp	r3, r2
 8008d66:	d018      	beq.n	8008d9a <HAL_DMA_IRQHandler+0xd2>
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	4a4e      	ldr	r2, [pc, #312]	@ (8008ea8 <HAL_DMA_IRQHandler+0x1e0>)
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	d013      	beq.n	8008d9a <HAL_DMA_IRQHandler+0xd2>
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	4a4d      	ldr	r2, [pc, #308]	@ (8008eac <HAL_DMA_IRQHandler+0x1e4>)
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d00e      	beq.n	8008d9a <HAL_DMA_IRQHandler+0xd2>
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	4a4b      	ldr	r2, [pc, #300]	@ (8008eb0 <HAL_DMA_IRQHandler+0x1e8>)
 8008d82:	4293      	cmp	r3, r2
 8008d84:	d009      	beq.n	8008d9a <HAL_DMA_IRQHandler+0xd2>
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	4a4a      	ldr	r2, [pc, #296]	@ (8008eb4 <HAL_DMA_IRQHandler+0x1ec>)
 8008d8c:	4293      	cmp	r3, r2
 8008d8e:	d004      	beq.n	8008d9a <HAL_DMA_IRQHandler+0xd2>
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	4a48      	ldr	r2, [pc, #288]	@ (8008eb8 <HAL_DMA_IRQHandler+0x1f0>)
 8008d96:	4293      	cmp	r3, r2
 8008d98:	d101      	bne.n	8008d9e <HAL_DMA_IRQHandler+0xd6>
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	e000      	b.n	8008da0 <HAL_DMA_IRQHandler+0xd8>
 8008d9e:	2300      	movs	r3, #0
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	f000 842b 	beq.w	80095fc <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008daa:	f003 031f 	and.w	r3, r3, #31
 8008dae:	2208      	movs	r2, #8
 8008db0:	409a      	lsls	r2, r3
 8008db2:	69bb      	ldr	r3, [r7, #24]
 8008db4:	4013      	ands	r3, r2
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	f000 80a2 	beq.w	8008f00 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	4a2e      	ldr	r2, [pc, #184]	@ (8008e7c <HAL_DMA_IRQHandler+0x1b4>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d04a      	beq.n	8008e5c <HAL_DMA_IRQHandler+0x194>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	4a2d      	ldr	r2, [pc, #180]	@ (8008e80 <HAL_DMA_IRQHandler+0x1b8>)
 8008dcc:	4293      	cmp	r3, r2
 8008dce:	d045      	beq.n	8008e5c <HAL_DMA_IRQHandler+0x194>
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	4a2b      	ldr	r2, [pc, #172]	@ (8008e84 <HAL_DMA_IRQHandler+0x1bc>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d040      	beq.n	8008e5c <HAL_DMA_IRQHandler+0x194>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4a2a      	ldr	r2, [pc, #168]	@ (8008e88 <HAL_DMA_IRQHandler+0x1c0>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d03b      	beq.n	8008e5c <HAL_DMA_IRQHandler+0x194>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	4a28      	ldr	r2, [pc, #160]	@ (8008e8c <HAL_DMA_IRQHandler+0x1c4>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d036      	beq.n	8008e5c <HAL_DMA_IRQHandler+0x194>
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	4a27      	ldr	r2, [pc, #156]	@ (8008e90 <HAL_DMA_IRQHandler+0x1c8>)
 8008df4:	4293      	cmp	r3, r2
 8008df6:	d031      	beq.n	8008e5c <HAL_DMA_IRQHandler+0x194>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	4a25      	ldr	r2, [pc, #148]	@ (8008e94 <HAL_DMA_IRQHandler+0x1cc>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d02c      	beq.n	8008e5c <HAL_DMA_IRQHandler+0x194>
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	4a24      	ldr	r2, [pc, #144]	@ (8008e98 <HAL_DMA_IRQHandler+0x1d0>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d027      	beq.n	8008e5c <HAL_DMA_IRQHandler+0x194>
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	4a22      	ldr	r2, [pc, #136]	@ (8008e9c <HAL_DMA_IRQHandler+0x1d4>)
 8008e12:	4293      	cmp	r3, r2
 8008e14:	d022      	beq.n	8008e5c <HAL_DMA_IRQHandler+0x194>
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	4a21      	ldr	r2, [pc, #132]	@ (8008ea0 <HAL_DMA_IRQHandler+0x1d8>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d01d      	beq.n	8008e5c <HAL_DMA_IRQHandler+0x194>
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	4a1f      	ldr	r2, [pc, #124]	@ (8008ea4 <HAL_DMA_IRQHandler+0x1dc>)
 8008e26:	4293      	cmp	r3, r2
 8008e28:	d018      	beq.n	8008e5c <HAL_DMA_IRQHandler+0x194>
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4a1e      	ldr	r2, [pc, #120]	@ (8008ea8 <HAL_DMA_IRQHandler+0x1e0>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	d013      	beq.n	8008e5c <HAL_DMA_IRQHandler+0x194>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	4a1c      	ldr	r2, [pc, #112]	@ (8008eac <HAL_DMA_IRQHandler+0x1e4>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d00e      	beq.n	8008e5c <HAL_DMA_IRQHandler+0x194>
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	4a1b      	ldr	r2, [pc, #108]	@ (8008eb0 <HAL_DMA_IRQHandler+0x1e8>)
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d009      	beq.n	8008e5c <HAL_DMA_IRQHandler+0x194>
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	4a19      	ldr	r2, [pc, #100]	@ (8008eb4 <HAL_DMA_IRQHandler+0x1ec>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d004      	beq.n	8008e5c <HAL_DMA_IRQHandler+0x194>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	4a18      	ldr	r2, [pc, #96]	@ (8008eb8 <HAL_DMA_IRQHandler+0x1f0>)
 8008e58:	4293      	cmp	r3, r2
 8008e5a:	d12f      	bne.n	8008ebc <HAL_DMA_IRQHandler+0x1f4>
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f003 0304 	and.w	r3, r3, #4
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	bf14      	ite	ne
 8008e6a:	2301      	movne	r3, #1
 8008e6c:	2300      	moveq	r3, #0
 8008e6e:	b2db      	uxtb	r3, r3
 8008e70:	e02e      	b.n	8008ed0 <HAL_DMA_IRQHandler+0x208>
 8008e72:	bf00      	nop
 8008e74:	24000038 	.word	0x24000038
 8008e78:	1b4e81b5 	.word	0x1b4e81b5
 8008e7c:	40020010 	.word	0x40020010
 8008e80:	40020028 	.word	0x40020028
 8008e84:	40020040 	.word	0x40020040
 8008e88:	40020058 	.word	0x40020058
 8008e8c:	40020070 	.word	0x40020070
 8008e90:	40020088 	.word	0x40020088
 8008e94:	400200a0 	.word	0x400200a0
 8008e98:	400200b8 	.word	0x400200b8
 8008e9c:	40020410 	.word	0x40020410
 8008ea0:	40020428 	.word	0x40020428
 8008ea4:	40020440 	.word	0x40020440
 8008ea8:	40020458 	.word	0x40020458
 8008eac:	40020470 	.word	0x40020470
 8008eb0:	40020488 	.word	0x40020488
 8008eb4:	400204a0 	.word	0x400204a0
 8008eb8:	400204b8 	.word	0x400204b8
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	f003 0308 	and.w	r3, r3, #8
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	bf14      	ite	ne
 8008eca:	2301      	movne	r3, #1
 8008ecc:	2300      	moveq	r3, #0
 8008ece:	b2db      	uxtb	r3, r3
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d015      	beq.n	8008f00 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	681a      	ldr	r2, [r3, #0]
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	f022 0204 	bic.w	r2, r2, #4
 8008ee2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ee8:	f003 031f 	and.w	r3, r3, #31
 8008eec:	2208      	movs	r2, #8
 8008eee:	409a      	lsls	r2, r3
 8008ef0:	6a3b      	ldr	r3, [r7, #32]
 8008ef2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ef8:	f043 0201 	orr.w	r2, r3, #1
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f04:	f003 031f 	and.w	r3, r3, #31
 8008f08:	69ba      	ldr	r2, [r7, #24]
 8008f0a:	fa22 f303 	lsr.w	r3, r2, r3
 8008f0e:	f003 0301 	and.w	r3, r3, #1
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d06e      	beq.n	8008ff4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	4a69      	ldr	r2, [pc, #420]	@ (80090c0 <HAL_DMA_IRQHandler+0x3f8>)
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	d04a      	beq.n	8008fb6 <HAL_DMA_IRQHandler+0x2ee>
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	4a67      	ldr	r2, [pc, #412]	@ (80090c4 <HAL_DMA_IRQHandler+0x3fc>)
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d045      	beq.n	8008fb6 <HAL_DMA_IRQHandler+0x2ee>
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	4a66      	ldr	r2, [pc, #408]	@ (80090c8 <HAL_DMA_IRQHandler+0x400>)
 8008f30:	4293      	cmp	r3, r2
 8008f32:	d040      	beq.n	8008fb6 <HAL_DMA_IRQHandler+0x2ee>
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	4a64      	ldr	r2, [pc, #400]	@ (80090cc <HAL_DMA_IRQHandler+0x404>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d03b      	beq.n	8008fb6 <HAL_DMA_IRQHandler+0x2ee>
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4a63      	ldr	r2, [pc, #396]	@ (80090d0 <HAL_DMA_IRQHandler+0x408>)
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d036      	beq.n	8008fb6 <HAL_DMA_IRQHandler+0x2ee>
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	4a61      	ldr	r2, [pc, #388]	@ (80090d4 <HAL_DMA_IRQHandler+0x40c>)
 8008f4e:	4293      	cmp	r3, r2
 8008f50:	d031      	beq.n	8008fb6 <HAL_DMA_IRQHandler+0x2ee>
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	4a60      	ldr	r2, [pc, #384]	@ (80090d8 <HAL_DMA_IRQHandler+0x410>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d02c      	beq.n	8008fb6 <HAL_DMA_IRQHandler+0x2ee>
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	4a5e      	ldr	r2, [pc, #376]	@ (80090dc <HAL_DMA_IRQHandler+0x414>)
 8008f62:	4293      	cmp	r3, r2
 8008f64:	d027      	beq.n	8008fb6 <HAL_DMA_IRQHandler+0x2ee>
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	4a5d      	ldr	r2, [pc, #372]	@ (80090e0 <HAL_DMA_IRQHandler+0x418>)
 8008f6c:	4293      	cmp	r3, r2
 8008f6e:	d022      	beq.n	8008fb6 <HAL_DMA_IRQHandler+0x2ee>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	4a5b      	ldr	r2, [pc, #364]	@ (80090e4 <HAL_DMA_IRQHandler+0x41c>)
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d01d      	beq.n	8008fb6 <HAL_DMA_IRQHandler+0x2ee>
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	4a5a      	ldr	r2, [pc, #360]	@ (80090e8 <HAL_DMA_IRQHandler+0x420>)
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d018      	beq.n	8008fb6 <HAL_DMA_IRQHandler+0x2ee>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	4a58      	ldr	r2, [pc, #352]	@ (80090ec <HAL_DMA_IRQHandler+0x424>)
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	d013      	beq.n	8008fb6 <HAL_DMA_IRQHandler+0x2ee>
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	4a57      	ldr	r2, [pc, #348]	@ (80090f0 <HAL_DMA_IRQHandler+0x428>)
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d00e      	beq.n	8008fb6 <HAL_DMA_IRQHandler+0x2ee>
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	4a55      	ldr	r2, [pc, #340]	@ (80090f4 <HAL_DMA_IRQHandler+0x42c>)
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	d009      	beq.n	8008fb6 <HAL_DMA_IRQHandler+0x2ee>
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	4a54      	ldr	r2, [pc, #336]	@ (80090f8 <HAL_DMA_IRQHandler+0x430>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d004      	beq.n	8008fb6 <HAL_DMA_IRQHandler+0x2ee>
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	4a52      	ldr	r2, [pc, #328]	@ (80090fc <HAL_DMA_IRQHandler+0x434>)
 8008fb2:	4293      	cmp	r3, r2
 8008fb4:	d10a      	bne.n	8008fcc <HAL_DMA_IRQHandler+0x304>
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	695b      	ldr	r3, [r3, #20]
 8008fbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	bf14      	ite	ne
 8008fc4:	2301      	movne	r3, #1
 8008fc6:	2300      	moveq	r3, #0
 8008fc8:	b2db      	uxtb	r3, r3
 8008fca:	e003      	b.n	8008fd4 <HAL_DMA_IRQHandler+0x30c>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d00d      	beq.n	8008ff4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008fdc:	f003 031f 	and.w	r3, r3, #31
 8008fe0:	2201      	movs	r2, #1
 8008fe2:	409a      	lsls	r2, r3
 8008fe4:	6a3b      	ldr	r3, [r7, #32]
 8008fe6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fec:	f043 0202 	orr.w	r2, r3, #2
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ff8:	f003 031f 	and.w	r3, r3, #31
 8008ffc:	2204      	movs	r2, #4
 8008ffe:	409a      	lsls	r2, r3
 8009000:	69bb      	ldr	r3, [r7, #24]
 8009002:	4013      	ands	r3, r2
 8009004:	2b00      	cmp	r3, #0
 8009006:	f000 808f 	beq.w	8009128 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	4a2c      	ldr	r2, [pc, #176]	@ (80090c0 <HAL_DMA_IRQHandler+0x3f8>)
 8009010:	4293      	cmp	r3, r2
 8009012:	d04a      	beq.n	80090aa <HAL_DMA_IRQHandler+0x3e2>
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	4a2a      	ldr	r2, [pc, #168]	@ (80090c4 <HAL_DMA_IRQHandler+0x3fc>)
 800901a:	4293      	cmp	r3, r2
 800901c:	d045      	beq.n	80090aa <HAL_DMA_IRQHandler+0x3e2>
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	4a29      	ldr	r2, [pc, #164]	@ (80090c8 <HAL_DMA_IRQHandler+0x400>)
 8009024:	4293      	cmp	r3, r2
 8009026:	d040      	beq.n	80090aa <HAL_DMA_IRQHandler+0x3e2>
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4a27      	ldr	r2, [pc, #156]	@ (80090cc <HAL_DMA_IRQHandler+0x404>)
 800902e:	4293      	cmp	r3, r2
 8009030:	d03b      	beq.n	80090aa <HAL_DMA_IRQHandler+0x3e2>
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	4a26      	ldr	r2, [pc, #152]	@ (80090d0 <HAL_DMA_IRQHandler+0x408>)
 8009038:	4293      	cmp	r3, r2
 800903a:	d036      	beq.n	80090aa <HAL_DMA_IRQHandler+0x3e2>
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	4a24      	ldr	r2, [pc, #144]	@ (80090d4 <HAL_DMA_IRQHandler+0x40c>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d031      	beq.n	80090aa <HAL_DMA_IRQHandler+0x3e2>
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	4a23      	ldr	r2, [pc, #140]	@ (80090d8 <HAL_DMA_IRQHandler+0x410>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d02c      	beq.n	80090aa <HAL_DMA_IRQHandler+0x3e2>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	4a21      	ldr	r2, [pc, #132]	@ (80090dc <HAL_DMA_IRQHandler+0x414>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d027      	beq.n	80090aa <HAL_DMA_IRQHandler+0x3e2>
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	4a20      	ldr	r2, [pc, #128]	@ (80090e0 <HAL_DMA_IRQHandler+0x418>)
 8009060:	4293      	cmp	r3, r2
 8009062:	d022      	beq.n	80090aa <HAL_DMA_IRQHandler+0x3e2>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	4a1e      	ldr	r2, [pc, #120]	@ (80090e4 <HAL_DMA_IRQHandler+0x41c>)
 800906a:	4293      	cmp	r3, r2
 800906c:	d01d      	beq.n	80090aa <HAL_DMA_IRQHandler+0x3e2>
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	4a1d      	ldr	r2, [pc, #116]	@ (80090e8 <HAL_DMA_IRQHandler+0x420>)
 8009074:	4293      	cmp	r3, r2
 8009076:	d018      	beq.n	80090aa <HAL_DMA_IRQHandler+0x3e2>
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	4a1b      	ldr	r2, [pc, #108]	@ (80090ec <HAL_DMA_IRQHandler+0x424>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d013      	beq.n	80090aa <HAL_DMA_IRQHandler+0x3e2>
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	4a1a      	ldr	r2, [pc, #104]	@ (80090f0 <HAL_DMA_IRQHandler+0x428>)
 8009088:	4293      	cmp	r3, r2
 800908a:	d00e      	beq.n	80090aa <HAL_DMA_IRQHandler+0x3e2>
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	4a18      	ldr	r2, [pc, #96]	@ (80090f4 <HAL_DMA_IRQHandler+0x42c>)
 8009092:	4293      	cmp	r3, r2
 8009094:	d009      	beq.n	80090aa <HAL_DMA_IRQHandler+0x3e2>
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	4a17      	ldr	r2, [pc, #92]	@ (80090f8 <HAL_DMA_IRQHandler+0x430>)
 800909c:	4293      	cmp	r3, r2
 800909e:	d004      	beq.n	80090aa <HAL_DMA_IRQHandler+0x3e2>
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	4a15      	ldr	r2, [pc, #84]	@ (80090fc <HAL_DMA_IRQHandler+0x434>)
 80090a6:	4293      	cmp	r3, r2
 80090a8:	d12a      	bne.n	8009100 <HAL_DMA_IRQHandler+0x438>
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f003 0302 	and.w	r3, r3, #2
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	bf14      	ite	ne
 80090b8:	2301      	movne	r3, #1
 80090ba:	2300      	moveq	r3, #0
 80090bc:	b2db      	uxtb	r3, r3
 80090be:	e023      	b.n	8009108 <HAL_DMA_IRQHandler+0x440>
 80090c0:	40020010 	.word	0x40020010
 80090c4:	40020028 	.word	0x40020028
 80090c8:	40020040 	.word	0x40020040
 80090cc:	40020058 	.word	0x40020058
 80090d0:	40020070 	.word	0x40020070
 80090d4:	40020088 	.word	0x40020088
 80090d8:	400200a0 	.word	0x400200a0
 80090dc:	400200b8 	.word	0x400200b8
 80090e0:	40020410 	.word	0x40020410
 80090e4:	40020428 	.word	0x40020428
 80090e8:	40020440 	.word	0x40020440
 80090ec:	40020458 	.word	0x40020458
 80090f0:	40020470 	.word	0x40020470
 80090f4:	40020488 	.word	0x40020488
 80090f8:	400204a0 	.word	0x400204a0
 80090fc:	400204b8 	.word	0x400204b8
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	2300      	movs	r3, #0
 8009108:	2b00      	cmp	r3, #0
 800910a:	d00d      	beq.n	8009128 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009110:	f003 031f 	and.w	r3, r3, #31
 8009114:	2204      	movs	r2, #4
 8009116:	409a      	lsls	r2, r3
 8009118:	6a3b      	ldr	r3, [r7, #32]
 800911a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009120:	f043 0204 	orr.w	r2, r3, #4
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800912c:	f003 031f 	and.w	r3, r3, #31
 8009130:	2210      	movs	r2, #16
 8009132:	409a      	lsls	r2, r3
 8009134:	69bb      	ldr	r3, [r7, #24]
 8009136:	4013      	ands	r3, r2
 8009138:	2b00      	cmp	r3, #0
 800913a:	f000 80a6 	beq.w	800928a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	4a85      	ldr	r2, [pc, #532]	@ (8009358 <HAL_DMA_IRQHandler+0x690>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d04a      	beq.n	80091de <HAL_DMA_IRQHandler+0x516>
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	4a83      	ldr	r2, [pc, #524]	@ (800935c <HAL_DMA_IRQHandler+0x694>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d045      	beq.n	80091de <HAL_DMA_IRQHandler+0x516>
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	4a82      	ldr	r2, [pc, #520]	@ (8009360 <HAL_DMA_IRQHandler+0x698>)
 8009158:	4293      	cmp	r3, r2
 800915a:	d040      	beq.n	80091de <HAL_DMA_IRQHandler+0x516>
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	4a80      	ldr	r2, [pc, #512]	@ (8009364 <HAL_DMA_IRQHandler+0x69c>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d03b      	beq.n	80091de <HAL_DMA_IRQHandler+0x516>
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	4a7f      	ldr	r2, [pc, #508]	@ (8009368 <HAL_DMA_IRQHandler+0x6a0>)
 800916c:	4293      	cmp	r3, r2
 800916e:	d036      	beq.n	80091de <HAL_DMA_IRQHandler+0x516>
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	4a7d      	ldr	r2, [pc, #500]	@ (800936c <HAL_DMA_IRQHandler+0x6a4>)
 8009176:	4293      	cmp	r3, r2
 8009178:	d031      	beq.n	80091de <HAL_DMA_IRQHandler+0x516>
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	4a7c      	ldr	r2, [pc, #496]	@ (8009370 <HAL_DMA_IRQHandler+0x6a8>)
 8009180:	4293      	cmp	r3, r2
 8009182:	d02c      	beq.n	80091de <HAL_DMA_IRQHandler+0x516>
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	4a7a      	ldr	r2, [pc, #488]	@ (8009374 <HAL_DMA_IRQHandler+0x6ac>)
 800918a:	4293      	cmp	r3, r2
 800918c:	d027      	beq.n	80091de <HAL_DMA_IRQHandler+0x516>
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	4a79      	ldr	r2, [pc, #484]	@ (8009378 <HAL_DMA_IRQHandler+0x6b0>)
 8009194:	4293      	cmp	r3, r2
 8009196:	d022      	beq.n	80091de <HAL_DMA_IRQHandler+0x516>
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	4a77      	ldr	r2, [pc, #476]	@ (800937c <HAL_DMA_IRQHandler+0x6b4>)
 800919e:	4293      	cmp	r3, r2
 80091a0:	d01d      	beq.n	80091de <HAL_DMA_IRQHandler+0x516>
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	4a76      	ldr	r2, [pc, #472]	@ (8009380 <HAL_DMA_IRQHandler+0x6b8>)
 80091a8:	4293      	cmp	r3, r2
 80091aa:	d018      	beq.n	80091de <HAL_DMA_IRQHandler+0x516>
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4a74      	ldr	r2, [pc, #464]	@ (8009384 <HAL_DMA_IRQHandler+0x6bc>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d013      	beq.n	80091de <HAL_DMA_IRQHandler+0x516>
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	4a73      	ldr	r2, [pc, #460]	@ (8009388 <HAL_DMA_IRQHandler+0x6c0>)
 80091bc:	4293      	cmp	r3, r2
 80091be:	d00e      	beq.n	80091de <HAL_DMA_IRQHandler+0x516>
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	4a71      	ldr	r2, [pc, #452]	@ (800938c <HAL_DMA_IRQHandler+0x6c4>)
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d009      	beq.n	80091de <HAL_DMA_IRQHandler+0x516>
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	4a70      	ldr	r2, [pc, #448]	@ (8009390 <HAL_DMA_IRQHandler+0x6c8>)
 80091d0:	4293      	cmp	r3, r2
 80091d2:	d004      	beq.n	80091de <HAL_DMA_IRQHandler+0x516>
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	4a6e      	ldr	r2, [pc, #440]	@ (8009394 <HAL_DMA_IRQHandler+0x6cc>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	d10a      	bne.n	80091f4 <HAL_DMA_IRQHandler+0x52c>
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f003 0308 	and.w	r3, r3, #8
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	bf14      	ite	ne
 80091ec:	2301      	movne	r3, #1
 80091ee:	2300      	moveq	r3, #0
 80091f0:	b2db      	uxtb	r3, r3
 80091f2:	e009      	b.n	8009208 <HAL_DMA_IRQHandler+0x540>
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f003 0304 	and.w	r3, r3, #4
 80091fe:	2b00      	cmp	r3, #0
 8009200:	bf14      	ite	ne
 8009202:	2301      	movne	r3, #1
 8009204:	2300      	moveq	r3, #0
 8009206:	b2db      	uxtb	r3, r3
 8009208:	2b00      	cmp	r3, #0
 800920a:	d03e      	beq.n	800928a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009210:	f003 031f 	and.w	r3, r3, #31
 8009214:	2210      	movs	r2, #16
 8009216:	409a      	lsls	r2, r3
 8009218:	6a3b      	ldr	r3, [r7, #32]
 800921a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009226:	2b00      	cmp	r3, #0
 8009228:	d018      	beq.n	800925c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009234:	2b00      	cmp	r3, #0
 8009236:	d108      	bne.n	800924a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800923c:	2b00      	cmp	r3, #0
 800923e:	d024      	beq.n	800928a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009244:	6878      	ldr	r0, [r7, #4]
 8009246:	4798      	blx	r3
 8009248:	e01f      	b.n	800928a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800924e:	2b00      	cmp	r3, #0
 8009250:	d01b      	beq.n	800928a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009256:	6878      	ldr	r0, [r7, #4]
 8009258:	4798      	blx	r3
 800925a:	e016      	b.n	800928a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009266:	2b00      	cmp	r3, #0
 8009268:	d107      	bne.n	800927a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	681a      	ldr	r2, [r3, #0]
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	f022 0208 	bic.w	r2, r2, #8
 8009278:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800927e:	2b00      	cmp	r3, #0
 8009280:	d003      	beq.n	800928a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009286:	6878      	ldr	r0, [r7, #4]
 8009288:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800928e:	f003 031f 	and.w	r3, r3, #31
 8009292:	2220      	movs	r2, #32
 8009294:	409a      	lsls	r2, r3
 8009296:	69bb      	ldr	r3, [r7, #24]
 8009298:	4013      	ands	r3, r2
 800929a:	2b00      	cmp	r3, #0
 800929c:	f000 8110 	beq.w	80094c0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	4a2c      	ldr	r2, [pc, #176]	@ (8009358 <HAL_DMA_IRQHandler+0x690>)
 80092a6:	4293      	cmp	r3, r2
 80092a8:	d04a      	beq.n	8009340 <HAL_DMA_IRQHandler+0x678>
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	4a2b      	ldr	r2, [pc, #172]	@ (800935c <HAL_DMA_IRQHandler+0x694>)
 80092b0:	4293      	cmp	r3, r2
 80092b2:	d045      	beq.n	8009340 <HAL_DMA_IRQHandler+0x678>
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	4a29      	ldr	r2, [pc, #164]	@ (8009360 <HAL_DMA_IRQHandler+0x698>)
 80092ba:	4293      	cmp	r3, r2
 80092bc:	d040      	beq.n	8009340 <HAL_DMA_IRQHandler+0x678>
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	4a28      	ldr	r2, [pc, #160]	@ (8009364 <HAL_DMA_IRQHandler+0x69c>)
 80092c4:	4293      	cmp	r3, r2
 80092c6:	d03b      	beq.n	8009340 <HAL_DMA_IRQHandler+0x678>
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	4a26      	ldr	r2, [pc, #152]	@ (8009368 <HAL_DMA_IRQHandler+0x6a0>)
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d036      	beq.n	8009340 <HAL_DMA_IRQHandler+0x678>
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	4a25      	ldr	r2, [pc, #148]	@ (800936c <HAL_DMA_IRQHandler+0x6a4>)
 80092d8:	4293      	cmp	r3, r2
 80092da:	d031      	beq.n	8009340 <HAL_DMA_IRQHandler+0x678>
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	4a23      	ldr	r2, [pc, #140]	@ (8009370 <HAL_DMA_IRQHandler+0x6a8>)
 80092e2:	4293      	cmp	r3, r2
 80092e4:	d02c      	beq.n	8009340 <HAL_DMA_IRQHandler+0x678>
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	4a22      	ldr	r2, [pc, #136]	@ (8009374 <HAL_DMA_IRQHandler+0x6ac>)
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d027      	beq.n	8009340 <HAL_DMA_IRQHandler+0x678>
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	4a20      	ldr	r2, [pc, #128]	@ (8009378 <HAL_DMA_IRQHandler+0x6b0>)
 80092f6:	4293      	cmp	r3, r2
 80092f8:	d022      	beq.n	8009340 <HAL_DMA_IRQHandler+0x678>
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4a1f      	ldr	r2, [pc, #124]	@ (800937c <HAL_DMA_IRQHandler+0x6b4>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d01d      	beq.n	8009340 <HAL_DMA_IRQHandler+0x678>
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	4a1d      	ldr	r2, [pc, #116]	@ (8009380 <HAL_DMA_IRQHandler+0x6b8>)
 800930a:	4293      	cmp	r3, r2
 800930c:	d018      	beq.n	8009340 <HAL_DMA_IRQHandler+0x678>
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	4a1c      	ldr	r2, [pc, #112]	@ (8009384 <HAL_DMA_IRQHandler+0x6bc>)
 8009314:	4293      	cmp	r3, r2
 8009316:	d013      	beq.n	8009340 <HAL_DMA_IRQHandler+0x678>
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	4a1a      	ldr	r2, [pc, #104]	@ (8009388 <HAL_DMA_IRQHandler+0x6c0>)
 800931e:	4293      	cmp	r3, r2
 8009320:	d00e      	beq.n	8009340 <HAL_DMA_IRQHandler+0x678>
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	4a19      	ldr	r2, [pc, #100]	@ (800938c <HAL_DMA_IRQHandler+0x6c4>)
 8009328:	4293      	cmp	r3, r2
 800932a:	d009      	beq.n	8009340 <HAL_DMA_IRQHandler+0x678>
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a17      	ldr	r2, [pc, #92]	@ (8009390 <HAL_DMA_IRQHandler+0x6c8>)
 8009332:	4293      	cmp	r3, r2
 8009334:	d004      	beq.n	8009340 <HAL_DMA_IRQHandler+0x678>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4a16      	ldr	r2, [pc, #88]	@ (8009394 <HAL_DMA_IRQHandler+0x6cc>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d12b      	bne.n	8009398 <HAL_DMA_IRQHandler+0x6d0>
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f003 0310 	and.w	r3, r3, #16
 800934a:	2b00      	cmp	r3, #0
 800934c:	bf14      	ite	ne
 800934e:	2301      	movne	r3, #1
 8009350:	2300      	moveq	r3, #0
 8009352:	b2db      	uxtb	r3, r3
 8009354:	e02a      	b.n	80093ac <HAL_DMA_IRQHandler+0x6e4>
 8009356:	bf00      	nop
 8009358:	40020010 	.word	0x40020010
 800935c:	40020028 	.word	0x40020028
 8009360:	40020040 	.word	0x40020040
 8009364:	40020058 	.word	0x40020058
 8009368:	40020070 	.word	0x40020070
 800936c:	40020088 	.word	0x40020088
 8009370:	400200a0 	.word	0x400200a0
 8009374:	400200b8 	.word	0x400200b8
 8009378:	40020410 	.word	0x40020410
 800937c:	40020428 	.word	0x40020428
 8009380:	40020440 	.word	0x40020440
 8009384:	40020458 	.word	0x40020458
 8009388:	40020470 	.word	0x40020470
 800938c:	40020488 	.word	0x40020488
 8009390:	400204a0 	.word	0x400204a0
 8009394:	400204b8 	.word	0x400204b8
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	f003 0302 	and.w	r3, r3, #2
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	bf14      	ite	ne
 80093a6:	2301      	movne	r3, #1
 80093a8:	2300      	moveq	r3, #0
 80093aa:	b2db      	uxtb	r3, r3
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	f000 8087 	beq.w	80094c0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80093b6:	f003 031f 	and.w	r3, r3, #31
 80093ba:	2220      	movs	r2, #32
 80093bc:	409a      	lsls	r2, r3
 80093be:	6a3b      	ldr	r3, [r7, #32]
 80093c0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80093c8:	b2db      	uxtb	r3, r3
 80093ca:	2b04      	cmp	r3, #4
 80093cc:	d139      	bne.n	8009442 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	681a      	ldr	r2, [r3, #0]
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	f022 0216 	bic.w	r2, r2, #22
 80093dc:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	695a      	ldr	r2, [r3, #20]
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80093ec:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d103      	bne.n	80093fe <HAL_DMA_IRQHandler+0x736>
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d007      	beq.n	800940e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	681a      	ldr	r2, [r3, #0]
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	f022 0208 	bic.w	r2, r2, #8
 800940c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009412:	f003 031f 	and.w	r3, r3, #31
 8009416:	223f      	movs	r2, #63	@ 0x3f
 8009418:	409a      	lsls	r2, r3
 800941a:	6a3b      	ldr	r3, [r7, #32]
 800941c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	2201      	movs	r2, #1
 8009422:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	2200      	movs	r2, #0
 800942a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009432:	2b00      	cmp	r3, #0
 8009434:	f000 834a 	beq.w	8009acc <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800943c:	6878      	ldr	r0, [r7, #4]
 800943e:	4798      	blx	r3
          }
          return;
 8009440:	e344      	b.n	8009acc <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800944c:	2b00      	cmp	r3, #0
 800944e:	d018      	beq.n	8009482 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800945a:	2b00      	cmp	r3, #0
 800945c:	d108      	bne.n	8009470 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009462:	2b00      	cmp	r3, #0
 8009464:	d02c      	beq.n	80094c0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800946a:	6878      	ldr	r0, [r7, #4]
 800946c:	4798      	blx	r3
 800946e:	e027      	b.n	80094c0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009474:	2b00      	cmp	r3, #0
 8009476:	d023      	beq.n	80094c0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	4798      	blx	r3
 8009480:	e01e      	b.n	80094c0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800948c:	2b00      	cmp	r3, #0
 800948e:	d10f      	bne.n	80094b0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	681a      	ldr	r2, [r3, #0]
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	f022 0210 	bic.w	r2, r2, #16
 800949e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	2201      	movs	r2, #1
 80094a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2200      	movs	r2, #0
 80094ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d003      	beq.n	80094c0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094bc:	6878      	ldr	r0, [r7, #4]
 80094be:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	f000 8306 	beq.w	8009ad6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094ce:	f003 0301 	and.w	r3, r3, #1
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	f000 8088 	beq.w	80095e8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2204      	movs	r2, #4
 80094dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	4a7a      	ldr	r2, [pc, #488]	@ (80096d0 <HAL_DMA_IRQHandler+0xa08>)
 80094e6:	4293      	cmp	r3, r2
 80094e8:	d04a      	beq.n	8009580 <HAL_DMA_IRQHandler+0x8b8>
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	4a79      	ldr	r2, [pc, #484]	@ (80096d4 <HAL_DMA_IRQHandler+0xa0c>)
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d045      	beq.n	8009580 <HAL_DMA_IRQHandler+0x8b8>
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	4a77      	ldr	r2, [pc, #476]	@ (80096d8 <HAL_DMA_IRQHandler+0xa10>)
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d040      	beq.n	8009580 <HAL_DMA_IRQHandler+0x8b8>
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	4a76      	ldr	r2, [pc, #472]	@ (80096dc <HAL_DMA_IRQHandler+0xa14>)
 8009504:	4293      	cmp	r3, r2
 8009506:	d03b      	beq.n	8009580 <HAL_DMA_IRQHandler+0x8b8>
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	4a74      	ldr	r2, [pc, #464]	@ (80096e0 <HAL_DMA_IRQHandler+0xa18>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d036      	beq.n	8009580 <HAL_DMA_IRQHandler+0x8b8>
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	4a73      	ldr	r2, [pc, #460]	@ (80096e4 <HAL_DMA_IRQHandler+0xa1c>)
 8009518:	4293      	cmp	r3, r2
 800951a:	d031      	beq.n	8009580 <HAL_DMA_IRQHandler+0x8b8>
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	4a71      	ldr	r2, [pc, #452]	@ (80096e8 <HAL_DMA_IRQHandler+0xa20>)
 8009522:	4293      	cmp	r3, r2
 8009524:	d02c      	beq.n	8009580 <HAL_DMA_IRQHandler+0x8b8>
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	4a70      	ldr	r2, [pc, #448]	@ (80096ec <HAL_DMA_IRQHandler+0xa24>)
 800952c:	4293      	cmp	r3, r2
 800952e:	d027      	beq.n	8009580 <HAL_DMA_IRQHandler+0x8b8>
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	4a6e      	ldr	r2, [pc, #440]	@ (80096f0 <HAL_DMA_IRQHandler+0xa28>)
 8009536:	4293      	cmp	r3, r2
 8009538:	d022      	beq.n	8009580 <HAL_DMA_IRQHandler+0x8b8>
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	4a6d      	ldr	r2, [pc, #436]	@ (80096f4 <HAL_DMA_IRQHandler+0xa2c>)
 8009540:	4293      	cmp	r3, r2
 8009542:	d01d      	beq.n	8009580 <HAL_DMA_IRQHandler+0x8b8>
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	4a6b      	ldr	r2, [pc, #428]	@ (80096f8 <HAL_DMA_IRQHandler+0xa30>)
 800954a:	4293      	cmp	r3, r2
 800954c:	d018      	beq.n	8009580 <HAL_DMA_IRQHandler+0x8b8>
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	4a6a      	ldr	r2, [pc, #424]	@ (80096fc <HAL_DMA_IRQHandler+0xa34>)
 8009554:	4293      	cmp	r3, r2
 8009556:	d013      	beq.n	8009580 <HAL_DMA_IRQHandler+0x8b8>
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	4a68      	ldr	r2, [pc, #416]	@ (8009700 <HAL_DMA_IRQHandler+0xa38>)
 800955e:	4293      	cmp	r3, r2
 8009560:	d00e      	beq.n	8009580 <HAL_DMA_IRQHandler+0x8b8>
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	4a67      	ldr	r2, [pc, #412]	@ (8009704 <HAL_DMA_IRQHandler+0xa3c>)
 8009568:	4293      	cmp	r3, r2
 800956a:	d009      	beq.n	8009580 <HAL_DMA_IRQHandler+0x8b8>
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	4a65      	ldr	r2, [pc, #404]	@ (8009708 <HAL_DMA_IRQHandler+0xa40>)
 8009572:	4293      	cmp	r3, r2
 8009574:	d004      	beq.n	8009580 <HAL_DMA_IRQHandler+0x8b8>
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	4a64      	ldr	r2, [pc, #400]	@ (800970c <HAL_DMA_IRQHandler+0xa44>)
 800957c:	4293      	cmp	r3, r2
 800957e:	d108      	bne.n	8009592 <HAL_DMA_IRQHandler+0x8ca>
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	681a      	ldr	r2, [r3, #0]
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	f022 0201 	bic.w	r2, r2, #1
 800958e:	601a      	str	r2, [r3, #0]
 8009590:	e007      	b.n	80095a2 <HAL_DMA_IRQHandler+0x8da>
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	681a      	ldr	r2, [r3, #0]
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	f022 0201 	bic.w	r2, r2, #1
 80095a0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	3301      	adds	r3, #1
 80095a6:	60fb      	str	r3, [r7, #12]
 80095a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095aa:	429a      	cmp	r2, r3
 80095ac:	d307      	bcc.n	80095be <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	f003 0301 	and.w	r3, r3, #1
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d1f2      	bne.n	80095a2 <HAL_DMA_IRQHandler+0x8da>
 80095bc:	e000      	b.n	80095c0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80095be:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	f003 0301 	and.w	r3, r3, #1
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d004      	beq.n	80095d8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	2203      	movs	r2, #3
 80095d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80095d6:	e003      	b.n	80095e0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2201      	movs	r2, #1
 80095dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2200      	movs	r2, #0
 80095e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	f000 8272 	beq.w	8009ad6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80095f6:	6878      	ldr	r0, [r7, #4]
 80095f8:	4798      	blx	r3
 80095fa:	e26c      	b.n	8009ad6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	4a43      	ldr	r2, [pc, #268]	@ (8009710 <HAL_DMA_IRQHandler+0xa48>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d022      	beq.n	800964c <HAL_DMA_IRQHandler+0x984>
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	4a42      	ldr	r2, [pc, #264]	@ (8009714 <HAL_DMA_IRQHandler+0xa4c>)
 800960c:	4293      	cmp	r3, r2
 800960e:	d01d      	beq.n	800964c <HAL_DMA_IRQHandler+0x984>
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	4a40      	ldr	r2, [pc, #256]	@ (8009718 <HAL_DMA_IRQHandler+0xa50>)
 8009616:	4293      	cmp	r3, r2
 8009618:	d018      	beq.n	800964c <HAL_DMA_IRQHandler+0x984>
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	4a3f      	ldr	r2, [pc, #252]	@ (800971c <HAL_DMA_IRQHandler+0xa54>)
 8009620:	4293      	cmp	r3, r2
 8009622:	d013      	beq.n	800964c <HAL_DMA_IRQHandler+0x984>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	4a3d      	ldr	r2, [pc, #244]	@ (8009720 <HAL_DMA_IRQHandler+0xa58>)
 800962a:	4293      	cmp	r3, r2
 800962c:	d00e      	beq.n	800964c <HAL_DMA_IRQHandler+0x984>
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	4a3c      	ldr	r2, [pc, #240]	@ (8009724 <HAL_DMA_IRQHandler+0xa5c>)
 8009634:	4293      	cmp	r3, r2
 8009636:	d009      	beq.n	800964c <HAL_DMA_IRQHandler+0x984>
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	4a3a      	ldr	r2, [pc, #232]	@ (8009728 <HAL_DMA_IRQHandler+0xa60>)
 800963e:	4293      	cmp	r3, r2
 8009640:	d004      	beq.n	800964c <HAL_DMA_IRQHandler+0x984>
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	4a39      	ldr	r2, [pc, #228]	@ (800972c <HAL_DMA_IRQHandler+0xa64>)
 8009648:	4293      	cmp	r3, r2
 800964a:	d101      	bne.n	8009650 <HAL_DMA_IRQHandler+0x988>
 800964c:	2301      	movs	r3, #1
 800964e:	e000      	b.n	8009652 <HAL_DMA_IRQHandler+0x98a>
 8009650:	2300      	movs	r3, #0
 8009652:	2b00      	cmp	r3, #0
 8009654:	f000 823f 	beq.w	8009ad6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009664:	f003 031f 	and.w	r3, r3, #31
 8009668:	2204      	movs	r2, #4
 800966a:	409a      	lsls	r2, r3
 800966c:	697b      	ldr	r3, [r7, #20]
 800966e:	4013      	ands	r3, r2
 8009670:	2b00      	cmp	r3, #0
 8009672:	f000 80cd 	beq.w	8009810 <HAL_DMA_IRQHandler+0xb48>
 8009676:	693b      	ldr	r3, [r7, #16]
 8009678:	f003 0304 	and.w	r3, r3, #4
 800967c:	2b00      	cmp	r3, #0
 800967e:	f000 80c7 	beq.w	8009810 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009686:	f003 031f 	and.w	r3, r3, #31
 800968a:	2204      	movs	r2, #4
 800968c:	409a      	lsls	r2, r3
 800968e:	69fb      	ldr	r3, [r7, #28]
 8009690:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009692:	693b      	ldr	r3, [r7, #16]
 8009694:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009698:	2b00      	cmp	r3, #0
 800969a:	d049      	beq.n	8009730 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800969c:	693b      	ldr	r3, [r7, #16]
 800969e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d109      	bne.n	80096ba <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	f000 8210 	beq.w	8009ad0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80096b8:	e20a      	b.n	8009ad0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096be:	2b00      	cmp	r3, #0
 80096c0:	f000 8206 	beq.w	8009ad0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096c8:	6878      	ldr	r0, [r7, #4]
 80096ca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80096cc:	e200      	b.n	8009ad0 <HAL_DMA_IRQHandler+0xe08>
 80096ce:	bf00      	nop
 80096d0:	40020010 	.word	0x40020010
 80096d4:	40020028 	.word	0x40020028
 80096d8:	40020040 	.word	0x40020040
 80096dc:	40020058 	.word	0x40020058
 80096e0:	40020070 	.word	0x40020070
 80096e4:	40020088 	.word	0x40020088
 80096e8:	400200a0 	.word	0x400200a0
 80096ec:	400200b8 	.word	0x400200b8
 80096f0:	40020410 	.word	0x40020410
 80096f4:	40020428 	.word	0x40020428
 80096f8:	40020440 	.word	0x40020440
 80096fc:	40020458 	.word	0x40020458
 8009700:	40020470 	.word	0x40020470
 8009704:	40020488 	.word	0x40020488
 8009708:	400204a0 	.word	0x400204a0
 800970c:	400204b8 	.word	0x400204b8
 8009710:	58025408 	.word	0x58025408
 8009714:	5802541c 	.word	0x5802541c
 8009718:	58025430 	.word	0x58025430
 800971c:	58025444 	.word	0x58025444
 8009720:	58025458 	.word	0x58025458
 8009724:	5802546c 	.word	0x5802546c
 8009728:	58025480 	.word	0x58025480
 800972c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009730:	693b      	ldr	r3, [r7, #16]
 8009732:	f003 0320 	and.w	r3, r3, #32
 8009736:	2b00      	cmp	r3, #0
 8009738:	d160      	bne.n	80097fc <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	4a7f      	ldr	r2, [pc, #508]	@ (800993c <HAL_DMA_IRQHandler+0xc74>)
 8009740:	4293      	cmp	r3, r2
 8009742:	d04a      	beq.n	80097da <HAL_DMA_IRQHandler+0xb12>
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	4a7d      	ldr	r2, [pc, #500]	@ (8009940 <HAL_DMA_IRQHandler+0xc78>)
 800974a:	4293      	cmp	r3, r2
 800974c:	d045      	beq.n	80097da <HAL_DMA_IRQHandler+0xb12>
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	4a7c      	ldr	r2, [pc, #496]	@ (8009944 <HAL_DMA_IRQHandler+0xc7c>)
 8009754:	4293      	cmp	r3, r2
 8009756:	d040      	beq.n	80097da <HAL_DMA_IRQHandler+0xb12>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	4a7a      	ldr	r2, [pc, #488]	@ (8009948 <HAL_DMA_IRQHandler+0xc80>)
 800975e:	4293      	cmp	r3, r2
 8009760:	d03b      	beq.n	80097da <HAL_DMA_IRQHandler+0xb12>
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	4a79      	ldr	r2, [pc, #484]	@ (800994c <HAL_DMA_IRQHandler+0xc84>)
 8009768:	4293      	cmp	r3, r2
 800976a:	d036      	beq.n	80097da <HAL_DMA_IRQHandler+0xb12>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	4a77      	ldr	r2, [pc, #476]	@ (8009950 <HAL_DMA_IRQHandler+0xc88>)
 8009772:	4293      	cmp	r3, r2
 8009774:	d031      	beq.n	80097da <HAL_DMA_IRQHandler+0xb12>
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	4a76      	ldr	r2, [pc, #472]	@ (8009954 <HAL_DMA_IRQHandler+0xc8c>)
 800977c:	4293      	cmp	r3, r2
 800977e:	d02c      	beq.n	80097da <HAL_DMA_IRQHandler+0xb12>
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	4a74      	ldr	r2, [pc, #464]	@ (8009958 <HAL_DMA_IRQHandler+0xc90>)
 8009786:	4293      	cmp	r3, r2
 8009788:	d027      	beq.n	80097da <HAL_DMA_IRQHandler+0xb12>
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	4a73      	ldr	r2, [pc, #460]	@ (800995c <HAL_DMA_IRQHandler+0xc94>)
 8009790:	4293      	cmp	r3, r2
 8009792:	d022      	beq.n	80097da <HAL_DMA_IRQHandler+0xb12>
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	4a71      	ldr	r2, [pc, #452]	@ (8009960 <HAL_DMA_IRQHandler+0xc98>)
 800979a:	4293      	cmp	r3, r2
 800979c:	d01d      	beq.n	80097da <HAL_DMA_IRQHandler+0xb12>
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	4a70      	ldr	r2, [pc, #448]	@ (8009964 <HAL_DMA_IRQHandler+0xc9c>)
 80097a4:	4293      	cmp	r3, r2
 80097a6:	d018      	beq.n	80097da <HAL_DMA_IRQHandler+0xb12>
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	4a6e      	ldr	r2, [pc, #440]	@ (8009968 <HAL_DMA_IRQHandler+0xca0>)
 80097ae:	4293      	cmp	r3, r2
 80097b0:	d013      	beq.n	80097da <HAL_DMA_IRQHandler+0xb12>
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	4a6d      	ldr	r2, [pc, #436]	@ (800996c <HAL_DMA_IRQHandler+0xca4>)
 80097b8:	4293      	cmp	r3, r2
 80097ba:	d00e      	beq.n	80097da <HAL_DMA_IRQHandler+0xb12>
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	4a6b      	ldr	r2, [pc, #428]	@ (8009970 <HAL_DMA_IRQHandler+0xca8>)
 80097c2:	4293      	cmp	r3, r2
 80097c4:	d009      	beq.n	80097da <HAL_DMA_IRQHandler+0xb12>
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	4a6a      	ldr	r2, [pc, #424]	@ (8009974 <HAL_DMA_IRQHandler+0xcac>)
 80097cc:	4293      	cmp	r3, r2
 80097ce:	d004      	beq.n	80097da <HAL_DMA_IRQHandler+0xb12>
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	4a68      	ldr	r2, [pc, #416]	@ (8009978 <HAL_DMA_IRQHandler+0xcb0>)
 80097d6:	4293      	cmp	r3, r2
 80097d8:	d108      	bne.n	80097ec <HAL_DMA_IRQHandler+0xb24>
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	681a      	ldr	r2, [r3, #0]
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	f022 0208 	bic.w	r2, r2, #8
 80097e8:	601a      	str	r2, [r3, #0]
 80097ea:	e007      	b.n	80097fc <HAL_DMA_IRQHandler+0xb34>
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	681a      	ldr	r2, [r3, #0]
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f022 0204 	bic.w	r2, r2, #4
 80097fa:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009800:	2b00      	cmp	r3, #0
 8009802:	f000 8165 	beq.w	8009ad0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800980a:	6878      	ldr	r0, [r7, #4]
 800980c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800980e:	e15f      	b.n	8009ad0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009814:	f003 031f 	and.w	r3, r3, #31
 8009818:	2202      	movs	r2, #2
 800981a:	409a      	lsls	r2, r3
 800981c:	697b      	ldr	r3, [r7, #20]
 800981e:	4013      	ands	r3, r2
 8009820:	2b00      	cmp	r3, #0
 8009822:	f000 80c5 	beq.w	80099b0 <HAL_DMA_IRQHandler+0xce8>
 8009826:	693b      	ldr	r3, [r7, #16]
 8009828:	f003 0302 	and.w	r3, r3, #2
 800982c:	2b00      	cmp	r3, #0
 800982e:	f000 80bf 	beq.w	80099b0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009836:	f003 031f 	and.w	r3, r3, #31
 800983a:	2202      	movs	r2, #2
 800983c:	409a      	lsls	r2, r3
 800983e:	69fb      	ldr	r3, [r7, #28]
 8009840:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009842:	693b      	ldr	r3, [r7, #16]
 8009844:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009848:	2b00      	cmp	r3, #0
 800984a:	d018      	beq.n	800987e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800984c:	693b      	ldr	r3, [r7, #16]
 800984e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009852:	2b00      	cmp	r3, #0
 8009854:	d109      	bne.n	800986a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800985a:	2b00      	cmp	r3, #0
 800985c:	f000 813a 	beq.w	8009ad4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009864:	6878      	ldr	r0, [r7, #4]
 8009866:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009868:	e134      	b.n	8009ad4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800986e:	2b00      	cmp	r3, #0
 8009870:	f000 8130 	beq.w	8009ad4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009878:	6878      	ldr	r0, [r7, #4]
 800987a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800987c:	e12a      	b.n	8009ad4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800987e:	693b      	ldr	r3, [r7, #16]
 8009880:	f003 0320 	and.w	r3, r3, #32
 8009884:	2b00      	cmp	r3, #0
 8009886:	f040 8089 	bne.w	800999c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	4a2b      	ldr	r2, [pc, #172]	@ (800993c <HAL_DMA_IRQHandler+0xc74>)
 8009890:	4293      	cmp	r3, r2
 8009892:	d04a      	beq.n	800992a <HAL_DMA_IRQHandler+0xc62>
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	4a29      	ldr	r2, [pc, #164]	@ (8009940 <HAL_DMA_IRQHandler+0xc78>)
 800989a:	4293      	cmp	r3, r2
 800989c:	d045      	beq.n	800992a <HAL_DMA_IRQHandler+0xc62>
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	4a28      	ldr	r2, [pc, #160]	@ (8009944 <HAL_DMA_IRQHandler+0xc7c>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d040      	beq.n	800992a <HAL_DMA_IRQHandler+0xc62>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	4a26      	ldr	r2, [pc, #152]	@ (8009948 <HAL_DMA_IRQHandler+0xc80>)
 80098ae:	4293      	cmp	r3, r2
 80098b0:	d03b      	beq.n	800992a <HAL_DMA_IRQHandler+0xc62>
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	4a25      	ldr	r2, [pc, #148]	@ (800994c <HAL_DMA_IRQHandler+0xc84>)
 80098b8:	4293      	cmp	r3, r2
 80098ba:	d036      	beq.n	800992a <HAL_DMA_IRQHandler+0xc62>
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	4a23      	ldr	r2, [pc, #140]	@ (8009950 <HAL_DMA_IRQHandler+0xc88>)
 80098c2:	4293      	cmp	r3, r2
 80098c4:	d031      	beq.n	800992a <HAL_DMA_IRQHandler+0xc62>
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	4a22      	ldr	r2, [pc, #136]	@ (8009954 <HAL_DMA_IRQHandler+0xc8c>)
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d02c      	beq.n	800992a <HAL_DMA_IRQHandler+0xc62>
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	4a20      	ldr	r2, [pc, #128]	@ (8009958 <HAL_DMA_IRQHandler+0xc90>)
 80098d6:	4293      	cmp	r3, r2
 80098d8:	d027      	beq.n	800992a <HAL_DMA_IRQHandler+0xc62>
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	4a1f      	ldr	r2, [pc, #124]	@ (800995c <HAL_DMA_IRQHandler+0xc94>)
 80098e0:	4293      	cmp	r3, r2
 80098e2:	d022      	beq.n	800992a <HAL_DMA_IRQHandler+0xc62>
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	4a1d      	ldr	r2, [pc, #116]	@ (8009960 <HAL_DMA_IRQHandler+0xc98>)
 80098ea:	4293      	cmp	r3, r2
 80098ec:	d01d      	beq.n	800992a <HAL_DMA_IRQHandler+0xc62>
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	4a1c      	ldr	r2, [pc, #112]	@ (8009964 <HAL_DMA_IRQHandler+0xc9c>)
 80098f4:	4293      	cmp	r3, r2
 80098f6:	d018      	beq.n	800992a <HAL_DMA_IRQHandler+0xc62>
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	4a1a      	ldr	r2, [pc, #104]	@ (8009968 <HAL_DMA_IRQHandler+0xca0>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d013      	beq.n	800992a <HAL_DMA_IRQHandler+0xc62>
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	4a19      	ldr	r2, [pc, #100]	@ (800996c <HAL_DMA_IRQHandler+0xca4>)
 8009908:	4293      	cmp	r3, r2
 800990a:	d00e      	beq.n	800992a <HAL_DMA_IRQHandler+0xc62>
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	4a17      	ldr	r2, [pc, #92]	@ (8009970 <HAL_DMA_IRQHandler+0xca8>)
 8009912:	4293      	cmp	r3, r2
 8009914:	d009      	beq.n	800992a <HAL_DMA_IRQHandler+0xc62>
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	4a16      	ldr	r2, [pc, #88]	@ (8009974 <HAL_DMA_IRQHandler+0xcac>)
 800991c:	4293      	cmp	r3, r2
 800991e:	d004      	beq.n	800992a <HAL_DMA_IRQHandler+0xc62>
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	4a14      	ldr	r2, [pc, #80]	@ (8009978 <HAL_DMA_IRQHandler+0xcb0>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d128      	bne.n	800997c <HAL_DMA_IRQHandler+0xcb4>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	681a      	ldr	r2, [r3, #0]
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	f022 0214 	bic.w	r2, r2, #20
 8009938:	601a      	str	r2, [r3, #0]
 800993a:	e027      	b.n	800998c <HAL_DMA_IRQHandler+0xcc4>
 800993c:	40020010 	.word	0x40020010
 8009940:	40020028 	.word	0x40020028
 8009944:	40020040 	.word	0x40020040
 8009948:	40020058 	.word	0x40020058
 800994c:	40020070 	.word	0x40020070
 8009950:	40020088 	.word	0x40020088
 8009954:	400200a0 	.word	0x400200a0
 8009958:	400200b8 	.word	0x400200b8
 800995c:	40020410 	.word	0x40020410
 8009960:	40020428 	.word	0x40020428
 8009964:	40020440 	.word	0x40020440
 8009968:	40020458 	.word	0x40020458
 800996c:	40020470 	.word	0x40020470
 8009970:	40020488 	.word	0x40020488
 8009974:	400204a0 	.word	0x400204a0
 8009978:	400204b8 	.word	0x400204b8
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	681a      	ldr	r2, [r3, #0]
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	f022 020a 	bic.w	r2, r2, #10
 800998a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	2201      	movs	r2, #1
 8009990:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2200      	movs	r2, #0
 8009998:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	f000 8097 	beq.w	8009ad4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099aa:	6878      	ldr	r0, [r7, #4]
 80099ac:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80099ae:	e091      	b.n	8009ad4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80099b4:	f003 031f 	and.w	r3, r3, #31
 80099b8:	2208      	movs	r2, #8
 80099ba:	409a      	lsls	r2, r3
 80099bc:	697b      	ldr	r3, [r7, #20]
 80099be:	4013      	ands	r3, r2
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	f000 8088 	beq.w	8009ad6 <HAL_DMA_IRQHandler+0xe0e>
 80099c6:	693b      	ldr	r3, [r7, #16]
 80099c8:	f003 0308 	and.w	r3, r3, #8
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	f000 8082 	beq.w	8009ad6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	4a41      	ldr	r2, [pc, #260]	@ (8009adc <HAL_DMA_IRQHandler+0xe14>)
 80099d8:	4293      	cmp	r3, r2
 80099da:	d04a      	beq.n	8009a72 <HAL_DMA_IRQHandler+0xdaa>
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	4a3f      	ldr	r2, [pc, #252]	@ (8009ae0 <HAL_DMA_IRQHandler+0xe18>)
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d045      	beq.n	8009a72 <HAL_DMA_IRQHandler+0xdaa>
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	4a3e      	ldr	r2, [pc, #248]	@ (8009ae4 <HAL_DMA_IRQHandler+0xe1c>)
 80099ec:	4293      	cmp	r3, r2
 80099ee:	d040      	beq.n	8009a72 <HAL_DMA_IRQHandler+0xdaa>
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	4a3c      	ldr	r2, [pc, #240]	@ (8009ae8 <HAL_DMA_IRQHandler+0xe20>)
 80099f6:	4293      	cmp	r3, r2
 80099f8:	d03b      	beq.n	8009a72 <HAL_DMA_IRQHandler+0xdaa>
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	4a3b      	ldr	r2, [pc, #236]	@ (8009aec <HAL_DMA_IRQHandler+0xe24>)
 8009a00:	4293      	cmp	r3, r2
 8009a02:	d036      	beq.n	8009a72 <HAL_DMA_IRQHandler+0xdaa>
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	4a39      	ldr	r2, [pc, #228]	@ (8009af0 <HAL_DMA_IRQHandler+0xe28>)
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	d031      	beq.n	8009a72 <HAL_DMA_IRQHandler+0xdaa>
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	4a38      	ldr	r2, [pc, #224]	@ (8009af4 <HAL_DMA_IRQHandler+0xe2c>)
 8009a14:	4293      	cmp	r3, r2
 8009a16:	d02c      	beq.n	8009a72 <HAL_DMA_IRQHandler+0xdaa>
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	4a36      	ldr	r2, [pc, #216]	@ (8009af8 <HAL_DMA_IRQHandler+0xe30>)
 8009a1e:	4293      	cmp	r3, r2
 8009a20:	d027      	beq.n	8009a72 <HAL_DMA_IRQHandler+0xdaa>
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	4a35      	ldr	r2, [pc, #212]	@ (8009afc <HAL_DMA_IRQHandler+0xe34>)
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	d022      	beq.n	8009a72 <HAL_DMA_IRQHandler+0xdaa>
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	4a33      	ldr	r2, [pc, #204]	@ (8009b00 <HAL_DMA_IRQHandler+0xe38>)
 8009a32:	4293      	cmp	r3, r2
 8009a34:	d01d      	beq.n	8009a72 <HAL_DMA_IRQHandler+0xdaa>
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	4a32      	ldr	r2, [pc, #200]	@ (8009b04 <HAL_DMA_IRQHandler+0xe3c>)
 8009a3c:	4293      	cmp	r3, r2
 8009a3e:	d018      	beq.n	8009a72 <HAL_DMA_IRQHandler+0xdaa>
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	4a30      	ldr	r2, [pc, #192]	@ (8009b08 <HAL_DMA_IRQHandler+0xe40>)
 8009a46:	4293      	cmp	r3, r2
 8009a48:	d013      	beq.n	8009a72 <HAL_DMA_IRQHandler+0xdaa>
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	4a2f      	ldr	r2, [pc, #188]	@ (8009b0c <HAL_DMA_IRQHandler+0xe44>)
 8009a50:	4293      	cmp	r3, r2
 8009a52:	d00e      	beq.n	8009a72 <HAL_DMA_IRQHandler+0xdaa>
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	4a2d      	ldr	r2, [pc, #180]	@ (8009b10 <HAL_DMA_IRQHandler+0xe48>)
 8009a5a:	4293      	cmp	r3, r2
 8009a5c:	d009      	beq.n	8009a72 <HAL_DMA_IRQHandler+0xdaa>
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	4a2c      	ldr	r2, [pc, #176]	@ (8009b14 <HAL_DMA_IRQHandler+0xe4c>)
 8009a64:	4293      	cmp	r3, r2
 8009a66:	d004      	beq.n	8009a72 <HAL_DMA_IRQHandler+0xdaa>
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	4a2a      	ldr	r2, [pc, #168]	@ (8009b18 <HAL_DMA_IRQHandler+0xe50>)
 8009a6e:	4293      	cmp	r3, r2
 8009a70:	d108      	bne.n	8009a84 <HAL_DMA_IRQHandler+0xdbc>
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	681a      	ldr	r2, [r3, #0]
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	f022 021c 	bic.w	r2, r2, #28
 8009a80:	601a      	str	r2, [r3, #0]
 8009a82:	e007      	b.n	8009a94 <HAL_DMA_IRQHandler+0xdcc>
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	681a      	ldr	r2, [r3, #0]
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	f022 020e 	bic.w	r2, r2, #14
 8009a92:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a98:	f003 031f 	and.w	r3, r3, #31
 8009a9c:	2201      	movs	r2, #1
 8009a9e:	409a      	lsls	r2, r3
 8009aa0:	69fb      	ldr	r3, [r7, #28]
 8009aa2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2201      	movs	r2, #1
 8009aa8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	2201      	movs	r2, #1
 8009aae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d009      	beq.n	8009ad6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	4798      	blx	r3
 8009aca:	e004      	b.n	8009ad6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8009acc:	bf00      	nop
 8009ace:	e002      	b.n	8009ad6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009ad0:	bf00      	nop
 8009ad2:	e000      	b.n	8009ad6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009ad4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8009ad6:	3728      	adds	r7, #40	@ 0x28
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	bd80      	pop	{r7, pc}
 8009adc:	40020010 	.word	0x40020010
 8009ae0:	40020028 	.word	0x40020028
 8009ae4:	40020040 	.word	0x40020040
 8009ae8:	40020058 	.word	0x40020058
 8009aec:	40020070 	.word	0x40020070
 8009af0:	40020088 	.word	0x40020088
 8009af4:	400200a0 	.word	0x400200a0
 8009af8:	400200b8 	.word	0x400200b8
 8009afc:	40020410 	.word	0x40020410
 8009b00:	40020428 	.word	0x40020428
 8009b04:	40020440 	.word	0x40020440
 8009b08:	40020458 	.word	0x40020458
 8009b0c:	40020470 	.word	0x40020470
 8009b10:	40020488 	.word	0x40020488
 8009b14:	400204a0 	.word	0x400204a0
 8009b18:	400204b8 	.word	0x400204b8

08009b1c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009b1c:	b480      	push	{r7}
 8009b1e:	b087      	sub	sp, #28
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	60f8      	str	r0, [r7, #12]
 8009b24:	60b9      	str	r1, [r7, #8]
 8009b26:	607a      	str	r2, [r7, #4]
 8009b28:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b2e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b34:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	4a7f      	ldr	r2, [pc, #508]	@ (8009d38 <DMA_SetConfig+0x21c>)
 8009b3c:	4293      	cmp	r3, r2
 8009b3e:	d072      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	4a7d      	ldr	r2, [pc, #500]	@ (8009d3c <DMA_SetConfig+0x220>)
 8009b46:	4293      	cmp	r3, r2
 8009b48:	d06d      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	4a7c      	ldr	r2, [pc, #496]	@ (8009d40 <DMA_SetConfig+0x224>)
 8009b50:	4293      	cmp	r3, r2
 8009b52:	d068      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	4a7a      	ldr	r2, [pc, #488]	@ (8009d44 <DMA_SetConfig+0x228>)
 8009b5a:	4293      	cmp	r3, r2
 8009b5c:	d063      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	4a79      	ldr	r2, [pc, #484]	@ (8009d48 <DMA_SetConfig+0x22c>)
 8009b64:	4293      	cmp	r3, r2
 8009b66:	d05e      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	4a77      	ldr	r2, [pc, #476]	@ (8009d4c <DMA_SetConfig+0x230>)
 8009b6e:	4293      	cmp	r3, r2
 8009b70:	d059      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	4a76      	ldr	r2, [pc, #472]	@ (8009d50 <DMA_SetConfig+0x234>)
 8009b78:	4293      	cmp	r3, r2
 8009b7a:	d054      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	4a74      	ldr	r2, [pc, #464]	@ (8009d54 <DMA_SetConfig+0x238>)
 8009b82:	4293      	cmp	r3, r2
 8009b84:	d04f      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	4a73      	ldr	r2, [pc, #460]	@ (8009d58 <DMA_SetConfig+0x23c>)
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	d04a      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	4a71      	ldr	r2, [pc, #452]	@ (8009d5c <DMA_SetConfig+0x240>)
 8009b96:	4293      	cmp	r3, r2
 8009b98:	d045      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	4a70      	ldr	r2, [pc, #448]	@ (8009d60 <DMA_SetConfig+0x244>)
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	d040      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	4a6e      	ldr	r2, [pc, #440]	@ (8009d64 <DMA_SetConfig+0x248>)
 8009baa:	4293      	cmp	r3, r2
 8009bac:	d03b      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	4a6d      	ldr	r2, [pc, #436]	@ (8009d68 <DMA_SetConfig+0x24c>)
 8009bb4:	4293      	cmp	r3, r2
 8009bb6:	d036      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	4a6b      	ldr	r2, [pc, #428]	@ (8009d6c <DMA_SetConfig+0x250>)
 8009bbe:	4293      	cmp	r3, r2
 8009bc0:	d031      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	4a6a      	ldr	r2, [pc, #424]	@ (8009d70 <DMA_SetConfig+0x254>)
 8009bc8:	4293      	cmp	r3, r2
 8009bca:	d02c      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	4a68      	ldr	r2, [pc, #416]	@ (8009d74 <DMA_SetConfig+0x258>)
 8009bd2:	4293      	cmp	r3, r2
 8009bd4:	d027      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	4a67      	ldr	r2, [pc, #412]	@ (8009d78 <DMA_SetConfig+0x25c>)
 8009bdc:	4293      	cmp	r3, r2
 8009bde:	d022      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	4a65      	ldr	r2, [pc, #404]	@ (8009d7c <DMA_SetConfig+0x260>)
 8009be6:	4293      	cmp	r3, r2
 8009be8:	d01d      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	4a64      	ldr	r2, [pc, #400]	@ (8009d80 <DMA_SetConfig+0x264>)
 8009bf0:	4293      	cmp	r3, r2
 8009bf2:	d018      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	4a62      	ldr	r2, [pc, #392]	@ (8009d84 <DMA_SetConfig+0x268>)
 8009bfa:	4293      	cmp	r3, r2
 8009bfc:	d013      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	4a61      	ldr	r2, [pc, #388]	@ (8009d88 <DMA_SetConfig+0x26c>)
 8009c04:	4293      	cmp	r3, r2
 8009c06:	d00e      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	4a5f      	ldr	r2, [pc, #380]	@ (8009d8c <DMA_SetConfig+0x270>)
 8009c0e:	4293      	cmp	r3, r2
 8009c10:	d009      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	4a5e      	ldr	r2, [pc, #376]	@ (8009d90 <DMA_SetConfig+0x274>)
 8009c18:	4293      	cmp	r3, r2
 8009c1a:	d004      	beq.n	8009c26 <DMA_SetConfig+0x10a>
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	4a5c      	ldr	r2, [pc, #368]	@ (8009d94 <DMA_SetConfig+0x278>)
 8009c22:	4293      	cmp	r3, r2
 8009c24:	d101      	bne.n	8009c2a <DMA_SetConfig+0x10e>
 8009c26:	2301      	movs	r3, #1
 8009c28:	e000      	b.n	8009c2c <DMA_SetConfig+0x110>
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d00d      	beq.n	8009c4c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009c34:	68fa      	ldr	r2, [r7, #12]
 8009c36:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8009c38:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d004      	beq.n	8009c4c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009c46:	68fa      	ldr	r2, [r7, #12]
 8009c48:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8009c4a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	4a39      	ldr	r2, [pc, #228]	@ (8009d38 <DMA_SetConfig+0x21c>)
 8009c52:	4293      	cmp	r3, r2
 8009c54:	d04a      	beq.n	8009cec <DMA_SetConfig+0x1d0>
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	4a38      	ldr	r2, [pc, #224]	@ (8009d3c <DMA_SetConfig+0x220>)
 8009c5c:	4293      	cmp	r3, r2
 8009c5e:	d045      	beq.n	8009cec <DMA_SetConfig+0x1d0>
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	4a36      	ldr	r2, [pc, #216]	@ (8009d40 <DMA_SetConfig+0x224>)
 8009c66:	4293      	cmp	r3, r2
 8009c68:	d040      	beq.n	8009cec <DMA_SetConfig+0x1d0>
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	4a35      	ldr	r2, [pc, #212]	@ (8009d44 <DMA_SetConfig+0x228>)
 8009c70:	4293      	cmp	r3, r2
 8009c72:	d03b      	beq.n	8009cec <DMA_SetConfig+0x1d0>
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	4a33      	ldr	r2, [pc, #204]	@ (8009d48 <DMA_SetConfig+0x22c>)
 8009c7a:	4293      	cmp	r3, r2
 8009c7c:	d036      	beq.n	8009cec <DMA_SetConfig+0x1d0>
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	4a32      	ldr	r2, [pc, #200]	@ (8009d4c <DMA_SetConfig+0x230>)
 8009c84:	4293      	cmp	r3, r2
 8009c86:	d031      	beq.n	8009cec <DMA_SetConfig+0x1d0>
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	4a30      	ldr	r2, [pc, #192]	@ (8009d50 <DMA_SetConfig+0x234>)
 8009c8e:	4293      	cmp	r3, r2
 8009c90:	d02c      	beq.n	8009cec <DMA_SetConfig+0x1d0>
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	4a2f      	ldr	r2, [pc, #188]	@ (8009d54 <DMA_SetConfig+0x238>)
 8009c98:	4293      	cmp	r3, r2
 8009c9a:	d027      	beq.n	8009cec <DMA_SetConfig+0x1d0>
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	4a2d      	ldr	r2, [pc, #180]	@ (8009d58 <DMA_SetConfig+0x23c>)
 8009ca2:	4293      	cmp	r3, r2
 8009ca4:	d022      	beq.n	8009cec <DMA_SetConfig+0x1d0>
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	4a2c      	ldr	r2, [pc, #176]	@ (8009d5c <DMA_SetConfig+0x240>)
 8009cac:	4293      	cmp	r3, r2
 8009cae:	d01d      	beq.n	8009cec <DMA_SetConfig+0x1d0>
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	4a2a      	ldr	r2, [pc, #168]	@ (8009d60 <DMA_SetConfig+0x244>)
 8009cb6:	4293      	cmp	r3, r2
 8009cb8:	d018      	beq.n	8009cec <DMA_SetConfig+0x1d0>
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	4a29      	ldr	r2, [pc, #164]	@ (8009d64 <DMA_SetConfig+0x248>)
 8009cc0:	4293      	cmp	r3, r2
 8009cc2:	d013      	beq.n	8009cec <DMA_SetConfig+0x1d0>
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	4a27      	ldr	r2, [pc, #156]	@ (8009d68 <DMA_SetConfig+0x24c>)
 8009cca:	4293      	cmp	r3, r2
 8009ccc:	d00e      	beq.n	8009cec <DMA_SetConfig+0x1d0>
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	4a26      	ldr	r2, [pc, #152]	@ (8009d6c <DMA_SetConfig+0x250>)
 8009cd4:	4293      	cmp	r3, r2
 8009cd6:	d009      	beq.n	8009cec <DMA_SetConfig+0x1d0>
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	4a24      	ldr	r2, [pc, #144]	@ (8009d70 <DMA_SetConfig+0x254>)
 8009cde:	4293      	cmp	r3, r2
 8009ce0:	d004      	beq.n	8009cec <DMA_SetConfig+0x1d0>
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	4a23      	ldr	r2, [pc, #140]	@ (8009d74 <DMA_SetConfig+0x258>)
 8009ce8:	4293      	cmp	r3, r2
 8009cea:	d101      	bne.n	8009cf0 <DMA_SetConfig+0x1d4>
 8009cec:	2301      	movs	r3, #1
 8009cee:	e000      	b.n	8009cf2 <DMA_SetConfig+0x1d6>
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d059      	beq.n	8009daa <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009cfa:	f003 031f 	and.w	r3, r3, #31
 8009cfe:	223f      	movs	r2, #63	@ 0x3f
 8009d00:	409a      	lsls	r2, r3
 8009d02:	697b      	ldr	r3, [r7, #20]
 8009d04:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	681a      	ldr	r2, [r3, #0]
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009d14:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	683a      	ldr	r2, [r7, #0]
 8009d1c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	689b      	ldr	r3, [r3, #8]
 8009d22:	2b40      	cmp	r3, #64	@ 0x40
 8009d24:	d138      	bne.n	8009d98 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	687a      	ldr	r2, [r7, #4]
 8009d2c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	68ba      	ldr	r2, [r7, #8]
 8009d34:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8009d36:	e086      	b.n	8009e46 <DMA_SetConfig+0x32a>
 8009d38:	40020010 	.word	0x40020010
 8009d3c:	40020028 	.word	0x40020028
 8009d40:	40020040 	.word	0x40020040
 8009d44:	40020058 	.word	0x40020058
 8009d48:	40020070 	.word	0x40020070
 8009d4c:	40020088 	.word	0x40020088
 8009d50:	400200a0 	.word	0x400200a0
 8009d54:	400200b8 	.word	0x400200b8
 8009d58:	40020410 	.word	0x40020410
 8009d5c:	40020428 	.word	0x40020428
 8009d60:	40020440 	.word	0x40020440
 8009d64:	40020458 	.word	0x40020458
 8009d68:	40020470 	.word	0x40020470
 8009d6c:	40020488 	.word	0x40020488
 8009d70:	400204a0 	.word	0x400204a0
 8009d74:	400204b8 	.word	0x400204b8
 8009d78:	58025408 	.word	0x58025408
 8009d7c:	5802541c 	.word	0x5802541c
 8009d80:	58025430 	.word	0x58025430
 8009d84:	58025444 	.word	0x58025444
 8009d88:	58025458 	.word	0x58025458
 8009d8c:	5802546c 	.word	0x5802546c
 8009d90:	58025480 	.word	0x58025480
 8009d94:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	68ba      	ldr	r2, [r7, #8]
 8009d9e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	687a      	ldr	r2, [r7, #4]
 8009da6:	60da      	str	r2, [r3, #12]
}
 8009da8:	e04d      	b.n	8009e46 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	4a29      	ldr	r2, [pc, #164]	@ (8009e54 <DMA_SetConfig+0x338>)
 8009db0:	4293      	cmp	r3, r2
 8009db2:	d022      	beq.n	8009dfa <DMA_SetConfig+0x2de>
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	4a27      	ldr	r2, [pc, #156]	@ (8009e58 <DMA_SetConfig+0x33c>)
 8009dba:	4293      	cmp	r3, r2
 8009dbc:	d01d      	beq.n	8009dfa <DMA_SetConfig+0x2de>
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	4a26      	ldr	r2, [pc, #152]	@ (8009e5c <DMA_SetConfig+0x340>)
 8009dc4:	4293      	cmp	r3, r2
 8009dc6:	d018      	beq.n	8009dfa <DMA_SetConfig+0x2de>
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	4a24      	ldr	r2, [pc, #144]	@ (8009e60 <DMA_SetConfig+0x344>)
 8009dce:	4293      	cmp	r3, r2
 8009dd0:	d013      	beq.n	8009dfa <DMA_SetConfig+0x2de>
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	4a23      	ldr	r2, [pc, #140]	@ (8009e64 <DMA_SetConfig+0x348>)
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	d00e      	beq.n	8009dfa <DMA_SetConfig+0x2de>
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	4a21      	ldr	r2, [pc, #132]	@ (8009e68 <DMA_SetConfig+0x34c>)
 8009de2:	4293      	cmp	r3, r2
 8009de4:	d009      	beq.n	8009dfa <DMA_SetConfig+0x2de>
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	4a20      	ldr	r2, [pc, #128]	@ (8009e6c <DMA_SetConfig+0x350>)
 8009dec:	4293      	cmp	r3, r2
 8009dee:	d004      	beq.n	8009dfa <DMA_SetConfig+0x2de>
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	4a1e      	ldr	r2, [pc, #120]	@ (8009e70 <DMA_SetConfig+0x354>)
 8009df6:	4293      	cmp	r3, r2
 8009df8:	d101      	bne.n	8009dfe <DMA_SetConfig+0x2e2>
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	e000      	b.n	8009e00 <DMA_SetConfig+0x2e4>
 8009dfe:	2300      	movs	r3, #0
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d020      	beq.n	8009e46 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e08:	f003 031f 	and.w	r3, r3, #31
 8009e0c:	2201      	movs	r2, #1
 8009e0e:	409a      	lsls	r2, r3
 8009e10:	693b      	ldr	r3, [r7, #16]
 8009e12:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	683a      	ldr	r2, [r7, #0]
 8009e1a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	689b      	ldr	r3, [r3, #8]
 8009e20:	2b40      	cmp	r3, #64	@ 0x40
 8009e22:	d108      	bne.n	8009e36 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	687a      	ldr	r2, [r7, #4]
 8009e2a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	68ba      	ldr	r2, [r7, #8]
 8009e32:	60da      	str	r2, [r3, #12]
}
 8009e34:	e007      	b.n	8009e46 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	68ba      	ldr	r2, [r7, #8]
 8009e3c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	687a      	ldr	r2, [r7, #4]
 8009e44:	60da      	str	r2, [r3, #12]
}
 8009e46:	bf00      	nop
 8009e48:	371c      	adds	r7, #28
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e50:	4770      	bx	lr
 8009e52:	bf00      	nop
 8009e54:	58025408 	.word	0x58025408
 8009e58:	5802541c 	.word	0x5802541c
 8009e5c:	58025430 	.word	0x58025430
 8009e60:	58025444 	.word	0x58025444
 8009e64:	58025458 	.word	0x58025458
 8009e68:	5802546c 	.word	0x5802546c
 8009e6c:	58025480 	.word	0x58025480
 8009e70:	58025494 	.word	0x58025494

08009e74 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8009e74:	b480      	push	{r7}
 8009e76:	b085      	sub	sp, #20
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	4a42      	ldr	r2, [pc, #264]	@ (8009f8c <DMA_CalcBaseAndBitshift+0x118>)
 8009e82:	4293      	cmp	r3, r2
 8009e84:	d04a      	beq.n	8009f1c <DMA_CalcBaseAndBitshift+0xa8>
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	4a41      	ldr	r2, [pc, #260]	@ (8009f90 <DMA_CalcBaseAndBitshift+0x11c>)
 8009e8c:	4293      	cmp	r3, r2
 8009e8e:	d045      	beq.n	8009f1c <DMA_CalcBaseAndBitshift+0xa8>
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	4a3f      	ldr	r2, [pc, #252]	@ (8009f94 <DMA_CalcBaseAndBitshift+0x120>)
 8009e96:	4293      	cmp	r3, r2
 8009e98:	d040      	beq.n	8009f1c <DMA_CalcBaseAndBitshift+0xa8>
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	4a3e      	ldr	r2, [pc, #248]	@ (8009f98 <DMA_CalcBaseAndBitshift+0x124>)
 8009ea0:	4293      	cmp	r3, r2
 8009ea2:	d03b      	beq.n	8009f1c <DMA_CalcBaseAndBitshift+0xa8>
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	4a3c      	ldr	r2, [pc, #240]	@ (8009f9c <DMA_CalcBaseAndBitshift+0x128>)
 8009eaa:	4293      	cmp	r3, r2
 8009eac:	d036      	beq.n	8009f1c <DMA_CalcBaseAndBitshift+0xa8>
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	4a3b      	ldr	r2, [pc, #236]	@ (8009fa0 <DMA_CalcBaseAndBitshift+0x12c>)
 8009eb4:	4293      	cmp	r3, r2
 8009eb6:	d031      	beq.n	8009f1c <DMA_CalcBaseAndBitshift+0xa8>
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	4a39      	ldr	r2, [pc, #228]	@ (8009fa4 <DMA_CalcBaseAndBitshift+0x130>)
 8009ebe:	4293      	cmp	r3, r2
 8009ec0:	d02c      	beq.n	8009f1c <DMA_CalcBaseAndBitshift+0xa8>
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	4a38      	ldr	r2, [pc, #224]	@ (8009fa8 <DMA_CalcBaseAndBitshift+0x134>)
 8009ec8:	4293      	cmp	r3, r2
 8009eca:	d027      	beq.n	8009f1c <DMA_CalcBaseAndBitshift+0xa8>
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	4a36      	ldr	r2, [pc, #216]	@ (8009fac <DMA_CalcBaseAndBitshift+0x138>)
 8009ed2:	4293      	cmp	r3, r2
 8009ed4:	d022      	beq.n	8009f1c <DMA_CalcBaseAndBitshift+0xa8>
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	4a35      	ldr	r2, [pc, #212]	@ (8009fb0 <DMA_CalcBaseAndBitshift+0x13c>)
 8009edc:	4293      	cmp	r3, r2
 8009ede:	d01d      	beq.n	8009f1c <DMA_CalcBaseAndBitshift+0xa8>
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	4a33      	ldr	r2, [pc, #204]	@ (8009fb4 <DMA_CalcBaseAndBitshift+0x140>)
 8009ee6:	4293      	cmp	r3, r2
 8009ee8:	d018      	beq.n	8009f1c <DMA_CalcBaseAndBitshift+0xa8>
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	4a32      	ldr	r2, [pc, #200]	@ (8009fb8 <DMA_CalcBaseAndBitshift+0x144>)
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	d013      	beq.n	8009f1c <DMA_CalcBaseAndBitshift+0xa8>
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	4a30      	ldr	r2, [pc, #192]	@ (8009fbc <DMA_CalcBaseAndBitshift+0x148>)
 8009efa:	4293      	cmp	r3, r2
 8009efc:	d00e      	beq.n	8009f1c <DMA_CalcBaseAndBitshift+0xa8>
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	4a2f      	ldr	r2, [pc, #188]	@ (8009fc0 <DMA_CalcBaseAndBitshift+0x14c>)
 8009f04:	4293      	cmp	r3, r2
 8009f06:	d009      	beq.n	8009f1c <DMA_CalcBaseAndBitshift+0xa8>
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	4a2d      	ldr	r2, [pc, #180]	@ (8009fc4 <DMA_CalcBaseAndBitshift+0x150>)
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	d004      	beq.n	8009f1c <DMA_CalcBaseAndBitshift+0xa8>
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	4a2c      	ldr	r2, [pc, #176]	@ (8009fc8 <DMA_CalcBaseAndBitshift+0x154>)
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d101      	bne.n	8009f20 <DMA_CalcBaseAndBitshift+0xac>
 8009f1c:	2301      	movs	r3, #1
 8009f1e:	e000      	b.n	8009f22 <DMA_CalcBaseAndBitshift+0xae>
 8009f20:	2300      	movs	r3, #0
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d024      	beq.n	8009f70 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	b2db      	uxtb	r3, r3
 8009f2c:	3b10      	subs	r3, #16
 8009f2e:	4a27      	ldr	r2, [pc, #156]	@ (8009fcc <DMA_CalcBaseAndBitshift+0x158>)
 8009f30:	fba2 2303 	umull	r2, r3, r2, r3
 8009f34:	091b      	lsrs	r3, r3, #4
 8009f36:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	f003 0307 	and.w	r3, r3, #7
 8009f3e:	4a24      	ldr	r2, [pc, #144]	@ (8009fd0 <DMA_CalcBaseAndBitshift+0x15c>)
 8009f40:	5cd3      	ldrb	r3, [r2, r3]
 8009f42:	461a      	mov	r2, r3
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	2b03      	cmp	r3, #3
 8009f4c:	d908      	bls.n	8009f60 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	461a      	mov	r2, r3
 8009f54:	4b1f      	ldr	r3, [pc, #124]	@ (8009fd4 <DMA_CalcBaseAndBitshift+0x160>)
 8009f56:	4013      	ands	r3, r2
 8009f58:	1d1a      	adds	r2, r3, #4
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	659a      	str	r2, [r3, #88]	@ 0x58
 8009f5e:	e00d      	b.n	8009f7c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	461a      	mov	r2, r3
 8009f66:	4b1b      	ldr	r3, [pc, #108]	@ (8009fd4 <DMA_CalcBaseAndBitshift+0x160>)
 8009f68:	4013      	ands	r3, r2
 8009f6a:	687a      	ldr	r2, [r7, #4]
 8009f6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8009f6e:	e005      	b.n	8009f7c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8009f80:	4618      	mov	r0, r3
 8009f82:	3714      	adds	r7, #20
 8009f84:	46bd      	mov	sp, r7
 8009f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8a:	4770      	bx	lr
 8009f8c:	40020010 	.word	0x40020010
 8009f90:	40020028 	.word	0x40020028
 8009f94:	40020040 	.word	0x40020040
 8009f98:	40020058 	.word	0x40020058
 8009f9c:	40020070 	.word	0x40020070
 8009fa0:	40020088 	.word	0x40020088
 8009fa4:	400200a0 	.word	0x400200a0
 8009fa8:	400200b8 	.word	0x400200b8
 8009fac:	40020410 	.word	0x40020410
 8009fb0:	40020428 	.word	0x40020428
 8009fb4:	40020440 	.word	0x40020440
 8009fb8:	40020458 	.word	0x40020458
 8009fbc:	40020470 	.word	0x40020470
 8009fc0:	40020488 	.word	0x40020488
 8009fc4:	400204a0 	.word	0x400204a0
 8009fc8:	400204b8 	.word	0x400204b8
 8009fcc:	aaaaaaab 	.word	0xaaaaaaab
 8009fd0:	08015304 	.word	0x08015304
 8009fd4:	fffffc00 	.word	0xfffffc00

08009fd8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8009fd8:	b480      	push	{r7}
 8009fda:	b085      	sub	sp, #20
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	699b      	ldr	r3, [r3, #24]
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d120      	bne.n	800a02e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ff0:	2b03      	cmp	r3, #3
 8009ff2:	d858      	bhi.n	800a0a6 <DMA_CheckFifoParam+0xce>
 8009ff4:	a201      	add	r2, pc, #4	@ (adr r2, 8009ffc <DMA_CheckFifoParam+0x24>)
 8009ff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ffa:	bf00      	nop
 8009ffc:	0800a00d 	.word	0x0800a00d
 800a000:	0800a01f 	.word	0x0800a01f
 800a004:	0800a00d 	.word	0x0800a00d
 800a008:	0800a0a7 	.word	0x0800a0a7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a010:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a014:	2b00      	cmp	r3, #0
 800a016:	d048      	beq.n	800a0aa <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800a018:	2301      	movs	r3, #1
 800a01a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a01c:	e045      	b.n	800a0aa <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a022:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800a026:	d142      	bne.n	800a0ae <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800a028:	2301      	movs	r3, #1
 800a02a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a02c:	e03f      	b.n	800a0ae <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	699b      	ldr	r3, [r3, #24]
 800a032:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a036:	d123      	bne.n	800a080 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a03c:	2b03      	cmp	r3, #3
 800a03e:	d838      	bhi.n	800a0b2 <DMA_CheckFifoParam+0xda>
 800a040:	a201      	add	r2, pc, #4	@ (adr r2, 800a048 <DMA_CheckFifoParam+0x70>)
 800a042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a046:	bf00      	nop
 800a048:	0800a059 	.word	0x0800a059
 800a04c:	0800a05f 	.word	0x0800a05f
 800a050:	0800a059 	.word	0x0800a059
 800a054:	0800a071 	.word	0x0800a071
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800a058:	2301      	movs	r3, #1
 800a05a:	73fb      	strb	r3, [r7, #15]
        break;
 800a05c:	e030      	b.n	800a0c0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a062:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a066:	2b00      	cmp	r3, #0
 800a068:	d025      	beq.n	800a0b6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800a06a:	2301      	movs	r3, #1
 800a06c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a06e:	e022      	b.n	800a0b6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a074:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800a078:	d11f      	bne.n	800a0ba <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800a07a:	2301      	movs	r3, #1
 800a07c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a07e:	e01c      	b.n	800a0ba <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a084:	2b02      	cmp	r3, #2
 800a086:	d902      	bls.n	800a08e <DMA_CheckFifoParam+0xb6>
 800a088:	2b03      	cmp	r3, #3
 800a08a:	d003      	beq.n	800a094 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800a08c:	e018      	b.n	800a0c0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800a08e:	2301      	movs	r3, #1
 800a090:	73fb      	strb	r3, [r7, #15]
        break;
 800a092:	e015      	b.n	800a0c0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a098:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d00e      	beq.n	800a0be <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800a0a0:	2301      	movs	r3, #1
 800a0a2:	73fb      	strb	r3, [r7, #15]
    break;
 800a0a4:	e00b      	b.n	800a0be <DMA_CheckFifoParam+0xe6>
        break;
 800a0a6:	bf00      	nop
 800a0a8:	e00a      	b.n	800a0c0 <DMA_CheckFifoParam+0xe8>
        break;
 800a0aa:	bf00      	nop
 800a0ac:	e008      	b.n	800a0c0 <DMA_CheckFifoParam+0xe8>
        break;
 800a0ae:	bf00      	nop
 800a0b0:	e006      	b.n	800a0c0 <DMA_CheckFifoParam+0xe8>
        break;
 800a0b2:	bf00      	nop
 800a0b4:	e004      	b.n	800a0c0 <DMA_CheckFifoParam+0xe8>
        break;
 800a0b6:	bf00      	nop
 800a0b8:	e002      	b.n	800a0c0 <DMA_CheckFifoParam+0xe8>
        break;
 800a0ba:	bf00      	nop
 800a0bc:	e000      	b.n	800a0c0 <DMA_CheckFifoParam+0xe8>
    break;
 800a0be:	bf00      	nop
    }
  }

  return status;
 800a0c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	3714      	adds	r7, #20
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0cc:	4770      	bx	lr
 800a0ce:	bf00      	nop

0800a0d0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a0d0:	b480      	push	{r7}
 800a0d2:	b085      	sub	sp, #20
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	4a38      	ldr	r2, [pc, #224]	@ (800a1c4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800a0e4:	4293      	cmp	r3, r2
 800a0e6:	d022      	beq.n	800a12e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	4a36      	ldr	r2, [pc, #216]	@ (800a1c8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800a0ee:	4293      	cmp	r3, r2
 800a0f0:	d01d      	beq.n	800a12e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	4a35      	ldr	r2, [pc, #212]	@ (800a1cc <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800a0f8:	4293      	cmp	r3, r2
 800a0fa:	d018      	beq.n	800a12e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	4a33      	ldr	r2, [pc, #204]	@ (800a1d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800a102:	4293      	cmp	r3, r2
 800a104:	d013      	beq.n	800a12e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	4a32      	ldr	r2, [pc, #200]	@ (800a1d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800a10c:	4293      	cmp	r3, r2
 800a10e:	d00e      	beq.n	800a12e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	4a30      	ldr	r2, [pc, #192]	@ (800a1d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800a116:	4293      	cmp	r3, r2
 800a118:	d009      	beq.n	800a12e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	4a2f      	ldr	r2, [pc, #188]	@ (800a1dc <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800a120:	4293      	cmp	r3, r2
 800a122:	d004      	beq.n	800a12e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	4a2d      	ldr	r2, [pc, #180]	@ (800a1e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800a12a:	4293      	cmp	r3, r2
 800a12c:	d101      	bne.n	800a132 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800a12e:	2301      	movs	r3, #1
 800a130:	e000      	b.n	800a134 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800a132:	2300      	movs	r3, #0
 800a134:	2b00      	cmp	r3, #0
 800a136:	d01a      	beq.n	800a16e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	b2db      	uxtb	r3, r3
 800a13e:	3b08      	subs	r3, #8
 800a140:	4a28      	ldr	r2, [pc, #160]	@ (800a1e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800a142:	fba2 2303 	umull	r2, r3, r2, r3
 800a146:	091b      	lsrs	r3, r3, #4
 800a148:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800a14a:	68fa      	ldr	r2, [r7, #12]
 800a14c:	4b26      	ldr	r3, [pc, #152]	@ (800a1e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800a14e:	4413      	add	r3, r2
 800a150:	009b      	lsls	r3, r3, #2
 800a152:	461a      	mov	r2, r3
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	4a24      	ldr	r2, [pc, #144]	@ (800a1ec <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800a15c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	f003 031f 	and.w	r3, r3, #31
 800a164:	2201      	movs	r2, #1
 800a166:	409a      	lsls	r2, r3
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800a16c:	e024      	b.n	800a1b8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	b2db      	uxtb	r3, r3
 800a174:	3b10      	subs	r3, #16
 800a176:	4a1e      	ldr	r2, [pc, #120]	@ (800a1f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800a178:	fba2 2303 	umull	r2, r3, r2, r3
 800a17c:	091b      	lsrs	r3, r3, #4
 800a17e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	4a1c      	ldr	r2, [pc, #112]	@ (800a1f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800a184:	4293      	cmp	r3, r2
 800a186:	d806      	bhi.n	800a196 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800a188:	68bb      	ldr	r3, [r7, #8]
 800a18a:	4a1b      	ldr	r2, [pc, #108]	@ (800a1f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800a18c:	4293      	cmp	r3, r2
 800a18e:	d902      	bls.n	800a196 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	3308      	adds	r3, #8
 800a194:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800a196:	68fa      	ldr	r2, [r7, #12]
 800a198:	4b18      	ldr	r3, [pc, #96]	@ (800a1fc <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800a19a:	4413      	add	r3, r2
 800a19c:	009b      	lsls	r3, r3, #2
 800a19e:	461a      	mov	r2, r3
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	4a16      	ldr	r2, [pc, #88]	@ (800a200 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800a1a8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	f003 031f 	and.w	r3, r3, #31
 800a1b0:	2201      	movs	r2, #1
 800a1b2:	409a      	lsls	r2, r3
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a1b8:	bf00      	nop
 800a1ba:	3714      	adds	r7, #20
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c2:	4770      	bx	lr
 800a1c4:	58025408 	.word	0x58025408
 800a1c8:	5802541c 	.word	0x5802541c
 800a1cc:	58025430 	.word	0x58025430
 800a1d0:	58025444 	.word	0x58025444
 800a1d4:	58025458 	.word	0x58025458
 800a1d8:	5802546c 	.word	0x5802546c
 800a1dc:	58025480 	.word	0x58025480
 800a1e0:	58025494 	.word	0x58025494
 800a1e4:	cccccccd 	.word	0xcccccccd
 800a1e8:	16009600 	.word	0x16009600
 800a1ec:	58025880 	.word	0x58025880
 800a1f0:	aaaaaaab 	.word	0xaaaaaaab
 800a1f4:	400204b8 	.word	0x400204b8
 800a1f8:	4002040f 	.word	0x4002040f
 800a1fc:	10008200 	.word	0x10008200
 800a200:	40020880 	.word	0x40020880

0800a204 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a204:	b480      	push	{r7}
 800a206:	b085      	sub	sp, #20
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	685b      	ldr	r3, [r3, #4]
 800a210:	b2db      	uxtb	r3, r3
 800a212:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d04a      	beq.n	800a2b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	2b08      	cmp	r3, #8
 800a21e:	d847      	bhi.n	800a2b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	4a25      	ldr	r2, [pc, #148]	@ (800a2bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800a226:	4293      	cmp	r3, r2
 800a228:	d022      	beq.n	800a270 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	4a24      	ldr	r2, [pc, #144]	@ (800a2c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800a230:	4293      	cmp	r3, r2
 800a232:	d01d      	beq.n	800a270 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	4a22      	ldr	r2, [pc, #136]	@ (800a2c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800a23a:	4293      	cmp	r3, r2
 800a23c:	d018      	beq.n	800a270 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	4a21      	ldr	r2, [pc, #132]	@ (800a2c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800a244:	4293      	cmp	r3, r2
 800a246:	d013      	beq.n	800a270 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	4a1f      	ldr	r2, [pc, #124]	@ (800a2cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800a24e:	4293      	cmp	r3, r2
 800a250:	d00e      	beq.n	800a270 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	4a1e      	ldr	r2, [pc, #120]	@ (800a2d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800a258:	4293      	cmp	r3, r2
 800a25a:	d009      	beq.n	800a270 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	4a1c      	ldr	r2, [pc, #112]	@ (800a2d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800a262:	4293      	cmp	r3, r2
 800a264:	d004      	beq.n	800a270 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	4a1b      	ldr	r2, [pc, #108]	@ (800a2d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d101      	bne.n	800a274 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800a270:	2301      	movs	r3, #1
 800a272:	e000      	b.n	800a276 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800a274:	2300      	movs	r3, #0
 800a276:	2b00      	cmp	r3, #0
 800a278:	d00a      	beq.n	800a290 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800a27a:	68fa      	ldr	r2, [r7, #12]
 800a27c:	4b17      	ldr	r3, [pc, #92]	@ (800a2dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800a27e:	4413      	add	r3, r2
 800a280:	009b      	lsls	r3, r3, #2
 800a282:	461a      	mov	r2, r3
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	4a15      	ldr	r2, [pc, #84]	@ (800a2e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800a28c:	671a      	str	r2, [r3, #112]	@ 0x70
 800a28e:	e009      	b.n	800a2a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a290:	68fa      	ldr	r2, [r7, #12]
 800a292:	4b14      	ldr	r3, [pc, #80]	@ (800a2e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800a294:	4413      	add	r3, r2
 800a296:	009b      	lsls	r3, r3, #2
 800a298:	461a      	mov	r2, r3
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	4a11      	ldr	r2, [pc, #68]	@ (800a2e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800a2a2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	3b01      	subs	r3, #1
 800a2a8:	2201      	movs	r2, #1
 800a2aa:	409a      	lsls	r2, r3
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800a2b0:	bf00      	nop
 800a2b2:	3714      	adds	r7, #20
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ba:	4770      	bx	lr
 800a2bc:	58025408 	.word	0x58025408
 800a2c0:	5802541c 	.word	0x5802541c
 800a2c4:	58025430 	.word	0x58025430
 800a2c8:	58025444 	.word	0x58025444
 800a2cc:	58025458 	.word	0x58025458
 800a2d0:	5802546c 	.word	0x5802546c
 800a2d4:	58025480 	.word	0x58025480
 800a2d8:	58025494 	.word	0x58025494
 800a2dc:	1600963f 	.word	0x1600963f
 800a2e0:	58025940 	.word	0x58025940
 800a2e4:	1000823f 	.word	0x1000823f
 800a2e8:	40020940 	.word	0x40020940

0800a2ec <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	b084      	sub	sp, #16
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d101      	bne.n	800a2fe <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800a2fa:	2301      	movs	r3, #1
 800a2fc:	e0cf      	b.n	800a49e <HAL_ETH_Init+0x1b2>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a304:	2b00      	cmp	r3, #0
 800a306:	d106      	bne.n	800a316 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	2223      	movs	r2, #35	@ 0x23
 800a30c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800a310:	6878      	ldr	r0, [r7, #4]
 800a312:	f7fa f817 	bl	8004344 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a316:	4b64      	ldr	r3, [pc, #400]	@ (800a4a8 <HAL_ETH_Init+0x1bc>)
 800a318:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a31c:	4a62      	ldr	r2, [pc, #392]	@ (800a4a8 <HAL_ETH_Init+0x1bc>)
 800a31e:	f043 0302 	orr.w	r3, r3, #2
 800a322:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800a326:	4b60      	ldr	r3, [pc, #384]	@ (800a4a8 <HAL_ETH_Init+0x1bc>)
 800a328:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a32c:	f003 0302 	and.w	r3, r3, #2
 800a330:	60bb      	str	r3, [r7, #8]
 800a332:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	7a1b      	ldrb	r3, [r3, #8]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d103      	bne.n	800a344 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 800a33c:	2000      	movs	r0, #0
 800a33e:	f7fa fd85 	bl	8004e4c <HAL_SYSCFG_ETHInterfaceSelect>
 800a342:	e003      	b.n	800a34c <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 800a344:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800a348:	f7fa fd80 	bl	8004e4c <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 800a34c:	4b57      	ldr	r3, [pc, #348]	@ (800a4ac <HAL_ETH_Init+0x1c0>)
 800a34e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	687a      	ldr	r2, [r7, #4]
 800a35c:	6812      	ldr	r2, [r2, #0]
 800a35e:	f043 0301 	orr.w	r3, r3, #1
 800a362:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a366:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a368:	f7fa fd40 	bl	8004dec <HAL_GetTick>
 800a36c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800a36e:	e011      	b.n	800a394 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800a370:	f7fa fd3c 	bl	8004dec <HAL_GetTick>
 800a374:	4602      	mov	r2, r0
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	1ad3      	subs	r3, r2, r3
 800a37a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800a37e:	d909      	bls.n	800a394 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2204      	movs	r2, #4
 800a384:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	22e0      	movs	r2, #224	@ 0xe0
 800a38c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 800a390:	2301      	movs	r3, #1
 800a392:	e084      	b.n	800a49e <HAL_ETH_Init+0x1b2>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	f003 0301 	and.w	r3, r3, #1
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d1e4      	bne.n	800a370 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 800a3a6:	6878      	ldr	r0, [r7, #4]
 800a3a8:	f000 f886 	bl	800a4b8 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 800a3ac:	f001 fed8 	bl	800c160 <HAL_RCC_GetHCLKFreq>
 800a3b0:	4603      	mov	r3, r0
 800a3b2:	4a3f      	ldr	r2, [pc, #252]	@ (800a4b0 <HAL_ETH_Init+0x1c4>)
 800a3b4:	fba2 2303 	umull	r2, r3, r2, r3
 800a3b8:	0c9a      	lsrs	r2, r3, #18
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	3a01      	subs	r2, #1
 800a3c0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800a3c4:	6878      	ldr	r0, [r7, #4]
 800a3c6:	f000 fa71 	bl	800a8ac <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a3d2:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800a3d6:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 800a3da:	687a      	ldr	r2, [r7, #4]
 800a3dc:	6812      	ldr	r2, [r2, #0]
 800a3de:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a3e2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a3e6:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	695b      	ldr	r3, [r3, #20]
 800a3ee:	f003 0303 	and.w	r3, r3, #3
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d009      	beq.n	800a40a <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	2201      	movs	r2, #1
 800a3fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	22e0      	movs	r2, #224	@ 0xe0
 800a402:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 800a406:	2301      	movs	r3, #1
 800a408:	e049      	b.n	800a49e <HAL_ETH_Init+0x1b2>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a412:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 800a416:	4b27      	ldr	r3, [pc, #156]	@ (800a4b4 <HAL_ETH_Init+0x1c8>)
 800a418:	4013      	ands	r3, r2
 800a41a:	687a      	ldr	r2, [r7, #4]
 800a41c:	6952      	ldr	r2, [r2, #20]
 800a41e:	0051      	lsls	r1, r2, #1
 800a420:	687a      	ldr	r2, [r7, #4]
 800a422:	6812      	ldr	r2, [r2, #0]
 800a424:	430b      	orrs	r3, r1
 800a426:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a42a:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800a42e:	6878      	ldr	r0, [r7, #4]
 800a430:	f000 fad9 	bl	800a9e6 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800a434:	6878      	ldr	r0, [r7, #4]
 800a436:	f000 fb1f 	bl	800aa78 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	685b      	ldr	r3, [r3, #4]
 800a43e:	3305      	adds	r3, #5
 800a440:	781b      	ldrb	r3, [r3, #0]
 800a442:	021a      	lsls	r2, r3, #8
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	685b      	ldr	r3, [r3, #4]
 800a448:	3304      	adds	r3, #4
 800a44a:	781b      	ldrb	r3, [r3, #0]
 800a44c:	4619      	mov	r1, r3
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	430a      	orrs	r2, r1
 800a454:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	685b      	ldr	r3, [r3, #4]
 800a45c:	3303      	adds	r3, #3
 800a45e:	781b      	ldrb	r3, [r3, #0]
 800a460:	061a      	lsls	r2, r3, #24
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	685b      	ldr	r3, [r3, #4]
 800a466:	3302      	adds	r3, #2
 800a468:	781b      	ldrb	r3, [r3, #0]
 800a46a:	041b      	lsls	r3, r3, #16
 800a46c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	685b      	ldr	r3, [r3, #4]
 800a472:	3301      	adds	r3, #1
 800a474:	781b      	ldrb	r3, [r3, #0]
 800a476:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800a478:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	685b      	ldr	r3, [r3, #4]
 800a47e:	781b      	ldrb	r3, [r3, #0]
 800a480:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800a486:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800a488:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	2200      	movs	r2, #0
 800a490:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2210      	movs	r2, #16
 800a498:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a49c:	2300      	movs	r3, #0
}
 800a49e:	4618      	mov	r0, r3
 800a4a0:	3710      	adds	r7, #16
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	bd80      	pop	{r7, pc}
 800a4a6:	bf00      	nop
 800a4a8:	58024400 	.word	0x58024400
 800a4ac:	58000400 	.word	0x58000400
 800a4b0:	431bde83 	.word	0x431bde83
 800a4b4:	ffff8001 	.word	0xffff8001

0800a4b8 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b084      	sub	sp, #16
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800a4c8:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a4d0:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800a4d2:	f001 fe45 	bl	800c160 <HAL_RCC_GetHCLKFreq>
 800a4d6:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 800a4d8:	68bb      	ldr	r3, [r7, #8]
 800a4da:	4a1e      	ldr	r2, [pc, #120]	@ (800a554 <HAL_ETH_SetMDIOClockRange+0x9c>)
 800a4dc:	4293      	cmp	r3, r2
 800a4de:	d908      	bls.n	800a4f2 <HAL_ETH_SetMDIOClockRange+0x3a>
 800a4e0:	68bb      	ldr	r3, [r7, #8]
 800a4e2:	4a1d      	ldr	r2, [pc, #116]	@ (800a558 <HAL_ETH_SetMDIOClockRange+0xa0>)
 800a4e4:	4293      	cmp	r3, r2
 800a4e6:	d804      	bhi.n	800a4f2 <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a4ee:	60fb      	str	r3, [r7, #12]
 800a4f0:	e027      	b.n	800a542 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 800a4f2:	68bb      	ldr	r3, [r7, #8]
 800a4f4:	4a18      	ldr	r2, [pc, #96]	@ (800a558 <HAL_ETH_SetMDIOClockRange+0xa0>)
 800a4f6:	4293      	cmp	r3, r2
 800a4f8:	d908      	bls.n	800a50c <HAL_ETH_SetMDIOClockRange+0x54>
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	4a17      	ldr	r2, [pc, #92]	@ (800a55c <HAL_ETH_SetMDIOClockRange+0xa4>)
 800a4fe:	4293      	cmp	r3, r2
 800a500:	d204      	bcs.n	800a50c <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800a508:	60fb      	str	r3, [r7, #12]
 800a50a:	e01a      	b.n	800a542 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 800a50c:	68bb      	ldr	r3, [r7, #8]
 800a50e:	4a13      	ldr	r2, [pc, #76]	@ (800a55c <HAL_ETH_SetMDIOClockRange+0xa4>)
 800a510:	4293      	cmp	r3, r2
 800a512:	d303      	bcc.n	800a51c <HAL_ETH_SetMDIOClockRange+0x64>
 800a514:	68bb      	ldr	r3, [r7, #8]
 800a516:	4a12      	ldr	r2, [pc, #72]	@ (800a560 <HAL_ETH_SetMDIOClockRange+0xa8>)
 800a518:	4293      	cmp	r3, r2
 800a51a:	d911      	bls.n	800a540 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 800a51c:	68bb      	ldr	r3, [r7, #8]
 800a51e:	4a10      	ldr	r2, [pc, #64]	@ (800a560 <HAL_ETH_SetMDIOClockRange+0xa8>)
 800a520:	4293      	cmp	r3, r2
 800a522:	d908      	bls.n	800a536 <HAL_ETH_SetMDIOClockRange+0x7e>
 800a524:	68bb      	ldr	r3, [r7, #8]
 800a526:	4a0f      	ldr	r2, [pc, #60]	@ (800a564 <HAL_ETH_SetMDIOClockRange+0xac>)
 800a528:	4293      	cmp	r3, r2
 800a52a:	d804      	bhi.n	800a536 <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a532:	60fb      	str	r3, [r7, #12]
 800a534:	e005      	b.n	800a542 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a53c:	60fb      	str	r3, [r7, #12]
 800a53e:	e000      	b.n	800a542 <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 800a540:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	68fa      	ldr	r2, [r7, #12]
 800a548:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 800a54c:	bf00      	nop
 800a54e:	3710      	adds	r7, #16
 800a550:	46bd      	mov	sp, r7
 800a552:	bd80      	pop	{r7, pc}
 800a554:	01312cff 	.word	0x01312cff
 800a558:	02160ebf 	.word	0x02160ebf
 800a55c:	03938700 	.word	0x03938700
 800a560:	05f5e0ff 	.word	0x05f5e0ff
 800a564:	08f0d17f 	.word	0x08f0d17f

0800a568 <ETH_SetMACConfig>:
  * @{
  */


static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 800a568:	b480      	push	{r7}
 800a56a:	b085      	sub	sp, #20
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
 800a570:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 800a576:	683b      	ldr	r3, [r7, #0]
 800a578:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 800a57a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	791b      	ldrb	r3, [r3, #4]
 800a580:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 800a582:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800a584:	683b      	ldr	r3, [r7, #0]
 800a586:	7b1b      	ldrb	r3, [r3, #12]
 800a588:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800a58a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	7b5b      	ldrb	r3, [r3, #13]
 800a590:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800a592:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800a594:	683b      	ldr	r3, [r7, #0]
 800a596:	7b9b      	ldrb	r3, [r3, #14]
 800a598:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800a59a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800a59c:	683b      	ldr	r3, [r7, #0]
 800a59e:	7bdb      	ldrb	r3, [r3, #15]
 800a5a0:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800a5a2:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800a5a4:	683a      	ldr	r2, [r7, #0]
 800a5a6:	7c12      	ldrb	r2, [r2, #16]
 800a5a8:	2a00      	cmp	r2, #0
 800a5aa:	d102      	bne.n	800a5b2 <ETH_SetMACConfig+0x4a>
 800a5ac:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800a5b0:	e000      	b.n	800a5b4 <ETH_SetMACConfig+0x4c>
 800a5b2:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800a5b4:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800a5b6:	683a      	ldr	r2, [r7, #0]
 800a5b8:	7c52      	ldrb	r2, [r2, #17]
 800a5ba:	2a00      	cmp	r2, #0
 800a5bc:	d102      	bne.n	800a5c4 <ETH_SetMACConfig+0x5c>
 800a5be:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800a5c2:	e000      	b.n	800a5c6 <ETH_SetMACConfig+0x5e>
 800a5c4:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800a5c6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 800a5c8:	683b      	ldr	r3, [r7, #0]
 800a5ca:	7c9b      	ldrb	r3, [r3, #18]
 800a5cc:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800a5ce:	431a      	orrs	r2, r3
               macconf->Speed |
 800a5d0:	683b      	ldr	r3, [r7, #0]
 800a5d2:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 800a5d4:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 800a5da:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 800a5dc:	683b      	ldr	r3, [r7, #0]
 800a5de:	7f1b      	ldrb	r3, [r3, #28]
 800a5e0:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 800a5e2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	7f5b      	ldrb	r3, [r3, #29]
 800a5e8:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 800a5ea:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 800a5ec:	683a      	ldr	r2, [r7, #0]
 800a5ee:	7f92      	ldrb	r2, [r2, #30]
 800a5f0:	2a00      	cmp	r2, #0
 800a5f2:	d102      	bne.n	800a5fa <ETH_SetMACConfig+0x92>
 800a5f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a5f8:	e000      	b.n	800a5fc <ETH_SetMACConfig+0x94>
 800a5fa:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 800a5fc:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 800a5fe:	683b      	ldr	r3, [r7, #0]
 800a600:	7fdb      	ldrb	r3, [r3, #31]
 800a602:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 800a604:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800a606:	683a      	ldr	r2, [r7, #0]
 800a608:	f892 2020 	ldrb.w	r2, [r2, #32]
 800a60c:	2a00      	cmp	r2, #0
 800a60e:	d102      	bne.n	800a616 <ETH_SetMACConfig+0xae>
 800a610:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a614:	e000      	b.n	800a618 <ETH_SetMACConfig+0xb0>
 800a616:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 800a618:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800a61e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a626:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 800a628:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 800a62a:	683b      	ldr	r3, [r7, #0]
 800a62c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 800a62e:	4313      	orrs	r3, r2
 800a630:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	681a      	ldr	r2, [r3, #0]
 800a638:	4b56      	ldr	r3, [pc, #344]	@ (800a794 <ETH_SetMACConfig+0x22c>)
 800a63a:	4013      	ands	r3, r2
 800a63c:	687a      	ldr	r2, [r7, #4]
 800a63e:	6812      	ldr	r2, [r2, #0]
 800a640:	68f9      	ldr	r1, [r7, #12]
 800a642:	430b      	orrs	r3, r1
 800a644:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800a646:	683b      	ldr	r3, [r7, #0]
 800a648:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a64a:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 800a64c:	683b      	ldr	r3, [r7, #0]
 800a64e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a652:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800a654:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 800a656:	683b      	ldr	r3, [r7, #0]
 800a658:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a65c:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 800a65e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 800a660:	683b      	ldr	r3, [r7, #0]
 800a662:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800a666:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 800a668:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 800a66a:	683a      	ldr	r2, [r7, #0]
 800a66c:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 800a670:	2a00      	cmp	r2, #0
 800a672:	d102      	bne.n	800a67a <ETH_SetMACConfig+0x112>
 800a674:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800a678:	e000      	b.n	800a67c <ETH_SetMACConfig+0x114>
 800a67a:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 800a67c:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 800a67e:	683b      	ldr	r3, [r7, #0]
 800a680:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800a682:	4313      	orrs	r3, r2
 800a684:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	685a      	ldr	r2, [r3, #4]
 800a68c:	4b42      	ldr	r3, [pc, #264]	@ (800a798 <ETH_SetMACConfig+0x230>)
 800a68e:	4013      	ands	r3, r2
 800a690:	687a      	ldr	r2, [r7, #4]
 800a692:	6812      	ldr	r2, [r2, #0]
 800a694:	68f9      	ldr	r1, [r7, #12]
 800a696:	430b      	orrs	r3, r1
 800a698:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800a69a:	683b      	ldr	r3, [r7, #0]
 800a69c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a6a0:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800a6a6:	4313      	orrs	r3, r2
 800a6a8:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	68da      	ldr	r2, [r3, #12]
 800a6b0:	4b3a      	ldr	r3, [pc, #232]	@ (800a79c <ETH_SetMACConfig+0x234>)
 800a6b2:	4013      	ands	r3, r2
 800a6b4:	687a      	ldr	r2, [r7, #4]
 800a6b6:	6812      	ldr	r2, [r2, #0]
 800a6b8:	68f9      	ldr	r1, [r7, #12]
 800a6ba:	430b      	orrs	r3, r1
 800a6bc:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800a6c4:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800a6ca:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 800a6cc:	683a      	ldr	r2, [r7, #0]
 800a6ce:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800a6d2:	2a00      	cmp	r2, #0
 800a6d4:	d101      	bne.n	800a6da <ETH_SetMACConfig+0x172>
 800a6d6:	2280      	movs	r2, #128	@ 0x80
 800a6d8:	e000      	b.n	800a6dc <ETH_SetMACConfig+0x174>
 800a6da:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 800a6dc:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a6e2:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800a6e4:	4313      	orrs	r3, r2
 800a6e6:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800a6ee:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 800a6f2:	4013      	ands	r3, r2
 800a6f4:	687a      	ldr	r2, [r7, #4]
 800a6f6:	6812      	ldr	r2, [r2, #0]
 800a6f8:	68f9      	ldr	r1, [r7, #12]
 800a6fa:	430b      	orrs	r3, r1
 800a6fc:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800a6fe:	683b      	ldr	r3, [r7, #0]
 800a700:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 800a704:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 800a706:	683b      	ldr	r3, [r7, #0]
 800a708:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800a70c:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800a70e:	4313      	orrs	r3, r2
 800a710:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a71a:	f023 0103 	bic.w	r1, r3, #3
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	68fa      	ldr	r2, [r7, #12]
 800a724:	430a      	orrs	r2, r1
 800a726:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 800a732:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 800a736:	683b      	ldr	r3, [r7, #0]
 800a738:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	430a      	orrs	r2, r1
 800a740:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800a748:	683a      	ldr	r2, [r7, #0]
 800a74a:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 800a74e:	2a00      	cmp	r2, #0
 800a750:	d101      	bne.n	800a756 <ETH_SetMACConfig+0x1ee>
 800a752:	2240      	movs	r2, #64	@ 0x40
 800a754:	e000      	b.n	800a758 <ETH_SetMACConfig+0x1f0>
 800a756:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 800a758:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 800a75a:	683b      	ldr	r3, [r7, #0]
 800a75c:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 800a760:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800a762:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 800a764:	683b      	ldr	r3, [r7, #0]
 800a766:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 800a76a:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 800a76c:	4313      	orrs	r3, r2
 800a76e:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 800a778:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	68fa      	ldr	r2, [r7, #12]
 800a782:	430a      	orrs	r2, r1
 800a784:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 800a788:	bf00      	nop
 800a78a:	3714      	adds	r7, #20
 800a78c:	46bd      	mov	sp, r7
 800a78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a792:	4770      	bx	lr
 800a794:	00048083 	.word	0x00048083
 800a798:	c0f88000 	.word	0xc0f88000
 800a79c:	fffffef0 	.word	0xfffffef0

0800a7a0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 800a7a0:	b480      	push	{r7}
 800a7a2:	b085      	sub	sp, #20
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	6078      	str	r0, [r7, #4]
 800a7a8:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a7b2:	681a      	ldr	r2, [r3, #0]
 800a7b4:	4b38      	ldr	r3, [pc, #224]	@ (800a898 <ETH_SetDMAConfig+0xf8>)
 800a7b6:	4013      	ands	r3, r2
 800a7b8:	683a      	ldr	r2, [r7, #0]
 800a7ba:	6811      	ldr	r1, [r2, #0]
 800a7bc:	687a      	ldr	r2, [r7, #4]
 800a7be:	6812      	ldr	r2, [r2, #0]
 800a7c0:	430b      	orrs	r3, r1
 800a7c2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a7c6:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	791b      	ldrb	r3, [r3, #4]
 800a7cc:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800a7d2:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 800a7d4:	683b      	ldr	r3, [r7, #0]
 800a7d6:	7b1b      	ldrb	r3, [r3, #12]
 800a7d8:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800a7da:	4313      	orrs	r3, r2
 800a7dc:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a7e6:	685a      	ldr	r2, [r3, #4]
 800a7e8:	4b2c      	ldr	r3, [pc, #176]	@ (800a89c <ETH_SetDMAConfig+0xfc>)
 800a7ea:	4013      	ands	r3, r2
 800a7ec:	687a      	ldr	r2, [r7, #4]
 800a7ee:	6812      	ldr	r2, [r2, #0]
 800a7f0:	68f9      	ldr	r1, [r7, #12]
 800a7f2:	430b      	orrs	r3, r1
 800a7f4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a7f8:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800a7fa:	683b      	ldr	r3, [r7, #0]
 800a7fc:	7b5b      	ldrb	r3, [r3, #13]
 800a7fe:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 800a800:	683b      	ldr	r3, [r7, #0]
 800a802:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800a804:	4313      	orrs	r3, r2
 800a806:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a810:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 800a814:	4b22      	ldr	r3, [pc, #136]	@ (800a8a0 <ETH_SetDMAConfig+0x100>)
 800a816:	4013      	ands	r3, r2
 800a818:	687a      	ldr	r2, [r7, #4]
 800a81a:	6812      	ldr	r2, [r2, #0]
 800a81c:	68f9      	ldr	r1, [r7, #12]
 800a81e:	430b      	orrs	r3, r1
 800a820:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a824:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 800a828:	683b      	ldr	r3, [r7, #0]
 800a82a:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 800a82c:	683b      	ldr	r3, [r7, #0]
 800a82e:	7d1b      	ldrb	r3, [r3, #20]
 800a830:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 800a832:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 800a834:	683b      	ldr	r3, [r7, #0]
 800a836:	7f5b      	ldrb	r3, [r3, #29]
 800a838:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 800a83a:	4313      	orrs	r3, r2
 800a83c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a846:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 800a84a:	4b16      	ldr	r3, [pc, #88]	@ (800a8a4 <ETH_SetDMAConfig+0x104>)
 800a84c:	4013      	ands	r3, r2
 800a84e:	687a      	ldr	r2, [r7, #4]
 800a850:	6812      	ldr	r2, [r2, #0]
 800a852:	68f9      	ldr	r1, [r7, #12]
 800a854:	430b      	orrs	r3, r1
 800a856:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a85a:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	7f1b      	ldrb	r3, [r3, #28]
 800a862:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 800a864:	683b      	ldr	r3, [r7, #0]
 800a866:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800a868:	4313      	orrs	r3, r2
 800a86a:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a874:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 800a878:	4b0b      	ldr	r3, [pc, #44]	@ (800a8a8 <ETH_SetDMAConfig+0x108>)
 800a87a:	4013      	ands	r3, r2
 800a87c:	687a      	ldr	r2, [r7, #4]
 800a87e:	6812      	ldr	r2, [r2, #0]
 800a880:	68f9      	ldr	r1, [r7, #12]
 800a882:	430b      	orrs	r3, r1
 800a884:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800a888:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 800a88c:	bf00      	nop
 800a88e:	3714      	adds	r7, #20
 800a890:	46bd      	mov	sp, r7
 800a892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a896:	4770      	bx	lr
 800a898:	ffff87fd 	.word	0xffff87fd
 800a89c:	ffff2ffe 	.word	0xffff2ffe
 800a8a0:	fffec000 	.word	0xfffec000
 800a8a4:	ffc0efef 	.word	0xffc0efef
 800a8a8:	7fc0ffff 	.word	0x7fc0ffff

0800a8ac <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800a8ac:	b580      	push	{r7, lr}
 800a8ae:	b0a4      	sub	sp, #144	@ 0x90
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 800a8b4:	2301      	movs	r3, #1
 800a8b6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800a8be:	2300      	movs	r3, #0
 800a8c0:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 800a8ca:	2301      	movs	r3, #1
 800a8cc:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 800a8d0:	2301      	movs	r3, #1
 800a8d2:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800a8d6:	2301      	movs	r3, #1
 800a8d8:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 800a8dc:	2300      	movs	r3, #0
 800a8de:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 800a8e2:	2301      	movs	r3, #1
 800a8e4:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800a8e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a8ec:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 800a8fe:	2300      	movs	r3, #0
 800a900:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 800a904:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 800a908:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 800a90a:	2300      	movs	r3, #0
 800a90c:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 800a910:	2300      	movs	r3, #0
 800a912:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 800a914:	2301      	movs	r3, #1
 800a916:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 800a91a:	2300      	movs	r3, #0
 800a91c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 800a920:	2300      	movs	r3, #0
 800a922:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 800a926:	2300      	movs	r3, #0
 800a928:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0;
 800a92a:	2300      	movs	r3, #0
 800a92c:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 800a92e:	2300      	movs	r3, #0
 800a930:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 800a932:	2300      	movs	r3, #0
 800a934:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800a938:	2300      	movs	r3, #0
 800a93a:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 800a93e:	2301      	movs	r3, #1
 800a940:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 800a944:	2320      	movs	r3, #32
 800a946:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 800a94a:	2301      	movs	r3, #1
 800a94c:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 800a950:	2300      	movs	r3, #0
 800a952:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 800a956:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 800a95a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 800a95c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a960:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 800a962:	2300      	movs	r3, #0
 800a964:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 800a968:	2302      	movs	r3, #2
 800a96a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 800a96e:	2300      	movs	r3, #0
 800a970:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800a974:	2300      	movs	r3, #0
 800a976:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 800a97a:	2300      	movs	r3, #0
 800a97c:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 800a980:	2301      	movs	r3, #1
 800a982:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 800a986:	2300      	movs	r3, #0
 800a988:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 800a98a:	2301      	movs	r3, #1
 800a98c:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800a990:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a994:	4619      	mov	r1, r3
 800a996:	6878      	ldr	r0, [r7, #4]
 800a998:	f7ff fde6 	bl	800a568 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800a99c:	2301      	movs	r3, #1
 800a99e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800a9a0:	2301      	movs	r3, #1
 800a9a2:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800a9b6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800a9ba:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 800a9bc:	2300      	movs	r3, #0
 800a9be:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800a9c0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800a9c4:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 800a9c6:	2300      	movs	r3, #0
 800a9c8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 800a9cc:	f44f 7306 	mov.w	r3, #536	@ 0x218
 800a9d0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800a9d2:	f107 0308 	add.w	r3, r7, #8
 800a9d6:	4619      	mov	r1, r3
 800a9d8:	6878      	ldr	r0, [r7, #4]
 800a9da:	f7ff fee1 	bl	800a7a0 <ETH_SetDMAConfig>
}
 800a9de:	bf00      	nop
 800a9e0:	3790      	adds	r7, #144	@ 0x90
 800a9e2:	46bd      	mov	sp, r7
 800a9e4:	bd80      	pop	{r7, pc}

0800a9e6 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800a9e6:	b480      	push	{r7}
 800a9e8:	b085      	sub	sp, #20
 800a9ea:	af00      	add	r7, sp, #0
 800a9ec:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	60fb      	str	r3, [r7, #12]
 800a9f2:	e01d      	b.n	800aa30 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	68d9      	ldr	r1, [r3, #12]
 800a9f8:	68fa      	ldr	r2, [r7, #12]
 800a9fa:	4613      	mov	r3, r2
 800a9fc:	005b      	lsls	r3, r3, #1
 800a9fe:	4413      	add	r3, r2
 800aa00:	00db      	lsls	r3, r3, #3
 800aa02:	440b      	add	r3, r1
 800aa04:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 800aa06:	68bb      	ldr	r3, [r7, #8]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800aa0c:	68bb      	ldr	r3, [r7, #8]
 800aa0e:	2200      	movs	r2, #0
 800aa10:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 800aa12:	68bb      	ldr	r3, [r7, #8]
 800aa14:	2200      	movs	r2, #0
 800aa16:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 800aa18:	68bb      	ldr	r3, [r7, #8]
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800aa1e:	68b9      	ldr	r1, [r7, #8]
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	68fa      	ldr	r2, [r7, #12]
 800aa24:	3206      	adds	r2, #6
 800aa26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	3301      	adds	r3, #1
 800aa2e:	60fb      	str	r3, [r7, #12]
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	2b03      	cmp	r3, #3
 800aa34:	d9de      	bls.n	800a9f4 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	2200      	movs	r2, #0
 800aa3a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa44:	461a      	mov	r2, r3
 800aa46:	2303      	movs	r3, #3
 800aa48:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	68da      	ldr	r2, [r3, #12]
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa58:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	68da      	ldr	r2, [r3, #12]
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aa68:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 800aa6c:	bf00      	nop
 800aa6e:	3714      	adds	r7, #20
 800aa70:	46bd      	mov	sp, r7
 800aa72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa76:	4770      	bx	lr

0800aa78 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800aa78:	b480      	push	{r7}
 800aa7a:	b085      	sub	sp, #20
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800aa80:	2300      	movs	r3, #0
 800aa82:	60fb      	str	r3, [r7, #12]
 800aa84:	e023      	b.n	800aace <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	6919      	ldr	r1, [r3, #16]
 800aa8a:	68fa      	ldr	r2, [r7, #12]
 800aa8c:	4613      	mov	r3, r2
 800aa8e:	005b      	lsls	r3, r3, #1
 800aa90:	4413      	add	r3, r2
 800aa92:	00db      	lsls	r3, r3, #3
 800aa94:	440b      	add	r3, r1
 800aa96:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 800aa98:	68bb      	ldr	r3, [r7, #8]
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 800aa9e:	68bb      	ldr	r3, [r7, #8]
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	2200      	movs	r2, #0
 800aaa8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 800aaaa:	68bb      	ldr	r3, [r7, #8]
 800aaac:	2200      	movs	r2, #0
 800aaae:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800aab0:	68bb      	ldr	r3, [r7, #8]
 800aab2:	2200      	movs	r2, #0
 800aab4:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 800aab6:	68bb      	ldr	r3, [r7, #8]
 800aab8:	2200      	movs	r2, #0
 800aaba:	615a      	str	r2, [r3, #20]


    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800aabc:	68b9      	ldr	r1, [r7, #8]
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	68fa      	ldr	r2, [r7, #12]
 800aac2:	3212      	adds	r2, #18
 800aac4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	3301      	adds	r3, #1
 800aacc:	60fb      	str	r3, [r7, #12]
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	2b03      	cmp	r3, #3
 800aad2:	d9d8      	bls.n	800aa86 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	2200      	movs	r2, #0
 800aad8:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	2200      	movs	r2, #0
 800aade:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	2200      	movs	r2, #0
 800aae4:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	2200      	movs	r2, #0
 800aaea:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2200      	movs	r2, #0
 800aaf0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800aafa:	461a      	mov	r2, r3
 800aafc:	2303      	movs	r3, #3
 800aafe:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	691a      	ldr	r2, [r3, #16]
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab0e:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	691b      	ldr	r3, [r3, #16]
 800ab16:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ab22:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 800ab26:	bf00      	nop
 800ab28:	3714      	adds	r7, #20
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab30:	4770      	bx	lr
	...

0800ab34 <HAL_FLASH_Program>:
  *         This parameter shall be 32-bit aligned
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress)
{
 800ab34:	b580      	push	{r7, lr}
 800ab36:	b08a      	sub	sp, #40	@ 0x28
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	60f8      	str	r0, [r7, #12]
 800ab3c:	60b9      	str	r1, [r7, #8]
 800ab3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t *dest_addr = (__IO uint32_t *)FlashAddress;
 800ab40:	68bb      	ldr	r3, [r7, #8]
 800ab42:	623b      	str	r3, [r7, #32]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	61fb      	str	r3, [r7, #28]
  uint32_t bank;
  uint8_t row_index = FLASH_NB_32BITWORD_IN_FLASHWORD;
 800ab48:	2308      	movs	r3, #8
 800ab4a:	76fb      	strb	r3, [r7, #27]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(FlashAddress));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800ab4c:	4b2e      	ldr	r3, [pc, #184]	@ (800ac08 <HAL_FLASH_Program+0xd4>)
 800ab4e:	7d1b      	ldrb	r3, [r3, #20]
 800ab50:	2b01      	cmp	r3, #1
 800ab52:	d101      	bne.n	800ab58 <HAL_FLASH_Program+0x24>
 800ab54:	2302      	movs	r3, #2
 800ab56:	e053      	b.n	800ac00 <HAL_FLASH_Program+0xcc>
 800ab58:	4b2b      	ldr	r3, [pc, #172]	@ (800ac08 <HAL_FLASH_Program+0xd4>)
 800ab5a:	2201      	movs	r2, #1
 800ab5c:	751a      	strb	r2, [r3, #20]

#if defined (FLASH_OPTCR_PG_OTP)
  if((IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress)) || (IS_FLASH_PROGRAM_ADDRESS_OTP(FlashAddress)))
#else
  if(IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress))
 800ab5e:	68bb      	ldr	r3, [r7, #8]
 800ab60:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ab64:	d315      	bcc.n	800ab92 <HAL_FLASH_Program+0x5e>
 800ab66:	68bb      	ldr	r3, [r7, #8]
 800ab68:	f1b3 6f01 	cmp.w	r3, #135266304	@ 0x8100000
 800ab6c:	d211      	bcs.n	800ab92 <HAL_FLASH_Program+0x5e>
#endif /* FLASH_OPTCR_PG_OTP */
  {
    bank = FLASH_BANK_1;
 800ab6e:	2301      	movs	r3, #1
 800ab70:	617b      	str	r3, [r7, #20]
  {
    return HAL_ERROR;
  }

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800ab72:	4b25      	ldr	r3, [pc, #148]	@ (800ac08 <HAL_FLASH_Program+0xd4>)
 800ab74:	2200      	movs	r2, #0
 800ab76:	619a      	str	r2, [r3, #24]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 800ab78:	6979      	ldr	r1, [r7, #20]
 800ab7a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800ab7e:	f000 f88d 	bl	800ac9c <FLASH_WaitForLastOperation>
 800ab82:	4603      	mov	r3, r0
 800ab84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if(status == HAL_OK)
 800ab88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d002      	beq.n	800ab96 <HAL_FLASH_Program+0x62>
 800ab90:	e031      	b.n	800abf6 <HAL_FLASH_Program+0xc2>
    return HAL_ERROR;
 800ab92:	2301      	movs	r3, #1
 800ab94:	e034      	b.n	800ac00 <HAL_FLASH_Program+0xcc>
      }
      else
#endif /* FLASH_OPTCR_PG_OTP */
      {
        /* Set PG bit */
        SET_BIT(FLASH->CR1, FLASH_CR_PG);
 800ab96:	4b1d      	ldr	r3, [pc, #116]	@ (800ac0c <HAL_FLASH_Program+0xd8>)
 800ab98:	68db      	ldr	r3, [r3, #12]
 800ab9a:	4a1c      	ldr	r2, [pc, #112]	@ (800ac0c <HAL_FLASH_Program+0xd8>)
 800ab9c:	f043 0302 	orr.w	r3, r3, #2
 800aba0:	60d3      	str	r3, [r2, #12]
  __ASM volatile ("isb 0xF":::"memory");
 800aba2:	f3bf 8f6f 	isb	sy
}
 800aba6:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800aba8:	f3bf 8f4f 	dsb	sy
}
 800abac:	bf00      	nop
#endif /* FLASH_OPTCR_PG_OTP */
    {
      /* Program the flash word */
      do
      {
        *dest_addr = *src_addr;
 800abae:	69fb      	ldr	r3, [r7, #28]
 800abb0:	681a      	ldr	r2, [r3, #0]
 800abb2:	6a3b      	ldr	r3, [r7, #32]
 800abb4:	601a      	str	r2, [r3, #0]
        dest_addr++;
 800abb6:	6a3b      	ldr	r3, [r7, #32]
 800abb8:	3304      	adds	r3, #4
 800abba:	623b      	str	r3, [r7, #32]
        src_addr++;
 800abbc:	69fb      	ldr	r3, [r7, #28]
 800abbe:	3304      	adds	r3, #4
 800abc0:	61fb      	str	r3, [r7, #28]
        row_index--;
 800abc2:	7efb      	ldrb	r3, [r7, #27]
 800abc4:	3b01      	subs	r3, #1
 800abc6:	76fb      	strb	r3, [r7, #27]
     } while (row_index != 0U);
 800abc8:	7efb      	ldrb	r3, [r7, #27]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d1ef      	bne.n	800abae <HAL_FLASH_Program+0x7a>
  __ASM volatile ("isb 0xF":::"memory");
 800abce:	f3bf 8f6f 	isb	sy
}
 800abd2:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800abd4:	f3bf 8f4f 	dsb	sy
}
 800abd8:	bf00      	nop

    __ISB();
    __DSB();

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 800abda:	6979      	ldr	r1, [r7, #20]
 800abdc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800abe0:	f000 f85c 	bl	800ac9c <FLASH_WaitForLastOperation>
 800abe4:	4603      	mov	r3, r0
 800abe6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
    else
#endif /* FLASH_OPTCR_PG_OTP */
    {
      /* If the program operation is completed, disable the PG */
      CLEAR_BIT(FLASH->CR1, FLASH_CR_PG);
 800abea:	4b08      	ldr	r3, [pc, #32]	@ (800ac0c <HAL_FLASH_Program+0xd8>)
 800abec:	68db      	ldr	r3, [r3, #12]
 800abee:	4a07      	ldr	r2, [pc, #28]	@ (800ac0c <HAL_FLASH_Program+0xd8>)
 800abf0:	f023 0302 	bic.w	r3, r3, #2
 800abf4:	60d3      	str	r3, [r2, #12]
    }
#endif /* DUAL_BANK */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800abf6:	4b04      	ldr	r3, [pc, #16]	@ (800ac08 <HAL_FLASH_Program+0xd4>)
 800abf8:	2200      	movs	r2, #0
 800abfa:	751a      	strb	r2, [r3, #20]

  return status;
 800abfc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800ac00:	4618      	mov	r0, r3
 800ac02:	3728      	adds	r7, #40	@ 0x28
 800ac04:	46bd      	mov	sp, r7
 800ac06:	bd80      	pop	{r7, pc}
 800ac08:	240010a8 	.word	0x240010a8
 800ac0c:	52002000 	.word	0x52002000

0800ac10 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800ac10:	b480      	push	{r7}
 800ac12:	af00      	add	r7, sp, #0
  if(READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 800ac14:	4b0c      	ldr	r3, [pc, #48]	@ (800ac48 <HAL_FLASH_Unlock+0x38>)
 800ac16:	68db      	ldr	r3, [r3, #12]
 800ac18:	f003 0301 	and.w	r3, r3, #1
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d00d      	beq.n	800ac3c <HAL_FLASH_Unlock+0x2c>
  {
    /* Authorize the FLASH Bank1 Registers access */
    WRITE_REG(FLASH->KEYR1, FLASH_KEY1);
 800ac20:	4b09      	ldr	r3, [pc, #36]	@ (800ac48 <HAL_FLASH_Unlock+0x38>)
 800ac22:	4a0a      	ldr	r2, [pc, #40]	@ (800ac4c <HAL_FLASH_Unlock+0x3c>)
 800ac24:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR1, FLASH_KEY2);
 800ac26:	4b08      	ldr	r3, [pc, #32]	@ (800ac48 <HAL_FLASH_Unlock+0x38>)
 800ac28:	4a09      	ldr	r2, [pc, #36]	@ (800ac50 <HAL_FLASH_Unlock+0x40>)
 800ac2a:	605a      	str	r2, [r3, #4]

    /* Verify Flash Bank1 is unlocked */
    if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 800ac2c:	4b06      	ldr	r3, [pc, #24]	@ (800ac48 <HAL_FLASH_Unlock+0x38>)
 800ac2e:	68db      	ldr	r3, [r3, #12]
 800ac30:	f003 0301 	and.w	r3, r3, #1
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d001      	beq.n	800ac3c <HAL_FLASH_Unlock+0x2c>
    {
      return HAL_ERROR;
 800ac38:	2301      	movs	r3, #1
 800ac3a:	e000      	b.n	800ac3e <HAL_FLASH_Unlock+0x2e>
      return HAL_ERROR;
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 800ac3c:	2300      	movs	r3, #0
}
 800ac3e:	4618      	mov	r0, r3
 800ac40:	46bd      	mov	sp, r7
 800ac42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac46:	4770      	bx	lr
 800ac48:	52002000 	.word	0x52002000
 800ac4c:	45670123 	.word	0x45670123
 800ac50:	cdef89ab 	.word	0xcdef89ab

0800ac54 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800ac54:	b480      	push	{r7}
 800ac56:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Bank1 Control Register access */
  SET_BIT(FLASH->CR1, FLASH_CR_LOCK);
 800ac58:	4b09      	ldr	r3, [pc, #36]	@ (800ac80 <HAL_FLASH_Lock+0x2c>)
 800ac5a:	68db      	ldr	r3, [r3, #12]
 800ac5c:	4a08      	ldr	r2, [pc, #32]	@ (800ac80 <HAL_FLASH_Lock+0x2c>)
 800ac5e:	f043 0301 	orr.w	r3, r3, #1
 800ac62:	60d3      	str	r3, [r2, #12]

  /* Verify Flash Bank1 is locked */
  if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) == 0U)
 800ac64:	4b06      	ldr	r3, [pc, #24]	@ (800ac80 <HAL_FLASH_Lock+0x2c>)
 800ac66:	68db      	ldr	r3, [r3, #12]
 800ac68:	f003 0301 	and.w	r3, r3, #1
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d101      	bne.n	800ac74 <HAL_FLASH_Lock+0x20>
  {
    return HAL_ERROR;
 800ac70:	2301      	movs	r3, #1
 800ac72:	e000      	b.n	800ac76 <HAL_FLASH_Lock+0x22>
  {
    return HAL_ERROR;
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 800ac74:	2300      	movs	r3, #0
}
 800ac76:	4618      	mov	r0, r3
 800ac78:	46bd      	mov	sp, r7
 800ac7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7e:	4770      	bx	lr
 800ac80:	52002000 	.word	0x52002000

0800ac84 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_DBECC_BANK2: Double Detection ECC on Bank 2
  *            @arg HAL_FLASH_ERROR_CRCRD_BANK2: CRC Read Error on Bank 2
*/

uint32_t HAL_FLASH_GetError(void)
{
 800ac84:	b480      	push	{r7}
 800ac86:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 800ac88:	4b03      	ldr	r3, [pc, #12]	@ (800ac98 <HAL_FLASH_GetError+0x14>)
 800ac8a:	699b      	ldr	r3, [r3, #24]
}
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	46bd      	mov	sp, r7
 800ac90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac94:	4770      	bx	lr
 800ac96:	bf00      	nop
 800ac98:	240010a8 	.word	0x240010a8

0800ac9c <FLASH_WaitForLastOperation>:
  * @param  Timeout maximum flash operation timeout
  * @param  Bank flash FLASH_BANK_1 or FLASH_BANK_2
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout, uint32_t Bank)
{
 800ac9c:	b580      	push	{r7, lr}
 800ac9e:	b086      	sub	sp, #24
 800aca0:	af00      	add	r7, sp, #0
 800aca2:	6078      	str	r0, [r7, #4]
 800aca4:	6039      	str	r1, [r7, #0]
  /* Wait for the FLASH operation to complete by polling on QW flag to be reset.
     Even if the FLASH operation fails, the QW flag will be reset and an error
     flag will be set */

  uint32_t bsyflag = FLASH_FLAG_QW_BANK1;
 800aca6:	2304      	movs	r3, #4
 800aca8:	613b      	str	r3, [r7, #16]
  uint32_t errorflag = 0;
 800acaa:	2300      	movs	r3, #0
 800acac:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800acae:	f7fa f89d 	bl	8004dec <HAL_GetTick>
 800acb2:	60f8      	str	r0, [r7, #12]
    /* Select bsyflag depending on Bank */
    bsyflag = FLASH_FLAG_QW_BANK2;
  }
#endif /* DUAL_BANK */

  while(__HAL_FLASH_GET_FLAG(bsyflag))
 800acb4:	e010      	b.n	800acd8 <FLASH_WaitForLastOperation+0x3c>
  {
    if(Timeout != HAL_MAX_DELAY)
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800acbc:	d00c      	beq.n	800acd8 <FLASH_WaitForLastOperation+0x3c>
    {
      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800acbe:	f7fa f895 	bl	8004dec <HAL_GetTick>
 800acc2:	4602      	mov	r2, r0
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	1ad3      	subs	r3, r2, r3
 800acc8:	687a      	ldr	r2, [r7, #4]
 800acca:	429a      	cmp	r2, r3
 800accc:	d302      	bcc.n	800acd4 <FLASH_WaitForLastOperation+0x38>
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d101      	bne.n	800acd8 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 800acd4:	2303      	movs	r3, #3
 800acd6:	e02d      	b.n	800ad34 <FLASH_WaitForLastOperation+0x98>
  while(__HAL_FLASH_GET_FLAG(bsyflag))
 800acd8:	4b18      	ldr	r3, [pc, #96]	@ (800ad3c <FLASH_WaitForLastOperation+0xa0>)
 800acda:	691a      	ldr	r2, [r3, #16]
 800acdc:	693b      	ldr	r3, [r7, #16]
 800acde:	4013      	ands	r3, r2
 800ace0:	693a      	ldr	r2, [r7, #16]
 800ace2:	429a      	cmp	r2, r3
 800ace4:	d0e7      	beq.n	800acb6 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Get Error Flags */
  if (Bank == FLASH_BANK_1)
 800ace6:	683b      	ldr	r3, [r7, #0]
 800ace8:	2b01      	cmp	r3, #1
 800acea:	d104      	bne.n	800acf6 <FLASH_WaitForLastOperation+0x5a>
  {
    errorflag = FLASH->SR1 & FLASH_FLAG_ALL_ERRORS_BANK1;
 800acec:	4b13      	ldr	r3, [pc, #76]	@ (800ad3c <FLASH_WaitForLastOperation+0xa0>)
 800acee:	691a      	ldr	r2, [r3, #16]
 800acf0:	4b13      	ldr	r3, [pc, #76]	@ (800ad40 <FLASH_WaitForLastOperation+0xa4>)
 800acf2:	4013      	ands	r3, r2
 800acf4:	617b      	str	r3, [r7, #20]
    errorflag = (FLASH->SR2 & FLASH_FLAG_ALL_ERRORS_BANK2) | 0x80000000U;
  }
#endif /* DUAL_BANK */

  /* In case of error reported in Flash SR1 or SR2 register */
  if((errorflag & 0x7FFFFFFFU) != 0U)
 800acf6:	697b      	ldr	r3, [r7, #20]
 800acf8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d00a      	beq.n	800ad16 <FLASH_WaitForLastOperation+0x7a>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= errorflag;
 800ad00:	4b10      	ldr	r3, [pc, #64]	@ (800ad44 <FLASH_WaitForLastOperation+0xa8>)
 800ad02:	699a      	ldr	r2, [r3, #24]
 800ad04:	697b      	ldr	r3, [r7, #20]
 800ad06:	4313      	orrs	r3, r2
 800ad08:	4a0e      	ldr	r2, [pc, #56]	@ (800ad44 <FLASH_WaitForLastOperation+0xa8>)
 800ad0a:	6193      	str	r3, [r2, #24]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(errorflag);
 800ad0c:	4a0b      	ldr	r2, [pc, #44]	@ (800ad3c <FLASH_WaitForLastOperation+0xa0>)
 800ad0e:	697b      	ldr	r3, [r7, #20]
 800ad10:	6153      	str	r3, [r2, #20]

    return HAL_ERROR;
 800ad12:	2301      	movs	r3, #1
 800ad14:	e00e      	b.n	800ad34 <FLASH_WaitForLastOperation+0x98>
  }

  /* Check FLASH End of Operation flag  */
  if(Bank == FLASH_BANK_1)
 800ad16:	683b      	ldr	r3, [r7, #0]
 800ad18:	2b01      	cmp	r3, #1
 800ad1a:	d10a      	bne.n	800ad32 <FLASH_WaitForLastOperation+0x96>
  {
    if (__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_EOP_BANK1))
 800ad1c:	4b07      	ldr	r3, [pc, #28]	@ (800ad3c <FLASH_WaitForLastOperation+0xa0>)
 800ad1e:	691b      	ldr	r3, [r3, #16]
 800ad20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ad24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ad28:	d103      	bne.n	800ad32 <FLASH_WaitForLastOperation+0x96>
    {
      /* Clear FLASH End of Operation pending bit */
      __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 800ad2a:	4b04      	ldr	r3, [pc, #16]	@ (800ad3c <FLASH_WaitForLastOperation+0xa0>)
 800ad2c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800ad30:	615a      	str	r2, [r3, #20]
      __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 800ad32:	2300      	movs	r3, #0
}
 800ad34:	4618      	mov	r0, r3
 800ad36:	3718      	adds	r7, #24
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	bd80      	pop	{r7, pc}
 800ad3c:	52002000 	.word	0x52002000
 800ad40:	17ee0000 	.word	0x17ee0000
 800ad44:	240010a8 	.word	0x240010a8

0800ad48 <HAL_FLASHEx_Erase>:
  *          the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b084      	sub	sp, #16
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
 800ad50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ad52:	2300      	movs	r3, #0
 800ad54:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
  assert_param(IS_FLASH_BANK(pEraseInit->Banks));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800ad56:	4b3f      	ldr	r3, [pc, #252]	@ (800ae54 <HAL_FLASHEx_Erase+0x10c>)
 800ad58:	7d1b      	ldrb	r3, [r3, #20]
 800ad5a:	2b01      	cmp	r3, #1
 800ad5c:	d101      	bne.n	800ad62 <HAL_FLASHEx_Erase+0x1a>
 800ad5e:	2302      	movs	r3, #2
 800ad60:	e074      	b.n	800ae4c <HAL_FLASHEx_Erase+0x104>
 800ad62:	4b3c      	ldr	r3, [pc, #240]	@ (800ae54 <HAL_FLASHEx_Erase+0x10c>)
 800ad64:	2201      	movs	r2, #1
 800ad66:	751a      	strb	r2, [r3, #20]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800ad68:	4b3a      	ldr	r3, [pc, #232]	@ (800ae54 <HAL_FLASHEx_Erase+0x10c>)
 800ad6a:	2200      	movs	r2, #0
 800ad6c:	619a      	str	r2, [r3, #24]

  /* Wait for last operation to be completed on Bank1 */
  if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	685b      	ldr	r3, [r3, #4]
 800ad72:	f003 0301 	and.w	r3, r3, #1
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d009      	beq.n	800ad8e <HAL_FLASHEx_Erase+0x46>
  {
    if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 800ad7a:	2101      	movs	r1, #1
 800ad7c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800ad80:	f7ff ff8c 	bl	800ac9c <FLASH_WaitForLastOperation>
 800ad84:	4603      	mov	r3, r0
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d001      	beq.n	800ad8e <HAL_FLASHEx_Erase+0x46>
    {
      status = HAL_ERROR;
 800ad8a:	2301      	movs	r3, #1
 800ad8c:	73fb      	strb	r3, [r7, #15]
      status = HAL_ERROR;
    }
  }
#endif /* DUAL_BANK */

  if(status == HAL_OK)
 800ad8e:	7bfb      	ldrb	r3, [r7, #15]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d157      	bne.n	800ae44 <HAL_FLASHEx_Erase+0xfc>
  {
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	2b01      	cmp	r3, #1
 800ad9a:	d11e      	bne.n	800adda <HAL_FLASHEx_Erase+0x92>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->VoltageRange, pEraseInit->Banks);
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	691a      	ldr	r2, [r3, #16]
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	685b      	ldr	r3, [r3, #4]
 800ada4:	4619      	mov	r1, r3
 800ada6:	4610      	mov	r0, r2
 800ada8:	f000 f85a 	bl	800ae60 <FLASH_MassErase>

      /* Wait for last operation to be completed on Bank 1 */
      if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	685b      	ldr	r3, [r3, #4]
 800adb0:	f003 0301 	and.w	r3, r3, #1
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d045      	beq.n	800ae44 <HAL_FLASHEx_Erase+0xfc>
      {
        if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 800adb8:	2101      	movs	r1, #1
 800adba:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800adbe:	f7ff ff6d 	bl	800ac9c <FLASH_WaitForLastOperation>
 800adc2:	4603      	mov	r3, r0
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d001      	beq.n	800adcc <HAL_FLASHEx_Erase+0x84>
        {
          status = HAL_ERROR;
 800adc8:	2301      	movs	r3, #1
 800adca:	73fb      	strb	r3, [r7, #15]
        }
        /* if the erase operation is completed, disable the Bank1 BER Bit */
        FLASH->CR1 &= (~FLASH_CR_BER);
 800adcc:	4b22      	ldr	r3, [pc, #136]	@ (800ae58 <HAL_FLASHEx_Erase+0x110>)
 800adce:	68db      	ldr	r3, [r3, #12]
 800add0:	4a21      	ldr	r2, [pc, #132]	@ (800ae58 <HAL_FLASHEx_Erase+0x110>)
 800add2:	f023 0308 	bic.w	r3, r3, #8
 800add6:	60d3      	str	r3, [r2, #12]
 800add8:	e034      	b.n	800ae44 <HAL_FLASHEx_Erase+0xfc>
#endif /* DUAL_BANK */
    }
    else
    {
      /*Initialization of SectorError variable*/
      *SectorError = 0xFFFFFFFFU;
 800adda:	683b      	ldr	r3, [r7, #0]
 800addc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ade0:	601a      	str	r2, [r3, #0]

      /* Erase by sector by sector to be done*/
      for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++)
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	689b      	ldr	r3, [r3, #8]
 800ade6:	60bb      	str	r3, [r7, #8]
 800ade8:	e024      	b.n	800ae34 <HAL_FLASHEx_Erase+0xec>
      {
        FLASH_Erase_Sector(sector_index, pEraseInit->Banks, pEraseInit->VoltageRange);
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	6859      	ldr	r1, [r3, #4]
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	691b      	ldr	r3, [r3, #16]
 800adf2:	461a      	mov	r2, r3
 800adf4:	68b8      	ldr	r0, [r7, #8]
 800adf6:	f000 f857 	bl	800aea8 <FLASH_Erase_Sector>

        if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	685b      	ldr	r3, [r3, #4]
 800adfe:	f003 0301 	and.w	r3, r3, #1
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d00c      	beq.n	800ae20 <HAL_FLASHEx_Erase+0xd8>
        {
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1);
 800ae06:	2101      	movs	r1, #1
 800ae08:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800ae0c:	f7ff ff46 	bl	800ac9c <FLASH_WaitForLastOperation>
 800ae10:	4603      	mov	r3, r0
 800ae12:	73fb      	strb	r3, [r7, #15]

          /* If the erase operation is completed, disable the SER Bit */
          FLASH->CR1 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
 800ae14:	4b10      	ldr	r3, [pc, #64]	@ (800ae58 <HAL_FLASHEx_Erase+0x110>)
 800ae16:	68da      	ldr	r2, [r3, #12]
 800ae18:	490f      	ldr	r1, [pc, #60]	@ (800ae58 <HAL_FLASHEx_Erase+0x110>)
 800ae1a:	4b10      	ldr	r3, [pc, #64]	@ (800ae5c <HAL_FLASHEx_Erase+0x114>)
 800ae1c:	4013      	ands	r3, r2
 800ae1e:	60cb      	str	r3, [r1, #12]
          /* If the erase operation is completed, disable the SER Bit */
          FLASH->CR2 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
        }
#endif /* DUAL_BANK */

        if(status != HAL_OK)
 800ae20:	7bfb      	ldrb	r3, [r7, #15]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d003      	beq.n	800ae2e <HAL_FLASHEx_Erase+0xe6>
        {
          /* In case of error, stop erase procedure and return the faulty sector */
          *SectorError = sector_index;
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	68ba      	ldr	r2, [r7, #8]
 800ae2a:	601a      	str	r2, [r3, #0]
          break;
 800ae2c:	e00a      	b.n	800ae44 <HAL_FLASHEx_Erase+0xfc>
      for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++)
 800ae2e:	68bb      	ldr	r3, [r7, #8]
 800ae30:	3301      	adds	r3, #1
 800ae32:	60bb      	str	r3, [r7, #8]
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	68da      	ldr	r2, [r3, #12]
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	689b      	ldr	r3, [r3, #8]
 800ae3c:	4413      	add	r3, r2
 800ae3e:	68ba      	ldr	r2, [r7, #8]
 800ae40:	429a      	cmp	r2, r3
 800ae42:	d3d2      	bcc.n	800adea <HAL_FLASHEx_Erase+0xa2>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800ae44:	4b03      	ldr	r3, [pc, #12]	@ (800ae54 <HAL_FLASHEx_Erase+0x10c>)
 800ae46:	2200      	movs	r2, #0
 800ae48:	751a      	strb	r2, [r3, #20]

  return status;
 800ae4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	3710      	adds	r7, #16
 800ae50:	46bd      	mov	sp, r7
 800ae52:	bd80      	pop	{r7, pc}
 800ae54:	240010a8 	.word	0x240010a8
 800ae58:	52002000 	.word	0x52002000
 800ae5c:	fffff8fb 	.word	0xfffff8fb

0800ae60 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint32_t VoltageRange, uint32_t Banks)
{
 800ae60:	b480      	push	{r7}
 800ae62:	b083      	sub	sp, #12
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	6078      	str	r0, [r7, #4]
 800ae68:	6039      	str	r1, [r7, #0]
  }
  else
#endif /* DUAL_BANK */
  {
    /* Proceed to erase Flash Bank  */
    if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800ae6a:	683b      	ldr	r3, [r7, #0]
 800ae6c:	f003 0301 	and.w	r3, r3, #1
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d011      	beq.n	800ae98 <FLASH_MassErase+0x38>
    {
#if defined (FLASH_CR_PSIZE)
      /* Set Program/erase VoltageRange for Bank1 */
      FLASH->CR1 &= (~FLASH_CR_PSIZE);
 800ae74:	4b0b      	ldr	r3, [pc, #44]	@ (800aea4 <FLASH_MassErase+0x44>)
 800ae76:	68db      	ldr	r3, [r3, #12]
 800ae78:	4a0a      	ldr	r2, [pc, #40]	@ (800aea4 <FLASH_MassErase+0x44>)
 800ae7a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800ae7e:	60d3      	str	r3, [r2, #12]
      FLASH->CR1 |=  VoltageRange;
 800ae80:	4b08      	ldr	r3, [pc, #32]	@ (800aea4 <FLASH_MassErase+0x44>)
 800ae82:	68da      	ldr	r2, [r3, #12]
 800ae84:	4907      	ldr	r1, [pc, #28]	@ (800aea4 <FLASH_MassErase+0x44>)
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	4313      	orrs	r3, r2
 800ae8a:	60cb      	str	r3, [r1, #12]
#endif /* FLASH_CR_PSIZE */

      /* Erase Bank1 */
      FLASH->CR1 |= (FLASH_CR_BER | FLASH_CR_START);
 800ae8c:	4b05      	ldr	r3, [pc, #20]	@ (800aea4 <FLASH_MassErase+0x44>)
 800ae8e:	68db      	ldr	r3, [r3, #12]
 800ae90:	4a04      	ldr	r2, [pc, #16]	@ (800aea4 <FLASH_MassErase+0x44>)
 800ae92:	f043 0388 	orr.w	r3, r3, #136	@ 0x88
 800ae96:	60d3      	str	r3, [r2, #12]
      /* Erase Bank2 */
      FLASH->CR2 |= (FLASH_CR_BER | FLASH_CR_START);
    }
#endif /* DUAL_BANK */
  }
}
 800ae98:	bf00      	nop
 800ae9a:	370c      	adds	r7, #12
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea2:	4770      	bx	lr
 800aea4:	52002000 	.word	0x52002000

0800aea8 <FLASH_Erase_Sector>:
  *            @arg FLASH_VOLTAGE_RANGE_4 : Flash program/erase by 64 bits
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint32_t Banks, uint32_t VoltageRange)
{
 800aea8:	b480      	push	{r7}
 800aeaa:	b085      	sub	sp, #20
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	60f8      	str	r0, [r7, #12]
 800aeb0:	60b9      	str	r1, [r7, #8]
 800aeb2:	607a      	str	r2, [r7, #4]
  assert_param(IS_VOLTAGERANGE(VoltageRange));
#else
  UNUSED(VoltageRange);
#endif /* FLASH_CR_PSIZE */

  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800aeb4:	68bb      	ldr	r3, [r7, #8]
 800aeb6:	f003 0301 	and.w	r3, r3, #1
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d010      	beq.n	800aee0 <FLASH_Erase_Sector+0x38>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange and Sector Number for Bank1 */
    FLASH->CR1 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 800aebe:	4b0b      	ldr	r3, [pc, #44]	@ (800aeec <FLASH_Erase_Sector+0x44>)
 800aec0:	68db      	ldr	r3, [r3, #12]
 800aec2:	4a0a      	ldr	r2, [pc, #40]	@ (800aeec <FLASH_Erase_Sector+0x44>)
 800aec4:	f423 63e6 	bic.w	r3, r3, #1840	@ 0x730
 800aec8:	60d3      	str	r3, [r2, #12]

    FLASH->CR1 |= (FLASH_CR_SER | VoltageRange | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 800aeca:	4b08      	ldr	r3, [pc, #32]	@ (800aeec <FLASH_Erase_Sector+0x44>)
 800aecc:	68da      	ldr	r2, [r3, #12]
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	0219      	lsls	r1, r3, #8
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	430b      	orrs	r3, r1
 800aed6:	4313      	orrs	r3, r2
 800aed8:	4a04      	ldr	r2, [pc, #16]	@ (800aeec <FLASH_Erase_Sector+0x44>)
 800aeda:	f043 0384 	orr.w	r3, r3, #132	@ 0x84
 800aede:	60d3      	str	r3, [r2, #12]

    FLASH->CR2 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
#endif /* FLASH_CR_PSIZE */
  }
#endif /* DUAL_BANK */
}
 800aee0:	bf00      	nop
 800aee2:	3714      	adds	r7, #20
 800aee4:	46bd      	mov	sp, r7
 800aee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeea:	4770      	bx	lr
 800aeec:	52002000 	.word	0x52002000

0800aef0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800aef0:	b480      	push	{r7}
 800aef2:	b089      	sub	sp, #36	@ 0x24
 800aef4:	af00      	add	r7, sp, #0
 800aef6:	6078      	str	r0, [r7, #4]
 800aef8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800aefa:	2300      	movs	r3, #0
 800aefc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800aefe:	4b86      	ldr	r3, [pc, #536]	@ (800b118 <HAL_GPIO_Init+0x228>)
 800af00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800af02:	e18c      	b.n	800b21e <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800af04:	683b      	ldr	r3, [r7, #0]
 800af06:	681a      	ldr	r2, [r3, #0]
 800af08:	2101      	movs	r1, #1
 800af0a:	69fb      	ldr	r3, [r7, #28]
 800af0c:	fa01 f303 	lsl.w	r3, r1, r3
 800af10:	4013      	ands	r3, r2
 800af12:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800af14:	693b      	ldr	r3, [r7, #16]
 800af16:	2b00      	cmp	r3, #0
 800af18:	f000 817e 	beq.w	800b218 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800af1c:	683b      	ldr	r3, [r7, #0]
 800af1e:	685b      	ldr	r3, [r3, #4]
 800af20:	f003 0303 	and.w	r3, r3, #3
 800af24:	2b01      	cmp	r3, #1
 800af26:	d005      	beq.n	800af34 <HAL_GPIO_Init+0x44>
 800af28:	683b      	ldr	r3, [r7, #0]
 800af2a:	685b      	ldr	r3, [r3, #4]
 800af2c:	f003 0303 	and.w	r3, r3, #3
 800af30:	2b02      	cmp	r3, #2
 800af32:	d130      	bne.n	800af96 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	689b      	ldr	r3, [r3, #8]
 800af38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800af3a:	69fb      	ldr	r3, [r7, #28]
 800af3c:	005b      	lsls	r3, r3, #1
 800af3e:	2203      	movs	r2, #3
 800af40:	fa02 f303 	lsl.w	r3, r2, r3
 800af44:	43db      	mvns	r3, r3
 800af46:	69ba      	ldr	r2, [r7, #24]
 800af48:	4013      	ands	r3, r2
 800af4a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	68da      	ldr	r2, [r3, #12]
 800af50:	69fb      	ldr	r3, [r7, #28]
 800af52:	005b      	lsls	r3, r3, #1
 800af54:	fa02 f303 	lsl.w	r3, r2, r3
 800af58:	69ba      	ldr	r2, [r7, #24]
 800af5a:	4313      	orrs	r3, r2
 800af5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	69ba      	ldr	r2, [r7, #24]
 800af62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	685b      	ldr	r3, [r3, #4]
 800af68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800af6a:	2201      	movs	r2, #1
 800af6c:	69fb      	ldr	r3, [r7, #28]
 800af6e:	fa02 f303 	lsl.w	r3, r2, r3
 800af72:	43db      	mvns	r3, r3
 800af74:	69ba      	ldr	r2, [r7, #24]
 800af76:	4013      	ands	r3, r2
 800af78:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800af7a:	683b      	ldr	r3, [r7, #0]
 800af7c:	685b      	ldr	r3, [r3, #4]
 800af7e:	091b      	lsrs	r3, r3, #4
 800af80:	f003 0201 	and.w	r2, r3, #1
 800af84:	69fb      	ldr	r3, [r7, #28]
 800af86:	fa02 f303 	lsl.w	r3, r2, r3
 800af8a:	69ba      	ldr	r2, [r7, #24]
 800af8c:	4313      	orrs	r3, r2
 800af8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	69ba      	ldr	r2, [r7, #24]
 800af94:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800af96:	683b      	ldr	r3, [r7, #0]
 800af98:	685b      	ldr	r3, [r3, #4]
 800af9a:	f003 0303 	and.w	r3, r3, #3
 800af9e:	2b03      	cmp	r3, #3
 800afa0:	d017      	beq.n	800afd2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	68db      	ldr	r3, [r3, #12]
 800afa6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800afa8:	69fb      	ldr	r3, [r7, #28]
 800afaa:	005b      	lsls	r3, r3, #1
 800afac:	2203      	movs	r2, #3
 800afae:	fa02 f303 	lsl.w	r3, r2, r3
 800afb2:	43db      	mvns	r3, r3
 800afb4:	69ba      	ldr	r2, [r7, #24]
 800afb6:	4013      	ands	r3, r2
 800afb8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800afba:	683b      	ldr	r3, [r7, #0]
 800afbc:	689a      	ldr	r2, [r3, #8]
 800afbe:	69fb      	ldr	r3, [r7, #28]
 800afc0:	005b      	lsls	r3, r3, #1
 800afc2:	fa02 f303 	lsl.w	r3, r2, r3
 800afc6:	69ba      	ldr	r2, [r7, #24]
 800afc8:	4313      	orrs	r3, r2
 800afca:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	69ba      	ldr	r2, [r7, #24]
 800afd0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800afd2:	683b      	ldr	r3, [r7, #0]
 800afd4:	685b      	ldr	r3, [r3, #4]
 800afd6:	f003 0303 	and.w	r3, r3, #3
 800afda:	2b02      	cmp	r3, #2
 800afdc:	d123      	bne.n	800b026 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800afde:	69fb      	ldr	r3, [r7, #28]
 800afe0:	08da      	lsrs	r2, r3, #3
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	3208      	adds	r2, #8
 800afe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800afea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800afec:	69fb      	ldr	r3, [r7, #28]
 800afee:	f003 0307 	and.w	r3, r3, #7
 800aff2:	009b      	lsls	r3, r3, #2
 800aff4:	220f      	movs	r2, #15
 800aff6:	fa02 f303 	lsl.w	r3, r2, r3
 800affa:	43db      	mvns	r3, r3
 800affc:	69ba      	ldr	r2, [r7, #24]
 800affe:	4013      	ands	r3, r2
 800b000:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b002:	683b      	ldr	r3, [r7, #0]
 800b004:	691a      	ldr	r2, [r3, #16]
 800b006:	69fb      	ldr	r3, [r7, #28]
 800b008:	f003 0307 	and.w	r3, r3, #7
 800b00c:	009b      	lsls	r3, r3, #2
 800b00e:	fa02 f303 	lsl.w	r3, r2, r3
 800b012:	69ba      	ldr	r2, [r7, #24]
 800b014:	4313      	orrs	r3, r2
 800b016:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b018:	69fb      	ldr	r3, [r7, #28]
 800b01a:	08da      	lsrs	r2, r3, #3
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	3208      	adds	r2, #8
 800b020:	69b9      	ldr	r1, [r7, #24]
 800b022:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b02c:	69fb      	ldr	r3, [r7, #28]
 800b02e:	005b      	lsls	r3, r3, #1
 800b030:	2203      	movs	r2, #3
 800b032:	fa02 f303 	lsl.w	r3, r2, r3
 800b036:	43db      	mvns	r3, r3
 800b038:	69ba      	ldr	r2, [r7, #24]
 800b03a:	4013      	ands	r3, r2
 800b03c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	685b      	ldr	r3, [r3, #4]
 800b042:	f003 0203 	and.w	r2, r3, #3
 800b046:	69fb      	ldr	r3, [r7, #28]
 800b048:	005b      	lsls	r3, r3, #1
 800b04a:	fa02 f303 	lsl.w	r3, r2, r3
 800b04e:	69ba      	ldr	r2, [r7, #24]
 800b050:	4313      	orrs	r3, r2
 800b052:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	69ba      	ldr	r2, [r7, #24]
 800b058:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800b05a:	683b      	ldr	r3, [r7, #0]
 800b05c:	685b      	ldr	r3, [r3, #4]
 800b05e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b062:	2b00      	cmp	r3, #0
 800b064:	f000 80d8 	beq.w	800b218 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b068:	4b2c      	ldr	r3, [pc, #176]	@ (800b11c <HAL_GPIO_Init+0x22c>)
 800b06a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b06e:	4a2b      	ldr	r2, [pc, #172]	@ (800b11c <HAL_GPIO_Init+0x22c>)
 800b070:	f043 0302 	orr.w	r3, r3, #2
 800b074:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800b078:	4b28      	ldr	r3, [pc, #160]	@ (800b11c <HAL_GPIO_Init+0x22c>)
 800b07a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b07e:	f003 0302 	and.w	r3, r3, #2
 800b082:	60fb      	str	r3, [r7, #12]
 800b084:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b086:	4a26      	ldr	r2, [pc, #152]	@ (800b120 <HAL_GPIO_Init+0x230>)
 800b088:	69fb      	ldr	r3, [r7, #28]
 800b08a:	089b      	lsrs	r3, r3, #2
 800b08c:	3302      	adds	r3, #2
 800b08e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b092:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b094:	69fb      	ldr	r3, [r7, #28]
 800b096:	f003 0303 	and.w	r3, r3, #3
 800b09a:	009b      	lsls	r3, r3, #2
 800b09c:	220f      	movs	r2, #15
 800b09e:	fa02 f303 	lsl.w	r3, r2, r3
 800b0a2:	43db      	mvns	r3, r3
 800b0a4:	69ba      	ldr	r2, [r7, #24]
 800b0a6:	4013      	ands	r3, r2
 800b0a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	4a1d      	ldr	r2, [pc, #116]	@ (800b124 <HAL_GPIO_Init+0x234>)
 800b0ae:	4293      	cmp	r3, r2
 800b0b0:	d04a      	beq.n	800b148 <HAL_GPIO_Init+0x258>
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	4a1c      	ldr	r2, [pc, #112]	@ (800b128 <HAL_GPIO_Init+0x238>)
 800b0b6:	4293      	cmp	r3, r2
 800b0b8:	d02b      	beq.n	800b112 <HAL_GPIO_Init+0x222>
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	4a1b      	ldr	r2, [pc, #108]	@ (800b12c <HAL_GPIO_Init+0x23c>)
 800b0be:	4293      	cmp	r3, r2
 800b0c0:	d025      	beq.n	800b10e <HAL_GPIO_Init+0x21e>
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	4a1a      	ldr	r2, [pc, #104]	@ (800b130 <HAL_GPIO_Init+0x240>)
 800b0c6:	4293      	cmp	r3, r2
 800b0c8:	d01f      	beq.n	800b10a <HAL_GPIO_Init+0x21a>
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	4a19      	ldr	r2, [pc, #100]	@ (800b134 <HAL_GPIO_Init+0x244>)
 800b0ce:	4293      	cmp	r3, r2
 800b0d0:	d019      	beq.n	800b106 <HAL_GPIO_Init+0x216>
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	4a18      	ldr	r2, [pc, #96]	@ (800b138 <HAL_GPIO_Init+0x248>)
 800b0d6:	4293      	cmp	r3, r2
 800b0d8:	d013      	beq.n	800b102 <HAL_GPIO_Init+0x212>
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	4a17      	ldr	r2, [pc, #92]	@ (800b13c <HAL_GPIO_Init+0x24c>)
 800b0de:	4293      	cmp	r3, r2
 800b0e0:	d00d      	beq.n	800b0fe <HAL_GPIO_Init+0x20e>
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	4a16      	ldr	r2, [pc, #88]	@ (800b140 <HAL_GPIO_Init+0x250>)
 800b0e6:	4293      	cmp	r3, r2
 800b0e8:	d007      	beq.n	800b0fa <HAL_GPIO_Init+0x20a>
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	4a15      	ldr	r2, [pc, #84]	@ (800b144 <HAL_GPIO_Init+0x254>)
 800b0ee:	4293      	cmp	r3, r2
 800b0f0:	d101      	bne.n	800b0f6 <HAL_GPIO_Init+0x206>
 800b0f2:	2309      	movs	r3, #9
 800b0f4:	e029      	b.n	800b14a <HAL_GPIO_Init+0x25a>
 800b0f6:	230a      	movs	r3, #10
 800b0f8:	e027      	b.n	800b14a <HAL_GPIO_Init+0x25a>
 800b0fa:	2307      	movs	r3, #7
 800b0fc:	e025      	b.n	800b14a <HAL_GPIO_Init+0x25a>
 800b0fe:	2306      	movs	r3, #6
 800b100:	e023      	b.n	800b14a <HAL_GPIO_Init+0x25a>
 800b102:	2305      	movs	r3, #5
 800b104:	e021      	b.n	800b14a <HAL_GPIO_Init+0x25a>
 800b106:	2304      	movs	r3, #4
 800b108:	e01f      	b.n	800b14a <HAL_GPIO_Init+0x25a>
 800b10a:	2303      	movs	r3, #3
 800b10c:	e01d      	b.n	800b14a <HAL_GPIO_Init+0x25a>
 800b10e:	2302      	movs	r3, #2
 800b110:	e01b      	b.n	800b14a <HAL_GPIO_Init+0x25a>
 800b112:	2301      	movs	r3, #1
 800b114:	e019      	b.n	800b14a <HAL_GPIO_Init+0x25a>
 800b116:	bf00      	nop
 800b118:	58000080 	.word	0x58000080
 800b11c:	58024400 	.word	0x58024400
 800b120:	58000400 	.word	0x58000400
 800b124:	58020000 	.word	0x58020000
 800b128:	58020400 	.word	0x58020400
 800b12c:	58020800 	.word	0x58020800
 800b130:	58020c00 	.word	0x58020c00
 800b134:	58021000 	.word	0x58021000
 800b138:	58021400 	.word	0x58021400
 800b13c:	58021800 	.word	0x58021800
 800b140:	58021c00 	.word	0x58021c00
 800b144:	58022400 	.word	0x58022400
 800b148:	2300      	movs	r3, #0
 800b14a:	69fa      	ldr	r2, [r7, #28]
 800b14c:	f002 0203 	and.w	r2, r2, #3
 800b150:	0092      	lsls	r2, r2, #2
 800b152:	4093      	lsls	r3, r2
 800b154:	69ba      	ldr	r2, [r7, #24]
 800b156:	4313      	orrs	r3, r2
 800b158:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b15a:	4938      	ldr	r1, [pc, #224]	@ (800b23c <HAL_GPIO_Init+0x34c>)
 800b15c:	69fb      	ldr	r3, [r7, #28]
 800b15e:	089b      	lsrs	r3, r3, #2
 800b160:	3302      	adds	r3, #2
 800b162:	69ba      	ldr	r2, [r7, #24]
 800b164:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b168:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b170:	693b      	ldr	r3, [r7, #16]
 800b172:	43db      	mvns	r3, r3
 800b174:	69ba      	ldr	r2, [r7, #24]
 800b176:	4013      	ands	r3, r2
 800b178:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b17a:	683b      	ldr	r3, [r7, #0]
 800b17c:	685b      	ldr	r3, [r3, #4]
 800b17e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b182:	2b00      	cmp	r3, #0
 800b184:	d003      	beq.n	800b18e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800b186:	69ba      	ldr	r2, [r7, #24]
 800b188:	693b      	ldr	r3, [r7, #16]
 800b18a:	4313      	orrs	r3, r2
 800b18c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800b18e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b192:	69bb      	ldr	r3, [r7, #24]
 800b194:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800b196:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b19a:	685b      	ldr	r3, [r3, #4]
 800b19c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b19e:	693b      	ldr	r3, [r7, #16]
 800b1a0:	43db      	mvns	r3, r3
 800b1a2:	69ba      	ldr	r2, [r7, #24]
 800b1a4:	4013      	ands	r3, r2
 800b1a6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b1a8:	683b      	ldr	r3, [r7, #0]
 800b1aa:	685b      	ldr	r3, [r3, #4]
 800b1ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d003      	beq.n	800b1bc <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 800b1b4:	69ba      	ldr	r2, [r7, #24]
 800b1b6:	693b      	ldr	r3, [r7, #16]
 800b1b8:	4313      	orrs	r3, r2
 800b1ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800b1bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b1c0:	69bb      	ldr	r3, [r7, #24]
 800b1c2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800b1c4:	697b      	ldr	r3, [r7, #20]
 800b1c6:	685b      	ldr	r3, [r3, #4]
 800b1c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b1ca:	693b      	ldr	r3, [r7, #16]
 800b1cc:	43db      	mvns	r3, r3
 800b1ce:	69ba      	ldr	r2, [r7, #24]
 800b1d0:	4013      	ands	r3, r2
 800b1d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b1d4:	683b      	ldr	r3, [r7, #0]
 800b1d6:	685b      	ldr	r3, [r3, #4]
 800b1d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d003      	beq.n	800b1e8 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800b1e0:	69ba      	ldr	r2, [r7, #24]
 800b1e2:	693b      	ldr	r3, [r7, #16]
 800b1e4:	4313      	orrs	r3, r2
 800b1e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800b1e8:	697b      	ldr	r3, [r7, #20]
 800b1ea:	69ba      	ldr	r2, [r7, #24]
 800b1ec:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800b1ee:	697b      	ldr	r3, [r7, #20]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b1f4:	693b      	ldr	r3, [r7, #16]
 800b1f6:	43db      	mvns	r3, r3
 800b1f8:	69ba      	ldr	r2, [r7, #24]
 800b1fa:	4013      	ands	r3, r2
 800b1fc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b1fe:	683b      	ldr	r3, [r7, #0]
 800b200:	685b      	ldr	r3, [r3, #4]
 800b202:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b206:	2b00      	cmp	r3, #0
 800b208:	d003      	beq.n	800b212 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800b20a:	69ba      	ldr	r2, [r7, #24]
 800b20c:	693b      	ldr	r3, [r7, #16]
 800b20e:	4313      	orrs	r3, r2
 800b210:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800b212:	697b      	ldr	r3, [r7, #20]
 800b214:	69ba      	ldr	r2, [r7, #24]
 800b216:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800b218:	69fb      	ldr	r3, [r7, #28]
 800b21a:	3301      	adds	r3, #1
 800b21c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800b21e:	683b      	ldr	r3, [r7, #0]
 800b220:	681a      	ldr	r2, [r3, #0]
 800b222:	69fb      	ldr	r3, [r7, #28]
 800b224:	fa22 f303 	lsr.w	r3, r2, r3
 800b228:	2b00      	cmp	r3, #0
 800b22a:	f47f ae6b 	bne.w	800af04 <HAL_GPIO_Init+0x14>
  }
}
 800b22e:	bf00      	nop
 800b230:	bf00      	nop
 800b232:	3724      	adds	r7, #36	@ 0x24
 800b234:	46bd      	mov	sp, r7
 800b236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23a:	4770      	bx	lr
 800b23c:	58000400 	.word	0x58000400

0800b240 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b240:	b480      	push	{r7}
 800b242:	b085      	sub	sp, #20
 800b244:	af00      	add	r7, sp, #0
 800b246:	6078      	str	r0, [r7, #4]
 800b248:	460b      	mov	r3, r1
 800b24a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	691a      	ldr	r2, [r3, #16]
 800b250:	887b      	ldrh	r3, [r7, #2]
 800b252:	4013      	ands	r3, r2
 800b254:	2b00      	cmp	r3, #0
 800b256:	d002      	beq.n	800b25e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b258:	2301      	movs	r3, #1
 800b25a:	73fb      	strb	r3, [r7, #15]
 800b25c:	e001      	b.n	800b262 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b25e:	2300      	movs	r3, #0
 800b260:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b262:	7bfb      	ldrb	r3, [r7, #15]
}
 800b264:	4618      	mov	r0, r3
 800b266:	3714      	adds	r7, #20
 800b268:	46bd      	mov	sp, r7
 800b26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b26e:	4770      	bx	lr

0800b270 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b270:	b480      	push	{r7}
 800b272:	b083      	sub	sp, #12
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]
 800b278:	460b      	mov	r3, r1
 800b27a:	807b      	strh	r3, [r7, #2]
 800b27c:	4613      	mov	r3, r2
 800b27e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b280:	787b      	ldrb	r3, [r7, #1]
 800b282:	2b00      	cmp	r3, #0
 800b284:	d003      	beq.n	800b28e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b286:	887a      	ldrh	r2, [r7, #2]
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800b28c:	e003      	b.n	800b296 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800b28e:	887b      	ldrh	r3, [r7, #2]
 800b290:	041a      	lsls	r2, r3, #16
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	619a      	str	r2, [r3, #24]
}
 800b296:	bf00      	nop
 800b298:	370c      	adds	r7, #12
 800b29a:	46bd      	mov	sp, r7
 800b29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a0:	4770      	bx	lr

0800b2a2 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800b2a2:	b580      	push	{r7, lr}
 800b2a4:	b082      	sub	sp, #8
 800b2a6:	af00      	add	r7, sp, #0
 800b2a8:	4603      	mov	r3, r0
 800b2aa:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800b2ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b2b0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800b2b4:	88fb      	ldrh	r3, [r7, #6]
 800b2b6:	4013      	ands	r3, r2
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d008      	beq.n	800b2ce <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800b2bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b2c0:	88fb      	ldrh	r3, [r7, #6]
 800b2c2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800b2c6:	88fb      	ldrh	r3, [r7, #6]
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	f7f6 ff65 	bl	8002198 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800b2ce:	bf00      	nop
 800b2d0:	3708      	adds	r7, #8
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	bd80      	pop	{r7, pc}
	...

0800b2d8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b084      	sub	sp, #16
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800b2e0:	4b19      	ldr	r3, [pc, #100]	@ (800b348 <HAL_PWREx_ConfigSupply+0x70>)
 800b2e2:	68db      	ldr	r3, [r3, #12]
 800b2e4:	f003 0304 	and.w	r3, r3, #4
 800b2e8:	2b04      	cmp	r3, #4
 800b2ea:	d00a      	beq.n	800b302 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800b2ec:	4b16      	ldr	r3, [pc, #88]	@ (800b348 <HAL_PWREx_ConfigSupply+0x70>)
 800b2ee:	68db      	ldr	r3, [r3, #12]
 800b2f0:	f003 0307 	and.w	r3, r3, #7
 800b2f4:	687a      	ldr	r2, [r7, #4]
 800b2f6:	429a      	cmp	r2, r3
 800b2f8:	d001      	beq.n	800b2fe <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800b2fa:	2301      	movs	r3, #1
 800b2fc:	e01f      	b.n	800b33e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800b2fe:	2300      	movs	r3, #0
 800b300:	e01d      	b.n	800b33e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800b302:	4b11      	ldr	r3, [pc, #68]	@ (800b348 <HAL_PWREx_ConfigSupply+0x70>)
 800b304:	68db      	ldr	r3, [r3, #12]
 800b306:	f023 0207 	bic.w	r2, r3, #7
 800b30a:	490f      	ldr	r1, [pc, #60]	@ (800b348 <HAL_PWREx_ConfigSupply+0x70>)
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	4313      	orrs	r3, r2
 800b310:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800b312:	f7f9 fd6b 	bl	8004dec <HAL_GetTick>
 800b316:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b318:	e009      	b.n	800b32e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800b31a:	f7f9 fd67 	bl	8004dec <HAL_GetTick>
 800b31e:	4602      	mov	r2, r0
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	1ad3      	subs	r3, r2, r3
 800b324:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b328:	d901      	bls.n	800b32e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800b32a:	2301      	movs	r3, #1
 800b32c:	e007      	b.n	800b33e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b32e:	4b06      	ldr	r3, [pc, #24]	@ (800b348 <HAL_PWREx_ConfigSupply+0x70>)
 800b330:	685b      	ldr	r3, [r3, #4]
 800b332:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b336:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b33a:	d1ee      	bne.n	800b31a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800b33c:	2300      	movs	r3, #0
}
 800b33e:	4618      	mov	r0, r3
 800b340:	3710      	adds	r7, #16
 800b342:	46bd      	mov	sp, r7
 800b344:	bd80      	pop	{r7, pc}
 800b346:	bf00      	nop
 800b348:	58024800 	.word	0x58024800

0800b34c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b34c:	b580      	push	{r7, lr}
 800b34e:	b08c      	sub	sp, #48	@ 0x30
 800b350:	af00      	add	r7, sp, #0
 800b352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d101      	bne.n	800b35e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b35a:	2301      	movs	r3, #1
 800b35c:	e3c8      	b.n	800baf0 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	f003 0301 	and.w	r3, r3, #1
 800b366:	2b00      	cmp	r3, #0
 800b368:	f000 8087 	beq.w	800b47a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b36c:	4b88      	ldr	r3, [pc, #544]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b36e:	691b      	ldr	r3, [r3, #16]
 800b370:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b374:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b376:	4b86      	ldr	r3, [pc, #536]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b37a:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800b37c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b37e:	2b10      	cmp	r3, #16
 800b380:	d007      	beq.n	800b392 <HAL_RCC_OscConfig+0x46>
 800b382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b384:	2b18      	cmp	r3, #24
 800b386:	d110      	bne.n	800b3aa <HAL_RCC_OscConfig+0x5e>
 800b388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b38a:	f003 0303 	and.w	r3, r3, #3
 800b38e:	2b02      	cmp	r3, #2
 800b390:	d10b      	bne.n	800b3aa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b392:	4b7f      	ldr	r3, [pc, #508]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d06c      	beq.n	800b478 <HAL_RCC_OscConfig+0x12c>
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	685b      	ldr	r3, [r3, #4]
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d168      	bne.n	800b478 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800b3a6:	2301      	movs	r3, #1
 800b3a8:	e3a2      	b.n	800baf0 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	685b      	ldr	r3, [r3, #4]
 800b3ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b3b2:	d106      	bne.n	800b3c2 <HAL_RCC_OscConfig+0x76>
 800b3b4:	4b76      	ldr	r3, [pc, #472]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	4a75      	ldr	r2, [pc, #468]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b3ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b3be:	6013      	str	r3, [r2, #0]
 800b3c0:	e02e      	b.n	800b420 <HAL_RCC_OscConfig+0xd4>
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	685b      	ldr	r3, [r3, #4]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d10c      	bne.n	800b3e4 <HAL_RCC_OscConfig+0x98>
 800b3ca:	4b71      	ldr	r3, [pc, #452]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	4a70      	ldr	r2, [pc, #448]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b3d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b3d4:	6013      	str	r3, [r2, #0]
 800b3d6:	4b6e      	ldr	r3, [pc, #440]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	4a6d      	ldr	r2, [pc, #436]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b3dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b3e0:	6013      	str	r3, [r2, #0]
 800b3e2:	e01d      	b.n	800b420 <HAL_RCC_OscConfig+0xd4>
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	685b      	ldr	r3, [r3, #4]
 800b3e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b3ec:	d10c      	bne.n	800b408 <HAL_RCC_OscConfig+0xbc>
 800b3ee:	4b68      	ldr	r3, [pc, #416]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	4a67      	ldr	r2, [pc, #412]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b3f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b3f8:	6013      	str	r3, [r2, #0]
 800b3fa:	4b65      	ldr	r3, [pc, #404]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	4a64      	ldr	r2, [pc, #400]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b400:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b404:	6013      	str	r3, [r2, #0]
 800b406:	e00b      	b.n	800b420 <HAL_RCC_OscConfig+0xd4>
 800b408:	4b61      	ldr	r3, [pc, #388]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	4a60      	ldr	r2, [pc, #384]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b40e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b412:	6013      	str	r3, [r2, #0]
 800b414:	4b5e      	ldr	r3, [pc, #376]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	4a5d      	ldr	r2, [pc, #372]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b41a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b41e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	685b      	ldr	r3, [r3, #4]
 800b424:	2b00      	cmp	r3, #0
 800b426:	d013      	beq.n	800b450 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b428:	f7f9 fce0 	bl	8004dec <HAL_GetTick>
 800b42c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b42e:	e008      	b.n	800b442 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b430:	f7f9 fcdc 	bl	8004dec <HAL_GetTick>
 800b434:	4602      	mov	r2, r0
 800b436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b438:	1ad3      	subs	r3, r2, r3
 800b43a:	2b64      	cmp	r3, #100	@ 0x64
 800b43c:	d901      	bls.n	800b442 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800b43e:	2303      	movs	r3, #3
 800b440:	e356      	b.n	800baf0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b442:	4b53      	ldr	r3, [pc, #332]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d0f0      	beq.n	800b430 <HAL_RCC_OscConfig+0xe4>
 800b44e:	e014      	b.n	800b47a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b450:	f7f9 fccc 	bl	8004dec <HAL_GetTick>
 800b454:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b456:	e008      	b.n	800b46a <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b458:	f7f9 fcc8 	bl	8004dec <HAL_GetTick>
 800b45c:	4602      	mov	r2, r0
 800b45e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b460:	1ad3      	subs	r3, r2, r3
 800b462:	2b64      	cmp	r3, #100	@ 0x64
 800b464:	d901      	bls.n	800b46a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800b466:	2303      	movs	r3, #3
 800b468:	e342      	b.n	800baf0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b46a:	4b49      	ldr	r3, [pc, #292]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b472:	2b00      	cmp	r3, #0
 800b474:	d1f0      	bne.n	800b458 <HAL_RCC_OscConfig+0x10c>
 800b476:	e000      	b.n	800b47a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b478:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	f003 0302 	and.w	r3, r3, #2
 800b482:	2b00      	cmp	r3, #0
 800b484:	f000 808c 	beq.w	800b5a0 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b488:	4b41      	ldr	r3, [pc, #260]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b48a:	691b      	ldr	r3, [r3, #16]
 800b48c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b490:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b492:	4b3f      	ldr	r3, [pc, #252]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b496:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800b498:	6a3b      	ldr	r3, [r7, #32]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d007      	beq.n	800b4ae <HAL_RCC_OscConfig+0x162>
 800b49e:	6a3b      	ldr	r3, [r7, #32]
 800b4a0:	2b18      	cmp	r3, #24
 800b4a2:	d137      	bne.n	800b514 <HAL_RCC_OscConfig+0x1c8>
 800b4a4:	69fb      	ldr	r3, [r7, #28]
 800b4a6:	f003 0303 	and.w	r3, r3, #3
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d132      	bne.n	800b514 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b4ae:	4b38      	ldr	r3, [pc, #224]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	f003 0304 	and.w	r3, r3, #4
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d005      	beq.n	800b4c6 <HAL_RCC_OscConfig+0x17a>
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	68db      	ldr	r3, [r3, #12]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d101      	bne.n	800b4c6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800b4c2:	2301      	movs	r3, #1
 800b4c4:	e314      	b.n	800baf0 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b4c6:	4b32      	ldr	r3, [pc, #200]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	f023 0219 	bic.w	r2, r3, #25
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	68db      	ldr	r3, [r3, #12]
 800b4d2:	492f      	ldr	r1, [pc, #188]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b4d4:	4313      	orrs	r3, r2
 800b4d6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4d8:	f7f9 fc88 	bl	8004dec <HAL_GetTick>
 800b4dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b4de:	e008      	b.n	800b4f2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b4e0:	f7f9 fc84 	bl	8004dec <HAL_GetTick>
 800b4e4:	4602      	mov	r2, r0
 800b4e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4e8:	1ad3      	subs	r3, r2, r3
 800b4ea:	2b02      	cmp	r3, #2
 800b4ec:	d901      	bls.n	800b4f2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800b4ee:	2303      	movs	r3, #3
 800b4f0:	e2fe      	b.n	800baf0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b4f2:	4b27      	ldr	r3, [pc, #156]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	f003 0304 	and.w	r3, r3, #4
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d0f0      	beq.n	800b4e0 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b4fe:	4b24      	ldr	r3, [pc, #144]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b500:	685b      	ldr	r3, [r3, #4]
 800b502:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	691b      	ldr	r3, [r3, #16]
 800b50a:	061b      	lsls	r3, r3, #24
 800b50c:	4920      	ldr	r1, [pc, #128]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b50e:	4313      	orrs	r3, r2
 800b510:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b512:	e045      	b.n	800b5a0 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	68db      	ldr	r3, [r3, #12]
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d026      	beq.n	800b56a <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b51c:	4b1c      	ldr	r3, [pc, #112]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	f023 0219 	bic.w	r2, r3, #25
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	68db      	ldr	r3, [r3, #12]
 800b528:	4919      	ldr	r1, [pc, #100]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b52a:	4313      	orrs	r3, r2
 800b52c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b52e:	f7f9 fc5d 	bl	8004dec <HAL_GetTick>
 800b532:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b534:	e008      	b.n	800b548 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b536:	f7f9 fc59 	bl	8004dec <HAL_GetTick>
 800b53a:	4602      	mov	r2, r0
 800b53c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b53e:	1ad3      	subs	r3, r2, r3
 800b540:	2b02      	cmp	r3, #2
 800b542:	d901      	bls.n	800b548 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800b544:	2303      	movs	r3, #3
 800b546:	e2d3      	b.n	800baf0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b548:	4b11      	ldr	r3, [pc, #68]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	f003 0304 	and.w	r3, r3, #4
 800b550:	2b00      	cmp	r3, #0
 800b552:	d0f0      	beq.n	800b536 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b554:	4b0e      	ldr	r3, [pc, #56]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b556:	685b      	ldr	r3, [r3, #4]
 800b558:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	691b      	ldr	r3, [r3, #16]
 800b560:	061b      	lsls	r3, r3, #24
 800b562:	490b      	ldr	r1, [pc, #44]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b564:	4313      	orrs	r3, r2
 800b566:	604b      	str	r3, [r1, #4]
 800b568:	e01a      	b.n	800b5a0 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b56a:	4b09      	ldr	r3, [pc, #36]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	4a08      	ldr	r2, [pc, #32]	@ (800b590 <HAL_RCC_OscConfig+0x244>)
 800b570:	f023 0301 	bic.w	r3, r3, #1
 800b574:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b576:	f7f9 fc39 	bl	8004dec <HAL_GetTick>
 800b57a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b57c:	e00a      	b.n	800b594 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b57e:	f7f9 fc35 	bl	8004dec <HAL_GetTick>
 800b582:	4602      	mov	r2, r0
 800b584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b586:	1ad3      	subs	r3, r2, r3
 800b588:	2b02      	cmp	r3, #2
 800b58a:	d903      	bls.n	800b594 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800b58c:	2303      	movs	r3, #3
 800b58e:	e2af      	b.n	800baf0 <HAL_RCC_OscConfig+0x7a4>
 800b590:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b594:	4b96      	ldr	r3, [pc, #600]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	f003 0304 	and.w	r3, r3, #4
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d1ee      	bne.n	800b57e <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	f003 0310 	and.w	r3, r3, #16
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d06a      	beq.n	800b682 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b5ac:	4b90      	ldr	r3, [pc, #576]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b5ae:	691b      	ldr	r3, [r3, #16]
 800b5b0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b5b4:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b5b6:	4b8e      	ldr	r3, [pc, #568]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b5b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5ba:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800b5bc:	69bb      	ldr	r3, [r7, #24]
 800b5be:	2b08      	cmp	r3, #8
 800b5c0:	d007      	beq.n	800b5d2 <HAL_RCC_OscConfig+0x286>
 800b5c2:	69bb      	ldr	r3, [r7, #24]
 800b5c4:	2b18      	cmp	r3, #24
 800b5c6:	d11b      	bne.n	800b600 <HAL_RCC_OscConfig+0x2b4>
 800b5c8:	697b      	ldr	r3, [r7, #20]
 800b5ca:	f003 0303 	and.w	r3, r3, #3
 800b5ce:	2b01      	cmp	r3, #1
 800b5d0:	d116      	bne.n	800b600 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b5d2:	4b87      	ldr	r3, [pc, #540]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d005      	beq.n	800b5ea <HAL_RCC_OscConfig+0x29e>
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	69db      	ldr	r3, [r3, #28]
 800b5e2:	2b80      	cmp	r3, #128	@ 0x80
 800b5e4:	d001      	beq.n	800b5ea <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800b5e6:	2301      	movs	r3, #1
 800b5e8:	e282      	b.n	800baf0 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b5ea:	4b81      	ldr	r3, [pc, #516]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b5ec:	68db      	ldr	r3, [r3, #12]
 800b5ee:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	6a1b      	ldr	r3, [r3, #32]
 800b5f6:	061b      	lsls	r3, r3, #24
 800b5f8:	497d      	ldr	r1, [pc, #500]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b5fa:	4313      	orrs	r3, r2
 800b5fc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b5fe:	e040      	b.n	800b682 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	69db      	ldr	r3, [r3, #28]
 800b604:	2b00      	cmp	r3, #0
 800b606:	d023      	beq.n	800b650 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800b608:	4b79      	ldr	r3, [pc, #484]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	4a78      	ldr	r2, [pc, #480]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b60e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b612:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b614:	f7f9 fbea 	bl	8004dec <HAL_GetTick>
 800b618:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b61a:	e008      	b.n	800b62e <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800b61c:	f7f9 fbe6 	bl	8004dec <HAL_GetTick>
 800b620:	4602      	mov	r2, r0
 800b622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b624:	1ad3      	subs	r3, r2, r3
 800b626:	2b02      	cmp	r3, #2
 800b628:	d901      	bls.n	800b62e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800b62a:	2303      	movs	r3, #3
 800b62c:	e260      	b.n	800baf0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b62e:	4b70      	ldr	r3, [pc, #448]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b636:	2b00      	cmp	r3, #0
 800b638:	d0f0      	beq.n	800b61c <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b63a:	4b6d      	ldr	r3, [pc, #436]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b63c:	68db      	ldr	r3, [r3, #12]
 800b63e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	6a1b      	ldr	r3, [r3, #32]
 800b646:	061b      	lsls	r3, r3, #24
 800b648:	4969      	ldr	r1, [pc, #420]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b64a:	4313      	orrs	r3, r2
 800b64c:	60cb      	str	r3, [r1, #12]
 800b64e:	e018      	b.n	800b682 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800b650:	4b67      	ldr	r3, [pc, #412]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	4a66      	ldr	r2, [pc, #408]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b656:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b65a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b65c:	f7f9 fbc6 	bl	8004dec <HAL_GetTick>
 800b660:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800b662:	e008      	b.n	800b676 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800b664:	f7f9 fbc2 	bl	8004dec <HAL_GetTick>
 800b668:	4602      	mov	r2, r0
 800b66a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b66c:	1ad3      	subs	r3, r2, r3
 800b66e:	2b02      	cmp	r3, #2
 800b670:	d901      	bls.n	800b676 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800b672:	2303      	movs	r3, #3
 800b674:	e23c      	b.n	800baf0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800b676:	4b5e      	ldr	r3, [pc, #376]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d1f0      	bne.n	800b664 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	f003 0308 	and.w	r3, r3, #8
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d036      	beq.n	800b6fc <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	695b      	ldr	r3, [r3, #20]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d019      	beq.n	800b6ca <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b696:	4b56      	ldr	r3, [pc, #344]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b698:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b69a:	4a55      	ldr	r2, [pc, #340]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b69c:	f043 0301 	orr.w	r3, r3, #1
 800b6a0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b6a2:	f7f9 fba3 	bl	8004dec <HAL_GetTick>
 800b6a6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b6a8:	e008      	b.n	800b6bc <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b6aa:	f7f9 fb9f 	bl	8004dec <HAL_GetTick>
 800b6ae:	4602      	mov	r2, r0
 800b6b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6b2:	1ad3      	subs	r3, r2, r3
 800b6b4:	2b02      	cmp	r3, #2
 800b6b6:	d901      	bls.n	800b6bc <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800b6b8:	2303      	movs	r3, #3
 800b6ba:	e219      	b.n	800baf0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b6bc:	4b4c      	ldr	r3, [pc, #304]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b6be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b6c0:	f003 0302 	and.w	r3, r3, #2
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d0f0      	beq.n	800b6aa <HAL_RCC_OscConfig+0x35e>
 800b6c8:	e018      	b.n	800b6fc <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b6ca:	4b49      	ldr	r3, [pc, #292]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b6cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b6ce:	4a48      	ldr	r2, [pc, #288]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b6d0:	f023 0301 	bic.w	r3, r3, #1
 800b6d4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b6d6:	f7f9 fb89 	bl	8004dec <HAL_GetTick>
 800b6da:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800b6dc:	e008      	b.n	800b6f0 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b6de:	f7f9 fb85 	bl	8004dec <HAL_GetTick>
 800b6e2:	4602      	mov	r2, r0
 800b6e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6e6:	1ad3      	subs	r3, r2, r3
 800b6e8:	2b02      	cmp	r3, #2
 800b6ea:	d901      	bls.n	800b6f0 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800b6ec:	2303      	movs	r3, #3
 800b6ee:	e1ff      	b.n	800baf0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800b6f0:	4b3f      	ldr	r3, [pc, #252]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b6f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b6f4:	f003 0302 	and.w	r3, r3, #2
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d1f0      	bne.n	800b6de <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	f003 0320 	and.w	r3, r3, #32
 800b704:	2b00      	cmp	r3, #0
 800b706:	d036      	beq.n	800b776 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	699b      	ldr	r3, [r3, #24]
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d019      	beq.n	800b744 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b710:	4b37      	ldr	r3, [pc, #220]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	4a36      	ldr	r2, [pc, #216]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b716:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800b71a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800b71c:	f7f9 fb66 	bl	8004dec <HAL_GetTick>
 800b720:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b722:	e008      	b.n	800b736 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b724:	f7f9 fb62 	bl	8004dec <HAL_GetTick>
 800b728:	4602      	mov	r2, r0
 800b72a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b72c:	1ad3      	subs	r3, r2, r3
 800b72e:	2b02      	cmp	r3, #2
 800b730:	d901      	bls.n	800b736 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800b732:	2303      	movs	r3, #3
 800b734:	e1dc      	b.n	800baf0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b736:	4b2e      	ldr	r3, [pc, #184]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d0f0      	beq.n	800b724 <HAL_RCC_OscConfig+0x3d8>
 800b742:	e018      	b.n	800b776 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b744:	4b2a      	ldr	r3, [pc, #168]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	4a29      	ldr	r2, [pc, #164]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b74a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b74e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800b750:	f7f9 fb4c 	bl	8004dec <HAL_GetTick>
 800b754:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800b756:	e008      	b.n	800b76a <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b758:	f7f9 fb48 	bl	8004dec <HAL_GetTick>
 800b75c:	4602      	mov	r2, r0
 800b75e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b760:	1ad3      	subs	r3, r2, r3
 800b762:	2b02      	cmp	r3, #2
 800b764:	d901      	bls.n	800b76a <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800b766:	2303      	movs	r3, #3
 800b768:	e1c2      	b.n	800baf0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800b76a:	4b21      	ldr	r3, [pc, #132]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b772:	2b00      	cmp	r3, #0
 800b774:	d1f0      	bne.n	800b758 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	f003 0304 	and.w	r3, r3, #4
 800b77e:	2b00      	cmp	r3, #0
 800b780:	f000 8086 	beq.w	800b890 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800b784:	4b1b      	ldr	r3, [pc, #108]	@ (800b7f4 <HAL_RCC_OscConfig+0x4a8>)
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	4a1a      	ldr	r2, [pc, #104]	@ (800b7f4 <HAL_RCC_OscConfig+0x4a8>)
 800b78a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b78e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b790:	f7f9 fb2c 	bl	8004dec <HAL_GetTick>
 800b794:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b796:	e008      	b.n	800b7aa <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b798:	f7f9 fb28 	bl	8004dec <HAL_GetTick>
 800b79c:	4602      	mov	r2, r0
 800b79e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7a0:	1ad3      	subs	r3, r2, r3
 800b7a2:	2b64      	cmp	r3, #100	@ 0x64
 800b7a4:	d901      	bls.n	800b7aa <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800b7a6:	2303      	movs	r3, #3
 800b7a8:	e1a2      	b.n	800baf0 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b7aa:	4b12      	ldr	r3, [pc, #72]	@ (800b7f4 <HAL_RCC_OscConfig+0x4a8>)
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d0f0      	beq.n	800b798 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	689b      	ldr	r3, [r3, #8]
 800b7ba:	2b01      	cmp	r3, #1
 800b7bc:	d106      	bne.n	800b7cc <HAL_RCC_OscConfig+0x480>
 800b7be:	4b0c      	ldr	r3, [pc, #48]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b7c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b7c2:	4a0b      	ldr	r2, [pc, #44]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b7c4:	f043 0301 	orr.w	r3, r3, #1
 800b7c8:	6713      	str	r3, [r2, #112]	@ 0x70
 800b7ca:	e032      	b.n	800b832 <HAL_RCC_OscConfig+0x4e6>
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	689b      	ldr	r3, [r3, #8]
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d111      	bne.n	800b7f8 <HAL_RCC_OscConfig+0x4ac>
 800b7d4:	4b06      	ldr	r3, [pc, #24]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b7d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b7d8:	4a05      	ldr	r2, [pc, #20]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b7da:	f023 0301 	bic.w	r3, r3, #1
 800b7de:	6713      	str	r3, [r2, #112]	@ 0x70
 800b7e0:	4b03      	ldr	r3, [pc, #12]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b7e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b7e4:	4a02      	ldr	r2, [pc, #8]	@ (800b7f0 <HAL_RCC_OscConfig+0x4a4>)
 800b7e6:	f023 0304 	bic.w	r3, r3, #4
 800b7ea:	6713      	str	r3, [r2, #112]	@ 0x70
 800b7ec:	e021      	b.n	800b832 <HAL_RCC_OscConfig+0x4e6>
 800b7ee:	bf00      	nop
 800b7f0:	58024400 	.word	0x58024400
 800b7f4:	58024800 	.word	0x58024800
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	689b      	ldr	r3, [r3, #8]
 800b7fc:	2b05      	cmp	r3, #5
 800b7fe:	d10c      	bne.n	800b81a <HAL_RCC_OscConfig+0x4ce>
 800b800:	4b83      	ldr	r3, [pc, #524]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b802:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b804:	4a82      	ldr	r2, [pc, #520]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b806:	f043 0304 	orr.w	r3, r3, #4
 800b80a:	6713      	str	r3, [r2, #112]	@ 0x70
 800b80c:	4b80      	ldr	r3, [pc, #512]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b80e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b810:	4a7f      	ldr	r2, [pc, #508]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b812:	f043 0301 	orr.w	r3, r3, #1
 800b816:	6713      	str	r3, [r2, #112]	@ 0x70
 800b818:	e00b      	b.n	800b832 <HAL_RCC_OscConfig+0x4e6>
 800b81a:	4b7d      	ldr	r3, [pc, #500]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b81c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b81e:	4a7c      	ldr	r2, [pc, #496]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b820:	f023 0301 	bic.w	r3, r3, #1
 800b824:	6713      	str	r3, [r2, #112]	@ 0x70
 800b826:	4b7a      	ldr	r3, [pc, #488]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b828:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b82a:	4a79      	ldr	r2, [pc, #484]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b82c:	f023 0304 	bic.w	r3, r3, #4
 800b830:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	689b      	ldr	r3, [r3, #8]
 800b836:	2b00      	cmp	r3, #0
 800b838:	d015      	beq.n	800b866 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b83a:	f7f9 fad7 	bl	8004dec <HAL_GetTick>
 800b83e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b840:	e00a      	b.n	800b858 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b842:	f7f9 fad3 	bl	8004dec <HAL_GetTick>
 800b846:	4602      	mov	r2, r0
 800b848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b84a:	1ad3      	subs	r3, r2, r3
 800b84c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b850:	4293      	cmp	r3, r2
 800b852:	d901      	bls.n	800b858 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800b854:	2303      	movs	r3, #3
 800b856:	e14b      	b.n	800baf0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b858:	4b6d      	ldr	r3, [pc, #436]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b85a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b85c:	f003 0302 	and.w	r3, r3, #2
 800b860:	2b00      	cmp	r3, #0
 800b862:	d0ee      	beq.n	800b842 <HAL_RCC_OscConfig+0x4f6>
 800b864:	e014      	b.n	800b890 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b866:	f7f9 fac1 	bl	8004dec <HAL_GetTick>
 800b86a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800b86c:	e00a      	b.n	800b884 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b86e:	f7f9 fabd 	bl	8004dec <HAL_GetTick>
 800b872:	4602      	mov	r2, r0
 800b874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b876:	1ad3      	subs	r3, r2, r3
 800b878:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b87c:	4293      	cmp	r3, r2
 800b87e:	d901      	bls.n	800b884 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800b880:	2303      	movs	r3, #3
 800b882:	e135      	b.n	800baf0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800b884:	4b62      	ldr	r3, [pc, #392]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b886:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b888:	f003 0302 	and.w	r3, r3, #2
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d1ee      	bne.n	800b86e <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b894:	2b00      	cmp	r3, #0
 800b896:	f000 812a 	beq.w	800baee <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800b89a:	4b5d      	ldr	r3, [pc, #372]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b89c:	691b      	ldr	r3, [r3, #16]
 800b89e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b8a2:	2b18      	cmp	r3, #24
 800b8a4:	f000 80ba 	beq.w	800ba1c <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8ac:	2b02      	cmp	r3, #2
 800b8ae:	f040 8095 	bne.w	800b9dc <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b8b2:	4b57      	ldr	r3, [pc, #348]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	4a56      	ldr	r2, [pc, #344]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b8b8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b8bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b8be:	f7f9 fa95 	bl	8004dec <HAL_GetTick>
 800b8c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b8c4:	e008      	b.n	800b8d8 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b8c6:	f7f9 fa91 	bl	8004dec <HAL_GetTick>
 800b8ca:	4602      	mov	r2, r0
 800b8cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ce:	1ad3      	subs	r3, r2, r3
 800b8d0:	2b02      	cmp	r3, #2
 800b8d2:	d901      	bls.n	800b8d8 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800b8d4:	2303      	movs	r3, #3
 800b8d6:	e10b      	b.n	800baf0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b8d8:	4b4d      	ldr	r3, [pc, #308]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d1f0      	bne.n	800b8c6 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b8e4:	4b4a      	ldr	r3, [pc, #296]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b8e6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b8e8:	4b4a      	ldr	r3, [pc, #296]	@ (800ba14 <HAL_RCC_OscConfig+0x6c8>)
 800b8ea:	4013      	ands	r3, r2
 800b8ec:	687a      	ldr	r2, [r7, #4]
 800b8ee:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800b8f0:	687a      	ldr	r2, [r7, #4]
 800b8f2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b8f4:	0112      	lsls	r2, r2, #4
 800b8f6:	430a      	orrs	r2, r1
 800b8f8:	4945      	ldr	r1, [pc, #276]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b8fa:	4313      	orrs	r3, r2
 800b8fc:	628b      	str	r3, [r1, #40]	@ 0x28
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b902:	3b01      	subs	r3, #1
 800b904:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b90c:	3b01      	subs	r3, #1
 800b90e:	025b      	lsls	r3, r3, #9
 800b910:	b29b      	uxth	r3, r3
 800b912:	431a      	orrs	r2, r3
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b918:	3b01      	subs	r3, #1
 800b91a:	041b      	lsls	r3, r3, #16
 800b91c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b920:	431a      	orrs	r2, r3
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b926:	3b01      	subs	r3, #1
 800b928:	061b      	lsls	r3, r3, #24
 800b92a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b92e:	4938      	ldr	r1, [pc, #224]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b930:	4313      	orrs	r3, r2
 800b932:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800b934:	4b36      	ldr	r3, [pc, #216]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b938:	4a35      	ldr	r2, [pc, #212]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b93a:	f023 0301 	bic.w	r3, r3, #1
 800b93e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800b940:	4b33      	ldr	r3, [pc, #204]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b942:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b944:	4b34      	ldr	r3, [pc, #208]	@ (800ba18 <HAL_RCC_OscConfig+0x6cc>)
 800b946:	4013      	ands	r3, r2
 800b948:	687a      	ldr	r2, [r7, #4]
 800b94a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800b94c:	00d2      	lsls	r2, r2, #3
 800b94e:	4930      	ldr	r1, [pc, #192]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b950:	4313      	orrs	r3, r2
 800b952:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800b954:	4b2e      	ldr	r3, [pc, #184]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b958:	f023 020c 	bic.w	r2, r3, #12
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b960:	492b      	ldr	r1, [pc, #172]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b962:	4313      	orrs	r3, r2
 800b964:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800b966:	4b2a      	ldr	r3, [pc, #168]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b96a:	f023 0202 	bic.w	r2, r3, #2
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b972:	4927      	ldr	r1, [pc, #156]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b974:	4313      	orrs	r3, r2
 800b976:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800b978:	4b25      	ldr	r3, [pc, #148]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b97a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b97c:	4a24      	ldr	r2, [pc, #144]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b97e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b982:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b984:	4b22      	ldr	r3, [pc, #136]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b988:	4a21      	ldr	r2, [pc, #132]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b98a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b98e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800b990:	4b1f      	ldr	r3, [pc, #124]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b994:	4a1e      	ldr	r2, [pc, #120]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b996:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b99a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800b99c:	4b1c      	ldr	r3, [pc, #112]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b99e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9a0:	4a1b      	ldr	r2, [pc, #108]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b9a2:	f043 0301 	orr.w	r3, r3, #1
 800b9a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b9a8:	4b19      	ldr	r3, [pc, #100]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	4a18      	ldr	r2, [pc, #96]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b9ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b9b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b9b4:	f7f9 fa1a 	bl	8004dec <HAL_GetTick>
 800b9b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b9ba:	e008      	b.n	800b9ce <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b9bc:	f7f9 fa16 	bl	8004dec <HAL_GetTick>
 800b9c0:	4602      	mov	r2, r0
 800b9c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9c4:	1ad3      	subs	r3, r2, r3
 800b9c6:	2b02      	cmp	r3, #2
 800b9c8:	d901      	bls.n	800b9ce <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800b9ca:	2303      	movs	r3, #3
 800b9cc:	e090      	b.n	800baf0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b9ce:	4b10      	ldr	r3, [pc, #64]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d0f0      	beq.n	800b9bc <HAL_RCC_OscConfig+0x670>
 800b9da:	e088      	b.n	800baee <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b9dc:	4b0c      	ldr	r3, [pc, #48]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	4a0b      	ldr	r2, [pc, #44]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800b9e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b9e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b9e8:	f7f9 fa00 	bl	8004dec <HAL_GetTick>
 800b9ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b9ee:	e008      	b.n	800ba02 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b9f0:	f7f9 f9fc 	bl	8004dec <HAL_GetTick>
 800b9f4:	4602      	mov	r2, r0
 800b9f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9f8:	1ad3      	subs	r3, r2, r3
 800b9fa:	2b02      	cmp	r3, #2
 800b9fc:	d901      	bls.n	800ba02 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800b9fe:	2303      	movs	r3, #3
 800ba00:	e076      	b.n	800baf0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ba02:	4b03      	ldr	r3, [pc, #12]	@ (800ba10 <HAL_RCC_OscConfig+0x6c4>)
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d1f0      	bne.n	800b9f0 <HAL_RCC_OscConfig+0x6a4>
 800ba0e:	e06e      	b.n	800baee <HAL_RCC_OscConfig+0x7a2>
 800ba10:	58024400 	.word	0x58024400
 800ba14:	fffffc0c 	.word	0xfffffc0c
 800ba18:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800ba1c:	4b36      	ldr	r3, [pc, #216]	@ (800baf8 <HAL_RCC_OscConfig+0x7ac>)
 800ba1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba20:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800ba22:	4b35      	ldr	r3, [pc, #212]	@ (800baf8 <HAL_RCC_OscConfig+0x7ac>)
 800ba24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba26:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba2c:	2b01      	cmp	r3, #1
 800ba2e:	d031      	beq.n	800ba94 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ba30:	693b      	ldr	r3, [r7, #16]
 800ba32:	f003 0203 	and.w	r2, r3, #3
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ba3a:	429a      	cmp	r2, r3
 800ba3c:	d12a      	bne.n	800ba94 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ba3e:	693b      	ldr	r3, [r7, #16]
 800ba40:	091b      	lsrs	r3, r3, #4
 800ba42:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ba4a:	429a      	cmp	r2, r3
 800ba4c:	d122      	bne.n	800ba94 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba58:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ba5a:	429a      	cmp	r2, r3
 800ba5c:	d11a      	bne.n	800ba94 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	0a5b      	lsrs	r3, r3, #9
 800ba62:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba6a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ba6c:	429a      	cmp	r2, r3
 800ba6e:	d111      	bne.n	800ba94 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	0c1b      	lsrs	r3, r3, #16
 800ba74:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba7c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ba7e:	429a      	cmp	r2, r3
 800ba80:	d108      	bne.n	800ba94 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	0e1b      	lsrs	r3, r3, #24
 800ba86:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba8e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ba90:	429a      	cmp	r2, r3
 800ba92:	d001      	beq.n	800ba98 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800ba94:	2301      	movs	r3, #1
 800ba96:	e02b      	b.n	800baf0 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800ba98:	4b17      	ldr	r3, [pc, #92]	@ (800baf8 <HAL_RCC_OscConfig+0x7ac>)
 800ba9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba9c:	08db      	lsrs	r3, r3, #3
 800ba9e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800baa2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800baa8:	693a      	ldr	r2, [r7, #16]
 800baaa:	429a      	cmp	r2, r3
 800baac:	d01f      	beq.n	800baee <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800baae:	4b12      	ldr	r3, [pc, #72]	@ (800baf8 <HAL_RCC_OscConfig+0x7ac>)
 800bab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bab2:	4a11      	ldr	r2, [pc, #68]	@ (800baf8 <HAL_RCC_OscConfig+0x7ac>)
 800bab4:	f023 0301 	bic.w	r3, r3, #1
 800bab8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800baba:	f7f9 f997 	bl	8004dec <HAL_GetTick>
 800babe:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800bac0:	bf00      	nop
 800bac2:	f7f9 f993 	bl	8004dec <HAL_GetTick>
 800bac6:	4602      	mov	r2, r0
 800bac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baca:	4293      	cmp	r3, r2
 800bacc:	d0f9      	beq.n	800bac2 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800bace:	4b0a      	ldr	r3, [pc, #40]	@ (800baf8 <HAL_RCC_OscConfig+0x7ac>)
 800bad0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bad2:	4b0a      	ldr	r3, [pc, #40]	@ (800bafc <HAL_RCC_OscConfig+0x7b0>)
 800bad4:	4013      	ands	r3, r2
 800bad6:	687a      	ldr	r2, [r7, #4]
 800bad8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800bada:	00d2      	lsls	r2, r2, #3
 800badc:	4906      	ldr	r1, [pc, #24]	@ (800baf8 <HAL_RCC_OscConfig+0x7ac>)
 800bade:	4313      	orrs	r3, r2
 800bae0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800bae2:	4b05      	ldr	r3, [pc, #20]	@ (800baf8 <HAL_RCC_OscConfig+0x7ac>)
 800bae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bae6:	4a04      	ldr	r2, [pc, #16]	@ (800baf8 <HAL_RCC_OscConfig+0x7ac>)
 800bae8:	f043 0301 	orr.w	r3, r3, #1
 800baec:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800baee:	2300      	movs	r3, #0
}
 800baf0:	4618      	mov	r0, r3
 800baf2:	3730      	adds	r7, #48	@ 0x30
 800baf4:	46bd      	mov	sp, r7
 800baf6:	bd80      	pop	{r7, pc}
 800baf8:	58024400 	.word	0x58024400
 800bafc:	ffff0007 	.word	0xffff0007

0800bb00 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	b086      	sub	sp, #24
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	6078      	str	r0, [r7, #4]
 800bb08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d101      	bne.n	800bb14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800bb10:	2301      	movs	r3, #1
 800bb12:	e19c      	b.n	800be4e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800bb14:	4b8a      	ldr	r3, [pc, #552]	@ (800bd40 <HAL_RCC_ClockConfig+0x240>)
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	f003 030f 	and.w	r3, r3, #15
 800bb1c:	683a      	ldr	r2, [r7, #0]
 800bb1e:	429a      	cmp	r2, r3
 800bb20:	d910      	bls.n	800bb44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bb22:	4b87      	ldr	r3, [pc, #540]	@ (800bd40 <HAL_RCC_ClockConfig+0x240>)
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	f023 020f 	bic.w	r2, r3, #15
 800bb2a:	4985      	ldr	r1, [pc, #532]	@ (800bd40 <HAL_RCC_ClockConfig+0x240>)
 800bb2c:	683b      	ldr	r3, [r7, #0]
 800bb2e:	4313      	orrs	r3, r2
 800bb30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bb32:	4b83      	ldr	r3, [pc, #524]	@ (800bd40 <HAL_RCC_ClockConfig+0x240>)
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	f003 030f 	and.w	r3, r3, #15
 800bb3a:	683a      	ldr	r2, [r7, #0]
 800bb3c:	429a      	cmp	r2, r3
 800bb3e:	d001      	beq.n	800bb44 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800bb40:	2301      	movs	r3, #1
 800bb42:	e184      	b.n	800be4e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	f003 0304 	and.w	r3, r3, #4
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d010      	beq.n	800bb72 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	691a      	ldr	r2, [r3, #16]
 800bb54:	4b7b      	ldr	r3, [pc, #492]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bb56:	699b      	ldr	r3, [r3, #24]
 800bb58:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800bb5c:	429a      	cmp	r2, r3
 800bb5e:	d908      	bls.n	800bb72 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800bb60:	4b78      	ldr	r3, [pc, #480]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bb62:	699b      	ldr	r3, [r3, #24]
 800bb64:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	691b      	ldr	r3, [r3, #16]
 800bb6c:	4975      	ldr	r1, [pc, #468]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bb6e:	4313      	orrs	r3, r2
 800bb70:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	f003 0308 	and.w	r3, r3, #8
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d010      	beq.n	800bba0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	695a      	ldr	r2, [r3, #20]
 800bb82:	4b70      	ldr	r3, [pc, #448]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bb84:	69db      	ldr	r3, [r3, #28]
 800bb86:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800bb8a:	429a      	cmp	r2, r3
 800bb8c:	d908      	bls.n	800bba0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800bb8e:	4b6d      	ldr	r3, [pc, #436]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bb90:	69db      	ldr	r3, [r3, #28]
 800bb92:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	695b      	ldr	r3, [r3, #20]
 800bb9a:	496a      	ldr	r1, [pc, #424]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bb9c:	4313      	orrs	r3, r2
 800bb9e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	f003 0310 	and.w	r3, r3, #16
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d010      	beq.n	800bbce <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	699a      	ldr	r2, [r3, #24]
 800bbb0:	4b64      	ldr	r3, [pc, #400]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bbb2:	69db      	ldr	r3, [r3, #28]
 800bbb4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bbb8:	429a      	cmp	r2, r3
 800bbba:	d908      	bls.n	800bbce <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800bbbc:	4b61      	ldr	r3, [pc, #388]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bbbe:	69db      	ldr	r3, [r3, #28]
 800bbc0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	699b      	ldr	r3, [r3, #24]
 800bbc8:	495e      	ldr	r1, [pc, #376]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bbca:	4313      	orrs	r3, r2
 800bbcc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	f003 0320 	and.w	r3, r3, #32
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d010      	beq.n	800bbfc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	69da      	ldr	r2, [r3, #28]
 800bbde:	4b59      	ldr	r3, [pc, #356]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bbe0:	6a1b      	ldr	r3, [r3, #32]
 800bbe2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800bbe6:	429a      	cmp	r2, r3
 800bbe8:	d908      	bls.n	800bbfc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800bbea:	4b56      	ldr	r3, [pc, #344]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bbec:	6a1b      	ldr	r3, [r3, #32]
 800bbee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	69db      	ldr	r3, [r3, #28]
 800bbf6:	4953      	ldr	r1, [pc, #332]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bbf8:	4313      	orrs	r3, r2
 800bbfa:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	f003 0302 	and.w	r3, r3, #2
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d010      	beq.n	800bc2a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	68da      	ldr	r2, [r3, #12]
 800bc0c:	4b4d      	ldr	r3, [pc, #308]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bc0e:	699b      	ldr	r3, [r3, #24]
 800bc10:	f003 030f 	and.w	r3, r3, #15
 800bc14:	429a      	cmp	r2, r3
 800bc16:	d908      	bls.n	800bc2a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bc18:	4b4a      	ldr	r3, [pc, #296]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bc1a:	699b      	ldr	r3, [r3, #24]
 800bc1c:	f023 020f 	bic.w	r2, r3, #15
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	68db      	ldr	r3, [r3, #12]
 800bc24:	4947      	ldr	r1, [pc, #284]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bc26:	4313      	orrs	r3, r2
 800bc28:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	f003 0301 	and.w	r3, r3, #1
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d055      	beq.n	800bce2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800bc36:	4b43      	ldr	r3, [pc, #268]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bc38:	699b      	ldr	r3, [r3, #24]
 800bc3a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	689b      	ldr	r3, [r3, #8]
 800bc42:	4940      	ldr	r1, [pc, #256]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bc44:	4313      	orrs	r3, r2
 800bc46:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	685b      	ldr	r3, [r3, #4]
 800bc4c:	2b02      	cmp	r3, #2
 800bc4e:	d107      	bne.n	800bc60 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800bc50:	4b3c      	ldr	r3, [pc, #240]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d121      	bne.n	800bca0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800bc5c:	2301      	movs	r3, #1
 800bc5e:	e0f6      	b.n	800be4e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	685b      	ldr	r3, [r3, #4]
 800bc64:	2b03      	cmp	r3, #3
 800bc66:	d107      	bne.n	800bc78 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800bc68:	4b36      	ldr	r3, [pc, #216]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d115      	bne.n	800bca0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800bc74:	2301      	movs	r3, #1
 800bc76:	e0ea      	b.n	800be4e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	685b      	ldr	r3, [r3, #4]
 800bc7c:	2b01      	cmp	r3, #1
 800bc7e:	d107      	bne.n	800bc90 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800bc80:	4b30      	ldr	r3, [pc, #192]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d109      	bne.n	800bca0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800bc8c:	2301      	movs	r3, #1
 800bc8e:	e0de      	b.n	800be4e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800bc90:	4b2c      	ldr	r3, [pc, #176]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	f003 0304 	and.w	r3, r3, #4
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d101      	bne.n	800bca0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800bc9c:	2301      	movs	r3, #1
 800bc9e:	e0d6      	b.n	800be4e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800bca0:	4b28      	ldr	r3, [pc, #160]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bca2:	691b      	ldr	r3, [r3, #16]
 800bca4:	f023 0207 	bic.w	r2, r3, #7
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	685b      	ldr	r3, [r3, #4]
 800bcac:	4925      	ldr	r1, [pc, #148]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bcae:	4313      	orrs	r3, r2
 800bcb0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bcb2:	f7f9 f89b 	bl	8004dec <HAL_GetTick>
 800bcb6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bcb8:	e00a      	b.n	800bcd0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bcba:	f7f9 f897 	bl	8004dec <HAL_GetTick>
 800bcbe:	4602      	mov	r2, r0
 800bcc0:	697b      	ldr	r3, [r7, #20]
 800bcc2:	1ad3      	subs	r3, r2, r3
 800bcc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bcc8:	4293      	cmp	r3, r2
 800bcca:	d901      	bls.n	800bcd0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800bccc:	2303      	movs	r3, #3
 800bcce:	e0be      	b.n	800be4e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bcd0:	4b1c      	ldr	r3, [pc, #112]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bcd2:	691b      	ldr	r3, [r3, #16]
 800bcd4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	685b      	ldr	r3, [r3, #4]
 800bcdc:	00db      	lsls	r3, r3, #3
 800bcde:	429a      	cmp	r2, r3
 800bce0:	d1eb      	bne.n	800bcba <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	f003 0302 	and.w	r3, r3, #2
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d010      	beq.n	800bd10 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	68da      	ldr	r2, [r3, #12]
 800bcf2:	4b14      	ldr	r3, [pc, #80]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bcf4:	699b      	ldr	r3, [r3, #24]
 800bcf6:	f003 030f 	and.w	r3, r3, #15
 800bcfa:	429a      	cmp	r2, r3
 800bcfc:	d208      	bcs.n	800bd10 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bcfe:	4b11      	ldr	r3, [pc, #68]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bd00:	699b      	ldr	r3, [r3, #24]
 800bd02:	f023 020f 	bic.w	r2, r3, #15
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	68db      	ldr	r3, [r3, #12]
 800bd0a:	490e      	ldr	r1, [pc, #56]	@ (800bd44 <HAL_RCC_ClockConfig+0x244>)
 800bd0c:	4313      	orrs	r3, r2
 800bd0e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800bd10:	4b0b      	ldr	r3, [pc, #44]	@ (800bd40 <HAL_RCC_ClockConfig+0x240>)
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	f003 030f 	and.w	r3, r3, #15
 800bd18:	683a      	ldr	r2, [r7, #0]
 800bd1a:	429a      	cmp	r2, r3
 800bd1c:	d214      	bcs.n	800bd48 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bd1e:	4b08      	ldr	r3, [pc, #32]	@ (800bd40 <HAL_RCC_ClockConfig+0x240>)
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	f023 020f 	bic.w	r2, r3, #15
 800bd26:	4906      	ldr	r1, [pc, #24]	@ (800bd40 <HAL_RCC_ClockConfig+0x240>)
 800bd28:	683b      	ldr	r3, [r7, #0]
 800bd2a:	4313      	orrs	r3, r2
 800bd2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bd2e:	4b04      	ldr	r3, [pc, #16]	@ (800bd40 <HAL_RCC_ClockConfig+0x240>)
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	f003 030f 	and.w	r3, r3, #15
 800bd36:	683a      	ldr	r2, [r7, #0]
 800bd38:	429a      	cmp	r2, r3
 800bd3a:	d005      	beq.n	800bd48 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800bd3c:	2301      	movs	r3, #1
 800bd3e:	e086      	b.n	800be4e <HAL_RCC_ClockConfig+0x34e>
 800bd40:	52002000 	.word	0x52002000
 800bd44:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	f003 0304 	and.w	r3, r3, #4
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d010      	beq.n	800bd76 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	691a      	ldr	r2, [r3, #16]
 800bd58:	4b3f      	ldr	r3, [pc, #252]	@ (800be58 <HAL_RCC_ClockConfig+0x358>)
 800bd5a:	699b      	ldr	r3, [r3, #24]
 800bd5c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800bd60:	429a      	cmp	r2, r3
 800bd62:	d208      	bcs.n	800bd76 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800bd64:	4b3c      	ldr	r3, [pc, #240]	@ (800be58 <HAL_RCC_ClockConfig+0x358>)
 800bd66:	699b      	ldr	r3, [r3, #24]
 800bd68:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	691b      	ldr	r3, [r3, #16]
 800bd70:	4939      	ldr	r1, [pc, #228]	@ (800be58 <HAL_RCC_ClockConfig+0x358>)
 800bd72:	4313      	orrs	r3, r2
 800bd74:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	f003 0308 	and.w	r3, r3, #8
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d010      	beq.n	800bda4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	695a      	ldr	r2, [r3, #20]
 800bd86:	4b34      	ldr	r3, [pc, #208]	@ (800be58 <HAL_RCC_ClockConfig+0x358>)
 800bd88:	69db      	ldr	r3, [r3, #28]
 800bd8a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800bd8e:	429a      	cmp	r2, r3
 800bd90:	d208      	bcs.n	800bda4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800bd92:	4b31      	ldr	r3, [pc, #196]	@ (800be58 <HAL_RCC_ClockConfig+0x358>)
 800bd94:	69db      	ldr	r3, [r3, #28]
 800bd96:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	695b      	ldr	r3, [r3, #20]
 800bd9e:	492e      	ldr	r1, [pc, #184]	@ (800be58 <HAL_RCC_ClockConfig+0x358>)
 800bda0:	4313      	orrs	r3, r2
 800bda2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	f003 0310 	and.w	r3, r3, #16
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d010      	beq.n	800bdd2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	699a      	ldr	r2, [r3, #24]
 800bdb4:	4b28      	ldr	r3, [pc, #160]	@ (800be58 <HAL_RCC_ClockConfig+0x358>)
 800bdb6:	69db      	ldr	r3, [r3, #28]
 800bdb8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bdbc:	429a      	cmp	r2, r3
 800bdbe:	d208      	bcs.n	800bdd2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800bdc0:	4b25      	ldr	r3, [pc, #148]	@ (800be58 <HAL_RCC_ClockConfig+0x358>)
 800bdc2:	69db      	ldr	r3, [r3, #28]
 800bdc4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	699b      	ldr	r3, [r3, #24]
 800bdcc:	4922      	ldr	r1, [pc, #136]	@ (800be58 <HAL_RCC_ClockConfig+0x358>)
 800bdce:	4313      	orrs	r3, r2
 800bdd0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	f003 0320 	and.w	r3, r3, #32
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d010      	beq.n	800be00 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	69da      	ldr	r2, [r3, #28]
 800bde2:	4b1d      	ldr	r3, [pc, #116]	@ (800be58 <HAL_RCC_ClockConfig+0x358>)
 800bde4:	6a1b      	ldr	r3, [r3, #32]
 800bde6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800bdea:	429a      	cmp	r2, r3
 800bdec:	d208      	bcs.n	800be00 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800bdee:	4b1a      	ldr	r3, [pc, #104]	@ (800be58 <HAL_RCC_ClockConfig+0x358>)
 800bdf0:	6a1b      	ldr	r3, [r3, #32]
 800bdf2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	69db      	ldr	r3, [r3, #28]
 800bdfa:	4917      	ldr	r1, [pc, #92]	@ (800be58 <HAL_RCC_ClockConfig+0x358>)
 800bdfc:	4313      	orrs	r3, r2
 800bdfe:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800be00:	f000 f834 	bl	800be6c <HAL_RCC_GetSysClockFreq>
 800be04:	4602      	mov	r2, r0
 800be06:	4b14      	ldr	r3, [pc, #80]	@ (800be58 <HAL_RCC_ClockConfig+0x358>)
 800be08:	699b      	ldr	r3, [r3, #24]
 800be0a:	0a1b      	lsrs	r3, r3, #8
 800be0c:	f003 030f 	and.w	r3, r3, #15
 800be10:	4912      	ldr	r1, [pc, #72]	@ (800be5c <HAL_RCC_ClockConfig+0x35c>)
 800be12:	5ccb      	ldrb	r3, [r1, r3]
 800be14:	f003 031f 	and.w	r3, r3, #31
 800be18:	fa22 f303 	lsr.w	r3, r2, r3
 800be1c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800be1e:	4b0e      	ldr	r3, [pc, #56]	@ (800be58 <HAL_RCC_ClockConfig+0x358>)
 800be20:	699b      	ldr	r3, [r3, #24]
 800be22:	f003 030f 	and.w	r3, r3, #15
 800be26:	4a0d      	ldr	r2, [pc, #52]	@ (800be5c <HAL_RCC_ClockConfig+0x35c>)
 800be28:	5cd3      	ldrb	r3, [r2, r3]
 800be2a:	f003 031f 	and.w	r3, r3, #31
 800be2e:	693a      	ldr	r2, [r7, #16]
 800be30:	fa22 f303 	lsr.w	r3, r2, r3
 800be34:	4a0a      	ldr	r2, [pc, #40]	@ (800be60 <HAL_RCC_ClockConfig+0x360>)
 800be36:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800be38:	4a0a      	ldr	r2, [pc, #40]	@ (800be64 <HAL_RCC_ClockConfig+0x364>)
 800be3a:	693b      	ldr	r3, [r7, #16]
 800be3c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800be3e:	4b0a      	ldr	r3, [pc, #40]	@ (800be68 <HAL_RCC_ClockConfig+0x368>)
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	4618      	mov	r0, r3
 800be44:	f7f8 ff88 	bl	8004d58 <HAL_InitTick>
 800be48:	4603      	mov	r3, r0
 800be4a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800be4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800be4e:	4618      	mov	r0, r3
 800be50:	3718      	adds	r7, #24
 800be52:	46bd      	mov	sp, r7
 800be54:	bd80      	pop	{r7, pc}
 800be56:	bf00      	nop
 800be58:	58024400 	.word	0x58024400
 800be5c:	080152f4 	.word	0x080152f4
 800be60:	2400003c 	.word	0x2400003c
 800be64:	24000038 	.word	0x24000038
 800be68:	24000040 	.word	0x24000040

0800be6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800be6c:	b480      	push	{r7}
 800be6e:	b089      	sub	sp, #36	@ 0x24
 800be70:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800be72:	4bb3      	ldr	r3, [pc, #716]	@ (800c140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800be74:	691b      	ldr	r3, [r3, #16]
 800be76:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800be7a:	2b18      	cmp	r3, #24
 800be7c:	f200 8155 	bhi.w	800c12a <HAL_RCC_GetSysClockFreq+0x2be>
 800be80:	a201      	add	r2, pc, #4	@ (adr r2, 800be88 <HAL_RCC_GetSysClockFreq+0x1c>)
 800be82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be86:	bf00      	nop
 800be88:	0800beed 	.word	0x0800beed
 800be8c:	0800c12b 	.word	0x0800c12b
 800be90:	0800c12b 	.word	0x0800c12b
 800be94:	0800c12b 	.word	0x0800c12b
 800be98:	0800c12b 	.word	0x0800c12b
 800be9c:	0800c12b 	.word	0x0800c12b
 800bea0:	0800c12b 	.word	0x0800c12b
 800bea4:	0800c12b 	.word	0x0800c12b
 800bea8:	0800bf13 	.word	0x0800bf13
 800beac:	0800c12b 	.word	0x0800c12b
 800beb0:	0800c12b 	.word	0x0800c12b
 800beb4:	0800c12b 	.word	0x0800c12b
 800beb8:	0800c12b 	.word	0x0800c12b
 800bebc:	0800c12b 	.word	0x0800c12b
 800bec0:	0800c12b 	.word	0x0800c12b
 800bec4:	0800c12b 	.word	0x0800c12b
 800bec8:	0800bf19 	.word	0x0800bf19
 800becc:	0800c12b 	.word	0x0800c12b
 800bed0:	0800c12b 	.word	0x0800c12b
 800bed4:	0800c12b 	.word	0x0800c12b
 800bed8:	0800c12b 	.word	0x0800c12b
 800bedc:	0800c12b 	.word	0x0800c12b
 800bee0:	0800c12b 	.word	0x0800c12b
 800bee4:	0800c12b 	.word	0x0800c12b
 800bee8:	0800bf1f 	.word	0x0800bf1f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800beec:	4b94      	ldr	r3, [pc, #592]	@ (800c140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	f003 0320 	and.w	r3, r3, #32
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d009      	beq.n	800bf0c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bef8:	4b91      	ldr	r3, [pc, #580]	@ (800c140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	08db      	lsrs	r3, r3, #3
 800befe:	f003 0303 	and.w	r3, r3, #3
 800bf02:	4a90      	ldr	r2, [pc, #576]	@ (800c144 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800bf04:	fa22 f303 	lsr.w	r3, r2, r3
 800bf08:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800bf0a:	e111      	b.n	800c130 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800bf0c:	4b8d      	ldr	r3, [pc, #564]	@ (800c144 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800bf0e:	61bb      	str	r3, [r7, #24]
      break;
 800bf10:	e10e      	b.n	800c130 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800bf12:	4b8d      	ldr	r3, [pc, #564]	@ (800c148 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800bf14:	61bb      	str	r3, [r7, #24]
      break;
 800bf16:	e10b      	b.n	800c130 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800bf18:	4b8c      	ldr	r3, [pc, #560]	@ (800c14c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800bf1a:	61bb      	str	r3, [r7, #24]
      break;
 800bf1c:	e108      	b.n	800c130 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bf1e:	4b88      	ldr	r3, [pc, #544]	@ (800c140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bf20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf22:	f003 0303 	and.w	r3, r3, #3
 800bf26:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800bf28:	4b85      	ldr	r3, [pc, #532]	@ (800c140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bf2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf2c:	091b      	lsrs	r3, r3, #4
 800bf2e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bf32:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800bf34:	4b82      	ldr	r3, [pc, #520]	@ (800c140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bf36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf38:	f003 0301 	and.w	r3, r3, #1
 800bf3c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800bf3e:	4b80      	ldr	r3, [pc, #512]	@ (800c140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bf40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf42:	08db      	lsrs	r3, r3, #3
 800bf44:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bf48:	68fa      	ldr	r2, [r7, #12]
 800bf4a:	fb02 f303 	mul.w	r3, r2, r3
 800bf4e:	ee07 3a90 	vmov	s15, r3
 800bf52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bf56:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800bf5a:	693b      	ldr	r3, [r7, #16]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	f000 80e1 	beq.w	800c124 <HAL_RCC_GetSysClockFreq+0x2b8>
 800bf62:	697b      	ldr	r3, [r7, #20]
 800bf64:	2b02      	cmp	r3, #2
 800bf66:	f000 8083 	beq.w	800c070 <HAL_RCC_GetSysClockFreq+0x204>
 800bf6a:	697b      	ldr	r3, [r7, #20]
 800bf6c:	2b02      	cmp	r3, #2
 800bf6e:	f200 80a1 	bhi.w	800c0b4 <HAL_RCC_GetSysClockFreq+0x248>
 800bf72:	697b      	ldr	r3, [r7, #20]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d003      	beq.n	800bf80 <HAL_RCC_GetSysClockFreq+0x114>
 800bf78:	697b      	ldr	r3, [r7, #20]
 800bf7a:	2b01      	cmp	r3, #1
 800bf7c:	d056      	beq.n	800c02c <HAL_RCC_GetSysClockFreq+0x1c0>
 800bf7e:	e099      	b.n	800c0b4 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bf80:	4b6f      	ldr	r3, [pc, #444]	@ (800c140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	f003 0320 	and.w	r3, r3, #32
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d02d      	beq.n	800bfe8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bf8c:	4b6c      	ldr	r3, [pc, #432]	@ (800c140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	08db      	lsrs	r3, r3, #3
 800bf92:	f003 0303 	and.w	r3, r3, #3
 800bf96:	4a6b      	ldr	r2, [pc, #428]	@ (800c144 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800bf98:	fa22 f303 	lsr.w	r3, r2, r3
 800bf9c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	ee07 3a90 	vmov	s15, r3
 800bfa4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bfa8:	693b      	ldr	r3, [r7, #16]
 800bfaa:	ee07 3a90 	vmov	s15, r3
 800bfae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bfb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bfb6:	4b62      	ldr	r3, [pc, #392]	@ (800c140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bfb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bfba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bfbe:	ee07 3a90 	vmov	s15, r3
 800bfc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bfc6:	ed97 6a02 	vldr	s12, [r7, #8]
 800bfca:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800c150 <HAL_RCC_GetSysClockFreq+0x2e4>
 800bfce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bfd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bfd6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bfda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bfde:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bfe2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800bfe6:	e087      	b.n	800c0f8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bfe8:	693b      	ldr	r3, [r7, #16]
 800bfea:	ee07 3a90 	vmov	s15, r3
 800bfee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bff2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800c154 <HAL_RCC_GetSysClockFreq+0x2e8>
 800bff6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bffa:	4b51      	ldr	r3, [pc, #324]	@ (800c140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bffe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c002:	ee07 3a90 	vmov	s15, r3
 800c006:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c00a:	ed97 6a02 	vldr	s12, [r7, #8]
 800c00e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800c150 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c012:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c016:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c01a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c01e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c022:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c026:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c02a:	e065      	b.n	800c0f8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c02c:	693b      	ldr	r3, [r7, #16]
 800c02e:	ee07 3a90 	vmov	s15, r3
 800c032:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c036:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800c158 <HAL_RCC_GetSysClockFreq+0x2ec>
 800c03a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c03e:	4b40      	ldr	r3, [pc, #256]	@ (800c140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c042:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c046:	ee07 3a90 	vmov	s15, r3
 800c04a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c04e:	ed97 6a02 	vldr	s12, [r7, #8]
 800c052:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800c150 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c056:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c05a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c05e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c062:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c066:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c06a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c06e:	e043      	b.n	800c0f8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c070:	693b      	ldr	r3, [r7, #16]
 800c072:	ee07 3a90 	vmov	s15, r3
 800c076:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c07a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800c15c <HAL_RCC_GetSysClockFreq+0x2f0>
 800c07e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c082:	4b2f      	ldr	r3, [pc, #188]	@ (800c140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c086:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c08a:	ee07 3a90 	vmov	s15, r3
 800c08e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c092:	ed97 6a02 	vldr	s12, [r7, #8]
 800c096:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800c150 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c09a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c09e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c0a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c0a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c0aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c0b2:	e021      	b.n	800c0f8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c0b4:	693b      	ldr	r3, [r7, #16]
 800c0b6:	ee07 3a90 	vmov	s15, r3
 800c0ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c0be:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800c158 <HAL_RCC_GetSysClockFreq+0x2ec>
 800c0c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c0c6:	4b1e      	ldr	r3, [pc, #120]	@ (800c140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c0c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c0ce:	ee07 3a90 	vmov	s15, r3
 800c0d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c0d6:	ed97 6a02 	vldr	s12, [r7, #8]
 800c0da:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800c150 <HAL_RCC_GetSysClockFreq+0x2e4>
 800c0de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c0e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c0e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c0ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c0ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0f2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c0f6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800c0f8:	4b11      	ldr	r3, [pc, #68]	@ (800c140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c0fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0fc:	0a5b      	lsrs	r3, r3, #9
 800c0fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c102:	3301      	adds	r3, #1
 800c104:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800c106:	683b      	ldr	r3, [r7, #0]
 800c108:	ee07 3a90 	vmov	s15, r3
 800c10c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c110:	edd7 6a07 	vldr	s13, [r7, #28]
 800c114:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c118:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c11c:	ee17 3a90 	vmov	r3, s15
 800c120:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800c122:	e005      	b.n	800c130 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800c124:	2300      	movs	r3, #0
 800c126:	61bb      	str	r3, [r7, #24]
      break;
 800c128:	e002      	b.n	800c130 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800c12a:	4b07      	ldr	r3, [pc, #28]	@ (800c148 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800c12c:	61bb      	str	r3, [r7, #24]
      break;
 800c12e:	bf00      	nop
  }

  return sysclockfreq;
 800c130:	69bb      	ldr	r3, [r7, #24]
}
 800c132:	4618      	mov	r0, r3
 800c134:	3724      	adds	r7, #36	@ 0x24
 800c136:	46bd      	mov	sp, r7
 800c138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c13c:	4770      	bx	lr
 800c13e:	bf00      	nop
 800c140:	58024400 	.word	0x58024400
 800c144:	03d09000 	.word	0x03d09000
 800c148:	003d0900 	.word	0x003d0900
 800c14c:	007a1200 	.word	0x007a1200
 800c150:	46000000 	.word	0x46000000
 800c154:	4c742400 	.word	0x4c742400
 800c158:	4a742400 	.word	0x4a742400
 800c15c:	4af42400 	.word	0x4af42400

0800c160 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c160:	b580      	push	{r7, lr}
 800c162:	b082      	sub	sp, #8
 800c164:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800c166:	f7ff fe81 	bl	800be6c <HAL_RCC_GetSysClockFreq>
 800c16a:	4602      	mov	r2, r0
 800c16c:	4b10      	ldr	r3, [pc, #64]	@ (800c1b0 <HAL_RCC_GetHCLKFreq+0x50>)
 800c16e:	699b      	ldr	r3, [r3, #24]
 800c170:	0a1b      	lsrs	r3, r3, #8
 800c172:	f003 030f 	and.w	r3, r3, #15
 800c176:	490f      	ldr	r1, [pc, #60]	@ (800c1b4 <HAL_RCC_GetHCLKFreq+0x54>)
 800c178:	5ccb      	ldrb	r3, [r1, r3]
 800c17a:	f003 031f 	and.w	r3, r3, #31
 800c17e:	fa22 f303 	lsr.w	r3, r2, r3
 800c182:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c184:	4b0a      	ldr	r3, [pc, #40]	@ (800c1b0 <HAL_RCC_GetHCLKFreq+0x50>)
 800c186:	699b      	ldr	r3, [r3, #24]
 800c188:	f003 030f 	and.w	r3, r3, #15
 800c18c:	4a09      	ldr	r2, [pc, #36]	@ (800c1b4 <HAL_RCC_GetHCLKFreq+0x54>)
 800c18e:	5cd3      	ldrb	r3, [r2, r3]
 800c190:	f003 031f 	and.w	r3, r3, #31
 800c194:	687a      	ldr	r2, [r7, #4]
 800c196:	fa22 f303 	lsr.w	r3, r2, r3
 800c19a:	4a07      	ldr	r2, [pc, #28]	@ (800c1b8 <HAL_RCC_GetHCLKFreq+0x58>)
 800c19c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800c19e:	4a07      	ldr	r2, [pc, #28]	@ (800c1bc <HAL_RCC_GetHCLKFreq+0x5c>)
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800c1a4:	4b04      	ldr	r3, [pc, #16]	@ (800c1b8 <HAL_RCC_GetHCLKFreq+0x58>)
 800c1a6:	681b      	ldr	r3, [r3, #0]
}
 800c1a8:	4618      	mov	r0, r3
 800c1aa:	3708      	adds	r7, #8
 800c1ac:	46bd      	mov	sp, r7
 800c1ae:	bd80      	pop	{r7, pc}
 800c1b0:	58024400 	.word	0x58024400
 800c1b4:	080152f4 	.word	0x080152f4
 800c1b8:	2400003c 	.word	0x2400003c
 800c1bc:	24000038 	.word	0x24000038

0800c1c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c1c0:	b580      	push	{r7, lr}
 800c1c2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800c1c4:	f7ff ffcc 	bl	800c160 <HAL_RCC_GetHCLKFreq>
 800c1c8:	4602      	mov	r2, r0
 800c1ca:	4b06      	ldr	r3, [pc, #24]	@ (800c1e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c1cc:	69db      	ldr	r3, [r3, #28]
 800c1ce:	091b      	lsrs	r3, r3, #4
 800c1d0:	f003 0307 	and.w	r3, r3, #7
 800c1d4:	4904      	ldr	r1, [pc, #16]	@ (800c1e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 800c1d6:	5ccb      	ldrb	r3, [r1, r3]
 800c1d8:	f003 031f 	and.w	r3, r3, #31
 800c1dc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800c1e0:	4618      	mov	r0, r3
 800c1e2:	bd80      	pop	{r7, pc}
 800c1e4:	58024400 	.word	0x58024400
 800c1e8:	080152f4 	.word	0x080152f4

0800c1ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c1ec:	b580      	push	{r7, lr}
 800c1ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800c1f0:	f7ff ffb6 	bl	800c160 <HAL_RCC_GetHCLKFreq>
 800c1f4:	4602      	mov	r2, r0
 800c1f6:	4b06      	ldr	r3, [pc, #24]	@ (800c210 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c1f8:	69db      	ldr	r3, [r3, #28]
 800c1fa:	0a1b      	lsrs	r3, r3, #8
 800c1fc:	f003 0307 	and.w	r3, r3, #7
 800c200:	4904      	ldr	r1, [pc, #16]	@ (800c214 <HAL_RCC_GetPCLK2Freq+0x28>)
 800c202:	5ccb      	ldrb	r3, [r1, r3]
 800c204:	f003 031f 	and.w	r3, r3, #31
 800c208:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800c20c:	4618      	mov	r0, r3
 800c20e:	bd80      	pop	{r7, pc}
 800c210:	58024400 	.word	0x58024400
 800c214:	080152f4 	.word	0x080152f4

0800c218 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c218:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c21c:	b0c6      	sub	sp, #280	@ 0x118
 800c21e:	af00      	add	r7, sp, #0
 800c220:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c224:	2300      	movs	r3, #0
 800c226:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c22a:	2300      	movs	r3, #0
 800c22c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800c230:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c234:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c238:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800c23c:	2500      	movs	r5, #0
 800c23e:	ea54 0305 	orrs.w	r3, r4, r5
 800c242:	d049      	beq.n	800c2d8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800c244:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c248:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c24a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c24e:	d02f      	beq.n	800c2b0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800c250:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c254:	d828      	bhi.n	800c2a8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800c256:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c25a:	d01a      	beq.n	800c292 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800c25c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c260:	d822      	bhi.n	800c2a8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800c262:	2b00      	cmp	r3, #0
 800c264:	d003      	beq.n	800c26e <HAL_RCCEx_PeriphCLKConfig+0x56>
 800c266:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c26a:	d007      	beq.n	800c27c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800c26c:	e01c      	b.n	800c2a8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c26e:	4bab      	ldr	r3, [pc, #684]	@ (800c51c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c272:	4aaa      	ldr	r2, [pc, #680]	@ (800c51c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c274:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c278:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c27a:	e01a      	b.n	800c2b2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c27c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c280:	3308      	adds	r3, #8
 800c282:	2102      	movs	r1, #2
 800c284:	4618      	mov	r0, r3
 800c286:	f002 fa49 	bl	800e71c <RCCEx_PLL2_Config>
 800c28a:	4603      	mov	r3, r0
 800c28c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c290:	e00f      	b.n	800c2b2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c292:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c296:	3328      	adds	r3, #40	@ 0x28
 800c298:	2102      	movs	r1, #2
 800c29a:	4618      	mov	r0, r3
 800c29c:	f002 faf0 	bl	800e880 <RCCEx_PLL3_Config>
 800c2a0:	4603      	mov	r3, r0
 800c2a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c2a6:	e004      	b.n	800c2b2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c2a8:	2301      	movs	r3, #1
 800c2aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800c2ae:	e000      	b.n	800c2b2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800c2b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c2b2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d10a      	bne.n	800c2d0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800c2ba:	4b98      	ldr	r3, [pc, #608]	@ (800c51c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c2bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c2be:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800c2c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c2c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c2c8:	4a94      	ldr	r2, [pc, #592]	@ (800c51c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c2ca:	430b      	orrs	r3, r1
 800c2cc:	6513      	str	r3, [r2, #80]	@ 0x50
 800c2ce:	e003      	b.n	800c2d8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c2d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c2d4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c2d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c2dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2e0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800c2e4:	f04f 0900 	mov.w	r9, #0
 800c2e8:	ea58 0309 	orrs.w	r3, r8, r9
 800c2ec:	d047      	beq.n	800c37e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800c2ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c2f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c2f4:	2b04      	cmp	r3, #4
 800c2f6:	d82a      	bhi.n	800c34e <HAL_RCCEx_PeriphCLKConfig+0x136>
 800c2f8:	a201      	add	r2, pc, #4	@ (adr r2, 800c300 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800c2fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2fe:	bf00      	nop
 800c300:	0800c315 	.word	0x0800c315
 800c304:	0800c323 	.word	0x0800c323
 800c308:	0800c339 	.word	0x0800c339
 800c30c:	0800c357 	.word	0x0800c357
 800c310:	0800c357 	.word	0x0800c357
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c314:	4b81      	ldr	r3, [pc, #516]	@ (800c51c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c318:	4a80      	ldr	r2, [pc, #512]	@ (800c51c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c31a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c31e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c320:	e01a      	b.n	800c358 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c322:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c326:	3308      	adds	r3, #8
 800c328:	2100      	movs	r1, #0
 800c32a:	4618      	mov	r0, r3
 800c32c:	f002 f9f6 	bl	800e71c <RCCEx_PLL2_Config>
 800c330:	4603      	mov	r3, r0
 800c332:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c336:	e00f      	b.n	800c358 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c338:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c33c:	3328      	adds	r3, #40	@ 0x28
 800c33e:	2100      	movs	r1, #0
 800c340:	4618      	mov	r0, r3
 800c342:	f002 fa9d 	bl	800e880 <RCCEx_PLL3_Config>
 800c346:	4603      	mov	r3, r0
 800c348:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c34c:	e004      	b.n	800c358 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c34e:	2301      	movs	r3, #1
 800c350:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800c354:	e000      	b.n	800c358 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800c356:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c358:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d10a      	bne.n	800c376 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c360:	4b6e      	ldr	r3, [pc, #440]	@ (800c51c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c362:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c364:	f023 0107 	bic.w	r1, r3, #7
 800c368:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c36c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c36e:	4a6b      	ldr	r2, [pc, #428]	@ (800c51c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c370:	430b      	orrs	r3, r1
 800c372:	6513      	str	r3, [r2, #80]	@ 0x50
 800c374:	e003      	b.n	800c37e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c376:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c37a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800c37e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c382:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c386:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800c38a:	f04f 0b00 	mov.w	fp, #0
 800c38e:	ea5a 030b 	orrs.w	r3, sl, fp
 800c392:	d05b      	beq.n	800c44c <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800c394:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c398:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c39c:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800c3a0:	d03b      	beq.n	800c41a <HAL_RCCEx_PeriphCLKConfig+0x202>
 800c3a2:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800c3a6:	d834      	bhi.n	800c412 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800c3a8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c3ac:	d037      	beq.n	800c41e <HAL_RCCEx_PeriphCLKConfig+0x206>
 800c3ae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c3b2:	d82e      	bhi.n	800c412 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800c3b4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c3b8:	d033      	beq.n	800c422 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800c3ba:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c3be:	d828      	bhi.n	800c412 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800c3c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c3c4:	d01a      	beq.n	800c3fc <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800c3c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c3ca:	d822      	bhi.n	800c412 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d003      	beq.n	800c3d8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800c3d0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c3d4:	d007      	beq.n	800c3e6 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800c3d6:	e01c      	b.n	800c412 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c3d8:	4b50      	ldr	r3, [pc, #320]	@ (800c51c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c3da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3dc:	4a4f      	ldr	r2, [pc, #316]	@ (800c51c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c3de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c3e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c3e4:	e01e      	b.n	800c424 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c3e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c3ea:	3308      	adds	r3, #8
 800c3ec:	2100      	movs	r1, #0
 800c3ee:	4618      	mov	r0, r3
 800c3f0:	f002 f994 	bl	800e71c <RCCEx_PLL2_Config>
 800c3f4:	4603      	mov	r3, r0
 800c3f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800c3fa:	e013      	b.n	800c424 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c3fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c400:	3328      	adds	r3, #40	@ 0x28
 800c402:	2100      	movs	r1, #0
 800c404:	4618      	mov	r0, r3
 800c406:	f002 fa3b 	bl	800e880 <RCCEx_PLL3_Config>
 800c40a:	4603      	mov	r3, r0
 800c40c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c410:	e008      	b.n	800c424 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800c412:	2301      	movs	r3, #1
 800c414:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800c418:	e004      	b.n	800c424 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800c41a:	bf00      	nop
 800c41c:	e002      	b.n	800c424 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800c41e:	bf00      	nop
 800c420:	e000      	b.n	800c424 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800c422:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c424:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d10b      	bne.n	800c444 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800c42c:	4b3b      	ldr	r3, [pc, #236]	@ (800c51c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c42e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c430:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800c434:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c438:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c43c:	4a37      	ldr	r2, [pc, #220]	@ (800c51c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c43e:	430b      	orrs	r3, r1
 800c440:	6593      	str	r3, [r2, #88]	@ 0x58
 800c442:	e003      	b.n	800c44c <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c444:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c448:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800c44c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c450:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c454:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800c458:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800c45c:	2300      	movs	r3, #0
 800c45e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800c462:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800c466:	460b      	mov	r3, r1
 800c468:	4313      	orrs	r3, r2
 800c46a:	d05d      	beq.n	800c528 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800c46c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c470:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800c474:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800c478:	d03b      	beq.n	800c4f2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800c47a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800c47e:	d834      	bhi.n	800c4ea <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800c480:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c484:	d037      	beq.n	800c4f6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800c486:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c48a:	d82e      	bhi.n	800c4ea <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800c48c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800c490:	d033      	beq.n	800c4fa <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800c492:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800c496:	d828      	bhi.n	800c4ea <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800c498:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c49c:	d01a      	beq.n	800c4d4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800c49e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c4a2:	d822      	bhi.n	800c4ea <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d003      	beq.n	800c4b0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800c4a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c4ac:	d007      	beq.n	800c4be <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800c4ae:	e01c      	b.n	800c4ea <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c4b0:	4b1a      	ldr	r3, [pc, #104]	@ (800c51c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c4b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c4b4:	4a19      	ldr	r2, [pc, #100]	@ (800c51c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c4b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c4ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c4bc:	e01e      	b.n	800c4fc <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c4be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c4c2:	3308      	adds	r3, #8
 800c4c4:	2100      	movs	r1, #0
 800c4c6:	4618      	mov	r0, r3
 800c4c8:	f002 f928 	bl	800e71c <RCCEx_PLL2_Config>
 800c4cc:	4603      	mov	r3, r0
 800c4ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800c4d2:	e013      	b.n	800c4fc <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c4d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c4d8:	3328      	adds	r3, #40	@ 0x28
 800c4da:	2100      	movs	r1, #0
 800c4dc:	4618      	mov	r0, r3
 800c4de:	f002 f9cf 	bl	800e880 <RCCEx_PLL3_Config>
 800c4e2:	4603      	mov	r3, r0
 800c4e4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c4e8:	e008      	b.n	800c4fc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800c4ea:	2301      	movs	r3, #1
 800c4ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800c4f0:	e004      	b.n	800c4fc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800c4f2:	bf00      	nop
 800c4f4:	e002      	b.n	800c4fc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800c4f6:	bf00      	nop
 800c4f8:	e000      	b.n	800c4fc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800c4fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c4fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c500:	2b00      	cmp	r3, #0
 800c502:	d10d      	bne.n	800c520 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800c504:	4b05      	ldr	r3, [pc, #20]	@ (800c51c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c506:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c508:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800c50c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c510:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800c514:	4a01      	ldr	r2, [pc, #4]	@ (800c51c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800c516:	430b      	orrs	r3, r1
 800c518:	6593      	str	r3, [r2, #88]	@ 0x58
 800c51a:	e005      	b.n	800c528 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800c51c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c520:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c524:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800c528:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c52c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c530:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800c534:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800c538:	2300      	movs	r3, #0
 800c53a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800c53e:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800c542:	460b      	mov	r3, r1
 800c544:	4313      	orrs	r3, r2
 800c546:	d03a      	beq.n	800c5be <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800c548:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c54c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c54e:	2b30      	cmp	r3, #48	@ 0x30
 800c550:	d01f      	beq.n	800c592 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800c552:	2b30      	cmp	r3, #48	@ 0x30
 800c554:	d819      	bhi.n	800c58a <HAL_RCCEx_PeriphCLKConfig+0x372>
 800c556:	2b20      	cmp	r3, #32
 800c558:	d00c      	beq.n	800c574 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800c55a:	2b20      	cmp	r3, #32
 800c55c:	d815      	bhi.n	800c58a <HAL_RCCEx_PeriphCLKConfig+0x372>
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d019      	beq.n	800c596 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800c562:	2b10      	cmp	r3, #16
 800c564:	d111      	bne.n	800c58a <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c566:	4baa      	ldr	r3, [pc, #680]	@ (800c810 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800c568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c56a:	4aa9      	ldr	r2, [pc, #676]	@ (800c810 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800c56c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c570:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800c572:	e011      	b.n	800c598 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c574:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c578:	3308      	adds	r3, #8
 800c57a:	2102      	movs	r1, #2
 800c57c:	4618      	mov	r0, r3
 800c57e:	f002 f8cd 	bl	800e71c <RCCEx_PLL2_Config>
 800c582:	4603      	mov	r3, r0
 800c584:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800c588:	e006      	b.n	800c598 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800c58a:	2301      	movs	r3, #1
 800c58c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800c590:	e002      	b.n	800c598 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800c592:	bf00      	nop
 800c594:	e000      	b.n	800c598 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800c596:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c598:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d10a      	bne.n	800c5b6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800c5a0:	4b9b      	ldr	r3, [pc, #620]	@ (800c810 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800c5a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c5a4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800c5a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c5ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c5ae:	4a98      	ldr	r2, [pc, #608]	@ (800c810 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800c5b0:	430b      	orrs	r3, r1
 800c5b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c5b4:	e003      	b.n	800c5be <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c5b6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c5ba:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800c5be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c5c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5c6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800c5ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800c5ce:	2300      	movs	r3, #0
 800c5d0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800c5d4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800c5d8:	460b      	mov	r3, r1
 800c5da:	4313      	orrs	r3, r2
 800c5dc:	d051      	beq.n	800c682 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800c5de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c5e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c5e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c5e8:	d035      	beq.n	800c656 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800c5ea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c5ee:	d82e      	bhi.n	800c64e <HAL_RCCEx_PeriphCLKConfig+0x436>
 800c5f0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c5f4:	d031      	beq.n	800c65a <HAL_RCCEx_PeriphCLKConfig+0x442>
 800c5f6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c5fa:	d828      	bhi.n	800c64e <HAL_RCCEx_PeriphCLKConfig+0x436>
 800c5fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c600:	d01a      	beq.n	800c638 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800c602:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c606:	d822      	bhi.n	800c64e <HAL_RCCEx_PeriphCLKConfig+0x436>
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d003      	beq.n	800c614 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800c60c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c610:	d007      	beq.n	800c622 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800c612:	e01c      	b.n	800c64e <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c614:	4b7e      	ldr	r3, [pc, #504]	@ (800c810 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800c616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c618:	4a7d      	ldr	r2, [pc, #500]	@ (800c810 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800c61a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c61e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800c620:	e01c      	b.n	800c65c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c622:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c626:	3308      	adds	r3, #8
 800c628:	2100      	movs	r1, #0
 800c62a:	4618      	mov	r0, r3
 800c62c:	f002 f876 	bl	800e71c <RCCEx_PLL2_Config>
 800c630:	4603      	mov	r3, r0
 800c632:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800c636:	e011      	b.n	800c65c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c638:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c63c:	3328      	adds	r3, #40	@ 0x28
 800c63e:	2100      	movs	r1, #0
 800c640:	4618      	mov	r0, r3
 800c642:	f002 f91d 	bl	800e880 <RCCEx_PLL3_Config>
 800c646:	4603      	mov	r3, r0
 800c648:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800c64c:	e006      	b.n	800c65c <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c64e:	2301      	movs	r3, #1
 800c650:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800c654:	e002      	b.n	800c65c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800c656:	bf00      	nop
 800c658:	e000      	b.n	800c65c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800c65a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c65c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c660:	2b00      	cmp	r3, #0
 800c662:	d10a      	bne.n	800c67a <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800c664:	4b6a      	ldr	r3, [pc, #424]	@ (800c810 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800c666:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c668:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800c66c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c670:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c672:	4a67      	ldr	r2, [pc, #412]	@ (800c810 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800c674:	430b      	orrs	r3, r1
 800c676:	6513      	str	r3, [r2, #80]	@ 0x50
 800c678:	e003      	b.n	800c682 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c67a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c67e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800c682:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c68a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800c68e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800c692:	2300      	movs	r3, #0
 800c694:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800c698:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800c69c:	460b      	mov	r3, r1
 800c69e:	4313      	orrs	r3, r2
 800c6a0:	d053      	beq.n	800c74a <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800c6a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c6a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c6a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c6ac:	d033      	beq.n	800c716 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800c6ae:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c6b2:	d82c      	bhi.n	800c70e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800c6b4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c6b8:	d02f      	beq.n	800c71a <HAL_RCCEx_PeriphCLKConfig+0x502>
 800c6ba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c6be:	d826      	bhi.n	800c70e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800c6c0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c6c4:	d02b      	beq.n	800c71e <HAL_RCCEx_PeriphCLKConfig+0x506>
 800c6c6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c6ca:	d820      	bhi.n	800c70e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800c6cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c6d0:	d012      	beq.n	800c6f8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800c6d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c6d6:	d81a      	bhi.n	800c70e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d022      	beq.n	800c722 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800c6dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c6e0:	d115      	bne.n	800c70e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c6e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c6e6:	3308      	adds	r3, #8
 800c6e8:	2101      	movs	r1, #1
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	f002 f816 	bl	800e71c <RCCEx_PLL2_Config>
 800c6f0:	4603      	mov	r3, r0
 800c6f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800c6f6:	e015      	b.n	800c724 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c6f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c6fc:	3328      	adds	r3, #40	@ 0x28
 800c6fe:	2101      	movs	r1, #1
 800c700:	4618      	mov	r0, r3
 800c702:	f002 f8bd 	bl	800e880 <RCCEx_PLL3_Config>
 800c706:	4603      	mov	r3, r0
 800c708:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800c70c:	e00a      	b.n	800c724 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c70e:	2301      	movs	r3, #1
 800c710:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800c714:	e006      	b.n	800c724 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800c716:	bf00      	nop
 800c718:	e004      	b.n	800c724 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800c71a:	bf00      	nop
 800c71c:	e002      	b.n	800c724 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800c71e:	bf00      	nop
 800c720:	e000      	b.n	800c724 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800c722:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c724:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d10a      	bne.n	800c742 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800c72c:	4b38      	ldr	r3, [pc, #224]	@ (800c810 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800c72e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c730:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800c734:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c738:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c73a:	4a35      	ldr	r2, [pc, #212]	@ (800c810 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800c73c:	430b      	orrs	r3, r1
 800c73e:	6513      	str	r3, [r2, #80]	@ 0x50
 800c740:	e003      	b.n	800c74a <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c742:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c746:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800c74a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c74e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c752:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800c756:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800c75a:	2300      	movs	r3, #0
 800c75c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800c760:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800c764:	460b      	mov	r3, r1
 800c766:	4313      	orrs	r3, r2
 800c768:	d058      	beq.n	800c81c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800c76a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c76e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c772:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c776:	d033      	beq.n	800c7e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800c778:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c77c:	d82c      	bhi.n	800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800c77e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c782:	d02f      	beq.n	800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800c784:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c788:	d826      	bhi.n	800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800c78a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c78e:	d02b      	beq.n	800c7e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800c790:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c794:	d820      	bhi.n	800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800c796:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c79a:	d012      	beq.n	800c7c2 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800c79c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c7a0:	d81a      	bhi.n	800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d022      	beq.n	800c7ec <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800c7a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c7aa:	d115      	bne.n	800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c7ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c7b0:	3308      	adds	r3, #8
 800c7b2:	2101      	movs	r1, #1
 800c7b4:	4618      	mov	r0, r3
 800c7b6:	f001 ffb1 	bl	800e71c <RCCEx_PLL2_Config>
 800c7ba:	4603      	mov	r3, r0
 800c7bc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800c7c0:	e015      	b.n	800c7ee <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c7c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c7c6:	3328      	adds	r3, #40	@ 0x28
 800c7c8:	2101      	movs	r1, #1
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	f002 f858 	bl	800e880 <RCCEx_PLL3_Config>
 800c7d0:	4603      	mov	r3, r0
 800c7d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800c7d6:	e00a      	b.n	800c7ee <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800c7d8:	2301      	movs	r3, #1
 800c7da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800c7de:	e006      	b.n	800c7ee <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800c7e0:	bf00      	nop
 800c7e2:	e004      	b.n	800c7ee <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800c7e4:	bf00      	nop
 800c7e6:	e002      	b.n	800c7ee <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800c7e8:	bf00      	nop
 800c7ea:	e000      	b.n	800c7ee <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800c7ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c7ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d10e      	bne.n	800c814 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800c7f6:	4b06      	ldr	r3, [pc, #24]	@ (800c810 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800c7f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c7fa:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800c7fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c802:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c806:	4a02      	ldr	r2, [pc, #8]	@ (800c810 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800c808:	430b      	orrs	r3, r1
 800c80a:	6593      	str	r3, [r2, #88]	@ 0x58
 800c80c:	e006      	b.n	800c81c <HAL_RCCEx_PeriphCLKConfig+0x604>
 800c80e:	bf00      	nop
 800c810:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c814:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c818:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c81c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c820:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c824:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800c828:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c82c:	2300      	movs	r3, #0
 800c82e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800c832:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800c836:	460b      	mov	r3, r1
 800c838:	4313      	orrs	r3, r2
 800c83a:	d037      	beq.n	800c8ac <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800c83c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c840:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c842:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c846:	d00e      	beq.n	800c866 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800c848:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c84c:	d816      	bhi.n	800c87c <HAL_RCCEx_PeriphCLKConfig+0x664>
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d018      	beq.n	800c884 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800c852:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c856:	d111      	bne.n	800c87c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c858:	4bc4      	ldr	r3, [pc, #784]	@ (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c85a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c85c:	4ac3      	ldr	r2, [pc, #780]	@ (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c85e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c862:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800c864:	e00f      	b.n	800c886 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c866:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c86a:	3308      	adds	r3, #8
 800c86c:	2101      	movs	r1, #1
 800c86e:	4618      	mov	r0, r3
 800c870:	f001 ff54 	bl	800e71c <RCCEx_PLL2_Config>
 800c874:	4603      	mov	r3, r0
 800c876:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800c87a:	e004      	b.n	800c886 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c87c:	2301      	movs	r3, #1
 800c87e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800c882:	e000      	b.n	800c886 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800c884:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c886:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d10a      	bne.n	800c8a4 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c88e:	4bb7      	ldr	r3, [pc, #732]	@ (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c890:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c892:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800c896:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c89a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c89c:	4ab3      	ldr	r2, [pc, #716]	@ (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c89e:	430b      	orrs	r3, r1
 800c8a0:	6513      	str	r3, [r2, #80]	@ 0x50
 800c8a2:	e003      	b.n	800c8ac <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c8a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c8a8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800c8ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c8b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8b4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800c8b8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c8bc:	2300      	movs	r3, #0
 800c8be:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800c8c2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800c8c6:	460b      	mov	r3, r1
 800c8c8:	4313      	orrs	r3, r2
 800c8ca:	d039      	beq.n	800c940 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800c8cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c8d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c8d2:	2b03      	cmp	r3, #3
 800c8d4:	d81c      	bhi.n	800c910 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800c8d6:	a201      	add	r2, pc, #4	@ (adr r2, 800c8dc <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800c8d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8dc:	0800c919 	.word	0x0800c919
 800c8e0:	0800c8ed 	.word	0x0800c8ed
 800c8e4:	0800c8fb 	.word	0x0800c8fb
 800c8e8:	0800c919 	.word	0x0800c919
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c8ec:	4b9f      	ldr	r3, [pc, #636]	@ (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c8ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8f0:	4a9e      	ldr	r2, [pc, #632]	@ (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c8f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c8f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800c8f8:	e00f      	b.n	800c91a <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c8fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c8fe:	3308      	adds	r3, #8
 800c900:	2102      	movs	r1, #2
 800c902:	4618      	mov	r0, r3
 800c904:	f001 ff0a 	bl	800e71c <RCCEx_PLL2_Config>
 800c908:	4603      	mov	r3, r0
 800c90a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800c90e:	e004      	b.n	800c91a <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800c910:	2301      	movs	r3, #1
 800c912:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800c916:	e000      	b.n	800c91a <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800c918:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c91a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d10a      	bne.n	800c938 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800c922:	4b92      	ldr	r3, [pc, #584]	@ (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c926:	f023 0103 	bic.w	r1, r3, #3
 800c92a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c92e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c930:	4a8e      	ldr	r2, [pc, #568]	@ (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c932:	430b      	orrs	r3, r1
 800c934:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c936:	e003      	b.n	800c940 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c938:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c93c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c940:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c944:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c948:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800c94c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c950:	2300      	movs	r3, #0
 800c952:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c956:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800c95a:	460b      	mov	r3, r1
 800c95c:	4313      	orrs	r3, r2
 800c95e:	f000 8099 	beq.w	800ca94 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c962:	4b83      	ldr	r3, [pc, #524]	@ (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	4a82      	ldr	r2, [pc, #520]	@ (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800c968:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c96c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c96e:	f7f8 fa3d 	bl	8004dec <HAL_GetTick>
 800c972:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c976:	e00b      	b.n	800c990 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c978:	f7f8 fa38 	bl	8004dec <HAL_GetTick>
 800c97c:	4602      	mov	r2, r0
 800c97e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800c982:	1ad3      	subs	r3, r2, r3
 800c984:	2b64      	cmp	r3, #100	@ 0x64
 800c986:	d903      	bls.n	800c990 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800c988:	2303      	movs	r3, #3
 800c98a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800c98e:	e005      	b.n	800c99c <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c990:	4b77      	ldr	r3, [pc, #476]	@ (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d0ed      	beq.n	800c978 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800c99c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d173      	bne.n	800ca8c <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800c9a4:	4b71      	ldr	r3, [pc, #452]	@ (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c9a6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800c9a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c9ac:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800c9b0:	4053      	eors	r3, r2
 800c9b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d015      	beq.n	800c9e6 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c9ba:	4b6c      	ldr	r3, [pc, #432]	@ (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c9bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c9be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c9c2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c9c6:	4b69      	ldr	r3, [pc, #420]	@ (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c9c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c9ca:	4a68      	ldr	r2, [pc, #416]	@ (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c9cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c9d0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c9d2:	4b66      	ldr	r3, [pc, #408]	@ (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c9d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c9d6:	4a65      	ldr	r2, [pc, #404]	@ (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c9d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c9dc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800c9de:	4a63      	ldr	r2, [pc, #396]	@ (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c9e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800c9e4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800c9e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c9ea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800c9ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c9f2:	d118      	bne.n	800ca26 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c9f4:	f7f8 f9fa 	bl	8004dec <HAL_GetTick>
 800c9f8:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c9fc:	e00d      	b.n	800ca1a <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c9fe:	f7f8 f9f5 	bl	8004dec <HAL_GetTick>
 800ca02:	4602      	mov	r2, r0
 800ca04:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800ca08:	1ad2      	subs	r2, r2, r3
 800ca0a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800ca0e:	429a      	cmp	r2, r3
 800ca10:	d903      	bls.n	800ca1a <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800ca12:	2303      	movs	r3, #3
 800ca14:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800ca18:	e005      	b.n	800ca26 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ca1a:	4b54      	ldr	r3, [pc, #336]	@ (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ca1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ca1e:	f003 0302 	and.w	r3, r3, #2
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d0eb      	beq.n	800c9fe <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800ca26:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d129      	bne.n	800ca82 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ca2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ca32:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ca36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ca3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ca3e:	d10e      	bne.n	800ca5e <HAL_RCCEx_PeriphCLKConfig+0x846>
 800ca40:	4b4a      	ldr	r3, [pc, #296]	@ (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ca42:	691b      	ldr	r3, [r3, #16]
 800ca44:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800ca48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ca4c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ca50:	091a      	lsrs	r2, r3, #4
 800ca52:	4b48      	ldr	r3, [pc, #288]	@ (800cb74 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800ca54:	4013      	ands	r3, r2
 800ca56:	4a45      	ldr	r2, [pc, #276]	@ (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ca58:	430b      	orrs	r3, r1
 800ca5a:	6113      	str	r3, [r2, #16]
 800ca5c:	e005      	b.n	800ca6a <HAL_RCCEx_PeriphCLKConfig+0x852>
 800ca5e:	4b43      	ldr	r3, [pc, #268]	@ (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ca60:	691b      	ldr	r3, [r3, #16]
 800ca62:	4a42      	ldr	r2, [pc, #264]	@ (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ca64:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800ca68:	6113      	str	r3, [r2, #16]
 800ca6a:	4b40      	ldr	r3, [pc, #256]	@ (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ca6c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800ca6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ca72:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ca76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ca7a:	4a3c      	ldr	r2, [pc, #240]	@ (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ca7c:	430b      	orrs	r3, r1
 800ca7e:	6713      	str	r3, [r2, #112]	@ 0x70
 800ca80:	e008      	b.n	800ca94 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800ca82:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ca86:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800ca8a:	e003      	b.n	800ca94 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca8c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ca90:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800ca94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ca98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca9c:	f002 0301 	and.w	r3, r2, #1
 800caa0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800caa4:	2300      	movs	r3, #0
 800caa6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800caaa:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800caae:	460b      	mov	r3, r1
 800cab0:	4313      	orrs	r3, r2
 800cab2:	f000 808f 	beq.w	800cbd4 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800cab6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800caba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cabc:	2b28      	cmp	r3, #40	@ 0x28
 800cabe:	d871      	bhi.n	800cba4 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800cac0:	a201      	add	r2, pc, #4	@ (adr r2, 800cac8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800cac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cac6:	bf00      	nop
 800cac8:	0800cbad 	.word	0x0800cbad
 800cacc:	0800cba5 	.word	0x0800cba5
 800cad0:	0800cba5 	.word	0x0800cba5
 800cad4:	0800cba5 	.word	0x0800cba5
 800cad8:	0800cba5 	.word	0x0800cba5
 800cadc:	0800cba5 	.word	0x0800cba5
 800cae0:	0800cba5 	.word	0x0800cba5
 800cae4:	0800cba5 	.word	0x0800cba5
 800cae8:	0800cb79 	.word	0x0800cb79
 800caec:	0800cba5 	.word	0x0800cba5
 800caf0:	0800cba5 	.word	0x0800cba5
 800caf4:	0800cba5 	.word	0x0800cba5
 800caf8:	0800cba5 	.word	0x0800cba5
 800cafc:	0800cba5 	.word	0x0800cba5
 800cb00:	0800cba5 	.word	0x0800cba5
 800cb04:	0800cba5 	.word	0x0800cba5
 800cb08:	0800cb8f 	.word	0x0800cb8f
 800cb0c:	0800cba5 	.word	0x0800cba5
 800cb10:	0800cba5 	.word	0x0800cba5
 800cb14:	0800cba5 	.word	0x0800cba5
 800cb18:	0800cba5 	.word	0x0800cba5
 800cb1c:	0800cba5 	.word	0x0800cba5
 800cb20:	0800cba5 	.word	0x0800cba5
 800cb24:	0800cba5 	.word	0x0800cba5
 800cb28:	0800cbad 	.word	0x0800cbad
 800cb2c:	0800cba5 	.word	0x0800cba5
 800cb30:	0800cba5 	.word	0x0800cba5
 800cb34:	0800cba5 	.word	0x0800cba5
 800cb38:	0800cba5 	.word	0x0800cba5
 800cb3c:	0800cba5 	.word	0x0800cba5
 800cb40:	0800cba5 	.word	0x0800cba5
 800cb44:	0800cba5 	.word	0x0800cba5
 800cb48:	0800cbad 	.word	0x0800cbad
 800cb4c:	0800cba5 	.word	0x0800cba5
 800cb50:	0800cba5 	.word	0x0800cba5
 800cb54:	0800cba5 	.word	0x0800cba5
 800cb58:	0800cba5 	.word	0x0800cba5
 800cb5c:	0800cba5 	.word	0x0800cba5
 800cb60:	0800cba5 	.word	0x0800cba5
 800cb64:	0800cba5 	.word	0x0800cba5
 800cb68:	0800cbad 	.word	0x0800cbad
 800cb6c:	58024400 	.word	0x58024400
 800cb70:	58024800 	.word	0x58024800
 800cb74:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cb78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cb7c:	3308      	adds	r3, #8
 800cb7e:	2101      	movs	r1, #1
 800cb80:	4618      	mov	r0, r3
 800cb82:	f001 fdcb 	bl	800e71c <RCCEx_PLL2_Config>
 800cb86:	4603      	mov	r3, r0
 800cb88:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800cb8c:	e00f      	b.n	800cbae <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cb8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cb92:	3328      	adds	r3, #40	@ 0x28
 800cb94:	2101      	movs	r1, #1
 800cb96:	4618      	mov	r0, r3
 800cb98:	f001 fe72 	bl	800e880 <RCCEx_PLL3_Config>
 800cb9c:	4603      	mov	r3, r0
 800cb9e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800cba2:	e004      	b.n	800cbae <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cba4:	2301      	movs	r3, #1
 800cba6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800cbaa:	e000      	b.n	800cbae <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800cbac:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cbae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d10a      	bne.n	800cbcc <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800cbb6:	4bbf      	ldr	r3, [pc, #764]	@ (800ceb4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800cbb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cbba:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800cbbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cbc2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cbc4:	4abb      	ldr	r2, [pc, #748]	@ (800ceb4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800cbc6:	430b      	orrs	r3, r1
 800cbc8:	6553      	str	r3, [r2, #84]	@ 0x54
 800cbca:	e003      	b.n	800cbd4 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cbcc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800cbd0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800cbd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cbd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbdc:	f002 0302 	and.w	r3, r2, #2
 800cbe0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800cbe4:	2300      	movs	r3, #0
 800cbe6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800cbea:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800cbee:	460b      	mov	r3, r1
 800cbf0:	4313      	orrs	r3, r2
 800cbf2:	d041      	beq.n	800cc78 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800cbf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cbf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cbfa:	2b05      	cmp	r3, #5
 800cbfc:	d824      	bhi.n	800cc48 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800cbfe:	a201      	add	r2, pc, #4	@ (adr r2, 800cc04 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800cc00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc04:	0800cc51 	.word	0x0800cc51
 800cc08:	0800cc1d 	.word	0x0800cc1d
 800cc0c:	0800cc33 	.word	0x0800cc33
 800cc10:	0800cc51 	.word	0x0800cc51
 800cc14:	0800cc51 	.word	0x0800cc51
 800cc18:	0800cc51 	.word	0x0800cc51
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cc1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cc20:	3308      	adds	r3, #8
 800cc22:	2101      	movs	r1, #1
 800cc24:	4618      	mov	r0, r3
 800cc26:	f001 fd79 	bl	800e71c <RCCEx_PLL2_Config>
 800cc2a:	4603      	mov	r3, r0
 800cc2c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800cc30:	e00f      	b.n	800cc52 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cc32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cc36:	3328      	adds	r3, #40	@ 0x28
 800cc38:	2101      	movs	r1, #1
 800cc3a:	4618      	mov	r0, r3
 800cc3c:	f001 fe20 	bl	800e880 <RCCEx_PLL3_Config>
 800cc40:	4603      	mov	r3, r0
 800cc42:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800cc46:	e004      	b.n	800cc52 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cc48:	2301      	movs	r3, #1
 800cc4a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800cc4e:	e000      	b.n	800cc52 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800cc50:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cc52:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d10a      	bne.n	800cc70 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800cc5a:	4b96      	ldr	r3, [pc, #600]	@ (800ceb4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800cc5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc5e:	f023 0107 	bic.w	r1, r3, #7
 800cc62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cc66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cc68:	4a92      	ldr	r2, [pc, #584]	@ (800ceb4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800cc6a:	430b      	orrs	r3, r1
 800cc6c:	6553      	str	r3, [r2, #84]	@ 0x54
 800cc6e:	e003      	b.n	800cc78 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cc70:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800cc74:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800cc78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cc7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc80:	f002 0304 	and.w	r3, r2, #4
 800cc84:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800cc88:	2300      	movs	r3, #0
 800cc8a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cc8e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800cc92:	460b      	mov	r3, r1
 800cc94:	4313      	orrs	r3, r2
 800cc96:	d044      	beq.n	800cd22 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800cc98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cc9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cca0:	2b05      	cmp	r3, #5
 800cca2:	d825      	bhi.n	800ccf0 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800cca4:	a201      	add	r2, pc, #4	@ (adr r2, 800ccac <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800cca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccaa:	bf00      	nop
 800ccac:	0800ccf9 	.word	0x0800ccf9
 800ccb0:	0800ccc5 	.word	0x0800ccc5
 800ccb4:	0800ccdb 	.word	0x0800ccdb
 800ccb8:	0800ccf9 	.word	0x0800ccf9
 800ccbc:	0800ccf9 	.word	0x0800ccf9
 800ccc0:	0800ccf9 	.word	0x0800ccf9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ccc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ccc8:	3308      	adds	r3, #8
 800ccca:	2101      	movs	r1, #1
 800cccc:	4618      	mov	r0, r3
 800ccce:	f001 fd25 	bl	800e71c <RCCEx_PLL2_Config>
 800ccd2:	4603      	mov	r3, r0
 800ccd4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ccd8:	e00f      	b.n	800ccfa <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ccda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ccde:	3328      	adds	r3, #40	@ 0x28
 800cce0:	2101      	movs	r1, #1
 800cce2:	4618      	mov	r0, r3
 800cce4:	f001 fdcc 	bl	800e880 <RCCEx_PLL3_Config>
 800cce8:	4603      	mov	r3, r0
 800ccea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ccee:	e004      	b.n	800ccfa <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ccf0:	2301      	movs	r3, #1
 800ccf2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ccf6:	e000      	b.n	800ccfa <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800ccf8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ccfa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d10b      	bne.n	800cd1a <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800cd02:	4b6c      	ldr	r3, [pc, #432]	@ (800ceb4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800cd04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cd06:	f023 0107 	bic.w	r1, r3, #7
 800cd0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cd0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd12:	4a68      	ldr	r2, [pc, #416]	@ (800ceb4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800cd14:	430b      	orrs	r3, r1
 800cd16:	6593      	str	r3, [r2, #88]	@ 0x58
 800cd18:	e003      	b.n	800cd22 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cd1a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800cd1e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800cd22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cd26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd2a:	f002 0320 	and.w	r3, r2, #32
 800cd2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800cd32:	2300      	movs	r3, #0
 800cd34:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800cd38:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800cd3c:	460b      	mov	r3, r1
 800cd3e:	4313      	orrs	r3, r2
 800cd40:	d055      	beq.n	800cdee <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800cd42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cd46:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cd4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cd4e:	d033      	beq.n	800cdb8 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800cd50:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cd54:	d82c      	bhi.n	800cdb0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800cd56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd5a:	d02f      	beq.n	800cdbc <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800cd5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd60:	d826      	bhi.n	800cdb0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800cd62:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800cd66:	d02b      	beq.n	800cdc0 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800cd68:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800cd6c:	d820      	bhi.n	800cdb0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800cd6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cd72:	d012      	beq.n	800cd9a <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800cd74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cd78:	d81a      	bhi.n	800cdb0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d022      	beq.n	800cdc4 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800cd7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cd82:	d115      	bne.n	800cdb0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cd84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cd88:	3308      	adds	r3, #8
 800cd8a:	2100      	movs	r1, #0
 800cd8c:	4618      	mov	r0, r3
 800cd8e:	f001 fcc5 	bl	800e71c <RCCEx_PLL2_Config>
 800cd92:	4603      	mov	r3, r0
 800cd94:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800cd98:	e015      	b.n	800cdc6 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cd9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cd9e:	3328      	adds	r3, #40	@ 0x28
 800cda0:	2102      	movs	r1, #2
 800cda2:	4618      	mov	r0, r3
 800cda4:	f001 fd6c 	bl	800e880 <RCCEx_PLL3_Config>
 800cda8:	4603      	mov	r3, r0
 800cdaa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800cdae:	e00a      	b.n	800cdc6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cdb0:	2301      	movs	r3, #1
 800cdb2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800cdb6:	e006      	b.n	800cdc6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800cdb8:	bf00      	nop
 800cdba:	e004      	b.n	800cdc6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800cdbc:	bf00      	nop
 800cdbe:	e002      	b.n	800cdc6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800cdc0:	bf00      	nop
 800cdc2:	e000      	b.n	800cdc6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800cdc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cdc6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d10b      	bne.n	800cde6 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800cdce:	4b39      	ldr	r3, [pc, #228]	@ (800ceb4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800cdd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cdd2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800cdd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cdda:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cdde:	4a35      	ldr	r2, [pc, #212]	@ (800ceb4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800cde0:	430b      	orrs	r3, r1
 800cde2:	6553      	str	r3, [r2, #84]	@ 0x54
 800cde4:	e003      	b.n	800cdee <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cde6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800cdea:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800cdee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cdf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdf6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800cdfa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cdfe:	2300      	movs	r3, #0
 800ce00:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ce04:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800ce08:	460b      	mov	r3, r1
 800ce0a:	4313      	orrs	r3, r2
 800ce0c:	d058      	beq.n	800cec0 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800ce0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ce12:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ce16:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ce1a:	d033      	beq.n	800ce84 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800ce1c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ce20:	d82c      	bhi.n	800ce7c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800ce22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ce26:	d02f      	beq.n	800ce88 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800ce28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ce2c:	d826      	bhi.n	800ce7c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800ce2e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ce32:	d02b      	beq.n	800ce8c <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800ce34:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ce38:	d820      	bhi.n	800ce7c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800ce3a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ce3e:	d012      	beq.n	800ce66 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800ce40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ce44:	d81a      	bhi.n	800ce7c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d022      	beq.n	800ce90 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800ce4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ce4e:	d115      	bne.n	800ce7c <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ce50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ce54:	3308      	adds	r3, #8
 800ce56:	2100      	movs	r1, #0
 800ce58:	4618      	mov	r0, r3
 800ce5a:	f001 fc5f 	bl	800e71c <RCCEx_PLL2_Config>
 800ce5e:	4603      	mov	r3, r0
 800ce60:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800ce64:	e015      	b.n	800ce92 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ce66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ce6a:	3328      	adds	r3, #40	@ 0x28
 800ce6c:	2102      	movs	r1, #2
 800ce6e:	4618      	mov	r0, r3
 800ce70:	f001 fd06 	bl	800e880 <RCCEx_PLL3_Config>
 800ce74:	4603      	mov	r3, r0
 800ce76:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800ce7a:	e00a      	b.n	800ce92 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ce7c:	2301      	movs	r3, #1
 800ce7e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ce82:	e006      	b.n	800ce92 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800ce84:	bf00      	nop
 800ce86:	e004      	b.n	800ce92 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800ce88:	bf00      	nop
 800ce8a:	e002      	b.n	800ce92 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800ce8c:	bf00      	nop
 800ce8e:	e000      	b.n	800ce92 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800ce90:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ce92:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d10e      	bne.n	800ceb8 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ce9a:	4b06      	ldr	r3, [pc, #24]	@ (800ceb4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ce9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce9e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800cea2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cea6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ceaa:	4a02      	ldr	r2, [pc, #8]	@ (800ceb4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ceac:	430b      	orrs	r3, r1
 800ceae:	6593      	str	r3, [r2, #88]	@ 0x58
 800ceb0:	e006      	b.n	800cec0 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800ceb2:	bf00      	nop
 800ceb4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ceb8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800cebc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800cec0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cec8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800cecc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ced0:	2300      	movs	r3, #0
 800ced2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ced6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800ceda:	460b      	mov	r3, r1
 800cedc:	4313      	orrs	r3, r2
 800cede:	d055      	beq.n	800cf8c <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800cee0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cee4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800cee8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800ceec:	d033      	beq.n	800cf56 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800ceee:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800cef2:	d82c      	bhi.n	800cf4e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800cef4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cef8:	d02f      	beq.n	800cf5a <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800cefa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cefe:	d826      	bhi.n	800cf4e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800cf00:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800cf04:	d02b      	beq.n	800cf5e <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800cf06:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800cf0a:	d820      	bhi.n	800cf4e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800cf0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cf10:	d012      	beq.n	800cf38 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800cf12:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cf16:	d81a      	bhi.n	800cf4e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d022      	beq.n	800cf62 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800cf1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cf20:	d115      	bne.n	800cf4e <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cf22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cf26:	3308      	adds	r3, #8
 800cf28:	2100      	movs	r1, #0
 800cf2a:	4618      	mov	r0, r3
 800cf2c:	f001 fbf6 	bl	800e71c <RCCEx_PLL2_Config>
 800cf30:	4603      	mov	r3, r0
 800cf32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800cf36:	e015      	b.n	800cf64 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cf38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cf3c:	3328      	adds	r3, #40	@ 0x28
 800cf3e:	2102      	movs	r1, #2
 800cf40:	4618      	mov	r0, r3
 800cf42:	f001 fc9d 	bl	800e880 <RCCEx_PLL3_Config>
 800cf46:	4603      	mov	r3, r0
 800cf48:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800cf4c:	e00a      	b.n	800cf64 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cf4e:	2301      	movs	r3, #1
 800cf50:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800cf54:	e006      	b.n	800cf64 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800cf56:	bf00      	nop
 800cf58:	e004      	b.n	800cf64 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800cf5a:	bf00      	nop
 800cf5c:	e002      	b.n	800cf64 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800cf5e:	bf00      	nop
 800cf60:	e000      	b.n	800cf64 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800cf62:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cf64:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d10b      	bne.n	800cf84 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800cf6c:	4ba0      	ldr	r3, [pc, #640]	@ (800d1f0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800cf6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cf70:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800cf74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cf78:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800cf7c:	4a9c      	ldr	r2, [pc, #624]	@ (800d1f0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800cf7e:	430b      	orrs	r3, r1
 800cf80:	6593      	str	r3, [r2, #88]	@ 0x58
 800cf82:	e003      	b.n	800cf8c <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cf84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800cf88:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800cf8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cf90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf94:	f002 0308 	and.w	r3, r2, #8
 800cf98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cf9c:	2300      	movs	r3, #0
 800cf9e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cfa2:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800cfa6:	460b      	mov	r3, r1
 800cfa8:	4313      	orrs	r3, r2
 800cfaa:	d01e      	beq.n	800cfea <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800cfac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cfb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cfb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cfb8:	d10c      	bne.n	800cfd4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800cfba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cfbe:	3328      	adds	r3, #40	@ 0x28
 800cfc0:	2102      	movs	r1, #2
 800cfc2:	4618      	mov	r0, r3
 800cfc4:	f001 fc5c 	bl	800e880 <RCCEx_PLL3_Config>
 800cfc8:	4603      	mov	r3, r0
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d002      	beq.n	800cfd4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800cfce:	2301      	movs	r3, #1
 800cfd0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800cfd4:	4b86      	ldr	r3, [pc, #536]	@ (800d1f0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800cfd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cfd8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800cfdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cfe0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cfe4:	4a82      	ldr	r2, [pc, #520]	@ (800d1f0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800cfe6:	430b      	orrs	r3, r1
 800cfe8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800cfea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800cfee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cff2:	f002 0310 	and.w	r3, r2, #16
 800cff6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cffa:	2300      	movs	r3, #0
 800cffc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d000:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800d004:	460b      	mov	r3, r1
 800d006:	4313      	orrs	r3, r2
 800d008:	d01e      	beq.n	800d048 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800d00a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d00e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d012:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d016:	d10c      	bne.n	800d032 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d018:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d01c:	3328      	adds	r3, #40	@ 0x28
 800d01e:	2102      	movs	r1, #2
 800d020:	4618      	mov	r0, r3
 800d022:	f001 fc2d 	bl	800e880 <RCCEx_PLL3_Config>
 800d026:	4603      	mov	r3, r0
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d002      	beq.n	800d032 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800d02c:	2301      	movs	r3, #1
 800d02e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800d032:	4b6f      	ldr	r3, [pc, #444]	@ (800d1f0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d036:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800d03a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d03e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d042:	4a6b      	ldr	r2, [pc, #428]	@ (800d1f0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d044:	430b      	orrs	r3, r1
 800d046:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800d048:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d04c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d050:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800d054:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d056:	2300      	movs	r3, #0
 800d058:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d05a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800d05e:	460b      	mov	r3, r1
 800d060:	4313      	orrs	r3, r2
 800d062:	d03e      	beq.n	800d0e2 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800d064:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d068:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d06c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d070:	d022      	beq.n	800d0b8 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800d072:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d076:	d81b      	bhi.n	800d0b0 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d003      	beq.n	800d084 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800d07c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d080:	d00b      	beq.n	800d09a <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800d082:	e015      	b.n	800d0b0 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d084:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d088:	3308      	adds	r3, #8
 800d08a:	2100      	movs	r1, #0
 800d08c:	4618      	mov	r0, r3
 800d08e:	f001 fb45 	bl	800e71c <RCCEx_PLL2_Config>
 800d092:	4603      	mov	r3, r0
 800d094:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800d098:	e00f      	b.n	800d0ba <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d09a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d09e:	3328      	adds	r3, #40	@ 0x28
 800d0a0:	2102      	movs	r1, #2
 800d0a2:	4618      	mov	r0, r3
 800d0a4:	f001 fbec 	bl	800e880 <RCCEx_PLL3_Config>
 800d0a8:	4603      	mov	r3, r0
 800d0aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800d0ae:	e004      	b.n	800d0ba <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d0b0:	2301      	movs	r3, #1
 800d0b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800d0b6:	e000      	b.n	800d0ba <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800d0b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d0ba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d10b      	bne.n	800d0da <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800d0c2:	4b4b      	ldr	r3, [pc, #300]	@ (800d1f0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d0c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d0c6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800d0ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d0ce:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d0d2:	4a47      	ldr	r2, [pc, #284]	@ (800d1f0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d0d4:	430b      	orrs	r3, r1
 800d0d6:	6593      	str	r3, [r2, #88]	@ 0x58
 800d0d8:	e003      	b.n	800d0e2 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d0da:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d0de:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800d0e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d0e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ea:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800d0ee:	673b      	str	r3, [r7, #112]	@ 0x70
 800d0f0:	2300      	movs	r3, #0
 800d0f2:	677b      	str	r3, [r7, #116]	@ 0x74
 800d0f4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800d0f8:	460b      	mov	r3, r1
 800d0fa:	4313      	orrs	r3, r2
 800d0fc:	d03b      	beq.n	800d176 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800d0fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d102:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d106:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800d10a:	d01f      	beq.n	800d14c <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800d10c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800d110:	d818      	bhi.n	800d144 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800d112:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d116:	d003      	beq.n	800d120 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800d118:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d11c:	d007      	beq.n	800d12e <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800d11e:	e011      	b.n	800d144 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d120:	4b33      	ldr	r3, [pc, #204]	@ (800d1f0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d122:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d124:	4a32      	ldr	r2, [pc, #200]	@ (800d1f0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d126:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d12a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800d12c:	e00f      	b.n	800d14e <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d12e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d132:	3328      	adds	r3, #40	@ 0x28
 800d134:	2101      	movs	r1, #1
 800d136:	4618      	mov	r0, r3
 800d138:	f001 fba2 	bl	800e880 <RCCEx_PLL3_Config>
 800d13c:	4603      	mov	r3, r0
 800d13e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800d142:	e004      	b.n	800d14e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d144:	2301      	movs	r3, #1
 800d146:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800d14a:	e000      	b.n	800d14e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800d14c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d14e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d152:	2b00      	cmp	r3, #0
 800d154:	d10b      	bne.n	800d16e <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d156:	4b26      	ldr	r3, [pc, #152]	@ (800d1f0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d158:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d15a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800d15e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d162:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d166:	4a22      	ldr	r2, [pc, #136]	@ (800d1f0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d168:	430b      	orrs	r3, r1
 800d16a:	6553      	str	r3, [r2, #84]	@ 0x54
 800d16c:	e003      	b.n	800d176 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d16e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d172:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800d176:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d17a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d17e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800d182:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d184:	2300      	movs	r3, #0
 800d186:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d188:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800d18c:	460b      	mov	r3, r1
 800d18e:	4313      	orrs	r3, r2
 800d190:	d034      	beq.n	800d1fc <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800d192:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d196:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d003      	beq.n	800d1a4 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800d19c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d1a0:	d007      	beq.n	800d1b2 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800d1a2:	e011      	b.n	800d1c8 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d1a4:	4b12      	ldr	r3, [pc, #72]	@ (800d1f0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d1a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1a8:	4a11      	ldr	r2, [pc, #68]	@ (800d1f0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d1aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d1ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800d1b0:	e00e      	b.n	800d1d0 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d1b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d1b6:	3308      	adds	r3, #8
 800d1b8:	2102      	movs	r1, #2
 800d1ba:	4618      	mov	r0, r3
 800d1bc:	f001 faae 	bl	800e71c <RCCEx_PLL2_Config>
 800d1c0:	4603      	mov	r3, r0
 800d1c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800d1c6:	e003      	b.n	800d1d0 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800d1c8:	2301      	movs	r3, #1
 800d1ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800d1ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d1d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d10d      	bne.n	800d1f4 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800d1d8:	4b05      	ldr	r3, [pc, #20]	@ (800d1f0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d1da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d1dc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d1e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d1e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d1e6:	4a02      	ldr	r2, [pc, #8]	@ (800d1f0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800d1e8:	430b      	orrs	r3, r1
 800d1ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d1ec:	e006      	b.n	800d1fc <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800d1ee:	bf00      	nop
 800d1f0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d1f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d1f8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800d1fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d200:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d204:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800d208:	663b      	str	r3, [r7, #96]	@ 0x60
 800d20a:	2300      	movs	r3, #0
 800d20c:	667b      	str	r3, [r7, #100]	@ 0x64
 800d20e:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800d212:	460b      	mov	r3, r1
 800d214:	4313      	orrs	r3, r2
 800d216:	d00c      	beq.n	800d232 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d218:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d21c:	3328      	adds	r3, #40	@ 0x28
 800d21e:	2102      	movs	r1, #2
 800d220:	4618      	mov	r0, r3
 800d222:	f001 fb2d 	bl	800e880 <RCCEx_PLL3_Config>
 800d226:	4603      	mov	r3, r0
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d002      	beq.n	800d232 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800d22c:	2301      	movs	r3, #1
 800d22e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800d232:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d23a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800d23e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d240:	2300      	movs	r3, #0
 800d242:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d244:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800d248:	460b      	mov	r3, r1
 800d24a:	4313      	orrs	r3, r2
 800d24c:	d036      	beq.n	800d2bc <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800d24e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d252:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d254:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d258:	d018      	beq.n	800d28c <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800d25a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d25e:	d811      	bhi.n	800d284 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800d260:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d264:	d014      	beq.n	800d290 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800d266:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d26a:	d80b      	bhi.n	800d284 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d011      	beq.n	800d294 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800d270:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d274:	d106      	bne.n	800d284 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d276:	4bb7      	ldr	r3, [pc, #732]	@ (800d554 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d27a:	4ab6      	ldr	r2, [pc, #728]	@ (800d554 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d27c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d280:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800d282:	e008      	b.n	800d296 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d284:	2301      	movs	r3, #1
 800d286:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800d28a:	e004      	b.n	800d296 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800d28c:	bf00      	nop
 800d28e:	e002      	b.n	800d296 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800d290:	bf00      	nop
 800d292:	e000      	b.n	800d296 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800d294:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d296:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d10a      	bne.n	800d2b4 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d29e:	4bad      	ldr	r3, [pc, #692]	@ (800d554 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d2a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d2a2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800d2a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d2aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d2ac:	4aa9      	ldr	r2, [pc, #676]	@ (800d554 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d2ae:	430b      	orrs	r3, r1
 800d2b0:	6553      	str	r3, [r2, #84]	@ 0x54
 800d2b2:	e003      	b.n	800d2bc <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d2b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d2b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800d2bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d2c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2c4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800d2c8:	653b      	str	r3, [r7, #80]	@ 0x50
 800d2ca:	2300      	movs	r3, #0
 800d2cc:	657b      	str	r3, [r7, #84]	@ 0x54
 800d2ce:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800d2d2:	460b      	mov	r3, r1
 800d2d4:	4313      	orrs	r3, r2
 800d2d6:	d009      	beq.n	800d2ec <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800d2d8:	4b9e      	ldr	r3, [pc, #632]	@ (800d554 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d2da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d2dc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800d2e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d2e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d2e6:	4a9b      	ldr	r2, [pc, #620]	@ (800d554 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d2e8:	430b      	orrs	r3, r1
 800d2ea:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800d2ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d2f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2f4:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800d2f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d2fa:	2300      	movs	r3, #0
 800d2fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d2fe:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800d302:	460b      	mov	r3, r1
 800d304:	4313      	orrs	r3, r2
 800d306:	d009      	beq.n	800d31c <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800d308:	4b92      	ldr	r3, [pc, #584]	@ (800d554 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d30a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d30c:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800d310:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d314:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d316:	4a8f      	ldr	r2, [pc, #572]	@ (800d554 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d318:	430b      	orrs	r3, r1
 800d31a:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800d31c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d320:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d324:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800d328:	643b      	str	r3, [r7, #64]	@ 0x40
 800d32a:	2300      	movs	r3, #0
 800d32c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d32e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800d332:	460b      	mov	r3, r1
 800d334:	4313      	orrs	r3, r2
 800d336:	d00e      	beq.n	800d356 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800d338:	4b86      	ldr	r3, [pc, #536]	@ (800d554 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d33a:	691b      	ldr	r3, [r3, #16]
 800d33c:	4a85      	ldr	r2, [pc, #532]	@ (800d554 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d33e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800d342:	6113      	str	r3, [r2, #16]
 800d344:	4b83      	ldr	r3, [pc, #524]	@ (800d554 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d346:	6919      	ldr	r1, [r3, #16]
 800d348:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d34c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d350:	4a80      	ldr	r2, [pc, #512]	@ (800d554 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d352:	430b      	orrs	r3, r1
 800d354:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800d356:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d35a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d35e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800d362:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d364:	2300      	movs	r3, #0
 800d366:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d368:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800d36c:	460b      	mov	r3, r1
 800d36e:	4313      	orrs	r3, r2
 800d370:	d009      	beq.n	800d386 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800d372:	4b78      	ldr	r3, [pc, #480]	@ (800d554 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d376:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800d37a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d37e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d380:	4a74      	ldr	r2, [pc, #464]	@ (800d554 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d382:	430b      	orrs	r3, r1
 800d384:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800d386:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d38a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d38e:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800d392:	633b      	str	r3, [r7, #48]	@ 0x30
 800d394:	2300      	movs	r3, #0
 800d396:	637b      	str	r3, [r7, #52]	@ 0x34
 800d398:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800d39c:	460b      	mov	r3, r1
 800d39e:	4313      	orrs	r3, r2
 800d3a0:	d00a      	beq.n	800d3b8 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800d3a2:	4b6c      	ldr	r3, [pc, #432]	@ (800d554 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d3a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d3a6:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800d3aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d3ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d3b2:	4a68      	ldr	r2, [pc, #416]	@ (800d554 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800d3b4:	430b      	orrs	r3, r1
 800d3b6:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800d3b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d3bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3c0:	2100      	movs	r1, #0
 800d3c2:	62b9      	str	r1, [r7, #40]	@ 0x28
 800d3c4:	f003 0301 	and.w	r3, r3, #1
 800d3c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d3ca:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800d3ce:	460b      	mov	r3, r1
 800d3d0:	4313      	orrs	r3, r2
 800d3d2:	d011      	beq.n	800d3f8 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d3d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d3d8:	3308      	adds	r3, #8
 800d3da:	2100      	movs	r1, #0
 800d3dc:	4618      	mov	r0, r3
 800d3de:	f001 f99d 	bl	800e71c <RCCEx_PLL2_Config>
 800d3e2:	4603      	mov	r3, r0
 800d3e4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800d3e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d003      	beq.n	800d3f8 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d3f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d3f4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800d3f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d3fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d400:	2100      	movs	r1, #0
 800d402:	6239      	str	r1, [r7, #32]
 800d404:	f003 0302 	and.w	r3, r3, #2
 800d408:	627b      	str	r3, [r7, #36]	@ 0x24
 800d40a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800d40e:	460b      	mov	r3, r1
 800d410:	4313      	orrs	r3, r2
 800d412:	d011      	beq.n	800d438 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d414:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d418:	3308      	adds	r3, #8
 800d41a:	2101      	movs	r1, #1
 800d41c:	4618      	mov	r0, r3
 800d41e:	f001 f97d 	bl	800e71c <RCCEx_PLL2_Config>
 800d422:	4603      	mov	r3, r0
 800d424:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800d428:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d003      	beq.n	800d438 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d430:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d434:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800d438:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d43c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d440:	2100      	movs	r1, #0
 800d442:	61b9      	str	r1, [r7, #24]
 800d444:	f003 0304 	and.w	r3, r3, #4
 800d448:	61fb      	str	r3, [r7, #28]
 800d44a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800d44e:	460b      	mov	r3, r1
 800d450:	4313      	orrs	r3, r2
 800d452:	d011      	beq.n	800d478 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d454:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d458:	3308      	adds	r3, #8
 800d45a:	2102      	movs	r1, #2
 800d45c:	4618      	mov	r0, r3
 800d45e:	f001 f95d 	bl	800e71c <RCCEx_PLL2_Config>
 800d462:	4603      	mov	r3, r0
 800d464:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800d468:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d003      	beq.n	800d478 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d470:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d474:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800d478:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d47c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d480:	2100      	movs	r1, #0
 800d482:	6139      	str	r1, [r7, #16]
 800d484:	f003 0308 	and.w	r3, r3, #8
 800d488:	617b      	str	r3, [r7, #20]
 800d48a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800d48e:	460b      	mov	r3, r1
 800d490:	4313      	orrs	r3, r2
 800d492:	d011      	beq.n	800d4b8 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d494:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d498:	3328      	adds	r3, #40	@ 0x28
 800d49a:	2100      	movs	r1, #0
 800d49c:	4618      	mov	r0, r3
 800d49e:	f001 f9ef 	bl	800e880 <RCCEx_PLL3_Config>
 800d4a2:	4603      	mov	r3, r0
 800d4a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800d4a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d003      	beq.n	800d4b8 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d4b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d4b4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800d4b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d4bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4c0:	2100      	movs	r1, #0
 800d4c2:	60b9      	str	r1, [r7, #8]
 800d4c4:	f003 0310 	and.w	r3, r3, #16
 800d4c8:	60fb      	str	r3, [r7, #12]
 800d4ca:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800d4ce:	460b      	mov	r3, r1
 800d4d0:	4313      	orrs	r3, r2
 800d4d2:	d011      	beq.n	800d4f8 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d4d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d4d8:	3328      	adds	r3, #40	@ 0x28
 800d4da:	2101      	movs	r1, #1
 800d4dc:	4618      	mov	r0, r3
 800d4de:	f001 f9cf 	bl	800e880 <RCCEx_PLL3_Config>
 800d4e2:	4603      	mov	r3, r0
 800d4e4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800d4e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d003      	beq.n	800d4f8 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d4f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d4f4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800d4f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d4fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d500:	2100      	movs	r1, #0
 800d502:	6039      	str	r1, [r7, #0]
 800d504:	f003 0320 	and.w	r3, r3, #32
 800d508:	607b      	str	r3, [r7, #4]
 800d50a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800d50e:	460b      	mov	r3, r1
 800d510:	4313      	orrs	r3, r2
 800d512:	d011      	beq.n	800d538 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d514:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d518:	3328      	adds	r3, #40	@ 0x28
 800d51a:	2102      	movs	r1, #2
 800d51c:	4618      	mov	r0, r3
 800d51e:	f001 f9af 	bl	800e880 <RCCEx_PLL3_Config>
 800d522:	4603      	mov	r3, r0
 800d524:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800d528:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d003      	beq.n	800d538 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d530:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800d534:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800d538:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d101      	bne.n	800d544 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800d540:	2300      	movs	r3, #0
 800d542:	e000      	b.n	800d546 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800d544:	2301      	movs	r3, #1
}
 800d546:	4618      	mov	r0, r3
 800d548:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800d54c:	46bd      	mov	sp, r7
 800d54e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d552:	bf00      	nop
 800d554:	58024400 	.word	0x58024400

0800d558 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800d558:	b580      	push	{r7, lr}
 800d55a:	b090      	sub	sp, #64	@ 0x40
 800d55c:	af00      	add	r7, sp, #0
 800d55e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800d562:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d566:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800d56a:	430b      	orrs	r3, r1
 800d56c:	f040 8094 	bne.w	800d698 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800d570:	4b9b      	ldr	r3, [pc, #620]	@ (800d7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800d572:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d574:	f003 0307 	and.w	r3, r3, #7
 800d578:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800d57a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d57c:	2b04      	cmp	r3, #4
 800d57e:	f200 8087 	bhi.w	800d690 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800d582:	a201      	add	r2, pc, #4	@ (adr r2, 800d588 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800d584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d588:	0800d59d 	.word	0x0800d59d
 800d58c:	0800d5c5 	.word	0x0800d5c5
 800d590:	0800d5ed 	.word	0x0800d5ed
 800d594:	0800d689 	.word	0x0800d689
 800d598:	0800d615 	.word	0x0800d615
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d59c:	4b90      	ldr	r3, [pc, #576]	@ (800d7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d5a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d5a8:	d108      	bne.n	800d5bc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d5aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d5ae:	4618      	mov	r0, r3
 800d5b0:	f000 ff62 	bl	800e478 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d5b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d5b8:	f000 bc93 	b.w	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d5bc:	2300      	movs	r3, #0
 800d5be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d5c0:	f000 bc8f 	b.w	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d5c4:	4b86      	ldr	r3, [pc, #536]	@ (800d7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d5cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d5d0:	d108      	bne.n	800d5e4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d5d2:	f107 0318 	add.w	r3, r7, #24
 800d5d6:	4618      	mov	r0, r3
 800d5d8:	f000 fca6 	bl	800df28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d5dc:	69bb      	ldr	r3, [r7, #24]
 800d5de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d5e0:	f000 bc7f 	b.w	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d5e4:	2300      	movs	r3, #0
 800d5e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d5e8:	f000 bc7b 	b.w	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d5ec:	4b7c      	ldr	r3, [pc, #496]	@ (800d7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d5f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d5f8:	d108      	bne.n	800d60c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d5fa:	f107 030c 	add.w	r3, r7, #12
 800d5fe:	4618      	mov	r0, r3
 800d600:	f000 fde6 	bl	800e1d0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d608:	f000 bc6b 	b.w	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d60c:	2300      	movs	r3, #0
 800d60e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d610:	f000 bc67 	b.w	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d614:	4b72      	ldr	r3, [pc, #456]	@ (800d7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800d616:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d618:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d61c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d61e:	4b70      	ldr	r3, [pc, #448]	@ (800d7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	f003 0304 	and.w	r3, r3, #4
 800d626:	2b04      	cmp	r3, #4
 800d628:	d10c      	bne.n	800d644 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800d62a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d109      	bne.n	800d644 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d630:	4b6b      	ldr	r3, [pc, #428]	@ (800d7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	08db      	lsrs	r3, r3, #3
 800d636:	f003 0303 	and.w	r3, r3, #3
 800d63a:	4a6a      	ldr	r2, [pc, #424]	@ (800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800d63c:	fa22 f303 	lsr.w	r3, r2, r3
 800d640:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d642:	e01f      	b.n	800d684 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d644:	4b66      	ldr	r3, [pc, #408]	@ (800d7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d64c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d650:	d106      	bne.n	800d660 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800d652:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d654:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d658:	d102      	bne.n	800d660 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d65a:	4b63      	ldr	r3, [pc, #396]	@ (800d7e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800d65c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d65e:	e011      	b.n	800d684 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d660:	4b5f      	ldr	r3, [pc, #380]	@ (800d7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d668:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d66c:	d106      	bne.n	800d67c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800d66e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d670:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d674:	d102      	bne.n	800d67c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d676:	4b5d      	ldr	r3, [pc, #372]	@ (800d7ec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d678:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d67a:	e003      	b.n	800d684 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d67c:	2300      	movs	r3, #0
 800d67e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d680:	f000 bc2f 	b.w	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800d684:	f000 bc2d 	b.w	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d688:	4b59      	ldr	r3, [pc, #356]	@ (800d7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800d68a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d68c:	f000 bc29 	b.w	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800d690:	2300      	movs	r3, #0
 800d692:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d694:	f000 bc25 	b.w	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800d698:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d69c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800d6a0:	430b      	orrs	r3, r1
 800d6a2:	f040 80a7 	bne.w	800d7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800d6a6:	4b4e      	ldr	r3, [pc, #312]	@ (800d7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800d6a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d6aa:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800d6ae:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800d6b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d6b6:	d054      	beq.n	800d762 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800d6b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d6be:	f200 808b 	bhi.w	800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800d6c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6c4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800d6c8:	f000 8083 	beq.w	800d7d2 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800d6cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6ce:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800d6d2:	f200 8081 	bhi.w	800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800d6d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d6dc:	d02f      	beq.n	800d73e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800d6de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d6e4:	d878      	bhi.n	800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800d6e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d004      	beq.n	800d6f6 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800d6ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d6f2:	d012      	beq.n	800d71a <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800d6f4:	e070      	b.n	800d7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d6f6:	4b3a      	ldr	r3, [pc, #232]	@ (800d7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800d6f8:	681b      	ldr	r3, [r3, #0]
 800d6fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d6fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d702:	d107      	bne.n	800d714 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d704:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d708:	4618      	mov	r0, r3
 800d70a:	f000 feb5 	bl	800e478 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d70e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d710:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d712:	e3e6      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d714:	2300      	movs	r3, #0
 800d716:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d718:	e3e3      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d71a:	4b31      	ldr	r3, [pc, #196]	@ (800d7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d722:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d726:	d107      	bne.n	800d738 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d728:	f107 0318 	add.w	r3, r7, #24
 800d72c:	4618      	mov	r0, r3
 800d72e:	f000 fbfb 	bl	800df28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d732:	69bb      	ldr	r3, [r7, #24]
 800d734:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d736:	e3d4      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d738:	2300      	movs	r3, #0
 800d73a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d73c:	e3d1      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d73e:	4b28      	ldr	r3, [pc, #160]	@ (800d7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800d740:	681b      	ldr	r3, [r3, #0]
 800d742:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d746:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d74a:	d107      	bne.n	800d75c <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d74c:	f107 030c 	add.w	r3, r7, #12
 800d750:	4618      	mov	r0, r3
 800d752:	f000 fd3d 	bl	800e1d0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d75a:	e3c2      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d75c:	2300      	movs	r3, #0
 800d75e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d760:	e3bf      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d762:	4b1f      	ldr	r3, [pc, #124]	@ (800d7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800d764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d766:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d76a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d76c:	4b1c      	ldr	r3, [pc, #112]	@ (800d7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	f003 0304 	and.w	r3, r3, #4
 800d774:	2b04      	cmp	r3, #4
 800d776:	d10c      	bne.n	800d792 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800d778:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d109      	bne.n	800d792 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d77e:	4b18      	ldr	r3, [pc, #96]	@ (800d7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	08db      	lsrs	r3, r3, #3
 800d784:	f003 0303 	and.w	r3, r3, #3
 800d788:	4a16      	ldr	r2, [pc, #88]	@ (800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800d78a:	fa22 f303 	lsr.w	r3, r2, r3
 800d78e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d790:	e01e      	b.n	800d7d0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d792:	4b13      	ldr	r3, [pc, #76]	@ (800d7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d79a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d79e:	d106      	bne.n	800d7ae <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800d7a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d7a6:	d102      	bne.n	800d7ae <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d7a8:	4b0f      	ldr	r3, [pc, #60]	@ (800d7e8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800d7aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d7ac:	e010      	b.n	800d7d0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d7ae:	4b0c      	ldr	r3, [pc, #48]	@ (800d7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d7b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d7ba:	d106      	bne.n	800d7ca <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800d7bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d7c2:	d102      	bne.n	800d7ca <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d7c4:	4b09      	ldr	r3, [pc, #36]	@ (800d7ec <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800d7c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d7c8:	e002      	b.n	800d7d0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d7ca:	2300      	movs	r3, #0
 800d7cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d7ce:	e388      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800d7d0:	e387      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d7d2:	4b07      	ldr	r3, [pc, #28]	@ (800d7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800d7d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d7d6:	e384      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800d7d8:	2300      	movs	r3, #0
 800d7da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d7dc:	e381      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800d7de:	bf00      	nop
 800d7e0:	58024400 	.word	0x58024400
 800d7e4:	03d09000 	.word	0x03d09000
 800d7e8:	003d0900 	.word	0x003d0900
 800d7ec:	007a1200 	.word	0x007a1200
 800d7f0:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800d7f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d7f8:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800d7fc:	430b      	orrs	r3, r1
 800d7fe:	f040 809c 	bne.w	800d93a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800d802:	4b9e      	ldr	r3, [pc, #632]	@ (800da7c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d806:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800d80a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800d80c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d80e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d812:	d054      	beq.n	800d8be <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800d814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d816:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d81a:	f200 808b 	bhi.w	800d934 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800d81e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d820:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800d824:	f000 8083 	beq.w	800d92e <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800d828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d82a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800d82e:	f200 8081 	bhi.w	800d934 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800d832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d834:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d838:	d02f      	beq.n	800d89a <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800d83a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d83c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d840:	d878      	bhi.n	800d934 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800d842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d844:	2b00      	cmp	r3, #0
 800d846:	d004      	beq.n	800d852 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800d848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d84a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d84e:	d012      	beq.n	800d876 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800d850:	e070      	b.n	800d934 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d852:	4b8a      	ldr	r3, [pc, #552]	@ (800da7c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d85a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d85e:	d107      	bne.n	800d870 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d860:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d864:	4618      	mov	r0, r3
 800d866:	f000 fe07 	bl	800e478 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d86a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d86c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d86e:	e338      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d870:	2300      	movs	r3, #0
 800d872:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d874:	e335      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d876:	4b81      	ldr	r3, [pc, #516]	@ (800da7c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d87e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d882:	d107      	bne.n	800d894 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d884:	f107 0318 	add.w	r3, r7, #24
 800d888:	4618      	mov	r0, r3
 800d88a:	f000 fb4d 	bl	800df28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d88e:	69bb      	ldr	r3, [r7, #24]
 800d890:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d892:	e326      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d894:	2300      	movs	r3, #0
 800d896:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d898:	e323      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d89a:	4b78      	ldr	r3, [pc, #480]	@ (800da7c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d8a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d8a6:	d107      	bne.n	800d8b8 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d8a8:	f107 030c 	add.w	r3, r7, #12
 800d8ac:	4618      	mov	r0, r3
 800d8ae:	f000 fc8f 	bl	800e1d0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d8b6:	e314      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d8b8:	2300      	movs	r3, #0
 800d8ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8bc:	e311      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d8be:	4b6f      	ldr	r3, [pc, #444]	@ (800da7c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d8c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d8c2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d8c6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d8c8:	4b6c      	ldr	r3, [pc, #432]	@ (800da7c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	f003 0304 	and.w	r3, r3, #4
 800d8d0:	2b04      	cmp	r3, #4
 800d8d2:	d10c      	bne.n	800d8ee <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800d8d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d109      	bne.n	800d8ee <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d8da:	4b68      	ldr	r3, [pc, #416]	@ (800da7c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	08db      	lsrs	r3, r3, #3
 800d8e0:	f003 0303 	and.w	r3, r3, #3
 800d8e4:	4a66      	ldr	r2, [pc, #408]	@ (800da80 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800d8e6:	fa22 f303 	lsr.w	r3, r2, r3
 800d8ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d8ec:	e01e      	b.n	800d92c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d8ee:	4b63      	ldr	r3, [pc, #396]	@ (800da7c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d8f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d8fa:	d106      	bne.n	800d90a <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800d8fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d902:	d102      	bne.n	800d90a <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d904:	4b5f      	ldr	r3, [pc, #380]	@ (800da84 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800d906:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d908:	e010      	b.n	800d92c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d90a:	4b5c      	ldr	r3, [pc, #368]	@ (800da7c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d912:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d916:	d106      	bne.n	800d926 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800d918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d91a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d91e:	d102      	bne.n	800d926 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d920:	4b59      	ldr	r3, [pc, #356]	@ (800da88 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d922:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d924:	e002      	b.n	800d92c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d926:	2300      	movs	r3, #0
 800d928:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d92a:	e2da      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800d92c:	e2d9      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d92e:	4b57      	ldr	r3, [pc, #348]	@ (800da8c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800d930:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d932:	e2d6      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800d934:	2300      	movs	r3, #0
 800d936:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d938:	e2d3      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800d93a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d93e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800d942:	430b      	orrs	r3, r1
 800d944:	f040 80a7 	bne.w	800da96 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800d948:	4b4c      	ldr	r3, [pc, #304]	@ (800da7c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d94a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d94c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800d950:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800d952:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d954:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d958:	d055      	beq.n	800da06 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800d95a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d95c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d960:	f200 8096 	bhi.w	800da90 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800d964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d966:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d96a:	f000 8084 	beq.w	800da76 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800d96e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d970:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d974:	f200 808c 	bhi.w	800da90 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800d978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d97a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d97e:	d030      	beq.n	800d9e2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800d980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d982:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d986:	f200 8083 	bhi.w	800da90 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800d98a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d004      	beq.n	800d99a <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800d990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d992:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d996:	d012      	beq.n	800d9be <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800d998:	e07a      	b.n	800da90 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d99a:	4b38      	ldr	r3, [pc, #224]	@ (800da7c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d9a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d9a6:	d107      	bne.n	800d9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d9a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d9ac:	4618      	mov	r0, r3
 800d9ae:	f000 fd63 	bl	800e478 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d9b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d9b6:	e294      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d9b8:	2300      	movs	r3, #0
 800d9ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d9bc:	e291      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d9be:	4b2f      	ldr	r3, [pc, #188]	@ (800da7c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d9c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d9ca:	d107      	bne.n	800d9dc <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d9cc:	f107 0318 	add.w	r3, r7, #24
 800d9d0:	4618      	mov	r0, r3
 800d9d2:	f000 faa9 	bl	800df28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d9d6:	69bb      	ldr	r3, [r7, #24]
 800d9d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d9da:	e282      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d9dc:	2300      	movs	r3, #0
 800d9de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d9e0:	e27f      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d9e2:	4b26      	ldr	r3, [pc, #152]	@ (800da7c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d9ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d9ee:	d107      	bne.n	800da00 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d9f0:	f107 030c 	add.w	r3, r7, #12
 800d9f4:	4618      	mov	r0, r3
 800d9f6:	f000 fbeb 	bl	800e1d0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d9fe:	e270      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800da00:	2300      	movs	r3, #0
 800da02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da04:	e26d      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800da06:	4b1d      	ldr	r3, [pc, #116]	@ (800da7c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800da08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800da0a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800da0e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800da10:	4b1a      	ldr	r3, [pc, #104]	@ (800da7c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	f003 0304 	and.w	r3, r3, #4
 800da18:	2b04      	cmp	r3, #4
 800da1a:	d10c      	bne.n	800da36 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800da1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d109      	bne.n	800da36 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800da22:	4b16      	ldr	r3, [pc, #88]	@ (800da7c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800da24:	681b      	ldr	r3, [r3, #0]
 800da26:	08db      	lsrs	r3, r3, #3
 800da28:	f003 0303 	and.w	r3, r3, #3
 800da2c:	4a14      	ldr	r2, [pc, #80]	@ (800da80 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800da2e:	fa22 f303 	lsr.w	r3, r2, r3
 800da32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800da34:	e01e      	b.n	800da74 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800da36:	4b11      	ldr	r3, [pc, #68]	@ (800da7c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800da3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800da42:	d106      	bne.n	800da52 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800da44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da46:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800da4a:	d102      	bne.n	800da52 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800da4c:	4b0d      	ldr	r3, [pc, #52]	@ (800da84 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800da4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800da50:	e010      	b.n	800da74 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800da52:	4b0a      	ldr	r3, [pc, #40]	@ (800da7c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800da5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800da5e:	d106      	bne.n	800da6e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800da60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da62:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800da66:	d102      	bne.n	800da6e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800da68:	4b07      	ldr	r3, [pc, #28]	@ (800da88 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800da6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800da6c:	e002      	b.n	800da74 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800da6e:	2300      	movs	r3, #0
 800da70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800da72:	e236      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800da74:	e235      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800da76:	4b05      	ldr	r3, [pc, #20]	@ (800da8c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800da78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da7a:	e232      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800da7c:	58024400 	.word	0x58024400
 800da80:	03d09000 	.word	0x03d09000
 800da84:	003d0900 	.word	0x003d0900
 800da88:	007a1200 	.word	0x007a1200
 800da8c:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800da90:	2300      	movs	r3, #0
 800da92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da94:	e225      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800da96:	e9d7 2300 	ldrd	r2, r3, [r7]
 800da9a:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800da9e:	430b      	orrs	r3, r1
 800daa0:	f040 8085 	bne.w	800dbae <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800daa4:	4b9c      	ldr	r3, [pc, #624]	@ (800dd18 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800daa6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800daa8:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800daac:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800daae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dab0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800dab4:	d06b      	beq.n	800db8e <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800dab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dab8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800dabc:	d874      	bhi.n	800dba8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800dabe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dac0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800dac4:	d056      	beq.n	800db74 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800dac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dac8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800dacc:	d86c      	bhi.n	800dba8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800dace:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dad0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800dad4:	d03b      	beq.n	800db4e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800dad6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dad8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800dadc:	d864      	bhi.n	800dba8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800dade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dae0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dae4:	d021      	beq.n	800db2a <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800dae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dae8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800daec:	d85c      	bhi.n	800dba8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800daee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d004      	beq.n	800dafe <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800daf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daf6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dafa:	d004      	beq.n	800db06 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800dafc:	e054      	b.n	800dba8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800dafe:	f7fe fb5f 	bl	800c1c0 <HAL_RCC_GetPCLK1Freq>
 800db02:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800db04:	e1ed      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800db06:	4b84      	ldr	r3, [pc, #528]	@ (800dd18 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800db0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800db12:	d107      	bne.n	800db24 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800db14:	f107 0318 	add.w	r3, r7, #24
 800db18:	4618      	mov	r0, r3
 800db1a:	f000 fa05 	bl	800df28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800db1e:	69fb      	ldr	r3, [r7, #28]
 800db20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800db22:	e1de      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800db24:	2300      	movs	r3, #0
 800db26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800db28:	e1db      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800db2a:	4b7b      	ldr	r3, [pc, #492]	@ (800dd18 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800db32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800db36:	d107      	bne.n	800db48 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800db38:	f107 030c 	add.w	r3, r7, #12
 800db3c:	4618      	mov	r0, r3
 800db3e:	f000 fb47 	bl	800e1d0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800db42:	693b      	ldr	r3, [r7, #16]
 800db44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800db46:	e1cc      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800db48:	2300      	movs	r3, #0
 800db4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800db4c:	e1c9      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800db4e:	4b72      	ldr	r3, [pc, #456]	@ (800dd18 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	f003 0304 	and.w	r3, r3, #4
 800db56:	2b04      	cmp	r3, #4
 800db58:	d109      	bne.n	800db6e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800db5a:	4b6f      	ldr	r3, [pc, #444]	@ (800dd18 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	08db      	lsrs	r3, r3, #3
 800db60:	f003 0303 	and.w	r3, r3, #3
 800db64:	4a6d      	ldr	r2, [pc, #436]	@ (800dd1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800db66:	fa22 f303 	lsr.w	r3, r2, r3
 800db6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800db6c:	e1b9      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800db6e:	2300      	movs	r3, #0
 800db70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800db72:	e1b6      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800db74:	4b68      	ldr	r3, [pc, #416]	@ (800dd18 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800db7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800db80:	d102      	bne.n	800db88 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800db82:	4b67      	ldr	r3, [pc, #412]	@ (800dd20 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800db84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800db86:	e1ac      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800db88:	2300      	movs	r3, #0
 800db8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800db8c:	e1a9      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800db8e:	4b62      	ldr	r3, [pc, #392]	@ (800dd18 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800db96:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800db9a:	d102      	bne.n	800dba2 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800db9c:	4b61      	ldr	r3, [pc, #388]	@ (800dd24 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800db9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dba0:	e19f      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800dba2:	2300      	movs	r3, #0
 800dba4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dba6:	e19c      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800dba8:	2300      	movs	r3, #0
 800dbaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dbac:	e199      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800dbae:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dbb2:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800dbb6:	430b      	orrs	r3, r1
 800dbb8:	d173      	bne.n	800dca2 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800dbba:	4b57      	ldr	r3, [pc, #348]	@ (800dd18 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800dbbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dbbe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800dbc2:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800dbc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbc6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dbca:	d02f      	beq.n	800dc2c <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800dbcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dbd2:	d863      	bhi.n	800dc9c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800dbd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d004      	beq.n	800dbe4 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800dbda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dbe0:	d012      	beq.n	800dc08 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800dbe2:	e05b      	b.n	800dc9c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800dbe4:	4b4c      	ldr	r3, [pc, #304]	@ (800dd18 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dbec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dbf0:	d107      	bne.n	800dc02 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dbf2:	f107 0318 	add.w	r3, r7, #24
 800dbf6:	4618      	mov	r0, r3
 800dbf8:	f000 f996 	bl	800df28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800dbfc:	69bb      	ldr	r3, [r7, #24]
 800dbfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dc00:	e16f      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800dc02:	2300      	movs	r3, #0
 800dc04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc06:	e16c      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800dc08:	4b43      	ldr	r3, [pc, #268]	@ (800dd18 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800dc10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dc14:	d107      	bne.n	800dc26 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dc16:	f107 030c 	add.w	r3, r7, #12
 800dc1a:	4618      	mov	r0, r3
 800dc1c:	f000 fad8 	bl	800e1d0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800dc20:	697b      	ldr	r3, [r7, #20]
 800dc22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dc24:	e15d      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800dc26:	2300      	movs	r3, #0
 800dc28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc2a:	e15a      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800dc2c:	4b3a      	ldr	r3, [pc, #232]	@ (800dd18 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800dc2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dc30:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800dc34:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800dc36:	4b38      	ldr	r3, [pc, #224]	@ (800dd18 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	f003 0304 	and.w	r3, r3, #4
 800dc3e:	2b04      	cmp	r3, #4
 800dc40:	d10c      	bne.n	800dc5c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800dc42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d109      	bne.n	800dc5c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dc48:	4b33      	ldr	r3, [pc, #204]	@ (800dd18 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	08db      	lsrs	r3, r3, #3
 800dc4e:	f003 0303 	and.w	r3, r3, #3
 800dc52:	4a32      	ldr	r2, [pc, #200]	@ (800dd1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800dc54:	fa22 f303 	lsr.w	r3, r2, r3
 800dc58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dc5a:	e01e      	b.n	800dc9a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800dc5c:	4b2e      	ldr	r3, [pc, #184]	@ (800dd18 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dc64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dc68:	d106      	bne.n	800dc78 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800dc6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc6c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dc70:	d102      	bne.n	800dc78 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800dc72:	4b2b      	ldr	r3, [pc, #172]	@ (800dd20 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800dc74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dc76:	e010      	b.n	800dc9a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800dc78:	4b27      	ldr	r3, [pc, #156]	@ (800dd18 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dc80:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dc84:	d106      	bne.n	800dc94 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800dc86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dc8c:	d102      	bne.n	800dc94 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800dc8e:	4b25      	ldr	r3, [pc, #148]	@ (800dd24 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800dc90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dc92:	e002      	b.n	800dc9a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800dc94:	2300      	movs	r3, #0
 800dc96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800dc98:	e123      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800dc9a:	e122      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800dc9c:	2300      	movs	r3, #0
 800dc9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dca0:	e11f      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800dca2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dca6:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800dcaa:	430b      	orrs	r3, r1
 800dcac:	d13c      	bne.n	800dd28 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800dcae:	4b1a      	ldr	r3, [pc, #104]	@ (800dd18 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800dcb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dcb2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dcb6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800dcb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d004      	beq.n	800dcc8 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800dcbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dcc4:	d012      	beq.n	800dcec <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800dcc6:	e023      	b.n	800dd10 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800dcc8:	4b13      	ldr	r3, [pc, #76]	@ (800dd18 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dcd0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dcd4:	d107      	bne.n	800dce6 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800dcd6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800dcda:	4618      	mov	r0, r3
 800dcdc:	f000 fbcc 	bl	800e478 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800dce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dce4:	e0fd      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800dce6:	2300      	movs	r3, #0
 800dce8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dcea:	e0fa      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800dcec:	4b0a      	ldr	r3, [pc, #40]	@ (800dd18 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dcf4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dcf8:	d107      	bne.n	800dd0a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dcfa:	f107 0318 	add.w	r3, r7, #24
 800dcfe:	4618      	mov	r0, r3
 800dd00:	f000 f912 	bl	800df28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800dd04:	6a3b      	ldr	r3, [r7, #32]
 800dd06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dd08:	e0eb      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800dd0a:	2300      	movs	r3, #0
 800dd0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd0e:	e0e8      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800dd10:	2300      	movs	r3, #0
 800dd12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd14:	e0e5      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800dd16:	bf00      	nop
 800dd18:	58024400 	.word	0x58024400
 800dd1c:	03d09000 	.word	0x03d09000
 800dd20:	003d0900 	.word	0x003d0900
 800dd24:	007a1200 	.word	0x007a1200
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800dd28:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dd2c:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800dd30:	430b      	orrs	r3, r1
 800dd32:	f040 8085 	bne.w	800de40 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800dd36:	4b6d      	ldr	r3, [pc, #436]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800dd38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dd3a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800dd3e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800dd40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd42:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800dd46:	d06b      	beq.n	800de20 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800dd48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800dd4e:	d874      	bhi.n	800de3a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800dd50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dd56:	d056      	beq.n	800de06 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800dd58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dd5e:	d86c      	bhi.n	800de3a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800dd60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd62:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800dd66:	d03b      	beq.n	800dde0 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800dd68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd6a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800dd6e:	d864      	bhi.n	800de3a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800dd70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dd76:	d021      	beq.n	800ddbc <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800dd78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dd7e:	d85c      	bhi.n	800de3a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800dd80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d004      	beq.n	800dd90 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800dd86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dd8c:	d004      	beq.n	800dd98 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800dd8e:	e054      	b.n	800de3a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800dd90:	f000 f8b4 	bl	800defc <HAL_RCCEx_GetD3PCLK1Freq>
 800dd94:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800dd96:	e0a4      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800dd98:	4b54      	ldr	r3, [pc, #336]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dda0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dda4:	d107      	bne.n	800ddb6 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dda6:	f107 0318 	add.w	r3, r7, #24
 800ddaa:	4618      	mov	r0, r3
 800ddac:	f000 f8bc 	bl	800df28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ddb0:	69fb      	ldr	r3, [r7, #28]
 800ddb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ddb4:	e095      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ddb6:	2300      	movs	r3, #0
 800ddb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ddba:	e092      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ddbc:	4b4b      	ldr	r3, [pc, #300]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ddc4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ddc8:	d107      	bne.n	800ddda <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ddca:	f107 030c 	add.w	r3, r7, #12
 800ddce:	4618      	mov	r0, r3
 800ddd0:	f000 f9fe 	bl	800e1d0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ddd4:	693b      	ldr	r3, [r7, #16]
 800ddd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ddd8:	e083      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ddda:	2300      	movs	r3, #0
 800dddc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ddde:	e080      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800dde0:	4b42      	ldr	r3, [pc, #264]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	f003 0304 	and.w	r3, r3, #4
 800dde8:	2b04      	cmp	r3, #4
 800ddea:	d109      	bne.n	800de00 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ddec:	4b3f      	ldr	r3, [pc, #252]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	08db      	lsrs	r3, r3, #3
 800ddf2:	f003 0303 	and.w	r3, r3, #3
 800ddf6:	4a3e      	ldr	r2, [pc, #248]	@ (800def0 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800ddf8:	fa22 f303 	lsr.w	r3, r2, r3
 800ddfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ddfe:	e070      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800de00:	2300      	movs	r3, #0
 800de02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de04:	e06d      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800de06:	4b39      	ldr	r3, [pc, #228]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800de0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800de12:	d102      	bne.n	800de1a <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800de14:	4b37      	ldr	r3, [pc, #220]	@ (800def4 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800de16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800de18:	e063      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800de1a:	2300      	movs	r3, #0
 800de1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de1e:	e060      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800de20:	4b32      	ldr	r3, [pc, #200]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800de28:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800de2c:	d102      	bne.n	800de34 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800de2e:	4b32      	ldr	r3, [pc, #200]	@ (800def8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800de30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800de32:	e056      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800de34:	2300      	movs	r3, #0
 800de36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de38:	e053      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800de3a:	2300      	movs	r3, #0
 800de3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de3e:	e050      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800de40:	e9d7 2300 	ldrd	r2, r3, [r7]
 800de44:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800de48:	430b      	orrs	r3, r1
 800de4a:	d148      	bne.n	800dede <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800de4c:	4b27      	ldr	r3, [pc, #156]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800de4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800de50:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800de54:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800de56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800de5c:	d02a      	beq.n	800deb4 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800de5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800de64:	d838      	bhi.n	800ded8 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800de66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d004      	beq.n	800de76 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800de6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de6e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800de72:	d00d      	beq.n	800de90 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800de74:	e030      	b.n	800ded8 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800de76:	4b1d      	ldr	r3, [pc, #116]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800de7e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800de82:	d102      	bne.n	800de8a <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800de84:	4b1c      	ldr	r3, [pc, #112]	@ (800def8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800de86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800de88:	e02b      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800de8a:	2300      	movs	r3, #0
 800de8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de8e:	e028      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800de90:	4b16      	ldr	r3, [pc, #88]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800de98:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800de9c:	d107      	bne.n	800deae <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800de9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800dea2:	4618      	mov	r0, r3
 800dea4:	f000 fae8 	bl	800e478 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800dea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800deaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800deac:	e019      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800deae:	2300      	movs	r3, #0
 800deb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800deb2:	e016      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800deb4:	4b0d      	ldr	r3, [pc, #52]	@ (800deec <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800debc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dec0:	d107      	bne.n	800ded2 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dec2:	f107 0318 	add.w	r3, r7, #24
 800dec6:	4618      	mov	r0, r3
 800dec8:	f000 f82e 	bl	800df28 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800decc:	69fb      	ldr	r3, [r7, #28]
 800dece:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ded0:	e007      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ded2:	2300      	movs	r3, #0
 800ded4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ded6:	e004      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800ded8:	2300      	movs	r3, #0
 800deda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dedc:	e001      	b.n	800dee2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800dede:	2300      	movs	r3, #0
 800dee0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800dee2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800dee4:	4618      	mov	r0, r3
 800dee6:	3740      	adds	r7, #64	@ 0x40
 800dee8:	46bd      	mov	sp, r7
 800deea:	bd80      	pop	{r7, pc}
 800deec:	58024400 	.word	0x58024400
 800def0:	03d09000 	.word	0x03d09000
 800def4:	003d0900 	.word	0x003d0900
 800def8:	007a1200 	.word	0x007a1200

0800defc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800defc:	b580      	push	{r7, lr}
 800defe:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800df00:	f7fe f92e 	bl	800c160 <HAL_RCC_GetHCLKFreq>
 800df04:	4602      	mov	r2, r0
 800df06:	4b06      	ldr	r3, [pc, #24]	@ (800df20 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800df08:	6a1b      	ldr	r3, [r3, #32]
 800df0a:	091b      	lsrs	r3, r3, #4
 800df0c:	f003 0307 	and.w	r3, r3, #7
 800df10:	4904      	ldr	r1, [pc, #16]	@ (800df24 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800df12:	5ccb      	ldrb	r3, [r1, r3]
 800df14:	f003 031f 	and.w	r3, r3, #31
 800df18:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800df1c:	4618      	mov	r0, r3
 800df1e:	bd80      	pop	{r7, pc}
 800df20:	58024400 	.word	0x58024400
 800df24:	080152f4 	.word	0x080152f4

0800df28 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800df28:	b480      	push	{r7}
 800df2a:	b089      	sub	sp, #36	@ 0x24
 800df2c:	af00      	add	r7, sp, #0
 800df2e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800df30:	4ba1      	ldr	r3, [pc, #644]	@ (800e1b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800df32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df34:	f003 0303 	and.w	r3, r3, #3
 800df38:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800df3a:	4b9f      	ldr	r3, [pc, #636]	@ (800e1b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800df3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df3e:	0b1b      	lsrs	r3, r3, #12
 800df40:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800df44:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800df46:	4b9c      	ldr	r3, [pc, #624]	@ (800e1b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800df48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df4a:	091b      	lsrs	r3, r3, #4
 800df4c:	f003 0301 	and.w	r3, r3, #1
 800df50:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800df52:	4b99      	ldr	r3, [pc, #612]	@ (800e1b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800df54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800df56:	08db      	lsrs	r3, r3, #3
 800df58:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800df5c:	693a      	ldr	r2, [r7, #16]
 800df5e:	fb02 f303 	mul.w	r3, r2, r3
 800df62:	ee07 3a90 	vmov	s15, r3
 800df66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800df6a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800df6e:	697b      	ldr	r3, [r7, #20]
 800df70:	2b00      	cmp	r3, #0
 800df72:	f000 8111 	beq.w	800e198 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800df76:	69bb      	ldr	r3, [r7, #24]
 800df78:	2b02      	cmp	r3, #2
 800df7a:	f000 8083 	beq.w	800e084 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800df7e:	69bb      	ldr	r3, [r7, #24]
 800df80:	2b02      	cmp	r3, #2
 800df82:	f200 80a1 	bhi.w	800e0c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800df86:	69bb      	ldr	r3, [r7, #24]
 800df88:	2b00      	cmp	r3, #0
 800df8a:	d003      	beq.n	800df94 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800df8c:	69bb      	ldr	r3, [r7, #24]
 800df8e:	2b01      	cmp	r3, #1
 800df90:	d056      	beq.n	800e040 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800df92:	e099      	b.n	800e0c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800df94:	4b88      	ldr	r3, [pc, #544]	@ (800e1b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	f003 0320 	and.w	r3, r3, #32
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d02d      	beq.n	800dffc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dfa0:	4b85      	ldr	r3, [pc, #532]	@ (800e1b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	08db      	lsrs	r3, r3, #3
 800dfa6:	f003 0303 	and.w	r3, r3, #3
 800dfaa:	4a84      	ldr	r2, [pc, #528]	@ (800e1bc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800dfac:	fa22 f303 	lsr.w	r3, r2, r3
 800dfb0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800dfb2:	68bb      	ldr	r3, [r7, #8]
 800dfb4:	ee07 3a90 	vmov	s15, r3
 800dfb8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dfbc:	697b      	ldr	r3, [r7, #20]
 800dfbe:	ee07 3a90 	vmov	s15, r3
 800dfc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dfc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dfca:	4b7b      	ldr	r3, [pc, #492]	@ (800e1b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800dfcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dfd2:	ee07 3a90 	vmov	s15, r3
 800dfd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dfda:	ed97 6a03 	vldr	s12, [r7, #12]
 800dfde:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800e1c0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800dfe2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dfe6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dfea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dfee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dff2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dff6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800dffa:	e087      	b.n	800e10c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800dffc:	697b      	ldr	r3, [r7, #20]
 800dffe:	ee07 3a90 	vmov	s15, r3
 800e002:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e006:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800e1c4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800e00a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e00e:	4b6a      	ldr	r3, [pc, #424]	@ (800e1b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e010:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e012:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e016:	ee07 3a90 	vmov	s15, r3
 800e01a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e01e:	ed97 6a03 	vldr	s12, [r7, #12]
 800e022:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800e1c0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e026:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e02a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e02e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e032:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e036:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e03a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e03e:	e065      	b.n	800e10c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e040:	697b      	ldr	r3, [r7, #20]
 800e042:	ee07 3a90 	vmov	s15, r3
 800e046:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e04a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800e1c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800e04e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e052:	4b59      	ldr	r3, [pc, #356]	@ (800e1b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e054:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e056:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e05a:	ee07 3a90 	vmov	s15, r3
 800e05e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e062:	ed97 6a03 	vldr	s12, [r7, #12]
 800e066:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800e1c0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e06a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e06e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e072:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e076:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e07a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e07e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e082:	e043      	b.n	800e10c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e084:	697b      	ldr	r3, [r7, #20]
 800e086:	ee07 3a90 	vmov	s15, r3
 800e08a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e08e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800e1cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800e092:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e096:	4b48      	ldr	r3, [pc, #288]	@ (800e1b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e098:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e09a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e09e:	ee07 3a90 	vmov	s15, r3
 800e0a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e0a6:	ed97 6a03 	vldr	s12, [r7, #12]
 800e0aa:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800e1c0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e0ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e0b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e0b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e0ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e0be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e0c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e0c6:	e021      	b.n	800e10c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e0c8:	697b      	ldr	r3, [r7, #20]
 800e0ca:	ee07 3a90 	vmov	s15, r3
 800e0ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e0d2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800e1c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800e0d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e0da:	4b37      	ldr	r3, [pc, #220]	@ (800e1b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e0dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e0e2:	ee07 3a90 	vmov	s15, r3
 800e0e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e0ea:	ed97 6a03 	vldr	s12, [r7, #12]
 800e0ee:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800e1c0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e0f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e0f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e0fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e0fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e102:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e106:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e10a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800e10c:	4b2a      	ldr	r3, [pc, #168]	@ (800e1b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e10e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e110:	0a5b      	lsrs	r3, r3, #9
 800e112:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e116:	ee07 3a90 	vmov	s15, r3
 800e11a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e11e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e122:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e126:	edd7 6a07 	vldr	s13, [r7, #28]
 800e12a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e12e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e132:	ee17 2a90 	vmov	r2, s15
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800e13a:	4b1f      	ldr	r3, [pc, #124]	@ (800e1b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e13c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e13e:	0c1b      	lsrs	r3, r3, #16
 800e140:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e144:	ee07 3a90 	vmov	s15, r3
 800e148:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e14c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e150:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e154:	edd7 6a07 	vldr	s13, [r7, #28]
 800e158:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e15c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e160:	ee17 2a90 	vmov	r2, s15
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800e168:	4b13      	ldr	r3, [pc, #76]	@ (800e1b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e16a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e16c:	0e1b      	lsrs	r3, r3, #24
 800e16e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e172:	ee07 3a90 	vmov	s15, r3
 800e176:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e17a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e17e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e182:	edd7 6a07 	vldr	s13, [r7, #28]
 800e186:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e18a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e18e:	ee17 2a90 	vmov	r2, s15
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800e196:	e008      	b.n	800e1aa <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	2200      	movs	r2, #0
 800e19c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	2200      	movs	r2, #0
 800e1a2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	2200      	movs	r2, #0
 800e1a8:	609a      	str	r2, [r3, #8]
}
 800e1aa:	bf00      	nop
 800e1ac:	3724      	adds	r7, #36	@ 0x24
 800e1ae:	46bd      	mov	sp, r7
 800e1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1b4:	4770      	bx	lr
 800e1b6:	bf00      	nop
 800e1b8:	58024400 	.word	0x58024400
 800e1bc:	03d09000 	.word	0x03d09000
 800e1c0:	46000000 	.word	0x46000000
 800e1c4:	4c742400 	.word	0x4c742400
 800e1c8:	4a742400 	.word	0x4a742400
 800e1cc:	4af42400 	.word	0x4af42400

0800e1d0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800e1d0:	b480      	push	{r7}
 800e1d2:	b089      	sub	sp, #36	@ 0x24
 800e1d4:	af00      	add	r7, sp, #0
 800e1d6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e1d8:	4ba1      	ldr	r3, [pc, #644]	@ (800e460 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e1da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e1dc:	f003 0303 	and.w	r3, r3, #3
 800e1e0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800e1e2:	4b9f      	ldr	r3, [pc, #636]	@ (800e460 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e1e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e1e6:	0d1b      	lsrs	r3, r3, #20
 800e1e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e1ec:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800e1ee:	4b9c      	ldr	r3, [pc, #624]	@ (800e460 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e1f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1f2:	0a1b      	lsrs	r3, r3, #8
 800e1f4:	f003 0301 	and.w	r3, r3, #1
 800e1f8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800e1fa:	4b99      	ldr	r3, [pc, #612]	@ (800e460 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e1fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e1fe:	08db      	lsrs	r3, r3, #3
 800e200:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e204:	693a      	ldr	r2, [r7, #16]
 800e206:	fb02 f303 	mul.w	r3, r2, r3
 800e20a:	ee07 3a90 	vmov	s15, r3
 800e20e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e212:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800e216:	697b      	ldr	r3, [r7, #20]
 800e218:	2b00      	cmp	r3, #0
 800e21a:	f000 8111 	beq.w	800e440 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800e21e:	69bb      	ldr	r3, [r7, #24]
 800e220:	2b02      	cmp	r3, #2
 800e222:	f000 8083 	beq.w	800e32c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800e226:	69bb      	ldr	r3, [r7, #24]
 800e228:	2b02      	cmp	r3, #2
 800e22a:	f200 80a1 	bhi.w	800e370 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800e22e:	69bb      	ldr	r3, [r7, #24]
 800e230:	2b00      	cmp	r3, #0
 800e232:	d003      	beq.n	800e23c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800e234:	69bb      	ldr	r3, [r7, #24]
 800e236:	2b01      	cmp	r3, #1
 800e238:	d056      	beq.n	800e2e8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800e23a:	e099      	b.n	800e370 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e23c:	4b88      	ldr	r3, [pc, #544]	@ (800e460 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e23e:	681b      	ldr	r3, [r3, #0]
 800e240:	f003 0320 	and.w	r3, r3, #32
 800e244:	2b00      	cmp	r3, #0
 800e246:	d02d      	beq.n	800e2a4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e248:	4b85      	ldr	r3, [pc, #532]	@ (800e460 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	08db      	lsrs	r3, r3, #3
 800e24e:	f003 0303 	and.w	r3, r3, #3
 800e252:	4a84      	ldr	r2, [pc, #528]	@ (800e464 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800e254:	fa22 f303 	lsr.w	r3, r2, r3
 800e258:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e25a:	68bb      	ldr	r3, [r7, #8]
 800e25c:	ee07 3a90 	vmov	s15, r3
 800e260:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e264:	697b      	ldr	r3, [r7, #20]
 800e266:	ee07 3a90 	vmov	s15, r3
 800e26a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e26e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e272:	4b7b      	ldr	r3, [pc, #492]	@ (800e460 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e276:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e27a:	ee07 3a90 	vmov	s15, r3
 800e27e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e282:	ed97 6a03 	vldr	s12, [r7, #12]
 800e286:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800e468 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e28a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e28e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e292:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e296:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e29a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e29e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800e2a2:	e087      	b.n	800e3b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e2a4:	697b      	ldr	r3, [r7, #20]
 800e2a6:	ee07 3a90 	vmov	s15, r3
 800e2aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e2ae:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800e46c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800e2b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e2b6:	4b6a      	ldr	r3, [pc, #424]	@ (800e460 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e2b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e2ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e2be:	ee07 3a90 	vmov	s15, r3
 800e2c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e2c6:	ed97 6a03 	vldr	s12, [r7, #12]
 800e2ca:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800e468 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e2ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e2d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e2d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e2da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e2de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e2e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e2e6:	e065      	b.n	800e3b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e2e8:	697b      	ldr	r3, [r7, #20]
 800e2ea:	ee07 3a90 	vmov	s15, r3
 800e2ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e2f2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800e470 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800e2f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e2fa:	4b59      	ldr	r3, [pc, #356]	@ (800e460 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e2fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e2fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e302:	ee07 3a90 	vmov	s15, r3
 800e306:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e30a:	ed97 6a03 	vldr	s12, [r7, #12]
 800e30e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800e468 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e312:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e316:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e31a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e31e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e322:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e326:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e32a:	e043      	b.n	800e3b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e32c:	697b      	ldr	r3, [r7, #20]
 800e32e:	ee07 3a90 	vmov	s15, r3
 800e332:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e336:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800e474 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800e33a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e33e:	4b48      	ldr	r3, [pc, #288]	@ (800e460 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e342:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e346:	ee07 3a90 	vmov	s15, r3
 800e34a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e34e:	ed97 6a03 	vldr	s12, [r7, #12]
 800e352:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800e468 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e356:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e35a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e35e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e362:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e366:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e36a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e36e:	e021      	b.n	800e3b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e370:	697b      	ldr	r3, [r7, #20]
 800e372:	ee07 3a90 	vmov	s15, r3
 800e376:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e37a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800e470 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800e37e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e382:	4b37      	ldr	r3, [pc, #220]	@ (800e460 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e386:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e38a:	ee07 3a90 	vmov	s15, r3
 800e38e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e392:	ed97 6a03 	vldr	s12, [r7, #12]
 800e396:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800e468 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e39a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e39e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e3a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e3a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e3aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e3ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e3b2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800e3b4:	4b2a      	ldr	r3, [pc, #168]	@ (800e460 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e3b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e3b8:	0a5b      	lsrs	r3, r3, #9
 800e3ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e3be:	ee07 3a90 	vmov	s15, r3
 800e3c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e3c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e3ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e3ce:	edd7 6a07 	vldr	s13, [r7, #28]
 800e3d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e3d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e3da:	ee17 2a90 	vmov	r2, s15
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800e3e2:	4b1f      	ldr	r3, [pc, #124]	@ (800e460 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e3e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e3e6:	0c1b      	lsrs	r3, r3, #16
 800e3e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e3ec:	ee07 3a90 	vmov	s15, r3
 800e3f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e3f4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e3f8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e3fc:	edd7 6a07 	vldr	s13, [r7, #28]
 800e400:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e404:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e408:	ee17 2a90 	vmov	r2, s15
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800e410:	4b13      	ldr	r3, [pc, #76]	@ (800e460 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e414:	0e1b      	lsrs	r3, r3, #24
 800e416:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e41a:	ee07 3a90 	vmov	s15, r3
 800e41e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e422:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e426:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e42a:	edd7 6a07 	vldr	s13, [r7, #28]
 800e42e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e432:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e436:	ee17 2a90 	vmov	r2, s15
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800e43e:	e008      	b.n	800e452 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	2200      	movs	r2, #0
 800e444:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	2200      	movs	r2, #0
 800e44a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	2200      	movs	r2, #0
 800e450:	609a      	str	r2, [r3, #8]
}
 800e452:	bf00      	nop
 800e454:	3724      	adds	r7, #36	@ 0x24
 800e456:	46bd      	mov	sp, r7
 800e458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e45c:	4770      	bx	lr
 800e45e:	bf00      	nop
 800e460:	58024400 	.word	0x58024400
 800e464:	03d09000 	.word	0x03d09000
 800e468:	46000000 	.word	0x46000000
 800e46c:	4c742400 	.word	0x4c742400
 800e470:	4a742400 	.word	0x4a742400
 800e474:	4af42400 	.word	0x4af42400

0800e478 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800e478:	b480      	push	{r7}
 800e47a:	b089      	sub	sp, #36	@ 0x24
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e480:	4ba0      	ldr	r3, [pc, #640]	@ (800e704 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e484:	f003 0303 	and.w	r3, r3, #3
 800e488:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800e48a:	4b9e      	ldr	r3, [pc, #632]	@ (800e704 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e48c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e48e:	091b      	lsrs	r3, r3, #4
 800e490:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e494:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800e496:	4b9b      	ldr	r3, [pc, #620]	@ (800e704 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e49a:	f003 0301 	and.w	r3, r3, #1
 800e49e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800e4a0:	4b98      	ldr	r3, [pc, #608]	@ (800e704 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e4a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e4a4:	08db      	lsrs	r3, r3, #3
 800e4a6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e4aa:	693a      	ldr	r2, [r7, #16]
 800e4ac:	fb02 f303 	mul.w	r3, r2, r3
 800e4b0:	ee07 3a90 	vmov	s15, r3
 800e4b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e4b8:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800e4bc:	697b      	ldr	r3, [r7, #20]
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	f000 8111 	beq.w	800e6e6 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800e4c4:	69bb      	ldr	r3, [r7, #24]
 800e4c6:	2b02      	cmp	r3, #2
 800e4c8:	f000 8083 	beq.w	800e5d2 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800e4cc:	69bb      	ldr	r3, [r7, #24]
 800e4ce:	2b02      	cmp	r3, #2
 800e4d0:	f200 80a1 	bhi.w	800e616 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800e4d4:	69bb      	ldr	r3, [r7, #24]
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d003      	beq.n	800e4e2 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800e4da:	69bb      	ldr	r3, [r7, #24]
 800e4dc:	2b01      	cmp	r3, #1
 800e4de:	d056      	beq.n	800e58e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800e4e0:	e099      	b.n	800e616 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e4e2:	4b88      	ldr	r3, [pc, #544]	@ (800e704 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e4e4:	681b      	ldr	r3, [r3, #0]
 800e4e6:	f003 0320 	and.w	r3, r3, #32
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d02d      	beq.n	800e54a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e4ee:	4b85      	ldr	r3, [pc, #532]	@ (800e704 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e4f0:	681b      	ldr	r3, [r3, #0]
 800e4f2:	08db      	lsrs	r3, r3, #3
 800e4f4:	f003 0303 	and.w	r3, r3, #3
 800e4f8:	4a83      	ldr	r2, [pc, #524]	@ (800e708 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800e4fa:	fa22 f303 	lsr.w	r3, r2, r3
 800e4fe:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e500:	68bb      	ldr	r3, [r7, #8]
 800e502:	ee07 3a90 	vmov	s15, r3
 800e506:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e50a:	697b      	ldr	r3, [r7, #20]
 800e50c:	ee07 3a90 	vmov	s15, r3
 800e510:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e514:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e518:	4b7a      	ldr	r3, [pc, #488]	@ (800e704 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e51a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e51c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e520:	ee07 3a90 	vmov	s15, r3
 800e524:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e528:	ed97 6a03 	vldr	s12, [r7, #12]
 800e52c:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800e70c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800e530:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e534:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e538:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e53c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e540:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e544:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800e548:	e087      	b.n	800e65a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e54a:	697b      	ldr	r3, [r7, #20]
 800e54c:	ee07 3a90 	vmov	s15, r3
 800e550:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e554:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800e710 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800e558:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e55c:	4b69      	ldr	r3, [pc, #420]	@ (800e704 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e55e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e560:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e564:	ee07 3a90 	vmov	s15, r3
 800e568:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e56c:	ed97 6a03 	vldr	s12, [r7, #12]
 800e570:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800e70c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800e574:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e578:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e57c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e580:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e584:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e588:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e58c:	e065      	b.n	800e65a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e58e:	697b      	ldr	r3, [r7, #20]
 800e590:	ee07 3a90 	vmov	s15, r3
 800e594:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e598:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800e714 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800e59c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e5a0:	4b58      	ldr	r3, [pc, #352]	@ (800e704 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e5a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e5a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e5a8:	ee07 3a90 	vmov	s15, r3
 800e5ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e5b0:	ed97 6a03 	vldr	s12, [r7, #12]
 800e5b4:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800e70c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800e5b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e5bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e5c0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e5c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e5c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e5cc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e5d0:	e043      	b.n	800e65a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e5d2:	697b      	ldr	r3, [r7, #20]
 800e5d4:	ee07 3a90 	vmov	s15, r3
 800e5d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e5dc:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800e718 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800e5e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e5e4:	4b47      	ldr	r3, [pc, #284]	@ (800e704 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e5e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e5e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e5ec:	ee07 3a90 	vmov	s15, r3
 800e5f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e5f4:	ed97 6a03 	vldr	s12, [r7, #12]
 800e5f8:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800e70c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800e5fc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e600:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e604:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e608:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e60c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e610:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e614:	e021      	b.n	800e65a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e616:	697b      	ldr	r3, [r7, #20]
 800e618:	ee07 3a90 	vmov	s15, r3
 800e61c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e620:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800e710 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800e624:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e628:	4b36      	ldr	r3, [pc, #216]	@ (800e704 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e62a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e62c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e630:	ee07 3a90 	vmov	s15, r3
 800e634:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e638:	ed97 6a03 	vldr	s12, [r7, #12]
 800e63c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800e70c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800e640:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e644:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e648:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e64c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e650:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e654:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e658:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800e65a:	4b2a      	ldr	r3, [pc, #168]	@ (800e704 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e65c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e65e:	0a5b      	lsrs	r3, r3, #9
 800e660:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e664:	ee07 3a90 	vmov	s15, r3
 800e668:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e66c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e670:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e674:	edd7 6a07 	vldr	s13, [r7, #28]
 800e678:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e67c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e680:	ee17 2a90 	vmov	r2, s15
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800e688:	4b1e      	ldr	r3, [pc, #120]	@ (800e704 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e68a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e68c:	0c1b      	lsrs	r3, r3, #16
 800e68e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e692:	ee07 3a90 	vmov	s15, r3
 800e696:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e69a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e69e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e6a2:	edd7 6a07 	vldr	s13, [r7, #28]
 800e6a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e6aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e6ae:	ee17 2a90 	vmov	r2, s15
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800e6b6:	4b13      	ldr	r3, [pc, #76]	@ (800e704 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800e6b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e6ba:	0e1b      	lsrs	r3, r3, #24
 800e6bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e6c0:	ee07 3a90 	vmov	s15, r3
 800e6c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e6c8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e6cc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e6d0:	edd7 6a07 	vldr	s13, [r7, #28]
 800e6d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e6d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e6dc:	ee17 2a90 	vmov	r2, s15
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800e6e4:	e008      	b.n	800e6f8 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	2200      	movs	r2, #0
 800e6ea:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	2200      	movs	r2, #0
 800e6f0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	2200      	movs	r2, #0
 800e6f6:	609a      	str	r2, [r3, #8]
}
 800e6f8:	bf00      	nop
 800e6fa:	3724      	adds	r7, #36	@ 0x24
 800e6fc:	46bd      	mov	sp, r7
 800e6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e702:	4770      	bx	lr
 800e704:	58024400 	.word	0x58024400
 800e708:	03d09000 	.word	0x03d09000
 800e70c:	46000000 	.word	0x46000000
 800e710:	4c742400 	.word	0x4c742400
 800e714:	4a742400 	.word	0x4a742400
 800e718:	4af42400 	.word	0x4af42400

0800e71c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800e71c:	b580      	push	{r7, lr}
 800e71e:	b084      	sub	sp, #16
 800e720:	af00      	add	r7, sp, #0
 800e722:	6078      	str	r0, [r7, #4]
 800e724:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e726:	2300      	movs	r3, #0
 800e728:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800e72a:	4b53      	ldr	r3, [pc, #332]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e72c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e72e:	f003 0303 	and.w	r3, r3, #3
 800e732:	2b03      	cmp	r3, #3
 800e734:	d101      	bne.n	800e73a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800e736:	2301      	movs	r3, #1
 800e738:	e099      	b.n	800e86e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800e73a:	4b4f      	ldr	r3, [pc, #316]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	4a4e      	ldr	r2, [pc, #312]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e740:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e744:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e746:	f7f6 fb51 	bl	8004dec <HAL_GetTick>
 800e74a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800e74c:	e008      	b.n	800e760 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800e74e:	f7f6 fb4d 	bl	8004dec <HAL_GetTick>
 800e752:	4602      	mov	r2, r0
 800e754:	68bb      	ldr	r3, [r7, #8]
 800e756:	1ad3      	subs	r3, r2, r3
 800e758:	2b02      	cmp	r3, #2
 800e75a:	d901      	bls.n	800e760 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800e75c:	2303      	movs	r3, #3
 800e75e:	e086      	b.n	800e86e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800e760:	4b45      	ldr	r3, [pc, #276]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e762:	681b      	ldr	r3, [r3, #0]
 800e764:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d1f0      	bne.n	800e74e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800e76c:	4b42      	ldr	r3, [pc, #264]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e76e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e770:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	681b      	ldr	r3, [r3, #0]
 800e778:	031b      	lsls	r3, r3, #12
 800e77a:	493f      	ldr	r1, [pc, #252]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e77c:	4313      	orrs	r3, r2
 800e77e:	628b      	str	r3, [r1, #40]	@ 0x28
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	685b      	ldr	r3, [r3, #4]
 800e784:	3b01      	subs	r3, #1
 800e786:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	689b      	ldr	r3, [r3, #8]
 800e78e:	3b01      	subs	r3, #1
 800e790:	025b      	lsls	r3, r3, #9
 800e792:	b29b      	uxth	r3, r3
 800e794:	431a      	orrs	r2, r3
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	68db      	ldr	r3, [r3, #12]
 800e79a:	3b01      	subs	r3, #1
 800e79c:	041b      	lsls	r3, r3, #16
 800e79e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800e7a2:	431a      	orrs	r2, r3
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	691b      	ldr	r3, [r3, #16]
 800e7a8:	3b01      	subs	r3, #1
 800e7aa:	061b      	lsls	r3, r3, #24
 800e7ac:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800e7b0:	4931      	ldr	r1, [pc, #196]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e7b2:	4313      	orrs	r3, r2
 800e7b4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800e7b6:	4b30      	ldr	r3, [pc, #192]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e7b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7ba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	695b      	ldr	r3, [r3, #20]
 800e7c2:	492d      	ldr	r1, [pc, #180]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e7c4:	4313      	orrs	r3, r2
 800e7c6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800e7c8:	4b2b      	ldr	r3, [pc, #172]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e7ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7cc:	f023 0220 	bic.w	r2, r3, #32
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	699b      	ldr	r3, [r3, #24]
 800e7d4:	4928      	ldr	r1, [pc, #160]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e7d6:	4313      	orrs	r3, r2
 800e7d8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800e7da:	4b27      	ldr	r3, [pc, #156]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e7dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7de:	4a26      	ldr	r2, [pc, #152]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e7e0:	f023 0310 	bic.w	r3, r3, #16
 800e7e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800e7e6:	4b24      	ldr	r3, [pc, #144]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e7e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e7ea:	4b24      	ldr	r3, [pc, #144]	@ (800e87c <RCCEx_PLL2_Config+0x160>)
 800e7ec:	4013      	ands	r3, r2
 800e7ee:	687a      	ldr	r2, [r7, #4]
 800e7f0:	69d2      	ldr	r2, [r2, #28]
 800e7f2:	00d2      	lsls	r2, r2, #3
 800e7f4:	4920      	ldr	r1, [pc, #128]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e7f6:	4313      	orrs	r3, r2
 800e7f8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800e7fa:	4b1f      	ldr	r3, [pc, #124]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e7fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7fe:	4a1e      	ldr	r2, [pc, #120]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e800:	f043 0310 	orr.w	r3, r3, #16
 800e804:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800e806:	683b      	ldr	r3, [r7, #0]
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d106      	bne.n	800e81a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800e80c:	4b1a      	ldr	r3, [pc, #104]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e80e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e810:	4a19      	ldr	r2, [pc, #100]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e812:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e816:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e818:	e00f      	b.n	800e83a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800e81a:	683b      	ldr	r3, [r7, #0]
 800e81c:	2b01      	cmp	r3, #1
 800e81e:	d106      	bne.n	800e82e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800e820:	4b15      	ldr	r3, [pc, #84]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e824:	4a14      	ldr	r2, [pc, #80]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e826:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e82a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e82c:	e005      	b.n	800e83a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800e82e:	4b12      	ldr	r3, [pc, #72]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e832:	4a11      	ldr	r2, [pc, #68]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e834:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800e838:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800e83a:	4b0f      	ldr	r3, [pc, #60]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	4a0e      	ldr	r2, [pc, #56]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e840:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800e844:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e846:	f7f6 fad1 	bl	8004dec <HAL_GetTick>
 800e84a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800e84c:	e008      	b.n	800e860 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800e84e:	f7f6 facd 	bl	8004dec <HAL_GetTick>
 800e852:	4602      	mov	r2, r0
 800e854:	68bb      	ldr	r3, [r7, #8]
 800e856:	1ad3      	subs	r3, r2, r3
 800e858:	2b02      	cmp	r3, #2
 800e85a:	d901      	bls.n	800e860 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800e85c:	2303      	movs	r3, #3
 800e85e:	e006      	b.n	800e86e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800e860:	4b05      	ldr	r3, [pc, #20]	@ (800e878 <RCCEx_PLL2_Config+0x15c>)
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d0f0      	beq.n	800e84e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800e86c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e86e:	4618      	mov	r0, r3
 800e870:	3710      	adds	r7, #16
 800e872:	46bd      	mov	sp, r7
 800e874:	bd80      	pop	{r7, pc}
 800e876:	bf00      	nop
 800e878:	58024400 	.word	0x58024400
 800e87c:	ffff0007 	.word	0xffff0007

0800e880 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800e880:	b580      	push	{r7, lr}
 800e882:	b084      	sub	sp, #16
 800e884:	af00      	add	r7, sp, #0
 800e886:	6078      	str	r0, [r7, #4]
 800e888:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e88a:	2300      	movs	r3, #0
 800e88c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800e88e:	4b53      	ldr	r3, [pc, #332]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e892:	f003 0303 	and.w	r3, r3, #3
 800e896:	2b03      	cmp	r3, #3
 800e898:	d101      	bne.n	800e89e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800e89a:	2301      	movs	r3, #1
 800e89c:	e099      	b.n	800e9d2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800e89e:	4b4f      	ldr	r3, [pc, #316]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	4a4e      	ldr	r2, [pc, #312]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e8a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e8a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e8aa:	f7f6 fa9f 	bl	8004dec <HAL_GetTick>
 800e8ae:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800e8b0:	e008      	b.n	800e8c4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800e8b2:	f7f6 fa9b 	bl	8004dec <HAL_GetTick>
 800e8b6:	4602      	mov	r2, r0
 800e8b8:	68bb      	ldr	r3, [r7, #8]
 800e8ba:	1ad3      	subs	r3, r2, r3
 800e8bc:	2b02      	cmp	r3, #2
 800e8be:	d901      	bls.n	800e8c4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800e8c0:	2303      	movs	r3, #3
 800e8c2:	e086      	b.n	800e9d2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800e8c4:	4b45      	ldr	r3, [pc, #276]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d1f0      	bne.n	800e8b2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800e8d0:	4b42      	ldr	r3, [pc, #264]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e8d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e8d4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	051b      	lsls	r3, r3, #20
 800e8de:	493f      	ldr	r1, [pc, #252]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e8e0:	4313      	orrs	r3, r2
 800e8e2:	628b      	str	r3, [r1, #40]	@ 0x28
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	685b      	ldr	r3, [r3, #4]
 800e8e8:	3b01      	subs	r3, #1
 800e8ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	689b      	ldr	r3, [r3, #8]
 800e8f2:	3b01      	subs	r3, #1
 800e8f4:	025b      	lsls	r3, r3, #9
 800e8f6:	b29b      	uxth	r3, r3
 800e8f8:	431a      	orrs	r2, r3
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	68db      	ldr	r3, [r3, #12]
 800e8fe:	3b01      	subs	r3, #1
 800e900:	041b      	lsls	r3, r3, #16
 800e902:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800e906:	431a      	orrs	r2, r3
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	691b      	ldr	r3, [r3, #16]
 800e90c:	3b01      	subs	r3, #1
 800e90e:	061b      	lsls	r3, r3, #24
 800e910:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800e914:	4931      	ldr	r1, [pc, #196]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e916:	4313      	orrs	r3, r2
 800e918:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800e91a:	4b30      	ldr	r3, [pc, #192]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e91c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e91e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	695b      	ldr	r3, [r3, #20]
 800e926:	492d      	ldr	r1, [pc, #180]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e928:	4313      	orrs	r3, r2
 800e92a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800e92c:	4b2b      	ldr	r3, [pc, #172]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e92e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e930:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	699b      	ldr	r3, [r3, #24]
 800e938:	4928      	ldr	r1, [pc, #160]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e93a:	4313      	orrs	r3, r2
 800e93c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800e93e:	4b27      	ldr	r3, [pc, #156]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e942:	4a26      	ldr	r2, [pc, #152]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e944:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e948:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800e94a:	4b24      	ldr	r3, [pc, #144]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e94c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e94e:	4b24      	ldr	r3, [pc, #144]	@ (800e9e0 <RCCEx_PLL3_Config+0x160>)
 800e950:	4013      	ands	r3, r2
 800e952:	687a      	ldr	r2, [r7, #4]
 800e954:	69d2      	ldr	r2, [r2, #28]
 800e956:	00d2      	lsls	r2, r2, #3
 800e958:	4920      	ldr	r1, [pc, #128]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e95a:	4313      	orrs	r3, r2
 800e95c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800e95e:	4b1f      	ldr	r3, [pc, #124]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e962:	4a1e      	ldr	r2, [pc, #120]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e964:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e968:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800e96a:	683b      	ldr	r3, [r7, #0]
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d106      	bne.n	800e97e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800e970:	4b1a      	ldr	r3, [pc, #104]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e974:	4a19      	ldr	r2, [pc, #100]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e976:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800e97a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e97c:	e00f      	b.n	800e99e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800e97e:	683b      	ldr	r3, [r7, #0]
 800e980:	2b01      	cmp	r3, #1
 800e982:	d106      	bne.n	800e992 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800e984:	4b15      	ldr	r3, [pc, #84]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e988:	4a14      	ldr	r2, [pc, #80]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e98a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800e98e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e990:	e005      	b.n	800e99e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800e992:	4b12      	ldr	r3, [pc, #72]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e996:	4a11      	ldr	r2, [pc, #68]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e998:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e99c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800e99e:	4b0f      	ldr	r3, [pc, #60]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	4a0e      	ldr	r2, [pc, #56]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e9a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e9a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e9aa:	f7f6 fa1f 	bl	8004dec <HAL_GetTick>
 800e9ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800e9b0:	e008      	b.n	800e9c4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800e9b2:	f7f6 fa1b 	bl	8004dec <HAL_GetTick>
 800e9b6:	4602      	mov	r2, r0
 800e9b8:	68bb      	ldr	r3, [r7, #8]
 800e9ba:	1ad3      	subs	r3, r2, r3
 800e9bc:	2b02      	cmp	r3, #2
 800e9be:	d901      	bls.n	800e9c4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800e9c0:	2303      	movs	r3, #3
 800e9c2:	e006      	b.n	800e9d2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800e9c4:	4b05      	ldr	r3, [pc, #20]	@ (800e9dc <RCCEx_PLL3_Config+0x15c>)
 800e9c6:	681b      	ldr	r3, [r3, #0]
 800e9c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d0f0      	beq.n	800e9b2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800e9d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9d2:	4618      	mov	r0, r3
 800e9d4:	3710      	adds	r7, #16
 800e9d6:	46bd      	mov	sp, r7
 800e9d8:	bd80      	pop	{r7, pc}
 800e9da:	bf00      	nop
 800e9dc:	58024400 	.word	0x58024400
 800e9e0:	ffff0007 	.word	0xffff0007

0800e9e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e9e4:	b580      	push	{r7, lr}
 800e9e6:	b082      	sub	sp, #8
 800e9e8:	af00      	add	r7, sp, #0
 800e9ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d101      	bne.n	800e9f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e9f2:	2301      	movs	r3, #1
 800e9f4:	e049      	b.n	800ea8a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e9fc:	b2db      	uxtb	r3, r3
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d106      	bne.n	800ea10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	2200      	movs	r2, #0
 800ea06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ea0a:	6878      	ldr	r0, [r7, #4]
 800ea0c:	f7f5 fef2 	bl	80047f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	2202      	movs	r2, #2
 800ea14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	681a      	ldr	r2, [r3, #0]
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	3304      	adds	r3, #4
 800ea20:	4619      	mov	r1, r3
 800ea22:	4610      	mov	r0, r2
 800ea24:	f000 fdbe 	bl	800f5a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	2201      	movs	r2, #1
 800ea2c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	2201      	movs	r2, #1
 800ea34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	2201      	movs	r2, #1
 800ea3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	2201      	movs	r2, #1
 800ea44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	2201      	movs	r2, #1
 800ea4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	2201      	movs	r2, #1
 800ea54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	2201      	movs	r2, #1
 800ea5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	2201      	movs	r2, #1
 800ea64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	2201      	movs	r2, #1
 800ea6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	2201      	movs	r2, #1
 800ea74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	2201      	movs	r2, #1
 800ea7c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	2201      	movs	r2, #1
 800ea84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ea88:	2300      	movs	r3, #0
}
 800ea8a:	4618      	mov	r0, r3
 800ea8c:	3708      	adds	r7, #8
 800ea8e:	46bd      	mov	sp, r7
 800ea90:	bd80      	pop	{r7, pc}
	...

0800ea94 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800ea94:	b480      	push	{r7}
 800ea96:	b085      	sub	sp, #20
 800ea98:	af00      	add	r7, sp, #0
 800ea9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800eaa2:	b2db      	uxtb	r3, r3
 800eaa4:	2b01      	cmp	r3, #1
 800eaa6:	d001      	beq.n	800eaac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800eaa8:	2301      	movs	r3, #1
 800eaaa:	e056      	b.n	800eb5a <HAL_TIM_Base_Start+0xc6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	2202      	movs	r2, #2
 800eab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	4a2b      	ldr	r2, [pc, #172]	@ (800eb68 <HAL_TIM_Base_Start+0xd4>)
 800eaba:	4293      	cmp	r3, r2
 800eabc:	d02c      	beq.n	800eb18 <HAL_TIM_Base_Start+0x84>
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eac6:	d027      	beq.n	800eb18 <HAL_TIM_Base_Start+0x84>
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	681b      	ldr	r3, [r3, #0]
 800eacc:	4a27      	ldr	r2, [pc, #156]	@ (800eb6c <HAL_TIM_Base_Start+0xd8>)
 800eace:	4293      	cmp	r3, r2
 800ead0:	d022      	beq.n	800eb18 <HAL_TIM_Base_Start+0x84>
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	681b      	ldr	r3, [r3, #0]
 800ead6:	4a26      	ldr	r2, [pc, #152]	@ (800eb70 <HAL_TIM_Base_Start+0xdc>)
 800ead8:	4293      	cmp	r3, r2
 800eada:	d01d      	beq.n	800eb18 <HAL_TIM_Base_Start+0x84>
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	681b      	ldr	r3, [r3, #0]
 800eae0:	4a24      	ldr	r2, [pc, #144]	@ (800eb74 <HAL_TIM_Base_Start+0xe0>)
 800eae2:	4293      	cmp	r3, r2
 800eae4:	d018      	beq.n	800eb18 <HAL_TIM_Base_Start+0x84>
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	4a23      	ldr	r2, [pc, #140]	@ (800eb78 <HAL_TIM_Base_Start+0xe4>)
 800eaec:	4293      	cmp	r3, r2
 800eaee:	d013      	beq.n	800eb18 <HAL_TIM_Base_Start+0x84>
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	681b      	ldr	r3, [r3, #0]
 800eaf4:	4a21      	ldr	r2, [pc, #132]	@ (800eb7c <HAL_TIM_Base_Start+0xe8>)
 800eaf6:	4293      	cmp	r3, r2
 800eaf8:	d00e      	beq.n	800eb18 <HAL_TIM_Base_Start+0x84>
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	681b      	ldr	r3, [r3, #0]
 800eafe:	4a20      	ldr	r2, [pc, #128]	@ (800eb80 <HAL_TIM_Base_Start+0xec>)
 800eb00:	4293      	cmp	r3, r2
 800eb02:	d009      	beq.n	800eb18 <HAL_TIM_Base_Start+0x84>
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	4a1e      	ldr	r2, [pc, #120]	@ (800eb84 <HAL_TIM_Base_Start+0xf0>)
 800eb0a:	4293      	cmp	r3, r2
 800eb0c:	d004      	beq.n	800eb18 <HAL_TIM_Base_Start+0x84>
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	4a1d      	ldr	r2, [pc, #116]	@ (800eb88 <HAL_TIM_Base_Start+0xf4>)
 800eb14:	4293      	cmp	r3, r2
 800eb16:	d115      	bne.n	800eb44 <HAL_TIM_Base_Start+0xb0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	689a      	ldr	r2, [r3, #8]
 800eb1e:	4b1b      	ldr	r3, [pc, #108]	@ (800eb8c <HAL_TIM_Base_Start+0xf8>)
 800eb20:	4013      	ands	r3, r2
 800eb22:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	2b06      	cmp	r3, #6
 800eb28:	d015      	beq.n	800eb56 <HAL_TIM_Base_Start+0xc2>
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eb30:	d011      	beq.n	800eb56 <HAL_TIM_Base_Start+0xc2>
    {
      __HAL_TIM_ENABLE(htim);
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	681a      	ldr	r2, [r3, #0]
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	681b      	ldr	r3, [r3, #0]
 800eb3c:	f042 0201 	orr.w	r2, r2, #1
 800eb40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb42:	e008      	b.n	800eb56 <HAL_TIM_Base_Start+0xc2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	681b      	ldr	r3, [r3, #0]
 800eb48:	681a      	ldr	r2, [r3, #0]
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	f042 0201 	orr.w	r2, r2, #1
 800eb52:	601a      	str	r2, [r3, #0]
 800eb54:	e000      	b.n	800eb58 <HAL_TIM_Base_Start+0xc4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb56:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800eb58:	2300      	movs	r3, #0
}
 800eb5a:	4618      	mov	r0, r3
 800eb5c:	3714      	adds	r7, #20
 800eb5e:	46bd      	mov	sp, r7
 800eb60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb64:	4770      	bx	lr
 800eb66:	bf00      	nop
 800eb68:	40010000 	.word	0x40010000
 800eb6c:	40000400 	.word	0x40000400
 800eb70:	40000800 	.word	0x40000800
 800eb74:	40000c00 	.word	0x40000c00
 800eb78:	40010400 	.word	0x40010400
 800eb7c:	40001800 	.word	0x40001800
 800eb80:	40014000 	.word	0x40014000
 800eb84:	4000e000 	.word	0x4000e000
 800eb88:	4000e400 	.word	0x4000e400
 800eb8c:	00010007 	.word	0x00010007

0800eb90 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800eb90:	b580      	push	{r7, lr}
 800eb92:	b082      	sub	sp, #8
 800eb94:	af00      	add	r7, sp, #0
 800eb96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d101      	bne.n	800eba2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800eb9e:	2301      	movs	r3, #1
 800eba0:	e049      	b.n	800ec36 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800eba8:	b2db      	uxtb	r3, r3
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d106      	bne.n	800ebbc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	2200      	movs	r2, #0
 800ebb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ebb6:	6878      	ldr	r0, [r7, #4]
 800ebb8:	f7f5 fd4c 	bl	8004654 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	2202      	movs	r2, #2
 800ebc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	681a      	ldr	r2, [r3, #0]
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	3304      	adds	r3, #4
 800ebcc:	4619      	mov	r1, r3
 800ebce:	4610      	mov	r0, r2
 800ebd0:	f000 fce8 	bl	800f5a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	2201      	movs	r2, #1
 800ebd8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	2201      	movs	r2, #1
 800ebe0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	2201      	movs	r2, #1
 800ebe8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	2201      	movs	r2, #1
 800ebf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	2201      	movs	r2, #1
 800ebf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	2201      	movs	r2, #1
 800ec00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	2201      	movs	r2, #1
 800ec08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	2201      	movs	r2, #1
 800ec10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	2201      	movs	r2, #1
 800ec18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	2201      	movs	r2, #1
 800ec20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	2201      	movs	r2, #1
 800ec28:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	2201      	movs	r2, #1
 800ec30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ec34:	2300      	movs	r3, #0
}
 800ec36:	4618      	mov	r0, r3
 800ec38:	3708      	adds	r7, #8
 800ec3a:	46bd      	mov	sp, r7
 800ec3c:	bd80      	pop	{r7, pc}
	...

0800ec40 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ec40:	b580      	push	{r7, lr}
 800ec42:	b084      	sub	sp, #16
 800ec44:	af00      	add	r7, sp, #0
 800ec46:	6078      	str	r0, [r7, #4]
 800ec48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ec4a:	683b      	ldr	r3, [r7, #0]
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d109      	bne.n	800ec64 <HAL_TIM_PWM_Start+0x24>
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ec56:	b2db      	uxtb	r3, r3
 800ec58:	2b01      	cmp	r3, #1
 800ec5a:	bf14      	ite	ne
 800ec5c:	2301      	movne	r3, #1
 800ec5e:	2300      	moveq	r3, #0
 800ec60:	b2db      	uxtb	r3, r3
 800ec62:	e03c      	b.n	800ecde <HAL_TIM_PWM_Start+0x9e>
 800ec64:	683b      	ldr	r3, [r7, #0]
 800ec66:	2b04      	cmp	r3, #4
 800ec68:	d109      	bne.n	800ec7e <HAL_TIM_PWM_Start+0x3e>
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ec70:	b2db      	uxtb	r3, r3
 800ec72:	2b01      	cmp	r3, #1
 800ec74:	bf14      	ite	ne
 800ec76:	2301      	movne	r3, #1
 800ec78:	2300      	moveq	r3, #0
 800ec7a:	b2db      	uxtb	r3, r3
 800ec7c:	e02f      	b.n	800ecde <HAL_TIM_PWM_Start+0x9e>
 800ec7e:	683b      	ldr	r3, [r7, #0]
 800ec80:	2b08      	cmp	r3, #8
 800ec82:	d109      	bne.n	800ec98 <HAL_TIM_PWM_Start+0x58>
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ec8a:	b2db      	uxtb	r3, r3
 800ec8c:	2b01      	cmp	r3, #1
 800ec8e:	bf14      	ite	ne
 800ec90:	2301      	movne	r3, #1
 800ec92:	2300      	moveq	r3, #0
 800ec94:	b2db      	uxtb	r3, r3
 800ec96:	e022      	b.n	800ecde <HAL_TIM_PWM_Start+0x9e>
 800ec98:	683b      	ldr	r3, [r7, #0]
 800ec9a:	2b0c      	cmp	r3, #12
 800ec9c:	d109      	bne.n	800ecb2 <HAL_TIM_PWM_Start+0x72>
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800eca4:	b2db      	uxtb	r3, r3
 800eca6:	2b01      	cmp	r3, #1
 800eca8:	bf14      	ite	ne
 800ecaa:	2301      	movne	r3, #1
 800ecac:	2300      	moveq	r3, #0
 800ecae:	b2db      	uxtb	r3, r3
 800ecb0:	e015      	b.n	800ecde <HAL_TIM_PWM_Start+0x9e>
 800ecb2:	683b      	ldr	r3, [r7, #0]
 800ecb4:	2b10      	cmp	r3, #16
 800ecb6:	d109      	bne.n	800eccc <HAL_TIM_PWM_Start+0x8c>
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ecbe:	b2db      	uxtb	r3, r3
 800ecc0:	2b01      	cmp	r3, #1
 800ecc2:	bf14      	ite	ne
 800ecc4:	2301      	movne	r3, #1
 800ecc6:	2300      	moveq	r3, #0
 800ecc8:	b2db      	uxtb	r3, r3
 800ecca:	e008      	b.n	800ecde <HAL_TIM_PWM_Start+0x9e>
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800ecd2:	b2db      	uxtb	r3, r3
 800ecd4:	2b01      	cmp	r3, #1
 800ecd6:	bf14      	ite	ne
 800ecd8:	2301      	movne	r3, #1
 800ecda:	2300      	moveq	r3, #0
 800ecdc:	b2db      	uxtb	r3, r3
 800ecde:	2b00      	cmp	r3, #0
 800ece0:	d001      	beq.n	800ece6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800ece2:	2301      	movs	r3, #1
 800ece4:	e0ab      	b.n	800ee3e <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ece6:	683b      	ldr	r3, [r7, #0]
 800ece8:	2b00      	cmp	r3, #0
 800ecea:	d104      	bne.n	800ecf6 <HAL_TIM_PWM_Start+0xb6>
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	2202      	movs	r2, #2
 800ecf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ecf4:	e023      	b.n	800ed3e <HAL_TIM_PWM_Start+0xfe>
 800ecf6:	683b      	ldr	r3, [r7, #0]
 800ecf8:	2b04      	cmp	r3, #4
 800ecfa:	d104      	bne.n	800ed06 <HAL_TIM_PWM_Start+0xc6>
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	2202      	movs	r2, #2
 800ed00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ed04:	e01b      	b.n	800ed3e <HAL_TIM_PWM_Start+0xfe>
 800ed06:	683b      	ldr	r3, [r7, #0]
 800ed08:	2b08      	cmp	r3, #8
 800ed0a:	d104      	bne.n	800ed16 <HAL_TIM_PWM_Start+0xd6>
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	2202      	movs	r2, #2
 800ed10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ed14:	e013      	b.n	800ed3e <HAL_TIM_PWM_Start+0xfe>
 800ed16:	683b      	ldr	r3, [r7, #0]
 800ed18:	2b0c      	cmp	r3, #12
 800ed1a:	d104      	bne.n	800ed26 <HAL_TIM_PWM_Start+0xe6>
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	2202      	movs	r2, #2
 800ed20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ed24:	e00b      	b.n	800ed3e <HAL_TIM_PWM_Start+0xfe>
 800ed26:	683b      	ldr	r3, [r7, #0]
 800ed28:	2b10      	cmp	r3, #16
 800ed2a:	d104      	bne.n	800ed36 <HAL_TIM_PWM_Start+0xf6>
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	2202      	movs	r2, #2
 800ed30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ed34:	e003      	b.n	800ed3e <HAL_TIM_PWM_Start+0xfe>
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	2202      	movs	r2, #2
 800ed3a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	681b      	ldr	r3, [r3, #0]
 800ed42:	2201      	movs	r2, #1
 800ed44:	6839      	ldr	r1, [r7, #0]
 800ed46:	4618      	mov	r0, r3
 800ed48:	f001 f97c 	bl	8010044 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	4a3d      	ldr	r2, [pc, #244]	@ (800ee48 <HAL_TIM_PWM_Start+0x208>)
 800ed52:	4293      	cmp	r3, r2
 800ed54:	d013      	beq.n	800ed7e <HAL_TIM_PWM_Start+0x13e>
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	4a3c      	ldr	r2, [pc, #240]	@ (800ee4c <HAL_TIM_PWM_Start+0x20c>)
 800ed5c:	4293      	cmp	r3, r2
 800ed5e:	d00e      	beq.n	800ed7e <HAL_TIM_PWM_Start+0x13e>
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	4a3a      	ldr	r2, [pc, #232]	@ (800ee50 <HAL_TIM_PWM_Start+0x210>)
 800ed66:	4293      	cmp	r3, r2
 800ed68:	d009      	beq.n	800ed7e <HAL_TIM_PWM_Start+0x13e>
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	681b      	ldr	r3, [r3, #0]
 800ed6e:	4a39      	ldr	r2, [pc, #228]	@ (800ee54 <HAL_TIM_PWM_Start+0x214>)
 800ed70:	4293      	cmp	r3, r2
 800ed72:	d004      	beq.n	800ed7e <HAL_TIM_PWM_Start+0x13e>
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	4a37      	ldr	r2, [pc, #220]	@ (800ee58 <HAL_TIM_PWM_Start+0x218>)
 800ed7a:	4293      	cmp	r3, r2
 800ed7c:	d101      	bne.n	800ed82 <HAL_TIM_PWM_Start+0x142>
 800ed7e:	2301      	movs	r3, #1
 800ed80:	e000      	b.n	800ed84 <HAL_TIM_PWM_Start+0x144>
 800ed82:	2300      	movs	r3, #0
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d007      	beq.n	800ed98 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ed96:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	4a2a      	ldr	r2, [pc, #168]	@ (800ee48 <HAL_TIM_PWM_Start+0x208>)
 800ed9e:	4293      	cmp	r3, r2
 800eda0:	d02c      	beq.n	800edfc <HAL_TIM_PWM_Start+0x1bc>
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	681b      	ldr	r3, [r3, #0]
 800eda6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800edaa:	d027      	beq.n	800edfc <HAL_TIM_PWM_Start+0x1bc>
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	4a2a      	ldr	r2, [pc, #168]	@ (800ee5c <HAL_TIM_PWM_Start+0x21c>)
 800edb2:	4293      	cmp	r3, r2
 800edb4:	d022      	beq.n	800edfc <HAL_TIM_PWM_Start+0x1bc>
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	4a29      	ldr	r2, [pc, #164]	@ (800ee60 <HAL_TIM_PWM_Start+0x220>)
 800edbc:	4293      	cmp	r3, r2
 800edbe:	d01d      	beq.n	800edfc <HAL_TIM_PWM_Start+0x1bc>
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	4a27      	ldr	r2, [pc, #156]	@ (800ee64 <HAL_TIM_PWM_Start+0x224>)
 800edc6:	4293      	cmp	r3, r2
 800edc8:	d018      	beq.n	800edfc <HAL_TIM_PWM_Start+0x1bc>
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	681b      	ldr	r3, [r3, #0]
 800edce:	4a1f      	ldr	r2, [pc, #124]	@ (800ee4c <HAL_TIM_PWM_Start+0x20c>)
 800edd0:	4293      	cmp	r3, r2
 800edd2:	d013      	beq.n	800edfc <HAL_TIM_PWM_Start+0x1bc>
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	4a23      	ldr	r2, [pc, #140]	@ (800ee68 <HAL_TIM_PWM_Start+0x228>)
 800edda:	4293      	cmp	r3, r2
 800eddc:	d00e      	beq.n	800edfc <HAL_TIM_PWM_Start+0x1bc>
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	4a1b      	ldr	r2, [pc, #108]	@ (800ee50 <HAL_TIM_PWM_Start+0x210>)
 800ede4:	4293      	cmp	r3, r2
 800ede6:	d009      	beq.n	800edfc <HAL_TIM_PWM_Start+0x1bc>
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	681b      	ldr	r3, [r3, #0]
 800edec:	4a1f      	ldr	r2, [pc, #124]	@ (800ee6c <HAL_TIM_PWM_Start+0x22c>)
 800edee:	4293      	cmp	r3, r2
 800edf0:	d004      	beq.n	800edfc <HAL_TIM_PWM_Start+0x1bc>
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	681b      	ldr	r3, [r3, #0]
 800edf6:	4a1e      	ldr	r2, [pc, #120]	@ (800ee70 <HAL_TIM_PWM_Start+0x230>)
 800edf8:	4293      	cmp	r3, r2
 800edfa:	d115      	bne.n	800ee28 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	689a      	ldr	r2, [r3, #8]
 800ee02:	4b1c      	ldr	r3, [pc, #112]	@ (800ee74 <HAL_TIM_PWM_Start+0x234>)
 800ee04:	4013      	ands	r3, r2
 800ee06:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ee08:	68fb      	ldr	r3, [r7, #12]
 800ee0a:	2b06      	cmp	r3, #6
 800ee0c:	d015      	beq.n	800ee3a <HAL_TIM_PWM_Start+0x1fa>
 800ee0e:	68fb      	ldr	r3, [r7, #12]
 800ee10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ee14:	d011      	beq.n	800ee3a <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	681a      	ldr	r2, [r3, #0]
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	681b      	ldr	r3, [r3, #0]
 800ee20:	f042 0201 	orr.w	r2, r2, #1
 800ee24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ee26:	e008      	b.n	800ee3a <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	681a      	ldr	r2, [r3, #0]
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	f042 0201 	orr.w	r2, r2, #1
 800ee36:	601a      	str	r2, [r3, #0]
 800ee38:	e000      	b.n	800ee3c <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ee3a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ee3c:	2300      	movs	r3, #0
}
 800ee3e:	4618      	mov	r0, r3
 800ee40:	3710      	adds	r7, #16
 800ee42:	46bd      	mov	sp, r7
 800ee44:	bd80      	pop	{r7, pc}
 800ee46:	bf00      	nop
 800ee48:	40010000 	.word	0x40010000
 800ee4c:	40010400 	.word	0x40010400
 800ee50:	40014000 	.word	0x40014000
 800ee54:	40014400 	.word	0x40014400
 800ee58:	40014800 	.word	0x40014800
 800ee5c:	40000400 	.word	0x40000400
 800ee60:	40000800 	.word	0x40000800
 800ee64:	40000c00 	.word	0x40000c00
 800ee68:	40001800 	.word	0x40001800
 800ee6c:	4000e000 	.word	0x4000e000
 800ee70:	4000e400 	.word	0x4000e400
 800ee74:	00010007 	.word	0x00010007

0800ee78 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ee78:	b580      	push	{r7, lr}
 800ee7a:	b082      	sub	sp, #8
 800ee7c:	af00      	add	r7, sp, #0
 800ee7e:	6078      	str	r0, [r7, #4]
 800ee80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	681b      	ldr	r3, [r3, #0]
 800ee86:	2200      	movs	r2, #0
 800ee88:	6839      	ldr	r1, [r7, #0]
 800ee8a:	4618      	mov	r0, r3
 800ee8c:	f001 f8da 	bl	8010044 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	4a3e      	ldr	r2, [pc, #248]	@ (800ef90 <HAL_TIM_PWM_Stop+0x118>)
 800ee96:	4293      	cmp	r3, r2
 800ee98:	d013      	beq.n	800eec2 <HAL_TIM_PWM_Stop+0x4a>
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	681b      	ldr	r3, [r3, #0]
 800ee9e:	4a3d      	ldr	r2, [pc, #244]	@ (800ef94 <HAL_TIM_PWM_Stop+0x11c>)
 800eea0:	4293      	cmp	r3, r2
 800eea2:	d00e      	beq.n	800eec2 <HAL_TIM_PWM_Stop+0x4a>
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	681b      	ldr	r3, [r3, #0]
 800eea8:	4a3b      	ldr	r2, [pc, #236]	@ (800ef98 <HAL_TIM_PWM_Stop+0x120>)
 800eeaa:	4293      	cmp	r3, r2
 800eeac:	d009      	beq.n	800eec2 <HAL_TIM_PWM_Stop+0x4a>
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	681b      	ldr	r3, [r3, #0]
 800eeb2:	4a3a      	ldr	r2, [pc, #232]	@ (800ef9c <HAL_TIM_PWM_Stop+0x124>)
 800eeb4:	4293      	cmp	r3, r2
 800eeb6:	d004      	beq.n	800eec2 <HAL_TIM_PWM_Stop+0x4a>
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	681b      	ldr	r3, [r3, #0]
 800eebc:	4a38      	ldr	r2, [pc, #224]	@ (800efa0 <HAL_TIM_PWM_Stop+0x128>)
 800eebe:	4293      	cmp	r3, r2
 800eec0:	d101      	bne.n	800eec6 <HAL_TIM_PWM_Stop+0x4e>
 800eec2:	2301      	movs	r3, #1
 800eec4:	e000      	b.n	800eec8 <HAL_TIM_PWM_Stop+0x50>
 800eec6:	2300      	movs	r3, #0
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	d017      	beq.n	800eefc <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	681b      	ldr	r3, [r3, #0]
 800eed0:	6a1a      	ldr	r2, [r3, #32]
 800eed2:	f241 1311 	movw	r3, #4369	@ 0x1111
 800eed6:	4013      	ands	r3, r2
 800eed8:	2b00      	cmp	r3, #0
 800eeda:	d10f      	bne.n	800eefc <HAL_TIM_PWM_Stop+0x84>
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	681b      	ldr	r3, [r3, #0]
 800eee0:	6a1a      	ldr	r2, [r3, #32]
 800eee2:	f240 4344 	movw	r3, #1092	@ 0x444
 800eee6:	4013      	ands	r3, r2
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d107      	bne.n	800eefc <HAL_TIM_PWM_Stop+0x84>
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	681b      	ldr	r3, [r3, #0]
 800eef6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800eefa:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	681b      	ldr	r3, [r3, #0]
 800ef00:	6a1a      	ldr	r2, [r3, #32]
 800ef02:	f241 1311 	movw	r3, #4369	@ 0x1111
 800ef06:	4013      	ands	r3, r2
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d10f      	bne.n	800ef2c <HAL_TIM_PWM_Stop+0xb4>
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	6a1a      	ldr	r2, [r3, #32]
 800ef12:	f240 4344 	movw	r3, #1092	@ 0x444
 800ef16:	4013      	ands	r3, r2
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d107      	bne.n	800ef2c <HAL_TIM_PWM_Stop+0xb4>
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	681a      	ldr	r2, [r3, #0]
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	681b      	ldr	r3, [r3, #0]
 800ef26:	f022 0201 	bic.w	r2, r2, #1
 800ef2a:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ef2c:	683b      	ldr	r3, [r7, #0]
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d104      	bne.n	800ef3c <HAL_TIM_PWM_Stop+0xc4>
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	2201      	movs	r2, #1
 800ef36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ef3a:	e023      	b.n	800ef84 <HAL_TIM_PWM_Stop+0x10c>
 800ef3c:	683b      	ldr	r3, [r7, #0]
 800ef3e:	2b04      	cmp	r3, #4
 800ef40:	d104      	bne.n	800ef4c <HAL_TIM_PWM_Stop+0xd4>
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	2201      	movs	r2, #1
 800ef46:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ef4a:	e01b      	b.n	800ef84 <HAL_TIM_PWM_Stop+0x10c>
 800ef4c:	683b      	ldr	r3, [r7, #0]
 800ef4e:	2b08      	cmp	r3, #8
 800ef50:	d104      	bne.n	800ef5c <HAL_TIM_PWM_Stop+0xe4>
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	2201      	movs	r2, #1
 800ef56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ef5a:	e013      	b.n	800ef84 <HAL_TIM_PWM_Stop+0x10c>
 800ef5c:	683b      	ldr	r3, [r7, #0]
 800ef5e:	2b0c      	cmp	r3, #12
 800ef60:	d104      	bne.n	800ef6c <HAL_TIM_PWM_Stop+0xf4>
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	2201      	movs	r2, #1
 800ef66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ef6a:	e00b      	b.n	800ef84 <HAL_TIM_PWM_Stop+0x10c>
 800ef6c:	683b      	ldr	r3, [r7, #0]
 800ef6e:	2b10      	cmp	r3, #16
 800ef70:	d104      	bne.n	800ef7c <HAL_TIM_PWM_Stop+0x104>
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	2201      	movs	r2, #1
 800ef76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ef7a:	e003      	b.n	800ef84 <HAL_TIM_PWM_Stop+0x10c>
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	2201      	movs	r2, #1
 800ef80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800ef84:	2300      	movs	r3, #0
}
 800ef86:	4618      	mov	r0, r3
 800ef88:	3708      	adds	r7, #8
 800ef8a:	46bd      	mov	sp, r7
 800ef8c:	bd80      	pop	{r7, pc}
 800ef8e:	bf00      	nop
 800ef90:	40010000 	.word	0x40010000
 800ef94:	40010400 	.word	0x40010400
 800ef98:	40014000 	.word	0x40014000
 800ef9c:	40014400 	.word	0x40014400
 800efa0:	40014800 	.word	0x40014800

0800efa4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800efa4:	b580      	push	{r7, lr}
 800efa6:	b082      	sub	sp, #8
 800efa8:	af00      	add	r7, sp, #0
 800efaa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d101      	bne.n	800efb6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800efb2:	2301      	movs	r3, #1
 800efb4:	e049      	b.n	800f04a <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800efbc:	b2db      	uxtb	r3, r3
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d106      	bne.n	800efd0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	2200      	movs	r2, #0
 800efc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800efca:	6878      	ldr	r0, [r7, #4]
 800efcc:	f7f5 fb90 	bl	80046f0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	2202      	movs	r2, #2
 800efd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	681a      	ldr	r2, [r3, #0]
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	3304      	adds	r3, #4
 800efe0:	4619      	mov	r1, r3
 800efe2:	4610      	mov	r0, r2
 800efe4:	f000 fade 	bl	800f5a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	2201      	movs	r2, #1
 800efec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	2201      	movs	r2, #1
 800eff4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	2201      	movs	r2, #1
 800effc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	2201      	movs	r2, #1
 800f004:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	2201      	movs	r2, #1
 800f00c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	2201      	movs	r2, #1
 800f014:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	2201      	movs	r2, #1
 800f01c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	2201      	movs	r2, #1
 800f024:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	2201      	movs	r2, #1
 800f02c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	2201      	movs	r2, #1
 800f034:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	2201      	movs	r2, #1
 800f03c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	2201      	movs	r2, #1
 800f044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f048:	2300      	movs	r3, #0
}
 800f04a:	4618      	mov	r0, r3
 800f04c:	3708      	adds	r7, #8
 800f04e:	46bd      	mov	sp, r7
 800f050:	bd80      	pop	{r7, pc}

0800f052 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800f052:	b580      	push	{r7, lr}
 800f054:	b086      	sub	sp, #24
 800f056:	af00      	add	r7, sp, #0
 800f058:	60f8      	str	r0, [r7, #12]
 800f05a:	60b9      	str	r1, [r7, #8]
 800f05c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f05e:	2300      	movs	r3, #0
 800f060:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f062:	68fb      	ldr	r3, [r7, #12]
 800f064:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f068:	2b01      	cmp	r3, #1
 800f06a:	d101      	bne.n	800f070 <HAL_TIM_IC_ConfigChannel+0x1e>
 800f06c:	2302      	movs	r3, #2
 800f06e:	e088      	b.n	800f182 <HAL_TIM_IC_ConfigChannel+0x130>
 800f070:	68fb      	ldr	r3, [r7, #12]
 800f072:	2201      	movs	r2, #1
 800f074:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	2b00      	cmp	r3, #0
 800f07c:	d11b      	bne.n	800f0b6 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800f07e:	68fb      	ldr	r3, [r7, #12]
 800f080:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800f082:	68bb      	ldr	r3, [r7, #8]
 800f084:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800f086:	68bb      	ldr	r3, [r7, #8]
 800f088:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800f08a:	68bb      	ldr	r3, [r7, #8]
 800f08c:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800f08e:	f000 fe05 	bl	800fc9c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800f092:	68fb      	ldr	r3, [r7, #12]
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	699a      	ldr	r2, [r3, #24]
 800f098:	68fb      	ldr	r3, [r7, #12]
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	f022 020c 	bic.w	r2, r2, #12
 800f0a0:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800f0a2:	68fb      	ldr	r3, [r7, #12]
 800f0a4:	681b      	ldr	r3, [r3, #0]
 800f0a6:	6999      	ldr	r1, [r3, #24]
 800f0a8:	68bb      	ldr	r3, [r7, #8]
 800f0aa:	689a      	ldr	r2, [r3, #8]
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	430a      	orrs	r2, r1
 800f0b2:	619a      	str	r2, [r3, #24]
 800f0b4:	e060      	b.n	800f178 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	2b04      	cmp	r3, #4
 800f0ba:	d11c      	bne.n	800f0f6 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800f0c0:	68bb      	ldr	r3, [r7, #8]
 800f0c2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800f0c4:	68bb      	ldr	r3, [r7, #8]
 800f0c6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800f0c8:	68bb      	ldr	r3, [r7, #8]
 800f0ca:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800f0cc:	f000 fe95 	bl	800fdfa <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	699a      	ldr	r2, [r3, #24]
 800f0d6:	68fb      	ldr	r3, [r7, #12]
 800f0d8:	681b      	ldr	r3, [r3, #0]
 800f0da:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800f0de:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	681b      	ldr	r3, [r3, #0]
 800f0e4:	6999      	ldr	r1, [r3, #24]
 800f0e6:	68bb      	ldr	r3, [r7, #8]
 800f0e8:	689b      	ldr	r3, [r3, #8]
 800f0ea:	021a      	lsls	r2, r3, #8
 800f0ec:	68fb      	ldr	r3, [r7, #12]
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	430a      	orrs	r2, r1
 800f0f2:	619a      	str	r2, [r3, #24]
 800f0f4:	e040      	b.n	800f178 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	2b08      	cmp	r3, #8
 800f0fa:	d11b      	bne.n	800f134 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800f0fc:	68fb      	ldr	r3, [r7, #12]
 800f0fe:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800f100:	68bb      	ldr	r3, [r7, #8]
 800f102:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800f104:	68bb      	ldr	r3, [r7, #8]
 800f106:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800f108:	68bb      	ldr	r3, [r7, #8]
 800f10a:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800f10c:	f000 fee2 	bl	800fed4 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	69da      	ldr	r2, [r3, #28]
 800f116:	68fb      	ldr	r3, [r7, #12]
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	f022 020c 	bic.w	r2, r2, #12
 800f11e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800f120:	68fb      	ldr	r3, [r7, #12]
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	69d9      	ldr	r1, [r3, #28]
 800f126:	68bb      	ldr	r3, [r7, #8]
 800f128:	689a      	ldr	r2, [r3, #8]
 800f12a:	68fb      	ldr	r3, [r7, #12]
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	430a      	orrs	r2, r1
 800f130:	61da      	str	r2, [r3, #28]
 800f132:	e021      	b.n	800f178 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800f134:	687b      	ldr	r3, [r7, #4]
 800f136:	2b0c      	cmp	r3, #12
 800f138:	d11c      	bne.n	800f174 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800f13a:	68fb      	ldr	r3, [r7, #12]
 800f13c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800f13e:	68bb      	ldr	r3, [r7, #8]
 800f140:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800f142:	68bb      	ldr	r3, [r7, #8]
 800f144:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800f146:	68bb      	ldr	r3, [r7, #8]
 800f148:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800f14a:	f000 feff 	bl	800ff4c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	681b      	ldr	r3, [r3, #0]
 800f152:	69da      	ldr	r2, [r3, #28]
 800f154:	68fb      	ldr	r3, [r7, #12]
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800f15c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	69d9      	ldr	r1, [r3, #28]
 800f164:	68bb      	ldr	r3, [r7, #8]
 800f166:	689b      	ldr	r3, [r3, #8]
 800f168:	021a      	lsls	r2, r3, #8
 800f16a:	68fb      	ldr	r3, [r7, #12]
 800f16c:	681b      	ldr	r3, [r3, #0]
 800f16e:	430a      	orrs	r2, r1
 800f170:	61da      	str	r2, [r3, #28]
 800f172:	e001      	b.n	800f178 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800f174:	2301      	movs	r3, #1
 800f176:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800f178:	68fb      	ldr	r3, [r7, #12]
 800f17a:	2200      	movs	r2, #0
 800f17c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f180:	7dfb      	ldrb	r3, [r7, #23]
}
 800f182:	4618      	mov	r0, r3
 800f184:	3718      	adds	r7, #24
 800f186:	46bd      	mov	sp, r7
 800f188:	bd80      	pop	{r7, pc}
	...

0800f18c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f18c:	b580      	push	{r7, lr}
 800f18e:	b086      	sub	sp, #24
 800f190:	af00      	add	r7, sp, #0
 800f192:	60f8      	str	r0, [r7, #12]
 800f194:	60b9      	str	r1, [r7, #8]
 800f196:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f198:	2300      	movs	r3, #0
 800f19a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f19c:	68fb      	ldr	r3, [r7, #12]
 800f19e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f1a2:	2b01      	cmp	r3, #1
 800f1a4:	d101      	bne.n	800f1aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 800f1a6:	2302      	movs	r3, #2
 800f1a8:	e0ff      	b.n	800f3aa <HAL_TIM_PWM_ConfigChannel+0x21e>
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	2201      	movs	r2, #1
 800f1ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	2b14      	cmp	r3, #20
 800f1b6:	f200 80f0 	bhi.w	800f39a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800f1ba:	a201      	add	r2, pc, #4	@ (adr r2, 800f1c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800f1bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1c0:	0800f215 	.word	0x0800f215
 800f1c4:	0800f39b 	.word	0x0800f39b
 800f1c8:	0800f39b 	.word	0x0800f39b
 800f1cc:	0800f39b 	.word	0x0800f39b
 800f1d0:	0800f255 	.word	0x0800f255
 800f1d4:	0800f39b 	.word	0x0800f39b
 800f1d8:	0800f39b 	.word	0x0800f39b
 800f1dc:	0800f39b 	.word	0x0800f39b
 800f1e0:	0800f297 	.word	0x0800f297
 800f1e4:	0800f39b 	.word	0x0800f39b
 800f1e8:	0800f39b 	.word	0x0800f39b
 800f1ec:	0800f39b 	.word	0x0800f39b
 800f1f0:	0800f2d7 	.word	0x0800f2d7
 800f1f4:	0800f39b 	.word	0x0800f39b
 800f1f8:	0800f39b 	.word	0x0800f39b
 800f1fc:	0800f39b 	.word	0x0800f39b
 800f200:	0800f319 	.word	0x0800f319
 800f204:	0800f39b 	.word	0x0800f39b
 800f208:	0800f39b 	.word	0x0800f39b
 800f20c:	0800f39b 	.word	0x0800f39b
 800f210:	0800f359 	.word	0x0800f359
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f214:	68fb      	ldr	r3, [r7, #12]
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	68b9      	ldr	r1, [r7, #8]
 800f21a:	4618      	mov	r0, r3
 800f21c:	f000 fa68 	bl	800f6f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f220:	68fb      	ldr	r3, [r7, #12]
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	699a      	ldr	r2, [r3, #24]
 800f226:	68fb      	ldr	r3, [r7, #12]
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	f042 0208 	orr.w	r2, r2, #8
 800f22e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f230:	68fb      	ldr	r3, [r7, #12]
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	699a      	ldr	r2, [r3, #24]
 800f236:	68fb      	ldr	r3, [r7, #12]
 800f238:	681b      	ldr	r3, [r3, #0]
 800f23a:	f022 0204 	bic.w	r2, r2, #4
 800f23e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f240:	68fb      	ldr	r3, [r7, #12]
 800f242:	681b      	ldr	r3, [r3, #0]
 800f244:	6999      	ldr	r1, [r3, #24]
 800f246:	68bb      	ldr	r3, [r7, #8]
 800f248:	691a      	ldr	r2, [r3, #16]
 800f24a:	68fb      	ldr	r3, [r7, #12]
 800f24c:	681b      	ldr	r3, [r3, #0]
 800f24e:	430a      	orrs	r2, r1
 800f250:	619a      	str	r2, [r3, #24]
      break;
 800f252:	e0a5      	b.n	800f3a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	681b      	ldr	r3, [r3, #0]
 800f258:	68b9      	ldr	r1, [r7, #8]
 800f25a:	4618      	mov	r0, r3
 800f25c:	f000 fad8 	bl	800f810 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f260:	68fb      	ldr	r3, [r7, #12]
 800f262:	681b      	ldr	r3, [r3, #0]
 800f264:	699a      	ldr	r2, [r3, #24]
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	681b      	ldr	r3, [r3, #0]
 800f26a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f26e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	681b      	ldr	r3, [r3, #0]
 800f274:	699a      	ldr	r2, [r3, #24]
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	681b      	ldr	r3, [r3, #0]
 800f27a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f27e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f280:	68fb      	ldr	r3, [r7, #12]
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	6999      	ldr	r1, [r3, #24]
 800f286:	68bb      	ldr	r3, [r7, #8]
 800f288:	691b      	ldr	r3, [r3, #16]
 800f28a:	021a      	lsls	r2, r3, #8
 800f28c:	68fb      	ldr	r3, [r7, #12]
 800f28e:	681b      	ldr	r3, [r3, #0]
 800f290:	430a      	orrs	r2, r1
 800f292:	619a      	str	r2, [r3, #24]
      break;
 800f294:	e084      	b.n	800f3a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f296:	68fb      	ldr	r3, [r7, #12]
 800f298:	681b      	ldr	r3, [r3, #0]
 800f29a:	68b9      	ldr	r1, [r7, #8]
 800f29c:	4618      	mov	r0, r3
 800f29e:	f000 fb41 	bl	800f924 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f2a2:	68fb      	ldr	r3, [r7, #12]
 800f2a4:	681b      	ldr	r3, [r3, #0]
 800f2a6:	69da      	ldr	r2, [r3, #28]
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	f042 0208 	orr.w	r2, r2, #8
 800f2b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f2b2:	68fb      	ldr	r3, [r7, #12]
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	69da      	ldr	r2, [r3, #28]
 800f2b8:	68fb      	ldr	r3, [r7, #12]
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	f022 0204 	bic.w	r2, r2, #4
 800f2c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f2c2:	68fb      	ldr	r3, [r7, #12]
 800f2c4:	681b      	ldr	r3, [r3, #0]
 800f2c6:	69d9      	ldr	r1, [r3, #28]
 800f2c8:	68bb      	ldr	r3, [r7, #8]
 800f2ca:	691a      	ldr	r2, [r3, #16]
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	681b      	ldr	r3, [r3, #0]
 800f2d0:	430a      	orrs	r2, r1
 800f2d2:	61da      	str	r2, [r3, #28]
      break;
 800f2d4:	e064      	b.n	800f3a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f2d6:	68fb      	ldr	r3, [r7, #12]
 800f2d8:	681b      	ldr	r3, [r3, #0]
 800f2da:	68b9      	ldr	r1, [r7, #8]
 800f2dc:	4618      	mov	r0, r3
 800f2de:	f000 fba9 	bl	800fa34 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	681b      	ldr	r3, [r3, #0]
 800f2e6:	69da      	ldr	r2, [r3, #28]
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f2f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f2f2:	68fb      	ldr	r3, [r7, #12]
 800f2f4:	681b      	ldr	r3, [r3, #0]
 800f2f6:	69da      	ldr	r2, [r3, #28]
 800f2f8:	68fb      	ldr	r3, [r7, #12]
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f300:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f302:	68fb      	ldr	r3, [r7, #12]
 800f304:	681b      	ldr	r3, [r3, #0]
 800f306:	69d9      	ldr	r1, [r3, #28]
 800f308:	68bb      	ldr	r3, [r7, #8]
 800f30a:	691b      	ldr	r3, [r3, #16]
 800f30c:	021a      	lsls	r2, r3, #8
 800f30e:	68fb      	ldr	r3, [r7, #12]
 800f310:	681b      	ldr	r3, [r3, #0]
 800f312:	430a      	orrs	r2, r1
 800f314:	61da      	str	r2, [r3, #28]
      break;
 800f316:	e043      	b.n	800f3a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f318:	68fb      	ldr	r3, [r7, #12]
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	68b9      	ldr	r1, [r7, #8]
 800f31e:	4618      	mov	r0, r3
 800f320:	f000 fbf2 	bl	800fb08 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800f324:	68fb      	ldr	r3, [r7, #12]
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f32a:	68fb      	ldr	r3, [r7, #12]
 800f32c:	681b      	ldr	r3, [r3, #0]
 800f32e:	f042 0208 	orr.w	r2, r2, #8
 800f332:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800f334:	68fb      	ldr	r3, [r7, #12]
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f33a:	68fb      	ldr	r3, [r7, #12]
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	f022 0204 	bic.w	r2, r2, #4
 800f342:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800f344:	68fb      	ldr	r3, [r7, #12]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f34a:	68bb      	ldr	r3, [r7, #8]
 800f34c:	691a      	ldr	r2, [r3, #16]
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	681b      	ldr	r3, [r3, #0]
 800f352:	430a      	orrs	r2, r1
 800f354:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f356:	e023      	b.n	800f3a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	681b      	ldr	r3, [r3, #0]
 800f35c:	68b9      	ldr	r1, [r7, #8]
 800f35e:	4618      	mov	r0, r3
 800f360:	f000 fc36 	bl	800fbd0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800f364:	68fb      	ldr	r3, [r7, #12]
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f36a:	68fb      	ldr	r3, [r7, #12]
 800f36c:	681b      	ldr	r3, [r3, #0]
 800f36e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f372:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	681b      	ldr	r3, [r3, #0]
 800f378:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f37a:	68fb      	ldr	r3, [r7, #12]
 800f37c:	681b      	ldr	r3, [r3, #0]
 800f37e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f382:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f384:	68fb      	ldr	r3, [r7, #12]
 800f386:	681b      	ldr	r3, [r3, #0]
 800f388:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f38a:	68bb      	ldr	r3, [r7, #8]
 800f38c:	691b      	ldr	r3, [r3, #16]
 800f38e:	021a      	lsls	r2, r3, #8
 800f390:	68fb      	ldr	r3, [r7, #12]
 800f392:	681b      	ldr	r3, [r3, #0]
 800f394:	430a      	orrs	r2, r1
 800f396:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f398:	e002      	b.n	800f3a0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800f39a:	2301      	movs	r3, #1
 800f39c:	75fb      	strb	r3, [r7, #23]
      break;
 800f39e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f3a0:	68fb      	ldr	r3, [r7, #12]
 800f3a2:	2200      	movs	r2, #0
 800f3a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f3a8:	7dfb      	ldrb	r3, [r7, #23]
}
 800f3aa:	4618      	mov	r0, r3
 800f3ac:	3718      	adds	r7, #24
 800f3ae:	46bd      	mov	sp, r7
 800f3b0:	bd80      	pop	{r7, pc}
 800f3b2:	bf00      	nop

0800f3b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f3b4:	b580      	push	{r7, lr}
 800f3b6:	b084      	sub	sp, #16
 800f3b8:	af00      	add	r7, sp, #0
 800f3ba:	6078      	str	r0, [r7, #4]
 800f3bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f3be:	2300      	movs	r3, #0
 800f3c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f3c8:	2b01      	cmp	r3, #1
 800f3ca:	d101      	bne.n	800f3d0 <HAL_TIM_ConfigClockSource+0x1c>
 800f3cc:	2302      	movs	r3, #2
 800f3ce:	e0dc      	b.n	800f58a <HAL_TIM_ConfigClockSource+0x1d6>
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	2201      	movs	r2, #1
 800f3d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	2202      	movs	r2, #2
 800f3dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	681b      	ldr	r3, [r3, #0]
 800f3e4:	689b      	ldr	r3, [r3, #8]
 800f3e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f3e8:	68ba      	ldr	r2, [r7, #8]
 800f3ea:	4b6a      	ldr	r3, [pc, #424]	@ (800f594 <HAL_TIM_ConfigClockSource+0x1e0>)
 800f3ec:	4013      	ands	r3, r2
 800f3ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f3f0:	68bb      	ldr	r3, [r7, #8]
 800f3f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f3f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	68ba      	ldr	r2, [r7, #8]
 800f3fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f400:	683b      	ldr	r3, [r7, #0]
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	4a64      	ldr	r2, [pc, #400]	@ (800f598 <HAL_TIM_ConfigClockSource+0x1e4>)
 800f406:	4293      	cmp	r3, r2
 800f408:	f000 80a9 	beq.w	800f55e <HAL_TIM_ConfigClockSource+0x1aa>
 800f40c:	4a62      	ldr	r2, [pc, #392]	@ (800f598 <HAL_TIM_ConfigClockSource+0x1e4>)
 800f40e:	4293      	cmp	r3, r2
 800f410:	f200 80ae 	bhi.w	800f570 <HAL_TIM_ConfigClockSource+0x1bc>
 800f414:	4a61      	ldr	r2, [pc, #388]	@ (800f59c <HAL_TIM_ConfigClockSource+0x1e8>)
 800f416:	4293      	cmp	r3, r2
 800f418:	f000 80a1 	beq.w	800f55e <HAL_TIM_ConfigClockSource+0x1aa>
 800f41c:	4a5f      	ldr	r2, [pc, #380]	@ (800f59c <HAL_TIM_ConfigClockSource+0x1e8>)
 800f41e:	4293      	cmp	r3, r2
 800f420:	f200 80a6 	bhi.w	800f570 <HAL_TIM_ConfigClockSource+0x1bc>
 800f424:	4a5e      	ldr	r2, [pc, #376]	@ (800f5a0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800f426:	4293      	cmp	r3, r2
 800f428:	f000 8099 	beq.w	800f55e <HAL_TIM_ConfigClockSource+0x1aa>
 800f42c:	4a5c      	ldr	r2, [pc, #368]	@ (800f5a0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800f42e:	4293      	cmp	r3, r2
 800f430:	f200 809e 	bhi.w	800f570 <HAL_TIM_ConfigClockSource+0x1bc>
 800f434:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800f438:	f000 8091 	beq.w	800f55e <HAL_TIM_ConfigClockSource+0x1aa>
 800f43c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800f440:	f200 8096 	bhi.w	800f570 <HAL_TIM_ConfigClockSource+0x1bc>
 800f444:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f448:	f000 8089 	beq.w	800f55e <HAL_TIM_ConfigClockSource+0x1aa>
 800f44c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f450:	f200 808e 	bhi.w	800f570 <HAL_TIM_ConfigClockSource+0x1bc>
 800f454:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f458:	d03e      	beq.n	800f4d8 <HAL_TIM_ConfigClockSource+0x124>
 800f45a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f45e:	f200 8087 	bhi.w	800f570 <HAL_TIM_ConfigClockSource+0x1bc>
 800f462:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f466:	f000 8086 	beq.w	800f576 <HAL_TIM_ConfigClockSource+0x1c2>
 800f46a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f46e:	d87f      	bhi.n	800f570 <HAL_TIM_ConfigClockSource+0x1bc>
 800f470:	2b70      	cmp	r3, #112	@ 0x70
 800f472:	d01a      	beq.n	800f4aa <HAL_TIM_ConfigClockSource+0xf6>
 800f474:	2b70      	cmp	r3, #112	@ 0x70
 800f476:	d87b      	bhi.n	800f570 <HAL_TIM_ConfigClockSource+0x1bc>
 800f478:	2b60      	cmp	r3, #96	@ 0x60
 800f47a:	d050      	beq.n	800f51e <HAL_TIM_ConfigClockSource+0x16a>
 800f47c:	2b60      	cmp	r3, #96	@ 0x60
 800f47e:	d877      	bhi.n	800f570 <HAL_TIM_ConfigClockSource+0x1bc>
 800f480:	2b50      	cmp	r3, #80	@ 0x50
 800f482:	d03c      	beq.n	800f4fe <HAL_TIM_ConfigClockSource+0x14a>
 800f484:	2b50      	cmp	r3, #80	@ 0x50
 800f486:	d873      	bhi.n	800f570 <HAL_TIM_ConfigClockSource+0x1bc>
 800f488:	2b40      	cmp	r3, #64	@ 0x40
 800f48a:	d058      	beq.n	800f53e <HAL_TIM_ConfigClockSource+0x18a>
 800f48c:	2b40      	cmp	r3, #64	@ 0x40
 800f48e:	d86f      	bhi.n	800f570 <HAL_TIM_ConfigClockSource+0x1bc>
 800f490:	2b30      	cmp	r3, #48	@ 0x30
 800f492:	d064      	beq.n	800f55e <HAL_TIM_ConfigClockSource+0x1aa>
 800f494:	2b30      	cmp	r3, #48	@ 0x30
 800f496:	d86b      	bhi.n	800f570 <HAL_TIM_ConfigClockSource+0x1bc>
 800f498:	2b20      	cmp	r3, #32
 800f49a:	d060      	beq.n	800f55e <HAL_TIM_ConfigClockSource+0x1aa>
 800f49c:	2b20      	cmp	r3, #32
 800f49e:	d867      	bhi.n	800f570 <HAL_TIM_ConfigClockSource+0x1bc>
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d05c      	beq.n	800f55e <HAL_TIM_ConfigClockSource+0x1aa>
 800f4a4:	2b10      	cmp	r3, #16
 800f4a6:	d05a      	beq.n	800f55e <HAL_TIM_ConfigClockSource+0x1aa>
 800f4a8:	e062      	b.n	800f570 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f4ae:	683b      	ldr	r3, [r7, #0]
 800f4b0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f4b2:	683b      	ldr	r3, [r7, #0]
 800f4b4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f4b6:	683b      	ldr	r3, [r7, #0]
 800f4b8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f4ba:	f000 fda3 	bl	8010004 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	689b      	ldr	r3, [r3, #8]
 800f4c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f4c6:	68bb      	ldr	r3, [r7, #8]
 800f4c8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800f4cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	681b      	ldr	r3, [r3, #0]
 800f4d2:	68ba      	ldr	r2, [r7, #8]
 800f4d4:	609a      	str	r2, [r3, #8]
      break;
 800f4d6:	e04f      	b.n	800f578 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f4dc:	683b      	ldr	r3, [r7, #0]
 800f4de:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f4e0:	683b      	ldr	r3, [r7, #0]
 800f4e2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f4e4:	683b      	ldr	r3, [r7, #0]
 800f4e6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f4e8:	f000 fd8c 	bl	8010004 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	689a      	ldr	r2, [r3, #8]
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	681b      	ldr	r3, [r3, #0]
 800f4f6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f4fa:	609a      	str	r2, [r3, #8]
      break;
 800f4fc:	e03c      	b.n	800f578 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f502:	683b      	ldr	r3, [r7, #0]
 800f504:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f506:	683b      	ldr	r3, [r7, #0]
 800f508:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f50a:	461a      	mov	r2, r3
 800f50c:	f000 fc46 	bl	800fd9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	681b      	ldr	r3, [r3, #0]
 800f514:	2150      	movs	r1, #80	@ 0x50
 800f516:	4618      	mov	r0, r3
 800f518:	f000 fd56 	bl	800ffc8 <TIM_ITRx_SetConfig>
      break;
 800f51c:	e02c      	b.n	800f578 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f522:	683b      	ldr	r3, [r7, #0]
 800f524:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f526:	683b      	ldr	r3, [r7, #0]
 800f528:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f52a:	461a      	mov	r2, r3
 800f52c:	f000 fca2 	bl	800fe74 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	681b      	ldr	r3, [r3, #0]
 800f534:	2160      	movs	r1, #96	@ 0x60
 800f536:	4618      	mov	r0, r3
 800f538:	f000 fd46 	bl	800ffc8 <TIM_ITRx_SetConfig>
      break;
 800f53c:	e01c      	b.n	800f578 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f542:	683b      	ldr	r3, [r7, #0]
 800f544:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f546:	683b      	ldr	r3, [r7, #0]
 800f548:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f54a:	461a      	mov	r2, r3
 800f54c:	f000 fc26 	bl	800fd9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	681b      	ldr	r3, [r3, #0]
 800f554:	2140      	movs	r1, #64	@ 0x40
 800f556:	4618      	mov	r0, r3
 800f558:	f000 fd36 	bl	800ffc8 <TIM_ITRx_SetConfig>
      break;
 800f55c:	e00c      	b.n	800f578 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	681a      	ldr	r2, [r3, #0]
 800f562:	683b      	ldr	r3, [r7, #0]
 800f564:	681b      	ldr	r3, [r3, #0]
 800f566:	4619      	mov	r1, r3
 800f568:	4610      	mov	r0, r2
 800f56a:	f000 fd2d 	bl	800ffc8 <TIM_ITRx_SetConfig>
      break;
 800f56e:	e003      	b.n	800f578 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800f570:	2301      	movs	r3, #1
 800f572:	73fb      	strb	r3, [r7, #15]
      break;
 800f574:	e000      	b.n	800f578 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800f576:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	2201      	movs	r2, #1
 800f57c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	2200      	movs	r2, #0
 800f584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f588:	7bfb      	ldrb	r3, [r7, #15]
}
 800f58a:	4618      	mov	r0, r3
 800f58c:	3710      	adds	r7, #16
 800f58e:	46bd      	mov	sp, r7
 800f590:	bd80      	pop	{r7, pc}
 800f592:	bf00      	nop
 800f594:	ffceff88 	.word	0xffceff88
 800f598:	00100040 	.word	0x00100040
 800f59c:	00100030 	.word	0x00100030
 800f5a0:	00100020 	.word	0x00100020

0800f5a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f5a4:	b480      	push	{r7}
 800f5a6:	b085      	sub	sp, #20
 800f5a8:	af00      	add	r7, sp, #0
 800f5aa:	6078      	str	r0, [r7, #4]
 800f5ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	681b      	ldr	r3, [r3, #0]
 800f5b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	4a44      	ldr	r2, [pc, #272]	@ (800f6c8 <TIM_Base_SetConfig+0x124>)
 800f5b8:	4293      	cmp	r3, r2
 800f5ba:	d013      	beq.n	800f5e4 <TIM_Base_SetConfig+0x40>
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f5c2:	d00f      	beq.n	800f5e4 <TIM_Base_SetConfig+0x40>
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	4a41      	ldr	r2, [pc, #260]	@ (800f6cc <TIM_Base_SetConfig+0x128>)
 800f5c8:	4293      	cmp	r3, r2
 800f5ca:	d00b      	beq.n	800f5e4 <TIM_Base_SetConfig+0x40>
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	4a40      	ldr	r2, [pc, #256]	@ (800f6d0 <TIM_Base_SetConfig+0x12c>)
 800f5d0:	4293      	cmp	r3, r2
 800f5d2:	d007      	beq.n	800f5e4 <TIM_Base_SetConfig+0x40>
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	4a3f      	ldr	r2, [pc, #252]	@ (800f6d4 <TIM_Base_SetConfig+0x130>)
 800f5d8:	4293      	cmp	r3, r2
 800f5da:	d003      	beq.n	800f5e4 <TIM_Base_SetConfig+0x40>
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	4a3e      	ldr	r2, [pc, #248]	@ (800f6d8 <TIM_Base_SetConfig+0x134>)
 800f5e0:	4293      	cmp	r3, r2
 800f5e2:	d108      	bne.n	800f5f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f5e4:	68fb      	ldr	r3, [r7, #12]
 800f5e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f5ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f5ec:	683b      	ldr	r3, [r7, #0]
 800f5ee:	685b      	ldr	r3, [r3, #4]
 800f5f0:	68fa      	ldr	r2, [r7, #12]
 800f5f2:	4313      	orrs	r3, r2
 800f5f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	4a33      	ldr	r2, [pc, #204]	@ (800f6c8 <TIM_Base_SetConfig+0x124>)
 800f5fa:	4293      	cmp	r3, r2
 800f5fc:	d027      	beq.n	800f64e <TIM_Base_SetConfig+0xaa>
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f604:	d023      	beq.n	800f64e <TIM_Base_SetConfig+0xaa>
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	4a30      	ldr	r2, [pc, #192]	@ (800f6cc <TIM_Base_SetConfig+0x128>)
 800f60a:	4293      	cmp	r3, r2
 800f60c:	d01f      	beq.n	800f64e <TIM_Base_SetConfig+0xaa>
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	4a2f      	ldr	r2, [pc, #188]	@ (800f6d0 <TIM_Base_SetConfig+0x12c>)
 800f612:	4293      	cmp	r3, r2
 800f614:	d01b      	beq.n	800f64e <TIM_Base_SetConfig+0xaa>
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	4a2e      	ldr	r2, [pc, #184]	@ (800f6d4 <TIM_Base_SetConfig+0x130>)
 800f61a:	4293      	cmp	r3, r2
 800f61c:	d017      	beq.n	800f64e <TIM_Base_SetConfig+0xaa>
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	4a2d      	ldr	r2, [pc, #180]	@ (800f6d8 <TIM_Base_SetConfig+0x134>)
 800f622:	4293      	cmp	r3, r2
 800f624:	d013      	beq.n	800f64e <TIM_Base_SetConfig+0xaa>
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	4a2c      	ldr	r2, [pc, #176]	@ (800f6dc <TIM_Base_SetConfig+0x138>)
 800f62a:	4293      	cmp	r3, r2
 800f62c:	d00f      	beq.n	800f64e <TIM_Base_SetConfig+0xaa>
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	4a2b      	ldr	r2, [pc, #172]	@ (800f6e0 <TIM_Base_SetConfig+0x13c>)
 800f632:	4293      	cmp	r3, r2
 800f634:	d00b      	beq.n	800f64e <TIM_Base_SetConfig+0xaa>
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	4a2a      	ldr	r2, [pc, #168]	@ (800f6e4 <TIM_Base_SetConfig+0x140>)
 800f63a:	4293      	cmp	r3, r2
 800f63c:	d007      	beq.n	800f64e <TIM_Base_SetConfig+0xaa>
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	4a29      	ldr	r2, [pc, #164]	@ (800f6e8 <TIM_Base_SetConfig+0x144>)
 800f642:	4293      	cmp	r3, r2
 800f644:	d003      	beq.n	800f64e <TIM_Base_SetConfig+0xaa>
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	4a28      	ldr	r2, [pc, #160]	@ (800f6ec <TIM_Base_SetConfig+0x148>)
 800f64a:	4293      	cmp	r3, r2
 800f64c:	d108      	bne.n	800f660 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f654:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f656:	683b      	ldr	r3, [r7, #0]
 800f658:	68db      	ldr	r3, [r3, #12]
 800f65a:	68fa      	ldr	r2, [r7, #12]
 800f65c:	4313      	orrs	r3, r2
 800f65e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f666:	683b      	ldr	r3, [r7, #0]
 800f668:	695b      	ldr	r3, [r3, #20]
 800f66a:	4313      	orrs	r3, r2
 800f66c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	68fa      	ldr	r2, [r7, #12]
 800f672:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f674:	683b      	ldr	r3, [r7, #0]
 800f676:	689a      	ldr	r2, [r3, #8]
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f67c:	683b      	ldr	r3, [r7, #0]
 800f67e:	681a      	ldr	r2, [r3, #0]
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	4a10      	ldr	r2, [pc, #64]	@ (800f6c8 <TIM_Base_SetConfig+0x124>)
 800f688:	4293      	cmp	r3, r2
 800f68a:	d00f      	beq.n	800f6ac <TIM_Base_SetConfig+0x108>
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	4a12      	ldr	r2, [pc, #72]	@ (800f6d8 <TIM_Base_SetConfig+0x134>)
 800f690:	4293      	cmp	r3, r2
 800f692:	d00b      	beq.n	800f6ac <TIM_Base_SetConfig+0x108>
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	4a11      	ldr	r2, [pc, #68]	@ (800f6dc <TIM_Base_SetConfig+0x138>)
 800f698:	4293      	cmp	r3, r2
 800f69a:	d007      	beq.n	800f6ac <TIM_Base_SetConfig+0x108>
 800f69c:	687b      	ldr	r3, [r7, #4]
 800f69e:	4a10      	ldr	r2, [pc, #64]	@ (800f6e0 <TIM_Base_SetConfig+0x13c>)
 800f6a0:	4293      	cmp	r3, r2
 800f6a2:	d003      	beq.n	800f6ac <TIM_Base_SetConfig+0x108>
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	4a0f      	ldr	r2, [pc, #60]	@ (800f6e4 <TIM_Base_SetConfig+0x140>)
 800f6a8:	4293      	cmp	r3, r2
 800f6aa:	d103      	bne.n	800f6b4 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f6ac:	683b      	ldr	r3, [r7, #0]
 800f6ae:	691a      	ldr	r2, [r3, #16]
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	2201      	movs	r2, #1
 800f6b8:	615a      	str	r2, [r3, #20]
}
 800f6ba:	bf00      	nop
 800f6bc:	3714      	adds	r7, #20
 800f6be:	46bd      	mov	sp, r7
 800f6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6c4:	4770      	bx	lr
 800f6c6:	bf00      	nop
 800f6c8:	40010000 	.word	0x40010000
 800f6cc:	40000400 	.word	0x40000400
 800f6d0:	40000800 	.word	0x40000800
 800f6d4:	40000c00 	.word	0x40000c00
 800f6d8:	40010400 	.word	0x40010400
 800f6dc:	40014000 	.word	0x40014000
 800f6e0:	40014400 	.word	0x40014400
 800f6e4:	40014800 	.word	0x40014800
 800f6e8:	4000e000 	.word	0x4000e000
 800f6ec:	4000e400 	.word	0x4000e400

0800f6f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f6f0:	b480      	push	{r7}
 800f6f2:	b087      	sub	sp, #28
 800f6f4:	af00      	add	r7, sp, #0
 800f6f6:	6078      	str	r0, [r7, #4]
 800f6f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	6a1b      	ldr	r3, [r3, #32]
 800f6fe:	f023 0201 	bic.w	r2, r3, #1
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	6a1b      	ldr	r3, [r3, #32]
 800f70a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	685b      	ldr	r3, [r3, #4]
 800f710:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	699b      	ldr	r3, [r3, #24]
 800f716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f718:	68fa      	ldr	r2, [r7, #12]
 800f71a:	4b37      	ldr	r3, [pc, #220]	@ (800f7f8 <TIM_OC1_SetConfig+0x108>)
 800f71c:	4013      	ands	r3, r2
 800f71e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f720:	68fb      	ldr	r3, [r7, #12]
 800f722:	f023 0303 	bic.w	r3, r3, #3
 800f726:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f728:	683b      	ldr	r3, [r7, #0]
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	68fa      	ldr	r2, [r7, #12]
 800f72e:	4313      	orrs	r3, r2
 800f730:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f732:	697b      	ldr	r3, [r7, #20]
 800f734:	f023 0302 	bic.w	r3, r3, #2
 800f738:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f73a:	683b      	ldr	r3, [r7, #0]
 800f73c:	689b      	ldr	r3, [r3, #8]
 800f73e:	697a      	ldr	r2, [r7, #20]
 800f740:	4313      	orrs	r3, r2
 800f742:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	4a2d      	ldr	r2, [pc, #180]	@ (800f7fc <TIM_OC1_SetConfig+0x10c>)
 800f748:	4293      	cmp	r3, r2
 800f74a:	d00f      	beq.n	800f76c <TIM_OC1_SetConfig+0x7c>
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	4a2c      	ldr	r2, [pc, #176]	@ (800f800 <TIM_OC1_SetConfig+0x110>)
 800f750:	4293      	cmp	r3, r2
 800f752:	d00b      	beq.n	800f76c <TIM_OC1_SetConfig+0x7c>
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	4a2b      	ldr	r2, [pc, #172]	@ (800f804 <TIM_OC1_SetConfig+0x114>)
 800f758:	4293      	cmp	r3, r2
 800f75a:	d007      	beq.n	800f76c <TIM_OC1_SetConfig+0x7c>
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	4a2a      	ldr	r2, [pc, #168]	@ (800f808 <TIM_OC1_SetConfig+0x118>)
 800f760:	4293      	cmp	r3, r2
 800f762:	d003      	beq.n	800f76c <TIM_OC1_SetConfig+0x7c>
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	4a29      	ldr	r2, [pc, #164]	@ (800f80c <TIM_OC1_SetConfig+0x11c>)
 800f768:	4293      	cmp	r3, r2
 800f76a:	d10c      	bne.n	800f786 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f76c:	697b      	ldr	r3, [r7, #20]
 800f76e:	f023 0308 	bic.w	r3, r3, #8
 800f772:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f774:	683b      	ldr	r3, [r7, #0]
 800f776:	68db      	ldr	r3, [r3, #12]
 800f778:	697a      	ldr	r2, [r7, #20]
 800f77a:	4313      	orrs	r3, r2
 800f77c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f77e:	697b      	ldr	r3, [r7, #20]
 800f780:	f023 0304 	bic.w	r3, r3, #4
 800f784:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	4a1c      	ldr	r2, [pc, #112]	@ (800f7fc <TIM_OC1_SetConfig+0x10c>)
 800f78a:	4293      	cmp	r3, r2
 800f78c:	d00f      	beq.n	800f7ae <TIM_OC1_SetConfig+0xbe>
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	4a1b      	ldr	r2, [pc, #108]	@ (800f800 <TIM_OC1_SetConfig+0x110>)
 800f792:	4293      	cmp	r3, r2
 800f794:	d00b      	beq.n	800f7ae <TIM_OC1_SetConfig+0xbe>
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	4a1a      	ldr	r2, [pc, #104]	@ (800f804 <TIM_OC1_SetConfig+0x114>)
 800f79a:	4293      	cmp	r3, r2
 800f79c:	d007      	beq.n	800f7ae <TIM_OC1_SetConfig+0xbe>
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	4a19      	ldr	r2, [pc, #100]	@ (800f808 <TIM_OC1_SetConfig+0x118>)
 800f7a2:	4293      	cmp	r3, r2
 800f7a4:	d003      	beq.n	800f7ae <TIM_OC1_SetConfig+0xbe>
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	4a18      	ldr	r2, [pc, #96]	@ (800f80c <TIM_OC1_SetConfig+0x11c>)
 800f7aa:	4293      	cmp	r3, r2
 800f7ac:	d111      	bne.n	800f7d2 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f7ae:	693b      	ldr	r3, [r7, #16]
 800f7b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f7b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f7b6:	693b      	ldr	r3, [r7, #16]
 800f7b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f7bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f7be:	683b      	ldr	r3, [r7, #0]
 800f7c0:	695b      	ldr	r3, [r3, #20]
 800f7c2:	693a      	ldr	r2, [r7, #16]
 800f7c4:	4313      	orrs	r3, r2
 800f7c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f7c8:	683b      	ldr	r3, [r7, #0]
 800f7ca:	699b      	ldr	r3, [r3, #24]
 800f7cc:	693a      	ldr	r2, [r7, #16]
 800f7ce:	4313      	orrs	r3, r2
 800f7d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	693a      	ldr	r2, [r7, #16]
 800f7d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	68fa      	ldr	r2, [r7, #12]
 800f7dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f7de:	683b      	ldr	r3, [r7, #0]
 800f7e0:	685a      	ldr	r2, [r3, #4]
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	697a      	ldr	r2, [r7, #20]
 800f7ea:	621a      	str	r2, [r3, #32]
}
 800f7ec:	bf00      	nop
 800f7ee:	371c      	adds	r7, #28
 800f7f0:	46bd      	mov	sp, r7
 800f7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7f6:	4770      	bx	lr
 800f7f8:	fffeff8f 	.word	0xfffeff8f
 800f7fc:	40010000 	.word	0x40010000
 800f800:	40010400 	.word	0x40010400
 800f804:	40014000 	.word	0x40014000
 800f808:	40014400 	.word	0x40014400
 800f80c:	40014800 	.word	0x40014800

0800f810 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f810:	b480      	push	{r7}
 800f812:	b087      	sub	sp, #28
 800f814:	af00      	add	r7, sp, #0
 800f816:	6078      	str	r0, [r7, #4]
 800f818:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	6a1b      	ldr	r3, [r3, #32]
 800f81e:	f023 0210 	bic.w	r2, r3, #16
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	6a1b      	ldr	r3, [r3, #32]
 800f82a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	685b      	ldr	r3, [r3, #4]
 800f830:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	699b      	ldr	r3, [r3, #24]
 800f836:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f838:	68fa      	ldr	r2, [r7, #12]
 800f83a:	4b34      	ldr	r3, [pc, #208]	@ (800f90c <TIM_OC2_SetConfig+0xfc>)
 800f83c:	4013      	ands	r3, r2
 800f83e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f840:	68fb      	ldr	r3, [r7, #12]
 800f842:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f846:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f848:	683b      	ldr	r3, [r7, #0]
 800f84a:	681b      	ldr	r3, [r3, #0]
 800f84c:	021b      	lsls	r3, r3, #8
 800f84e:	68fa      	ldr	r2, [r7, #12]
 800f850:	4313      	orrs	r3, r2
 800f852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f854:	697b      	ldr	r3, [r7, #20]
 800f856:	f023 0320 	bic.w	r3, r3, #32
 800f85a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f85c:	683b      	ldr	r3, [r7, #0]
 800f85e:	689b      	ldr	r3, [r3, #8]
 800f860:	011b      	lsls	r3, r3, #4
 800f862:	697a      	ldr	r2, [r7, #20]
 800f864:	4313      	orrs	r3, r2
 800f866:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	4a29      	ldr	r2, [pc, #164]	@ (800f910 <TIM_OC2_SetConfig+0x100>)
 800f86c:	4293      	cmp	r3, r2
 800f86e:	d003      	beq.n	800f878 <TIM_OC2_SetConfig+0x68>
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	4a28      	ldr	r2, [pc, #160]	@ (800f914 <TIM_OC2_SetConfig+0x104>)
 800f874:	4293      	cmp	r3, r2
 800f876:	d10d      	bne.n	800f894 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f878:	697b      	ldr	r3, [r7, #20]
 800f87a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f87e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f880:	683b      	ldr	r3, [r7, #0]
 800f882:	68db      	ldr	r3, [r3, #12]
 800f884:	011b      	lsls	r3, r3, #4
 800f886:	697a      	ldr	r2, [r7, #20]
 800f888:	4313      	orrs	r3, r2
 800f88a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f88c:	697b      	ldr	r3, [r7, #20]
 800f88e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f892:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	4a1e      	ldr	r2, [pc, #120]	@ (800f910 <TIM_OC2_SetConfig+0x100>)
 800f898:	4293      	cmp	r3, r2
 800f89a:	d00f      	beq.n	800f8bc <TIM_OC2_SetConfig+0xac>
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	4a1d      	ldr	r2, [pc, #116]	@ (800f914 <TIM_OC2_SetConfig+0x104>)
 800f8a0:	4293      	cmp	r3, r2
 800f8a2:	d00b      	beq.n	800f8bc <TIM_OC2_SetConfig+0xac>
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	4a1c      	ldr	r2, [pc, #112]	@ (800f918 <TIM_OC2_SetConfig+0x108>)
 800f8a8:	4293      	cmp	r3, r2
 800f8aa:	d007      	beq.n	800f8bc <TIM_OC2_SetConfig+0xac>
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	4a1b      	ldr	r2, [pc, #108]	@ (800f91c <TIM_OC2_SetConfig+0x10c>)
 800f8b0:	4293      	cmp	r3, r2
 800f8b2:	d003      	beq.n	800f8bc <TIM_OC2_SetConfig+0xac>
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	4a1a      	ldr	r2, [pc, #104]	@ (800f920 <TIM_OC2_SetConfig+0x110>)
 800f8b8:	4293      	cmp	r3, r2
 800f8ba:	d113      	bne.n	800f8e4 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f8bc:	693b      	ldr	r3, [r7, #16]
 800f8be:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f8c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f8c4:	693b      	ldr	r3, [r7, #16]
 800f8c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f8ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f8cc:	683b      	ldr	r3, [r7, #0]
 800f8ce:	695b      	ldr	r3, [r3, #20]
 800f8d0:	009b      	lsls	r3, r3, #2
 800f8d2:	693a      	ldr	r2, [r7, #16]
 800f8d4:	4313      	orrs	r3, r2
 800f8d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f8d8:	683b      	ldr	r3, [r7, #0]
 800f8da:	699b      	ldr	r3, [r3, #24]
 800f8dc:	009b      	lsls	r3, r3, #2
 800f8de:	693a      	ldr	r2, [r7, #16]
 800f8e0:	4313      	orrs	r3, r2
 800f8e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	693a      	ldr	r2, [r7, #16]
 800f8e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	68fa      	ldr	r2, [r7, #12]
 800f8ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f8f0:	683b      	ldr	r3, [r7, #0]
 800f8f2:	685a      	ldr	r2, [r3, #4]
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	697a      	ldr	r2, [r7, #20]
 800f8fc:	621a      	str	r2, [r3, #32]
}
 800f8fe:	bf00      	nop
 800f900:	371c      	adds	r7, #28
 800f902:	46bd      	mov	sp, r7
 800f904:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f908:	4770      	bx	lr
 800f90a:	bf00      	nop
 800f90c:	feff8fff 	.word	0xfeff8fff
 800f910:	40010000 	.word	0x40010000
 800f914:	40010400 	.word	0x40010400
 800f918:	40014000 	.word	0x40014000
 800f91c:	40014400 	.word	0x40014400
 800f920:	40014800 	.word	0x40014800

0800f924 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f924:	b480      	push	{r7}
 800f926:	b087      	sub	sp, #28
 800f928:	af00      	add	r7, sp, #0
 800f92a:	6078      	str	r0, [r7, #4]
 800f92c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	6a1b      	ldr	r3, [r3, #32]
 800f932:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	6a1b      	ldr	r3, [r3, #32]
 800f93e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	685b      	ldr	r3, [r3, #4]
 800f944:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	69db      	ldr	r3, [r3, #28]
 800f94a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f94c:	68fa      	ldr	r2, [r7, #12]
 800f94e:	4b33      	ldr	r3, [pc, #204]	@ (800fa1c <TIM_OC3_SetConfig+0xf8>)
 800f950:	4013      	ands	r3, r2
 800f952:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	f023 0303 	bic.w	r3, r3, #3
 800f95a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f95c:	683b      	ldr	r3, [r7, #0]
 800f95e:	681b      	ldr	r3, [r3, #0]
 800f960:	68fa      	ldr	r2, [r7, #12]
 800f962:	4313      	orrs	r3, r2
 800f964:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f966:	697b      	ldr	r3, [r7, #20]
 800f968:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f96c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f96e:	683b      	ldr	r3, [r7, #0]
 800f970:	689b      	ldr	r3, [r3, #8]
 800f972:	021b      	lsls	r3, r3, #8
 800f974:	697a      	ldr	r2, [r7, #20]
 800f976:	4313      	orrs	r3, r2
 800f978:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	4a28      	ldr	r2, [pc, #160]	@ (800fa20 <TIM_OC3_SetConfig+0xfc>)
 800f97e:	4293      	cmp	r3, r2
 800f980:	d003      	beq.n	800f98a <TIM_OC3_SetConfig+0x66>
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	4a27      	ldr	r2, [pc, #156]	@ (800fa24 <TIM_OC3_SetConfig+0x100>)
 800f986:	4293      	cmp	r3, r2
 800f988:	d10d      	bne.n	800f9a6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f98a:	697b      	ldr	r3, [r7, #20]
 800f98c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f990:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f992:	683b      	ldr	r3, [r7, #0]
 800f994:	68db      	ldr	r3, [r3, #12]
 800f996:	021b      	lsls	r3, r3, #8
 800f998:	697a      	ldr	r2, [r7, #20]
 800f99a:	4313      	orrs	r3, r2
 800f99c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f99e:	697b      	ldr	r3, [r7, #20]
 800f9a0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f9a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	4a1d      	ldr	r2, [pc, #116]	@ (800fa20 <TIM_OC3_SetConfig+0xfc>)
 800f9aa:	4293      	cmp	r3, r2
 800f9ac:	d00f      	beq.n	800f9ce <TIM_OC3_SetConfig+0xaa>
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	4a1c      	ldr	r2, [pc, #112]	@ (800fa24 <TIM_OC3_SetConfig+0x100>)
 800f9b2:	4293      	cmp	r3, r2
 800f9b4:	d00b      	beq.n	800f9ce <TIM_OC3_SetConfig+0xaa>
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	4a1b      	ldr	r2, [pc, #108]	@ (800fa28 <TIM_OC3_SetConfig+0x104>)
 800f9ba:	4293      	cmp	r3, r2
 800f9bc:	d007      	beq.n	800f9ce <TIM_OC3_SetConfig+0xaa>
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	4a1a      	ldr	r2, [pc, #104]	@ (800fa2c <TIM_OC3_SetConfig+0x108>)
 800f9c2:	4293      	cmp	r3, r2
 800f9c4:	d003      	beq.n	800f9ce <TIM_OC3_SetConfig+0xaa>
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	4a19      	ldr	r2, [pc, #100]	@ (800fa30 <TIM_OC3_SetConfig+0x10c>)
 800f9ca:	4293      	cmp	r3, r2
 800f9cc:	d113      	bne.n	800f9f6 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f9ce:	693b      	ldr	r3, [r7, #16]
 800f9d0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f9d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f9d6:	693b      	ldr	r3, [r7, #16]
 800f9d8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f9dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f9de:	683b      	ldr	r3, [r7, #0]
 800f9e0:	695b      	ldr	r3, [r3, #20]
 800f9e2:	011b      	lsls	r3, r3, #4
 800f9e4:	693a      	ldr	r2, [r7, #16]
 800f9e6:	4313      	orrs	r3, r2
 800f9e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f9ea:	683b      	ldr	r3, [r7, #0]
 800f9ec:	699b      	ldr	r3, [r3, #24]
 800f9ee:	011b      	lsls	r3, r3, #4
 800f9f0:	693a      	ldr	r2, [r7, #16]
 800f9f2:	4313      	orrs	r3, r2
 800f9f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	693a      	ldr	r2, [r7, #16]
 800f9fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	68fa      	ldr	r2, [r7, #12]
 800fa00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800fa02:	683b      	ldr	r3, [r7, #0]
 800fa04:	685a      	ldr	r2, [r3, #4]
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	697a      	ldr	r2, [r7, #20]
 800fa0e:	621a      	str	r2, [r3, #32]
}
 800fa10:	bf00      	nop
 800fa12:	371c      	adds	r7, #28
 800fa14:	46bd      	mov	sp, r7
 800fa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa1a:	4770      	bx	lr
 800fa1c:	fffeff8f 	.word	0xfffeff8f
 800fa20:	40010000 	.word	0x40010000
 800fa24:	40010400 	.word	0x40010400
 800fa28:	40014000 	.word	0x40014000
 800fa2c:	40014400 	.word	0x40014400
 800fa30:	40014800 	.word	0x40014800

0800fa34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fa34:	b480      	push	{r7}
 800fa36:	b087      	sub	sp, #28
 800fa38:	af00      	add	r7, sp, #0
 800fa3a:	6078      	str	r0, [r7, #4]
 800fa3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	6a1b      	ldr	r3, [r3, #32]
 800fa42:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	6a1b      	ldr	r3, [r3, #32]
 800fa4e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	685b      	ldr	r3, [r3, #4]
 800fa54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	69db      	ldr	r3, [r3, #28]
 800fa5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800fa5c:	68fa      	ldr	r2, [r7, #12]
 800fa5e:	4b24      	ldr	r3, [pc, #144]	@ (800faf0 <TIM_OC4_SetConfig+0xbc>)
 800fa60:	4013      	ands	r3, r2
 800fa62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800fa64:	68fb      	ldr	r3, [r7, #12]
 800fa66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fa6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fa6c:	683b      	ldr	r3, [r7, #0]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	021b      	lsls	r3, r3, #8
 800fa72:	68fa      	ldr	r2, [r7, #12]
 800fa74:	4313      	orrs	r3, r2
 800fa76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800fa78:	693b      	ldr	r3, [r7, #16]
 800fa7a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800fa7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800fa80:	683b      	ldr	r3, [r7, #0]
 800fa82:	689b      	ldr	r3, [r3, #8]
 800fa84:	031b      	lsls	r3, r3, #12
 800fa86:	693a      	ldr	r2, [r7, #16]
 800fa88:	4313      	orrs	r3, r2
 800fa8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	4a19      	ldr	r2, [pc, #100]	@ (800faf4 <TIM_OC4_SetConfig+0xc0>)
 800fa90:	4293      	cmp	r3, r2
 800fa92:	d00f      	beq.n	800fab4 <TIM_OC4_SetConfig+0x80>
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	4a18      	ldr	r2, [pc, #96]	@ (800faf8 <TIM_OC4_SetConfig+0xc4>)
 800fa98:	4293      	cmp	r3, r2
 800fa9a:	d00b      	beq.n	800fab4 <TIM_OC4_SetConfig+0x80>
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	4a17      	ldr	r2, [pc, #92]	@ (800fafc <TIM_OC4_SetConfig+0xc8>)
 800faa0:	4293      	cmp	r3, r2
 800faa2:	d007      	beq.n	800fab4 <TIM_OC4_SetConfig+0x80>
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	4a16      	ldr	r2, [pc, #88]	@ (800fb00 <TIM_OC4_SetConfig+0xcc>)
 800faa8:	4293      	cmp	r3, r2
 800faaa:	d003      	beq.n	800fab4 <TIM_OC4_SetConfig+0x80>
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	4a15      	ldr	r2, [pc, #84]	@ (800fb04 <TIM_OC4_SetConfig+0xd0>)
 800fab0:	4293      	cmp	r3, r2
 800fab2:	d109      	bne.n	800fac8 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800fab4:	697b      	ldr	r3, [r7, #20]
 800fab6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800faba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800fabc:	683b      	ldr	r3, [r7, #0]
 800fabe:	695b      	ldr	r3, [r3, #20]
 800fac0:	019b      	lsls	r3, r3, #6
 800fac2:	697a      	ldr	r2, [r7, #20]
 800fac4:	4313      	orrs	r3, r2
 800fac6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	697a      	ldr	r2, [r7, #20]
 800facc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	68fa      	ldr	r2, [r7, #12]
 800fad2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800fad4:	683b      	ldr	r3, [r7, #0]
 800fad6:	685a      	ldr	r2, [r3, #4]
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	693a      	ldr	r2, [r7, #16]
 800fae0:	621a      	str	r2, [r3, #32]
}
 800fae2:	bf00      	nop
 800fae4:	371c      	adds	r7, #28
 800fae6:	46bd      	mov	sp, r7
 800fae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faec:	4770      	bx	lr
 800faee:	bf00      	nop
 800faf0:	feff8fff 	.word	0xfeff8fff
 800faf4:	40010000 	.word	0x40010000
 800faf8:	40010400 	.word	0x40010400
 800fafc:	40014000 	.word	0x40014000
 800fb00:	40014400 	.word	0x40014400
 800fb04:	40014800 	.word	0x40014800

0800fb08 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800fb08:	b480      	push	{r7}
 800fb0a:	b087      	sub	sp, #28
 800fb0c:	af00      	add	r7, sp, #0
 800fb0e:	6078      	str	r0, [r7, #4]
 800fb10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	6a1b      	ldr	r3, [r3, #32]
 800fb16:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	6a1b      	ldr	r3, [r3, #32]
 800fb22:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	685b      	ldr	r3, [r3, #4]
 800fb28:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fb2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800fb30:	68fa      	ldr	r2, [r7, #12]
 800fb32:	4b21      	ldr	r3, [pc, #132]	@ (800fbb8 <TIM_OC5_SetConfig+0xb0>)
 800fb34:	4013      	ands	r3, r2
 800fb36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fb38:	683b      	ldr	r3, [r7, #0]
 800fb3a:	681b      	ldr	r3, [r3, #0]
 800fb3c:	68fa      	ldr	r2, [r7, #12]
 800fb3e:	4313      	orrs	r3, r2
 800fb40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800fb42:	693b      	ldr	r3, [r7, #16]
 800fb44:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800fb48:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800fb4a:	683b      	ldr	r3, [r7, #0]
 800fb4c:	689b      	ldr	r3, [r3, #8]
 800fb4e:	041b      	lsls	r3, r3, #16
 800fb50:	693a      	ldr	r2, [r7, #16]
 800fb52:	4313      	orrs	r3, r2
 800fb54:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	4a18      	ldr	r2, [pc, #96]	@ (800fbbc <TIM_OC5_SetConfig+0xb4>)
 800fb5a:	4293      	cmp	r3, r2
 800fb5c:	d00f      	beq.n	800fb7e <TIM_OC5_SetConfig+0x76>
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	4a17      	ldr	r2, [pc, #92]	@ (800fbc0 <TIM_OC5_SetConfig+0xb8>)
 800fb62:	4293      	cmp	r3, r2
 800fb64:	d00b      	beq.n	800fb7e <TIM_OC5_SetConfig+0x76>
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	4a16      	ldr	r2, [pc, #88]	@ (800fbc4 <TIM_OC5_SetConfig+0xbc>)
 800fb6a:	4293      	cmp	r3, r2
 800fb6c:	d007      	beq.n	800fb7e <TIM_OC5_SetConfig+0x76>
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	4a15      	ldr	r2, [pc, #84]	@ (800fbc8 <TIM_OC5_SetConfig+0xc0>)
 800fb72:	4293      	cmp	r3, r2
 800fb74:	d003      	beq.n	800fb7e <TIM_OC5_SetConfig+0x76>
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	4a14      	ldr	r2, [pc, #80]	@ (800fbcc <TIM_OC5_SetConfig+0xc4>)
 800fb7a:	4293      	cmp	r3, r2
 800fb7c:	d109      	bne.n	800fb92 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800fb7e:	697b      	ldr	r3, [r7, #20]
 800fb80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fb84:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800fb86:	683b      	ldr	r3, [r7, #0]
 800fb88:	695b      	ldr	r3, [r3, #20]
 800fb8a:	021b      	lsls	r3, r3, #8
 800fb8c:	697a      	ldr	r2, [r7, #20]
 800fb8e:	4313      	orrs	r3, r2
 800fb90:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	697a      	ldr	r2, [r7, #20]
 800fb96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	68fa      	ldr	r2, [r7, #12]
 800fb9c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800fb9e:	683b      	ldr	r3, [r7, #0]
 800fba0:	685a      	ldr	r2, [r3, #4]
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	693a      	ldr	r2, [r7, #16]
 800fbaa:	621a      	str	r2, [r3, #32]
}
 800fbac:	bf00      	nop
 800fbae:	371c      	adds	r7, #28
 800fbb0:	46bd      	mov	sp, r7
 800fbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbb6:	4770      	bx	lr
 800fbb8:	fffeff8f 	.word	0xfffeff8f
 800fbbc:	40010000 	.word	0x40010000
 800fbc0:	40010400 	.word	0x40010400
 800fbc4:	40014000 	.word	0x40014000
 800fbc8:	40014400 	.word	0x40014400
 800fbcc:	40014800 	.word	0x40014800

0800fbd0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800fbd0:	b480      	push	{r7}
 800fbd2:	b087      	sub	sp, #28
 800fbd4:	af00      	add	r7, sp, #0
 800fbd6:	6078      	str	r0, [r7, #4]
 800fbd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	6a1b      	ldr	r3, [r3, #32]
 800fbde:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	6a1b      	ldr	r3, [r3, #32]
 800fbea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	685b      	ldr	r3, [r3, #4]
 800fbf0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fbf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800fbf8:	68fa      	ldr	r2, [r7, #12]
 800fbfa:	4b22      	ldr	r3, [pc, #136]	@ (800fc84 <TIM_OC6_SetConfig+0xb4>)
 800fbfc:	4013      	ands	r3, r2
 800fbfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fc00:	683b      	ldr	r3, [r7, #0]
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	021b      	lsls	r3, r3, #8
 800fc06:	68fa      	ldr	r2, [r7, #12]
 800fc08:	4313      	orrs	r3, r2
 800fc0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800fc0c:	693b      	ldr	r3, [r7, #16]
 800fc0e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800fc12:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800fc14:	683b      	ldr	r3, [r7, #0]
 800fc16:	689b      	ldr	r3, [r3, #8]
 800fc18:	051b      	lsls	r3, r3, #20
 800fc1a:	693a      	ldr	r2, [r7, #16]
 800fc1c:	4313      	orrs	r3, r2
 800fc1e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	4a19      	ldr	r2, [pc, #100]	@ (800fc88 <TIM_OC6_SetConfig+0xb8>)
 800fc24:	4293      	cmp	r3, r2
 800fc26:	d00f      	beq.n	800fc48 <TIM_OC6_SetConfig+0x78>
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	4a18      	ldr	r2, [pc, #96]	@ (800fc8c <TIM_OC6_SetConfig+0xbc>)
 800fc2c:	4293      	cmp	r3, r2
 800fc2e:	d00b      	beq.n	800fc48 <TIM_OC6_SetConfig+0x78>
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	4a17      	ldr	r2, [pc, #92]	@ (800fc90 <TIM_OC6_SetConfig+0xc0>)
 800fc34:	4293      	cmp	r3, r2
 800fc36:	d007      	beq.n	800fc48 <TIM_OC6_SetConfig+0x78>
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	4a16      	ldr	r2, [pc, #88]	@ (800fc94 <TIM_OC6_SetConfig+0xc4>)
 800fc3c:	4293      	cmp	r3, r2
 800fc3e:	d003      	beq.n	800fc48 <TIM_OC6_SetConfig+0x78>
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	4a15      	ldr	r2, [pc, #84]	@ (800fc98 <TIM_OC6_SetConfig+0xc8>)
 800fc44:	4293      	cmp	r3, r2
 800fc46:	d109      	bne.n	800fc5c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800fc48:	697b      	ldr	r3, [r7, #20]
 800fc4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800fc4e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800fc50:	683b      	ldr	r3, [r7, #0]
 800fc52:	695b      	ldr	r3, [r3, #20]
 800fc54:	029b      	lsls	r3, r3, #10
 800fc56:	697a      	ldr	r2, [r7, #20]
 800fc58:	4313      	orrs	r3, r2
 800fc5a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	697a      	ldr	r2, [r7, #20]
 800fc60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	68fa      	ldr	r2, [r7, #12]
 800fc66:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800fc68:	683b      	ldr	r3, [r7, #0]
 800fc6a:	685a      	ldr	r2, [r3, #4]
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	693a      	ldr	r2, [r7, #16]
 800fc74:	621a      	str	r2, [r3, #32]
}
 800fc76:	bf00      	nop
 800fc78:	371c      	adds	r7, #28
 800fc7a:	46bd      	mov	sp, r7
 800fc7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc80:	4770      	bx	lr
 800fc82:	bf00      	nop
 800fc84:	feff8fff 	.word	0xfeff8fff
 800fc88:	40010000 	.word	0x40010000
 800fc8c:	40010400 	.word	0x40010400
 800fc90:	40014000 	.word	0x40014000
 800fc94:	40014400 	.word	0x40014400
 800fc98:	40014800 	.word	0x40014800

0800fc9c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800fc9c:	b480      	push	{r7}
 800fc9e:	b087      	sub	sp, #28
 800fca0:	af00      	add	r7, sp, #0
 800fca2:	60f8      	str	r0, [r7, #12]
 800fca4:	60b9      	str	r1, [r7, #8]
 800fca6:	607a      	str	r2, [r7, #4]
 800fca8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fcaa:	68fb      	ldr	r3, [r7, #12]
 800fcac:	6a1b      	ldr	r3, [r3, #32]
 800fcae:	f023 0201 	bic.w	r2, r3, #1
 800fcb2:	68fb      	ldr	r3, [r7, #12]
 800fcb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	699b      	ldr	r3, [r3, #24]
 800fcba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800fcbc:	68fb      	ldr	r3, [r7, #12]
 800fcbe:	6a1b      	ldr	r3, [r3, #32]
 800fcc0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	4a2c      	ldr	r2, [pc, #176]	@ (800fd78 <TIM_TI1_SetConfig+0xdc>)
 800fcc6:	4293      	cmp	r3, r2
 800fcc8:	d023      	beq.n	800fd12 <TIM_TI1_SetConfig+0x76>
 800fcca:	68fb      	ldr	r3, [r7, #12]
 800fccc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fcd0:	d01f      	beq.n	800fd12 <TIM_TI1_SetConfig+0x76>
 800fcd2:	68fb      	ldr	r3, [r7, #12]
 800fcd4:	4a29      	ldr	r2, [pc, #164]	@ (800fd7c <TIM_TI1_SetConfig+0xe0>)
 800fcd6:	4293      	cmp	r3, r2
 800fcd8:	d01b      	beq.n	800fd12 <TIM_TI1_SetConfig+0x76>
 800fcda:	68fb      	ldr	r3, [r7, #12]
 800fcdc:	4a28      	ldr	r2, [pc, #160]	@ (800fd80 <TIM_TI1_SetConfig+0xe4>)
 800fcde:	4293      	cmp	r3, r2
 800fce0:	d017      	beq.n	800fd12 <TIM_TI1_SetConfig+0x76>
 800fce2:	68fb      	ldr	r3, [r7, #12]
 800fce4:	4a27      	ldr	r2, [pc, #156]	@ (800fd84 <TIM_TI1_SetConfig+0xe8>)
 800fce6:	4293      	cmp	r3, r2
 800fce8:	d013      	beq.n	800fd12 <TIM_TI1_SetConfig+0x76>
 800fcea:	68fb      	ldr	r3, [r7, #12]
 800fcec:	4a26      	ldr	r2, [pc, #152]	@ (800fd88 <TIM_TI1_SetConfig+0xec>)
 800fcee:	4293      	cmp	r3, r2
 800fcf0:	d00f      	beq.n	800fd12 <TIM_TI1_SetConfig+0x76>
 800fcf2:	68fb      	ldr	r3, [r7, #12]
 800fcf4:	4a25      	ldr	r2, [pc, #148]	@ (800fd8c <TIM_TI1_SetConfig+0xf0>)
 800fcf6:	4293      	cmp	r3, r2
 800fcf8:	d00b      	beq.n	800fd12 <TIM_TI1_SetConfig+0x76>
 800fcfa:	68fb      	ldr	r3, [r7, #12]
 800fcfc:	4a24      	ldr	r2, [pc, #144]	@ (800fd90 <TIM_TI1_SetConfig+0xf4>)
 800fcfe:	4293      	cmp	r3, r2
 800fd00:	d007      	beq.n	800fd12 <TIM_TI1_SetConfig+0x76>
 800fd02:	68fb      	ldr	r3, [r7, #12]
 800fd04:	4a23      	ldr	r2, [pc, #140]	@ (800fd94 <TIM_TI1_SetConfig+0xf8>)
 800fd06:	4293      	cmp	r3, r2
 800fd08:	d003      	beq.n	800fd12 <TIM_TI1_SetConfig+0x76>
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	4a22      	ldr	r2, [pc, #136]	@ (800fd98 <TIM_TI1_SetConfig+0xfc>)
 800fd0e:	4293      	cmp	r3, r2
 800fd10:	d101      	bne.n	800fd16 <TIM_TI1_SetConfig+0x7a>
 800fd12:	2301      	movs	r3, #1
 800fd14:	e000      	b.n	800fd18 <TIM_TI1_SetConfig+0x7c>
 800fd16:	2300      	movs	r3, #0
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d008      	beq.n	800fd2e <TIM_TI1_SetConfig+0x92>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800fd1c:	697b      	ldr	r3, [r7, #20]
 800fd1e:	f023 0303 	bic.w	r3, r3, #3
 800fd22:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800fd24:	697a      	ldr	r2, [r7, #20]
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	4313      	orrs	r3, r2
 800fd2a:	617b      	str	r3, [r7, #20]
 800fd2c:	e003      	b.n	800fd36 <TIM_TI1_SetConfig+0x9a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800fd2e:	697b      	ldr	r3, [r7, #20]
 800fd30:	f043 0301 	orr.w	r3, r3, #1
 800fd34:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800fd36:	697b      	ldr	r3, [r7, #20]
 800fd38:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800fd3c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800fd3e:	683b      	ldr	r3, [r7, #0]
 800fd40:	011b      	lsls	r3, r3, #4
 800fd42:	b2db      	uxtb	r3, r3
 800fd44:	697a      	ldr	r2, [r7, #20]
 800fd46:	4313      	orrs	r3, r2
 800fd48:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800fd4a:	693b      	ldr	r3, [r7, #16]
 800fd4c:	f023 030a 	bic.w	r3, r3, #10
 800fd50:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800fd52:	68bb      	ldr	r3, [r7, #8]
 800fd54:	f003 030a 	and.w	r3, r3, #10
 800fd58:	693a      	ldr	r2, [r7, #16]
 800fd5a:	4313      	orrs	r3, r2
 800fd5c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800fd5e:	68fb      	ldr	r3, [r7, #12]
 800fd60:	697a      	ldr	r2, [r7, #20]
 800fd62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fd64:	68fb      	ldr	r3, [r7, #12]
 800fd66:	693a      	ldr	r2, [r7, #16]
 800fd68:	621a      	str	r2, [r3, #32]
}
 800fd6a:	bf00      	nop
 800fd6c:	371c      	adds	r7, #28
 800fd6e:	46bd      	mov	sp, r7
 800fd70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd74:	4770      	bx	lr
 800fd76:	bf00      	nop
 800fd78:	40010000 	.word	0x40010000
 800fd7c:	40000400 	.word	0x40000400
 800fd80:	40000800 	.word	0x40000800
 800fd84:	40000c00 	.word	0x40000c00
 800fd88:	40010400 	.word	0x40010400
 800fd8c:	40001800 	.word	0x40001800
 800fd90:	40014000 	.word	0x40014000
 800fd94:	4000e000 	.word	0x4000e000
 800fd98:	4000e400 	.word	0x4000e400

0800fd9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fd9c:	b480      	push	{r7}
 800fd9e:	b087      	sub	sp, #28
 800fda0:	af00      	add	r7, sp, #0
 800fda2:	60f8      	str	r0, [r7, #12]
 800fda4:	60b9      	str	r1, [r7, #8]
 800fda6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800fda8:	68fb      	ldr	r3, [r7, #12]
 800fdaa:	6a1b      	ldr	r3, [r3, #32]
 800fdac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fdae:	68fb      	ldr	r3, [r7, #12]
 800fdb0:	6a1b      	ldr	r3, [r3, #32]
 800fdb2:	f023 0201 	bic.w	r2, r3, #1
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fdba:	68fb      	ldr	r3, [r7, #12]
 800fdbc:	699b      	ldr	r3, [r3, #24]
 800fdbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800fdc0:	693b      	ldr	r3, [r7, #16]
 800fdc2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800fdc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	011b      	lsls	r3, r3, #4
 800fdcc:	693a      	ldr	r2, [r7, #16]
 800fdce:	4313      	orrs	r3, r2
 800fdd0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800fdd2:	697b      	ldr	r3, [r7, #20]
 800fdd4:	f023 030a 	bic.w	r3, r3, #10
 800fdd8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800fdda:	697a      	ldr	r2, [r7, #20]
 800fddc:	68bb      	ldr	r3, [r7, #8]
 800fdde:	4313      	orrs	r3, r2
 800fde0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800fde2:	68fb      	ldr	r3, [r7, #12]
 800fde4:	693a      	ldr	r2, [r7, #16]
 800fde6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fde8:	68fb      	ldr	r3, [r7, #12]
 800fdea:	697a      	ldr	r2, [r7, #20]
 800fdec:	621a      	str	r2, [r3, #32]
}
 800fdee:	bf00      	nop
 800fdf0:	371c      	adds	r7, #28
 800fdf2:	46bd      	mov	sp, r7
 800fdf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdf8:	4770      	bx	lr

0800fdfa <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800fdfa:	b480      	push	{r7}
 800fdfc:	b087      	sub	sp, #28
 800fdfe:	af00      	add	r7, sp, #0
 800fe00:	60f8      	str	r0, [r7, #12]
 800fe02:	60b9      	str	r1, [r7, #8]
 800fe04:	607a      	str	r2, [r7, #4]
 800fe06:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fe08:	68fb      	ldr	r3, [r7, #12]
 800fe0a:	6a1b      	ldr	r3, [r3, #32]
 800fe0c:	f023 0210 	bic.w	r2, r3, #16
 800fe10:	68fb      	ldr	r3, [r7, #12]
 800fe12:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fe14:	68fb      	ldr	r3, [r7, #12]
 800fe16:	699b      	ldr	r3, [r3, #24]
 800fe18:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800fe1a:	68fb      	ldr	r3, [r7, #12]
 800fe1c:	6a1b      	ldr	r3, [r3, #32]
 800fe1e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800fe20:	697b      	ldr	r3, [r7, #20]
 800fe22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fe26:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	021b      	lsls	r3, r3, #8
 800fe2c:	697a      	ldr	r2, [r7, #20]
 800fe2e:	4313      	orrs	r3, r2
 800fe30:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800fe32:	697b      	ldr	r3, [r7, #20]
 800fe34:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800fe38:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800fe3a:	683b      	ldr	r3, [r7, #0]
 800fe3c:	031b      	lsls	r3, r3, #12
 800fe3e:	b29b      	uxth	r3, r3
 800fe40:	697a      	ldr	r2, [r7, #20]
 800fe42:	4313      	orrs	r3, r2
 800fe44:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800fe46:	693b      	ldr	r3, [r7, #16]
 800fe48:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800fe4c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800fe4e:	68bb      	ldr	r3, [r7, #8]
 800fe50:	011b      	lsls	r3, r3, #4
 800fe52:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800fe56:	693a      	ldr	r2, [r7, #16]
 800fe58:	4313      	orrs	r3, r2
 800fe5a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800fe5c:	68fb      	ldr	r3, [r7, #12]
 800fe5e:	697a      	ldr	r2, [r7, #20]
 800fe60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fe62:	68fb      	ldr	r3, [r7, #12]
 800fe64:	693a      	ldr	r2, [r7, #16]
 800fe66:	621a      	str	r2, [r3, #32]
}
 800fe68:	bf00      	nop
 800fe6a:	371c      	adds	r7, #28
 800fe6c:	46bd      	mov	sp, r7
 800fe6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe72:	4770      	bx	lr

0800fe74 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fe74:	b480      	push	{r7}
 800fe76:	b087      	sub	sp, #28
 800fe78:	af00      	add	r7, sp, #0
 800fe7a:	60f8      	str	r0, [r7, #12]
 800fe7c:	60b9      	str	r1, [r7, #8]
 800fe7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fe80:	68fb      	ldr	r3, [r7, #12]
 800fe82:	6a1b      	ldr	r3, [r3, #32]
 800fe84:	f023 0210 	bic.w	r2, r3, #16
 800fe88:	68fb      	ldr	r3, [r7, #12]
 800fe8a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fe8c:	68fb      	ldr	r3, [r7, #12]
 800fe8e:	699b      	ldr	r3, [r3, #24]
 800fe90:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800fe92:	68fb      	ldr	r3, [r7, #12]
 800fe94:	6a1b      	ldr	r3, [r3, #32]
 800fe96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800fe98:	697b      	ldr	r3, [r7, #20]
 800fe9a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800fe9e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	031b      	lsls	r3, r3, #12
 800fea4:	697a      	ldr	r2, [r7, #20]
 800fea6:	4313      	orrs	r3, r2
 800fea8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800feaa:	693b      	ldr	r3, [r7, #16]
 800feac:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800feb0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800feb2:	68bb      	ldr	r3, [r7, #8]
 800feb4:	011b      	lsls	r3, r3, #4
 800feb6:	693a      	ldr	r2, [r7, #16]
 800feb8:	4313      	orrs	r3, r2
 800feba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800febc:	68fb      	ldr	r3, [r7, #12]
 800febe:	697a      	ldr	r2, [r7, #20]
 800fec0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fec2:	68fb      	ldr	r3, [r7, #12]
 800fec4:	693a      	ldr	r2, [r7, #16]
 800fec6:	621a      	str	r2, [r3, #32]
}
 800fec8:	bf00      	nop
 800feca:	371c      	adds	r7, #28
 800fecc:	46bd      	mov	sp, r7
 800fece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fed2:	4770      	bx	lr

0800fed4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800fed4:	b480      	push	{r7}
 800fed6:	b087      	sub	sp, #28
 800fed8:	af00      	add	r7, sp, #0
 800feda:	60f8      	str	r0, [r7, #12]
 800fedc:	60b9      	str	r1, [r7, #8]
 800fede:	607a      	str	r2, [r7, #4]
 800fee0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	6a1b      	ldr	r3, [r3, #32]
 800fee6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800feea:	68fb      	ldr	r3, [r7, #12]
 800feec:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800feee:	68fb      	ldr	r3, [r7, #12]
 800fef0:	69db      	ldr	r3, [r3, #28]
 800fef2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800fef4:	68fb      	ldr	r3, [r7, #12]
 800fef6:	6a1b      	ldr	r3, [r3, #32]
 800fef8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800fefa:	697b      	ldr	r3, [r7, #20]
 800fefc:	f023 0303 	bic.w	r3, r3, #3
 800ff00:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800ff02:	697a      	ldr	r2, [r7, #20]
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	4313      	orrs	r3, r2
 800ff08:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800ff0a:	697b      	ldr	r3, [r7, #20]
 800ff0c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ff10:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800ff12:	683b      	ldr	r3, [r7, #0]
 800ff14:	011b      	lsls	r3, r3, #4
 800ff16:	b2db      	uxtb	r3, r3
 800ff18:	697a      	ldr	r2, [r7, #20]
 800ff1a:	4313      	orrs	r3, r2
 800ff1c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800ff1e:	693b      	ldr	r3, [r7, #16]
 800ff20:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800ff24:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800ff26:	68bb      	ldr	r3, [r7, #8]
 800ff28:	021b      	lsls	r3, r3, #8
 800ff2a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800ff2e:	693a      	ldr	r2, [r7, #16]
 800ff30:	4313      	orrs	r3, r2
 800ff32:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800ff34:	68fb      	ldr	r3, [r7, #12]
 800ff36:	697a      	ldr	r2, [r7, #20]
 800ff38:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800ff3a:	68fb      	ldr	r3, [r7, #12]
 800ff3c:	693a      	ldr	r2, [r7, #16]
 800ff3e:	621a      	str	r2, [r3, #32]
}
 800ff40:	bf00      	nop
 800ff42:	371c      	adds	r7, #28
 800ff44:	46bd      	mov	sp, r7
 800ff46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff4a:	4770      	bx	lr

0800ff4c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800ff4c:	b480      	push	{r7}
 800ff4e:	b087      	sub	sp, #28
 800ff50:	af00      	add	r7, sp, #0
 800ff52:	60f8      	str	r0, [r7, #12]
 800ff54:	60b9      	str	r1, [r7, #8]
 800ff56:	607a      	str	r2, [r7, #4]
 800ff58:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	6a1b      	ldr	r3, [r3, #32]
 800ff5e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ff62:	68fb      	ldr	r3, [r7, #12]
 800ff64:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800ff66:	68fb      	ldr	r3, [r7, #12]
 800ff68:	69db      	ldr	r3, [r3, #28]
 800ff6a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ff6c:	68fb      	ldr	r3, [r7, #12]
 800ff6e:	6a1b      	ldr	r3, [r3, #32]
 800ff70:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800ff72:	697b      	ldr	r3, [r7, #20]
 800ff74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ff78:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	021b      	lsls	r3, r3, #8
 800ff7e:	697a      	ldr	r2, [r7, #20]
 800ff80:	4313      	orrs	r3, r2
 800ff82:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800ff84:	697b      	ldr	r3, [r7, #20]
 800ff86:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ff8a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800ff8c:	683b      	ldr	r3, [r7, #0]
 800ff8e:	031b      	lsls	r3, r3, #12
 800ff90:	b29b      	uxth	r3, r3
 800ff92:	697a      	ldr	r2, [r7, #20]
 800ff94:	4313      	orrs	r3, r2
 800ff96:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800ff98:	693b      	ldr	r3, [r7, #16]
 800ff9a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800ff9e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800ffa0:	68bb      	ldr	r3, [r7, #8]
 800ffa2:	031b      	lsls	r3, r3, #12
 800ffa4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800ffa8:	693a      	ldr	r2, [r7, #16]
 800ffaa:	4313      	orrs	r3, r2
 800ffac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800ffae:	68fb      	ldr	r3, [r7, #12]
 800ffb0:	697a      	ldr	r2, [r7, #20]
 800ffb2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800ffb4:	68fb      	ldr	r3, [r7, #12]
 800ffb6:	693a      	ldr	r2, [r7, #16]
 800ffb8:	621a      	str	r2, [r3, #32]
}
 800ffba:	bf00      	nop
 800ffbc:	371c      	adds	r7, #28
 800ffbe:	46bd      	mov	sp, r7
 800ffc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffc4:	4770      	bx	lr
	...

0800ffc8 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ffc8:	b480      	push	{r7}
 800ffca:	b085      	sub	sp, #20
 800ffcc:	af00      	add	r7, sp, #0
 800ffce:	6078      	str	r0, [r7, #4]
 800ffd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	689b      	ldr	r3, [r3, #8]
 800ffd6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ffd8:	68fa      	ldr	r2, [r7, #12]
 800ffda:	4b09      	ldr	r3, [pc, #36]	@ (8010000 <TIM_ITRx_SetConfig+0x38>)
 800ffdc:	4013      	ands	r3, r2
 800ffde:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ffe0:	683a      	ldr	r2, [r7, #0]
 800ffe2:	68fb      	ldr	r3, [r7, #12]
 800ffe4:	4313      	orrs	r3, r2
 800ffe6:	f043 0307 	orr.w	r3, r3, #7
 800ffea:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	68fa      	ldr	r2, [r7, #12]
 800fff0:	609a      	str	r2, [r3, #8]
}
 800fff2:	bf00      	nop
 800fff4:	3714      	adds	r7, #20
 800fff6:	46bd      	mov	sp, r7
 800fff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fffc:	4770      	bx	lr
 800fffe:	bf00      	nop
 8010000:	ffcfff8f 	.word	0xffcfff8f

08010004 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010004:	b480      	push	{r7}
 8010006:	b087      	sub	sp, #28
 8010008:	af00      	add	r7, sp, #0
 801000a:	60f8      	str	r0, [r7, #12]
 801000c:	60b9      	str	r1, [r7, #8]
 801000e:	607a      	str	r2, [r7, #4]
 8010010:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8010012:	68fb      	ldr	r3, [r7, #12]
 8010014:	689b      	ldr	r3, [r3, #8]
 8010016:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010018:	697b      	ldr	r3, [r7, #20]
 801001a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801001e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010020:	683b      	ldr	r3, [r7, #0]
 8010022:	021a      	lsls	r2, r3, #8
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	431a      	orrs	r2, r3
 8010028:	68bb      	ldr	r3, [r7, #8]
 801002a:	4313      	orrs	r3, r2
 801002c:	697a      	ldr	r2, [r7, #20]
 801002e:	4313      	orrs	r3, r2
 8010030:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010032:	68fb      	ldr	r3, [r7, #12]
 8010034:	697a      	ldr	r2, [r7, #20]
 8010036:	609a      	str	r2, [r3, #8]
}
 8010038:	bf00      	nop
 801003a:	371c      	adds	r7, #28
 801003c:	46bd      	mov	sp, r7
 801003e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010042:	4770      	bx	lr

08010044 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8010044:	b480      	push	{r7}
 8010046:	b087      	sub	sp, #28
 8010048:	af00      	add	r7, sp, #0
 801004a:	60f8      	str	r0, [r7, #12]
 801004c:	60b9      	str	r1, [r7, #8]
 801004e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8010050:	68bb      	ldr	r3, [r7, #8]
 8010052:	f003 031f 	and.w	r3, r3, #31
 8010056:	2201      	movs	r2, #1
 8010058:	fa02 f303 	lsl.w	r3, r2, r3
 801005c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801005e:	68fb      	ldr	r3, [r7, #12]
 8010060:	6a1a      	ldr	r2, [r3, #32]
 8010062:	697b      	ldr	r3, [r7, #20]
 8010064:	43db      	mvns	r3, r3
 8010066:	401a      	ands	r2, r3
 8010068:	68fb      	ldr	r3, [r7, #12]
 801006a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 801006c:	68fb      	ldr	r3, [r7, #12]
 801006e:	6a1a      	ldr	r2, [r3, #32]
 8010070:	68bb      	ldr	r3, [r7, #8]
 8010072:	f003 031f 	and.w	r3, r3, #31
 8010076:	6879      	ldr	r1, [r7, #4]
 8010078:	fa01 f303 	lsl.w	r3, r1, r3
 801007c:	431a      	orrs	r2, r3
 801007e:	68fb      	ldr	r3, [r7, #12]
 8010080:	621a      	str	r2, [r3, #32]
}
 8010082:	bf00      	nop
 8010084:	371c      	adds	r7, #28
 8010086:	46bd      	mov	sp, r7
 8010088:	f85d 7b04 	ldr.w	r7, [sp], #4
 801008c:	4770      	bx	lr
	...

08010090 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8010090:	b580      	push	{r7, lr}
 8010092:	b084      	sub	sp, #16
 8010094:	af00      	add	r7, sp, #0
 8010096:	6078      	str	r0, [r7, #4]
 8010098:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 801009a:	683b      	ldr	r3, [r7, #0]
 801009c:	2b00      	cmp	r3, #0
 801009e:	d109      	bne.n	80100b4 <HAL_TIMEx_PWMN_Start+0x24>
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80100a6:	b2db      	uxtb	r3, r3
 80100a8:	2b01      	cmp	r3, #1
 80100aa:	bf14      	ite	ne
 80100ac:	2301      	movne	r3, #1
 80100ae:	2300      	moveq	r3, #0
 80100b0:	b2db      	uxtb	r3, r3
 80100b2:	e022      	b.n	80100fa <HAL_TIMEx_PWMN_Start+0x6a>
 80100b4:	683b      	ldr	r3, [r7, #0]
 80100b6:	2b04      	cmp	r3, #4
 80100b8:	d109      	bne.n	80100ce <HAL_TIMEx_PWMN_Start+0x3e>
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80100c0:	b2db      	uxtb	r3, r3
 80100c2:	2b01      	cmp	r3, #1
 80100c4:	bf14      	ite	ne
 80100c6:	2301      	movne	r3, #1
 80100c8:	2300      	moveq	r3, #0
 80100ca:	b2db      	uxtb	r3, r3
 80100cc:	e015      	b.n	80100fa <HAL_TIMEx_PWMN_Start+0x6a>
 80100ce:	683b      	ldr	r3, [r7, #0]
 80100d0:	2b08      	cmp	r3, #8
 80100d2:	d109      	bne.n	80100e8 <HAL_TIMEx_PWMN_Start+0x58>
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80100da:	b2db      	uxtb	r3, r3
 80100dc:	2b01      	cmp	r3, #1
 80100de:	bf14      	ite	ne
 80100e0:	2301      	movne	r3, #1
 80100e2:	2300      	moveq	r3, #0
 80100e4:	b2db      	uxtb	r3, r3
 80100e6:	e008      	b.n	80100fa <HAL_TIMEx_PWMN_Start+0x6a>
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80100ee:	b2db      	uxtb	r3, r3
 80100f0:	2b01      	cmp	r3, #1
 80100f2:	bf14      	ite	ne
 80100f4:	2301      	movne	r3, #1
 80100f6:	2300      	moveq	r3, #0
 80100f8:	b2db      	uxtb	r3, r3
 80100fa:	2b00      	cmp	r3, #0
 80100fc:	d001      	beq.n	8010102 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80100fe:	2301      	movs	r3, #1
 8010100:	e07d      	b.n	80101fe <HAL_TIMEx_PWMN_Start+0x16e>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8010102:	683b      	ldr	r3, [r7, #0]
 8010104:	2b00      	cmp	r3, #0
 8010106:	d104      	bne.n	8010112 <HAL_TIMEx_PWMN_Start+0x82>
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	2202      	movs	r2, #2
 801010c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010110:	e013      	b.n	801013a <HAL_TIMEx_PWMN_Start+0xaa>
 8010112:	683b      	ldr	r3, [r7, #0]
 8010114:	2b04      	cmp	r3, #4
 8010116:	d104      	bne.n	8010122 <HAL_TIMEx_PWMN_Start+0x92>
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	2202      	movs	r2, #2
 801011c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010120:	e00b      	b.n	801013a <HAL_TIMEx_PWMN_Start+0xaa>
 8010122:	683b      	ldr	r3, [r7, #0]
 8010124:	2b08      	cmp	r3, #8
 8010126:	d104      	bne.n	8010132 <HAL_TIMEx_PWMN_Start+0xa2>
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	2202      	movs	r2, #2
 801012c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8010130:	e003      	b.n	801013a <HAL_TIMEx_PWMN_Start+0xaa>
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	2202      	movs	r2, #2
 8010136:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	681b      	ldr	r3, [r3, #0]
 801013e:	2204      	movs	r2, #4
 8010140:	6839      	ldr	r1, [r7, #0]
 8010142:	4618      	mov	r0, r3
 8010144:	f000 fa0e 	bl	8010564 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	681b      	ldr	r3, [r3, #0]
 801014c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	681b      	ldr	r3, [r3, #0]
 8010152:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8010156:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	681b      	ldr	r3, [r3, #0]
 801015c:	4a2a      	ldr	r2, [pc, #168]	@ (8010208 <HAL_TIMEx_PWMN_Start+0x178>)
 801015e:	4293      	cmp	r3, r2
 8010160:	d02c      	beq.n	80101bc <HAL_TIMEx_PWMN_Start+0x12c>
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	681b      	ldr	r3, [r3, #0]
 8010166:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801016a:	d027      	beq.n	80101bc <HAL_TIMEx_PWMN_Start+0x12c>
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	681b      	ldr	r3, [r3, #0]
 8010170:	4a26      	ldr	r2, [pc, #152]	@ (801020c <HAL_TIMEx_PWMN_Start+0x17c>)
 8010172:	4293      	cmp	r3, r2
 8010174:	d022      	beq.n	80101bc <HAL_TIMEx_PWMN_Start+0x12c>
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	681b      	ldr	r3, [r3, #0]
 801017a:	4a25      	ldr	r2, [pc, #148]	@ (8010210 <HAL_TIMEx_PWMN_Start+0x180>)
 801017c:	4293      	cmp	r3, r2
 801017e:	d01d      	beq.n	80101bc <HAL_TIMEx_PWMN_Start+0x12c>
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	681b      	ldr	r3, [r3, #0]
 8010184:	4a23      	ldr	r2, [pc, #140]	@ (8010214 <HAL_TIMEx_PWMN_Start+0x184>)
 8010186:	4293      	cmp	r3, r2
 8010188:	d018      	beq.n	80101bc <HAL_TIMEx_PWMN_Start+0x12c>
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	681b      	ldr	r3, [r3, #0]
 801018e:	4a22      	ldr	r2, [pc, #136]	@ (8010218 <HAL_TIMEx_PWMN_Start+0x188>)
 8010190:	4293      	cmp	r3, r2
 8010192:	d013      	beq.n	80101bc <HAL_TIMEx_PWMN_Start+0x12c>
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	681b      	ldr	r3, [r3, #0]
 8010198:	4a20      	ldr	r2, [pc, #128]	@ (801021c <HAL_TIMEx_PWMN_Start+0x18c>)
 801019a:	4293      	cmp	r3, r2
 801019c:	d00e      	beq.n	80101bc <HAL_TIMEx_PWMN_Start+0x12c>
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	681b      	ldr	r3, [r3, #0]
 80101a2:	4a1f      	ldr	r2, [pc, #124]	@ (8010220 <HAL_TIMEx_PWMN_Start+0x190>)
 80101a4:	4293      	cmp	r3, r2
 80101a6:	d009      	beq.n	80101bc <HAL_TIMEx_PWMN_Start+0x12c>
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	681b      	ldr	r3, [r3, #0]
 80101ac:	4a1d      	ldr	r2, [pc, #116]	@ (8010224 <HAL_TIMEx_PWMN_Start+0x194>)
 80101ae:	4293      	cmp	r3, r2
 80101b0:	d004      	beq.n	80101bc <HAL_TIMEx_PWMN_Start+0x12c>
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	681b      	ldr	r3, [r3, #0]
 80101b6:	4a1c      	ldr	r2, [pc, #112]	@ (8010228 <HAL_TIMEx_PWMN_Start+0x198>)
 80101b8:	4293      	cmp	r3, r2
 80101ba:	d115      	bne.n	80101e8 <HAL_TIMEx_PWMN_Start+0x158>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	681b      	ldr	r3, [r3, #0]
 80101c0:	689a      	ldr	r2, [r3, #8]
 80101c2:	4b1a      	ldr	r3, [pc, #104]	@ (801022c <HAL_TIMEx_PWMN_Start+0x19c>)
 80101c4:	4013      	ands	r3, r2
 80101c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80101c8:	68fb      	ldr	r3, [r7, #12]
 80101ca:	2b06      	cmp	r3, #6
 80101cc:	d015      	beq.n	80101fa <HAL_TIMEx_PWMN_Start+0x16a>
 80101ce:	68fb      	ldr	r3, [r7, #12]
 80101d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80101d4:	d011      	beq.n	80101fa <HAL_TIMEx_PWMN_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	681a      	ldr	r2, [r3, #0]
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	681b      	ldr	r3, [r3, #0]
 80101e0:	f042 0201 	orr.w	r2, r2, #1
 80101e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80101e6:	e008      	b.n	80101fa <HAL_TIMEx_PWMN_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	681b      	ldr	r3, [r3, #0]
 80101ec:	681a      	ldr	r2, [r3, #0]
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	681b      	ldr	r3, [r3, #0]
 80101f2:	f042 0201 	orr.w	r2, r2, #1
 80101f6:	601a      	str	r2, [r3, #0]
 80101f8:	e000      	b.n	80101fc <HAL_TIMEx_PWMN_Start+0x16c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80101fa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80101fc:	2300      	movs	r3, #0
}
 80101fe:	4618      	mov	r0, r3
 8010200:	3710      	adds	r7, #16
 8010202:	46bd      	mov	sp, r7
 8010204:	bd80      	pop	{r7, pc}
 8010206:	bf00      	nop
 8010208:	40010000 	.word	0x40010000
 801020c:	40000400 	.word	0x40000400
 8010210:	40000800 	.word	0x40000800
 8010214:	40000c00 	.word	0x40000c00
 8010218:	40010400 	.word	0x40010400
 801021c:	40001800 	.word	0x40001800
 8010220:	40014000 	.word	0x40014000
 8010224:	4000e000 	.word	0x4000e000
 8010228:	4000e400 	.word	0x4000e400
 801022c:	00010007 	.word	0x00010007

08010230 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8010230:	b580      	push	{r7, lr}
 8010232:	b082      	sub	sp, #8
 8010234:	af00      	add	r7, sp, #0
 8010236:	6078      	str	r0, [r7, #4]
 8010238:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 801023a:	687b      	ldr	r3, [r7, #4]
 801023c:	681b      	ldr	r3, [r3, #0]
 801023e:	2200      	movs	r2, #0
 8010240:	6839      	ldr	r1, [r7, #0]
 8010242:	4618      	mov	r0, r3
 8010244:	f000 f98e 	bl	8010564 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	681b      	ldr	r3, [r3, #0]
 801024c:	6a1a      	ldr	r2, [r3, #32]
 801024e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8010252:	4013      	ands	r3, r2
 8010254:	2b00      	cmp	r3, #0
 8010256:	d10f      	bne.n	8010278 <HAL_TIMEx_PWMN_Stop+0x48>
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	681b      	ldr	r3, [r3, #0]
 801025c:	6a1a      	ldr	r2, [r3, #32]
 801025e:	f240 4344 	movw	r3, #1092	@ 0x444
 8010262:	4013      	ands	r3, r2
 8010264:	2b00      	cmp	r3, #0
 8010266:	d107      	bne.n	8010278 <HAL_TIMEx_PWMN_Stop+0x48>
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	681b      	ldr	r3, [r3, #0]
 801026c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	681b      	ldr	r3, [r3, #0]
 8010272:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8010276:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	681b      	ldr	r3, [r3, #0]
 801027c:	6a1a      	ldr	r2, [r3, #32]
 801027e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8010282:	4013      	ands	r3, r2
 8010284:	2b00      	cmp	r3, #0
 8010286:	d10f      	bne.n	80102a8 <HAL_TIMEx_PWMN_Stop+0x78>
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	681b      	ldr	r3, [r3, #0]
 801028c:	6a1a      	ldr	r2, [r3, #32]
 801028e:	f240 4344 	movw	r3, #1092	@ 0x444
 8010292:	4013      	ands	r3, r2
 8010294:	2b00      	cmp	r3, #0
 8010296:	d107      	bne.n	80102a8 <HAL_TIMEx_PWMN_Stop+0x78>
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	681a      	ldr	r2, [r3, #0]
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	681b      	ldr	r3, [r3, #0]
 80102a2:	f022 0201 	bic.w	r2, r2, #1
 80102a6:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80102a8:	683b      	ldr	r3, [r7, #0]
 80102aa:	2b00      	cmp	r3, #0
 80102ac:	d104      	bne.n	80102b8 <HAL_TIMEx_PWMN_Stop+0x88>
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	2201      	movs	r2, #1
 80102b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80102b6:	e013      	b.n	80102e0 <HAL_TIMEx_PWMN_Stop+0xb0>
 80102b8:	683b      	ldr	r3, [r7, #0]
 80102ba:	2b04      	cmp	r3, #4
 80102bc:	d104      	bne.n	80102c8 <HAL_TIMEx_PWMN_Stop+0x98>
 80102be:	687b      	ldr	r3, [r7, #4]
 80102c0:	2201      	movs	r2, #1
 80102c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80102c6:	e00b      	b.n	80102e0 <HAL_TIMEx_PWMN_Stop+0xb0>
 80102c8:	683b      	ldr	r3, [r7, #0]
 80102ca:	2b08      	cmp	r3, #8
 80102cc:	d104      	bne.n	80102d8 <HAL_TIMEx_PWMN_Stop+0xa8>
 80102ce:	687b      	ldr	r3, [r7, #4]
 80102d0:	2201      	movs	r2, #1
 80102d2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80102d6:	e003      	b.n	80102e0 <HAL_TIMEx_PWMN_Stop+0xb0>
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	2201      	movs	r2, #1
 80102dc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 80102e0:	2300      	movs	r3, #0
}
 80102e2:	4618      	mov	r0, r3
 80102e4:	3708      	adds	r7, #8
 80102e6:	46bd      	mov	sp, r7
 80102e8:	bd80      	pop	{r7, pc}
	...

080102ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80102ec:	b480      	push	{r7}
 80102ee:	b085      	sub	sp, #20
 80102f0:	af00      	add	r7, sp, #0
 80102f2:	6078      	str	r0, [r7, #4]
 80102f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80102fc:	2b01      	cmp	r3, #1
 80102fe:	d101      	bne.n	8010304 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010300:	2302      	movs	r3, #2
 8010302:	e077      	b.n	80103f4 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	2201      	movs	r2, #1
 8010308:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	2202      	movs	r2, #2
 8010310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	681b      	ldr	r3, [r3, #0]
 8010318:	685b      	ldr	r3, [r3, #4]
 801031a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801031c:	687b      	ldr	r3, [r7, #4]
 801031e:	681b      	ldr	r3, [r3, #0]
 8010320:	689b      	ldr	r3, [r3, #8]
 8010322:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	681b      	ldr	r3, [r3, #0]
 8010328:	4a35      	ldr	r2, [pc, #212]	@ (8010400 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801032a:	4293      	cmp	r3, r2
 801032c:	d004      	beq.n	8010338 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	4a34      	ldr	r2, [pc, #208]	@ (8010404 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8010334:	4293      	cmp	r3, r2
 8010336:	d108      	bne.n	801034a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8010338:	68fb      	ldr	r3, [r7, #12]
 801033a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 801033e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8010340:	683b      	ldr	r3, [r7, #0]
 8010342:	685b      	ldr	r3, [r3, #4]
 8010344:	68fa      	ldr	r2, [r7, #12]
 8010346:	4313      	orrs	r3, r2
 8010348:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 801034a:	68fb      	ldr	r3, [r7, #12]
 801034c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010350:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010352:	683b      	ldr	r3, [r7, #0]
 8010354:	681b      	ldr	r3, [r3, #0]
 8010356:	68fa      	ldr	r2, [r7, #12]
 8010358:	4313      	orrs	r3, r2
 801035a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	68fa      	ldr	r2, [r7, #12]
 8010362:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	681b      	ldr	r3, [r3, #0]
 8010368:	4a25      	ldr	r2, [pc, #148]	@ (8010400 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801036a:	4293      	cmp	r3, r2
 801036c:	d02c      	beq.n	80103c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	681b      	ldr	r3, [r3, #0]
 8010372:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010376:	d027      	beq.n	80103c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	681b      	ldr	r3, [r3, #0]
 801037c:	4a22      	ldr	r2, [pc, #136]	@ (8010408 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 801037e:	4293      	cmp	r3, r2
 8010380:	d022      	beq.n	80103c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	681b      	ldr	r3, [r3, #0]
 8010386:	4a21      	ldr	r2, [pc, #132]	@ (801040c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8010388:	4293      	cmp	r3, r2
 801038a:	d01d      	beq.n	80103c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	681b      	ldr	r3, [r3, #0]
 8010390:	4a1f      	ldr	r2, [pc, #124]	@ (8010410 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8010392:	4293      	cmp	r3, r2
 8010394:	d018      	beq.n	80103c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	4a1a      	ldr	r2, [pc, #104]	@ (8010404 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 801039c:	4293      	cmp	r3, r2
 801039e:	d013      	beq.n	80103c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	4a1b      	ldr	r2, [pc, #108]	@ (8010414 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80103a6:	4293      	cmp	r3, r2
 80103a8:	d00e      	beq.n	80103c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	681b      	ldr	r3, [r3, #0]
 80103ae:	4a1a      	ldr	r2, [pc, #104]	@ (8010418 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 80103b0:	4293      	cmp	r3, r2
 80103b2:	d009      	beq.n	80103c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	681b      	ldr	r3, [r3, #0]
 80103b8:	4a18      	ldr	r2, [pc, #96]	@ (801041c <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 80103ba:	4293      	cmp	r3, r2
 80103bc:	d004      	beq.n	80103c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	4a17      	ldr	r2, [pc, #92]	@ (8010420 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 80103c4:	4293      	cmp	r3, r2
 80103c6:	d10c      	bne.n	80103e2 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80103c8:	68bb      	ldr	r3, [r7, #8]
 80103ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80103ce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80103d0:	683b      	ldr	r3, [r7, #0]
 80103d2:	689b      	ldr	r3, [r3, #8]
 80103d4:	68ba      	ldr	r2, [r7, #8]
 80103d6:	4313      	orrs	r3, r2
 80103d8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	681b      	ldr	r3, [r3, #0]
 80103de:	68ba      	ldr	r2, [r7, #8]
 80103e0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	2201      	movs	r2, #1
 80103e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	2200      	movs	r2, #0
 80103ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80103f2:	2300      	movs	r3, #0
}
 80103f4:	4618      	mov	r0, r3
 80103f6:	3714      	adds	r7, #20
 80103f8:	46bd      	mov	sp, r7
 80103fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103fe:	4770      	bx	lr
 8010400:	40010000 	.word	0x40010000
 8010404:	40010400 	.word	0x40010400
 8010408:	40000400 	.word	0x40000400
 801040c:	40000800 	.word	0x40000800
 8010410:	40000c00 	.word	0x40000c00
 8010414:	40001800 	.word	0x40001800
 8010418:	40014000 	.word	0x40014000
 801041c:	4000e000 	.word	0x4000e000
 8010420:	4000e400 	.word	0x4000e400

08010424 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8010424:	b480      	push	{r7}
 8010426:	b085      	sub	sp, #20
 8010428:	af00      	add	r7, sp, #0
 801042a:	6078      	str	r0, [r7, #4]
 801042c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 801042e:	2300      	movs	r3, #0
 8010430:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010438:	2b01      	cmp	r3, #1
 801043a:	d101      	bne.n	8010440 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 801043c:	2302      	movs	r3, #2
 801043e:	e087      	b.n	8010550 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	2201      	movs	r2, #1
 8010444:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8010448:	68fb      	ldr	r3, [r7, #12]
 801044a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 801044e:	683b      	ldr	r3, [r7, #0]
 8010450:	68db      	ldr	r3, [r3, #12]
 8010452:	4313      	orrs	r3, r2
 8010454:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8010456:	68fb      	ldr	r3, [r7, #12]
 8010458:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 801045c:	683b      	ldr	r3, [r7, #0]
 801045e:	689b      	ldr	r3, [r3, #8]
 8010460:	4313      	orrs	r3, r2
 8010462:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8010464:	68fb      	ldr	r3, [r7, #12]
 8010466:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 801046a:	683b      	ldr	r3, [r7, #0]
 801046c:	685b      	ldr	r3, [r3, #4]
 801046e:	4313      	orrs	r3, r2
 8010470:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8010472:	68fb      	ldr	r3, [r7, #12]
 8010474:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8010478:	683b      	ldr	r3, [r7, #0]
 801047a:	681b      	ldr	r3, [r3, #0]
 801047c:	4313      	orrs	r3, r2
 801047e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8010480:	68fb      	ldr	r3, [r7, #12]
 8010482:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8010486:	683b      	ldr	r3, [r7, #0]
 8010488:	691b      	ldr	r3, [r3, #16]
 801048a:	4313      	orrs	r3, r2
 801048c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 801048e:	68fb      	ldr	r3, [r7, #12]
 8010490:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8010494:	683b      	ldr	r3, [r7, #0]
 8010496:	695b      	ldr	r3, [r3, #20]
 8010498:	4313      	orrs	r3, r2
 801049a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 801049c:	68fb      	ldr	r3, [r7, #12]
 801049e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80104a2:	683b      	ldr	r3, [r7, #0]
 80104a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80104a6:	4313      	orrs	r3, r2
 80104a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80104aa:	68fb      	ldr	r3, [r7, #12]
 80104ac:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80104b0:	683b      	ldr	r3, [r7, #0]
 80104b2:	699b      	ldr	r3, [r3, #24]
 80104b4:	041b      	lsls	r3, r3, #16
 80104b6:	4313      	orrs	r3, r2
 80104b8:	60fb      	str	r3, [r7, #12]

#if defined(TIM_BDTR_BKBID)
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	681b      	ldr	r3, [r3, #0]
 80104be:	4a27      	ldr	r2, [pc, #156]	@ (801055c <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 80104c0:	4293      	cmp	r3, r2
 80104c2:	d004      	beq.n	80104ce <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	681b      	ldr	r3, [r3, #0]
 80104c8:	4a25      	ldr	r2, [pc, #148]	@ (8010560 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80104ca:	4293      	cmp	r3, r2
 80104cc:	d106      	bne.n	80104dc <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80104ce:	68fb      	ldr	r3, [r7, #12]
 80104d0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80104d4:	683b      	ldr	r3, [r7, #0]
 80104d6:	69db      	ldr	r3, [r3, #28]
 80104d8:	4313      	orrs	r3, r2
 80104da:	60fb      	str	r3, [r7, #12]
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	681b      	ldr	r3, [r3, #0]
 80104e0:	4a1e      	ldr	r2, [pc, #120]	@ (801055c <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 80104e2:	4293      	cmp	r3, r2
 80104e4:	d004      	beq.n	80104f0 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 80104e6:	687b      	ldr	r3, [r7, #4]
 80104e8:	681b      	ldr	r3, [r3, #0]
 80104ea:	4a1d      	ldr	r2, [pc, #116]	@ (8010560 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80104ec:	4293      	cmp	r3, r2
 80104ee:	d126      	bne.n	801053e <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80104f0:	68fb      	ldr	r3, [r7, #12]
 80104f2:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80104f6:	683b      	ldr	r3, [r7, #0]
 80104f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104fa:	051b      	lsls	r3, r3, #20
 80104fc:	4313      	orrs	r3, r2
 80104fe:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8010506:	683b      	ldr	r3, [r7, #0]
 8010508:	6a1b      	ldr	r3, [r3, #32]
 801050a:	4313      	orrs	r3, r2
 801050c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 801050e:	68fb      	ldr	r3, [r7, #12]
 8010510:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8010514:	683b      	ldr	r3, [r7, #0]
 8010516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010518:	4313      	orrs	r3, r2
 801051a:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	681b      	ldr	r3, [r3, #0]
 8010520:	4a0e      	ldr	r2, [pc, #56]	@ (801055c <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8010522:	4293      	cmp	r3, r2
 8010524:	d004      	beq.n	8010530 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	681b      	ldr	r3, [r3, #0]
 801052a:	4a0d      	ldr	r2, [pc, #52]	@ (8010560 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 801052c:	4293      	cmp	r3, r2
 801052e:	d106      	bne.n	801053e <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8010530:	68fb      	ldr	r3, [r7, #12]
 8010532:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8010536:	683b      	ldr	r3, [r7, #0]
 8010538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801053a:	4313      	orrs	r3, r2
 801053c:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	68fa      	ldr	r2, [r7, #12]
 8010544:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	2200      	movs	r2, #0
 801054a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801054e:	2300      	movs	r3, #0
}
 8010550:	4618      	mov	r0, r3
 8010552:	3714      	adds	r7, #20
 8010554:	46bd      	mov	sp, r7
 8010556:	f85d 7b04 	ldr.w	r7, [sp], #4
 801055a:	4770      	bx	lr
 801055c:	40010000 	.word	0x40010000
 8010560:	40010400 	.word	0x40010400

08010564 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8010564:	b480      	push	{r7}
 8010566:	b087      	sub	sp, #28
 8010568:	af00      	add	r7, sp, #0
 801056a:	60f8      	str	r0, [r7, #12]
 801056c:	60b9      	str	r1, [r7, #8]
 801056e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8010570:	68bb      	ldr	r3, [r7, #8]
 8010572:	f003 031f 	and.w	r3, r3, #31
 8010576:	2204      	movs	r2, #4
 8010578:	fa02 f303 	lsl.w	r3, r2, r3
 801057c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 801057e:	68fb      	ldr	r3, [r7, #12]
 8010580:	6a1a      	ldr	r2, [r3, #32]
 8010582:	697b      	ldr	r3, [r7, #20]
 8010584:	43db      	mvns	r3, r3
 8010586:	401a      	ands	r2, r3
 8010588:	68fb      	ldr	r3, [r7, #12]
 801058a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 801058c:	68fb      	ldr	r3, [r7, #12]
 801058e:	6a1a      	ldr	r2, [r3, #32]
 8010590:	68bb      	ldr	r3, [r7, #8]
 8010592:	f003 031f 	and.w	r3, r3, #31
 8010596:	6879      	ldr	r1, [r7, #4]
 8010598:	fa01 f303 	lsl.w	r3, r1, r3
 801059c:	431a      	orrs	r2, r3
 801059e:	68fb      	ldr	r3, [r7, #12]
 80105a0:	621a      	str	r2, [r3, #32]
}
 80105a2:	bf00      	nop
 80105a4:	371c      	adds	r7, #28
 80105a6:	46bd      	mov	sp, r7
 80105a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105ac:	4770      	bx	lr

080105ae <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80105ae:	b580      	push	{r7, lr}
 80105b0:	b082      	sub	sp, #8
 80105b2:	af00      	add	r7, sp, #0
 80105b4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80105b6:	687b      	ldr	r3, [r7, #4]
 80105b8:	2b00      	cmp	r3, #0
 80105ba:	d101      	bne.n	80105c0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80105bc:	2301      	movs	r3, #1
 80105be:	e042      	b.n	8010646 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	d106      	bne.n	80105d8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	2200      	movs	r2, #0
 80105ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80105d2:	6878      	ldr	r0, [r7, #4]
 80105d4:	f7f3 ff84 	bl	80044e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	2224      	movs	r2, #36	@ 0x24
 80105dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	681b      	ldr	r3, [r3, #0]
 80105e4:	681a      	ldr	r2, [r3, #0]
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	f022 0201 	bic.w	r2, r2, #1
 80105ee:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80105f0:	6878      	ldr	r0, [r7, #4]
 80105f2:	f000 f983 	bl	80108fc <UART_SetConfig>
 80105f6:	4603      	mov	r3, r0
 80105f8:	2b01      	cmp	r3, #1
 80105fa:	d101      	bne.n	8010600 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80105fc:	2301      	movs	r3, #1
 80105fe:	e022      	b.n	8010646 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010604:	2b00      	cmp	r3, #0
 8010606:	d002      	beq.n	801060e <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8010608:	6878      	ldr	r0, [r7, #4]
 801060a:	f000 ffe3 	bl	80115d4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	681b      	ldr	r3, [r3, #0]
 8010612:	685a      	ldr	r2, [r3, #4]
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 801061c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	681b      	ldr	r3, [r3, #0]
 8010622:	689a      	ldr	r2, [r3, #8]
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	681b      	ldr	r3, [r3, #0]
 8010628:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 801062c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	681b      	ldr	r3, [r3, #0]
 8010632:	681a      	ldr	r2, [r3, #0]
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	681b      	ldr	r3, [r3, #0]
 8010638:	f042 0201 	orr.w	r2, r2, #1
 801063c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801063e:	6878      	ldr	r0, [r7, #4]
 8010640:	f001 f86a 	bl	8011718 <UART_CheckIdleState>
 8010644:	4603      	mov	r3, r0
}
 8010646:	4618      	mov	r0, r3
 8010648:	3708      	adds	r7, #8
 801064a:	46bd      	mov	sp, r7
 801064c:	bd80      	pop	{r7, pc}

0801064e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801064e:	b580      	push	{r7, lr}
 8010650:	b08a      	sub	sp, #40	@ 0x28
 8010652:	af02      	add	r7, sp, #8
 8010654:	60f8      	str	r0, [r7, #12]
 8010656:	60b9      	str	r1, [r7, #8]
 8010658:	603b      	str	r3, [r7, #0]
 801065a:	4613      	mov	r3, r2
 801065c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801065e:	68fb      	ldr	r3, [r7, #12]
 8010660:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010664:	2b20      	cmp	r3, #32
 8010666:	d17b      	bne.n	8010760 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8010668:	68bb      	ldr	r3, [r7, #8]
 801066a:	2b00      	cmp	r3, #0
 801066c:	d002      	beq.n	8010674 <HAL_UART_Transmit+0x26>
 801066e:	88fb      	ldrh	r3, [r7, #6]
 8010670:	2b00      	cmp	r3, #0
 8010672:	d101      	bne.n	8010678 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8010674:	2301      	movs	r3, #1
 8010676:	e074      	b.n	8010762 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010678:	68fb      	ldr	r3, [r7, #12]
 801067a:	2200      	movs	r2, #0
 801067c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010680:	68fb      	ldr	r3, [r7, #12]
 8010682:	2221      	movs	r2, #33	@ 0x21
 8010684:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8010688:	f7f4 fbb0 	bl	8004dec <HAL_GetTick>
 801068c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 801068e:	68fb      	ldr	r3, [r7, #12]
 8010690:	88fa      	ldrh	r2, [r7, #6]
 8010692:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8010696:	68fb      	ldr	r3, [r7, #12]
 8010698:	88fa      	ldrh	r2, [r7, #6]
 801069a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801069e:	68fb      	ldr	r3, [r7, #12]
 80106a0:	689b      	ldr	r3, [r3, #8]
 80106a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80106a6:	d108      	bne.n	80106ba <HAL_UART_Transmit+0x6c>
 80106a8:	68fb      	ldr	r3, [r7, #12]
 80106aa:	691b      	ldr	r3, [r3, #16]
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	d104      	bne.n	80106ba <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80106b0:	2300      	movs	r3, #0
 80106b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80106b4:	68bb      	ldr	r3, [r7, #8]
 80106b6:	61bb      	str	r3, [r7, #24]
 80106b8:	e003      	b.n	80106c2 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80106ba:	68bb      	ldr	r3, [r7, #8]
 80106bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80106be:	2300      	movs	r3, #0
 80106c0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80106c2:	e030      	b.n	8010726 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80106c4:	683b      	ldr	r3, [r7, #0]
 80106c6:	9300      	str	r3, [sp, #0]
 80106c8:	697b      	ldr	r3, [r7, #20]
 80106ca:	2200      	movs	r2, #0
 80106cc:	2180      	movs	r1, #128	@ 0x80
 80106ce:	68f8      	ldr	r0, [r7, #12]
 80106d0:	f001 f8cc 	bl	801186c <UART_WaitOnFlagUntilTimeout>
 80106d4:	4603      	mov	r3, r0
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	d005      	beq.n	80106e6 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80106da:	68fb      	ldr	r3, [r7, #12]
 80106dc:	2220      	movs	r2, #32
 80106de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80106e2:	2303      	movs	r3, #3
 80106e4:	e03d      	b.n	8010762 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80106e6:	69fb      	ldr	r3, [r7, #28]
 80106e8:	2b00      	cmp	r3, #0
 80106ea:	d10b      	bne.n	8010704 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80106ec:	69bb      	ldr	r3, [r7, #24]
 80106ee:	881b      	ldrh	r3, [r3, #0]
 80106f0:	461a      	mov	r2, r3
 80106f2:	68fb      	ldr	r3, [r7, #12]
 80106f4:	681b      	ldr	r3, [r3, #0]
 80106f6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80106fa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80106fc:	69bb      	ldr	r3, [r7, #24]
 80106fe:	3302      	adds	r3, #2
 8010700:	61bb      	str	r3, [r7, #24]
 8010702:	e007      	b.n	8010714 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8010704:	69fb      	ldr	r3, [r7, #28]
 8010706:	781a      	ldrb	r2, [r3, #0]
 8010708:	68fb      	ldr	r3, [r7, #12]
 801070a:	681b      	ldr	r3, [r3, #0]
 801070c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 801070e:	69fb      	ldr	r3, [r7, #28]
 8010710:	3301      	adds	r3, #1
 8010712:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8010714:	68fb      	ldr	r3, [r7, #12]
 8010716:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801071a:	b29b      	uxth	r3, r3
 801071c:	3b01      	subs	r3, #1
 801071e:	b29a      	uxth	r2, r3
 8010720:	68fb      	ldr	r3, [r7, #12]
 8010722:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8010726:	68fb      	ldr	r3, [r7, #12]
 8010728:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801072c:	b29b      	uxth	r3, r3
 801072e:	2b00      	cmp	r3, #0
 8010730:	d1c8      	bne.n	80106c4 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8010732:	683b      	ldr	r3, [r7, #0]
 8010734:	9300      	str	r3, [sp, #0]
 8010736:	697b      	ldr	r3, [r7, #20]
 8010738:	2200      	movs	r2, #0
 801073a:	2140      	movs	r1, #64	@ 0x40
 801073c:	68f8      	ldr	r0, [r7, #12]
 801073e:	f001 f895 	bl	801186c <UART_WaitOnFlagUntilTimeout>
 8010742:	4603      	mov	r3, r0
 8010744:	2b00      	cmp	r3, #0
 8010746:	d005      	beq.n	8010754 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8010748:	68fb      	ldr	r3, [r7, #12]
 801074a:	2220      	movs	r2, #32
 801074c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8010750:	2303      	movs	r3, #3
 8010752:	e006      	b.n	8010762 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8010754:	68fb      	ldr	r3, [r7, #12]
 8010756:	2220      	movs	r2, #32
 8010758:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 801075c:	2300      	movs	r3, #0
 801075e:	e000      	b.n	8010762 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8010760:	2302      	movs	r3, #2
  }
}
 8010762:	4618      	mov	r0, r3
 8010764:	3720      	adds	r7, #32
 8010766:	46bd      	mov	sp, r7
 8010768:	bd80      	pop	{r7, pc}

0801076a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801076a:	b580      	push	{r7, lr}
 801076c:	b08a      	sub	sp, #40	@ 0x28
 801076e:	af02      	add	r7, sp, #8
 8010770:	60f8      	str	r0, [r7, #12]
 8010772:	60b9      	str	r1, [r7, #8]
 8010774:	603b      	str	r3, [r7, #0]
 8010776:	4613      	mov	r3, r2
 8010778:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801077a:	68fb      	ldr	r3, [r7, #12]
 801077c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010780:	2b20      	cmp	r3, #32
 8010782:	f040 80b5 	bne.w	80108f0 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8010786:	68bb      	ldr	r3, [r7, #8]
 8010788:	2b00      	cmp	r3, #0
 801078a:	d002      	beq.n	8010792 <HAL_UART_Receive+0x28>
 801078c:	88fb      	ldrh	r3, [r7, #6]
 801078e:	2b00      	cmp	r3, #0
 8010790:	d101      	bne.n	8010796 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8010792:	2301      	movs	r3, #1
 8010794:	e0ad      	b.n	80108f2 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010796:	68fb      	ldr	r3, [r7, #12]
 8010798:	2200      	movs	r2, #0
 801079a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 801079e:	68fb      	ldr	r3, [r7, #12]
 80107a0:	2222      	movs	r2, #34	@ 0x22
 80107a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80107a6:	68fb      	ldr	r3, [r7, #12]
 80107a8:	2200      	movs	r2, #0
 80107aa:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80107ac:	f7f4 fb1e 	bl	8004dec <HAL_GetTick>
 80107b0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80107b2:	68fb      	ldr	r3, [r7, #12]
 80107b4:	88fa      	ldrh	r2, [r7, #6]
 80107b6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 80107ba:	68fb      	ldr	r3, [r7, #12]
 80107bc:	88fa      	ldrh	r2, [r7, #6]
 80107be:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80107c2:	68fb      	ldr	r3, [r7, #12]
 80107c4:	689b      	ldr	r3, [r3, #8]
 80107c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80107ca:	d10e      	bne.n	80107ea <HAL_UART_Receive+0x80>
 80107cc:	68fb      	ldr	r3, [r7, #12]
 80107ce:	691b      	ldr	r3, [r3, #16]
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	d105      	bne.n	80107e0 <HAL_UART_Receive+0x76>
 80107d4:	68fb      	ldr	r3, [r7, #12]
 80107d6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80107da:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80107de:	e02d      	b.n	801083c <HAL_UART_Receive+0xd2>
 80107e0:	68fb      	ldr	r3, [r7, #12]
 80107e2:	22ff      	movs	r2, #255	@ 0xff
 80107e4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80107e8:	e028      	b.n	801083c <HAL_UART_Receive+0xd2>
 80107ea:	68fb      	ldr	r3, [r7, #12]
 80107ec:	689b      	ldr	r3, [r3, #8]
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	d10d      	bne.n	801080e <HAL_UART_Receive+0xa4>
 80107f2:	68fb      	ldr	r3, [r7, #12]
 80107f4:	691b      	ldr	r3, [r3, #16]
 80107f6:	2b00      	cmp	r3, #0
 80107f8:	d104      	bne.n	8010804 <HAL_UART_Receive+0x9a>
 80107fa:	68fb      	ldr	r3, [r7, #12]
 80107fc:	22ff      	movs	r2, #255	@ 0xff
 80107fe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010802:	e01b      	b.n	801083c <HAL_UART_Receive+0xd2>
 8010804:	68fb      	ldr	r3, [r7, #12]
 8010806:	227f      	movs	r2, #127	@ 0x7f
 8010808:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801080c:	e016      	b.n	801083c <HAL_UART_Receive+0xd2>
 801080e:	68fb      	ldr	r3, [r7, #12]
 8010810:	689b      	ldr	r3, [r3, #8]
 8010812:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010816:	d10d      	bne.n	8010834 <HAL_UART_Receive+0xca>
 8010818:	68fb      	ldr	r3, [r7, #12]
 801081a:	691b      	ldr	r3, [r3, #16]
 801081c:	2b00      	cmp	r3, #0
 801081e:	d104      	bne.n	801082a <HAL_UART_Receive+0xc0>
 8010820:	68fb      	ldr	r3, [r7, #12]
 8010822:	227f      	movs	r2, #127	@ 0x7f
 8010824:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010828:	e008      	b.n	801083c <HAL_UART_Receive+0xd2>
 801082a:	68fb      	ldr	r3, [r7, #12]
 801082c:	223f      	movs	r2, #63	@ 0x3f
 801082e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010832:	e003      	b.n	801083c <HAL_UART_Receive+0xd2>
 8010834:	68fb      	ldr	r3, [r7, #12]
 8010836:	2200      	movs	r2, #0
 8010838:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 801083c:	68fb      	ldr	r3, [r7, #12]
 801083e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010842:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010844:	68fb      	ldr	r3, [r7, #12]
 8010846:	689b      	ldr	r3, [r3, #8]
 8010848:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801084c:	d108      	bne.n	8010860 <HAL_UART_Receive+0xf6>
 801084e:	68fb      	ldr	r3, [r7, #12]
 8010850:	691b      	ldr	r3, [r3, #16]
 8010852:	2b00      	cmp	r3, #0
 8010854:	d104      	bne.n	8010860 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8010856:	2300      	movs	r3, #0
 8010858:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 801085a:	68bb      	ldr	r3, [r7, #8]
 801085c:	61bb      	str	r3, [r7, #24]
 801085e:	e003      	b.n	8010868 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8010860:	68bb      	ldr	r3, [r7, #8]
 8010862:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8010864:	2300      	movs	r3, #0
 8010866:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8010868:	e036      	b.n	80108d8 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 801086a:	683b      	ldr	r3, [r7, #0]
 801086c:	9300      	str	r3, [sp, #0]
 801086e:	697b      	ldr	r3, [r7, #20]
 8010870:	2200      	movs	r2, #0
 8010872:	2120      	movs	r1, #32
 8010874:	68f8      	ldr	r0, [r7, #12]
 8010876:	f000 fff9 	bl	801186c <UART_WaitOnFlagUntilTimeout>
 801087a:	4603      	mov	r3, r0
 801087c:	2b00      	cmp	r3, #0
 801087e:	d005      	beq.n	801088c <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8010880:	68fb      	ldr	r3, [r7, #12]
 8010882:	2220      	movs	r2, #32
 8010884:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8010888:	2303      	movs	r3, #3
 801088a:	e032      	b.n	80108f2 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 801088c:	69fb      	ldr	r3, [r7, #28]
 801088e:	2b00      	cmp	r3, #0
 8010890:	d10c      	bne.n	80108ac <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8010892:	68fb      	ldr	r3, [r7, #12]
 8010894:	681b      	ldr	r3, [r3, #0]
 8010896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010898:	b29a      	uxth	r2, r3
 801089a:	8a7b      	ldrh	r3, [r7, #18]
 801089c:	4013      	ands	r3, r2
 801089e:	b29a      	uxth	r2, r3
 80108a0:	69bb      	ldr	r3, [r7, #24]
 80108a2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80108a4:	69bb      	ldr	r3, [r7, #24]
 80108a6:	3302      	adds	r3, #2
 80108a8:	61bb      	str	r3, [r7, #24]
 80108aa:	e00c      	b.n	80108c6 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80108ac:	68fb      	ldr	r3, [r7, #12]
 80108ae:	681b      	ldr	r3, [r3, #0]
 80108b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108b2:	b2da      	uxtb	r2, r3
 80108b4:	8a7b      	ldrh	r3, [r7, #18]
 80108b6:	b2db      	uxtb	r3, r3
 80108b8:	4013      	ands	r3, r2
 80108ba:	b2da      	uxtb	r2, r3
 80108bc:	69fb      	ldr	r3, [r7, #28]
 80108be:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80108c0:	69fb      	ldr	r3, [r7, #28]
 80108c2:	3301      	adds	r3, #1
 80108c4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80108c6:	68fb      	ldr	r3, [r7, #12]
 80108c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80108cc:	b29b      	uxth	r3, r3
 80108ce:	3b01      	subs	r3, #1
 80108d0:	b29a      	uxth	r2, r3
 80108d2:	68fb      	ldr	r3, [r7, #12]
 80108d4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 80108d8:	68fb      	ldr	r3, [r7, #12]
 80108da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80108de:	b29b      	uxth	r3, r3
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d1c2      	bne.n	801086a <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80108e4:	68fb      	ldr	r3, [r7, #12]
 80108e6:	2220      	movs	r2, #32
 80108e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 80108ec:	2300      	movs	r3, #0
 80108ee:	e000      	b.n	80108f2 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 80108f0:	2302      	movs	r3, #2
  }
}
 80108f2:	4618      	mov	r0, r3
 80108f4:	3720      	adds	r7, #32
 80108f6:	46bd      	mov	sp, r7
 80108f8:	bd80      	pop	{r7, pc}
	...

080108fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80108fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010900:	b092      	sub	sp, #72	@ 0x48
 8010902:	af00      	add	r7, sp, #0
 8010904:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010906:	2300      	movs	r3, #0
 8010908:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 801090c:	697b      	ldr	r3, [r7, #20]
 801090e:	689a      	ldr	r2, [r3, #8]
 8010910:	697b      	ldr	r3, [r7, #20]
 8010912:	691b      	ldr	r3, [r3, #16]
 8010914:	431a      	orrs	r2, r3
 8010916:	697b      	ldr	r3, [r7, #20]
 8010918:	695b      	ldr	r3, [r3, #20]
 801091a:	431a      	orrs	r2, r3
 801091c:	697b      	ldr	r3, [r7, #20]
 801091e:	69db      	ldr	r3, [r3, #28]
 8010920:	4313      	orrs	r3, r2
 8010922:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010924:	697b      	ldr	r3, [r7, #20]
 8010926:	681b      	ldr	r3, [r3, #0]
 8010928:	681a      	ldr	r2, [r3, #0]
 801092a:	4bbe      	ldr	r3, [pc, #760]	@ (8010c24 <UART_SetConfig+0x328>)
 801092c:	4013      	ands	r3, r2
 801092e:	697a      	ldr	r2, [r7, #20]
 8010930:	6812      	ldr	r2, [r2, #0]
 8010932:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010934:	430b      	orrs	r3, r1
 8010936:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010938:	697b      	ldr	r3, [r7, #20]
 801093a:	681b      	ldr	r3, [r3, #0]
 801093c:	685b      	ldr	r3, [r3, #4]
 801093e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8010942:	697b      	ldr	r3, [r7, #20]
 8010944:	68da      	ldr	r2, [r3, #12]
 8010946:	697b      	ldr	r3, [r7, #20]
 8010948:	681b      	ldr	r3, [r3, #0]
 801094a:	430a      	orrs	r2, r1
 801094c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801094e:	697b      	ldr	r3, [r7, #20]
 8010950:	699b      	ldr	r3, [r3, #24]
 8010952:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010954:	697b      	ldr	r3, [r7, #20]
 8010956:	681b      	ldr	r3, [r3, #0]
 8010958:	4ab3      	ldr	r2, [pc, #716]	@ (8010c28 <UART_SetConfig+0x32c>)
 801095a:	4293      	cmp	r3, r2
 801095c:	d004      	beq.n	8010968 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801095e:	697b      	ldr	r3, [r7, #20]
 8010960:	6a1b      	ldr	r3, [r3, #32]
 8010962:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010964:	4313      	orrs	r3, r2
 8010966:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010968:	697b      	ldr	r3, [r7, #20]
 801096a:	681b      	ldr	r3, [r3, #0]
 801096c:	689a      	ldr	r2, [r3, #8]
 801096e:	4baf      	ldr	r3, [pc, #700]	@ (8010c2c <UART_SetConfig+0x330>)
 8010970:	4013      	ands	r3, r2
 8010972:	697a      	ldr	r2, [r7, #20]
 8010974:	6812      	ldr	r2, [r2, #0]
 8010976:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010978:	430b      	orrs	r3, r1
 801097a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 801097c:	697b      	ldr	r3, [r7, #20]
 801097e:	681b      	ldr	r3, [r3, #0]
 8010980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010982:	f023 010f 	bic.w	r1, r3, #15
 8010986:	697b      	ldr	r3, [r7, #20]
 8010988:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801098a:	697b      	ldr	r3, [r7, #20]
 801098c:	681b      	ldr	r3, [r3, #0]
 801098e:	430a      	orrs	r2, r1
 8010990:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010992:	697b      	ldr	r3, [r7, #20]
 8010994:	681b      	ldr	r3, [r3, #0]
 8010996:	4aa6      	ldr	r2, [pc, #664]	@ (8010c30 <UART_SetConfig+0x334>)
 8010998:	4293      	cmp	r3, r2
 801099a:	d177      	bne.n	8010a8c <UART_SetConfig+0x190>
 801099c:	4ba5      	ldr	r3, [pc, #660]	@ (8010c34 <UART_SetConfig+0x338>)
 801099e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80109a0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80109a4:	2b28      	cmp	r3, #40	@ 0x28
 80109a6:	d86d      	bhi.n	8010a84 <UART_SetConfig+0x188>
 80109a8:	a201      	add	r2, pc, #4	@ (adr r2, 80109b0 <UART_SetConfig+0xb4>)
 80109aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80109ae:	bf00      	nop
 80109b0:	08010a55 	.word	0x08010a55
 80109b4:	08010a85 	.word	0x08010a85
 80109b8:	08010a85 	.word	0x08010a85
 80109bc:	08010a85 	.word	0x08010a85
 80109c0:	08010a85 	.word	0x08010a85
 80109c4:	08010a85 	.word	0x08010a85
 80109c8:	08010a85 	.word	0x08010a85
 80109cc:	08010a85 	.word	0x08010a85
 80109d0:	08010a5d 	.word	0x08010a5d
 80109d4:	08010a85 	.word	0x08010a85
 80109d8:	08010a85 	.word	0x08010a85
 80109dc:	08010a85 	.word	0x08010a85
 80109e0:	08010a85 	.word	0x08010a85
 80109e4:	08010a85 	.word	0x08010a85
 80109e8:	08010a85 	.word	0x08010a85
 80109ec:	08010a85 	.word	0x08010a85
 80109f0:	08010a65 	.word	0x08010a65
 80109f4:	08010a85 	.word	0x08010a85
 80109f8:	08010a85 	.word	0x08010a85
 80109fc:	08010a85 	.word	0x08010a85
 8010a00:	08010a85 	.word	0x08010a85
 8010a04:	08010a85 	.word	0x08010a85
 8010a08:	08010a85 	.word	0x08010a85
 8010a0c:	08010a85 	.word	0x08010a85
 8010a10:	08010a6d 	.word	0x08010a6d
 8010a14:	08010a85 	.word	0x08010a85
 8010a18:	08010a85 	.word	0x08010a85
 8010a1c:	08010a85 	.word	0x08010a85
 8010a20:	08010a85 	.word	0x08010a85
 8010a24:	08010a85 	.word	0x08010a85
 8010a28:	08010a85 	.word	0x08010a85
 8010a2c:	08010a85 	.word	0x08010a85
 8010a30:	08010a75 	.word	0x08010a75
 8010a34:	08010a85 	.word	0x08010a85
 8010a38:	08010a85 	.word	0x08010a85
 8010a3c:	08010a85 	.word	0x08010a85
 8010a40:	08010a85 	.word	0x08010a85
 8010a44:	08010a85 	.word	0x08010a85
 8010a48:	08010a85 	.word	0x08010a85
 8010a4c:	08010a85 	.word	0x08010a85
 8010a50:	08010a7d 	.word	0x08010a7d
 8010a54:	2301      	movs	r3, #1
 8010a56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a5a:	e326      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010a5c:	2304      	movs	r3, #4
 8010a5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a62:	e322      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010a64:	2308      	movs	r3, #8
 8010a66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a6a:	e31e      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010a6c:	2310      	movs	r3, #16
 8010a6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a72:	e31a      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010a74:	2320      	movs	r3, #32
 8010a76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a7a:	e316      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010a7c:	2340      	movs	r3, #64	@ 0x40
 8010a7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a82:	e312      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010a84:	2380      	movs	r3, #128	@ 0x80
 8010a86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a8a:	e30e      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010a8c:	697b      	ldr	r3, [r7, #20]
 8010a8e:	681b      	ldr	r3, [r3, #0]
 8010a90:	4a69      	ldr	r2, [pc, #420]	@ (8010c38 <UART_SetConfig+0x33c>)
 8010a92:	4293      	cmp	r3, r2
 8010a94:	d130      	bne.n	8010af8 <UART_SetConfig+0x1fc>
 8010a96:	4b67      	ldr	r3, [pc, #412]	@ (8010c34 <UART_SetConfig+0x338>)
 8010a98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010a9a:	f003 0307 	and.w	r3, r3, #7
 8010a9e:	2b05      	cmp	r3, #5
 8010aa0:	d826      	bhi.n	8010af0 <UART_SetConfig+0x1f4>
 8010aa2:	a201      	add	r2, pc, #4	@ (adr r2, 8010aa8 <UART_SetConfig+0x1ac>)
 8010aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010aa8:	08010ac1 	.word	0x08010ac1
 8010aac:	08010ac9 	.word	0x08010ac9
 8010ab0:	08010ad1 	.word	0x08010ad1
 8010ab4:	08010ad9 	.word	0x08010ad9
 8010ab8:	08010ae1 	.word	0x08010ae1
 8010abc:	08010ae9 	.word	0x08010ae9
 8010ac0:	2300      	movs	r3, #0
 8010ac2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010ac6:	e2f0      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010ac8:	2304      	movs	r3, #4
 8010aca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010ace:	e2ec      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010ad0:	2308      	movs	r3, #8
 8010ad2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010ad6:	e2e8      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010ad8:	2310      	movs	r3, #16
 8010ada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010ade:	e2e4      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010ae0:	2320      	movs	r3, #32
 8010ae2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010ae6:	e2e0      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010ae8:	2340      	movs	r3, #64	@ 0x40
 8010aea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010aee:	e2dc      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010af0:	2380      	movs	r3, #128	@ 0x80
 8010af2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010af6:	e2d8      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010af8:	697b      	ldr	r3, [r7, #20]
 8010afa:	681b      	ldr	r3, [r3, #0]
 8010afc:	4a4f      	ldr	r2, [pc, #316]	@ (8010c3c <UART_SetConfig+0x340>)
 8010afe:	4293      	cmp	r3, r2
 8010b00:	d130      	bne.n	8010b64 <UART_SetConfig+0x268>
 8010b02:	4b4c      	ldr	r3, [pc, #304]	@ (8010c34 <UART_SetConfig+0x338>)
 8010b04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010b06:	f003 0307 	and.w	r3, r3, #7
 8010b0a:	2b05      	cmp	r3, #5
 8010b0c:	d826      	bhi.n	8010b5c <UART_SetConfig+0x260>
 8010b0e:	a201      	add	r2, pc, #4	@ (adr r2, 8010b14 <UART_SetConfig+0x218>)
 8010b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b14:	08010b2d 	.word	0x08010b2d
 8010b18:	08010b35 	.word	0x08010b35
 8010b1c:	08010b3d 	.word	0x08010b3d
 8010b20:	08010b45 	.word	0x08010b45
 8010b24:	08010b4d 	.word	0x08010b4d
 8010b28:	08010b55 	.word	0x08010b55
 8010b2c:	2300      	movs	r3, #0
 8010b2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b32:	e2ba      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010b34:	2304      	movs	r3, #4
 8010b36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b3a:	e2b6      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010b3c:	2308      	movs	r3, #8
 8010b3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b42:	e2b2      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010b44:	2310      	movs	r3, #16
 8010b46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b4a:	e2ae      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010b4c:	2320      	movs	r3, #32
 8010b4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b52:	e2aa      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010b54:	2340      	movs	r3, #64	@ 0x40
 8010b56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b5a:	e2a6      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010b5c:	2380      	movs	r3, #128	@ 0x80
 8010b5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b62:	e2a2      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010b64:	697b      	ldr	r3, [r7, #20]
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	4a35      	ldr	r2, [pc, #212]	@ (8010c40 <UART_SetConfig+0x344>)
 8010b6a:	4293      	cmp	r3, r2
 8010b6c:	d130      	bne.n	8010bd0 <UART_SetConfig+0x2d4>
 8010b6e:	4b31      	ldr	r3, [pc, #196]	@ (8010c34 <UART_SetConfig+0x338>)
 8010b70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010b72:	f003 0307 	and.w	r3, r3, #7
 8010b76:	2b05      	cmp	r3, #5
 8010b78:	d826      	bhi.n	8010bc8 <UART_SetConfig+0x2cc>
 8010b7a:	a201      	add	r2, pc, #4	@ (adr r2, 8010b80 <UART_SetConfig+0x284>)
 8010b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b80:	08010b99 	.word	0x08010b99
 8010b84:	08010ba1 	.word	0x08010ba1
 8010b88:	08010ba9 	.word	0x08010ba9
 8010b8c:	08010bb1 	.word	0x08010bb1
 8010b90:	08010bb9 	.word	0x08010bb9
 8010b94:	08010bc1 	.word	0x08010bc1
 8010b98:	2300      	movs	r3, #0
 8010b9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b9e:	e284      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010ba0:	2304      	movs	r3, #4
 8010ba2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010ba6:	e280      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010ba8:	2308      	movs	r3, #8
 8010baa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010bae:	e27c      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010bb0:	2310      	movs	r3, #16
 8010bb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010bb6:	e278      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010bb8:	2320      	movs	r3, #32
 8010bba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010bbe:	e274      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010bc0:	2340      	movs	r3, #64	@ 0x40
 8010bc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010bc6:	e270      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010bc8:	2380      	movs	r3, #128	@ 0x80
 8010bca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010bce:	e26c      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010bd0:	697b      	ldr	r3, [r7, #20]
 8010bd2:	681b      	ldr	r3, [r3, #0]
 8010bd4:	4a1b      	ldr	r2, [pc, #108]	@ (8010c44 <UART_SetConfig+0x348>)
 8010bd6:	4293      	cmp	r3, r2
 8010bd8:	d142      	bne.n	8010c60 <UART_SetConfig+0x364>
 8010bda:	4b16      	ldr	r3, [pc, #88]	@ (8010c34 <UART_SetConfig+0x338>)
 8010bdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010bde:	f003 0307 	and.w	r3, r3, #7
 8010be2:	2b05      	cmp	r3, #5
 8010be4:	d838      	bhi.n	8010c58 <UART_SetConfig+0x35c>
 8010be6:	a201      	add	r2, pc, #4	@ (adr r2, 8010bec <UART_SetConfig+0x2f0>)
 8010be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010bec:	08010c05 	.word	0x08010c05
 8010bf0:	08010c0d 	.word	0x08010c0d
 8010bf4:	08010c15 	.word	0x08010c15
 8010bf8:	08010c1d 	.word	0x08010c1d
 8010bfc:	08010c49 	.word	0x08010c49
 8010c00:	08010c51 	.word	0x08010c51
 8010c04:	2300      	movs	r3, #0
 8010c06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010c0a:	e24e      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010c0c:	2304      	movs	r3, #4
 8010c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010c12:	e24a      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010c14:	2308      	movs	r3, #8
 8010c16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010c1a:	e246      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010c1c:	2310      	movs	r3, #16
 8010c1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010c22:	e242      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010c24:	cfff69f3 	.word	0xcfff69f3
 8010c28:	58000c00 	.word	0x58000c00
 8010c2c:	11fff4ff 	.word	0x11fff4ff
 8010c30:	40011000 	.word	0x40011000
 8010c34:	58024400 	.word	0x58024400
 8010c38:	40004400 	.word	0x40004400
 8010c3c:	40004800 	.word	0x40004800
 8010c40:	40004c00 	.word	0x40004c00
 8010c44:	40005000 	.word	0x40005000
 8010c48:	2320      	movs	r3, #32
 8010c4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010c4e:	e22c      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010c50:	2340      	movs	r3, #64	@ 0x40
 8010c52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010c56:	e228      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010c58:	2380      	movs	r3, #128	@ 0x80
 8010c5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010c5e:	e224      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010c60:	697b      	ldr	r3, [r7, #20]
 8010c62:	681b      	ldr	r3, [r3, #0]
 8010c64:	4ab1      	ldr	r2, [pc, #708]	@ (8010f2c <UART_SetConfig+0x630>)
 8010c66:	4293      	cmp	r3, r2
 8010c68:	d176      	bne.n	8010d58 <UART_SetConfig+0x45c>
 8010c6a:	4bb1      	ldr	r3, [pc, #708]	@ (8010f30 <UART_SetConfig+0x634>)
 8010c6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010c6e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010c72:	2b28      	cmp	r3, #40	@ 0x28
 8010c74:	d86c      	bhi.n	8010d50 <UART_SetConfig+0x454>
 8010c76:	a201      	add	r2, pc, #4	@ (adr r2, 8010c7c <UART_SetConfig+0x380>)
 8010c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c7c:	08010d21 	.word	0x08010d21
 8010c80:	08010d51 	.word	0x08010d51
 8010c84:	08010d51 	.word	0x08010d51
 8010c88:	08010d51 	.word	0x08010d51
 8010c8c:	08010d51 	.word	0x08010d51
 8010c90:	08010d51 	.word	0x08010d51
 8010c94:	08010d51 	.word	0x08010d51
 8010c98:	08010d51 	.word	0x08010d51
 8010c9c:	08010d29 	.word	0x08010d29
 8010ca0:	08010d51 	.word	0x08010d51
 8010ca4:	08010d51 	.word	0x08010d51
 8010ca8:	08010d51 	.word	0x08010d51
 8010cac:	08010d51 	.word	0x08010d51
 8010cb0:	08010d51 	.word	0x08010d51
 8010cb4:	08010d51 	.word	0x08010d51
 8010cb8:	08010d51 	.word	0x08010d51
 8010cbc:	08010d31 	.word	0x08010d31
 8010cc0:	08010d51 	.word	0x08010d51
 8010cc4:	08010d51 	.word	0x08010d51
 8010cc8:	08010d51 	.word	0x08010d51
 8010ccc:	08010d51 	.word	0x08010d51
 8010cd0:	08010d51 	.word	0x08010d51
 8010cd4:	08010d51 	.word	0x08010d51
 8010cd8:	08010d51 	.word	0x08010d51
 8010cdc:	08010d39 	.word	0x08010d39
 8010ce0:	08010d51 	.word	0x08010d51
 8010ce4:	08010d51 	.word	0x08010d51
 8010ce8:	08010d51 	.word	0x08010d51
 8010cec:	08010d51 	.word	0x08010d51
 8010cf0:	08010d51 	.word	0x08010d51
 8010cf4:	08010d51 	.word	0x08010d51
 8010cf8:	08010d51 	.word	0x08010d51
 8010cfc:	08010d41 	.word	0x08010d41
 8010d00:	08010d51 	.word	0x08010d51
 8010d04:	08010d51 	.word	0x08010d51
 8010d08:	08010d51 	.word	0x08010d51
 8010d0c:	08010d51 	.word	0x08010d51
 8010d10:	08010d51 	.word	0x08010d51
 8010d14:	08010d51 	.word	0x08010d51
 8010d18:	08010d51 	.word	0x08010d51
 8010d1c:	08010d49 	.word	0x08010d49
 8010d20:	2301      	movs	r3, #1
 8010d22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010d26:	e1c0      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010d28:	2304      	movs	r3, #4
 8010d2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010d2e:	e1bc      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010d30:	2308      	movs	r3, #8
 8010d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010d36:	e1b8      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010d38:	2310      	movs	r3, #16
 8010d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010d3e:	e1b4      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010d40:	2320      	movs	r3, #32
 8010d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010d46:	e1b0      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010d48:	2340      	movs	r3, #64	@ 0x40
 8010d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010d4e:	e1ac      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010d50:	2380      	movs	r3, #128	@ 0x80
 8010d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010d56:	e1a8      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010d58:	697b      	ldr	r3, [r7, #20]
 8010d5a:	681b      	ldr	r3, [r3, #0]
 8010d5c:	4a75      	ldr	r2, [pc, #468]	@ (8010f34 <UART_SetConfig+0x638>)
 8010d5e:	4293      	cmp	r3, r2
 8010d60:	d130      	bne.n	8010dc4 <UART_SetConfig+0x4c8>
 8010d62:	4b73      	ldr	r3, [pc, #460]	@ (8010f30 <UART_SetConfig+0x634>)
 8010d64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010d66:	f003 0307 	and.w	r3, r3, #7
 8010d6a:	2b05      	cmp	r3, #5
 8010d6c:	d826      	bhi.n	8010dbc <UART_SetConfig+0x4c0>
 8010d6e:	a201      	add	r2, pc, #4	@ (adr r2, 8010d74 <UART_SetConfig+0x478>)
 8010d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d74:	08010d8d 	.word	0x08010d8d
 8010d78:	08010d95 	.word	0x08010d95
 8010d7c:	08010d9d 	.word	0x08010d9d
 8010d80:	08010da5 	.word	0x08010da5
 8010d84:	08010dad 	.word	0x08010dad
 8010d88:	08010db5 	.word	0x08010db5
 8010d8c:	2300      	movs	r3, #0
 8010d8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010d92:	e18a      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010d94:	2304      	movs	r3, #4
 8010d96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010d9a:	e186      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010d9c:	2308      	movs	r3, #8
 8010d9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010da2:	e182      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010da4:	2310      	movs	r3, #16
 8010da6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010daa:	e17e      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010dac:	2320      	movs	r3, #32
 8010dae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010db2:	e17a      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010db4:	2340      	movs	r3, #64	@ 0x40
 8010db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010dba:	e176      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010dbc:	2380      	movs	r3, #128	@ 0x80
 8010dbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010dc2:	e172      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010dc4:	697b      	ldr	r3, [r7, #20]
 8010dc6:	681b      	ldr	r3, [r3, #0]
 8010dc8:	4a5b      	ldr	r2, [pc, #364]	@ (8010f38 <UART_SetConfig+0x63c>)
 8010dca:	4293      	cmp	r3, r2
 8010dcc:	d130      	bne.n	8010e30 <UART_SetConfig+0x534>
 8010dce:	4b58      	ldr	r3, [pc, #352]	@ (8010f30 <UART_SetConfig+0x634>)
 8010dd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010dd2:	f003 0307 	and.w	r3, r3, #7
 8010dd6:	2b05      	cmp	r3, #5
 8010dd8:	d826      	bhi.n	8010e28 <UART_SetConfig+0x52c>
 8010dda:	a201      	add	r2, pc, #4	@ (adr r2, 8010de0 <UART_SetConfig+0x4e4>)
 8010ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010de0:	08010df9 	.word	0x08010df9
 8010de4:	08010e01 	.word	0x08010e01
 8010de8:	08010e09 	.word	0x08010e09
 8010dec:	08010e11 	.word	0x08010e11
 8010df0:	08010e19 	.word	0x08010e19
 8010df4:	08010e21 	.word	0x08010e21
 8010df8:	2300      	movs	r3, #0
 8010dfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010dfe:	e154      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010e00:	2304      	movs	r3, #4
 8010e02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e06:	e150      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010e08:	2308      	movs	r3, #8
 8010e0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e0e:	e14c      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010e10:	2310      	movs	r3, #16
 8010e12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e16:	e148      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010e18:	2320      	movs	r3, #32
 8010e1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e1e:	e144      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010e20:	2340      	movs	r3, #64	@ 0x40
 8010e22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e26:	e140      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010e28:	2380      	movs	r3, #128	@ 0x80
 8010e2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010e2e:	e13c      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010e30:	697b      	ldr	r3, [r7, #20]
 8010e32:	681b      	ldr	r3, [r3, #0]
 8010e34:	4a41      	ldr	r2, [pc, #260]	@ (8010f3c <UART_SetConfig+0x640>)
 8010e36:	4293      	cmp	r3, r2
 8010e38:	f040 8082 	bne.w	8010f40 <UART_SetConfig+0x644>
 8010e3c:	4b3c      	ldr	r3, [pc, #240]	@ (8010f30 <UART_SetConfig+0x634>)
 8010e3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010e40:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010e44:	2b28      	cmp	r3, #40	@ 0x28
 8010e46:	d86d      	bhi.n	8010f24 <UART_SetConfig+0x628>
 8010e48:	a201      	add	r2, pc, #4	@ (adr r2, 8010e50 <UART_SetConfig+0x554>)
 8010e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e4e:	bf00      	nop
 8010e50:	08010ef5 	.word	0x08010ef5
 8010e54:	08010f25 	.word	0x08010f25
 8010e58:	08010f25 	.word	0x08010f25
 8010e5c:	08010f25 	.word	0x08010f25
 8010e60:	08010f25 	.word	0x08010f25
 8010e64:	08010f25 	.word	0x08010f25
 8010e68:	08010f25 	.word	0x08010f25
 8010e6c:	08010f25 	.word	0x08010f25
 8010e70:	08010efd 	.word	0x08010efd
 8010e74:	08010f25 	.word	0x08010f25
 8010e78:	08010f25 	.word	0x08010f25
 8010e7c:	08010f25 	.word	0x08010f25
 8010e80:	08010f25 	.word	0x08010f25
 8010e84:	08010f25 	.word	0x08010f25
 8010e88:	08010f25 	.word	0x08010f25
 8010e8c:	08010f25 	.word	0x08010f25
 8010e90:	08010f05 	.word	0x08010f05
 8010e94:	08010f25 	.word	0x08010f25
 8010e98:	08010f25 	.word	0x08010f25
 8010e9c:	08010f25 	.word	0x08010f25
 8010ea0:	08010f25 	.word	0x08010f25
 8010ea4:	08010f25 	.word	0x08010f25
 8010ea8:	08010f25 	.word	0x08010f25
 8010eac:	08010f25 	.word	0x08010f25
 8010eb0:	08010f0d 	.word	0x08010f0d
 8010eb4:	08010f25 	.word	0x08010f25
 8010eb8:	08010f25 	.word	0x08010f25
 8010ebc:	08010f25 	.word	0x08010f25
 8010ec0:	08010f25 	.word	0x08010f25
 8010ec4:	08010f25 	.word	0x08010f25
 8010ec8:	08010f25 	.word	0x08010f25
 8010ecc:	08010f25 	.word	0x08010f25
 8010ed0:	08010f15 	.word	0x08010f15
 8010ed4:	08010f25 	.word	0x08010f25
 8010ed8:	08010f25 	.word	0x08010f25
 8010edc:	08010f25 	.word	0x08010f25
 8010ee0:	08010f25 	.word	0x08010f25
 8010ee4:	08010f25 	.word	0x08010f25
 8010ee8:	08010f25 	.word	0x08010f25
 8010eec:	08010f25 	.word	0x08010f25
 8010ef0:	08010f1d 	.word	0x08010f1d
 8010ef4:	2301      	movs	r3, #1
 8010ef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010efa:	e0d6      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010efc:	2304      	movs	r3, #4
 8010efe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010f02:	e0d2      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010f04:	2308      	movs	r3, #8
 8010f06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010f0a:	e0ce      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010f0c:	2310      	movs	r3, #16
 8010f0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010f12:	e0ca      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010f14:	2320      	movs	r3, #32
 8010f16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010f1a:	e0c6      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010f1c:	2340      	movs	r3, #64	@ 0x40
 8010f1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010f22:	e0c2      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010f24:	2380      	movs	r3, #128	@ 0x80
 8010f26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010f2a:	e0be      	b.n	80110aa <UART_SetConfig+0x7ae>
 8010f2c:	40011400 	.word	0x40011400
 8010f30:	58024400 	.word	0x58024400
 8010f34:	40007800 	.word	0x40007800
 8010f38:	40007c00 	.word	0x40007c00
 8010f3c:	40011800 	.word	0x40011800
 8010f40:	697b      	ldr	r3, [r7, #20]
 8010f42:	681b      	ldr	r3, [r3, #0]
 8010f44:	4aad      	ldr	r2, [pc, #692]	@ (80111fc <UART_SetConfig+0x900>)
 8010f46:	4293      	cmp	r3, r2
 8010f48:	d176      	bne.n	8011038 <UART_SetConfig+0x73c>
 8010f4a:	4bad      	ldr	r3, [pc, #692]	@ (8011200 <UART_SetConfig+0x904>)
 8010f4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010f4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010f52:	2b28      	cmp	r3, #40	@ 0x28
 8010f54:	d86c      	bhi.n	8011030 <UART_SetConfig+0x734>
 8010f56:	a201      	add	r2, pc, #4	@ (adr r2, 8010f5c <UART_SetConfig+0x660>)
 8010f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f5c:	08011001 	.word	0x08011001
 8010f60:	08011031 	.word	0x08011031
 8010f64:	08011031 	.word	0x08011031
 8010f68:	08011031 	.word	0x08011031
 8010f6c:	08011031 	.word	0x08011031
 8010f70:	08011031 	.word	0x08011031
 8010f74:	08011031 	.word	0x08011031
 8010f78:	08011031 	.word	0x08011031
 8010f7c:	08011009 	.word	0x08011009
 8010f80:	08011031 	.word	0x08011031
 8010f84:	08011031 	.word	0x08011031
 8010f88:	08011031 	.word	0x08011031
 8010f8c:	08011031 	.word	0x08011031
 8010f90:	08011031 	.word	0x08011031
 8010f94:	08011031 	.word	0x08011031
 8010f98:	08011031 	.word	0x08011031
 8010f9c:	08011011 	.word	0x08011011
 8010fa0:	08011031 	.word	0x08011031
 8010fa4:	08011031 	.word	0x08011031
 8010fa8:	08011031 	.word	0x08011031
 8010fac:	08011031 	.word	0x08011031
 8010fb0:	08011031 	.word	0x08011031
 8010fb4:	08011031 	.word	0x08011031
 8010fb8:	08011031 	.word	0x08011031
 8010fbc:	08011019 	.word	0x08011019
 8010fc0:	08011031 	.word	0x08011031
 8010fc4:	08011031 	.word	0x08011031
 8010fc8:	08011031 	.word	0x08011031
 8010fcc:	08011031 	.word	0x08011031
 8010fd0:	08011031 	.word	0x08011031
 8010fd4:	08011031 	.word	0x08011031
 8010fd8:	08011031 	.word	0x08011031
 8010fdc:	08011021 	.word	0x08011021
 8010fe0:	08011031 	.word	0x08011031
 8010fe4:	08011031 	.word	0x08011031
 8010fe8:	08011031 	.word	0x08011031
 8010fec:	08011031 	.word	0x08011031
 8010ff0:	08011031 	.word	0x08011031
 8010ff4:	08011031 	.word	0x08011031
 8010ff8:	08011031 	.word	0x08011031
 8010ffc:	08011029 	.word	0x08011029
 8011000:	2301      	movs	r3, #1
 8011002:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011006:	e050      	b.n	80110aa <UART_SetConfig+0x7ae>
 8011008:	2304      	movs	r3, #4
 801100a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801100e:	e04c      	b.n	80110aa <UART_SetConfig+0x7ae>
 8011010:	2308      	movs	r3, #8
 8011012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011016:	e048      	b.n	80110aa <UART_SetConfig+0x7ae>
 8011018:	2310      	movs	r3, #16
 801101a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801101e:	e044      	b.n	80110aa <UART_SetConfig+0x7ae>
 8011020:	2320      	movs	r3, #32
 8011022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011026:	e040      	b.n	80110aa <UART_SetConfig+0x7ae>
 8011028:	2340      	movs	r3, #64	@ 0x40
 801102a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801102e:	e03c      	b.n	80110aa <UART_SetConfig+0x7ae>
 8011030:	2380      	movs	r3, #128	@ 0x80
 8011032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011036:	e038      	b.n	80110aa <UART_SetConfig+0x7ae>
 8011038:	697b      	ldr	r3, [r7, #20]
 801103a:	681b      	ldr	r3, [r3, #0]
 801103c:	4a71      	ldr	r2, [pc, #452]	@ (8011204 <UART_SetConfig+0x908>)
 801103e:	4293      	cmp	r3, r2
 8011040:	d130      	bne.n	80110a4 <UART_SetConfig+0x7a8>
 8011042:	4b6f      	ldr	r3, [pc, #444]	@ (8011200 <UART_SetConfig+0x904>)
 8011044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011046:	f003 0307 	and.w	r3, r3, #7
 801104a:	2b05      	cmp	r3, #5
 801104c:	d826      	bhi.n	801109c <UART_SetConfig+0x7a0>
 801104e:	a201      	add	r2, pc, #4	@ (adr r2, 8011054 <UART_SetConfig+0x758>)
 8011050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011054:	0801106d 	.word	0x0801106d
 8011058:	08011075 	.word	0x08011075
 801105c:	0801107d 	.word	0x0801107d
 8011060:	08011085 	.word	0x08011085
 8011064:	0801108d 	.word	0x0801108d
 8011068:	08011095 	.word	0x08011095
 801106c:	2302      	movs	r3, #2
 801106e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011072:	e01a      	b.n	80110aa <UART_SetConfig+0x7ae>
 8011074:	2304      	movs	r3, #4
 8011076:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801107a:	e016      	b.n	80110aa <UART_SetConfig+0x7ae>
 801107c:	2308      	movs	r3, #8
 801107e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011082:	e012      	b.n	80110aa <UART_SetConfig+0x7ae>
 8011084:	2310      	movs	r3, #16
 8011086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801108a:	e00e      	b.n	80110aa <UART_SetConfig+0x7ae>
 801108c:	2320      	movs	r3, #32
 801108e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011092:	e00a      	b.n	80110aa <UART_SetConfig+0x7ae>
 8011094:	2340      	movs	r3, #64	@ 0x40
 8011096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801109a:	e006      	b.n	80110aa <UART_SetConfig+0x7ae>
 801109c:	2380      	movs	r3, #128	@ 0x80
 801109e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80110a2:	e002      	b.n	80110aa <UART_SetConfig+0x7ae>
 80110a4:	2380      	movs	r3, #128	@ 0x80
 80110a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80110aa:	697b      	ldr	r3, [r7, #20]
 80110ac:	681b      	ldr	r3, [r3, #0]
 80110ae:	4a55      	ldr	r2, [pc, #340]	@ (8011204 <UART_SetConfig+0x908>)
 80110b0:	4293      	cmp	r3, r2
 80110b2:	f040 80f8 	bne.w	80112a6 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80110b6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80110ba:	2b20      	cmp	r3, #32
 80110bc:	dc46      	bgt.n	801114c <UART_SetConfig+0x850>
 80110be:	2b02      	cmp	r3, #2
 80110c0:	db75      	blt.n	80111ae <UART_SetConfig+0x8b2>
 80110c2:	3b02      	subs	r3, #2
 80110c4:	2b1e      	cmp	r3, #30
 80110c6:	d872      	bhi.n	80111ae <UART_SetConfig+0x8b2>
 80110c8:	a201      	add	r2, pc, #4	@ (adr r2, 80110d0 <UART_SetConfig+0x7d4>)
 80110ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80110ce:	bf00      	nop
 80110d0:	08011153 	.word	0x08011153
 80110d4:	080111af 	.word	0x080111af
 80110d8:	0801115b 	.word	0x0801115b
 80110dc:	080111af 	.word	0x080111af
 80110e0:	080111af 	.word	0x080111af
 80110e4:	080111af 	.word	0x080111af
 80110e8:	0801116b 	.word	0x0801116b
 80110ec:	080111af 	.word	0x080111af
 80110f0:	080111af 	.word	0x080111af
 80110f4:	080111af 	.word	0x080111af
 80110f8:	080111af 	.word	0x080111af
 80110fc:	080111af 	.word	0x080111af
 8011100:	080111af 	.word	0x080111af
 8011104:	080111af 	.word	0x080111af
 8011108:	0801117b 	.word	0x0801117b
 801110c:	080111af 	.word	0x080111af
 8011110:	080111af 	.word	0x080111af
 8011114:	080111af 	.word	0x080111af
 8011118:	080111af 	.word	0x080111af
 801111c:	080111af 	.word	0x080111af
 8011120:	080111af 	.word	0x080111af
 8011124:	080111af 	.word	0x080111af
 8011128:	080111af 	.word	0x080111af
 801112c:	080111af 	.word	0x080111af
 8011130:	080111af 	.word	0x080111af
 8011134:	080111af 	.word	0x080111af
 8011138:	080111af 	.word	0x080111af
 801113c:	080111af 	.word	0x080111af
 8011140:	080111af 	.word	0x080111af
 8011144:	080111af 	.word	0x080111af
 8011148:	080111a1 	.word	0x080111a1
 801114c:	2b40      	cmp	r3, #64	@ 0x40
 801114e:	d02a      	beq.n	80111a6 <UART_SetConfig+0x8aa>
 8011150:	e02d      	b.n	80111ae <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8011152:	f7fc fed3 	bl	800defc <HAL_RCCEx_GetD3PCLK1Freq>
 8011156:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8011158:	e02f      	b.n	80111ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801115a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801115e:	4618      	mov	r0, r3
 8011160:	f7fc fee2 	bl	800df28 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8011164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011166:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011168:	e027      	b.n	80111ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801116a:	f107 0318 	add.w	r3, r7, #24
 801116e:	4618      	mov	r0, r3
 8011170:	f7fd f82e 	bl	800e1d0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8011174:	69fb      	ldr	r3, [r7, #28]
 8011176:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011178:	e01f      	b.n	80111ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801117a:	4b21      	ldr	r3, [pc, #132]	@ (8011200 <UART_SetConfig+0x904>)
 801117c:	681b      	ldr	r3, [r3, #0]
 801117e:	f003 0320 	and.w	r3, r3, #32
 8011182:	2b00      	cmp	r3, #0
 8011184:	d009      	beq.n	801119a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8011186:	4b1e      	ldr	r3, [pc, #120]	@ (8011200 <UART_SetConfig+0x904>)
 8011188:	681b      	ldr	r3, [r3, #0]
 801118a:	08db      	lsrs	r3, r3, #3
 801118c:	f003 0303 	and.w	r3, r3, #3
 8011190:	4a1d      	ldr	r2, [pc, #116]	@ (8011208 <UART_SetConfig+0x90c>)
 8011192:	fa22 f303 	lsr.w	r3, r2, r3
 8011196:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011198:	e00f      	b.n	80111ba <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 801119a:	4b1b      	ldr	r3, [pc, #108]	@ (8011208 <UART_SetConfig+0x90c>)
 801119c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801119e:	e00c      	b.n	80111ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80111a0:	4b1a      	ldr	r3, [pc, #104]	@ (801120c <UART_SetConfig+0x910>)
 80111a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80111a4:	e009      	b.n	80111ba <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80111a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80111aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80111ac:	e005      	b.n	80111ba <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80111ae:	2300      	movs	r3, #0
 80111b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80111b2:	2301      	movs	r3, #1
 80111b4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80111b8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80111ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80111bc:	2b00      	cmp	r3, #0
 80111be:	f000 81ee 	beq.w	801159e <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80111c2:	697b      	ldr	r3, [r7, #20]
 80111c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80111c6:	4a12      	ldr	r2, [pc, #72]	@ (8011210 <UART_SetConfig+0x914>)
 80111c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80111cc:	461a      	mov	r2, r3
 80111ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80111d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80111d4:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80111d6:	697b      	ldr	r3, [r7, #20]
 80111d8:	685a      	ldr	r2, [r3, #4]
 80111da:	4613      	mov	r3, r2
 80111dc:	005b      	lsls	r3, r3, #1
 80111de:	4413      	add	r3, r2
 80111e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80111e2:	429a      	cmp	r2, r3
 80111e4:	d305      	bcc.n	80111f2 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80111e6:	697b      	ldr	r3, [r7, #20]
 80111e8:	685b      	ldr	r3, [r3, #4]
 80111ea:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80111ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80111ee:	429a      	cmp	r2, r3
 80111f0:	d910      	bls.n	8011214 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 80111f2:	2301      	movs	r3, #1
 80111f4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80111f8:	e1d1      	b.n	801159e <UART_SetConfig+0xca2>
 80111fa:	bf00      	nop
 80111fc:	40011c00 	.word	0x40011c00
 8011200:	58024400 	.word	0x58024400
 8011204:	58000c00 	.word	0x58000c00
 8011208:	03d09000 	.word	0x03d09000
 801120c:	003d0900 	.word	0x003d0900
 8011210:	0801530c 	.word	0x0801530c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011214:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011216:	2200      	movs	r2, #0
 8011218:	60bb      	str	r3, [r7, #8]
 801121a:	60fa      	str	r2, [r7, #12]
 801121c:	697b      	ldr	r3, [r7, #20]
 801121e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011220:	4ac0      	ldr	r2, [pc, #768]	@ (8011524 <UART_SetConfig+0xc28>)
 8011222:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011226:	b29b      	uxth	r3, r3
 8011228:	2200      	movs	r2, #0
 801122a:	603b      	str	r3, [r7, #0]
 801122c:	607a      	str	r2, [r7, #4]
 801122e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011232:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8011236:	f7ef f8d3 	bl	80003e0 <__aeabi_uldivmod>
 801123a:	4602      	mov	r2, r0
 801123c:	460b      	mov	r3, r1
 801123e:	4610      	mov	r0, r2
 8011240:	4619      	mov	r1, r3
 8011242:	f04f 0200 	mov.w	r2, #0
 8011246:	f04f 0300 	mov.w	r3, #0
 801124a:	020b      	lsls	r3, r1, #8
 801124c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8011250:	0202      	lsls	r2, r0, #8
 8011252:	6979      	ldr	r1, [r7, #20]
 8011254:	6849      	ldr	r1, [r1, #4]
 8011256:	0849      	lsrs	r1, r1, #1
 8011258:	2000      	movs	r0, #0
 801125a:	460c      	mov	r4, r1
 801125c:	4605      	mov	r5, r0
 801125e:	eb12 0804 	adds.w	r8, r2, r4
 8011262:	eb43 0905 	adc.w	r9, r3, r5
 8011266:	697b      	ldr	r3, [r7, #20]
 8011268:	685b      	ldr	r3, [r3, #4]
 801126a:	2200      	movs	r2, #0
 801126c:	469a      	mov	sl, r3
 801126e:	4693      	mov	fp, r2
 8011270:	4652      	mov	r2, sl
 8011272:	465b      	mov	r3, fp
 8011274:	4640      	mov	r0, r8
 8011276:	4649      	mov	r1, r9
 8011278:	f7ef f8b2 	bl	80003e0 <__aeabi_uldivmod>
 801127c:	4602      	mov	r2, r0
 801127e:	460b      	mov	r3, r1
 8011280:	4613      	mov	r3, r2
 8011282:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8011284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011286:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801128a:	d308      	bcc.n	801129e <UART_SetConfig+0x9a2>
 801128c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801128e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011292:	d204      	bcs.n	801129e <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8011294:	697b      	ldr	r3, [r7, #20]
 8011296:	681b      	ldr	r3, [r3, #0]
 8011298:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801129a:	60da      	str	r2, [r3, #12]
 801129c:	e17f      	b.n	801159e <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 801129e:	2301      	movs	r3, #1
 80112a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80112a4:	e17b      	b.n	801159e <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80112a6:	697b      	ldr	r3, [r7, #20]
 80112a8:	69db      	ldr	r3, [r3, #28]
 80112aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80112ae:	f040 80bd 	bne.w	801142c <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 80112b2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80112b6:	2b20      	cmp	r3, #32
 80112b8:	dc48      	bgt.n	801134c <UART_SetConfig+0xa50>
 80112ba:	2b00      	cmp	r3, #0
 80112bc:	db7b      	blt.n	80113b6 <UART_SetConfig+0xaba>
 80112be:	2b20      	cmp	r3, #32
 80112c0:	d879      	bhi.n	80113b6 <UART_SetConfig+0xaba>
 80112c2:	a201      	add	r2, pc, #4	@ (adr r2, 80112c8 <UART_SetConfig+0x9cc>)
 80112c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80112c8:	08011353 	.word	0x08011353
 80112cc:	0801135b 	.word	0x0801135b
 80112d0:	080113b7 	.word	0x080113b7
 80112d4:	080113b7 	.word	0x080113b7
 80112d8:	08011363 	.word	0x08011363
 80112dc:	080113b7 	.word	0x080113b7
 80112e0:	080113b7 	.word	0x080113b7
 80112e4:	080113b7 	.word	0x080113b7
 80112e8:	08011373 	.word	0x08011373
 80112ec:	080113b7 	.word	0x080113b7
 80112f0:	080113b7 	.word	0x080113b7
 80112f4:	080113b7 	.word	0x080113b7
 80112f8:	080113b7 	.word	0x080113b7
 80112fc:	080113b7 	.word	0x080113b7
 8011300:	080113b7 	.word	0x080113b7
 8011304:	080113b7 	.word	0x080113b7
 8011308:	08011383 	.word	0x08011383
 801130c:	080113b7 	.word	0x080113b7
 8011310:	080113b7 	.word	0x080113b7
 8011314:	080113b7 	.word	0x080113b7
 8011318:	080113b7 	.word	0x080113b7
 801131c:	080113b7 	.word	0x080113b7
 8011320:	080113b7 	.word	0x080113b7
 8011324:	080113b7 	.word	0x080113b7
 8011328:	080113b7 	.word	0x080113b7
 801132c:	080113b7 	.word	0x080113b7
 8011330:	080113b7 	.word	0x080113b7
 8011334:	080113b7 	.word	0x080113b7
 8011338:	080113b7 	.word	0x080113b7
 801133c:	080113b7 	.word	0x080113b7
 8011340:	080113b7 	.word	0x080113b7
 8011344:	080113b7 	.word	0x080113b7
 8011348:	080113a9 	.word	0x080113a9
 801134c:	2b40      	cmp	r3, #64	@ 0x40
 801134e:	d02e      	beq.n	80113ae <UART_SetConfig+0xab2>
 8011350:	e031      	b.n	80113b6 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011352:	f7fa ff35 	bl	800c1c0 <HAL_RCC_GetPCLK1Freq>
 8011356:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8011358:	e033      	b.n	80113c2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801135a:	f7fa ff47 	bl	800c1ec <HAL_RCC_GetPCLK2Freq>
 801135e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8011360:	e02f      	b.n	80113c2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011362:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011366:	4618      	mov	r0, r3
 8011368:	f7fc fdde 	bl	800df28 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801136c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801136e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011370:	e027      	b.n	80113c2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8011372:	f107 0318 	add.w	r3, r7, #24
 8011376:	4618      	mov	r0, r3
 8011378:	f7fc ff2a 	bl	800e1d0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801137c:	69fb      	ldr	r3, [r7, #28]
 801137e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011380:	e01f      	b.n	80113c2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011382:	4b69      	ldr	r3, [pc, #420]	@ (8011528 <UART_SetConfig+0xc2c>)
 8011384:	681b      	ldr	r3, [r3, #0]
 8011386:	f003 0320 	and.w	r3, r3, #32
 801138a:	2b00      	cmp	r3, #0
 801138c:	d009      	beq.n	80113a2 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801138e:	4b66      	ldr	r3, [pc, #408]	@ (8011528 <UART_SetConfig+0xc2c>)
 8011390:	681b      	ldr	r3, [r3, #0]
 8011392:	08db      	lsrs	r3, r3, #3
 8011394:	f003 0303 	and.w	r3, r3, #3
 8011398:	4a64      	ldr	r2, [pc, #400]	@ (801152c <UART_SetConfig+0xc30>)
 801139a:	fa22 f303 	lsr.w	r3, r2, r3
 801139e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80113a0:	e00f      	b.n	80113c2 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 80113a2:	4b62      	ldr	r3, [pc, #392]	@ (801152c <UART_SetConfig+0xc30>)
 80113a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80113a6:	e00c      	b.n	80113c2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80113a8:	4b61      	ldr	r3, [pc, #388]	@ (8011530 <UART_SetConfig+0xc34>)
 80113aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80113ac:	e009      	b.n	80113c2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80113ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80113b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80113b4:	e005      	b.n	80113c2 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 80113b6:	2300      	movs	r3, #0
 80113b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80113ba:	2301      	movs	r3, #1
 80113bc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80113c0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80113c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80113c4:	2b00      	cmp	r3, #0
 80113c6:	f000 80ea 	beq.w	801159e <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80113ca:	697b      	ldr	r3, [r7, #20]
 80113cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80113ce:	4a55      	ldr	r2, [pc, #340]	@ (8011524 <UART_SetConfig+0xc28>)
 80113d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80113d4:	461a      	mov	r2, r3
 80113d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80113d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80113dc:	005a      	lsls	r2, r3, #1
 80113de:	697b      	ldr	r3, [r7, #20]
 80113e0:	685b      	ldr	r3, [r3, #4]
 80113e2:	085b      	lsrs	r3, r3, #1
 80113e4:	441a      	add	r2, r3
 80113e6:	697b      	ldr	r3, [r7, #20]
 80113e8:	685b      	ldr	r3, [r3, #4]
 80113ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80113ee:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80113f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113f2:	2b0f      	cmp	r3, #15
 80113f4:	d916      	bls.n	8011424 <UART_SetConfig+0xb28>
 80113f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80113fc:	d212      	bcs.n	8011424 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80113fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011400:	b29b      	uxth	r3, r3
 8011402:	f023 030f 	bic.w	r3, r3, #15
 8011406:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8011408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801140a:	085b      	lsrs	r3, r3, #1
 801140c:	b29b      	uxth	r3, r3
 801140e:	f003 0307 	and.w	r3, r3, #7
 8011412:	b29a      	uxth	r2, r3
 8011414:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011416:	4313      	orrs	r3, r2
 8011418:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 801141a:	697b      	ldr	r3, [r7, #20]
 801141c:	681b      	ldr	r3, [r3, #0]
 801141e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8011420:	60da      	str	r2, [r3, #12]
 8011422:	e0bc      	b.n	801159e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8011424:	2301      	movs	r3, #1
 8011426:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801142a:	e0b8      	b.n	801159e <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 801142c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8011430:	2b20      	cmp	r3, #32
 8011432:	dc4b      	bgt.n	80114cc <UART_SetConfig+0xbd0>
 8011434:	2b00      	cmp	r3, #0
 8011436:	f2c0 8087 	blt.w	8011548 <UART_SetConfig+0xc4c>
 801143a:	2b20      	cmp	r3, #32
 801143c:	f200 8084 	bhi.w	8011548 <UART_SetConfig+0xc4c>
 8011440:	a201      	add	r2, pc, #4	@ (adr r2, 8011448 <UART_SetConfig+0xb4c>)
 8011442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011446:	bf00      	nop
 8011448:	080114d3 	.word	0x080114d3
 801144c:	080114db 	.word	0x080114db
 8011450:	08011549 	.word	0x08011549
 8011454:	08011549 	.word	0x08011549
 8011458:	080114e3 	.word	0x080114e3
 801145c:	08011549 	.word	0x08011549
 8011460:	08011549 	.word	0x08011549
 8011464:	08011549 	.word	0x08011549
 8011468:	080114f3 	.word	0x080114f3
 801146c:	08011549 	.word	0x08011549
 8011470:	08011549 	.word	0x08011549
 8011474:	08011549 	.word	0x08011549
 8011478:	08011549 	.word	0x08011549
 801147c:	08011549 	.word	0x08011549
 8011480:	08011549 	.word	0x08011549
 8011484:	08011549 	.word	0x08011549
 8011488:	08011503 	.word	0x08011503
 801148c:	08011549 	.word	0x08011549
 8011490:	08011549 	.word	0x08011549
 8011494:	08011549 	.word	0x08011549
 8011498:	08011549 	.word	0x08011549
 801149c:	08011549 	.word	0x08011549
 80114a0:	08011549 	.word	0x08011549
 80114a4:	08011549 	.word	0x08011549
 80114a8:	08011549 	.word	0x08011549
 80114ac:	08011549 	.word	0x08011549
 80114b0:	08011549 	.word	0x08011549
 80114b4:	08011549 	.word	0x08011549
 80114b8:	08011549 	.word	0x08011549
 80114bc:	08011549 	.word	0x08011549
 80114c0:	08011549 	.word	0x08011549
 80114c4:	08011549 	.word	0x08011549
 80114c8:	0801153b 	.word	0x0801153b
 80114cc:	2b40      	cmp	r3, #64	@ 0x40
 80114ce:	d037      	beq.n	8011540 <UART_SetConfig+0xc44>
 80114d0:	e03a      	b.n	8011548 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80114d2:	f7fa fe75 	bl	800c1c0 <HAL_RCC_GetPCLK1Freq>
 80114d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80114d8:	e03c      	b.n	8011554 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80114da:	f7fa fe87 	bl	800c1ec <HAL_RCC_GetPCLK2Freq>
 80114de:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80114e0:	e038      	b.n	8011554 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80114e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80114e6:	4618      	mov	r0, r3
 80114e8:	f7fc fd1e 	bl	800df28 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80114ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80114ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80114f0:	e030      	b.n	8011554 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80114f2:	f107 0318 	add.w	r3, r7, #24
 80114f6:	4618      	mov	r0, r3
 80114f8:	f7fc fe6a 	bl	800e1d0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80114fc:	69fb      	ldr	r3, [r7, #28]
 80114fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011500:	e028      	b.n	8011554 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011502:	4b09      	ldr	r3, [pc, #36]	@ (8011528 <UART_SetConfig+0xc2c>)
 8011504:	681b      	ldr	r3, [r3, #0]
 8011506:	f003 0320 	and.w	r3, r3, #32
 801150a:	2b00      	cmp	r3, #0
 801150c:	d012      	beq.n	8011534 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801150e:	4b06      	ldr	r3, [pc, #24]	@ (8011528 <UART_SetConfig+0xc2c>)
 8011510:	681b      	ldr	r3, [r3, #0]
 8011512:	08db      	lsrs	r3, r3, #3
 8011514:	f003 0303 	and.w	r3, r3, #3
 8011518:	4a04      	ldr	r2, [pc, #16]	@ (801152c <UART_SetConfig+0xc30>)
 801151a:	fa22 f303 	lsr.w	r3, r2, r3
 801151e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011520:	e018      	b.n	8011554 <UART_SetConfig+0xc58>
 8011522:	bf00      	nop
 8011524:	0801530c 	.word	0x0801530c
 8011528:	58024400 	.word	0x58024400
 801152c:	03d09000 	.word	0x03d09000
 8011530:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8011534:	4b24      	ldr	r3, [pc, #144]	@ (80115c8 <UART_SetConfig+0xccc>)
 8011536:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011538:	e00c      	b.n	8011554 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801153a:	4b24      	ldr	r3, [pc, #144]	@ (80115cc <UART_SetConfig+0xcd0>)
 801153c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801153e:	e009      	b.n	8011554 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011540:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011544:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011546:	e005      	b.n	8011554 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8011548:	2300      	movs	r3, #0
 801154a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801154c:	2301      	movs	r3, #1
 801154e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8011552:	bf00      	nop
    }

    if (pclk != 0U)
 8011554:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011556:	2b00      	cmp	r3, #0
 8011558:	d021      	beq.n	801159e <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801155a:	697b      	ldr	r3, [r7, #20]
 801155c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801155e:	4a1c      	ldr	r2, [pc, #112]	@ (80115d0 <UART_SetConfig+0xcd4>)
 8011560:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011564:	461a      	mov	r2, r3
 8011566:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011568:	fbb3 f2f2 	udiv	r2, r3, r2
 801156c:	697b      	ldr	r3, [r7, #20]
 801156e:	685b      	ldr	r3, [r3, #4]
 8011570:	085b      	lsrs	r3, r3, #1
 8011572:	441a      	add	r2, r3
 8011574:	697b      	ldr	r3, [r7, #20]
 8011576:	685b      	ldr	r3, [r3, #4]
 8011578:	fbb2 f3f3 	udiv	r3, r2, r3
 801157c:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801157e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011580:	2b0f      	cmp	r3, #15
 8011582:	d909      	bls.n	8011598 <UART_SetConfig+0xc9c>
 8011584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011586:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801158a:	d205      	bcs.n	8011598 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801158c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801158e:	b29a      	uxth	r2, r3
 8011590:	697b      	ldr	r3, [r7, #20]
 8011592:	681b      	ldr	r3, [r3, #0]
 8011594:	60da      	str	r2, [r3, #12]
 8011596:	e002      	b.n	801159e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8011598:	2301      	movs	r3, #1
 801159a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801159e:	697b      	ldr	r3, [r7, #20]
 80115a0:	2201      	movs	r2, #1
 80115a2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80115a6:	697b      	ldr	r3, [r7, #20]
 80115a8:	2201      	movs	r2, #1
 80115aa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80115ae:	697b      	ldr	r3, [r7, #20]
 80115b0:	2200      	movs	r2, #0
 80115b2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80115b4:	697b      	ldr	r3, [r7, #20]
 80115b6:	2200      	movs	r2, #0
 80115b8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80115ba:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80115be:	4618      	mov	r0, r3
 80115c0:	3748      	adds	r7, #72	@ 0x48
 80115c2:	46bd      	mov	sp, r7
 80115c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80115c8:	03d09000 	.word	0x03d09000
 80115cc:	003d0900 	.word	0x003d0900
 80115d0:	0801530c 	.word	0x0801530c

080115d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80115d4:	b480      	push	{r7}
 80115d6:	b083      	sub	sp, #12
 80115d8:	af00      	add	r7, sp, #0
 80115da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80115e0:	f003 0301 	and.w	r3, r3, #1
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	d00a      	beq.n	80115fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	681b      	ldr	r3, [r3, #0]
 80115ec:	685b      	ldr	r3, [r3, #4]
 80115ee:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80115f6:	687b      	ldr	r3, [r7, #4]
 80115f8:	681b      	ldr	r3, [r3, #0]
 80115fa:	430a      	orrs	r2, r1
 80115fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011602:	f003 0302 	and.w	r3, r3, #2
 8011606:	2b00      	cmp	r3, #0
 8011608:	d00a      	beq.n	8011620 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801160a:	687b      	ldr	r3, [r7, #4]
 801160c:	681b      	ldr	r3, [r3, #0]
 801160e:	685b      	ldr	r3, [r3, #4]
 8011610:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	681b      	ldr	r3, [r3, #0]
 801161c:	430a      	orrs	r2, r1
 801161e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8011620:	687b      	ldr	r3, [r7, #4]
 8011622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011624:	f003 0304 	and.w	r3, r3, #4
 8011628:	2b00      	cmp	r3, #0
 801162a:	d00a      	beq.n	8011642 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	681b      	ldr	r3, [r3, #0]
 8011630:	685b      	ldr	r3, [r3, #4]
 8011632:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801163a:	687b      	ldr	r3, [r7, #4]
 801163c:	681b      	ldr	r3, [r3, #0]
 801163e:	430a      	orrs	r2, r1
 8011640:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011646:	f003 0308 	and.w	r3, r3, #8
 801164a:	2b00      	cmp	r3, #0
 801164c:	d00a      	beq.n	8011664 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	681b      	ldr	r3, [r3, #0]
 8011652:	685b      	ldr	r3, [r3, #4]
 8011654:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	681b      	ldr	r3, [r3, #0]
 8011660:	430a      	orrs	r2, r1
 8011662:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8011664:	687b      	ldr	r3, [r7, #4]
 8011666:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011668:	f003 0310 	and.w	r3, r3, #16
 801166c:	2b00      	cmp	r3, #0
 801166e:	d00a      	beq.n	8011686 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011670:	687b      	ldr	r3, [r7, #4]
 8011672:	681b      	ldr	r3, [r3, #0]
 8011674:	689b      	ldr	r3, [r3, #8]
 8011676:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	681b      	ldr	r3, [r3, #0]
 8011682:	430a      	orrs	r2, r1
 8011684:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8011686:	687b      	ldr	r3, [r7, #4]
 8011688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801168a:	f003 0320 	and.w	r3, r3, #32
 801168e:	2b00      	cmp	r3, #0
 8011690:	d00a      	beq.n	80116a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	681b      	ldr	r3, [r3, #0]
 8011696:	689b      	ldr	r3, [r3, #8]
 8011698:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 801169c:	687b      	ldr	r3, [r7, #4]
 801169e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80116a0:	687b      	ldr	r3, [r7, #4]
 80116a2:	681b      	ldr	r3, [r3, #0]
 80116a4:	430a      	orrs	r2, r1
 80116a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80116ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80116b0:	2b00      	cmp	r3, #0
 80116b2:	d01a      	beq.n	80116ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	681b      	ldr	r3, [r3, #0]
 80116b8:	685b      	ldr	r3, [r3, #4]
 80116ba:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80116be:	687b      	ldr	r3, [r7, #4]
 80116c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	681b      	ldr	r3, [r3, #0]
 80116c6:	430a      	orrs	r2, r1
 80116c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80116ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80116d2:	d10a      	bne.n	80116ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	681b      	ldr	r3, [r3, #0]
 80116d8:	685b      	ldr	r3, [r3, #4]
 80116da:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	681b      	ldr	r3, [r3, #0]
 80116e6:	430a      	orrs	r2, r1
 80116e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80116ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	d00a      	beq.n	801170c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	681b      	ldr	r3, [r3, #0]
 80116fa:	685b      	ldr	r3, [r3, #4]
 80116fc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011704:	687b      	ldr	r3, [r7, #4]
 8011706:	681b      	ldr	r3, [r3, #0]
 8011708:	430a      	orrs	r2, r1
 801170a:	605a      	str	r2, [r3, #4]
  }
}
 801170c:	bf00      	nop
 801170e:	370c      	adds	r7, #12
 8011710:	46bd      	mov	sp, r7
 8011712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011716:	4770      	bx	lr

08011718 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8011718:	b580      	push	{r7, lr}
 801171a:	b098      	sub	sp, #96	@ 0x60
 801171c:	af02      	add	r7, sp, #8
 801171e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	2200      	movs	r2, #0
 8011724:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8011728:	f7f3 fb60 	bl	8004dec <HAL_GetTick>
 801172c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	681b      	ldr	r3, [r3, #0]
 8011732:	681b      	ldr	r3, [r3, #0]
 8011734:	f003 0308 	and.w	r3, r3, #8
 8011738:	2b08      	cmp	r3, #8
 801173a:	d12f      	bne.n	801179c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801173c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011740:	9300      	str	r3, [sp, #0]
 8011742:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011744:	2200      	movs	r2, #0
 8011746:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801174a:	6878      	ldr	r0, [r7, #4]
 801174c:	f000 f88e 	bl	801186c <UART_WaitOnFlagUntilTimeout>
 8011750:	4603      	mov	r3, r0
 8011752:	2b00      	cmp	r3, #0
 8011754:	d022      	beq.n	801179c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	681b      	ldr	r3, [r3, #0]
 801175a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801175c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801175e:	e853 3f00 	ldrex	r3, [r3]
 8011762:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011764:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011766:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801176a:	653b      	str	r3, [r7, #80]	@ 0x50
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	681b      	ldr	r3, [r3, #0]
 8011770:	461a      	mov	r2, r3
 8011772:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011774:	647b      	str	r3, [r7, #68]	@ 0x44
 8011776:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011778:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801177a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801177c:	e841 2300 	strex	r3, r2, [r1]
 8011780:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011782:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011784:	2b00      	cmp	r3, #0
 8011786:	d1e6      	bne.n	8011756 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	2220      	movs	r2, #32
 801178c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8011790:	687b      	ldr	r3, [r7, #4]
 8011792:	2200      	movs	r2, #0
 8011794:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011798:	2303      	movs	r3, #3
 801179a:	e063      	b.n	8011864 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	681b      	ldr	r3, [r3, #0]
 80117a0:	681b      	ldr	r3, [r3, #0]
 80117a2:	f003 0304 	and.w	r3, r3, #4
 80117a6:	2b04      	cmp	r3, #4
 80117a8:	d149      	bne.n	801183e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80117aa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80117ae:	9300      	str	r3, [sp, #0]
 80117b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80117b2:	2200      	movs	r2, #0
 80117b4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80117b8:	6878      	ldr	r0, [r7, #4]
 80117ba:	f000 f857 	bl	801186c <UART_WaitOnFlagUntilTimeout>
 80117be:	4603      	mov	r3, r0
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d03c      	beq.n	801183e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	681b      	ldr	r3, [r3, #0]
 80117c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80117ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117cc:	e853 3f00 	ldrex	r3, [r3]
 80117d0:	623b      	str	r3, [r7, #32]
   return(result);
 80117d2:	6a3b      	ldr	r3, [r7, #32]
 80117d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80117d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	681b      	ldr	r3, [r3, #0]
 80117de:	461a      	mov	r2, r3
 80117e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80117e2:	633b      	str	r3, [r7, #48]	@ 0x30
 80117e4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80117e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80117e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80117ea:	e841 2300 	strex	r3, r2, [r1]
 80117ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80117f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117f2:	2b00      	cmp	r3, #0
 80117f4:	d1e6      	bne.n	80117c4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80117f6:	687b      	ldr	r3, [r7, #4]
 80117f8:	681b      	ldr	r3, [r3, #0]
 80117fa:	3308      	adds	r3, #8
 80117fc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80117fe:	693b      	ldr	r3, [r7, #16]
 8011800:	e853 3f00 	ldrex	r3, [r3]
 8011804:	60fb      	str	r3, [r7, #12]
   return(result);
 8011806:	68fb      	ldr	r3, [r7, #12]
 8011808:	f023 0301 	bic.w	r3, r3, #1
 801180c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801180e:	687b      	ldr	r3, [r7, #4]
 8011810:	681b      	ldr	r3, [r3, #0]
 8011812:	3308      	adds	r3, #8
 8011814:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011816:	61fa      	str	r2, [r7, #28]
 8011818:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801181a:	69b9      	ldr	r1, [r7, #24]
 801181c:	69fa      	ldr	r2, [r7, #28]
 801181e:	e841 2300 	strex	r3, r2, [r1]
 8011822:	617b      	str	r3, [r7, #20]
   return(result);
 8011824:	697b      	ldr	r3, [r7, #20]
 8011826:	2b00      	cmp	r3, #0
 8011828:	d1e5      	bne.n	80117f6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801182a:	687b      	ldr	r3, [r7, #4]
 801182c:	2220      	movs	r2, #32
 801182e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	2200      	movs	r2, #0
 8011836:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801183a:	2303      	movs	r3, #3
 801183c:	e012      	b.n	8011864 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	2220      	movs	r2, #32
 8011842:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	2220      	movs	r2, #32
 801184a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	2200      	movs	r2, #0
 8011852:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	2200      	movs	r2, #0
 8011858:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	2200      	movs	r2, #0
 801185e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011862:	2300      	movs	r3, #0
}
 8011864:	4618      	mov	r0, r3
 8011866:	3758      	adds	r7, #88	@ 0x58
 8011868:	46bd      	mov	sp, r7
 801186a:	bd80      	pop	{r7, pc}

0801186c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801186c:	b580      	push	{r7, lr}
 801186e:	b084      	sub	sp, #16
 8011870:	af00      	add	r7, sp, #0
 8011872:	60f8      	str	r0, [r7, #12]
 8011874:	60b9      	str	r1, [r7, #8]
 8011876:	603b      	str	r3, [r7, #0]
 8011878:	4613      	mov	r3, r2
 801187a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801187c:	e049      	b.n	8011912 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801187e:	69bb      	ldr	r3, [r7, #24]
 8011880:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011884:	d045      	beq.n	8011912 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011886:	f7f3 fab1 	bl	8004dec <HAL_GetTick>
 801188a:	4602      	mov	r2, r0
 801188c:	683b      	ldr	r3, [r7, #0]
 801188e:	1ad3      	subs	r3, r2, r3
 8011890:	69ba      	ldr	r2, [r7, #24]
 8011892:	429a      	cmp	r2, r3
 8011894:	d302      	bcc.n	801189c <UART_WaitOnFlagUntilTimeout+0x30>
 8011896:	69bb      	ldr	r3, [r7, #24]
 8011898:	2b00      	cmp	r3, #0
 801189a:	d101      	bne.n	80118a0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 801189c:	2303      	movs	r3, #3
 801189e:	e048      	b.n	8011932 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80118a0:	68fb      	ldr	r3, [r7, #12]
 80118a2:	681b      	ldr	r3, [r3, #0]
 80118a4:	681b      	ldr	r3, [r3, #0]
 80118a6:	f003 0304 	and.w	r3, r3, #4
 80118aa:	2b00      	cmp	r3, #0
 80118ac:	d031      	beq.n	8011912 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80118ae:	68fb      	ldr	r3, [r7, #12]
 80118b0:	681b      	ldr	r3, [r3, #0]
 80118b2:	69db      	ldr	r3, [r3, #28]
 80118b4:	f003 0308 	and.w	r3, r3, #8
 80118b8:	2b08      	cmp	r3, #8
 80118ba:	d110      	bne.n	80118de <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80118bc:	68fb      	ldr	r3, [r7, #12]
 80118be:	681b      	ldr	r3, [r3, #0]
 80118c0:	2208      	movs	r2, #8
 80118c2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80118c4:	68f8      	ldr	r0, [r7, #12]
 80118c6:	f000 f839 	bl	801193c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80118ca:	68fb      	ldr	r3, [r7, #12]
 80118cc:	2208      	movs	r2, #8
 80118ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80118d2:	68fb      	ldr	r3, [r7, #12]
 80118d4:	2200      	movs	r2, #0
 80118d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

           return HAL_ERROR;
 80118da:	2301      	movs	r3, #1
 80118dc:	e029      	b.n	8011932 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80118de:	68fb      	ldr	r3, [r7, #12]
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	69db      	ldr	r3, [r3, #28]
 80118e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80118e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80118ec:	d111      	bne.n	8011912 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80118ee:	68fb      	ldr	r3, [r7, #12]
 80118f0:	681b      	ldr	r3, [r3, #0]
 80118f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80118f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80118f8:	68f8      	ldr	r0, [r7, #12]
 80118fa:	f000 f81f 	bl	801193c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80118fe:	68fb      	ldr	r3, [r7, #12]
 8011900:	2220      	movs	r2, #32
 8011902:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011906:	68fb      	ldr	r3, [r7, #12]
 8011908:	2200      	movs	r2, #0
 801190a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 801190e:	2303      	movs	r3, #3
 8011910:	e00f      	b.n	8011932 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011912:	68fb      	ldr	r3, [r7, #12]
 8011914:	681b      	ldr	r3, [r3, #0]
 8011916:	69da      	ldr	r2, [r3, #28]
 8011918:	68bb      	ldr	r3, [r7, #8]
 801191a:	4013      	ands	r3, r2
 801191c:	68ba      	ldr	r2, [r7, #8]
 801191e:	429a      	cmp	r2, r3
 8011920:	bf0c      	ite	eq
 8011922:	2301      	moveq	r3, #1
 8011924:	2300      	movne	r3, #0
 8011926:	b2db      	uxtb	r3, r3
 8011928:	461a      	mov	r2, r3
 801192a:	79fb      	ldrb	r3, [r7, #7]
 801192c:	429a      	cmp	r2, r3
 801192e:	d0a6      	beq.n	801187e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011930:	2300      	movs	r3, #0
}
 8011932:	4618      	mov	r0, r3
 8011934:	3710      	adds	r7, #16
 8011936:	46bd      	mov	sp, r7
 8011938:	bd80      	pop	{r7, pc}
	...

0801193c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801193c:	b480      	push	{r7}
 801193e:	b095      	sub	sp, #84	@ 0x54
 8011940:	af00      	add	r7, sp, #0
 8011942:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	681b      	ldr	r3, [r3, #0]
 8011948:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801194a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801194c:	e853 3f00 	ldrex	r3, [r3]
 8011950:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011954:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011958:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801195a:	687b      	ldr	r3, [r7, #4]
 801195c:	681b      	ldr	r3, [r3, #0]
 801195e:	461a      	mov	r2, r3
 8011960:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011962:	643b      	str	r3, [r7, #64]	@ 0x40
 8011964:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011966:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011968:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801196a:	e841 2300 	strex	r3, r2, [r1]
 801196e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011972:	2b00      	cmp	r3, #0
 8011974:	d1e6      	bne.n	8011944 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	681b      	ldr	r3, [r3, #0]
 801197a:	3308      	adds	r3, #8
 801197c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801197e:	6a3b      	ldr	r3, [r7, #32]
 8011980:	e853 3f00 	ldrex	r3, [r3]
 8011984:	61fb      	str	r3, [r7, #28]
   return(result);
 8011986:	69fa      	ldr	r2, [r7, #28]
 8011988:	4b1e      	ldr	r3, [pc, #120]	@ (8011a04 <UART_EndRxTransfer+0xc8>)
 801198a:	4013      	ands	r3, r2
 801198c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	681b      	ldr	r3, [r3, #0]
 8011992:	3308      	adds	r3, #8
 8011994:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011996:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011998:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801199a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801199c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801199e:	e841 2300 	strex	r3, r2, [r1]
 80119a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80119a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119a6:	2b00      	cmp	r3, #0
 80119a8:	d1e5      	bne.n	8011976 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80119ae:	2b01      	cmp	r3, #1
 80119b0:	d118      	bne.n	80119e4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	681b      	ldr	r3, [r3, #0]
 80119b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80119b8:	68fb      	ldr	r3, [r7, #12]
 80119ba:	e853 3f00 	ldrex	r3, [r3]
 80119be:	60bb      	str	r3, [r7, #8]
   return(result);
 80119c0:	68bb      	ldr	r3, [r7, #8]
 80119c2:	f023 0310 	bic.w	r3, r3, #16
 80119c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80119c8:	687b      	ldr	r3, [r7, #4]
 80119ca:	681b      	ldr	r3, [r3, #0]
 80119cc:	461a      	mov	r2, r3
 80119ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80119d0:	61bb      	str	r3, [r7, #24]
 80119d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80119d4:	6979      	ldr	r1, [r7, #20]
 80119d6:	69ba      	ldr	r2, [r7, #24]
 80119d8:	e841 2300 	strex	r3, r2, [r1]
 80119dc:	613b      	str	r3, [r7, #16]
   return(result);
 80119de:	693b      	ldr	r3, [r7, #16]
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	d1e6      	bne.n	80119b2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80119e4:	687b      	ldr	r3, [r7, #4]
 80119e6:	2220      	movs	r2, #32
 80119e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	2200      	movs	r2, #0
 80119f0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	2200      	movs	r2, #0
 80119f6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80119f8:	bf00      	nop
 80119fa:	3754      	adds	r7, #84	@ 0x54
 80119fc:	46bd      	mov	sp, r7
 80119fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a02:	4770      	bx	lr
 8011a04:	effffffe 	.word	0xeffffffe

08011a08 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8011a08:	b480      	push	{r7}
 8011a0a:	b085      	sub	sp, #20
 8011a0c:	af00      	add	r7, sp, #0
 8011a0e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011a10:	687b      	ldr	r3, [r7, #4]
 8011a12:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011a16:	2b01      	cmp	r3, #1
 8011a18:	d101      	bne.n	8011a1e <HAL_UARTEx_DisableFifoMode+0x16>
 8011a1a:	2302      	movs	r3, #2
 8011a1c:	e027      	b.n	8011a6e <HAL_UARTEx_DisableFifoMode+0x66>
 8011a1e:	687b      	ldr	r3, [r7, #4]
 8011a20:	2201      	movs	r2, #1
 8011a22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	2224      	movs	r2, #36	@ 0x24
 8011a2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	681b      	ldr	r3, [r3, #0]
 8011a32:	681b      	ldr	r3, [r3, #0]
 8011a34:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011a36:	687b      	ldr	r3, [r7, #4]
 8011a38:	681b      	ldr	r3, [r3, #0]
 8011a3a:	681a      	ldr	r2, [r3, #0]
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	681b      	ldr	r3, [r3, #0]
 8011a40:	f022 0201 	bic.w	r2, r2, #1
 8011a44:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8011a46:	68fb      	ldr	r3, [r7, #12]
 8011a48:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011a4c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	2200      	movs	r2, #0
 8011a52:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	681b      	ldr	r3, [r3, #0]
 8011a58:	68fa      	ldr	r2, [r7, #12]
 8011a5a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	2220      	movs	r2, #32
 8011a60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011a64:	687b      	ldr	r3, [r7, #4]
 8011a66:	2200      	movs	r2, #0
 8011a68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011a6c:	2300      	movs	r3, #0
}
 8011a6e:	4618      	mov	r0, r3
 8011a70:	3714      	adds	r7, #20
 8011a72:	46bd      	mov	sp, r7
 8011a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a78:	4770      	bx	lr

08011a7a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011a7a:	b580      	push	{r7, lr}
 8011a7c:	b084      	sub	sp, #16
 8011a7e:	af00      	add	r7, sp, #0
 8011a80:	6078      	str	r0, [r7, #4]
 8011a82:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011a84:	687b      	ldr	r3, [r7, #4]
 8011a86:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011a8a:	2b01      	cmp	r3, #1
 8011a8c:	d101      	bne.n	8011a92 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011a8e:	2302      	movs	r3, #2
 8011a90:	e02d      	b.n	8011aee <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	2201      	movs	r2, #1
 8011a96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011a9a:	687b      	ldr	r3, [r7, #4]
 8011a9c:	2224      	movs	r2, #36	@ 0x24
 8011a9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011aa2:	687b      	ldr	r3, [r7, #4]
 8011aa4:	681b      	ldr	r3, [r3, #0]
 8011aa6:	681b      	ldr	r3, [r3, #0]
 8011aa8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	681b      	ldr	r3, [r3, #0]
 8011aae:	681a      	ldr	r2, [r3, #0]
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	681b      	ldr	r3, [r3, #0]
 8011ab4:	f022 0201 	bic.w	r2, r2, #1
 8011ab8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8011aba:	687b      	ldr	r3, [r7, #4]
 8011abc:	681b      	ldr	r3, [r3, #0]
 8011abe:	689b      	ldr	r3, [r3, #8]
 8011ac0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	681b      	ldr	r3, [r3, #0]
 8011ac8:	683a      	ldr	r2, [r7, #0]
 8011aca:	430a      	orrs	r2, r1
 8011acc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011ace:	6878      	ldr	r0, [r7, #4]
 8011ad0:	f000 f850 	bl	8011b74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011ad4:	687b      	ldr	r3, [r7, #4]
 8011ad6:	681b      	ldr	r3, [r3, #0]
 8011ad8:	68fa      	ldr	r2, [r7, #12]
 8011ada:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	2220      	movs	r2, #32
 8011ae0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	2200      	movs	r2, #0
 8011ae8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011aec:	2300      	movs	r3, #0
}
 8011aee:	4618      	mov	r0, r3
 8011af0:	3710      	adds	r7, #16
 8011af2:	46bd      	mov	sp, r7
 8011af4:	bd80      	pop	{r7, pc}

08011af6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011af6:	b580      	push	{r7, lr}
 8011af8:	b084      	sub	sp, #16
 8011afa:	af00      	add	r7, sp, #0
 8011afc:	6078      	str	r0, [r7, #4]
 8011afe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011b06:	2b01      	cmp	r3, #1
 8011b08:	d101      	bne.n	8011b0e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8011b0a:	2302      	movs	r3, #2
 8011b0c:	e02d      	b.n	8011b6a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	2201      	movs	r2, #1
 8011b12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011b16:	687b      	ldr	r3, [r7, #4]
 8011b18:	2224      	movs	r2, #36	@ 0x24
 8011b1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011b1e:	687b      	ldr	r3, [r7, #4]
 8011b20:	681b      	ldr	r3, [r3, #0]
 8011b22:	681b      	ldr	r3, [r3, #0]
 8011b24:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011b26:	687b      	ldr	r3, [r7, #4]
 8011b28:	681b      	ldr	r3, [r3, #0]
 8011b2a:	681a      	ldr	r2, [r3, #0]
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	681b      	ldr	r3, [r3, #0]
 8011b30:	f022 0201 	bic.w	r2, r2, #1
 8011b34:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	681b      	ldr	r3, [r3, #0]
 8011b3a:	689b      	ldr	r3, [r3, #8]
 8011b3c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	681b      	ldr	r3, [r3, #0]
 8011b44:	683a      	ldr	r2, [r7, #0]
 8011b46:	430a      	orrs	r2, r1
 8011b48:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011b4a:	6878      	ldr	r0, [r7, #4]
 8011b4c:	f000 f812 	bl	8011b74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	681b      	ldr	r3, [r3, #0]
 8011b54:	68fa      	ldr	r2, [r7, #12]
 8011b56:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011b58:	687b      	ldr	r3, [r7, #4]
 8011b5a:	2220      	movs	r2, #32
 8011b5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011b60:	687b      	ldr	r3, [r7, #4]
 8011b62:	2200      	movs	r2, #0
 8011b64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011b68:	2300      	movs	r3, #0
}
 8011b6a:	4618      	mov	r0, r3
 8011b6c:	3710      	adds	r7, #16
 8011b6e:	46bd      	mov	sp, r7
 8011b70:	bd80      	pop	{r7, pc}
	...

08011b74 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011b74:	b480      	push	{r7}
 8011b76:	b085      	sub	sp, #20
 8011b78:	af00      	add	r7, sp, #0
 8011b7a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011b80:	2b00      	cmp	r3, #0
 8011b82:	d108      	bne.n	8011b96 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011b84:	687b      	ldr	r3, [r7, #4]
 8011b86:	2201      	movs	r2, #1
 8011b88:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	2201      	movs	r2, #1
 8011b90:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011b94:	e031      	b.n	8011bfa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011b96:	2310      	movs	r3, #16
 8011b98:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011b9a:	2310      	movs	r3, #16
 8011b9c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	681b      	ldr	r3, [r3, #0]
 8011ba2:	689b      	ldr	r3, [r3, #8]
 8011ba4:	0e5b      	lsrs	r3, r3, #25
 8011ba6:	b2db      	uxtb	r3, r3
 8011ba8:	f003 0307 	and.w	r3, r3, #7
 8011bac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	681b      	ldr	r3, [r3, #0]
 8011bb2:	689b      	ldr	r3, [r3, #8]
 8011bb4:	0f5b      	lsrs	r3, r3, #29
 8011bb6:	b2db      	uxtb	r3, r3
 8011bb8:	f003 0307 	and.w	r3, r3, #7
 8011bbc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011bbe:	7bbb      	ldrb	r3, [r7, #14]
 8011bc0:	7b3a      	ldrb	r2, [r7, #12]
 8011bc2:	4911      	ldr	r1, [pc, #68]	@ (8011c08 <UARTEx_SetNbDataToProcess+0x94>)
 8011bc4:	5c8a      	ldrb	r2, [r1, r2]
 8011bc6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011bca:	7b3a      	ldrb	r2, [r7, #12]
 8011bcc:	490f      	ldr	r1, [pc, #60]	@ (8011c0c <UARTEx_SetNbDataToProcess+0x98>)
 8011bce:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011bd0:	fb93 f3f2 	sdiv	r3, r3, r2
 8011bd4:	b29a      	uxth	r2, r3
 8011bd6:	687b      	ldr	r3, [r7, #4]
 8011bd8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011bdc:	7bfb      	ldrb	r3, [r7, #15]
 8011bde:	7b7a      	ldrb	r2, [r7, #13]
 8011be0:	4909      	ldr	r1, [pc, #36]	@ (8011c08 <UARTEx_SetNbDataToProcess+0x94>)
 8011be2:	5c8a      	ldrb	r2, [r1, r2]
 8011be4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011be8:	7b7a      	ldrb	r2, [r7, #13]
 8011bea:	4908      	ldr	r1, [pc, #32]	@ (8011c0c <UARTEx_SetNbDataToProcess+0x98>)
 8011bec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011bee:	fb93 f3f2 	sdiv	r3, r3, r2
 8011bf2:	b29a      	uxth	r2, r3
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8011bfa:	bf00      	nop
 8011bfc:	3714      	adds	r7, #20
 8011bfe:	46bd      	mov	sp, r7
 8011c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c04:	4770      	bx	lr
 8011c06:	bf00      	nop
 8011c08:	08015324 	.word	0x08015324
 8011c0c:	0801532c 	.word	0x0801532c

08011c10 <atoi>:
 8011c10:	220a      	movs	r2, #10
 8011c12:	2100      	movs	r1, #0
 8011c14:	f000 b894 	b.w	8011d40 <strtol>

08011c18 <__itoa>:
 8011c18:	1e93      	subs	r3, r2, #2
 8011c1a:	2b22      	cmp	r3, #34	@ 0x22
 8011c1c:	b510      	push	{r4, lr}
 8011c1e:	460c      	mov	r4, r1
 8011c20:	d904      	bls.n	8011c2c <__itoa+0x14>
 8011c22:	2300      	movs	r3, #0
 8011c24:	700b      	strb	r3, [r1, #0]
 8011c26:	461c      	mov	r4, r3
 8011c28:	4620      	mov	r0, r4
 8011c2a:	bd10      	pop	{r4, pc}
 8011c2c:	2a0a      	cmp	r2, #10
 8011c2e:	d109      	bne.n	8011c44 <__itoa+0x2c>
 8011c30:	2800      	cmp	r0, #0
 8011c32:	da07      	bge.n	8011c44 <__itoa+0x2c>
 8011c34:	232d      	movs	r3, #45	@ 0x2d
 8011c36:	700b      	strb	r3, [r1, #0]
 8011c38:	4240      	negs	r0, r0
 8011c3a:	2101      	movs	r1, #1
 8011c3c:	4421      	add	r1, r4
 8011c3e:	f000 f889 	bl	8011d54 <__utoa>
 8011c42:	e7f1      	b.n	8011c28 <__itoa+0x10>
 8011c44:	2100      	movs	r1, #0
 8011c46:	e7f9      	b.n	8011c3c <__itoa+0x24>

08011c48 <itoa>:
 8011c48:	f7ff bfe6 	b.w	8011c18 <__itoa>

08011c4c <_strtol_l.constprop.0>:
 8011c4c:	2b24      	cmp	r3, #36	@ 0x24
 8011c4e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011c52:	4686      	mov	lr, r0
 8011c54:	4690      	mov	r8, r2
 8011c56:	d801      	bhi.n	8011c5c <_strtol_l.constprop.0+0x10>
 8011c58:	2b01      	cmp	r3, #1
 8011c5a:	d106      	bne.n	8011c6a <_strtol_l.constprop.0+0x1e>
 8011c5c:	f000 fe7a 	bl	8012954 <__errno>
 8011c60:	2316      	movs	r3, #22
 8011c62:	6003      	str	r3, [r0, #0]
 8011c64:	2000      	movs	r0, #0
 8011c66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c6a:	4834      	ldr	r0, [pc, #208]	@ (8011d3c <_strtol_l.constprop.0+0xf0>)
 8011c6c:	460d      	mov	r5, r1
 8011c6e:	462a      	mov	r2, r5
 8011c70:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011c74:	5d06      	ldrb	r6, [r0, r4]
 8011c76:	f016 0608 	ands.w	r6, r6, #8
 8011c7a:	d1f8      	bne.n	8011c6e <_strtol_l.constprop.0+0x22>
 8011c7c:	2c2d      	cmp	r4, #45	@ 0x2d
 8011c7e:	d12d      	bne.n	8011cdc <_strtol_l.constprop.0+0x90>
 8011c80:	782c      	ldrb	r4, [r5, #0]
 8011c82:	2601      	movs	r6, #1
 8011c84:	1c95      	adds	r5, r2, #2
 8011c86:	f033 0210 	bics.w	r2, r3, #16
 8011c8a:	d109      	bne.n	8011ca0 <_strtol_l.constprop.0+0x54>
 8011c8c:	2c30      	cmp	r4, #48	@ 0x30
 8011c8e:	d12a      	bne.n	8011ce6 <_strtol_l.constprop.0+0x9a>
 8011c90:	782a      	ldrb	r2, [r5, #0]
 8011c92:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8011c96:	2a58      	cmp	r2, #88	@ 0x58
 8011c98:	d125      	bne.n	8011ce6 <_strtol_l.constprop.0+0x9a>
 8011c9a:	786c      	ldrb	r4, [r5, #1]
 8011c9c:	2310      	movs	r3, #16
 8011c9e:	3502      	adds	r5, #2
 8011ca0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8011ca4:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8011ca8:	2200      	movs	r2, #0
 8011caa:	fbbc f9f3 	udiv	r9, ip, r3
 8011cae:	4610      	mov	r0, r2
 8011cb0:	fb03 ca19 	mls	sl, r3, r9, ip
 8011cb4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8011cb8:	2f09      	cmp	r7, #9
 8011cba:	d81b      	bhi.n	8011cf4 <_strtol_l.constprop.0+0xa8>
 8011cbc:	463c      	mov	r4, r7
 8011cbe:	42a3      	cmp	r3, r4
 8011cc0:	dd27      	ble.n	8011d12 <_strtol_l.constprop.0+0xc6>
 8011cc2:	1c57      	adds	r7, r2, #1
 8011cc4:	d007      	beq.n	8011cd6 <_strtol_l.constprop.0+0x8a>
 8011cc6:	4581      	cmp	r9, r0
 8011cc8:	d320      	bcc.n	8011d0c <_strtol_l.constprop.0+0xc0>
 8011cca:	d101      	bne.n	8011cd0 <_strtol_l.constprop.0+0x84>
 8011ccc:	45a2      	cmp	sl, r4
 8011cce:	db1d      	blt.n	8011d0c <_strtol_l.constprop.0+0xc0>
 8011cd0:	fb00 4003 	mla	r0, r0, r3, r4
 8011cd4:	2201      	movs	r2, #1
 8011cd6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011cda:	e7eb      	b.n	8011cb4 <_strtol_l.constprop.0+0x68>
 8011cdc:	2c2b      	cmp	r4, #43	@ 0x2b
 8011cde:	bf04      	itt	eq
 8011ce0:	782c      	ldrbeq	r4, [r5, #0]
 8011ce2:	1c95      	addeq	r5, r2, #2
 8011ce4:	e7cf      	b.n	8011c86 <_strtol_l.constprop.0+0x3a>
 8011ce6:	2b00      	cmp	r3, #0
 8011ce8:	d1da      	bne.n	8011ca0 <_strtol_l.constprop.0+0x54>
 8011cea:	2c30      	cmp	r4, #48	@ 0x30
 8011cec:	bf0c      	ite	eq
 8011cee:	2308      	moveq	r3, #8
 8011cf0:	230a      	movne	r3, #10
 8011cf2:	e7d5      	b.n	8011ca0 <_strtol_l.constprop.0+0x54>
 8011cf4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8011cf8:	2f19      	cmp	r7, #25
 8011cfa:	d801      	bhi.n	8011d00 <_strtol_l.constprop.0+0xb4>
 8011cfc:	3c37      	subs	r4, #55	@ 0x37
 8011cfe:	e7de      	b.n	8011cbe <_strtol_l.constprop.0+0x72>
 8011d00:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8011d04:	2f19      	cmp	r7, #25
 8011d06:	d804      	bhi.n	8011d12 <_strtol_l.constprop.0+0xc6>
 8011d08:	3c57      	subs	r4, #87	@ 0x57
 8011d0a:	e7d8      	b.n	8011cbe <_strtol_l.constprop.0+0x72>
 8011d0c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011d10:	e7e1      	b.n	8011cd6 <_strtol_l.constprop.0+0x8a>
 8011d12:	1c53      	adds	r3, r2, #1
 8011d14:	d108      	bne.n	8011d28 <_strtol_l.constprop.0+0xdc>
 8011d16:	2322      	movs	r3, #34	@ 0x22
 8011d18:	f8ce 3000 	str.w	r3, [lr]
 8011d1c:	4660      	mov	r0, ip
 8011d1e:	f1b8 0f00 	cmp.w	r8, #0
 8011d22:	d0a0      	beq.n	8011c66 <_strtol_l.constprop.0+0x1a>
 8011d24:	1e69      	subs	r1, r5, #1
 8011d26:	e006      	b.n	8011d36 <_strtol_l.constprop.0+0xea>
 8011d28:	b106      	cbz	r6, 8011d2c <_strtol_l.constprop.0+0xe0>
 8011d2a:	4240      	negs	r0, r0
 8011d2c:	f1b8 0f00 	cmp.w	r8, #0
 8011d30:	d099      	beq.n	8011c66 <_strtol_l.constprop.0+0x1a>
 8011d32:	2a00      	cmp	r2, #0
 8011d34:	d1f6      	bne.n	8011d24 <_strtol_l.constprop.0+0xd8>
 8011d36:	f8c8 1000 	str.w	r1, [r8]
 8011d3a:	e794      	b.n	8011c66 <_strtol_l.constprop.0+0x1a>
 8011d3c:	0801535a 	.word	0x0801535a

08011d40 <strtol>:
 8011d40:	4613      	mov	r3, r2
 8011d42:	460a      	mov	r2, r1
 8011d44:	4601      	mov	r1, r0
 8011d46:	4802      	ldr	r0, [pc, #8]	@ (8011d50 <strtol+0x10>)
 8011d48:	6800      	ldr	r0, [r0, #0]
 8011d4a:	f7ff bf7f 	b.w	8011c4c <_strtol_l.constprop.0>
 8011d4e:	bf00      	nop
 8011d50:	24000054 	.word	0x24000054

08011d54 <__utoa>:
 8011d54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011d56:	4c1f      	ldr	r4, [pc, #124]	@ (8011dd4 <__utoa+0x80>)
 8011d58:	b08b      	sub	sp, #44	@ 0x2c
 8011d5a:	4605      	mov	r5, r0
 8011d5c:	460b      	mov	r3, r1
 8011d5e:	466e      	mov	r6, sp
 8011d60:	f104 0c20 	add.w	ip, r4, #32
 8011d64:	6820      	ldr	r0, [r4, #0]
 8011d66:	6861      	ldr	r1, [r4, #4]
 8011d68:	4637      	mov	r7, r6
 8011d6a:	c703      	stmia	r7!, {r0, r1}
 8011d6c:	3408      	adds	r4, #8
 8011d6e:	4564      	cmp	r4, ip
 8011d70:	463e      	mov	r6, r7
 8011d72:	d1f7      	bne.n	8011d64 <__utoa+0x10>
 8011d74:	7921      	ldrb	r1, [r4, #4]
 8011d76:	7139      	strb	r1, [r7, #4]
 8011d78:	1e91      	subs	r1, r2, #2
 8011d7a:	6820      	ldr	r0, [r4, #0]
 8011d7c:	6038      	str	r0, [r7, #0]
 8011d7e:	2922      	cmp	r1, #34	@ 0x22
 8011d80:	f04f 0100 	mov.w	r1, #0
 8011d84:	d904      	bls.n	8011d90 <__utoa+0x3c>
 8011d86:	7019      	strb	r1, [r3, #0]
 8011d88:	460b      	mov	r3, r1
 8011d8a:	4618      	mov	r0, r3
 8011d8c:	b00b      	add	sp, #44	@ 0x2c
 8011d8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d90:	1e58      	subs	r0, r3, #1
 8011d92:	4684      	mov	ip, r0
 8011d94:	fbb5 f7f2 	udiv	r7, r5, r2
 8011d98:	fb02 5617 	mls	r6, r2, r7, r5
 8011d9c:	3628      	adds	r6, #40	@ 0x28
 8011d9e:	446e      	add	r6, sp
 8011da0:	460c      	mov	r4, r1
 8011da2:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8011da6:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8011daa:	462e      	mov	r6, r5
 8011dac:	42b2      	cmp	r2, r6
 8011dae:	f101 0101 	add.w	r1, r1, #1
 8011db2:	463d      	mov	r5, r7
 8011db4:	d9ee      	bls.n	8011d94 <__utoa+0x40>
 8011db6:	2200      	movs	r2, #0
 8011db8:	545a      	strb	r2, [r3, r1]
 8011dba:	1919      	adds	r1, r3, r4
 8011dbc:	1aa5      	subs	r5, r4, r2
 8011dbe:	42aa      	cmp	r2, r5
 8011dc0:	dae3      	bge.n	8011d8a <__utoa+0x36>
 8011dc2:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8011dc6:	780e      	ldrb	r6, [r1, #0]
 8011dc8:	7006      	strb	r6, [r0, #0]
 8011dca:	3201      	adds	r2, #1
 8011dcc:	f801 5901 	strb.w	r5, [r1], #-1
 8011dd0:	e7f4      	b.n	8011dbc <__utoa+0x68>
 8011dd2:	bf00      	nop
 8011dd4:	08015334 	.word	0x08015334

08011dd8 <__cvt>:
 8011dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011dda:	ed2d 8b02 	vpush	{d8}
 8011dde:	eeb0 8b40 	vmov.f64	d8, d0
 8011de2:	b085      	sub	sp, #20
 8011de4:	4617      	mov	r7, r2
 8011de6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8011de8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011dea:	ee18 2a90 	vmov	r2, s17
 8011dee:	f025 0520 	bic.w	r5, r5, #32
 8011df2:	2a00      	cmp	r2, #0
 8011df4:	bfb6      	itet	lt
 8011df6:	222d      	movlt	r2, #45	@ 0x2d
 8011df8:	2200      	movge	r2, #0
 8011dfa:	eeb1 8b40 	vneglt.f64	d8, d0
 8011dfe:	2d46      	cmp	r5, #70	@ 0x46
 8011e00:	460c      	mov	r4, r1
 8011e02:	701a      	strb	r2, [r3, #0]
 8011e04:	d004      	beq.n	8011e10 <__cvt+0x38>
 8011e06:	2d45      	cmp	r5, #69	@ 0x45
 8011e08:	d100      	bne.n	8011e0c <__cvt+0x34>
 8011e0a:	3401      	adds	r4, #1
 8011e0c:	2102      	movs	r1, #2
 8011e0e:	e000      	b.n	8011e12 <__cvt+0x3a>
 8011e10:	2103      	movs	r1, #3
 8011e12:	ab03      	add	r3, sp, #12
 8011e14:	9301      	str	r3, [sp, #4]
 8011e16:	ab02      	add	r3, sp, #8
 8011e18:	9300      	str	r3, [sp, #0]
 8011e1a:	4622      	mov	r2, r4
 8011e1c:	4633      	mov	r3, r6
 8011e1e:	eeb0 0b48 	vmov.f64	d0, d8
 8011e22:	f000 fe55 	bl	8012ad0 <_dtoa_r>
 8011e26:	2d47      	cmp	r5, #71	@ 0x47
 8011e28:	d114      	bne.n	8011e54 <__cvt+0x7c>
 8011e2a:	07fb      	lsls	r3, r7, #31
 8011e2c:	d50a      	bpl.n	8011e44 <__cvt+0x6c>
 8011e2e:	1902      	adds	r2, r0, r4
 8011e30:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011e34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e38:	bf08      	it	eq
 8011e3a:	9203      	streq	r2, [sp, #12]
 8011e3c:	2130      	movs	r1, #48	@ 0x30
 8011e3e:	9b03      	ldr	r3, [sp, #12]
 8011e40:	4293      	cmp	r3, r2
 8011e42:	d319      	bcc.n	8011e78 <__cvt+0xa0>
 8011e44:	9b03      	ldr	r3, [sp, #12]
 8011e46:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011e48:	1a1b      	subs	r3, r3, r0
 8011e4a:	6013      	str	r3, [r2, #0]
 8011e4c:	b005      	add	sp, #20
 8011e4e:	ecbd 8b02 	vpop	{d8}
 8011e52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011e54:	2d46      	cmp	r5, #70	@ 0x46
 8011e56:	eb00 0204 	add.w	r2, r0, r4
 8011e5a:	d1e9      	bne.n	8011e30 <__cvt+0x58>
 8011e5c:	7803      	ldrb	r3, [r0, #0]
 8011e5e:	2b30      	cmp	r3, #48	@ 0x30
 8011e60:	d107      	bne.n	8011e72 <__cvt+0x9a>
 8011e62:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011e66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e6a:	bf1c      	itt	ne
 8011e6c:	f1c4 0401 	rsbne	r4, r4, #1
 8011e70:	6034      	strne	r4, [r6, #0]
 8011e72:	6833      	ldr	r3, [r6, #0]
 8011e74:	441a      	add	r2, r3
 8011e76:	e7db      	b.n	8011e30 <__cvt+0x58>
 8011e78:	1c5c      	adds	r4, r3, #1
 8011e7a:	9403      	str	r4, [sp, #12]
 8011e7c:	7019      	strb	r1, [r3, #0]
 8011e7e:	e7de      	b.n	8011e3e <__cvt+0x66>

08011e80 <__exponent>:
 8011e80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011e82:	2900      	cmp	r1, #0
 8011e84:	bfba      	itte	lt
 8011e86:	4249      	neglt	r1, r1
 8011e88:	232d      	movlt	r3, #45	@ 0x2d
 8011e8a:	232b      	movge	r3, #43	@ 0x2b
 8011e8c:	2909      	cmp	r1, #9
 8011e8e:	7002      	strb	r2, [r0, #0]
 8011e90:	7043      	strb	r3, [r0, #1]
 8011e92:	dd29      	ble.n	8011ee8 <__exponent+0x68>
 8011e94:	f10d 0307 	add.w	r3, sp, #7
 8011e98:	461d      	mov	r5, r3
 8011e9a:	270a      	movs	r7, #10
 8011e9c:	461a      	mov	r2, r3
 8011e9e:	fbb1 f6f7 	udiv	r6, r1, r7
 8011ea2:	fb07 1416 	mls	r4, r7, r6, r1
 8011ea6:	3430      	adds	r4, #48	@ 0x30
 8011ea8:	f802 4c01 	strb.w	r4, [r2, #-1]
 8011eac:	460c      	mov	r4, r1
 8011eae:	2c63      	cmp	r4, #99	@ 0x63
 8011eb0:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8011eb4:	4631      	mov	r1, r6
 8011eb6:	dcf1      	bgt.n	8011e9c <__exponent+0x1c>
 8011eb8:	3130      	adds	r1, #48	@ 0x30
 8011eba:	1e94      	subs	r4, r2, #2
 8011ebc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011ec0:	1c41      	adds	r1, r0, #1
 8011ec2:	4623      	mov	r3, r4
 8011ec4:	42ab      	cmp	r3, r5
 8011ec6:	d30a      	bcc.n	8011ede <__exponent+0x5e>
 8011ec8:	f10d 0309 	add.w	r3, sp, #9
 8011ecc:	1a9b      	subs	r3, r3, r2
 8011ece:	42ac      	cmp	r4, r5
 8011ed0:	bf88      	it	hi
 8011ed2:	2300      	movhi	r3, #0
 8011ed4:	3302      	adds	r3, #2
 8011ed6:	4403      	add	r3, r0
 8011ed8:	1a18      	subs	r0, r3, r0
 8011eda:	b003      	add	sp, #12
 8011edc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011ede:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011ee2:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011ee6:	e7ed      	b.n	8011ec4 <__exponent+0x44>
 8011ee8:	2330      	movs	r3, #48	@ 0x30
 8011eea:	3130      	adds	r1, #48	@ 0x30
 8011eec:	7083      	strb	r3, [r0, #2]
 8011eee:	70c1      	strb	r1, [r0, #3]
 8011ef0:	1d03      	adds	r3, r0, #4
 8011ef2:	e7f1      	b.n	8011ed8 <__exponent+0x58>
 8011ef4:	0000      	movs	r0, r0
	...

08011ef8 <_printf_float>:
 8011ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011efc:	b08d      	sub	sp, #52	@ 0x34
 8011efe:	460c      	mov	r4, r1
 8011f00:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011f04:	4616      	mov	r6, r2
 8011f06:	461f      	mov	r7, r3
 8011f08:	4605      	mov	r5, r0
 8011f0a:	f000 fcd9 	bl	80128c0 <_localeconv_r>
 8011f0e:	f8d0 b000 	ldr.w	fp, [r0]
 8011f12:	4658      	mov	r0, fp
 8011f14:	f7ee fa5c 	bl	80003d0 <strlen>
 8011f18:	2300      	movs	r3, #0
 8011f1a:	930a      	str	r3, [sp, #40]	@ 0x28
 8011f1c:	f8d8 3000 	ldr.w	r3, [r8]
 8011f20:	f894 9018 	ldrb.w	r9, [r4, #24]
 8011f24:	6822      	ldr	r2, [r4, #0]
 8011f26:	9005      	str	r0, [sp, #20]
 8011f28:	3307      	adds	r3, #7
 8011f2a:	f023 0307 	bic.w	r3, r3, #7
 8011f2e:	f103 0108 	add.w	r1, r3, #8
 8011f32:	f8c8 1000 	str.w	r1, [r8]
 8011f36:	ed93 0b00 	vldr	d0, [r3]
 8011f3a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8012198 <_printf_float+0x2a0>
 8011f3e:	eeb0 7bc0 	vabs.f64	d7, d0
 8011f42:	eeb4 7b46 	vcmp.f64	d7, d6
 8011f46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f4a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8011f4e:	dd24      	ble.n	8011f9a <_printf_float+0xa2>
 8011f50:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011f54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f58:	d502      	bpl.n	8011f60 <_printf_float+0x68>
 8011f5a:	232d      	movs	r3, #45	@ 0x2d
 8011f5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011f60:	498f      	ldr	r1, [pc, #572]	@ (80121a0 <_printf_float+0x2a8>)
 8011f62:	4b90      	ldr	r3, [pc, #576]	@ (80121a4 <_printf_float+0x2ac>)
 8011f64:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8011f68:	bf94      	ite	ls
 8011f6a:	4688      	movls	r8, r1
 8011f6c:	4698      	movhi	r8, r3
 8011f6e:	f022 0204 	bic.w	r2, r2, #4
 8011f72:	2303      	movs	r3, #3
 8011f74:	6123      	str	r3, [r4, #16]
 8011f76:	6022      	str	r2, [r4, #0]
 8011f78:	f04f 0a00 	mov.w	sl, #0
 8011f7c:	9700      	str	r7, [sp, #0]
 8011f7e:	4633      	mov	r3, r6
 8011f80:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011f82:	4621      	mov	r1, r4
 8011f84:	4628      	mov	r0, r5
 8011f86:	f000 f9d1 	bl	801232c <_printf_common>
 8011f8a:	3001      	adds	r0, #1
 8011f8c:	f040 8089 	bne.w	80120a2 <_printf_float+0x1aa>
 8011f90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011f94:	b00d      	add	sp, #52	@ 0x34
 8011f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f9a:	eeb4 0b40 	vcmp.f64	d0, d0
 8011f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fa2:	d709      	bvc.n	8011fb8 <_printf_float+0xc0>
 8011fa4:	ee10 3a90 	vmov	r3, s1
 8011fa8:	2b00      	cmp	r3, #0
 8011faa:	bfbc      	itt	lt
 8011fac:	232d      	movlt	r3, #45	@ 0x2d
 8011fae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8011fb2:	497d      	ldr	r1, [pc, #500]	@ (80121a8 <_printf_float+0x2b0>)
 8011fb4:	4b7d      	ldr	r3, [pc, #500]	@ (80121ac <_printf_float+0x2b4>)
 8011fb6:	e7d5      	b.n	8011f64 <_printf_float+0x6c>
 8011fb8:	6863      	ldr	r3, [r4, #4]
 8011fba:	1c59      	adds	r1, r3, #1
 8011fbc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8011fc0:	d139      	bne.n	8012036 <_printf_float+0x13e>
 8011fc2:	2306      	movs	r3, #6
 8011fc4:	6063      	str	r3, [r4, #4]
 8011fc6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8011fca:	2300      	movs	r3, #0
 8011fcc:	6022      	str	r2, [r4, #0]
 8011fce:	9303      	str	r3, [sp, #12]
 8011fd0:	ab0a      	add	r3, sp, #40	@ 0x28
 8011fd2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8011fd6:	ab09      	add	r3, sp, #36	@ 0x24
 8011fd8:	9300      	str	r3, [sp, #0]
 8011fda:	6861      	ldr	r1, [r4, #4]
 8011fdc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8011fe0:	4628      	mov	r0, r5
 8011fe2:	f7ff fef9 	bl	8011dd8 <__cvt>
 8011fe6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8011fea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011fec:	4680      	mov	r8, r0
 8011fee:	d129      	bne.n	8012044 <_printf_float+0x14c>
 8011ff0:	1cc8      	adds	r0, r1, #3
 8011ff2:	db02      	blt.n	8011ffa <_printf_float+0x102>
 8011ff4:	6863      	ldr	r3, [r4, #4]
 8011ff6:	4299      	cmp	r1, r3
 8011ff8:	dd41      	ble.n	801207e <_printf_float+0x186>
 8011ffa:	f1a9 0902 	sub.w	r9, r9, #2
 8011ffe:	fa5f f989 	uxtb.w	r9, r9
 8012002:	3901      	subs	r1, #1
 8012004:	464a      	mov	r2, r9
 8012006:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801200a:	9109      	str	r1, [sp, #36]	@ 0x24
 801200c:	f7ff ff38 	bl	8011e80 <__exponent>
 8012010:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012012:	1813      	adds	r3, r2, r0
 8012014:	2a01      	cmp	r2, #1
 8012016:	4682      	mov	sl, r0
 8012018:	6123      	str	r3, [r4, #16]
 801201a:	dc02      	bgt.n	8012022 <_printf_float+0x12a>
 801201c:	6822      	ldr	r2, [r4, #0]
 801201e:	07d2      	lsls	r2, r2, #31
 8012020:	d501      	bpl.n	8012026 <_printf_float+0x12e>
 8012022:	3301      	adds	r3, #1
 8012024:	6123      	str	r3, [r4, #16]
 8012026:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801202a:	2b00      	cmp	r3, #0
 801202c:	d0a6      	beq.n	8011f7c <_printf_float+0x84>
 801202e:	232d      	movs	r3, #45	@ 0x2d
 8012030:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012034:	e7a2      	b.n	8011f7c <_printf_float+0x84>
 8012036:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801203a:	d1c4      	bne.n	8011fc6 <_printf_float+0xce>
 801203c:	2b00      	cmp	r3, #0
 801203e:	d1c2      	bne.n	8011fc6 <_printf_float+0xce>
 8012040:	2301      	movs	r3, #1
 8012042:	e7bf      	b.n	8011fc4 <_printf_float+0xcc>
 8012044:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8012048:	d9db      	bls.n	8012002 <_printf_float+0x10a>
 801204a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801204e:	d118      	bne.n	8012082 <_printf_float+0x18a>
 8012050:	2900      	cmp	r1, #0
 8012052:	6863      	ldr	r3, [r4, #4]
 8012054:	dd0b      	ble.n	801206e <_printf_float+0x176>
 8012056:	6121      	str	r1, [r4, #16]
 8012058:	b913      	cbnz	r3, 8012060 <_printf_float+0x168>
 801205a:	6822      	ldr	r2, [r4, #0]
 801205c:	07d0      	lsls	r0, r2, #31
 801205e:	d502      	bpl.n	8012066 <_printf_float+0x16e>
 8012060:	3301      	adds	r3, #1
 8012062:	440b      	add	r3, r1
 8012064:	6123      	str	r3, [r4, #16]
 8012066:	65a1      	str	r1, [r4, #88]	@ 0x58
 8012068:	f04f 0a00 	mov.w	sl, #0
 801206c:	e7db      	b.n	8012026 <_printf_float+0x12e>
 801206e:	b913      	cbnz	r3, 8012076 <_printf_float+0x17e>
 8012070:	6822      	ldr	r2, [r4, #0]
 8012072:	07d2      	lsls	r2, r2, #31
 8012074:	d501      	bpl.n	801207a <_printf_float+0x182>
 8012076:	3302      	adds	r3, #2
 8012078:	e7f4      	b.n	8012064 <_printf_float+0x16c>
 801207a:	2301      	movs	r3, #1
 801207c:	e7f2      	b.n	8012064 <_printf_float+0x16c>
 801207e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8012082:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012084:	4299      	cmp	r1, r3
 8012086:	db05      	blt.n	8012094 <_printf_float+0x19c>
 8012088:	6823      	ldr	r3, [r4, #0]
 801208a:	6121      	str	r1, [r4, #16]
 801208c:	07d8      	lsls	r0, r3, #31
 801208e:	d5ea      	bpl.n	8012066 <_printf_float+0x16e>
 8012090:	1c4b      	adds	r3, r1, #1
 8012092:	e7e7      	b.n	8012064 <_printf_float+0x16c>
 8012094:	2900      	cmp	r1, #0
 8012096:	bfd4      	ite	le
 8012098:	f1c1 0202 	rsble	r2, r1, #2
 801209c:	2201      	movgt	r2, #1
 801209e:	4413      	add	r3, r2
 80120a0:	e7e0      	b.n	8012064 <_printf_float+0x16c>
 80120a2:	6823      	ldr	r3, [r4, #0]
 80120a4:	055a      	lsls	r2, r3, #21
 80120a6:	d407      	bmi.n	80120b8 <_printf_float+0x1c0>
 80120a8:	6923      	ldr	r3, [r4, #16]
 80120aa:	4642      	mov	r2, r8
 80120ac:	4631      	mov	r1, r6
 80120ae:	4628      	mov	r0, r5
 80120b0:	47b8      	blx	r7
 80120b2:	3001      	adds	r0, #1
 80120b4:	d12a      	bne.n	801210c <_printf_float+0x214>
 80120b6:	e76b      	b.n	8011f90 <_printf_float+0x98>
 80120b8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80120bc:	f240 80e0 	bls.w	8012280 <_printf_float+0x388>
 80120c0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80120c4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80120c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120cc:	d133      	bne.n	8012136 <_printf_float+0x23e>
 80120ce:	4a38      	ldr	r2, [pc, #224]	@ (80121b0 <_printf_float+0x2b8>)
 80120d0:	2301      	movs	r3, #1
 80120d2:	4631      	mov	r1, r6
 80120d4:	4628      	mov	r0, r5
 80120d6:	47b8      	blx	r7
 80120d8:	3001      	adds	r0, #1
 80120da:	f43f af59 	beq.w	8011f90 <_printf_float+0x98>
 80120de:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80120e2:	4543      	cmp	r3, r8
 80120e4:	db02      	blt.n	80120ec <_printf_float+0x1f4>
 80120e6:	6823      	ldr	r3, [r4, #0]
 80120e8:	07d8      	lsls	r0, r3, #31
 80120ea:	d50f      	bpl.n	801210c <_printf_float+0x214>
 80120ec:	9b05      	ldr	r3, [sp, #20]
 80120ee:	465a      	mov	r2, fp
 80120f0:	4631      	mov	r1, r6
 80120f2:	4628      	mov	r0, r5
 80120f4:	47b8      	blx	r7
 80120f6:	3001      	adds	r0, #1
 80120f8:	f43f af4a 	beq.w	8011f90 <_printf_float+0x98>
 80120fc:	f04f 0900 	mov.w	r9, #0
 8012100:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8012104:	f104 0a1a 	add.w	sl, r4, #26
 8012108:	45c8      	cmp	r8, r9
 801210a:	dc09      	bgt.n	8012120 <_printf_float+0x228>
 801210c:	6823      	ldr	r3, [r4, #0]
 801210e:	079b      	lsls	r3, r3, #30
 8012110:	f100 8107 	bmi.w	8012322 <_printf_float+0x42a>
 8012114:	68e0      	ldr	r0, [r4, #12]
 8012116:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012118:	4298      	cmp	r0, r3
 801211a:	bfb8      	it	lt
 801211c:	4618      	movlt	r0, r3
 801211e:	e739      	b.n	8011f94 <_printf_float+0x9c>
 8012120:	2301      	movs	r3, #1
 8012122:	4652      	mov	r2, sl
 8012124:	4631      	mov	r1, r6
 8012126:	4628      	mov	r0, r5
 8012128:	47b8      	blx	r7
 801212a:	3001      	adds	r0, #1
 801212c:	f43f af30 	beq.w	8011f90 <_printf_float+0x98>
 8012130:	f109 0901 	add.w	r9, r9, #1
 8012134:	e7e8      	b.n	8012108 <_printf_float+0x210>
 8012136:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012138:	2b00      	cmp	r3, #0
 801213a:	dc3b      	bgt.n	80121b4 <_printf_float+0x2bc>
 801213c:	4a1c      	ldr	r2, [pc, #112]	@ (80121b0 <_printf_float+0x2b8>)
 801213e:	2301      	movs	r3, #1
 8012140:	4631      	mov	r1, r6
 8012142:	4628      	mov	r0, r5
 8012144:	47b8      	blx	r7
 8012146:	3001      	adds	r0, #1
 8012148:	f43f af22 	beq.w	8011f90 <_printf_float+0x98>
 801214c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8012150:	ea59 0303 	orrs.w	r3, r9, r3
 8012154:	d102      	bne.n	801215c <_printf_float+0x264>
 8012156:	6823      	ldr	r3, [r4, #0]
 8012158:	07d9      	lsls	r1, r3, #31
 801215a:	d5d7      	bpl.n	801210c <_printf_float+0x214>
 801215c:	9b05      	ldr	r3, [sp, #20]
 801215e:	465a      	mov	r2, fp
 8012160:	4631      	mov	r1, r6
 8012162:	4628      	mov	r0, r5
 8012164:	47b8      	blx	r7
 8012166:	3001      	adds	r0, #1
 8012168:	f43f af12 	beq.w	8011f90 <_printf_float+0x98>
 801216c:	f04f 0a00 	mov.w	sl, #0
 8012170:	f104 0b1a 	add.w	fp, r4, #26
 8012174:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012176:	425b      	negs	r3, r3
 8012178:	4553      	cmp	r3, sl
 801217a:	dc01      	bgt.n	8012180 <_printf_float+0x288>
 801217c:	464b      	mov	r3, r9
 801217e:	e794      	b.n	80120aa <_printf_float+0x1b2>
 8012180:	2301      	movs	r3, #1
 8012182:	465a      	mov	r2, fp
 8012184:	4631      	mov	r1, r6
 8012186:	4628      	mov	r0, r5
 8012188:	47b8      	blx	r7
 801218a:	3001      	adds	r0, #1
 801218c:	f43f af00 	beq.w	8011f90 <_printf_float+0x98>
 8012190:	f10a 0a01 	add.w	sl, sl, #1
 8012194:	e7ee      	b.n	8012174 <_printf_float+0x27c>
 8012196:	bf00      	nop
 8012198:	ffffffff 	.word	0xffffffff
 801219c:	7fefffff 	.word	0x7fefffff
 80121a0:	0801545a 	.word	0x0801545a
 80121a4:	0801545e 	.word	0x0801545e
 80121a8:	08015462 	.word	0x08015462
 80121ac:	08015466 	.word	0x08015466
 80121b0:	0801546a 	.word	0x0801546a
 80121b4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80121b6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80121ba:	4553      	cmp	r3, sl
 80121bc:	bfa8      	it	ge
 80121be:	4653      	movge	r3, sl
 80121c0:	2b00      	cmp	r3, #0
 80121c2:	4699      	mov	r9, r3
 80121c4:	dc37      	bgt.n	8012236 <_printf_float+0x33e>
 80121c6:	2300      	movs	r3, #0
 80121c8:	9307      	str	r3, [sp, #28]
 80121ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80121ce:	f104 021a 	add.w	r2, r4, #26
 80121d2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80121d4:	9907      	ldr	r1, [sp, #28]
 80121d6:	9306      	str	r3, [sp, #24]
 80121d8:	eba3 0309 	sub.w	r3, r3, r9
 80121dc:	428b      	cmp	r3, r1
 80121de:	dc31      	bgt.n	8012244 <_printf_float+0x34c>
 80121e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80121e2:	459a      	cmp	sl, r3
 80121e4:	dc3b      	bgt.n	801225e <_printf_float+0x366>
 80121e6:	6823      	ldr	r3, [r4, #0]
 80121e8:	07da      	lsls	r2, r3, #31
 80121ea:	d438      	bmi.n	801225e <_printf_float+0x366>
 80121ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80121ee:	ebaa 0903 	sub.w	r9, sl, r3
 80121f2:	9b06      	ldr	r3, [sp, #24]
 80121f4:	ebaa 0303 	sub.w	r3, sl, r3
 80121f8:	4599      	cmp	r9, r3
 80121fa:	bfa8      	it	ge
 80121fc:	4699      	movge	r9, r3
 80121fe:	f1b9 0f00 	cmp.w	r9, #0
 8012202:	dc34      	bgt.n	801226e <_printf_float+0x376>
 8012204:	f04f 0800 	mov.w	r8, #0
 8012208:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801220c:	f104 0b1a 	add.w	fp, r4, #26
 8012210:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012212:	ebaa 0303 	sub.w	r3, sl, r3
 8012216:	eba3 0309 	sub.w	r3, r3, r9
 801221a:	4543      	cmp	r3, r8
 801221c:	f77f af76 	ble.w	801210c <_printf_float+0x214>
 8012220:	2301      	movs	r3, #1
 8012222:	465a      	mov	r2, fp
 8012224:	4631      	mov	r1, r6
 8012226:	4628      	mov	r0, r5
 8012228:	47b8      	blx	r7
 801222a:	3001      	adds	r0, #1
 801222c:	f43f aeb0 	beq.w	8011f90 <_printf_float+0x98>
 8012230:	f108 0801 	add.w	r8, r8, #1
 8012234:	e7ec      	b.n	8012210 <_printf_float+0x318>
 8012236:	4642      	mov	r2, r8
 8012238:	4631      	mov	r1, r6
 801223a:	4628      	mov	r0, r5
 801223c:	47b8      	blx	r7
 801223e:	3001      	adds	r0, #1
 8012240:	d1c1      	bne.n	80121c6 <_printf_float+0x2ce>
 8012242:	e6a5      	b.n	8011f90 <_printf_float+0x98>
 8012244:	2301      	movs	r3, #1
 8012246:	4631      	mov	r1, r6
 8012248:	4628      	mov	r0, r5
 801224a:	9206      	str	r2, [sp, #24]
 801224c:	47b8      	blx	r7
 801224e:	3001      	adds	r0, #1
 8012250:	f43f ae9e 	beq.w	8011f90 <_printf_float+0x98>
 8012254:	9b07      	ldr	r3, [sp, #28]
 8012256:	9a06      	ldr	r2, [sp, #24]
 8012258:	3301      	adds	r3, #1
 801225a:	9307      	str	r3, [sp, #28]
 801225c:	e7b9      	b.n	80121d2 <_printf_float+0x2da>
 801225e:	9b05      	ldr	r3, [sp, #20]
 8012260:	465a      	mov	r2, fp
 8012262:	4631      	mov	r1, r6
 8012264:	4628      	mov	r0, r5
 8012266:	47b8      	blx	r7
 8012268:	3001      	adds	r0, #1
 801226a:	d1bf      	bne.n	80121ec <_printf_float+0x2f4>
 801226c:	e690      	b.n	8011f90 <_printf_float+0x98>
 801226e:	9a06      	ldr	r2, [sp, #24]
 8012270:	464b      	mov	r3, r9
 8012272:	4442      	add	r2, r8
 8012274:	4631      	mov	r1, r6
 8012276:	4628      	mov	r0, r5
 8012278:	47b8      	blx	r7
 801227a:	3001      	adds	r0, #1
 801227c:	d1c2      	bne.n	8012204 <_printf_float+0x30c>
 801227e:	e687      	b.n	8011f90 <_printf_float+0x98>
 8012280:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8012284:	f1b9 0f01 	cmp.w	r9, #1
 8012288:	dc01      	bgt.n	801228e <_printf_float+0x396>
 801228a:	07db      	lsls	r3, r3, #31
 801228c:	d536      	bpl.n	80122fc <_printf_float+0x404>
 801228e:	2301      	movs	r3, #1
 8012290:	4642      	mov	r2, r8
 8012292:	4631      	mov	r1, r6
 8012294:	4628      	mov	r0, r5
 8012296:	47b8      	blx	r7
 8012298:	3001      	adds	r0, #1
 801229a:	f43f ae79 	beq.w	8011f90 <_printf_float+0x98>
 801229e:	9b05      	ldr	r3, [sp, #20]
 80122a0:	465a      	mov	r2, fp
 80122a2:	4631      	mov	r1, r6
 80122a4:	4628      	mov	r0, r5
 80122a6:	47b8      	blx	r7
 80122a8:	3001      	adds	r0, #1
 80122aa:	f43f ae71 	beq.w	8011f90 <_printf_float+0x98>
 80122ae:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80122b2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80122b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80122ba:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 80122be:	d018      	beq.n	80122f2 <_printf_float+0x3fa>
 80122c0:	464b      	mov	r3, r9
 80122c2:	f108 0201 	add.w	r2, r8, #1
 80122c6:	4631      	mov	r1, r6
 80122c8:	4628      	mov	r0, r5
 80122ca:	47b8      	blx	r7
 80122cc:	3001      	adds	r0, #1
 80122ce:	d10c      	bne.n	80122ea <_printf_float+0x3f2>
 80122d0:	e65e      	b.n	8011f90 <_printf_float+0x98>
 80122d2:	2301      	movs	r3, #1
 80122d4:	465a      	mov	r2, fp
 80122d6:	4631      	mov	r1, r6
 80122d8:	4628      	mov	r0, r5
 80122da:	47b8      	blx	r7
 80122dc:	3001      	adds	r0, #1
 80122de:	f43f ae57 	beq.w	8011f90 <_printf_float+0x98>
 80122e2:	f108 0801 	add.w	r8, r8, #1
 80122e6:	45c8      	cmp	r8, r9
 80122e8:	dbf3      	blt.n	80122d2 <_printf_float+0x3da>
 80122ea:	4653      	mov	r3, sl
 80122ec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80122f0:	e6dc      	b.n	80120ac <_printf_float+0x1b4>
 80122f2:	f04f 0800 	mov.w	r8, #0
 80122f6:	f104 0b1a 	add.w	fp, r4, #26
 80122fa:	e7f4      	b.n	80122e6 <_printf_float+0x3ee>
 80122fc:	2301      	movs	r3, #1
 80122fe:	4642      	mov	r2, r8
 8012300:	e7e1      	b.n	80122c6 <_printf_float+0x3ce>
 8012302:	2301      	movs	r3, #1
 8012304:	464a      	mov	r2, r9
 8012306:	4631      	mov	r1, r6
 8012308:	4628      	mov	r0, r5
 801230a:	47b8      	blx	r7
 801230c:	3001      	adds	r0, #1
 801230e:	f43f ae3f 	beq.w	8011f90 <_printf_float+0x98>
 8012312:	f108 0801 	add.w	r8, r8, #1
 8012316:	68e3      	ldr	r3, [r4, #12]
 8012318:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801231a:	1a5b      	subs	r3, r3, r1
 801231c:	4543      	cmp	r3, r8
 801231e:	dcf0      	bgt.n	8012302 <_printf_float+0x40a>
 8012320:	e6f8      	b.n	8012114 <_printf_float+0x21c>
 8012322:	f04f 0800 	mov.w	r8, #0
 8012326:	f104 0919 	add.w	r9, r4, #25
 801232a:	e7f4      	b.n	8012316 <_printf_float+0x41e>

0801232c <_printf_common>:
 801232c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012330:	4616      	mov	r6, r2
 8012332:	4698      	mov	r8, r3
 8012334:	688a      	ldr	r2, [r1, #8]
 8012336:	690b      	ldr	r3, [r1, #16]
 8012338:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801233c:	4293      	cmp	r3, r2
 801233e:	bfb8      	it	lt
 8012340:	4613      	movlt	r3, r2
 8012342:	6033      	str	r3, [r6, #0]
 8012344:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012348:	4607      	mov	r7, r0
 801234a:	460c      	mov	r4, r1
 801234c:	b10a      	cbz	r2, 8012352 <_printf_common+0x26>
 801234e:	3301      	adds	r3, #1
 8012350:	6033      	str	r3, [r6, #0]
 8012352:	6823      	ldr	r3, [r4, #0]
 8012354:	0699      	lsls	r1, r3, #26
 8012356:	bf42      	ittt	mi
 8012358:	6833      	ldrmi	r3, [r6, #0]
 801235a:	3302      	addmi	r3, #2
 801235c:	6033      	strmi	r3, [r6, #0]
 801235e:	6825      	ldr	r5, [r4, #0]
 8012360:	f015 0506 	ands.w	r5, r5, #6
 8012364:	d106      	bne.n	8012374 <_printf_common+0x48>
 8012366:	f104 0a19 	add.w	sl, r4, #25
 801236a:	68e3      	ldr	r3, [r4, #12]
 801236c:	6832      	ldr	r2, [r6, #0]
 801236e:	1a9b      	subs	r3, r3, r2
 8012370:	42ab      	cmp	r3, r5
 8012372:	dc26      	bgt.n	80123c2 <_printf_common+0x96>
 8012374:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012378:	6822      	ldr	r2, [r4, #0]
 801237a:	3b00      	subs	r3, #0
 801237c:	bf18      	it	ne
 801237e:	2301      	movne	r3, #1
 8012380:	0692      	lsls	r2, r2, #26
 8012382:	d42b      	bmi.n	80123dc <_printf_common+0xb0>
 8012384:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012388:	4641      	mov	r1, r8
 801238a:	4638      	mov	r0, r7
 801238c:	47c8      	blx	r9
 801238e:	3001      	adds	r0, #1
 8012390:	d01e      	beq.n	80123d0 <_printf_common+0xa4>
 8012392:	6823      	ldr	r3, [r4, #0]
 8012394:	6922      	ldr	r2, [r4, #16]
 8012396:	f003 0306 	and.w	r3, r3, #6
 801239a:	2b04      	cmp	r3, #4
 801239c:	bf02      	ittt	eq
 801239e:	68e5      	ldreq	r5, [r4, #12]
 80123a0:	6833      	ldreq	r3, [r6, #0]
 80123a2:	1aed      	subeq	r5, r5, r3
 80123a4:	68a3      	ldr	r3, [r4, #8]
 80123a6:	bf0c      	ite	eq
 80123a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80123ac:	2500      	movne	r5, #0
 80123ae:	4293      	cmp	r3, r2
 80123b0:	bfc4      	itt	gt
 80123b2:	1a9b      	subgt	r3, r3, r2
 80123b4:	18ed      	addgt	r5, r5, r3
 80123b6:	2600      	movs	r6, #0
 80123b8:	341a      	adds	r4, #26
 80123ba:	42b5      	cmp	r5, r6
 80123bc:	d11a      	bne.n	80123f4 <_printf_common+0xc8>
 80123be:	2000      	movs	r0, #0
 80123c0:	e008      	b.n	80123d4 <_printf_common+0xa8>
 80123c2:	2301      	movs	r3, #1
 80123c4:	4652      	mov	r2, sl
 80123c6:	4641      	mov	r1, r8
 80123c8:	4638      	mov	r0, r7
 80123ca:	47c8      	blx	r9
 80123cc:	3001      	adds	r0, #1
 80123ce:	d103      	bne.n	80123d8 <_printf_common+0xac>
 80123d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80123d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80123d8:	3501      	adds	r5, #1
 80123da:	e7c6      	b.n	801236a <_printf_common+0x3e>
 80123dc:	18e1      	adds	r1, r4, r3
 80123de:	1c5a      	adds	r2, r3, #1
 80123e0:	2030      	movs	r0, #48	@ 0x30
 80123e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80123e6:	4422      	add	r2, r4
 80123e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80123ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80123f0:	3302      	adds	r3, #2
 80123f2:	e7c7      	b.n	8012384 <_printf_common+0x58>
 80123f4:	2301      	movs	r3, #1
 80123f6:	4622      	mov	r2, r4
 80123f8:	4641      	mov	r1, r8
 80123fa:	4638      	mov	r0, r7
 80123fc:	47c8      	blx	r9
 80123fe:	3001      	adds	r0, #1
 8012400:	d0e6      	beq.n	80123d0 <_printf_common+0xa4>
 8012402:	3601      	adds	r6, #1
 8012404:	e7d9      	b.n	80123ba <_printf_common+0x8e>
	...

08012408 <_printf_i>:
 8012408:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801240c:	7e0f      	ldrb	r7, [r1, #24]
 801240e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012410:	2f78      	cmp	r7, #120	@ 0x78
 8012412:	4691      	mov	r9, r2
 8012414:	4680      	mov	r8, r0
 8012416:	460c      	mov	r4, r1
 8012418:	469a      	mov	sl, r3
 801241a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801241e:	d807      	bhi.n	8012430 <_printf_i+0x28>
 8012420:	2f62      	cmp	r7, #98	@ 0x62
 8012422:	d80a      	bhi.n	801243a <_printf_i+0x32>
 8012424:	2f00      	cmp	r7, #0
 8012426:	f000 80d2 	beq.w	80125ce <_printf_i+0x1c6>
 801242a:	2f58      	cmp	r7, #88	@ 0x58
 801242c:	f000 80b9 	beq.w	80125a2 <_printf_i+0x19a>
 8012430:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012434:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012438:	e03a      	b.n	80124b0 <_printf_i+0xa8>
 801243a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801243e:	2b15      	cmp	r3, #21
 8012440:	d8f6      	bhi.n	8012430 <_printf_i+0x28>
 8012442:	a101      	add	r1, pc, #4	@ (adr r1, 8012448 <_printf_i+0x40>)
 8012444:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012448:	080124a1 	.word	0x080124a1
 801244c:	080124b5 	.word	0x080124b5
 8012450:	08012431 	.word	0x08012431
 8012454:	08012431 	.word	0x08012431
 8012458:	08012431 	.word	0x08012431
 801245c:	08012431 	.word	0x08012431
 8012460:	080124b5 	.word	0x080124b5
 8012464:	08012431 	.word	0x08012431
 8012468:	08012431 	.word	0x08012431
 801246c:	08012431 	.word	0x08012431
 8012470:	08012431 	.word	0x08012431
 8012474:	080125b5 	.word	0x080125b5
 8012478:	080124df 	.word	0x080124df
 801247c:	0801256f 	.word	0x0801256f
 8012480:	08012431 	.word	0x08012431
 8012484:	08012431 	.word	0x08012431
 8012488:	080125d7 	.word	0x080125d7
 801248c:	08012431 	.word	0x08012431
 8012490:	080124df 	.word	0x080124df
 8012494:	08012431 	.word	0x08012431
 8012498:	08012431 	.word	0x08012431
 801249c:	08012577 	.word	0x08012577
 80124a0:	6833      	ldr	r3, [r6, #0]
 80124a2:	1d1a      	adds	r2, r3, #4
 80124a4:	681b      	ldr	r3, [r3, #0]
 80124a6:	6032      	str	r2, [r6, #0]
 80124a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80124ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80124b0:	2301      	movs	r3, #1
 80124b2:	e09d      	b.n	80125f0 <_printf_i+0x1e8>
 80124b4:	6833      	ldr	r3, [r6, #0]
 80124b6:	6820      	ldr	r0, [r4, #0]
 80124b8:	1d19      	adds	r1, r3, #4
 80124ba:	6031      	str	r1, [r6, #0]
 80124bc:	0606      	lsls	r6, r0, #24
 80124be:	d501      	bpl.n	80124c4 <_printf_i+0xbc>
 80124c0:	681d      	ldr	r5, [r3, #0]
 80124c2:	e003      	b.n	80124cc <_printf_i+0xc4>
 80124c4:	0645      	lsls	r5, r0, #25
 80124c6:	d5fb      	bpl.n	80124c0 <_printf_i+0xb8>
 80124c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80124cc:	2d00      	cmp	r5, #0
 80124ce:	da03      	bge.n	80124d8 <_printf_i+0xd0>
 80124d0:	232d      	movs	r3, #45	@ 0x2d
 80124d2:	426d      	negs	r5, r5
 80124d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80124d8:	4859      	ldr	r0, [pc, #356]	@ (8012640 <_printf_i+0x238>)
 80124da:	230a      	movs	r3, #10
 80124dc:	e011      	b.n	8012502 <_printf_i+0xfa>
 80124de:	6821      	ldr	r1, [r4, #0]
 80124e0:	6833      	ldr	r3, [r6, #0]
 80124e2:	0608      	lsls	r0, r1, #24
 80124e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80124e8:	d402      	bmi.n	80124f0 <_printf_i+0xe8>
 80124ea:	0649      	lsls	r1, r1, #25
 80124ec:	bf48      	it	mi
 80124ee:	b2ad      	uxthmi	r5, r5
 80124f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80124f2:	4853      	ldr	r0, [pc, #332]	@ (8012640 <_printf_i+0x238>)
 80124f4:	6033      	str	r3, [r6, #0]
 80124f6:	bf14      	ite	ne
 80124f8:	230a      	movne	r3, #10
 80124fa:	2308      	moveq	r3, #8
 80124fc:	2100      	movs	r1, #0
 80124fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012502:	6866      	ldr	r6, [r4, #4]
 8012504:	60a6      	str	r6, [r4, #8]
 8012506:	2e00      	cmp	r6, #0
 8012508:	bfa2      	ittt	ge
 801250a:	6821      	ldrge	r1, [r4, #0]
 801250c:	f021 0104 	bicge.w	r1, r1, #4
 8012510:	6021      	strge	r1, [r4, #0]
 8012512:	b90d      	cbnz	r5, 8012518 <_printf_i+0x110>
 8012514:	2e00      	cmp	r6, #0
 8012516:	d04b      	beq.n	80125b0 <_printf_i+0x1a8>
 8012518:	4616      	mov	r6, r2
 801251a:	fbb5 f1f3 	udiv	r1, r5, r3
 801251e:	fb03 5711 	mls	r7, r3, r1, r5
 8012522:	5dc7      	ldrb	r7, [r0, r7]
 8012524:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012528:	462f      	mov	r7, r5
 801252a:	42bb      	cmp	r3, r7
 801252c:	460d      	mov	r5, r1
 801252e:	d9f4      	bls.n	801251a <_printf_i+0x112>
 8012530:	2b08      	cmp	r3, #8
 8012532:	d10b      	bne.n	801254c <_printf_i+0x144>
 8012534:	6823      	ldr	r3, [r4, #0]
 8012536:	07df      	lsls	r7, r3, #31
 8012538:	d508      	bpl.n	801254c <_printf_i+0x144>
 801253a:	6923      	ldr	r3, [r4, #16]
 801253c:	6861      	ldr	r1, [r4, #4]
 801253e:	4299      	cmp	r1, r3
 8012540:	bfde      	ittt	le
 8012542:	2330      	movle	r3, #48	@ 0x30
 8012544:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012548:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801254c:	1b92      	subs	r2, r2, r6
 801254e:	6122      	str	r2, [r4, #16]
 8012550:	f8cd a000 	str.w	sl, [sp]
 8012554:	464b      	mov	r3, r9
 8012556:	aa03      	add	r2, sp, #12
 8012558:	4621      	mov	r1, r4
 801255a:	4640      	mov	r0, r8
 801255c:	f7ff fee6 	bl	801232c <_printf_common>
 8012560:	3001      	adds	r0, #1
 8012562:	d14a      	bne.n	80125fa <_printf_i+0x1f2>
 8012564:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8012568:	b004      	add	sp, #16
 801256a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801256e:	6823      	ldr	r3, [r4, #0]
 8012570:	f043 0320 	orr.w	r3, r3, #32
 8012574:	6023      	str	r3, [r4, #0]
 8012576:	4833      	ldr	r0, [pc, #204]	@ (8012644 <_printf_i+0x23c>)
 8012578:	2778      	movs	r7, #120	@ 0x78
 801257a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801257e:	6823      	ldr	r3, [r4, #0]
 8012580:	6831      	ldr	r1, [r6, #0]
 8012582:	061f      	lsls	r7, r3, #24
 8012584:	f851 5b04 	ldr.w	r5, [r1], #4
 8012588:	d402      	bmi.n	8012590 <_printf_i+0x188>
 801258a:	065f      	lsls	r7, r3, #25
 801258c:	bf48      	it	mi
 801258e:	b2ad      	uxthmi	r5, r5
 8012590:	6031      	str	r1, [r6, #0]
 8012592:	07d9      	lsls	r1, r3, #31
 8012594:	bf44      	itt	mi
 8012596:	f043 0320 	orrmi.w	r3, r3, #32
 801259a:	6023      	strmi	r3, [r4, #0]
 801259c:	b11d      	cbz	r5, 80125a6 <_printf_i+0x19e>
 801259e:	2310      	movs	r3, #16
 80125a0:	e7ac      	b.n	80124fc <_printf_i+0xf4>
 80125a2:	4827      	ldr	r0, [pc, #156]	@ (8012640 <_printf_i+0x238>)
 80125a4:	e7e9      	b.n	801257a <_printf_i+0x172>
 80125a6:	6823      	ldr	r3, [r4, #0]
 80125a8:	f023 0320 	bic.w	r3, r3, #32
 80125ac:	6023      	str	r3, [r4, #0]
 80125ae:	e7f6      	b.n	801259e <_printf_i+0x196>
 80125b0:	4616      	mov	r6, r2
 80125b2:	e7bd      	b.n	8012530 <_printf_i+0x128>
 80125b4:	6833      	ldr	r3, [r6, #0]
 80125b6:	6825      	ldr	r5, [r4, #0]
 80125b8:	6961      	ldr	r1, [r4, #20]
 80125ba:	1d18      	adds	r0, r3, #4
 80125bc:	6030      	str	r0, [r6, #0]
 80125be:	062e      	lsls	r6, r5, #24
 80125c0:	681b      	ldr	r3, [r3, #0]
 80125c2:	d501      	bpl.n	80125c8 <_printf_i+0x1c0>
 80125c4:	6019      	str	r1, [r3, #0]
 80125c6:	e002      	b.n	80125ce <_printf_i+0x1c6>
 80125c8:	0668      	lsls	r0, r5, #25
 80125ca:	d5fb      	bpl.n	80125c4 <_printf_i+0x1bc>
 80125cc:	8019      	strh	r1, [r3, #0]
 80125ce:	2300      	movs	r3, #0
 80125d0:	6123      	str	r3, [r4, #16]
 80125d2:	4616      	mov	r6, r2
 80125d4:	e7bc      	b.n	8012550 <_printf_i+0x148>
 80125d6:	6833      	ldr	r3, [r6, #0]
 80125d8:	1d1a      	adds	r2, r3, #4
 80125da:	6032      	str	r2, [r6, #0]
 80125dc:	681e      	ldr	r6, [r3, #0]
 80125de:	6862      	ldr	r2, [r4, #4]
 80125e0:	2100      	movs	r1, #0
 80125e2:	4630      	mov	r0, r6
 80125e4:	f7ed fea4 	bl	8000330 <memchr>
 80125e8:	b108      	cbz	r0, 80125ee <_printf_i+0x1e6>
 80125ea:	1b80      	subs	r0, r0, r6
 80125ec:	6060      	str	r0, [r4, #4]
 80125ee:	6863      	ldr	r3, [r4, #4]
 80125f0:	6123      	str	r3, [r4, #16]
 80125f2:	2300      	movs	r3, #0
 80125f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80125f8:	e7aa      	b.n	8012550 <_printf_i+0x148>
 80125fa:	6923      	ldr	r3, [r4, #16]
 80125fc:	4632      	mov	r2, r6
 80125fe:	4649      	mov	r1, r9
 8012600:	4640      	mov	r0, r8
 8012602:	47d0      	blx	sl
 8012604:	3001      	adds	r0, #1
 8012606:	d0ad      	beq.n	8012564 <_printf_i+0x15c>
 8012608:	6823      	ldr	r3, [r4, #0]
 801260a:	079b      	lsls	r3, r3, #30
 801260c:	d413      	bmi.n	8012636 <_printf_i+0x22e>
 801260e:	68e0      	ldr	r0, [r4, #12]
 8012610:	9b03      	ldr	r3, [sp, #12]
 8012612:	4298      	cmp	r0, r3
 8012614:	bfb8      	it	lt
 8012616:	4618      	movlt	r0, r3
 8012618:	e7a6      	b.n	8012568 <_printf_i+0x160>
 801261a:	2301      	movs	r3, #1
 801261c:	4632      	mov	r2, r6
 801261e:	4649      	mov	r1, r9
 8012620:	4640      	mov	r0, r8
 8012622:	47d0      	blx	sl
 8012624:	3001      	adds	r0, #1
 8012626:	d09d      	beq.n	8012564 <_printf_i+0x15c>
 8012628:	3501      	adds	r5, #1
 801262a:	68e3      	ldr	r3, [r4, #12]
 801262c:	9903      	ldr	r1, [sp, #12]
 801262e:	1a5b      	subs	r3, r3, r1
 8012630:	42ab      	cmp	r3, r5
 8012632:	dcf2      	bgt.n	801261a <_printf_i+0x212>
 8012634:	e7eb      	b.n	801260e <_printf_i+0x206>
 8012636:	2500      	movs	r5, #0
 8012638:	f104 0619 	add.w	r6, r4, #25
 801263c:	e7f5      	b.n	801262a <_printf_i+0x222>
 801263e:	bf00      	nop
 8012640:	0801546c 	.word	0x0801546c
 8012644:	0801547d 	.word	0x0801547d

08012648 <std>:
 8012648:	2300      	movs	r3, #0
 801264a:	b510      	push	{r4, lr}
 801264c:	4604      	mov	r4, r0
 801264e:	e9c0 3300 	strd	r3, r3, [r0]
 8012652:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012656:	6083      	str	r3, [r0, #8]
 8012658:	8181      	strh	r1, [r0, #12]
 801265a:	6643      	str	r3, [r0, #100]	@ 0x64
 801265c:	81c2      	strh	r2, [r0, #14]
 801265e:	6183      	str	r3, [r0, #24]
 8012660:	4619      	mov	r1, r3
 8012662:	2208      	movs	r2, #8
 8012664:	305c      	adds	r0, #92	@ 0x5c
 8012666:	f000 f914 	bl	8012892 <memset>
 801266a:	4b0d      	ldr	r3, [pc, #52]	@ (80126a0 <std+0x58>)
 801266c:	6263      	str	r3, [r4, #36]	@ 0x24
 801266e:	4b0d      	ldr	r3, [pc, #52]	@ (80126a4 <std+0x5c>)
 8012670:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012672:	4b0d      	ldr	r3, [pc, #52]	@ (80126a8 <std+0x60>)
 8012674:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012676:	4b0d      	ldr	r3, [pc, #52]	@ (80126ac <std+0x64>)
 8012678:	6323      	str	r3, [r4, #48]	@ 0x30
 801267a:	4b0d      	ldr	r3, [pc, #52]	@ (80126b0 <std+0x68>)
 801267c:	6224      	str	r4, [r4, #32]
 801267e:	429c      	cmp	r4, r3
 8012680:	d006      	beq.n	8012690 <std+0x48>
 8012682:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012686:	4294      	cmp	r4, r2
 8012688:	d002      	beq.n	8012690 <std+0x48>
 801268a:	33d0      	adds	r3, #208	@ 0xd0
 801268c:	429c      	cmp	r4, r3
 801268e:	d105      	bne.n	801269c <std+0x54>
 8012690:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012694:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012698:	f000 b986 	b.w	80129a8 <__retarget_lock_init_recursive>
 801269c:	bd10      	pop	{r4, pc}
 801269e:	bf00      	nop
 80126a0:	0801280d 	.word	0x0801280d
 80126a4:	0801282f 	.word	0x0801282f
 80126a8:	08012867 	.word	0x08012867
 80126ac:	0801288b 	.word	0x0801288b
 80126b0:	240010c4 	.word	0x240010c4

080126b4 <stdio_exit_handler>:
 80126b4:	4a02      	ldr	r2, [pc, #8]	@ (80126c0 <stdio_exit_handler+0xc>)
 80126b6:	4903      	ldr	r1, [pc, #12]	@ (80126c4 <stdio_exit_handler+0x10>)
 80126b8:	4803      	ldr	r0, [pc, #12]	@ (80126c8 <stdio_exit_handler+0x14>)
 80126ba:	f000 b869 	b.w	8012790 <_fwalk_sglue>
 80126be:	bf00      	nop
 80126c0:	24000048 	.word	0x24000048
 80126c4:	08014239 	.word	0x08014239
 80126c8:	24000058 	.word	0x24000058

080126cc <cleanup_stdio>:
 80126cc:	6841      	ldr	r1, [r0, #4]
 80126ce:	4b0c      	ldr	r3, [pc, #48]	@ (8012700 <cleanup_stdio+0x34>)
 80126d0:	4299      	cmp	r1, r3
 80126d2:	b510      	push	{r4, lr}
 80126d4:	4604      	mov	r4, r0
 80126d6:	d001      	beq.n	80126dc <cleanup_stdio+0x10>
 80126d8:	f001 fdae 	bl	8014238 <_fflush_r>
 80126dc:	68a1      	ldr	r1, [r4, #8]
 80126de:	4b09      	ldr	r3, [pc, #36]	@ (8012704 <cleanup_stdio+0x38>)
 80126e0:	4299      	cmp	r1, r3
 80126e2:	d002      	beq.n	80126ea <cleanup_stdio+0x1e>
 80126e4:	4620      	mov	r0, r4
 80126e6:	f001 fda7 	bl	8014238 <_fflush_r>
 80126ea:	68e1      	ldr	r1, [r4, #12]
 80126ec:	4b06      	ldr	r3, [pc, #24]	@ (8012708 <cleanup_stdio+0x3c>)
 80126ee:	4299      	cmp	r1, r3
 80126f0:	d004      	beq.n	80126fc <cleanup_stdio+0x30>
 80126f2:	4620      	mov	r0, r4
 80126f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80126f8:	f001 bd9e 	b.w	8014238 <_fflush_r>
 80126fc:	bd10      	pop	{r4, pc}
 80126fe:	bf00      	nop
 8012700:	240010c4 	.word	0x240010c4
 8012704:	2400112c 	.word	0x2400112c
 8012708:	24001194 	.word	0x24001194

0801270c <global_stdio_init.part.0>:
 801270c:	b510      	push	{r4, lr}
 801270e:	4b0b      	ldr	r3, [pc, #44]	@ (801273c <global_stdio_init.part.0+0x30>)
 8012710:	4c0b      	ldr	r4, [pc, #44]	@ (8012740 <global_stdio_init.part.0+0x34>)
 8012712:	4a0c      	ldr	r2, [pc, #48]	@ (8012744 <global_stdio_init.part.0+0x38>)
 8012714:	601a      	str	r2, [r3, #0]
 8012716:	4620      	mov	r0, r4
 8012718:	2200      	movs	r2, #0
 801271a:	2104      	movs	r1, #4
 801271c:	f7ff ff94 	bl	8012648 <std>
 8012720:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012724:	2201      	movs	r2, #1
 8012726:	2109      	movs	r1, #9
 8012728:	f7ff ff8e 	bl	8012648 <std>
 801272c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012730:	2202      	movs	r2, #2
 8012732:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012736:	2112      	movs	r1, #18
 8012738:	f7ff bf86 	b.w	8012648 <std>
 801273c:	240011fc 	.word	0x240011fc
 8012740:	240010c4 	.word	0x240010c4
 8012744:	080126b5 	.word	0x080126b5

08012748 <__sfp_lock_acquire>:
 8012748:	4801      	ldr	r0, [pc, #4]	@ (8012750 <__sfp_lock_acquire+0x8>)
 801274a:	f000 b92e 	b.w	80129aa <__retarget_lock_acquire_recursive>
 801274e:	bf00      	nop
 8012750:	24001205 	.word	0x24001205

08012754 <__sfp_lock_release>:
 8012754:	4801      	ldr	r0, [pc, #4]	@ (801275c <__sfp_lock_release+0x8>)
 8012756:	f000 b929 	b.w	80129ac <__retarget_lock_release_recursive>
 801275a:	bf00      	nop
 801275c:	24001205 	.word	0x24001205

08012760 <__sinit>:
 8012760:	b510      	push	{r4, lr}
 8012762:	4604      	mov	r4, r0
 8012764:	f7ff fff0 	bl	8012748 <__sfp_lock_acquire>
 8012768:	6a23      	ldr	r3, [r4, #32]
 801276a:	b11b      	cbz	r3, 8012774 <__sinit+0x14>
 801276c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012770:	f7ff bff0 	b.w	8012754 <__sfp_lock_release>
 8012774:	4b04      	ldr	r3, [pc, #16]	@ (8012788 <__sinit+0x28>)
 8012776:	6223      	str	r3, [r4, #32]
 8012778:	4b04      	ldr	r3, [pc, #16]	@ (801278c <__sinit+0x2c>)
 801277a:	681b      	ldr	r3, [r3, #0]
 801277c:	2b00      	cmp	r3, #0
 801277e:	d1f5      	bne.n	801276c <__sinit+0xc>
 8012780:	f7ff ffc4 	bl	801270c <global_stdio_init.part.0>
 8012784:	e7f2      	b.n	801276c <__sinit+0xc>
 8012786:	bf00      	nop
 8012788:	080126cd 	.word	0x080126cd
 801278c:	240011fc 	.word	0x240011fc

08012790 <_fwalk_sglue>:
 8012790:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012794:	4607      	mov	r7, r0
 8012796:	4688      	mov	r8, r1
 8012798:	4614      	mov	r4, r2
 801279a:	2600      	movs	r6, #0
 801279c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80127a0:	f1b9 0901 	subs.w	r9, r9, #1
 80127a4:	d505      	bpl.n	80127b2 <_fwalk_sglue+0x22>
 80127a6:	6824      	ldr	r4, [r4, #0]
 80127a8:	2c00      	cmp	r4, #0
 80127aa:	d1f7      	bne.n	801279c <_fwalk_sglue+0xc>
 80127ac:	4630      	mov	r0, r6
 80127ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80127b2:	89ab      	ldrh	r3, [r5, #12]
 80127b4:	2b01      	cmp	r3, #1
 80127b6:	d907      	bls.n	80127c8 <_fwalk_sglue+0x38>
 80127b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80127bc:	3301      	adds	r3, #1
 80127be:	d003      	beq.n	80127c8 <_fwalk_sglue+0x38>
 80127c0:	4629      	mov	r1, r5
 80127c2:	4638      	mov	r0, r7
 80127c4:	47c0      	blx	r8
 80127c6:	4306      	orrs	r6, r0
 80127c8:	3568      	adds	r5, #104	@ 0x68
 80127ca:	e7e9      	b.n	80127a0 <_fwalk_sglue+0x10>

080127cc <siprintf>:
 80127cc:	b40e      	push	{r1, r2, r3}
 80127ce:	b500      	push	{lr}
 80127d0:	b09c      	sub	sp, #112	@ 0x70
 80127d2:	ab1d      	add	r3, sp, #116	@ 0x74
 80127d4:	9002      	str	r0, [sp, #8]
 80127d6:	9006      	str	r0, [sp, #24]
 80127d8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80127dc:	4809      	ldr	r0, [pc, #36]	@ (8012804 <siprintf+0x38>)
 80127de:	9107      	str	r1, [sp, #28]
 80127e0:	9104      	str	r1, [sp, #16]
 80127e2:	4909      	ldr	r1, [pc, #36]	@ (8012808 <siprintf+0x3c>)
 80127e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80127e8:	9105      	str	r1, [sp, #20]
 80127ea:	6800      	ldr	r0, [r0, #0]
 80127ec:	9301      	str	r3, [sp, #4]
 80127ee:	a902      	add	r1, sp, #8
 80127f0:	f001 fba2 	bl	8013f38 <_svfiprintf_r>
 80127f4:	9b02      	ldr	r3, [sp, #8]
 80127f6:	2200      	movs	r2, #0
 80127f8:	701a      	strb	r2, [r3, #0]
 80127fa:	b01c      	add	sp, #112	@ 0x70
 80127fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8012800:	b003      	add	sp, #12
 8012802:	4770      	bx	lr
 8012804:	24000054 	.word	0x24000054
 8012808:	ffff0208 	.word	0xffff0208

0801280c <__sread>:
 801280c:	b510      	push	{r4, lr}
 801280e:	460c      	mov	r4, r1
 8012810:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012814:	f000 f87a 	bl	801290c <_read_r>
 8012818:	2800      	cmp	r0, #0
 801281a:	bfab      	itete	ge
 801281c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801281e:	89a3      	ldrhlt	r3, [r4, #12]
 8012820:	181b      	addge	r3, r3, r0
 8012822:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012826:	bfac      	ite	ge
 8012828:	6563      	strge	r3, [r4, #84]	@ 0x54
 801282a:	81a3      	strhlt	r3, [r4, #12]
 801282c:	bd10      	pop	{r4, pc}

0801282e <__swrite>:
 801282e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012832:	461f      	mov	r7, r3
 8012834:	898b      	ldrh	r3, [r1, #12]
 8012836:	05db      	lsls	r3, r3, #23
 8012838:	4605      	mov	r5, r0
 801283a:	460c      	mov	r4, r1
 801283c:	4616      	mov	r6, r2
 801283e:	d505      	bpl.n	801284c <__swrite+0x1e>
 8012840:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012844:	2302      	movs	r3, #2
 8012846:	2200      	movs	r2, #0
 8012848:	f000 f84e 	bl	80128e8 <_lseek_r>
 801284c:	89a3      	ldrh	r3, [r4, #12]
 801284e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012852:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012856:	81a3      	strh	r3, [r4, #12]
 8012858:	4632      	mov	r2, r6
 801285a:	463b      	mov	r3, r7
 801285c:	4628      	mov	r0, r5
 801285e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012862:	f000 b865 	b.w	8012930 <_write_r>

08012866 <__sseek>:
 8012866:	b510      	push	{r4, lr}
 8012868:	460c      	mov	r4, r1
 801286a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801286e:	f000 f83b 	bl	80128e8 <_lseek_r>
 8012872:	1c43      	adds	r3, r0, #1
 8012874:	89a3      	ldrh	r3, [r4, #12]
 8012876:	bf15      	itete	ne
 8012878:	6560      	strne	r0, [r4, #84]	@ 0x54
 801287a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801287e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012882:	81a3      	strheq	r3, [r4, #12]
 8012884:	bf18      	it	ne
 8012886:	81a3      	strhne	r3, [r4, #12]
 8012888:	bd10      	pop	{r4, pc}

0801288a <__sclose>:
 801288a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801288e:	f000 b81b 	b.w	80128c8 <_close_r>

08012892 <memset>:
 8012892:	4402      	add	r2, r0
 8012894:	4603      	mov	r3, r0
 8012896:	4293      	cmp	r3, r2
 8012898:	d100      	bne.n	801289c <memset+0xa>
 801289a:	4770      	bx	lr
 801289c:	f803 1b01 	strb.w	r1, [r3], #1
 80128a0:	e7f9      	b.n	8012896 <memset+0x4>

080128a2 <strcat>:
 80128a2:	b510      	push	{r4, lr}
 80128a4:	4602      	mov	r2, r0
 80128a6:	7814      	ldrb	r4, [r2, #0]
 80128a8:	4613      	mov	r3, r2
 80128aa:	3201      	adds	r2, #1
 80128ac:	2c00      	cmp	r4, #0
 80128ae:	d1fa      	bne.n	80128a6 <strcat+0x4>
 80128b0:	3b01      	subs	r3, #1
 80128b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80128b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80128ba:	2a00      	cmp	r2, #0
 80128bc:	d1f9      	bne.n	80128b2 <strcat+0x10>
 80128be:	bd10      	pop	{r4, pc}

080128c0 <_localeconv_r>:
 80128c0:	4800      	ldr	r0, [pc, #0]	@ (80128c4 <_localeconv_r+0x4>)
 80128c2:	4770      	bx	lr
 80128c4:	24000194 	.word	0x24000194

080128c8 <_close_r>:
 80128c8:	b538      	push	{r3, r4, r5, lr}
 80128ca:	4d06      	ldr	r5, [pc, #24]	@ (80128e4 <_close_r+0x1c>)
 80128cc:	2300      	movs	r3, #0
 80128ce:	4604      	mov	r4, r0
 80128d0:	4608      	mov	r0, r1
 80128d2:	602b      	str	r3, [r5, #0]
 80128d4:	f7f2 f8f8 	bl	8004ac8 <_close>
 80128d8:	1c43      	adds	r3, r0, #1
 80128da:	d102      	bne.n	80128e2 <_close_r+0x1a>
 80128dc:	682b      	ldr	r3, [r5, #0]
 80128de:	b103      	cbz	r3, 80128e2 <_close_r+0x1a>
 80128e0:	6023      	str	r3, [r4, #0]
 80128e2:	bd38      	pop	{r3, r4, r5, pc}
 80128e4:	24001200 	.word	0x24001200

080128e8 <_lseek_r>:
 80128e8:	b538      	push	{r3, r4, r5, lr}
 80128ea:	4d07      	ldr	r5, [pc, #28]	@ (8012908 <_lseek_r+0x20>)
 80128ec:	4604      	mov	r4, r0
 80128ee:	4608      	mov	r0, r1
 80128f0:	4611      	mov	r1, r2
 80128f2:	2200      	movs	r2, #0
 80128f4:	602a      	str	r2, [r5, #0]
 80128f6:	461a      	mov	r2, r3
 80128f8:	f7f2 f90d 	bl	8004b16 <_lseek>
 80128fc:	1c43      	adds	r3, r0, #1
 80128fe:	d102      	bne.n	8012906 <_lseek_r+0x1e>
 8012900:	682b      	ldr	r3, [r5, #0]
 8012902:	b103      	cbz	r3, 8012906 <_lseek_r+0x1e>
 8012904:	6023      	str	r3, [r4, #0]
 8012906:	bd38      	pop	{r3, r4, r5, pc}
 8012908:	24001200 	.word	0x24001200

0801290c <_read_r>:
 801290c:	b538      	push	{r3, r4, r5, lr}
 801290e:	4d07      	ldr	r5, [pc, #28]	@ (801292c <_read_r+0x20>)
 8012910:	4604      	mov	r4, r0
 8012912:	4608      	mov	r0, r1
 8012914:	4611      	mov	r1, r2
 8012916:	2200      	movs	r2, #0
 8012918:	602a      	str	r2, [r5, #0]
 801291a:	461a      	mov	r2, r3
 801291c:	f7f2 f89b 	bl	8004a56 <_read>
 8012920:	1c43      	adds	r3, r0, #1
 8012922:	d102      	bne.n	801292a <_read_r+0x1e>
 8012924:	682b      	ldr	r3, [r5, #0]
 8012926:	b103      	cbz	r3, 801292a <_read_r+0x1e>
 8012928:	6023      	str	r3, [r4, #0]
 801292a:	bd38      	pop	{r3, r4, r5, pc}
 801292c:	24001200 	.word	0x24001200

08012930 <_write_r>:
 8012930:	b538      	push	{r3, r4, r5, lr}
 8012932:	4d07      	ldr	r5, [pc, #28]	@ (8012950 <_write_r+0x20>)
 8012934:	4604      	mov	r4, r0
 8012936:	4608      	mov	r0, r1
 8012938:	4611      	mov	r1, r2
 801293a:	2200      	movs	r2, #0
 801293c:	602a      	str	r2, [r5, #0]
 801293e:	461a      	mov	r2, r3
 8012940:	f7f2 f8a6 	bl	8004a90 <_write>
 8012944:	1c43      	adds	r3, r0, #1
 8012946:	d102      	bne.n	801294e <_write_r+0x1e>
 8012948:	682b      	ldr	r3, [r5, #0]
 801294a:	b103      	cbz	r3, 801294e <_write_r+0x1e>
 801294c:	6023      	str	r3, [r4, #0]
 801294e:	bd38      	pop	{r3, r4, r5, pc}
 8012950:	24001200 	.word	0x24001200

08012954 <__errno>:
 8012954:	4b01      	ldr	r3, [pc, #4]	@ (801295c <__errno+0x8>)
 8012956:	6818      	ldr	r0, [r3, #0]
 8012958:	4770      	bx	lr
 801295a:	bf00      	nop
 801295c:	24000054 	.word	0x24000054

08012960 <__libc_init_array>:
 8012960:	b570      	push	{r4, r5, r6, lr}
 8012962:	4d0d      	ldr	r5, [pc, #52]	@ (8012998 <__libc_init_array+0x38>)
 8012964:	4c0d      	ldr	r4, [pc, #52]	@ (801299c <__libc_init_array+0x3c>)
 8012966:	1b64      	subs	r4, r4, r5
 8012968:	10a4      	asrs	r4, r4, #2
 801296a:	2600      	movs	r6, #0
 801296c:	42a6      	cmp	r6, r4
 801296e:	d109      	bne.n	8012984 <__libc_init_array+0x24>
 8012970:	4d0b      	ldr	r5, [pc, #44]	@ (80129a0 <__libc_init_array+0x40>)
 8012972:	4c0c      	ldr	r4, [pc, #48]	@ (80129a4 <__libc_init_array+0x44>)
 8012974:	f001 fffe 	bl	8014974 <_init>
 8012978:	1b64      	subs	r4, r4, r5
 801297a:	10a4      	asrs	r4, r4, #2
 801297c:	2600      	movs	r6, #0
 801297e:	42a6      	cmp	r6, r4
 8012980:	d105      	bne.n	801298e <__libc_init_array+0x2e>
 8012982:	bd70      	pop	{r4, r5, r6, pc}
 8012984:	f855 3b04 	ldr.w	r3, [r5], #4
 8012988:	4798      	blx	r3
 801298a:	3601      	adds	r6, #1
 801298c:	e7ee      	b.n	801296c <__libc_init_array+0xc>
 801298e:	f855 3b04 	ldr.w	r3, [r5], #4
 8012992:	4798      	blx	r3
 8012994:	3601      	adds	r6, #1
 8012996:	e7f2      	b.n	801297e <__libc_init_array+0x1e>
 8012998:	080156d0 	.word	0x080156d0
 801299c:	080156d0 	.word	0x080156d0
 80129a0:	080156d0 	.word	0x080156d0
 80129a4:	080156d4 	.word	0x080156d4

080129a8 <__retarget_lock_init_recursive>:
 80129a8:	4770      	bx	lr

080129aa <__retarget_lock_acquire_recursive>:
 80129aa:	4770      	bx	lr

080129ac <__retarget_lock_release_recursive>:
 80129ac:	4770      	bx	lr

080129ae <strcpy>:
 80129ae:	4603      	mov	r3, r0
 80129b0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80129b4:	f803 2b01 	strb.w	r2, [r3], #1
 80129b8:	2a00      	cmp	r2, #0
 80129ba:	d1f9      	bne.n	80129b0 <strcpy+0x2>
 80129bc:	4770      	bx	lr

080129be <quorem>:
 80129be:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80129c2:	6903      	ldr	r3, [r0, #16]
 80129c4:	690c      	ldr	r4, [r1, #16]
 80129c6:	42a3      	cmp	r3, r4
 80129c8:	4607      	mov	r7, r0
 80129ca:	db7e      	blt.n	8012aca <quorem+0x10c>
 80129cc:	3c01      	subs	r4, #1
 80129ce:	f101 0814 	add.w	r8, r1, #20
 80129d2:	00a3      	lsls	r3, r4, #2
 80129d4:	f100 0514 	add.w	r5, r0, #20
 80129d8:	9300      	str	r3, [sp, #0]
 80129da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80129de:	9301      	str	r3, [sp, #4]
 80129e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80129e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80129e8:	3301      	adds	r3, #1
 80129ea:	429a      	cmp	r2, r3
 80129ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80129f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80129f4:	d32e      	bcc.n	8012a54 <quorem+0x96>
 80129f6:	f04f 0a00 	mov.w	sl, #0
 80129fa:	46c4      	mov	ip, r8
 80129fc:	46ae      	mov	lr, r5
 80129fe:	46d3      	mov	fp, sl
 8012a00:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012a04:	b298      	uxth	r0, r3
 8012a06:	fb06 a000 	mla	r0, r6, r0, sl
 8012a0a:	0c02      	lsrs	r2, r0, #16
 8012a0c:	0c1b      	lsrs	r3, r3, #16
 8012a0e:	fb06 2303 	mla	r3, r6, r3, r2
 8012a12:	f8de 2000 	ldr.w	r2, [lr]
 8012a16:	b280      	uxth	r0, r0
 8012a18:	b292      	uxth	r2, r2
 8012a1a:	1a12      	subs	r2, r2, r0
 8012a1c:	445a      	add	r2, fp
 8012a1e:	f8de 0000 	ldr.w	r0, [lr]
 8012a22:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012a26:	b29b      	uxth	r3, r3
 8012a28:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012a2c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012a30:	b292      	uxth	r2, r2
 8012a32:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012a36:	45e1      	cmp	r9, ip
 8012a38:	f84e 2b04 	str.w	r2, [lr], #4
 8012a3c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012a40:	d2de      	bcs.n	8012a00 <quorem+0x42>
 8012a42:	9b00      	ldr	r3, [sp, #0]
 8012a44:	58eb      	ldr	r3, [r5, r3]
 8012a46:	b92b      	cbnz	r3, 8012a54 <quorem+0x96>
 8012a48:	9b01      	ldr	r3, [sp, #4]
 8012a4a:	3b04      	subs	r3, #4
 8012a4c:	429d      	cmp	r5, r3
 8012a4e:	461a      	mov	r2, r3
 8012a50:	d32f      	bcc.n	8012ab2 <quorem+0xf4>
 8012a52:	613c      	str	r4, [r7, #16]
 8012a54:	4638      	mov	r0, r7
 8012a56:	f001 f90b 	bl	8013c70 <__mcmp>
 8012a5a:	2800      	cmp	r0, #0
 8012a5c:	db25      	blt.n	8012aaa <quorem+0xec>
 8012a5e:	4629      	mov	r1, r5
 8012a60:	2000      	movs	r0, #0
 8012a62:	f858 2b04 	ldr.w	r2, [r8], #4
 8012a66:	f8d1 c000 	ldr.w	ip, [r1]
 8012a6a:	fa1f fe82 	uxth.w	lr, r2
 8012a6e:	fa1f f38c 	uxth.w	r3, ip
 8012a72:	eba3 030e 	sub.w	r3, r3, lr
 8012a76:	4403      	add	r3, r0
 8012a78:	0c12      	lsrs	r2, r2, #16
 8012a7a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012a7e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012a82:	b29b      	uxth	r3, r3
 8012a84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012a88:	45c1      	cmp	r9, r8
 8012a8a:	f841 3b04 	str.w	r3, [r1], #4
 8012a8e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012a92:	d2e6      	bcs.n	8012a62 <quorem+0xa4>
 8012a94:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012a98:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012a9c:	b922      	cbnz	r2, 8012aa8 <quorem+0xea>
 8012a9e:	3b04      	subs	r3, #4
 8012aa0:	429d      	cmp	r5, r3
 8012aa2:	461a      	mov	r2, r3
 8012aa4:	d30b      	bcc.n	8012abe <quorem+0x100>
 8012aa6:	613c      	str	r4, [r7, #16]
 8012aa8:	3601      	adds	r6, #1
 8012aaa:	4630      	mov	r0, r6
 8012aac:	b003      	add	sp, #12
 8012aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ab2:	6812      	ldr	r2, [r2, #0]
 8012ab4:	3b04      	subs	r3, #4
 8012ab6:	2a00      	cmp	r2, #0
 8012ab8:	d1cb      	bne.n	8012a52 <quorem+0x94>
 8012aba:	3c01      	subs	r4, #1
 8012abc:	e7c6      	b.n	8012a4c <quorem+0x8e>
 8012abe:	6812      	ldr	r2, [r2, #0]
 8012ac0:	3b04      	subs	r3, #4
 8012ac2:	2a00      	cmp	r2, #0
 8012ac4:	d1ef      	bne.n	8012aa6 <quorem+0xe8>
 8012ac6:	3c01      	subs	r4, #1
 8012ac8:	e7ea      	b.n	8012aa0 <quorem+0xe2>
 8012aca:	2000      	movs	r0, #0
 8012acc:	e7ee      	b.n	8012aac <quorem+0xee>
	...

08012ad0 <_dtoa_r>:
 8012ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ad4:	ed2d 8b02 	vpush	{d8}
 8012ad8:	69c7      	ldr	r7, [r0, #28]
 8012ada:	b091      	sub	sp, #68	@ 0x44
 8012adc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8012ae0:	ec55 4b10 	vmov	r4, r5, d0
 8012ae4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8012ae6:	9107      	str	r1, [sp, #28]
 8012ae8:	4681      	mov	r9, r0
 8012aea:	9209      	str	r2, [sp, #36]	@ 0x24
 8012aec:	930d      	str	r3, [sp, #52]	@ 0x34
 8012aee:	b97f      	cbnz	r7, 8012b10 <_dtoa_r+0x40>
 8012af0:	2010      	movs	r0, #16
 8012af2:	f000 fd8d 	bl	8013610 <malloc>
 8012af6:	4602      	mov	r2, r0
 8012af8:	f8c9 001c 	str.w	r0, [r9, #28]
 8012afc:	b920      	cbnz	r0, 8012b08 <_dtoa_r+0x38>
 8012afe:	4ba0      	ldr	r3, [pc, #640]	@ (8012d80 <_dtoa_r+0x2b0>)
 8012b00:	21ef      	movs	r1, #239	@ 0xef
 8012b02:	48a0      	ldr	r0, [pc, #640]	@ (8012d84 <_dtoa_r+0x2b4>)
 8012b04:	f001 fbf8 	bl	80142f8 <__assert_func>
 8012b08:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012b0c:	6007      	str	r7, [r0, #0]
 8012b0e:	60c7      	str	r7, [r0, #12]
 8012b10:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012b14:	6819      	ldr	r1, [r3, #0]
 8012b16:	b159      	cbz	r1, 8012b30 <_dtoa_r+0x60>
 8012b18:	685a      	ldr	r2, [r3, #4]
 8012b1a:	604a      	str	r2, [r1, #4]
 8012b1c:	2301      	movs	r3, #1
 8012b1e:	4093      	lsls	r3, r2
 8012b20:	608b      	str	r3, [r1, #8]
 8012b22:	4648      	mov	r0, r9
 8012b24:	f000 fe6a 	bl	80137fc <_Bfree>
 8012b28:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012b2c:	2200      	movs	r2, #0
 8012b2e:	601a      	str	r2, [r3, #0]
 8012b30:	1e2b      	subs	r3, r5, #0
 8012b32:	bfbb      	ittet	lt
 8012b34:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012b38:	9303      	strlt	r3, [sp, #12]
 8012b3a:	2300      	movge	r3, #0
 8012b3c:	2201      	movlt	r2, #1
 8012b3e:	bfac      	ite	ge
 8012b40:	6033      	strge	r3, [r6, #0]
 8012b42:	6032      	strlt	r2, [r6, #0]
 8012b44:	4b90      	ldr	r3, [pc, #576]	@ (8012d88 <_dtoa_r+0x2b8>)
 8012b46:	9e03      	ldr	r6, [sp, #12]
 8012b48:	43b3      	bics	r3, r6
 8012b4a:	d110      	bne.n	8012b6e <_dtoa_r+0x9e>
 8012b4c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012b4e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012b52:	6013      	str	r3, [r2, #0]
 8012b54:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8012b58:	4323      	orrs	r3, r4
 8012b5a:	f000 84de 	beq.w	801351a <_dtoa_r+0xa4a>
 8012b5e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012b60:	4f8a      	ldr	r7, [pc, #552]	@ (8012d8c <_dtoa_r+0x2bc>)
 8012b62:	2b00      	cmp	r3, #0
 8012b64:	f000 84e0 	beq.w	8013528 <_dtoa_r+0xa58>
 8012b68:	1cfb      	adds	r3, r7, #3
 8012b6a:	f000 bcdb 	b.w	8013524 <_dtoa_r+0xa54>
 8012b6e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8012b72:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012b76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b7a:	d10a      	bne.n	8012b92 <_dtoa_r+0xc2>
 8012b7c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012b7e:	2301      	movs	r3, #1
 8012b80:	6013      	str	r3, [r2, #0]
 8012b82:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012b84:	b113      	cbz	r3, 8012b8c <_dtoa_r+0xbc>
 8012b86:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8012b88:	4b81      	ldr	r3, [pc, #516]	@ (8012d90 <_dtoa_r+0x2c0>)
 8012b8a:	6013      	str	r3, [r2, #0]
 8012b8c:	4f81      	ldr	r7, [pc, #516]	@ (8012d94 <_dtoa_r+0x2c4>)
 8012b8e:	f000 bccb 	b.w	8013528 <_dtoa_r+0xa58>
 8012b92:	aa0e      	add	r2, sp, #56	@ 0x38
 8012b94:	a90f      	add	r1, sp, #60	@ 0x3c
 8012b96:	4648      	mov	r0, r9
 8012b98:	eeb0 0b48 	vmov.f64	d0, d8
 8012b9c:	f001 f918 	bl	8013dd0 <__d2b>
 8012ba0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8012ba4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012ba6:	9001      	str	r0, [sp, #4]
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	d045      	beq.n	8012c38 <_dtoa_r+0x168>
 8012bac:	eeb0 7b48 	vmov.f64	d7, d8
 8012bb0:	ee18 1a90 	vmov	r1, s17
 8012bb4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8012bb8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8012bbc:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8012bc0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8012bc4:	2500      	movs	r5, #0
 8012bc6:	ee07 1a90 	vmov	s15, r1
 8012bca:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8012bce:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8012d68 <_dtoa_r+0x298>
 8012bd2:	ee37 7b46 	vsub.f64	d7, d7, d6
 8012bd6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8012d70 <_dtoa_r+0x2a0>
 8012bda:	eea7 6b05 	vfma.f64	d6, d7, d5
 8012bde:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8012d78 <_dtoa_r+0x2a8>
 8012be2:	ee07 3a90 	vmov	s15, r3
 8012be6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8012bea:	eeb0 7b46 	vmov.f64	d7, d6
 8012bee:	eea4 7b05 	vfma.f64	d7, d4, d5
 8012bf2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8012bf6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8012bfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012bfe:	ee16 8a90 	vmov	r8, s13
 8012c02:	d508      	bpl.n	8012c16 <_dtoa_r+0x146>
 8012c04:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8012c08:	eeb4 6b47 	vcmp.f64	d6, d7
 8012c0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c10:	bf18      	it	ne
 8012c12:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 8012c16:	f1b8 0f16 	cmp.w	r8, #22
 8012c1a:	d82b      	bhi.n	8012c74 <_dtoa_r+0x1a4>
 8012c1c:	495e      	ldr	r1, [pc, #376]	@ (8012d98 <_dtoa_r+0x2c8>)
 8012c1e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8012c22:	ed91 7b00 	vldr	d7, [r1]
 8012c26:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c2e:	d501      	bpl.n	8012c34 <_dtoa_r+0x164>
 8012c30:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8012c34:	2100      	movs	r1, #0
 8012c36:	e01e      	b.n	8012c76 <_dtoa_r+0x1a6>
 8012c38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012c3a:	4413      	add	r3, r2
 8012c3c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8012c40:	2920      	cmp	r1, #32
 8012c42:	bfc1      	itttt	gt
 8012c44:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8012c48:	408e      	lslgt	r6, r1
 8012c4a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8012c4e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8012c52:	bfd6      	itet	le
 8012c54:	f1c1 0120 	rsble	r1, r1, #32
 8012c58:	4331      	orrgt	r1, r6
 8012c5a:	fa04 f101 	lslle.w	r1, r4, r1
 8012c5e:	ee07 1a90 	vmov	s15, r1
 8012c62:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8012c66:	3b01      	subs	r3, #1
 8012c68:	ee17 1a90 	vmov	r1, s15
 8012c6c:	2501      	movs	r5, #1
 8012c6e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8012c72:	e7a8      	b.n	8012bc6 <_dtoa_r+0xf6>
 8012c74:	2101      	movs	r1, #1
 8012c76:	1ad2      	subs	r2, r2, r3
 8012c78:	1e53      	subs	r3, r2, #1
 8012c7a:	9306      	str	r3, [sp, #24]
 8012c7c:	bf45      	ittet	mi
 8012c7e:	f1c2 0301 	rsbmi	r3, r2, #1
 8012c82:	9305      	strmi	r3, [sp, #20]
 8012c84:	2300      	movpl	r3, #0
 8012c86:	2300      	movmi	r3, #0
 8012c88:	bf4c      	ite	mi
 8012c8a:	9306      	strmi	r3, [sp, #24]
 8012c8c:	9305      	strpl	r3, [sp, #20]
 8012c8e:	f1b8 0f00 	cmp.w	r8, #0
 8012c92:	910c      	str	r1, [sp, #48]	@ 0x30
 8012c94:	db18      	blt.n	8012cc8 <_dtoa_r+0x1f8>
 8012c96:	9b06      	ldr	r3, [sp, #24]
 8012c98:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8012c9c:	4443      	add	r3, r8
 8012c9e:	9306      	str	r3, [sp, #24]
 8012ca0:	2300      	movs	r3, #0
 8012ca2:	9a07      	ldr	r2, [sp, #28]
 8012ca4:	2a09      	cmp	r2, #9
 8012ca6:	d849      	bhi.n	8012d3c <_dtoa_r+0x26c>
 8012ca8:	2a05      	cmp	r2, #5
 8012caa:	bfc4      	itt	gt
 8012cac:	3a04      	subgt	r2, #4
 8012cae:	9207      	strgt	r2, [sp, #28]
 8012cb0:	9a07      	ldr	r2, [sp, #28]
 8012cb2:	f1a2 0202 	sub.w	r2, r2, #2
 8012cb6:	bfcc      	ite	gt
 8012cb8:	2400      	movgt	r4, #0
 8012cba:	2401      	movle	r4, #1
 8012cbc:	2a03      	cmp	r2, #3
 8012cbe:	d848      	bhi.n	8012d52 <_dtoa_r+0x282>
 8012cc0:	e8df f002 	tbb	[pc, r2]
 8012cc4:	3a2c2e0b 	.word	0x3a2c2e0b
 8012cc8:	9b05      	ldr	r3, [sp, #20]
 8012cca:	2200      	movs	r2, #0
 8012ccc:	eba3 0308 	sub.w	r3, r3, r8
 8012cd0:	9305      	str	r3, [sp, #20]
 8012cd2:	920a      	str	r2, [sp, #40]	@ 0x28
 8012cd4:	f1c8 0300 	rsb	r3, r8, #0
 8012cd8:	e7e3      	b.n	8012ca2 <_dtoa_r+0x1d2>
 8012cda:	2200      	movs	r2, #0
 8012cdc:	9208      	str	r2, [sp, #32]
 8012cde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012ce0:	2a00      	cmp	r2, #0
 8012ce2:	dc39      	bgt.n	8012d58 <_dtoa_r+0x288>
 8012ce4:	f04f 0b01 	mov.w	fp, #1
 8012ce8:	46da      	mov	sl, fp
 8012cea:	465a      	mov	r2, fp
 8012cec:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8012cf0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8012cf4:	2100      	movs	r1, #0
 8012cf6:	2004      	movs	r0, #4
 8012cf8:	f100 0614 	add.w	r6, r0, #20
 8012cfc:	4296      	cmp	r6, r2
 8012cfe:	d930      	bls.n	8012d62 <_dtoa_r+0x292>
 8012d00:	6079      	str	r1, [r7, #4]
 8012d02:	4648      	mov	r0, r9
 8012d04:	9304      	str	r3, [sp, #16]
 8012d06:	f000 fd39 	bl	801377c <_Balloc>
 8012d0a:	9b04      	ldr	r3, [sp, #16]
 8012d0c:	4607      	mov	r7, r0
 8012d0e:	2800      	cmp	r0, #0
 8012d10:	d146      	bne.n	8012da0 <_dtoa_r+0x2d0>
 8012d12:	4b22      	ldr	r3, [pc, #136]	@ (8012d9c <_dtoa_r+0x2cc>)
 8012d14:	4602      	mov	r2, r0
 8012d16:	f240 11af 	movw	r1, #431	@ 0x1af
 8012d1a:	e6f2      	b.n	8012b02 <_dtoa_r+0x32>
 8012d1c:	2201      	movs	r2, #1
 8012d1e:	e7dd      	b.n	8012cdc <_dtoa_r+0x20c>
 8012d20:	2200      	movs	r2, #0
 8012d22:	9208      	str	r2, [sp, #32]
 8012d24:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012d26:	eb08 0b02 	add.w	fp, r8, r2
 8012d2a:	f10b 0a01 	add.w	sl, fp, #1
 8012d2e:	4652      	mov	r2, sl
 8012d30:	2a01      	cmp	r2, #1
 8012d32:	bfb8      	it	lt
 8012d34:	2201      	movlt	r2, #1
 8012d36:	e7db      	b.n	8012cf0 <_dtoa_r+0x220>
 8012d38:	2201      	movs	r2, #1
 8012d3a:	e7f2      	b.n	8012d22 <_dtoa_r+0x252>
 8012d3c:	2401      	movs	r4, #1
 8012d3e:	2200      	movs	r2, #0
 8012d40:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8012d44:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8012d48:	2100      	movs	r1, #0
 8012d4a:	46da      	mov	sl, fp
 8012d4c:	2212      	movs	r2, #18
 8012d4e:	9109      	str	r1, [sp, #36]	@ 0x24
 8012d50:	e7ce      	b.n	8012cf0 <_dtoa_r+0x220>
 8012d52:	2201      	movs	r2, #1
 8012d54:	9208      	str	r2, [sp, #32]
 8012d56:	e7f5      	b.n	8012d44 <_dtoa_r+0x274>
 8012d58:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 8012d5c:	46da      	mov	sl, fp
 8012d5e:	465a      	mov	r2, fp
 8012d60:	e7c6      	b.n	8012cf0 <_dtoa_r+0x220>
 8012d62:	3101      	adds	r1, #1
 8012d64:	0040      	lsls	r0, r0, #1
 8012d66:	e7c7      	b.n	8012cf8 <_dtoa_r+0x228>
 8012d68:	636f4361 	.word	0x636f4361
 8012d6c:	3fd287a7 	.word	0x3fd287a7
 8012d70:	8b60c8b3 	.word	0x8b60c8b3
 8012d74:	3fc68a28 	.word	0x3fc68a28
 8012d78:	509f79fb 	.word	0x509f79fb
 8012d7c:	3fd34413 	.word	0x3fd34413
 8012d80:	0801549b 	.word	0x0801549b
 8012d84:	080154b2 	.word	0x080154b2
 8012d88:	7ff00000 	.word	0x7ff00000
 8012d8c:	08015497 	.word	0x08015497
 8012d90:	0801546b 	.word	0x0801546b
 8012d94:	0801546a 	.word	0x0801546a
 8012d98:	080155a8 	.word	0x080155a8
 8012d9c:	0801550a 	.word	0x0801550a
 8012da0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8012da4:	f1ba 0f0e 	cmp.w	sl, #14
 8012da8:	6010      	str	r0, [r2, #0]
 8012daa:	d86f      	bhi.n	8012e8c <_dtoa_r+0x3bc>
 8012dac:	2c00      	cmp	r4, #0
 8012dae:	d06d      	beq.n	8012e8c <_dtoa_r+0x3bc>
 8012db0:	f1b8 0f00 	cmp.w	r8, #0
 8012db4:	f340 80c2 	ble.w	8012f3c <_dtoa_r+0x46c>
 8012db8:	4aca      	ldr	r2, [pc, #808]	@ (80130e4 <_dtoa_r+0x614>)
 8012dba:	f008 010f 	and.w	r1, r8, #15
 8012dbe:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8012dc2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8012dc6:	ed92 7b00 	vldr	d7, [r2]
 8012dca:	ea4f 1128 	mov.w	r1, r8, asr #4
 8012dce:	f000 80a9 	beq.w	8012f24 <_dtoa_r+0x454>
 8012dd2:	4ac5      	ldr	r2, [pc, #788]	@ (80130e8 <_dtoa_r+0x618>)
 8012dd4:	ed92 6b08 	vldr	d6, [r2, #32]
 8012dd8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8012ddc:	ed8d 6b02 	vstr	d6, [sp, #8]
 8012de0:	f001 010f 	and.w	r1, r1, #15
 8012de4:	2203      	movs	r2, #3
 8012de6:	48c0      	ldr	r0, [pc, #768]	@ (80130e8 <_dtoa_r+0x618>)
 8012de8:	2900      	cmp	r1, #0
 8012dea:	f040 809d 	bne.w	8012f28 <_dtoa_r+0x458>
 8012dee:	ed9d 6b02 	vldr	d6, [sp, #8]
 8012df2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8012df6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012dfa:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8012dfc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012e00:	2900      	cmp	r1, #0
 8012e02:	f000 80c1 	beq.w	8012f88 <_dtoa_r+0x4b8>
 8012e06:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8012e0a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8012e0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e12:	f140 80b9 	bpl.w	8012f88 <_dtoa_r+0x4b8>
 8012e16:	f1ba 0f00 	cmp.w	sl, #0
 8012e1a:	f000 80b5 	beq.w	8012f88 <_dtoa_r+0x4b8>
 8012e1e:	f1bb 0f00 	cmp.w	fp, #0
 8012e22:	dd31      	ble.n	8012e88 <_dtoa_r+0x3b8>
 8012e24:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8012e28:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012e2c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012e30:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 8012e34:	9104      	str	r1, [sp, #16]
 8012e36:	3201      	adds	r2, #1
 8012e38:	465c      	mov	r4, fp
 8012e3a:	ed9d 6b02 	vldr	d6, [sp, #8]
 8012e3e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8012e42:	ee07 2a90 	vmov	s15, r2
 8012e46:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8012e4a:	eea7 5b06 	vfma.f64	d5, d7, d6
 8012e4e:	ee15 2a90 	vmov	r2, s11
 8012e52:	ec51 0b15 	vmov	r0, r1, d5
 8012e56:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8012e5a:	2c00      	cmp	r4, #0
 8012e5c:	f040 8098 	bne.w	8012f90 <_dtoa_r+0x4c0>
 8012e60:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8012e64:	ee36 6b47 	vsub.f64	d6, d6, d7
 8012e68:	ec41 0b17 	vmov	d7, r0, r1
 8012e6c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012e70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e74:	f300 8261 	bgt.w	801333a <_dtoa_r+0x86a>
 8012e78:	eeb1 7b47 	vneg.f64	d7, d7
 8012e7c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012e80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e84:	f100 80f5 	bmi.w	8013072 <_dtoa_r+0x5a2>
 8012e88:	ed8d 8b02 	vstr	d8, [sp, #8]
 8012e8c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8012e8e:	2a00      	cmp	r2, #0
 8012e90:	f2c0 812c 	blt.w	80130ec <_dtoa_r+0x61c>
 8012e94:	f1b8 0f0e 	cmp.w	r8, #14
 8012e98:	f300 8128 	bgt.w	80130ec <_dtoa_r+0x61c>
 8012e9c:	4b91      	ldr	r3, [pc, #580]	@ (80130e4 <_dtoa_r+0x614>)
 8012e9e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8012ea2:	ed93 6b00 	vldr	d6, [r3]
 8012ea6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012ea8:	2b00      	cmp	r3, #0
 8012eaa:	da03      	bge.n	8012eb4 <_dtoa_r+0x3e4>
 8012eac:	f1ba 0f00 	cmp.w	sl, #0
 8012eb0:	f340 80d2 	ble.w	8013058 <_dtoa_r+0x588>
 8012eb4:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8012eb8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012ebc:	463e      	mov	r6, r7
 8012ebe:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8012ec2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8012ec6:	ee15 3a10 	vmov	r3, s10
 8012eca:	3330      	adds	r3, #48	@ 0x30
 8012ecc:	f806 3b01 	strb.w	r3, [r6], #1
 8012ed0:	1bf3      	subs	r3, r6, r7
 8012ed2:	459a      	cmp	sl, r3
 8012ed4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8012ed8:	eea3 7b46 	vfms.f64	d7, d3, d6
 8012edc:	f040 80f8 	bne.w	80130d0 <_dtoa_r+0x600>
 8012ee0:	ee37 7b07 	vadd.f64	d7, d7, d7
 8012ee4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8012ee8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012eec:	f300 80dd 	bgt.w	80130aa <_dtoa_r+0x5da>
 8012ef0:	eeb4 7b46 	vcmp.f64	d7, d6
 8012ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ef8:	d104      	bne.n	8012f04 <_dtoa_r+0x434>
 8012efa:	ee15 3a10 	vmov	r3, s10
 8012efe:	07db      	lsls	r3, r3, #31
 8012f00:	f100 80d3 	bmi.w	80130aa <_dtoa_r+0x5da>
 8012f04:	9901      	ldr	r1, [sp, #4]
 8012f06:	4648      	mov	r0, r9
 8012f08:	f000 fc78 	bl	80137fc <_Bfree>
 8012f0c:	2300      	movs	r3, #0
 8012f0e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012f10:	7033      	strb	r3, [r6, #0]
 8012f12:	f108 0301 	add.w	r3, r8, #1
 8012f16:	6013      	str	r3, [r2, #0]
 8012f18:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012f1a:	2b00      	cmp	r3, #0
 8012f1c:	f000 8304 	beq.w	8013528 <_dtoa_r+0xa58>
 8012f20:	601e      	str	r6, [r3, #0]
 8012f22:	e301      	b.n	8013528 <_dtoa_r+0xa58>
 8012f24:	2202      	movs	r2, #2
 8012f26:	e75e      	b.n	8012de6 <_dtoa_r+0x316>
 8012f28:	07cc      	lsls	r4, r1, #31
 8012f2a:	d504      	bpl.n	8012f36 <_dtoa_r+0x466>
 8012f2c:	ed90 6b00 	vldr	d6, [r0]
 8012f30:	3201      	adds	r2, #1
 8012f32:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012f36:	1049      	asrs	r1, r1, #1
 8012f38:	3008      	adds	r0, #8
 8012f3a:	e755      	b.n	8012de8 <_dtoa_r+0x318>
 8012f3c:	d022      	beq.n	8012f84 <_dtoa_r+0x4b4>
 8012f3e:	f1c8 0100 	rsb	r1, r8, #0
 8012f42:	4a68      	ldr	r2, [pc, #416]	@ (80130e4 <_dtoa_r+0x614>)
 8012f44:	f001 000f 	and.w	r0, r1, #15
 8012f48:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8012f4c:	ed92 7b00 	vldr	d7, [r2]
 8012f50:	ee28 7b07 	vmul.f64	d7, d8, d7
 8012f54:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012f58:	4863      	ldr	r0, [pc, #396]	@ (80130e8 <_dtoa_r+0x618>)
 8012f5a:	1109      	asrs	r1, r1, #4
 8012f5c:	2400      	movs	r4, #0
 8012f5e:	2202      	movs	r2, #2
 8012f60:	b929      	cbnz	r1, 8012f6e <_dtoa_r+0x49e>
 8012f62:	2c00      	cmp	r4, #0
 8012f64:	f43f af49 	beq.w	8012dfa <_dtoa_r+0x32a>
 8012f68:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012f6c:	e745      	b.n	8012dfa <_dtoa_r+0x32a>
 8012f6e:	07ce      	lsls	r6, r1, #31
 8012f70:	d505      	bpl.n	8012f7e <_dtoa_r+0x4ae>
 8012f72:	ed90 6b00 	vldr	d6, [r0]
 8012f76:	3201      	adds	r2, #1
 8012f78:	2401      	movs	r4, #1
 8012f7a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012f7e:	1049      	asrs	r1, r1, #1
 8012f80:	3008      	adds	r0, #8
 8012f82:	e7ed      	b.n	8012f60 <_dtoa_r+0x490>
 8012f84:	2202      	movs	r2, #2
 8012f86:	e738      	b.n	8012dfa <_dtoa_r+0x32a>
 8012f88:	f8cd 8010 	str.w	r8, [sp, #16]
 8012f8c:	4654      	mov	r4, sl
 8012f8e:	e754      	b.n	8012e3a <_dtoa_r+0x36a>
 8012f90:	4a54      	ldr	r2, [pc, #336]	@ (80130e4 <_dtoa_r+0x614>)
 8012f92:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8012f96:	ed12 4b02 	vldr	d4, [r2, #-8]
 8012f9a:	9a08      	ldr	r2, [sp, #32]
 8012f9c:	ec41 0b17 	vmov	d7, r0, r1
 8012fa0:	443c      	add	r4, r7
 8012fa2:	b34a      	cbz	r2, 8012ff8 <_dtoa_r+0x528>
 8012fa4:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8012fa8:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8012fac:	463e      	mov	r6, r7
 8012fae:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8012fb2:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8012fb6:	ee35 7b47 	vsub.f64	d7, d5, d7
 8012fba:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8012fbe:	ee14 2a90 	vmov	r2, s9
 8012fc2:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8012fc6:	3230      	adds	r2, #48	@ 0x30
 8012fc8:	ee36 6b45 	vsub.f64	d6, d6, d5
 8012fcc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012fd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fd4:	f806 2b01 	strb.w	r2, [r6], #1
 8012fd8:	d438      	bmi.n	801304c <_dtoa_r+0x57c>
 8012fda:	ee32 5b46 	vsub.f64	d5, d2, d6
 8012fde:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8012fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fe6:	d462      	bmi.n	80130ae <_dtoa_r+0x5de>
 8012fe8:	42a6      	cmp	r6, r4
 8012fea:	f43f af4d 	beq.w	8012e88 <_dtoa_r+0x3b8>
 8012fee:	ee27 7b03 	vmul.f64	d7, d7, d3
 8012ff2:	ee26 6b03 	vmul.f64	d6, d6, d3
 8012ff6:	e7e0      	b.n	8012fba <_dtoa_r+0x4ea>
 8012ff8:	4621      	mov	r1, r4
 8012ffa:	463e      	mov	r6, r7
 8012ffc:	ee27 7b04 	vmul.f64	d7, d7, d4
 8013000:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8013004:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8013008:	ee14 2a90 	vmov	r2, s9
 801300c:	3230      	adds	r2, #48	@ 0x30
 801300e:	f806 2b01 	strb.w	r2, [r6], #1
 8013012:	42a6      	cmp	r6, r4
 8013014:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8013018:	ee36 6b45 	vsub.f64	d6, d6, d5
 801301c:	d119      	bne.n	8013052 <_dtoa_r+0x582>
 801301e:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8013022:	ee37 4b05 	vadd.f64	d4, d7, d5
 8013026:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801302a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801302e:	dc3e      	bgt.n	80130ae <_dtoa_r+0x5de>
 8013030:	ee35 5b47 	vsub.f64	d5, d5, d7
 8013034:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8013038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801303c:	f57f af24 	bpl.w	8012e88 <_dtoa_r+0x3b8>
 8013040:	460e      	mov	r6, r1
 8013042:	3901      	subs	r1, #1
 8013044:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8013048:	2b30      	cmp	r3, #48	@ 0x30
 801304a:	d0f9      	beq.n	8013040 <_dtoa_r+0x570>
 801304c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8013050:	e758      	b.n	8012f04 <_dtoa_r+0x434>
 8013052:	ee26 6b03 	vmul.f64	d6, d6, d3
 8013056:	e7d5      	b.n	8013004 <_dtoa_r+0x534>
 8013058:	d10b      	bne.n	8013072 <_dtoa_r+0x5a2>
 801305a:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801305e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8013062:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013066:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801306a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801306e:	f2c0 8161 	blt.w	8013334 <_dtoa_r+0x864>
 8013072:	2400      	movs	r4, #0
 8013074:	4625      	mov	r5, r4
 8013076:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013078:	43db      	mvns	r3, r3
 801307a:	9304      	str	r3, [sp, #16]
 801307c:	463e      	mov	r6, r7
 801307e:	f04f 0800 	mov.w	r8, #0
 8013082:	4621      	mov	r1, r4
 8013084:	4648      	mov	r0, r9
 8013086:	f000 fbb9 	bl	80137fc <_Bfree>
 801308a:	2d00      	cmp	r5, #0
 801308c:	d0de      	beq.n	801304c <_dtoa_r+0x57c>
 801308e:	f1b8 0f00 	cmp.w	r8, #0
 8013092:	d005      	beq.n	80130a0 <_dtoa_r+0x5d0>
 8013094:	45a8      	cmp	r8, r5
 8013096:	d003      	beq.n	80130a0 <_dtoa_r+0x5d0>
 8013098:	4641      	mov	r1, r8
 801309a:	4648      	mov	r0, r9
 801309c:	f000 fbae 	bl	80137fc <_Bfree>
 80130a0:	4629      	mov	r1, r5
 80130a2:	4648      	mov	r0, r9
 80130a4:	f000 fbaa 	bl	80137fc <_Bfree>
 80130a8:	e7d0      	b.n	801304c <_dtoa_r+0x57c>
 80130aa:	f8cd 8010 	str.w	r8, [sp, #16]
 80130ae:	4633      	mov	r3, r6
 80130b0:	461e      	mov	r6, r3
 80130b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80130b6:	2a39      	cmp	r2, #57	@ 0x39
 80130b8:	d106      	bne.n	80130c8 <_dtoa_r+0x5f8>
 80130ba:	429f      	cmp	r7, r3
 80130bc:	d1f8      	bne.n	80130b0 <_dtoa_r+0x5e0>
 80130be:	9a04      	ldr	r2, [sp, #16]
 80130c0:	3201      	adds	r2, #1
 80130c2:	9204      	str	r2, [sp, #16]
 80130c4:	2230      	movs	r2, #48	@ 0x30
 80130c6:	703a      	strb	r2, [r7, #0]
 80130c8:	781a      	ldrb	r2, [r3, #0]
 80130ca:	3201      	adds	r2, #1
 80130cc:	701a      	strb	r2, [r3, #0]
 80130ce:	e7bd      	b.n	801304c <_dtoa_r+0x57c>
 80130d0:	ee27 7b04 	vmul.f64	d7, d7, d4
 80130d4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80130d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130dc:	f47f aeef 	bne.w	8012ebe <_dtoa_r+0x3ee>
 80130e0:	e710      	b.n	8012f04 <_dtoa_r+0x434>
 80130e2:	bf00      	nop
 80130e4:	080155a8 	.word	0x080155a8
 80130e8:	08015580 	.word	0x08015580
 80130ec:	9908      	ldr	r1, [sp, #32]
 80130ee:	2900      	cmp	r1, #0
 80130f0:	f000 80e3 	beq.w	80132ba <_dtoa_r+0x7ea>
 80130f4:	9907      	ldr	r1, [sp, #28]
 80130f6:	2901      	cmp	r1, #1
 80130f8:	f300 80c8 	bgt.w	801328c <_dtoa_r+0x7bc>
 80130fc:	2d00      	cmp	r5, #0
 80130fe:	f000 80c1 	beq.w	8013284 <_dtoa_r+0x7b4>
 8013102:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8013106:	9e05      	ldr	r6, [sp, #20]
 8013108:	461c      	mov	r4, r3
 801310a:	9304      	str	r3, [sp, #16]
 801310c:	9b05      	ldr	r3, [sp, #20]
 801310e:	4413      	add	r3, r2
 8013110:	9305      	str	r3, [sp, #20]
 8013112:	9b06      	ldr	r3, [sp, #24]
 8013114:	2101      	movs	r1, #1
 8013116:	4413      	add	r3, r2
 8013118:	4648      	mov	r0, r9
 801311a:	9306      	str	r3, [sp, #24]
 801311c:	f000 fc22 	bl	8013964 <__i2b>
 8013120:	9b04      	ldr	r3, [sp, #16]
 8013122:	4605      	mov	r5, r0
 8013124:	b166      	cbz	r6, 8013140 <_dtoa_r+0x670>
 8013126:	9a06      	ldr	r2, [sp, #24]
 8013128:	2a00      	cmp	r2, #0
 801312a:	dd09      	ble.n	8013140 <_dtoa_r+0x670>
 801312c:	42b2      	cmp	r2, r6
 801312e:	9905      	ldr	r1, [sp, #20]
 8013130:	bfa8      	it	ge
 8013132:	4632      	movge	r2, r6
 8013134:	1a89      	subs	r1, r1, r2
 8013136:	9105      	str	r1, [sp, #20]
 8013138:	9906      	ldr	r1, [sp, #24]
 801313a:	1ab6      	subs	r6, r6, r2
 801313c:	1a8a      	subs	r2, r1, r2
 801313e:	9206      	str	r2, [sp, #24]
 8013140:	b1fb      	cbz	r3, 8013182 <_dtoa_r+0x6b2>
 8013142:	9a08      	ldr	r2, [sp, #32]
 8013144:	2a00      	cmp	r2, #0
 8013146:	f000 80bc 	beq.w	80132c2 <_dtoa_r+0x7f2>
 801314a:	b19c      	cbz	r4, 8013174 <_dtoa_r+0x6a4>
 801314c:	4629      	mov	r1, r5
 801314e:	4622      	mov	r2, r4
 8013150:	4648      	mov	r0, r9
 8013152:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013154:	f000 fcc6 	bl	8013ae4 <__pow5mult>
 8013158:	9a01      	ldr	r2, [sp, #4]
 801315a:	4601      	mov	r1, r0
 801315c:	4605      	mov	r5, r0
 801315e:	4648      	mov	r0, r9
 8013160:	f000 fc16 	bl	8013990 <__multiply>
 8013164:	9901      	ldr	r1, [sp, #4]
 8013166:	9004      	str	r0, [sp, #16]
 8013168:	4648      	mov	r0, r9
 801316a:	f000 fb47 	bl	80137fc <_Bfree>
 801316e:	9a04      	ldr	r2, [sp, #16]
 8013170:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013172:	9201      	str	r2, [sp, #4]
 8013174:	1b1a      	subs	r2, r3, r4
 8013176:	d004      	beq.n	8013182 <_dtoa_r+0x6b2>
 8013178:	9901      	ldr	r1, [sp, #4]
 801317a:	4648      	mov	r0, r9
 801317c:	f000 fcb2 	bl	8013ae4 <__pow5mult>
 8013180:	9001      	str	r0, [sp, #4]
 8013182:	2101      	movs	r1, #1
 8013184:	4648      	mov	r0, r9
 8013186:	f000 fbed 	bl	8013964 <__i2b>
 801318a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801318c:	4604      	mov	r4, r0
 801318e:	2b00      	cmp	r3, #0
 8013190:	f000 81d0 	beq.w	8013534 <_dtoa_r+0xa64>
 8013194:	461a      	mov	r2, r3
 8013196:	4601      	mov	r1, r0
 8013198:	4648      	mov	r0, r9
 801319a:	f000 fca3 	bl	8013ae4 <__pow5mult>
 801319e:	9b07      	ldr	r3, [sp, #28]
 80131a0:	2b01      	cmp	r3, #1
 80131a2:	4604      	mov	r4, r0
 80131a4:	f300 8095 	bgt.w	80132d2 <_dtoa_r+0x802>
 80131a8:	9b02      	ldr	r3, [sp, #8]
 80131aa:	2b00      	cmp	r3, #0
 80131ac:	f040 808b 	bne.w	80132c6 <_dtoa_r+0x7f6>
 80131b0:	9b03      	ldr	r3, [sp, #12]
 80131b2:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80131b6:	2a00      	cmp	r2, #0
 80131b8:	f040 8087 	bne.w	80132ca <_dtoa_r+0x7fa>
 80131bc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80131c0:	0d12      	lsrs	r2, r2, #20
 80131c2:	0512      	lsls	r2, r2, #20
 80131c4:	2a00      	cmp	r2, #0
 80131c6:	f000 8082 	beq.w	80132ce <_dtoa_r+0x7fe>
 80131ca:	9b05      	ldr	r3, [sp, #20]
 80131cc:	3301      	adds	r3, #1
 80131ce:	9305      	str	r3, [sp, #20]
 80131d0:	9b06      	ldr	r3, [sp, #24]
 80131d2:	3301      	adds	r3, #1
 80131d4:	9306      	str	r3, [sp, #24]
 80131d6:	2301      	movs	r3, #1
 80131d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80131da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80131dc:	2b00      	cmp	r3, #0
 80131de:	f000 81af 	beq.w	8013540 <_dtoa_r+0xa70>
 80131e2:	6922      	ldr	r2, [r4, #16]
 80131e4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80131e8:	6910      	ldr	r0, [r2, #16]
 80131ea:	f000 fb6f 	bl	80138cc <__hi0bits>
 80131ee:	f1c0 0020 	rsb	r0, r0, #32
 80131f2:	9b06      	ldr	r3, [sp, #24]
 80131f4:	4418      	add	r0, r3
 80131f6:	f010 001f 	ands.w	r0, r0, #31
 80131fa:	d076      	beq.n	80132ea <_dtoa_r+0x81a>
 80131fc:	f1c0 0220 	rsb	r2, r0, #32
 8013200:	2a04      	cmp	r2, #4
 8013202:	dd69      	ble.n	80132d8 <_dtoa_r+0x808>
 8013204:	9b05      	ldr	r3, [sp, #20]
 8013206:	f1c0 001c 	rsb	r0, r0, #28
 801320a:	4403      	add	r3, r0
 801320c:	9305      	str	r3, [sp, #20]
 801320e:	9b06      	ldr	r3, [sp, #24]
 8013210:	4406      	add	r6, r0
 8013212:	4403      	add	r3, r0
 8013214:	9306      	str	r3, [sp, #24]
 8013216:	9b05      	ldr	r3, [sp, #20]
 8013218:	2b00      	cmp	r3, #0
 801321a:	dd05      	ble.n	8013228 <_dtoa_r+0x758>
 801321c:	9901      	ldr	r1, [sp, #4]
 801321e:	461a      	mov	r2, r3
 8013220:	4648      	mov	r0, r9
 8013222:	f000 fcb9 	bl	8013b98 <__lshift>
 8013226:	9001      	str	r0, [sp, #4]
 8013228:	9b06      	ldr	r3, [sp, #24]
 801322a:	2b00      	cmp	r3, #0
 801322c:	dd05      	ble.n	801323a <_dtoa_r+0x76a>
 801322e:	4621      	mov	r1, r4
 8013230:	461a      	mov	r2, r3
 8013232:	4648      	mov	r0, r9
 8013234:	f000 fcb0 	bl	8013b98 <__lshift>
 8013238:	4604      	mov	r4, r0
 801323a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801323c:	2b00      	cmp	r3, #0
 801323e:	d056      	beq.n	80132ee <_dtoa_r+0x81e>
 8013240:	9801      	ldr	r0, [sp, #4]
 8013242:	4621      	mov	r1, r4
 8013244:	f000 fd14 	bl	8013c70 <__mcmp>
 8013248:	2800      	cmp	r0, #0
 801324a:	da50      	bge.n	80132ee <_dtoa_r+0x81e>
 801324c:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8013250:	9304      	str	r3, [sp, #16]
 8013252:	9901      	ldr	r1, [sp, #4]
 8013254:	2300      	movs	r3, #0
 8013256:	220a      	movs	r2, #10
 8013258:	4648      	mov	r0, r9
 801325a:	f000 faf1 	bl	8013840 <__multadd>
 801325e:	9b08      	ldr	r3, [sp, #32]
 8013260:	9001      	str	r0, [sp, #4]
 8013262:	2b00      	cmp	r3, #0
 8013264:	f000 816e 	beq.w	8013544 <_dtoa_r+0xa74>
 8013268:	4629      	mov	r1, r5
 801326a:	2300      	movs	r3, #0
 801326c:	220a      	movs	r2, #10
 801326e:	4648      	mov	r0, r9
 8013270:	f000 fae6 	bl	8013840 <__multadd>
 8013274:	f1bb 0f00 	cmp.w	fp, #0
 8013278:	4605      	mov	r5, r0
 801327a:	dc64      	bgt.n	8013346 <_dtoa_r+0x876>
 801327c:	9b07      	ldr	r3, [sp, #28]
 801327e:	2b02      	cmp	r3, #2
 8013280:	dc3e      	bgt.n	8013300 <_dtoa_r+0x830>
 8013282:	e060      	b.n	8013346 <_dtoa_r+0x876>
 8013284:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013286:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801328a:	e73c      	b.n	8013106 <_dtoa_r+0x636>
 801328c:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 8013290:	42a3      	cmp	r3, r4
 8013292:	bfbf      	itttt	lt
 8013294:	1ae2      	sublt	r2, r4, r3
 8013296:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8013298:	189b      	addlt	r3, r3, r2
 801329a:	930a      	strlt	r3, [sp, #40]	@ 0x28
 801329c:	bfae      	itee	ge
 801329e:	1b1c      	subge	r4, r3, r4
 80132a0:	4623      	movlt	r3, r4
 80132a2:	2400      	movlt	r4, #0
 80132a4:	f1ba 0f00 	cmp.w	sl, #0
 80132a8:	bfb5      	itete	lt
 80132aa:	9a05      	ldrlt	r2, [sp, #20]
 80132ac:	9e05      	ldrge	r6, [sp, #20]
 80132ae:	eba2 060a 	sublt.w	r6, r2, sl
 80132b2:	4652      	movge	r2, sl
 80132b4:	bfb8      	it	lt
 80132b6:	2200      	movlt	r2, #0
 80132b8:	e727      	b.n	801310a <_dtoa_r+0x63a>
 80132ba:	9e05      	ldr	r6, [sp, #20]
 80132bc:	9d08      	ldr	r5, [sp, #32]
 80132be:	461c      	mov	r4, r3
 80132c0:	e730      	b.n	8013124 <_dtoa_r+0x654>
 80132c2:	461a      	mov	r2, r3
 80132c4:	e758      	b.n	8013178 <_dtoa_r+0x6a8>
 80132c6:	2300      	movs	r3, #0
 80132c8:	e786      	b.n	80131d8 <_dtoa_r+0x708>
 80132ca:	9b02      	ldr	r3, [sp, #8]
 80132cc:	e784      	b.n	80131d8 <_dtoa_r+0x708>
 80132ce:	920b      	str	r2, [sp, #44]	@ 0x2c
 80132d0:	e783      	b.n	80131da <_dtoa_r+0x70a>
 80132d2:	2300      	movs	r3, #0
 80132d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80132d6:	e784      	b.n	80131e2 <_dtoa_r+0x712>
 80132d8:	d09d      	beq.n	8013216 <_dtoa_r+0x746>
 80132da:	9b05      	ldr	r3, [sp, #20]
 80132dc:	321c      	adds	r2, #28
 80132de:	4413      	add	r3, r2
 80132e0:	9305      	str	r3, [sp, #20]
 80132e2:	9b06      	ldr	r3, [sp, #24]
 80132e4:	4416      	add	r6, r2
 80132e6:	4413      	add	r3, r2
 80132e8:	e794      	b.n	8013214 <_dtoa_r+0x744>
 80132ea:	4602      	mov	r2, r0
 80132ec:	e7f5      	b.n	80132da <_dtoa_r+0x80a>
 80132ee:	f1ba 0f00 	cmp.w	sl, #0
 80132f2:	f8cd 8010 	str.w	r8, [sp, #16]
 80132f6:	46d3      	mov	fp, sl
 80132f8:	dc21      	bgt.n	801333e <_dtoa_r+0x86e>
 80132fa:	9b07      	ldr	r3, [sp, #28]
 80132fc:	2b02      	cmp	r3, #2
 80132fe:	dd1e      	ble.n	801333e <_dtoa_r+0x86e>
 8013300:	f1bb 0f00 	cmp.w	fp, #0
 8013304:	f47f aeb7 	bne.w	8013076 <_dtoa_r+0x5a6>
 8013308:	4621      	mov	r1, r4
 801330a:	465b      	mov	r3, fp
 801330c:	2205      	movs	r2, #5
 801330e:	4648      	mov	r0, r9
 8013310:	f000 fa96 	bl	8013840 <__multadd>
 8013314:	4601      	mov	r1, r0
 8013316:	4604      	mov	r4, r0
 8013318:	9801      	ldr	r0, [sp, #4]
 801331a:	f000 fca9 	bl	8013c70 <__mcmp>
 801331e:	2800      	cmp	r0, #0
 8013320:	f77f aea9 	ble.w	8013076 <_dtoa_r+0x5a6>
 8013324:	463e      	mov	r6, r7
 8013326:	2331      	movs	r3, #49	@ 0x31
 8013328:	f806 3b01 	strb.w	r3, [r6], #1
 801332c:	9b04      	ldr	r3, [sp, #16]
 801332e:	3301      	adds	r3, #1
 8013330:	9304      	str	r3, [sp, #16]
 8013332:	e6a4      	b.n	801307e <_dtoa_r+0x5ae>
 8013334:	f8cd 8010 	str.w	r8, [sp, #16]
 8013338:	4654      	mov	r4, sl
 801333a:	4625      	mov	r5, r4
 801333c:	e7f2      	b.n	8013324 <_dtoa_r+0x854>
 801333e:	9b08      	ldr	r3, [sp, #32]
 8013340:	2b00      	cmp	r3, #0
 8013342:	f000 8103 	beq.w	801354c <_dtoa_r+0xa7c>
 8013346:	2e00      	cmp	r6, #0
 8013348:	dd05      	ble.n	8013356 <_dtoa_r+0x886>
 801334a:	4629      	mov	r1, r5
 801334c:	4632      	mov	r2, r6
 801334e:	4648      	mov	r0, r9
 8013350:	f000 fc22 	bl	8013b98 <__lshift>
 8013354:	4605      	mov	r5, r0
 8013356:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013358:	2b00      	cmp	r3, #0
 801335a:	d058      	beq.n	801340e <_dtoa_r+0x93e>
 801335c:	6869      	ldr	r1, [r5, #4]
 801335e:	4648      	mov	r0, r9
 8013360:	f000 fa0c 	bl	801377c <_Balloc>
 8013364:	4606      	mov	r6, r0
 8013366:	b928      	cbnz	r0, 8013374 <_dtoa_r+0x8a4>
 8013368:	4b82      	ldr	r3, [pc, #520]	@ (8013574 <_dtoa_r+0xaa4>)
 801336a:	4602      	mov	r2, r0
 801336c:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8013370:	f7ff bbc7 	b.w	8012b02 <_dtoa_r+0x32>
 8013374:	692a      	ldr	r2, [r5, #16]
 8013376:	3202      	adds	r2, #2
 8013378:	0092      	lsls	r2, r2, #2
 801337a:	f105 010c 	add.w	r1, r5, #12
 801337e:	300c      	adds	r0, #12
 8013380:	f000 ffac 	bl	80142dc <memcpy>
 8013384:	2201      	movs	r2, #1
 8013386:	4631      	mov	r1, r6
 8013388:	4648      	mov	r0, r9
 801338a:	f000 fc05 	bl	8013b98 <__lshift>
 801338e:	1c7b      	adds	r3, r7, #1
 8013390:	9305      	str	r3, [sp, #20]
 8013392:	eb07 030b 	add.w	r3, r7, fp
 8013396:	9309      	str	r3, [sp, #36]	@ 0x24
 8013398:	9b02      	ldr	r3, [sp, #8]
 801339a:	f003 0301 	and.w	r3, r3, #1
 801339e:	46a8      	mov	r8, r5
 80133a0:	9308      	str	r3, [sp, #32]
 80133a2:	4605      	mov	r5, r0
 80133a4:	9b05      	ldr	r3, [sp, #20]
 80133a6:	9801      	ldr	r0, [sp, #4]
 80133a8:	4621      	mov	r1, r4
 80133aa:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80133ae:	f7ff fb06 	bl	80129be <quorem>
 80133b2:	4641      	mov	r1, r8
 80133b4:	9002      	str	r0, [sp, #8]
 80133b6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80133ba:	9801      	ldr	r0, [sp, #4]
 80133bc:	f000 fc58 	bl	8013c70 <__mcmp>
 80133c0:	462a      	mov	r2, r5
 80133c2:	9006      	str	r0, [sp, #24]
 80133c4:	4621      	mov	r1, r4
 80133c6:	4648      	mov	r0, r9
 80133c8:	f000 fc6e 	bl	8013ca8 <__mdiff>
 80133cc:	68c2      	ldr	r2, [r0, #12]
 80133ce:	4606      	mov	r6, r0
 80133d0:	b9fa      	cbnz	r2, 8013412 <_dtoa_r+0x942>
 80133d2:	4601      	mov	r1, r0
 80133d4:	9801      	ldr	r0, [sp, #4]
 80133d6:	f000 fc4b 	bl	8013c70 <__mcmp>
 80133da:	4602      	mov	r2, r0
 80133dc:	4631      	mov	r1, r6
 80133de:	4648      	mov	r0, r9
 80133e0:	920a      	str	r2, [sp, #40]	@ 0x28
 80133e2:	f000 fa0b 	bl	80137fc <_Bfree>
 80133e6:	9b07      	ldr	r3, [sp, #28]
 80133e8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80133ea:	9e05      	ldr	r6, [sp, #20]
 80133ec:	ea43 0102 	orr.w	r1, r3, r2
 80133f0:	9b08      	ldr	r3, [sp, #32]
 80133f2:	4319      	orrs	r1, r3
 80133f4:	d10f      	bne.n	8013416 <_dtoa_r+0x946>
 80133f6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80133fa:	d028      	beq.n	801344e <_dtoa_r+0x97e>
 80133fc:	9b06      	ldr	r3, [sp, #24]
 80133fe:	2b00      	cmp	r3, #0
 8013400:	dd02      	ble.n	8013408 <_dtoa_r+0x938>
 8013402:	9b02      	ldr	r3, [sp, #8]
 8013404:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8013408:	f88b a000 	strb.w	sl, [fp]
 801340c:	e639      	b.n	8013082 <_dtoa_r+0x5b2>
 801340e:	4628      	mov	r0, r5
 8013410:	e7bd      	b.n	801338e <_dtoa_r+0x8be>
 8013412:	2201      	movs	r2, #1
 8013414:	e7e2      	b.n	80133dc <_dtoa_r+0x90c>
 8013416:	9b06      	ldr	r3, [sp, #24]
 8013418:	2b00      	cmp	r3, #0
 801341a:	db04      	blt.n	8013426 <_dtoa_r+0x956>
 801341c:	9907      	ldr	r1, [sp, #28]
 801341e:	430b      	orrs	r3, r1
 8013420:	9908      	ldr	r1, [sp, #32]
 8013422:	430b      	orrs	r3, r1
 8013424:	d120      	bne.n	8013468 <_dtoa_r+0x998>
 8013426:	2a00      	cmp	r2, #0
 8013428:	ddee      	ble.n	8013408 <_dtoa_r+0x938>
 801342a:	9901      	ldr	r1, [sp, #4]
 801342c:	2201      	movs	r2, #1
 801342e:	4648      	mov	r0, r9
 8013430:	f000 fbb2 	bl	8013b98 <__lshift>
 8013434:	4621      	mov	r1, r4
 8013436:	9001      	str	r0, [sp, #4]
 8013438:	f000 fc1a 	bl	8013c70 <__mcmp>
 801343c:	2800      	cmp	r0, #0
 801343e:	dc03      	bgt.n	8013448 <_dtoa_r+0x978>
 8013440:	d1e2      	bne.n	8013408 <_dtoa_r+0x938>
 8013442:	f01a 0f01 	tst.w	sl, #1
 8013446:	d0df      	beq.n	8013408 <_dtoa_r+0x938>
 8013448:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801344c:	d1d9      	bne.n	8013402 <_dtoa_r+0x932>
 801344e:	2339      	movs	r3, #57	@ 0x39
 8013450:	f88b 3000 	strb.w	r3, [fp]
 8013454:	4633      	mov	r3, r6
 8013456:	461e      	mov	r6, r3
 8013458:	3b01      	subs	r3, #1
 801345a:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801345e:	2a39      	cmp	r2, #57	@ 0x39
 8013460:	d053      	beq.n	801350a <_dtoa_r+0xa3a>
 8013462:	3201      	adds	r2, #1
 8013464:	701a      	strb	r2, [r3, #0]
 8013466:	e60c      	b.n	8013082 <_dtoa_r+0x5b2>
 8013468:	2a00      	cmp	r2, #0
 801346a:	dd07      	ble.n	801347c <_dtoa_r+0x9ac>
 801346c:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8013470:	d0ed      	beq.n	801344e <_dtoa_r+0x97e>
 8013472:	f10a 0301 	add.w	r3, sl, #1
 8013476:	f88b 3000 	strb.w	r3, [fp]
 801347a:	e602      	b.n	8013082 <_dtoa_r+0x5b2>
 801347c:	9b05      	ldr	r3, [sp, #20]
 801347e:	9a05      	ldr	r2, [sp, #20]
 8013480:	f803 ac01 	strb.w	sl, [r3, #-1]
 8013484:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013486:	4293      	cmp	r3, r2
 8013488:	d029      	beq.n	80134de <_dtoa_r+0xa0e>
 801348a:	9901      	ldr	r1, [sp, #4]
 801348c:	2300      	movs	r3, #0
 801348e:	220a      	movs	r2, #10
 8013490:	4648      	mov	r0, r9
 8013492:	f000 f9d5 	bl	8013840 <__multadd>
 8013496:	45a8      	cmp	r8, r5
 8013498:	9001      	str	r0, [sp, #4]
 801349a:	f04f 0300 	mov.w	r3, #0
 801349e:	f04f 020a 	mov.w	r2, #10
 80134a2:	4641      	mov	r1, r8
 80134a4:	4648      	mov	r0, r9
 80134a6:	d107      	bne.n	80134b8 <_dtoa_r+0x9e8>
 80134a8:	f000 f9ca 	bl	8013840 <__multadd>
 80134ac:	4680      	mov	r8, r0
 80134ae:	4605      	mov	r5, r0
 80134b0:	9b05      	ldr	r3, [sp, #20]
 80134b2:	3301      	adds	r3, #1
 80134b4:	9305      	str	r3, [sp, #20]
 80134b6:	e775      	b.n	80133a4 <_dtoa_r+0x8d4>
 80134b8:	f000 f9c2 	bl	8013840 <__multadd>
 80134bc:	4629      	mov	r1, r5
 80134be:	4680      	mov	r8, r0
 80134c0:	2300      	movs	r3, #0
 80134c2:	220a      	movs	r2, #10
 80134c4:	4648      	mov	r0, r9
 80134c6:	f000 f9bb 	bl	8013840 <__multadd>
 80134ca:	4605      	mov	r5, r0
 80134cc:	e7f0      	b.n	80134b0 <_dtoa_r+0x9e0>
 80134ce:	f1bb 0f00 	cmp.w	fp, #0
 80134d2:	bfcc      	ite	gt
 80134d4:	465e      	movgt	r6, fp
 80134d6:	2601      	movle	r6, #1
 80134d8:	443e      	add	r6, r7
 80134da:	f04f 0800 	mov.w	r8, #0
 80134de:	9901      	ldr	r1, [sp, #4]
 80134e0:	2201      	movs	r2, #1
 80134e2:	4648      	mov	r0, r9
 80134e4:	f000 fb58 	bl	8013b98 <__lshift>
 80134e8:	4621      	mov	r1, r4
 80134ea:	9001      	str	r0, [sp, #4]
 80134ec:	f000 fbc0 	bl	8013c70 <__mcmp>
 80134f0:	2800      	cmp	r0, #0
 80134f2:	dcaf      	bgt.n	8013454 <_dtoa_r+0x984>
 80134f4:	d102      	bne.n	80134fc <_dtoa_r+0xa2c>
 80134f6:	f01a 0f01 	tst.w	sl, #1
 80134fa:	d1ab      	bne.n	8013454 <_dtoa_r+0x984>
 80134fc:	4633      	mov	r3, r6
 80134fe:	461e      	mov	r6, r3
 8013500:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013504:	2a30      	cmp	r2, #48	@ 0x30
 8013506:	d0fa      	beq.n	80134fe <_dtoa_r+0xa2e>
 8013508:	e5bb      	b.n	8013082 <_dtoa_r+0x5b2>
 801350a:	429f      	cmp	r7, r3
 801350c:	d1a3      	bne.n	8013456 <_dtoa_r+0x986>
 801350e:	9b04      	ldr	r3, [sp, #16]
 8013510:	3301      	adds	r3, #1
 8013512:	9304      	str	r3, [sp, #16]
 8013514:	2331      	movs	r3, #49	@ 0x31
 8013516:	703b      	strb	r3, [r7, #0]
 8013518:	e5b3      	b.n	8013082 <_dtoa_r+0x5b2>
 801351a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801351c:	4f16      	ldr	r7, [pc, #88]	@ (8013578 <_dtoa_r+0xaa8>)
 801351e:	b11b      	cbz	r3, 8013528 <_dtoa_r+0xa58>
 8013520:	f107 0308 	add.w	r3, r7, #8
 8013524:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8013526:	6013      	str	r3, [r2, #0]
 8013528:	4638      	mov	r0, r7
 801352a:	b011      	add	sp, #68	@ 0x44
 801352c:	ecbd 8b02 	vpop	{d8}
 8013530:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013534:	9b07      	ldr	r3, [sp, #28]
 8013536:	2b01      	cmp	r3, #1
 8013538:	f77f ae36 	ble.w	80131a8 <_dtoa_r+0x6d8>
 801353c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801353e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013540:	2001      	movs	r0, #1
 8013542:	e656      	b.n	80131f2 <_dtoa_r+0x722>
 8013544:	f1bb 0f00 	cmp.w	fp, #0
 8013548:	f77f aed7 	ble.w	80132fa <_dtoa_r+0x82a>
 801354c:	463e      	mov	r6, r7
 801354e:	9801      	ldr	r0, [sp, #4]
 8013550:	4621      	mov	r1, r4
 8013552:	f7ff fa34 	bl	80129be <quorem>
 8013556:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801355a:	f806 ab01 	strb.w	sl, [r6], #1
 801355e:	1bf2      	subs	r2, r6, r7
 8013560:	4593      	cmp	fp, r2
 8013562:	ddb4      	ble.n	80134ce <_dtoa_r+0x9fe>
 8013564:	9901      	ldr	r1, [sp, #4]
 8013566:	2300      	movs	r3, #0
 8013568:	220a      	movs	r2, #10
 801356a:	4648      	mov	r0, r9
 801356c:	f000 f968 	bl	8013840 <__multadd>
 8013570:	9001      	str	r0, [sp, #4]
 8013572:	e7ec      	b.n	801354e <_dtoa_r+0xa7e>
 8013574:	0801550a 	.word	0x0801550a
 8013578:	0801548e 	.word	0x0801548e

0801357c <_free_r>:
 801357c:	b538      	push	{r3, r4, r5, lr}
 801357e:	4605      	mov	r5, r0
 8013580:	2900      	cmp	r1, #0
 8013582:	d041      	beq.n	8013608 <_free_r+0x8c>
 8013584:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013588:	1f0c      	subs	r4, r1, #4
 801358a:	2b00      	cmp	r3, #0
 801358c:	bfb8      	it	lt
 801358e:	18e4      	addlt	r4, r4, r3
 8013590:	f000 f8e8 	bl	8013764 <__malloc_lock>
 8013594:	4a1d      	ldr	r2, [pc, #116]	@ (801360c <_free_r+0x90>)
 8013596:	6813      	ldr	r3, [r2, #0]
 8013598:	b933      	cbnz	r3, 80135a8 <_free_r+0x2c>
 801359a:	6063      	str	r3, [r4, #4]
 801359c:	6014      	str	r4, [r2, #0]
 801359e:	4628      	mov	r0, r5
 80135a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80135a4:	f000 b8e4 	b.w	8013770 <__malloc_unlock>
 80135a8:	42a3      	cmp	r3, r4
 80135aa:	d908      	bls.n	80135be <_free_r+0x42>
 80135ac:	6820      	ldr	r0, [r4, #0]
 80135ae:	1821      	adds	r1, r4, r0
 80135b0:	428b      	cmp	r3, r1
 80135b2:	bf01      	itttt	eq
 80135b4:	6819      	ldreq	r1, [r3, #0]
 80135b6:	685b      	ldreq	r3, [r3, #4]
 80135b8:	1809      	addeq	r1, r1, r0
 80135ba:	6021      	streq	r1, [r4, #0]
 80135bc:	e7ed      	b.n	801359a <_free_r+0x1e>
 80135be:	461a      	mov	r2, r3
 80135c0:	685b      	ldr	r3, [r3, #4]
 80135c2:	b10b      	cbz	r3, 80135c8 <_free_r+0x4c>
 80135c4:	42a3      	cmp	r3, r4
 80135c6:	d9fa      	bls.n	80135be <_free_r+0x42>
 80135c8:	6811      	ldr	r1, [r2, #0]
 80135ca:	1850      	adds	r0, r2, r1
 80135cc:	42a0      	cmp	r0, r4
 80135ce:	d10b      	bne.n	80135e8 <_free_r+0x6c>
 80135d0:	6820      	ldr	r0, [r4, #0]
 80135d2:	4401      	add	r1, r0
 80135d4:	1850      	adds	r0, r2, r1
 80135d6:	4283      	cmp	r3, r0
 80135d8:	6011      	str	r1, [r2, #0]
 80135da:	d1e0      	bne.n	801359e <_free_r+0x22>
 80135dc:	6818      	ldr	r0, [r3, #0]
 80135de:	685b      	ldr	r3, [r3, #4]
 80135e0:	6053      	str	r3, [r2, #4]
 80135e2:	4408      	add	r0, r1
 80135e4:	6010      	str	r0, [r2, #0]
 80135e6:	e7da      	b.n	801359e <_free_r+0x22>
 80135e8:	d902      	bls.n	80135f0 <_free_r+0x74>
 80135ea:	230c      	movs	r3, #12
 80135ec:	602b      	str	r3, [r5, #0]
 80135ee:	e7d6      	b.n	801359e <_free_r+0x22>
 80135f0:	6820      	ldr	r0, [r4, #0]
 80135f2:	1821      	adds	r1, r4, r0
 80135f4:	428b      	cmp	r3, r1
 80135f6:	bf04      	itt	eq
 80135f8:	6819      	ldreq	r1, [r3, #0]
 80135fa:	685b      	ldreq	r3, [r3, #4]
 80135fc:	6063      	str	r3, [r4, #4]
 80135fe:	bf04      	itt	eq
 8013600:	1809      	addeq	r1, r1, r0
 8013602:	6021      	streq	r1, [r4, #0]
 8013604:	6054      	str	r4, [r2, #4]
 8013606:	e7ca      	b.n	801359e <_free_r+0x22>
 8013608:	bd38      	pop	{r3, r4, r5, pc}
 801360a:	bf00      	nop
 801360c:	2400120c 	.word	0x2400120c

08013610 <malloc>:
 8013610:	4b02      	ldr	r3, [pc, #8]	@ (801361c <malloc+0xc>)
 8013612:	4601      	mov	r1, r0
 8013614:	6818      	ldr	r0, [r3, #0]
 8013616:	f000 b825 	b.w	8013664 <_malloc_r>
 801361a:	bf00      	nop
 801361c:	24000054 	.word	0x24000054

08013620 <sbrk_aligned>:
 8013620:	b570      	push	{r4, r5, r6, lr}
 8013622:	4e0f      	ldr	r6, [pc, #60]	@ (8013660 <sbrk_aligned+0x40>)
 8013624:	460c      	mov	r4, r1
 8013626:	6831      	ldr	r1, [r6, #0]
 8013628:	4605      	mov	r5, r0
 801362a:	b911      	cbnz	r1, 8013632 <sbrk_aligned+0x12>
 801362c:	f000 fe46 	bl	80142bc <_sbrk_r>
 8013630:	6030      	str	r0, [r6, #0]
 8013632:	4621      	mov	r1, r4
 8013634:	4628      	mov	r0, r5
 8013636:	f000 fe41 	bl	80142bc <_sbrk_r>
 801363a:	1c43      	adds	r3, r0, #1
 801363c:	d103      	bne.n	8013646 <sbrk_aligned+0x26>
 801363e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8013642:	4620      	mov	r0, r4
 8013644:	bd70      	pop	{r4, r5, r6, pc}
 8013646:	1cc4      	adds	r4, r0, #3
 8013648:	f024 0403 	bic.w	r4, r4, #3
 801364c:	42a0      	cmp	r0, r4
 801364e:	d0f8      	beq.n	8013642 <sbrk_aligned+0x22>
 8013650:	1a21      	subs	r1, r4, r0
 8013652:	4628      	mov	r0, r5
 8013654:	f000 fe32 	bl	80142bc <_sbrk_r>
 8013658:	3001      	adds	r0, #1
 801365a:	d1f2      	bne.n	8013642 <sbrk_aligned+0x22>
 801365c:	e7ef      	b.n	801363e <sbrk_aligned+0x1e>
 801365e:	bf00      	nop
 8013660:	24001208 	.word	0x24001208

08013664 <_malloc_r>:
 8013664:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013668:	1ccd      	adds	r5, r1, #3
 801366a:	f025 0503 	bic.w	r5, r5, #3
 801366e:	3508      	adds	r5, #8
 8013670:	2d0c      	cmp	r5, #12
 8013672:	bf38      	it	cc
 8013674:	250c      	movcc	r5, #12
 8013676:	2d00      	cmp	r5, #0
 8013678:	4606      	mov	r6, r0
 801367a:	db01      	blt.n	8013680 <_malloc_r+0x1c>
 801367c:	42a9      	cmp	r1, r5
 801367e:	d904      	bls.n	801368a <_malloc_r+0x26>
 8013680:	230c      	movs	r3, #12
 8013682:	6033      	str	r3, [r6, #0]
 8013684:	2000      	movs	r0, #0
 8013686:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801368a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013760 <_malloc_r+0xfc>
 801368e:	f000 f869 	bl	8013764 <__malloc_lock>
 8013692:	f8d8 3000 	ldr.w	r3, [r8]
 8013696:	461c      	mov	r4, r3
 8013698:	bb44      	cbnz	r4, 80136ec <_malloc_r+0x88>
 801369a:	4629      	mov	r1, r5
 801369c:	4630      	mov	r0, r6
 801369e:	f7ff ffbf 	bl	8013620 <sbrk_aligned>
 80136a2:	1c43      	adds	r3, r0, #1
 80136a4:	4604      	mov	r4, r0
 80136a6:	d158      	bne.n	801375a <_malloc_r+0xf6>
 80136a8:	f8d8 4000 	ldr.w	r4, [r8]
 80136ac:	4627      	mov	r7, r4
 80136ae:	2f00      	cmp	r7, #0
 80136b0:	d143      	bne.n	801373a <_malloc_r+0xd6>
 80136b2:	2c00      	cmp	r4, #0
 80136b4:	d04b      	beq.n	801374e <_malloc_r+0xea>
 80136b6:	6823      	ldr	r3, [r4, #0]
 80136b8:	4639      	mov	r1, r7
 80136ba:	4630      	mov	r0, r6
 80136bc:	eb04 0903 	add.w	r9, r4, r3
 80136c0:	f000 fdfc 	bl	80142bc <_sbrk_r>
 80136c4:	4581      	cmp	r9, r0
 80136c6:	d142      	bne.n	801374e <_malloc_r+0xea>
 80136c8:	6821      	ldr	r1, [r4, #0]
 80136ca:	1a6d      	subs	r5, r5, r1
 80136cc:	4629      	mov	r1, r5
 80136ce:	4630      	mov	r0, r6
 80136d0:	f7ff ffa6 	bl	8013620 <sbrk_aligned>
 80136d4:	3001      	adds	r0, #1
 80136d6:	d03a      	beq.n	801374e <_malloc_r+0xea>
 80136d8:	6823      	ldr	r3, [r4, #0]
 80136da:	442b      	add	r3, r5
 80136dc:	6023      	str	r3, [r4, #0]
 80136de:	f8d8 3000 	ldr.w	r3, [r8]
 80136e2:	685a      	ldr	r2, [r3, #4]
 80136e4:	bb62      	cbnz	r2, 8013740 <_malloc_r+0xdc>
 80136e6:	f8c8 7000 	str.w	r7, [r8]
 80136ea:	e00f      	b.n	801370c <_malloc_r+0xa8>
 80136ec:	6822      	ldr	r2, [r4, #0]
 80136ee:	1b52      	subs	r2, r2, r5
 80136f0:	d420      	bmi.n	8013734 <_malloc_r+0xd0>
 80136f2:	2a0b      	cmp	r2, #11
 80136f4:	d917      	bls.n	8013726 <_malloc_r+0xc2>
 80136f6:	1961      	adds	r1, r4, r5
 80136f8:	42a3      	cmp	r3, r4
 80136fa:	6025      	str	r5, [r4, #0]
 80136fc:	bf18      	it	ne
 80136fe:	6059      	strne	r1, [r3, #4]
 8013700:	6863      	ldr	r3, [r4, #4]
 8013702:	bf08      	it	eq
 8013704:	f8c8 1000 	streq.w	r1, [r8]
 8013708:	5162      	str	r2, [r4, r5]
 801370a:	604b      	str	r3, [r1, #4]
 801370c:	4630      	mov	r0, r6
 801370e:	f000 f82f 	bl	8013770 <__malloc_unlock>
 8013712:	f104 000b 	add.w	r0, r4, #11
 8013716:	1d23      	adds	r3, r4, #4
 8013718:	f020 0007 	bic.w	r0, r0, #7
 801371c:	1ac2      	subs	r2, r0, r3
 801371e:	bf1c      	itt	ne
 8013720:	1a1b      	subne	r3, r3, r0
 8013722:	50a3      	strne	r3, [r4, r2]
 8013724:	e7af      	b.n	8013686 <_malloc_r+0x22>
 8013726:	6862      	ldr	r2, [r4, #4]
 8013728:	42a3      	cmp	r3, r4
 801372a:	bf0c      	ite	eq
 801372c:	f8c8 2000 	streq.w	r2, [r8]
 8013730:	605a      	strne	r2, [r3, #4]
 8013732:	e7eb      	b.n	801370c <_malloc_r+0xa8>
 8013734:	4623      	mov	r3, r4
 8013736:	6864      	ldr	r4, [r4, #4]
 8013738:	e7ae      	b.n	8013698 <_malloc_r+0x34>
 801373a:	463c      	mov	r4, r7
 801373c:	687f      	ldr	r7, [r7, #4]
 801373e:	e7b6      	b.n	80136ae <_malloc_r+0x4a>
 8013740:	461a      	mov	r2, r3
 8013742:	685b      	ldr	r3, [r3, #4]
 8013744:	42a3      	cmp	r3, r4
 8013746:	d1fb      	bne.n	8013740 <_malloc_r+0xdc>
 8013748:	2300      	movs	r3, #0
 801374a:	6053      	str	r3, [r2, #4]
 801374c:	e7de      	b.n	801370c <_malloc_r+0xa8>
 801374e:	230c      	movs	r3, #12
 8013750:	6033      	str	r3, [r6, #0]
 8013752:	4630      	mov	r0, r6
 8013754:	f000 f80c 	bl	8013770 <__malloc_unlock>
 8013758:	e794      	b.n	8013684 <_malloc_r+0x20>
 801375a:	6005      	str	r5, [r0, #0]
 801375c:	e7d6      	b.n	801370c <_malloc_r+0xa8>
 801375e:	bf00      	nop
 8013760:	2400120c 	.word	0x2400120c

08013764 <__malloc_lock>:
 8013764:	4801      	ldr	r0, [pc, #4]	@ (801376c <__malloc_lock+0x8>)
 8013766:	f7ff b920 	b.w	80129aa <__retarget_lock_acquire_recursive>
 801376a:	bf00      	nop
 801376c:	24001204 	.word	0x24001204

08013770 <__malloc_unlock>:
 8013770:	4801      	ldr	r0, [pc, #4]	@ (8013778 <__malloc_unlock+0x8>)
 8013772:	f7ff b91b 	b.w	80129ac <__retarget_lock_release_recursive>
 8013776:	bf00      	nop
 8013778:	24001204 	.word	0x24001204

0801377c <_Balloc>:
 801377c:	b570      	push	{r4, r5, r6, lr}
 801377e:	69c6      	ldr	r6, [r0, #28]
 8013780:	4604      	mov	r4, r0
 8013782:	460d      	mov	r5, r1
 8013784:	b976      	cbnz	r6, 80137a4 <_Balloc+0x28>
 8013786:	2010      	movs	r0, #16
 8013788:	f7ff ff42 	bl	8013610 <malloc>
 801378c:	4602      	mov	r2, r0
 801378e:	61e0      	str	r0, [r4, #28]
 8013790:	b920      	cbnz	r0, 801379c <_Balloc+0x20>
 8013792:	4b18      	ldr	r3, [pc, #96]	@ (80137f4 <_Balloc+0x78>)
 8013794:	4818      	ldr	r0, [pc, #96]	@ (80137f8 <_Balloc+0x7c>)
 8013796:	216b      	movs	r1, #107	@ 0x6b
 8013798:	f000 fdae 	bl	80142f8 <__assert_func>
 801379c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80137a0:	6006      	str	r6, [r0, #0]
 80137a2:	60c6      	str	r6, [r0, #12]
 80137a4:	69e6      	ldr	r6, [r4, #28]
 80137a6:	68f3      	ldr	r3, [r6, #12]
 80137a8:	b183      	cbz	r3, 80137cc <_Balloc+0x50>
 80137aa:	69e3      	ldr	r3, [r4, #28]
 80137ac:	68db      	ldr	r3, [r3, #12]
 80137ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80137b2:	b9b8      	cbnz	r0, 80137e4 <_Balloc+0x68>
 80137b4:	2101      	movs	r1, #1
 80137b6:	fa01 f605 	lsl.w	r6, r1, r5
 80137ba:	1d72      	adds	r2, r6, #5
 80137bc:	0092      	lsls	r2, r2, #2
 80137be:	4620      	mov	r0, r4
 80137c0:	f000 fdb8 	bl	8014334 <_calloc_r>
 80137c4:	b160      	cbz	r0, 80137e0 <_Balloc+0x64>
 80137c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80137ca:	e00e      	b.n	80137ea <_Balloc+0x6e>
 80137cc:	2221      	movs	r2, #33	@ 0x21
 80137ce:	2104      	movs	r1, #4
 80137d0:	4620      	mov	r0, r4
 80137d2:	f000 fdaf 	bl	8014334 <_calloc_r>
 80137d6:	69e3      	ldr	r3, [r4, #28]
 80137d8:	60f0      	str	r0, [r6, #12]
 80137da:	68db      	ldr	r3, [r3, #12]
 80137dc:	2b00      	cmp	r3, #0
 80137de:	d1e4      	bne.n	80137aa <_Balloc+0x2e>
 80137e0:	2000      	movs	r0, #0
 80137e2:	bd70      	pop	{r4, r5, r6, pc}
 80137e4:	6802      	ldr	r2, [r0, #0]
 80137e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80137ea:	2300      	movs	r3, #0
 80137ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80137f0:	e7f7      	b.n	80137e2 <_Balloc+0x66>
 80137f2:	bf00      	nop
 80137f4:	0801549b 	.word	0x0801549b
 80137f8:	0801551b 	.word	0x0801551b

080137fc <_Bfree>:
 80137fc:	b570      	push	{r4, r5, r6, lr}
 80137fe:	69c6      	ldr	r6, [r0, #28]
 8013800:	4605      	mov	r5, r0
 8013802:	460c      	mov	r4, r1
 8013804:	b976      	cbnz	r6, 8013824 <_Bfree+0x28>
 8013806:	2010      	movs	r0, #16
 8013808:	f7ff ff02 	bl	8013610 <malloc>
 801380c:	4602      	mov	r2, r0
 801380e:	61e8      	str	r0, [r5, #28]
 8013810:	b920      	cbnz	r0, 801381c <_Bfree+0x20>
 8013812:	4b09      	ldr	r3, [pc, #36]	@ (8013838 <_Bfree+0x3c>)
 8013814:	4809      	ldr	r0, [pc, #36]	@ (801383c <_Bfree+0x40>)
 8013816:	218f      	movs	r1, #143	@ 0x8f
 8013818:	f000 fd6e 	bl	80142f8 <__assert_func>
 801381c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013820:	6006      	str	r6, [r0, #0]
 8013822:	60c6      	str	r6, [r0, #12]
 8013824:	b13c      	cbz	r4, 8013836 <_Bfree+0x3a>
 8013826:	69eb      	ldr	r3, [r5, #28]
 8013828:	6862      	ldr	r2, [r4, #4]
 801382a:	68db      	ldr	r3, [r3, #12]
 801382c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013830:	6021      	str	r1, [r4, #0]
 8013832:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013836:	bd70      	pop	{r4, r5, r6, pc}
 8013838:	0801549b 	.word	0x0801549b
 801383c:	0801551b 	.word	0x0801551b

08013840 <__multadd>:
 8013840:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013844:	690d      	ldr	r5, [r1, #16]
 8013846:	4607      	mov	r7, r0
 8013848:	460c      	mov	r4, r1
 801384a:	461e      	mov	r6, r3
 801384c:	f101 0c14 	add.w	ip, r1, #20
 8013850:	2000      	movs	r0, #0
 8013852:	f8dc 3000 	ldr.w	r3, [ip]
 8013856:	b299      	uxth	r1, r3
 8013858:	fb02 6101 	mla	r1, r2, r1, r6
 801385c:	0c1e      	lsrs	r6, r3, #16
 801385e:	0c0b      	lsrs	r3, r1, #16
 8013860:	fb02 3306 	mla	r3, r2, r6, r3
 8013864:	b289      	uxth	r1, r1
 8013866:	3001      	adds	r0, #1
 8013868:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801386c:	4285      	cmp	r5, r0
 801386e:	f84c 1b04 	str.w	r1, [ip], #4
 8013872:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013876:	dcec      	bgt.n	8013852 <__multadd+0x12>
 8013878:	b30e      	cbz	r6, 80138be <__multadd+0x7e>
 801387a:	68a3      	ldr	r3, [r4, #8]
 801387c:	42ab      	cmp	r3, r5
 801387e:	dc19      	bgt.n	80138b4 <__multadd+0x74>
 8013880:	6861      	ldr	r1, [r4, #4]
 8013882:	4638      	mov	r0, r7
 8013884:	3101      	adds	r1, #1
 8013886:	f7ff ff79 	bl	801377c <_Balloc>
 801388a:	4680      	mov	r8, r0
 801388c:	b928      	cbnz	r0, 801389a <__multadd+0x5a>
 801388e:	4602      	mov	r2, r0
 8013890:	4b0c      	ldr	r3, [pc, #48]	@ (80138c4 <__multadd+0x84>)
 8013892:	480d      	ldr	r0, [pc, #52]	@ (80138c8 <__multadd+0x88>)
 8013894:	21ba      	movs	r1, #186	@ 0xba
 8013896:	f000 fd2f 	bl	80142f8 <__assert_func>
 801389a:	6922      	ldr	r2, [r4, #16]
 801389c:	3202      	adds	r2, #2
 801389e:	f104 010c 	add.w	r1, r4, #12
 80138a2:	0092      	lsls	r2, r2, #2
 80138a4:	300c      	adds	r0, #12
 80138a6:	f000 fd19 	bl	80142dc <memcpy>
 80138aa:	4621      	mov	r1, r4
 80138ac:	4638      	mov	r0, r7
 80138ae:	f7ff ffa5 	bl	80137fc <_Bfree>
 80138b2:	4644      	mov	r4, r8
 80138b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80138b8:	3501      	adds	r5, #1
 80138ba:	615e      	str	r6, [r3, #20]
 80138bc:	6125      	str	r5, [r4, #16]
 80138be:	4620      	mov	r0, r4
 80138c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80138c4:	0801550a 	.word	0x0801550a
 80138c8:	0801551b 	.word	0x0801551b

080138cc <__hi0bits>:
 80138cc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80138d0:	4603      	mov	r3, r0
 80138d2:	bf36      	itet	cc
 80138d4:	0403      	lslcc	r3, r0, #16
 80138d6:	2000      	movcs	r0, #0
 80138d8:	2010      	movcc	r0, #16
 80138da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80138de:	bf3c      	itt	cc
 80138e0:	021b      	lslcc	r3, r3, #8
 80138e2:	3008      	addcc	r0, #8
 80138e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80138e8:	bf3c      	itt	cc
 80138ea:	011b      	lslcc	r3, r3, #4
 80138ec:	3004      	addcc	r0, #4
 80138ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80138f2:	bf3c      	itt	cc
 80138f4:	009b      	lslcc	r3, r3, #2
 80138f6:	3002      	addcc	r0, #2
 80138f8:	2b00      	cmp	r3, #0
 80138fa:	db05      	blt.n	8013908 <__hi0bits+0x3c>
 80138fc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013900:	f100 0001 	add.w	r0, r0, #1
 8013904:	bf08      	it	eq
 8013906:	2020      	moveq	r0, #32
 8013908:	4770      	bx	lr

0801390a <__lo0bits>:
 801390a:	6803      	ldr	r3, [r0, #0]
 801390c:	4602      	mov	r2, r0
 801390e:	f013 0007 	ands.w	r0, r3, #7
 8013912:	d00b      	beq.n	801392c <__lo0bits+0x22>
 8013914:	07d9      	lsls	r1, r3, #31
 8013916:	d421      	bmi.n	801395c <__lo0bits+0x52>
 8013918:	0798      	lsls	r0, r3, #30
 801391a:	bf49      	itett	mi
 801391c:	085b      	lsrmi	r3, r3, #1
 801391e:	089b      	lsrpl	r3, r3, #2
 8013920:	2001      	movmi	r0, #1
 8013922:	6013      	strmi	r3, [r2, #0]
 8013924:	bf5c      	itt	pl
 8013926:	6013      	strpl	r3, [r2, #0]
 8013928:	2002      	movpl	r0, #2
 801392a:	4770      	bx	lr
 801392c:	b299      	uxth	r1, r3
 801392e:	b909      	cbnz	r1, 8013934 <__lo0bits+0x2a>
 8013930:	0c1b      	lsrs	r3, r3, #16
 8013932:	2010      	movs	r0, #16
 8013934:	b2d9      	uxtb	r1, r3
 8013936:	b909      	cbnz	r1, 801393c <__lo0bits+0x32>
 8013938:	3008      	adds	r0, #8
 801393a:	0a1b      	lsrs	r3, r3, #8
 801393c:	0719      	lsls	r1, r3, #28
 801393e:	bf04      	itt	eq
 8013940:	091b      	lsreq	r3, r3, #4
 8013942:	3004      	addeq	r0, #4
 8013944:	0799      	lsls	r1, r3, #30
 8013946:	bf04      	itt	eq
 8013948:	089b      	lsreq	r3, r3, #2
 801394a:	3002      	addeq	r0, #2
 801394c:	07d9      	lsls	r1, r3, #31
 801394e:	d403      	bmi.n	8013958 <__lo0bits+0x4e>
 8013950:	085b      	lsrs	r3, r3, #1
 8013952:	f100 0001 	add.w	r0, r0, #1
 8013956:	d003      	beq.n	8013960 <__lo0bits+0x56>
 8013958:	6013      	str	r3, [r2, #0]
 801395a:	4770      	bx	lr
 801395c:	2000      	movs	r0, #0
 801395e:	4770      	bx	lr
 8013960:	2020      	movs	r0, #32
 8013962:	4770      	bx	lr

08013964 <__i2b>:
 8013964:	b510      	push	{r4, lr}
 8013966:	460c      	mov	r4, r1
 8013968:	2101      	movs	r1, #1
 801396a:	f7ff ff07 	bl	801377c <_Balloc>
 801396e:	4602      	mov	r2, r0
 8013970:	b928      	cbnz	r0, 801397e <__i2b+0x1a>
 8013972:	4b05      	ldr	r3, [pc, #20]	@ (8013988 <__i2b+0x24>)
 8013974:	4805      	ldr	r0, [pc, #20]	@ (801398c <__i2b+0x28>)
 8013976:	f240 1145 	movw	r1, #325	@ 0x145
 801397a:	f000 fcbd 	bl	80142f8 <__assert_func>
 801397e:	2301      	movs	r3, #1
 8013980:	6144      	str	r4, [r0, #20]
 8013982:	6103      	str	r3, [r0, #16]
 8013984:	bd10      	pop	{r4, pc}
 8013986:	bf00      	nop
 8013988:	0801550a 	.word	0x0801550a
 801398c:	0801551b 	.word	0x0801551b

08013990 <__multiply>:
 8013990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013994:	4614      	mov	r4, r2
 8013996:	690a      	ldr	r2, [r1, #16]
 8013998:	6923      	ldr	r3, [r4, #16]
 801399a:	429a      	cmp	r2, r3
 801399c:	bfa8      	it	ge
 801399e:	4623      	movge	r3, r4
 80139a0:	460f      	mov	r7, r1
 80139a2:	bfa4      	itt	ge
 80139a4:	460c      	movge	r4, r1
 80139a6:	461f      	movge	r7, r3
 80139a8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80139ac:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80139b0:	68a3      	ldr	r3, [r4, #8]
 80139b2:	6861      	ldr	r1, [r4, #4]
 80139b4:	eb0a 0609 	add.w	r6, sl, r9
 80139b8:	42b3      	cmp	r3, r6
 80139ba:	b085      	sub	sp, #20
 80139bc:	bfb8      	it	lt
 80139be:	3101      	addlt	r1, #1
 80139c0:	f7ff fedc 	bl	801377c <_Balloc>
 80139c4:	b930      	cbnz	r0, 80139d4 <__multiply+0x44>
 80139c6:	4602      	mov	r2, r0
 80139c8:	4b44      	ldr	r3, [pc, #272]	@ (8013adc <__multiply+0x14c>)
 80139ca:	4845      	ldr	r0, [pc, #276]	@ (8013ae0 <__multiply+0x150>)
 80139cc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80139d0:	f000 fc92 	bl	80142f8 <__assert_func>
 80139d4:	f100 0514 	add.w	r5, r0, #20
 80139d8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80139dc:	462b      	mov	r3, r5
 80139de:	2200      	movs	r2, #0
 80139e0:	4543      	cmp	r3, r8
 80139e2:	d321      	bcc.n	8013a28 <__multiply+0x98>
 80139e4:	f107 0114 	add.w	r1, r7, #20
 80139e8:	f104 0214 	add.w	r2, r4, #20
 80139ec:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80139f0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80139f4:	9302      	str	r3, [sp, #8]
 80139f6:	1b13      	subs	r3, r2, r4
 80139f8:	3b15      	subs	r3, #21
 80139fa:	f023 0303 	bic.w	r3, r3, #3
 80139fe:	3304      	adds	r3, #4
 8013a00:	f104 0715 	add.w	r7, r4, #21
 8013a04:	42ba      	cmp	r2, r7
 8013a06:	bf38      	it	cc
 8013a08:	2304      	movcc	r3, #4
 8013a0a:	9301      	str	r3, [sp, #4]
 8013a0c:	9b02      	ldr	r3, [sp, #8]
 8013a0e:	9103      	str	r1, [sp, #12]
 8013a10:	428b      	cmp	r3, r1
 8013a12:	d80c      	bhi.n	8013a2e <__multiply+0x9e>
 8013a14:	2e00      	cmp	r6, #0
 8013a16:	dd03      	ble.n	8013a20 <__multiply+0x90>
 8013a18:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013a1c:	2b00      	cmp	r3, #0
 8013a1e:	d05b      	beq.n	8013ad8 <__multiply+0x148>
 8013a20:	6106      	str	r6, [r0, #16]
 8013a22:	b005      	add	sp, #20
 8013a24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a28:	f843 2b04 	str.w	r2, [r3], #4
 8013a2c:	e7d8      	b.n	80139e0 <__multiply+0x50>
 8013a2e:	f8b1 a000 	ldrh.w	sl, [r1]
 8013a32:	f1ba 0f00 	cmp.w	sl, #0
 8013a36:	d024      	beq.n	8013a82 <__multiply+0xf2>
 8013a38:	f104 0e14 	add.w	lr, r4, #20
 8013a3c:	46a9      	mov	r9, r5
 8013a3e:	f04f 0c00 	mov.w	ip, #0
 8013a42:	f85e 7b04 	ldr.w	r7, [lr], #4
 8013a46:	f8d9 3000 	ldr.w	r3, [r9]
 8013a4a:	fa1f fb87 	uxth.w	fp, r7
 8013a4e:	b29b      	uxth	r3, r3
 8013a50:	fb0a 330b 	mla	r3, sl, fp, r3
 8013a54:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8013a58:	f8d9 7000 	ldr.w	r7, [r9]
 8013a5c:	4463      	add	r3, ip
 8013a5e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8013a62:	fb0a c70b 	mla	r7, sl, fp, ip
 8013a66:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8013a6a:	b29b      	uxth	r3, r3
 8013a6c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8013a70:	4572      	cmp	r2, lr
 8013a72:	f849 3b04 	str.w	r3, [r9], #4
 8013a76:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8013a7a:	d8e2      	bhi.n	8013a42 <__multiply+0xb2>
 8013a7c:	9b01      	ldr	r3, [sp, #4]
 8013a7e:	f845 c003 	str.w	ip, [r5, r3]
 8013a82:	9b03      	ldr	r3, [sp, #12]
 8013a84:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013a88:	3104      	adds	r1, #4
 8013a8a:	f1b9 0f00 	cmp.w	r9, #0
 8013a8e:	d021      	beq.n	8013ad4 <__multiply+0x144>
 8013a90:	682b      	ldr	r3, [r5, #0]
 8013a92:	f104 0c14 	add.w	ip, r4, #20
 8013a96:	46ae      	mov	lr, r5
 8013a98:	f04f 0a00 	mov.w	sl, #0
 8013a9c:	f8bc b000 	ldrh.w	fp, [ip]
 8013aa0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8013aa4:	fb09 770b 	mla	r7, r9, fp, r7
 8013aa8:	4457      	add	r7, sl
 8013aaa:	b29b      	uxth	r3, r3
 8013aac:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8013ab0:	f84e 3b04 	str.w	r3, [lr], #4
 8013ab4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8013ab8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013abc:	f8be 3000 	ldrh.w	r3, [lr]
 8013ac0:	fb09 330a 	mla	r3, r9, sl, r3
 8013ac4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8013ac8:	4562      	cmp	r2, ip
 8013aca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013ace:	d8e5      	bhi.n	8013a9c <__multiply+0x10c>
 8013ad0:	9f01      	ldr	r7, [sp, #4]
 8013ad2:	51eb      	str	r3, [r5, r7]
 8013ad4:	3504      	adds	r5, #4
 8013ad6:	e799      	b.n	8013a0c <__multiply+0x7c>
 8013ad8:	3e01      	subs	r6, #1
 8013ada:	e79b      	b.n	8013a14 <__multiply+0x84>
 8013adc:	0801550a 	.word	0x0801550a
 8013ae0:	0801551b 	.word	0x0801551b

08013ae4 <__pow5mult>:
 8013ae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013ae8:	4615      	mov	r5, r2
 8013aea:	f012 0203 	ands.w	r2, r2, #3
 8013aee:	4607      	mov	r7, r0
 8013af0:	460e      	mov	r6, r1
 8013af2:	d007      	beq.n	8013b04 <__pow5mult+0x20>
 8013af4:	4c25      	ldr	r4, [pc, #148]	@ (8013b8c <__pow5mult+0xa8>)
 8013af6:	3a01      	subs	r2, #1
 8013af8:	2300      	movs	r3, #0
 8013afa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013afe:	f7ff fe9f 	bl	8013840 <__multadd>
 8013b02:	4606      	mov	r6, r0
 8013b04:	10ad      	asrs	r5, r5, #2
 8013b06:	d03d      	beq.n	8013b84 <__pow5mult+0xa0>
 8013b08:	69fc      	ldr	r4, [r7, #28]
 8013b0a:	b97c      	cbnz	r4, 8013b2c <__pow5mult+0x48>
 8013b0c:	2010      	movs	r0, #16
 8013b0e:	f7ff fd7f 	bl	8013610 <malloc>
 8013b12:	4602      	mov	r2, r0
 8013b14:	61f8      	str	r0, [r7, #28]
 8013b16:	b928      	cbnz	r0, 8013b24 <__pow5mult+0x40>
 8013b18:	4b1d      	ldr	r3, [pc, #116]	@ (8013b90 <__pow5mult+0xac>)
 8013b1a:	481e      	ldr	r0, [pc, #120]	@ (8013b94 <__pow5mult+0xb0>)
 8013b1c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013b20:	f000 fbea 	bl	80142f8 <__assert_func>
 8013b24:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013b28:	6004      	str	r4, [r0, #0]
 8013b2a:	60c4      	str	r4, [r0, #12]
 8013b2c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013b30:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013b34:	b94c      	cbnz	r4, 8013b4a <__pow5mult+0x66>
 8013b36:	f240 2171 	movw	r1, #625	@ 0x271
 8013b3a:	4638      	mov	r0, r7
 8013b3c:	f7ff ff12 	bl	8013964 <__i2b>
 8013b40:	2300      	movs	r3, #0
 8013b42:	f8c8 0008 	str.w	r0, [r8, #8]
 8013b46:	4604      	mov	r4, r0
 8013b48:	6003      	str	r3, [r0, #0]
 8013b4a:	f04f 0900 	mov.w	r9, #0
 8013b4e:	07eb      	lsls	r3, r5, #31
 8013b50:	d50a      	bpl.n	8013b68 <__pow5mult+0x84>
 8013b52:	4631      	mov	r1, r6
 8013b54:	4622      	mov	r2, r4
 8013b56:	4638      	mov	r0, r7
 8013b58:	f7ff ff1a 	bl	8013990 <__multiply>
 8013b5c:	4631      	mov	r1, r6
 8013b5e:	4680      	mov	r8, r0
 8013b60:	4638      	mov	r0, r7
 8013b62:	f7ff fe4b 	bl	80137fc <_Bfree>
 8013b66:	4646      	mov	r6, r8
 8013b68:	106d      	asrs	r5, r5, #1
 8013b6a:	d00b      	beq.n	8013b84 <__pow5mult+0xa0>
 8013b6c:	6820      	ldr	r0, [r4, #0]
 8013b6e:	b938      	cbnz	r0, 8013b80 <__pow5mult+0x9c>
 8013b70:	4622      	mov	r2, r4
 8013b72:	4621      	mov	r1, r4
 8013b74:	4638      	mov	r0, r7
 8013b76:	f7ff ff0b 	bl	8013990 <__multiply>
 8013b7a:	6020      	str	r0, [r4, #0]
 8013b7c:	f8c0 9000 	str.w	r9, [r0]
 8013b80:	4604      	mov	r4, r0
 8013b82:	e7e4      	b.n	8013b4e <__pow5mult+0x6a>
 8013b84:	4630      	mov	r0, r6
 8013b86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013b8a:	bf00      	nop
 8013b8c:	08015574 	.word	0x08015574
 8013b90:	0801549b 	.word	0x0801549b
 8013b94:	0801551b 	.word	0x0801551b

08013b98 <__lshift>:
 8013b98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013b9c:	460c      	mov	r4, r1
 8013b9e:	6849      	ldr	r1, [r1, #4]
 8013ba0:	6923      	ldr	r3, [r4, #16]
 8013ba2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013ba6:	68a3      	ldr	r3, [r4, #8]
 8013ba8:	4607      	mov	r7, r0
 8013baa:	4691      	mov	r9, r2
 8013bac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013bb0:	f108 0601 	add.w	r6, r8, #1
 8013bb4:	42b3      	cmp	r3, r6
 8013bb6:	db0b      	blt.n	8013bd0 <__lshift+0x38>
 8013bb8:	4638      	mov	r0, r7
 8013bba:	f7ff fddf 	bl	801377c <_Balloc>
 8013bbe:	4605      	mov	r5, r0
 8013bc0:	b948      	cbnz	r0, 8013bd6 <__lshift+0x3e>
 8013bc2:	4602      	mov	r2, r0
 8013bc4:	4b28      	ldr	r3, [pc, #160]	@ (8013c68 <__lshift+0xd0>)
 8013bc6:	4829      	ldr	r0, [pc, #164]	@ (8013c6c <__lshift+0xd4>)
 8013bc8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013bcc:	f000 fb94 	bl	80142f8 <__assert_func>
 8013bd0:	3101      	adds	r1, #1
 8013bd2:	005b      	lsls	r3, r3, #1
 8013bd4:	e7ee      	b.n	8013bb4 <__lshift+0x1c>
 8013bd6:	2300      	movs	r3, #0
 8013bd8:	f100 0114 	add.w	r1, r0, #20
 8013bdc:	f100 0210 	add.w	r2, r0, #16
 8013be0:	4618      	mov	r0, r3
 8013be2:	4553      	cmp	r3, sl
 8013be4:	db33      	blt.n	8013c4e <__lshift+0xb6>
 8013be6:	6920      	ldr	r0, [r4, #16]
 8013be8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013bec:	f104 0314 	add.w	r3, r4, #20
 8013bf0:	f019 091f 	ands.w	r9, r9, #31
 8013bf4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013bf8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013bfc:	d02b      	beq.n	8013c56 <__lshift+0xbe>
 8013bfe:	f1c9 0e20 	rsb	lr, r9, #32
 8013c02:	468a      	mov	sl, r1
 8013c04:	2200      	movs	r2, #0
 8013c06:	6818      	ldr	r0, [r3, #0]
 8013c08:	fa00 f009 	lsl.w	r0, r0, r9
 8013c0c:	4310      	orrs	r0, r2
 8013c0e:	f84a 0b04 	str.w	r0, [sl], #4
 8013c12:	f853 2b04 	ldr.w	r2, [r3], #4
 8013c16:	459c      	cmp	ip, r3
 8013c18:	fa22 f20e 	lsr.w	r2, r2, lr
 8013c1c:	d8f3      	bhi.n	8013c06 <__lshift+0x6e>
 8013c1e:	ebac 0304 	sub.w	r3, ip, r4
 8013c22:	3b15      	subs	r3, #21
 8013c24:	f023 0303 	bic.w	r3, r3, #3
 8013c28:	3304      	adds	r3, #4
 8013c2a:	f104 0015 	add.w	r0, r4, #21
 8013c2e:	4584      	cmp	ip, r0
 8013c30:	bf38      	it	cc
 8013c32:	2304      	movcc	r3, #4
 8013c34:	50ca      	str	r2, [r1, r3]
 8013c36:	b10a      	cbz	r2, 8013c3c <__lshift+0xa4>
 8013c38:	f108 0602 	add.w	r6, r8, #2
 8013c3c:	3e01      	subs	r6, #1
 8013c3e:	4638      	mov	r0, r7
 8013c40:	612e      	str	r6, [r5, #16]
 8013c42:	4621      	mov	r1, r4
 8013c44:	f7ff fdda 	bl	80137fc <_Bfree>
 8013c48:	4628      	mov	r0, r5
 8013c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013c4e:	f842 0f04 	str.w	r0, [r2, #4]!
 8013c52:	3301      	adds	r3, #1
 8013c54:	e7c5      	b.n	8013be2 <__lshift+0x4a>
 8013c56:	3904      	subs	r1, #4
 8013c58:	f853 2b04 	ldr.w	r2, [r3], #4
 8013c5c:	f841 2f04 	str.w	r2, [r1, #4]!
 8013c60:	459c      	cmp	ip, r3
 8013c62:	d8f9      	bhi.n	8013c58 <__lshift+0xc0>
 8013c64:	e7ea      	b.n	8013c3c <__lshift+0xa4>
 8013c66:	bf00      	nop
 8013c68:	0801550a 	.word	0x0801550a
 8013c6c:	0801551b 	.word	0x0801551b

08013c70 <__mcmp>:
 8013c70:	690a      	ldr	r2, [r1, #16]
 8013c72:	4603      	mov	r3, r0
 8013c74:	6900      	ldr	r0, [r0, #16]
 8013c76:	1a80      	subs	r0, r0, r2
 8013c78:	b530      	push	{r4, r5, lr}
 8013c7a:	d10e      	bne.n	8013c9a <__mcmp+0x2a>
 8013c7c:	3314      	adds	r3, #20
 8013c7e:	3114      	adds	r1, #20
 8013c80:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013c84:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013c88:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013c8c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013c90:	4295      	cmp	r5, r2
 8013c92:	d003      	beq.n	8013c9c <__mcmp+0x2c>
 8013c94:	d205      	bcs.n	8013ca2 <__mcmp+0x32>
 8013c96:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013c9a:	bd30      	pop	{r4, r5, pc}
 8013c9c:	42a3      	cmp	r3, r4
 8013c9e:	d3f3      	bcc.n	8013c88 <__mcmp+0x18>
 8013ca0:	e7fb      	b.n	8013c9a <__mcmp+0x2a>
 8013ca2:	2001      	movs	r0, #1
 8013ca4:	e7f9      	b.n	8013c9a <__mcmp+0x2a>
	...

08013ca8 <__mdiff>:
 8013ca8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013cac:	4689      	mov	r9, r1
 8013cae:	4606      	mov	r6, r0
 8013cb0:	4611      	mov	r1, r2
 8013cb2:	4648      	mov	r0, r9
 8013cb4:	4614      	mov	r4, r2
 8013cb6:	f7ff ffdb 	bl	8013c70 <__mcmp>
 8013cba:	1e05      	subs	r5, r0, #0
 8013cbc:	d112      	bne.n	8013ce4 <__mdiff+0x3c>
 8013cbe:	4629      	mov	r1, r5
 8013cc0:	4630      	mov	r0, r6
 8013cc2:	f7ff fd5b 	bl	801377c <_Balloc>
 8013cc6:	4602      	mov	r2, r0
 8013cc8:	b928      	cbnz	r0, 8013cd6 <__mdiff+0x2e>
 8013cca:	4b3f      	ldr	r3, [pc, #252]	@ (8013dc8 <__mdiff+0x120>)
 8013ccc:	f240 2137 	movw	r1, #567	@ 0x237
 8013cd0:	483e      	ldr	r0, [pc, #248]	@ (8013dcc <__mdiff+0x124>)
 8013cd2:	f000 fb11 	bl	80142f8 <__assert_func>
 8013cd6:	2301      	movs	r3, #1
 8013cd8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013cdc:	4610      	mov	r0, r2
 8013cde:	b003      	add	sp, #12
 8013ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ce4:	bfbc      	itt	lt
 8013ce6:	464b      	movlt	r3, r9
 8013ce8:	46a1      	movlt	r9, r4
 8013cea:	4630      	mov	r0, r6
 8013cec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013cf0:	bfba      	itte	lt
 8013cf2:	461c      	movlt	r4, r3
 8013cf4:	2501      	movlt	r5, #1
 8013cf6:	2500      	movge	r5, #0
 8013cf8:	f7ff fd40 	bl	801377c <_Balloc>
 8013cfc:	4602      	mov	r2, r0
 8013cfe:	b918      	cbnz	r0, 8013d08 <__mdiff+0x60>
 8013d00:	4b31      	ldr	r3, [pc, #196]	@ (8013dc8 <__mdiff+0x120>)
 8013d02:	f240 2145 	movw	r1, #581	@ 0x245
 8013d06:	e7e3      	b.n	8013cd0 <__mdiff+0x28>
 8013d08:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013d0c:	6926      	ldr	r6, [r4, #16]
 8013d0e:	60c5      	str	r5, [r0, #12]
 8013d10:	f109 0310 	add.w	r3, r9, #16
 8013d14:	f109 0514 	add.w	r5, r9, #20
 8013d18:	f104 0e14 	add.w	lr, r4, #20
 8013d1c:	f100 0b14 	add.w	fp, r0, #20
 8013d20:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013d24:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013d28:	9301      	str	r3, [sp, #4]
 8013d2a:	46d9      	mov	r9, fp
 8013d2c:	f04f 0c00 	mov.w	ip, #0
 8013d30:	9b01      	ldr	r3, [sp, #4]
 8013d32:	f85e 0b04 	ldr.w	r0, [lr], #4
 8013d36:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013d3a:	9301      	str	r3, [sp, #4]
 8013d3c:	fa1f f38a 	uxth.w	r3, sl
 8013d40:	4619      	mov	r1, r3
 8013d42:	b283      	uxth	r3, r0
 8013d44:	1acb      	subs	r3, r1, r3
 8013d46:	0c00      	lsrs	r0, r0, #16
 8013d48:	4463      	add	r3, ip
 8013d4a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013d4e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8013d52:	b29b      	uxth	r3, r3
 8013d54:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013d58:	4576      	cmp	r6, lr
 8013d5a:	f849 3b04 	str.w	r3, [r9], #4
 8013d5e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013d62:	d8e5      	bhi.n	8013d30 <__mdiff+0x88>
 8013d64:	1b33      	subs	r3, r6, r4
 8013d66:	3b15      	subs	r3, #21
 8013d68:	f023 0303 	bic.w	r3, r3, #3
 8013d6c:	3415      	adds	r4, #21
 8013d6e:	3304      	adds	r3, #4
 8013d70:	42a6      	cmp	r6, r4
 8013d72:	bf38      	it	cc
 8013d74:	2304      	movcc	r3, #4
 8013d76:	441d      	add	r5, r3
 8013d78:	445b      	add	r3, fp
 8013d7a:	461e      	mov	r6, r3
 8013d7c:	462c      	mov	r4, r5
 8013d7e:	4544      	cmp	r4, r8
 8013d80:	d30e      	bcc.n	8013da0 <__mdiff+0xf8>
 8013d82:	f108 0103 	add.w	r1, r8, #3
 8013d86:	1b49      	subs	r1, r1, r5
 8013d88:	f021 0103 	bic.w	r1, r1, #3
 8013d8c:	3d03      	subs	r5, #3
 8013d8e:	45a8      	cmp	r8, r5
 8013d90:	bf38      	it	cc
 8013d92:	2100      	movcc	r1, #0
 8013d94:	440b      	add	r3, r1
 8013d96:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013d9a:	b191      	cbz	r1, 8013dc2 <__mdiff+0x11a>
 8013d9c:	6117      	str	r7, [r2, #16]
 8013d9e:	e79d      	b.n	8013cdc <__mdiff+0x34>
 8013da0:	f854 1b04 	ldr.w	r1, [r4], #4
 8013da4:	46e6      	mov	lr, ip
 8013da6:	0c08      	lsrs	r0, r1, #16
 8013da8:	fa1c fc81 	uxtah	ip, ip, r1
 8013dac:	4471      	add	r1, lr
 8013dae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8013db2:	b289      	uxth	r1, r1
 8013db4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8013db8:	f846 1b04 	str.w	r1, [r6], #4
 8013dbc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013dc0:	e7dd      	b.n	8013d7e <__mdiff+0xd6>
 8013dc2:	3f01      	subs	r7, #1
 8013dc4:	e7e7      	b.n	8013d96 <__mdiff+0xee>
 8013dc6:	bf00      	nop
 8013dc8:	0801550a 	.word	0x0801550a
 8013dcc:	0801551b 	.word	0x0801551b

08013dd0 <__d2b>:
 8013dd0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013dd4:	460f      	mov	r7, r1
 8013dd6:	2101      	movs	r1, #1
 8013dd8:	ec59 8b10 	vmov	r8, r9, d0
 8013ddc:	4616      	mov	r6, r2
 8013dde:	f7ff fccd 	bl	801377c <_Balloc>
 8013de2:	4604      	mov	r4, r0
 8013de4:	b930      	cbnz	r0, 8013df4 <__d2b+0x24>
 8013de6:	4602      	mov	r2, r0
 8013de8:	4b23      	ldr	r3, [pc, #140]	@ (8013e78 <__d2b+0xa8>)
 8013dea:	4824      	ldr	r0, [pc, #144]	@ (8013e7c <__d2b+0xac>)
 8013dec:	f240 310f 	movw	r1, #783	@ 0x30f
 8013df0:	f000 fa82 	bl	80142f8 <__assert_func>
 8013df4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013df8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013dfc:	b10d      	cbz	r5, 8013e02 <__d2b+0x32>
 8013dfe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013e02:	9301      	str	r3, [sp, #4]
 8013e04:	f1b8 0300 	subs.w	r3, r8, #0
 8013e08:	d023      	beq.n	8013e52 <__d2b+0x82>
 8013e0a:	4668      	mov	r0, sp
 8013e0c:	9300      	str	r3, [sp, #0]
 8013e0e:	f7ff fd7c 	bl	801390a <__lo0bits>
 8013e12:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013e16:	b1d0      	cbz	r0, 8013e4e <__d2b+0x7e>
 8013e18:	f1c0 0320 	rsb	r3, r0, #32
 8013e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8013e20:	430b      	orrs	r3, r1
 8013e22:	40c2      	lsrs	r2, r0
 8013e24:	6163      	str	r3, [r4, #20]
 8013e26:	9201      	str	r2, [sp, #4]
 8013e28:	9b01      	ldr	r3, [sp, #4]
 8013e2a:	61a3      	str	r3, [r4, #24]
 8013e2c:	2b00      	cmp	r3, #0
 8013e2e:	bf0c      	ite	eq
 8013e30:	2201      	moveq	r2, #1
 8013e32:	2202      	movne	r2, #2
 8013e34:	6122      	str	r2, [r4, #16]
 8013e36:	b1a5      	cbz	r5, 8013e62 <__d2b+0x92>
 8013e38:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013e3c:	4405      	add	r5, r0
 8013e3e:	603d      	str	r5, [r7, #0]
 8013e40:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8013e44:	6030      	str	r0, [r6, #0]
 8013e46:	4620      	mov	r0, r4
 8013e48:	b003      	add	sp, #12
 8013e4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013e4e:	6161      	str	r1, [r4, #20]
 8013e50:	e7ea      	b.n	8013e28 <__d2b+0x58>
 8013e52:	a801      	add	r0, sp, #4
 8013e54:	f7ff fd59 	bl	801390a <__lo0bits>
 8013e58:	9b01      	ldr	r3, [sp, #4]
 8013e5a:	6163      	str	r3, [r4, #20]
 8013e5c:	3020      	adds	r0, #32
 8013e5e:	2201      	movs	r2, #1
 8013e60:	e7e8      	b.n	8013e34 <__d2b+0x64>
 8013e62:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013e66:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8013e6a:	6038      	str	r0, [r7, #0]
 8013e6c:	6918      	ldr	r0, [r3, #16]
 8013e6e:	f7ff fd2d 	bl	80138cc <__hi0bits>
 8013e72:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013e76:	e7e5      	b.n	8013e44 <__d2b+0x74>
 8013e78:	0801550a 	.word	0x0801550a
 8013e7c:	0801551b 	.word	0x0801551b

08013e80 <__ssputs_r>:
 8013e80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013e84:	688e      	ldr	r6, [r1, #8]
 8013e86:	461f      	mov	r7, r3
 8013e88:	42be      	cmp	r6, r7
 8013e8a:	680b      	ldr	r3, [r1, #0]
 8013e8c:	4682      	mov	sl, r0
 8013e8e:	460c      	mov	r4, r1
 8013e90:	4690      	mov	r8, r2
 8013e92:	d82d      	bhi.n	8013ef0 <__ssputs_r+0x70>
 8013e94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013e98:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8013e9c:	d026      	beq.n	8013eec <__ssputs_r+0x6c>
 8013e9e:	6965      	ldr	r5, [r4, #20]
 8013ea0:	6909      	ldr	r1, [r1, #16]
 8013ea2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013ea6:	eba3 0901 	sub.w	r9, r3, r1
 8013eaa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013eae:	1c7b      	adds	r3, r7, #1
 8013eb0:	444b      	add	r3, r9
 8013eb2:	106d      	asrs	r5, r5, #1
 8013eb4:	429d      	cmp	r5, r3
 8013eb6:	bf38      	it	cc
 8013eb8:	461d      	movcc	r5, r3
 8013eba:	0553      	lsls	r3, r2, #21
 8013ebc:	d527      	bpl.n	8013f0e <__ssputs_r+0x8e>
 8013ebe:	4629      	mov	r1, r5
 8013ec0:	f7ff fbd0 	bl	8013664 <_malloc_r>
 8013ec4:	4606      	mov	r6, r0
 8013ec6:	b360      	cbz	r0, 8013f22 <__ssputs_r+0xa2>
 8013ec8:	6921      	ldr	r1, [r4, #16]
 8013eca:	464a      	mov	r2, r9
 8013ecc:	f000 fa06 	bl	80142dc <memcpy>
 8013ed0:	89a3      	ldrh	r3, [r4, #12]
 8013ed2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8013ed6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013eda:	81a3      	strh	r3, [r4, #12]
 8013edc:	6126      	str	r6, [r4, #16]
 8013ede:	6165      	str	r5, [r4, #20]
 8013ee0:	444e      	add	r6, r9
 8013ee2:	eba5 0509 	sub.w	r5, r5, r9
 8013ee6:	6026      	str	r6, [r4, #0]
 8013ee8:	60a5      	str	r5, [r4, #8]
 8013eea:	463e      	mov	r6, r7
 8013eec:	42be      	cmp	r6, r7
 8013eee:	d900      	bls.n	8013ef2 <__ssputs_r+0x72>
 8013ef0:	463e      	mov	r6, r7
 8013ef2:	6820      	ldr	r0, [r4, #0]
 8013ef4:	4632      	mov	r2, r6
 8013ef6:	4641      	mov	r1, r8
 8013ef8:	f000 f9c6 	bl	8014288 <memmove>
 8013efc:	68a3      	ldr	r3, [r4, #8]
 8013efe:	1b9b      	subs	r3, r3, r6
 8013f00:	60a3      	str	r3, [r4, #8]
 8013f02:	6823      	ldr	r3, [r4, #0]
 8013f04:	4433      	add	r3, r6
 8013f06:	6023      	str	r3, [r4, #0]
 8013f08:	2000      	movs	r0, #0
 8013f0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013f0e:	462a      	mov	r2, r5
 8013f10:	f000 fa36 	bl	8014380 <_realloc_r>
 8013f14:	4606      	mov	r6, r0
 8013f16:	2800      	cmp	r0, #0
 8013f18:	d1e0      	bne.n	8013edc <__ssputs_r+0x5c>
 8013f1a:	6921      	ldr	r1, [r4, #16]
 8013f1c:	4650      	mov	r0, sl
 8013f1e:	f7ff fb2d 	bl	801357c <_free_r>
 8013f22:	230c      	movs	r3, #12
 8013f24:	f8ca 3000 	str.w	r3, [sl]
 8013f28:	89a3      	ldrh	r3, [r4, #12]
 8013f2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013f2e:	81a3      	strh	r3, [r4, #12]
 8013f30:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013f34:	e7e9      	b.n	8013f0a <__ssputs_r+0x8a>
	...

08013f38 <_svfiprintf_r>:
 8013f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f3c:	4698      	mov	r8, r3
 8013f3e:	898b      	ldrh	r3, [r1, #12]
 8013f40:	061b      	lsls	r3, r3, #24
 8013f42:	b09d      	sub	sp, #116	@ 0x74
 8013f44:	4607      	mov	r7, r0
 8013f46:	460d      	mov	r5, r1
 8013f48:	4614      	mov	r4, r2
 8013f4a:	d510      	bpl.n	8013f6e <_svfiprintf_r+0x36>
 8013f4c:	690b      	ldr	r3, [r1, #16]
 8013f4e:	b973      	cbnz	r3, 8013f6e <_svfiprintf_r+0x36>
 8013f50:	2140      	movs	r1, #64	@ 0x40
 8013f52:	f7ff fb87 	bl	8013664 <_malloc_r>
 8013f56:	6028      	str	r0, [r5, #0]
 8013f58:	6128      	str	r0, [r5, #16]
 8013f5a:	b930      	cbnz	r0, 8013f6a <_svfiprintf_r+0x32>
 8013f5c:	230c      	movs	r3, #12
 8013f5e:	603b      	str	r3, [r7, #0]
 8013f60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013f64:	b01d      	add	sp, #116	@ 0x74
 8013f66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f6a:	2340      	movs	r3, #64	@ 0x40
 8013f6c:	616b      	str	r3, [r5, #20]
 8013f6e:	2300      	movs	r3, #0
 8013f70:	9309      	str	r3, [sp, #36]	@ 0x24
 8013f72:	2320      	movs	r3, #32
 8013f74:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013f78:	f8cd 800c 	str.w	r8, [sp, #12]
 8013f7c:	2330      	movs	r3, #48	@ 0x30
 8013f7e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801411c <_svfiprintf_r+0x1e4>
 8013f82:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013f86:	f04f 0901 	mov.w	r9, #1
 8013f8a:	4623      	mov	r3, r4
 8013f8c:	469a      	mov	sl, r3
 8013f8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013f92:	b10a      	cbz	r2, 8013f98 <_svfiprintf_r+0x60>
 8013f94:	2a25      	cmp	r2, #37	@ 0x25
 8013f96:	d1f9      	bne.n	8013f8c <_svfiprintf_r+0x54>
 8013f98:	ebba 0b04 	subs.w	fp, sl, r4
 8013f9c:	d00b      	beq.n	8013fb6 <_svfiprintf_r+0x7e>
 8013f9e:	465b      	mov	r3, fp
 8013fa0:	4622      	mov	r2, r4
 8013fa2:	4629      	mov	r1, r5
 8013fa4:	4638      	mov	r0, r7
 8013fa6:	f7ff ff6b 	bl	8013e80 <__ssputs_r>
 8013faa:	3001      	adds	r0, #1
 8013fac:	f000 80a7 	beq.w	80140fe <_svfiprintf_r+0x1c6>
 8013fb0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013fb2:	445a      	add	r2, fp
 8013fb4:	9209      	str	r2, [sp, #36]	@ 0x24
 8013fb6:	f89a 3000 	ldrb.w	r3, [sl]
 8013fba:	2b00      	cmp	r3, #0
 8013fbc:	f000 809f 	beq.w	80140fe <_svfiprintf_r+0x1c6>
 8013fc0:	2300      	movs	r3, #0
 8013fc2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013fc6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013fca:	f10a 0a01 	add.w	sl, sl, #1
 8013fce:	9304      	str	r3, [sp, #16]
 8013fd0:	9307      	str	r3, [sp, #28]
 8013fd2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013fd6:	931a      	str	r3, [sp, #104]	@ 0x68
 8013fd8:	4654      	mov	r4, sl
 8013fda:	2205      	movs	r2, #5
 8013fdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013fe0:	484e      	ldr	r0, [pc, #312]	@ (801411c <_svfiprintf_r+0x1e4>)
 8013fe2:	f7ec f9a5 	bl	8000330 <memchr>
 8013fe6:	9a04      	ldr	r2, [sp, #16]
 8013fe8:	b9d8      	cbnz	r0, 8014022 <_svfiprintf_r+0xea>
 8013fea:	06d0      	lsls	r0, r2, #27
 8013fec:	bf44      	itt	mi
 8013fee:	2320      	movmi	r3, #32
 8013ff0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013ff4:	0711      	lsls	r1, r2, #28
 8013ff6:	bf44      	itt	mi
 8013ff8:	232b      	movmi	r3, #43	@ 0x2b
 8013ffa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013ffe:	f89a 3000 	ldrb.w	r3, [sl]
 8014002:	2b2a      	cmp	r3, #42	@ 0x2a
 8014004:	d015      	beq.n	8014032 <_svfiprintf_r+0xfa>
 8014006:	9a07      	ldr	r2, [sp, #28]
 8014008:	4654      	mov	r4, sl
 801400a:	2000      	movs	r0, #0
 801400c:	f04f 0c0a 	mov.w	ip, #10
 8014010:	4621      	mov	r1, r4
 8014012:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014016:	3b30      	subs	r3, #48	@ 0x30
 8014018:	2b09      	cmp	r3, #9
 801401a:	d94b      	bls.n	80140b4 <_svfiprintf_r+0x17c>
 801401c:	b1b0      	cbz	r0, 801404c <_svfiprintf_r+0x114>
 801401e:	9207      	str	r2, [sp, #28]
 8014020:	e014      	b.n	801404c <_svfiprintf_r+0x114>
 8014022:	eba0 0308 	sub.w	r3, r0, r8
 8014026:	fa09 f303 	lsl.w	r3, r9, r3
 801402a:	4313      	orrs	r3, r2
 801402c:	9304      	str	r3, [sp, #16]
 801402e:	46a2      	mov	sl, r4
 8014030:	e7d2      	b.n	8013fd8 <_svfiprintf_r+0xa0>
 8014032:	9b03      	ldr	r3, [sp, #12]
 8014034:	1d19      	adds	r1, r3, #4
 8014036:	681b      	ldr	r3, [r3, #0]
 8014038:	9103      	str	r1, [sp, #12]
 801403a:	2b00      	cmp	r3, #0
 801403c:	bfbb      	ittet	lt
 801403e:	425b      	neglt	r3, r3
 8014040:	f042 0202 	orrlt.w	r2, r2, #2
 8014044:	9307      	strge	r3, [sp, #28]
 8014046:	9307      	strlt	r3, [sp, #28]
 8014048:	bfb8      	it	lt
 801404a:	9204      	strlt	r2, [sp, #16]
 801404c:	7823      	ldrb	r3, [r4, #0]
 801404e:	2b2e      	cmp	r3, #46	@ 0x2e
 8014050:	d10a      	bne.n	8014068 <_svfiprintf_r+0x130>
 8014052:	7863      	ldrb	r3, [r4, #1]
 8014054:	2b2a      	cmp	r3, #42	@ 0x2a
 8014056:	d132      	bne.n	80140be <_svfiprintf_r+0x186>
 8014058:	9b03      	ldr	r3, [sp, #12]
 801405a:	1d1a      	adds	r2, r3, #4
 801405c:	681b      	ldr	r3, [r3, #0]
 801405e:	9203      	str	r2, [sp, #12]
 8014060:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014064:	3402      	adds	r4, #2
 8014066:	9305      	str	r3, [sp, #20]
 8014068:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801412c <_svfiprintf_r+0x1f4>
 801406c:	7821      	ldrb	r1, [r4, #0]
 801406e:	2203      	movs	r2, #3
 8014070:	4650      	mov	r0, sl
 8014072:	f7ec f95d 	bl	8000330 <memchr>
 8014076:	b138      	cbz	r0, 8014088 <_svfiprintf_r+0x150>
 8014078:	9b04      	ldr	r3, [sp, #16]
 801407a:	eba0 000a 	sub.w	r0, r0, sl
 801407e:	2240      	movs	r2, #64	@ 0x40
 8014080:	4082      	lsls	r2, r0
 8014082:	4313      	orrs	r3, r2
 8014084:	3401      	adds	r4, #1
 8014086:	9304      	str	r3, [sp, #16]
 8014088:	f814 1b01 	ldrb.w	r1, [r4], #1
 801408c:	4824      	ldr	r0, [pc, #144]	@ (8014120 <_svfiprintf_r+0x1e8>)
 801408e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014092:	2206      	movs	r2, #6
 8014094:	f7ec f94c 	bl	8000330 <memchr>
 8014098:	2800      	cmp	r0, #0
 801409a:	d036      	beq.n	801410a <_svfiprintf_r+0x1d2>
 801409c:	4b21      	ldr	r3, [pc, #132]	@ (8014124 <_svfiprintf_r+0x1ec>)
 801409e:	bb1b      	cbnz	r3, 80140e8 <_svfiprintf_r+0x1b0>
 80140a0:	9b03      	ldr	r3, [sp, #12]
 80140a2:	3307      	adds	r3, #7
 80140a4:	f023 0307 	bic.w	r3, r3, #7
 80140a8:	3308      	adds	r3, #8
 80140aa:	9303      	str	r3, [sp, #12]
 80140ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80140ae:	4433      	add	r3, r6
 80140b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80140b2:	e76a      	b.n	8013f8a <_svfiprintf_r+0x52>
 80140b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80140b8:	460c      	mov	r4, r1
 80140ba:	2001      	movs	r0, #1
 80140bc:	e7a8      	b.n	8014010 <_svfiprintf_r+0xd8>
 80140be:	2300      	movs	r3, #0
 80140c0:	3401      	adds	r4, #1
 80140c2:	9305      	str	r3, [sp, #20]
 80140c4:	4619      	mov	r1, r3
 80140c6:	f04f 0c0a 	mov.w	ip, #10
 80140ca:	4620      	mov	r0, r4
 80140cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80140d0:	3a30      	subs	r2, #48	@ 0x30
 80140d2:	2a09      	cmp	r2, #9
 80140d4:	d903      	bls.n	80140de <_svfiprintf_r+0x1a6>
 80140d6:	2b00      	cmp	r3, #0
 80140d8:	d0c6      	beq.n	8014068 <_svfiprintf_r+0x130>
 80140da:	9105      	str	r1, [sp, #20]
 80140dc:	e7c4      	b.n	8014068 <_svfiprintf_r+0x130>
 80140de:	fb0c 2101 	mla	r1, ip, r1, r2
 80140e2:	4604      	mov	r4, r0
 80140e4:	2301      	movs	r3, #1
 80140e6:	e7f0      	b.n	80140ca <_svfiprintf_r+0x192>
 80140e8:	ab03      	add	r3, sp, #12
 80140ea:	9300      	str	r3, [sp, #0]
 80140ec:	462a      	mov	r2, r5
 80140ee:	4b0e      	ldr	r3, [pc, #56]	@ (8014128 <_svfiprintf_r+0x1f0>)
 80140f0:	a904      	add	r1, sp, #16
 80140f2:	4638      	mov	r0, r7
 80140f4:	f7fd ff00 	bl	8011ef8 <_printf_float>
 80140f8:	1c42      	adds	r2, r0, #1
 80140fa:	4606      	mov	r6, r0
 80140fc:	d1d6      	bne.n	80140ac <_svfiprintf_r+0x174>
 80140fe:	89ab      	ldrh	r3, [r5, #12]
 8014100:	065b      	lsls	r3, r3, #25
 8014102:	f53f af2d 	bmi.w	8013f60 <_svfiprintf_r+0x28>
 8014106:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014108:	e72c      	b.n	8013f64 <_svfiprintf_r+0x2c>
 801410a:	ab03      	add	r3, sp, #12
 801410c:	9300      	str	r3, [sp, #0]
 801410e:	462a      	mov	r2, r5
 8014110:	4b05      	ldr	r3, [pc, #20]	@ (8014128 <_svfiprintf_r+0x1f0>)
 8014112:	a904      	add	r1, sp, #16
 8014114:	4638      	mov	r0, r7
 8014116:	f7fe f977 	bl	8012408 <_printf_i>
 801411a:	e7ed      	b.n	80140f8 <_svfiprintf_r+0x1c0>
 801411c:	08015670 	.word	0x08015670
 8014120:	0801567a 	.word	0x0801567a
 8014124:	08011ef9 	.word	0x08011ef9
 8014128:	08013e81 	.word	0x08013e81
 801412c:	08015676 	.word	0x08015676

08014130 <__sflush_r>:
 8014130:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014134:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014138:	0716      	lsls	r6, r2, #28
 801413a:	4605      	mov	r5, r0
 801413c:	460c      	mov	r4, r1
 801413e:	d454      	bmi.n	80141ea <__sflush_r+0xba>
 8014140:	684b      	ldr	r3, [r1, #4]
 8014142:	2b00      	cmp	r3, #0
 8014144:	dc02      	bgt.n	801414c <__sflush_r+0x1c>
 8014146:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014148:	2b00      	cmp	r3, #0
 801414a:	dd48      	ble.n	80141de <__sflush_r+0xae>
 801414c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801414e:	2e00      	cmp	r6, #0
 8014150:	d045      	beq.n	80141de <__sflush_r+0xae>
 8014152:	2300      	movs	r3, #0
 8014154:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014158:	682f      	ldr	r7, [r5, #0]
 801415a:	6a21      	ldr	r1, [r4, #32]
 801415c:	602b      	str	r3, [r5, #0]
 801415e:	d030      	beq.n	80141c2 <__sflush_r+0x92>
 8014160:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014162:	89a3      	ldrh	r3, [r4, #12]
 8014164:	0759      	lsls	r1, r3, #29
 8014166:	d505      	bpl.n	8014174 <__sflush_r+0x44>
 8014168:	6863      	ldr	r3, [r4, #4]
 801416a:	1ad2      	subs	r2, r2, r3
 801416c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801416e:	b10b      	cbz	r3, 8014174 <__sflush_r+0x44>
 8014170:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014172:	1ad2      	subs	r2, r2, r3
 8014174:	2300      	movs	r3, #0
 8014176:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014178:	6a21      	ldr	r1, [r4, #32]
 801417a:	4628      	mov	r0, r5
 801417c:	47b0      	blx	r6
 801417e:	1c43      	adds	r3, r0, #1
 8014180:	89a3      	ldrh	r3, [r4, #12]
 8014182:	d106      	bne.n	8014192 <__sflush_r+0x62>
 8014184:	6829      	ldr	r1, [r5, #0]
 8014186:	291d      	cmp	r1, #29
 8014188:	d82b      	bhi.n	80141e2 <__sflush_r+0xb2>
 801418a:	4a2a      	ldr	r2, [pc, #168]	@ (8014234 <__sflush_r+0x104>)
 801418c:	410a      	asrs	r2, r1
 801418e:	07d6      	lsls	r6, r2, #31
 8014190:	d427      	bmi.n	80141e2 <__sflush_r+0xb2>
 8014192:	2200      	movs	r2, #0
 8014194:	6062      	str	r2, [r4, #4]
 8014196:	04d9      	lsls	r1, r3, #19
 8014198:	6922      	ldr	r2, [r4, #16]
 801419a:	6022      	str	r2, [r4, #0]
 801419c:	d504      	bpl.n	80141a8 <__sflush_r+0x78>
 801419e:	1c42      	adds	r2, r0, #1
 80141a0:	d101      	bne.n	80141a6 <__sflush_r+0x76>
 80141a2:	682b      	ldr	r3, [r5, #0]
 80141a4:	b903      	cbnz	r3, 80141a8 <__sflush_r+0x78>
 80141a6:	6560      	str	r0, [r4, #84]	@ 0x54
 80141a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80141aa:	602f      	str	r7, [r5, #0]
 80141ac:	b1b9      	cbz	r1, 80141de <__sflush_r+0xae>
 80141ae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80141b2:	4299      	cmp	r1, r3
 80141b4:	d002      	beq.n	80141bc <__sflush_r+0x8c>
 80141b6:	4628      	mov	r0, r5
 80141b8:	f7ff f9e0 	bl	801357c <_free_r>
 80141bc:	2300      	movs	r3, #0
 80141be:	6363      	str	r3, [r4, #52]	@ 0x34
 80141c0:	e00d      	b.n	80141de <__sflush_r+0xae>
 80141c2:	2301      	movs	r3, #1
 80141c4:	4628      	mov	r0, r5
 80141c6:	47b0      	blx	r6
 80141c8:	4602      	mov	r2, r0
 80141ca:	1c50      	adds	r0, r2, #1
 80141cc:	d1c9      	bne.n	8014162 <__sflush_r+0x32>
 80141ce:	682b      	ldr	r3, [r5, #0]
 80141d0:	2b00      	cmp	r3, #0
 80141d2:	d0c6      	beq.n	8014162 <__sflush_r+0x32>
 80141d4:	2b1d      	cmp	r3, #29
 80141d6:	d001      	beq.n	80141dc <__sflush_r+0xac>
 80141d8:	2b16      	cmp	r3, #22
 80141da:	d11e      	bne.n	801421a <__sflush_r+0xea>
 80141dc:	602f      	str	r7, [r5, #0]
 80141de:	2000      	movs	r0, #0
 80141e0:	e022      	b.n	8014228 <__sflush_r+0xf8>
 80141e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80141e6:	b21b      	sxth	r3, r3
 80141e8:	e01b      	b.n	8014222 <__sflush_r+0xf2>
 80141ea:	690f      	ldr	r7, [r1, #16]
 80141ec:	2f00      	cmp	r7, #0
 80141ee:	d0f6      	beq.n	80141de <__sflush_r+0xae>
 80141f0:	0793      	lsls	r3, r2, #30
 80141f2:	680e      	ldr	r6, [r1, #0]
 80141f4:	bf08      	it	eq
 80141f6:	694b      	ldreq	r3, [r1, #20]
 80141f8:	600f      	str	r7, [r1, #0]
 80141fa:	bf18      	it	ne
 80141fc:	2300      	movne	r3, #0
 80141fe:	eba6 0807 	sub.w	r8, r6, r7
 8014202:	608b      	str	r3, [r1, #8]
 8014204:	f1b8 0f00 	cmp.w	r8, #0
 8014208:	dde9      	ble.n	80141de <__sflush_r+0xae>
 801420a:	6a21      	ldr	r1, [r4, #32]
 801420c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801420e:	4643      	mov	r3, r8
 8014210:	463a      	mov	r2, r7
 8014212:	4628      	mov	r0, r5
 8014214:	47b0      	blx	r6
 8014216:	2800      	cmp	r0, #0
 8014218:	dc08      	bgt.n	801422c <__sflush_r+0xfc>
 801421a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801421e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014222:	81a3      	strh	r3, [r4, #12]
 8014224:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8014228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801422c:	4407      	add	r7, r0
 801422e:	eba8 0800 	sub.w	r8, r8, r0
 8014232:	e7e7      	b.n	8014204 <__sflush_r+0xd4>
 8014234:	dfbffffe 	.word	0xdfbffffe

08014238 <_fflush_r>:
 8014238:	b538      	push	{r3, r4, r5, lr}
 801423a:	690b      	ldr	r3, [r1, #16]
 801423c:	4605      	mov	r5, r0
 801423e:	460c      	mov	r4, r1
 8014240:	b913      	cbnz	r3, 8014248 <_fflush_r+0x10>
 8014242:	2500      	movs	r5, #0
 8014244:	4628      	mov	r0, r5
 8014246:	bd38      	pop	{r3, r4, r5, pc}
 8014248:	b118      	cbz	r0, 8014252 <_fflush_r+0x1a>
 801424a:	6a03      	ldr	r3, [r0, #32]
 801424c:	b90b      	cbnz	r3, 8014252 <_fflush_r+0x1a>
 801424e:	f7fe fa87 	bl	8012760 <__sinit>
 8014252:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014256:	2b00      	cmp	r3, #0
 8014258:	d0f3      	beq.n	8014242 <_fflush_r+0xa>
 801425a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801425c:	07d0      	lsls	r0, r2, #31
 801425e:	d404      	bmi.n	801426a <_fflush_r+0x32>
 8014260:	0599      	lsls	r1, r3, #22
 8014262:	d402      	bmi.n	801426a <_fflush_r+0x32>
 8014264:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014266:	f7fe fba0 	bl	80129aa <__retarget_lock_acquire_recursive>
 801426a:	4628      	mov	r0, r5
 801426c:	4621      	mov	r1, r4
 801426e:	f7ff ff5f 	bl	8014130 <__sflush_r>
 8014272:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014274:	07da      	lsls	r2, r3, #31
 8014276:	4605      	mov	r5, r0
 8014278:	d4e4      	bmi.n	8014244 <_fflush_r+0xc>
 801427a:	89a3      	ldrh	r3, [r4, #12]
 801427c:	059b      	lsls	r3, r3, #22
 801427e:	d4e1      	bmi.n	8014244 <_fflush_r+0xc>
 8014280:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014282:	f7fe fb93 	bl	80129ac <__retarget_lock_release_recursive>
 8014286:	e7dd      	b.n	8014244 <_fflush_r+0xc>

08014288 <memmove>:
 8014288:	4288      	cmp	r0, r1
 801428a:	b510      	push	{r4, lr}
 801428c:	eb01 0402 	add.w	r4, r1, r2
 8014290:	d902      	bls.n	8014298 <memmove+0x10>
 8014292:	4284      	cmp	r4, r0
 8014294:	4623      	mov	r3, r4
 8014296:	d807      	bhi.n	80142a8 <memmove+0x20>
 8014298:	1e43      	subs	r3, r0, #1
 801429a:	42a1      	cmp	r1, r4
 801429c:	d008      	beq.n	80142b0 <memmove+0x28>
 801429e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80142a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80142a6:	e7f8      	b.n	801429a <memmove+0x12>
 80142a8:	4402      	add	r2, r0
 80142aa:	4601      	mov	r1, r0
 80142ac:	428a      	cmp	r2, r1
 80142ae:	d100      	bne.n	80142b2 <memmove+0x2a>
 80142b0:	bd10      	pop	{r4, pc}
 80142b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80142b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80142ba:	e7f7      	b.n	80142ac <memmove+0x24>

080142bc <_sbrk_r>:
 80142bc:	b538      	push	{r3, r4, r5, lr}
 80142be:	4d06      	ldr	r5, [pc, #24]	@ (80142d8 <_sbrk_r+0x1c>)
 80142c0:	2300      	movs	r3, #0
 80142c2:	4604      	mov	r4, r0
 80142c4:	4608      	mov	r0, r1
 80142c6:	602b      	str	r3, [r5, #0]
 80142c8:	f7f0 fc32 	bl	8004b30 <_sbrk>
 80142cc:	1c43      	adds	r3, r0, #1
 80142ce:	d102      	bne.n	80142d6 <_sbrk_r+0x1a>
 80142d0:	682b      	ldr	r3, [r5, #0]
 80142d2:	b103      	cbz	r3, 80142d6 <_sbrk_r+0x1a>
 80142d4:	6023      	str	r3, [r4, #0]
 80142d6:	bd38      	pop	{r3, r4, r5, pc}
 80142d8:	24001200 	.word	0x24001200

080142dc <memcpy>:
 80142dc:	440a      	add	r2, r1
 80142de:	4291      	cmp	r1, r2
 80142e0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80142e4:	d100      	bne.n	80142e8 <memcpy+0xc>
 80142e6:	4770      	bx	lr
 80142e8:	b510      	push	{r4, lr}
 80142ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80142ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80142f2:	4291      	cmp	r1, r2
 80142f4:	d1f9      	bne.n	80142ea <memcpy+0xe>
 80142f6:	bd10      	pop	{r4, pc}

080142f8 <__assert_func>:
 80142f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80142fa:	4614      	mov	r4, r2
 80142fc:	461a      	mov	r2, r3
 80142fe:	4b09      	ldr	r3, [pc, #36]	@ (8014324 <__assert_func+0x2c>)
 8014300:	681b      	ldr	r3, [r3, #0]
 8014302:	4605      	mov	r5, r0
 8014304:	68d8      	ldr	r0, [r3, #12]
 8014306:	b954      	cbnz	r4, 801431e <__assert_func+0x26>
 8014308:	4b07      	ldr	r3, [pc, #28]	@ (8014328 <__assert_func+0x30>)
 801430a:	461c      	mov	r4, r3
 801430c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014310:	9100      	str	r1, [sp, #0]
 8014312:	462b      	mov	r3, r5
 8014314:	4905      	ldr	r1, [pc, #20]	@ (801432c <__assert_func+0x34>)
 8014316:	f000 f86f 	bl	80143f8 <fiprintf>
 801431a:	f000 f87f 	bl	801441c <abort>
 801431e:	4b04      	ldr	r3, [pc, #16]	@ (8014330 <__assert_func+0x38>)
 8014320:	e7f4      	b.n	801430c <__assert_func+0x14>
 8014322:	bf00      	nop
 8014324:	24000054 	.word	0x24000054
 8014328:	080156c6 	.word	0x080156c6
 801432c:	08015698 	.word	0x08015698
 8014330:	0801568b 	.word	0x0801568b

08014334 <_calloc_r>:
 8014334:	b570      	push	{r4, r5, r6, lr}
 8014336:	fba1 5402 	umull	r5, r4, r1, r2
 801433a:	b93c      	cbnz	r4, 801434c <_calloc_r+0x18>
 801433c:	4629      	mov	r1, r5
 801433e:	f7ff f991 	bl	8013664 <_malloc_r>
 8014342:	4606      	mov	r6, r0
 8014344:	b928      	cbnz	r0, 8014352 <_calloc_r+0x1e>
 8014346:	2600      	movs	r6, #0
 8014348:	4630      	mov	r0, r6
 801434a:	bd70      	pop	{r4, r5, r6, pc}
 801434c:	220c      	movs	r2, #12
 801434e:	6002      	str	r2, [r0, #0]
 8014350:	e7f9      	b.n	8014346 <_calloc_r+0x12>
 8014352:	462a      	mov	r2, r5
 8014354:	4621      	mov	r1, r4
 8014356:	f7fe fa9c 	bl	8012892 <memset>
 801435a:	e7f5      	b.n	8014348 <_calloc_r+0x14>

0801435c <__ascii_mbtowc>:
 801435c:	b082      	sub	sp, #8
 801435e:	b901      	cbnz	r1, 8014362 <__ascii_mbtowc+0x6>
 8014360:	a901      	add	r1, sp, #4
 8014362:	b142      	cbz	r2, 8014376 <__ascii_mbtowc+0x1a>
 8014364:	b14b      	cbz	r3, 801437a <__ascii_mbtowc+0x1e>
 8014366:	7813      	ldrb	r3, [r2, #0]
 8014368:	600b      	str	r3, [r1, #0]
 801436a:	7812      	ldrb	r2, [r2, #0]
 801436c:	1e10      	subs	r0, r2, #0
 801436e:	bf18      	it	ne
 8014370:	2001      	movne	r0, #1
 8014372:	b002      	add	sp, #8
 8014374:	4770      	bx	lr
 8014376:	4610      	mov	r0, r2
 8014378:	e7fb      	b.n	8014372 <__ascii_mbtowc+0x16>
 801437a:	f06f 0001 	mvn.w	r0, #1
 801437e:	e7f8      	b.n	8014372 <__ascii_mbtowc+0x16>

08014380 <_realloc_r>:
 8014380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014384:	4680      	mov	r8, r0
 8014386:	4615      	mov	r5, r2
 8014388:	460c      	mov	r4, r1
 801438a:	b921      	cbnz	r1, 8014396 <_realloc_r+0x16>
 801438c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014390:	4611      	mov	r1, r2
 8014392:	f7ff b967 	b.w	8013664 <_malloc_r>
 8014396:	b92a      	cbnz	r2, 80143a4 <_realloc_r+0x24>
 8014398:	f7ff f8f0 	bl	801357c <_free_r>
 801439c:	2400      	movs	r4, #0
 801439e:	4620      	mov	r0, r4
 80143a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80143a4:	f000 f841 	bl	801442a <_malloc_usable_size_r>
 80143a8:	4285      	cmp	r5, r0
 80143aa:	4606      	mov	r6, r0
 80143ac:	d802      	bhi.n	80143b4 <_realloc_r+0x34>
 80143ae:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80143b2:	d8f4      	bhi.n	801439e <_realloc_r+0x1e>
 80143b4:	4629      	mov	r1, r5
 80143b6:	4640      	mov	r0, r8
 80143b8:	f7ff f954 	bl	8013664 <_malloc_r>
 80143bc:	4607      	mov	r7, r0
 80143be:	2800      	cmp	r0, #0
 80143c0:	d0ec      	beq.n	801439c <_realloc_r+0x1c>
 80143c2:	42b5      	cmp	r5, r6
 80143c4:	462a      	mov	r2, r5
 80143c6:	4621      	mov	r1, r4
 80143c8:	bf28      	it	cs
 80143ca:	4632      	movcs	r2, r6
 80143cc:	f7ff ff86 	bl	80142dc <memcpy>
 80143d0:	4621      	mov	r1, r4
 80143d2:	4640      	mov	r0, r8
 80143d4:	f7ff f8d2 	bl	801357c <_free_r>
 80143d8:	463c      	mov	r4, r7
 80143da:	e7e0      	b.n	801439e <_realloc_r+0x1e>

080143dc <__ascii_wctomb>:
 80143dc:	4603      	mov	r3, r0
 80143de:	4608      	mov	r0, r1
 80143e0:	b141      	cbz	r1, 80143f4 <__ascii_wctomb+0x18>
 80143e2:	2aff      	cmp	r2, #255	@ 0xff
 80143e4:	d904      	bls.n	80143f0 <__ascii_wctomb+0x14>
 80143e6:	228a      	movs	r2, #138	@ 0x8a
 80143e8:	601a      	str	r2, [r3, #0]
 80143ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80143ee:	4770      	bx	lr
 80143f0:	700a      	strb	r2, [r1, #0]
 80143f2:	2001      	movs	r0, #1
 80143f4:	4770      	bx	lr
	...

080143f8 <fiprintf>:
 80143f8:	b40e      	push	{r1, r2, r3}
 80143fa:	b503      	push	{r0, r1, lr}
 80143fc:	4601      	mov	r1, r0
 80143fe:	ab03      	add	r3, sp, #12
 8014400:	4805      	ldr	r0, [pc, #20]	@ (8014418 <fiprintf+0x20>)
 8014402:	f853 2b04 	ldr.w	r2, [r3], #4
 8014406:	6800      	ldr	r0, [r0, #0]
 8014408:	9301      	str	r3, [sp, #4]
 801440a:	f000 f83f 	bl	801448c <_vfiprintf_r>
 801440e:	b002      	add	sp, #8
 8014410:	f85d eb04 	ldr.w	lr, [sp], #4
 8014414:	b003      	add	sp, #12
 8014416:	4770      	bx	lr
 8014418:	24000054 	.word	0x24000054

0801441c <abort>:
 801441c:	b508      	push	{r3, lr}
 801441e:	2006      	movs	r0, #6
 8014420:	f000 fa08 	bl	8014834 <raise>
 8014424:	2001      	movs	r0, #1
 8014426:	f7f0 fb0b 	bl	8004a40 <_exit>

0801442a <_malloc_usable_size_r>:
 801442a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801442e:	1f18      	subs	r0, r3, #4
 8014430:	2b00      	cmp	r3, #0
 8014432:	bfbc      	itt	lt
 8014434:	580b      	ldrlt	r3, [r1, r0]
 8014436:	18c0      	addlt	r0, r0, r3
 8014438:	4770      	bx	lr

0801443a <__sfputc_r>:
 801443a:	6893      	ldr	r3, [r2, #8]
 801443c:	3b01      	subs	r3, #1
 801443e:	2b00      	cmp	r3, #0
 8014440:	b410      	push	{r4}
 8014442:	6093      	str	r3, [r2, #8]
 8014444:	da08      	bge.n	8014458 <__sfputc_r+0x1e>
 8014446:	6994      	ldr	r4, [r2, #24]
 8014448:	42a3      	cmp	r3, r4
 801444a:	db01      	blt.n	8014450 <__sfputc_r+0x16>
 801444c:	290a      	cmp	r1, #10
 801444e:	d103      	bne.n	8014458 <__sfputc_r+0x1e>
 8014450:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014454:	f000 b932 	b.w	80146bc <__swbuf_r>
 8014458:	6813      	ldr	r3, [r2, #0]
 801445a:	1c58      	adds	r0, r3, #1
 801445c:	6010      	str	r0, [r2, #0]
 801445e:	7019      	strb	r1, [r3, #0]
 8014460:	4608      	mov	r0, r1
 8014462:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014466:	4770      	bx	lr

08014468 <__sfputs_r>:
 8014468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801446a:	4606      	mov	r6, r0
 801446c:	460f      	mov	r7, r1
 801446e:	4614      	mov	r4, r2
 8014470:	18d5      	adds	r5, r2, r3
 8014472:	42ac      	cmp	r4, r5
 8014474:	d101      	bne.n	801447a <__sfputs_r+0x12>
 8014476:	2000      	movs	r0, #0
 8014478:	e007      	b.n	801448a <__sfputs_r+0x22>
 801447a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801447e:	463a      	mov	r2, r7
 8014480:	4630      	mov	r0, r6
 8014482:	f7ff ffda 	bl	801443a <__sfputc_r>
 8014486:	1c43      	adds	r3, r0, #1
 8014488:	d1f3      	bne.n	8014472 <__sfputs_r+0xa>
 801448a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801448c <_vfiprintf_r>:
 801448c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014490:	460d      	mov	r5, r1
 8014492:	b09d      	sub	sp, #116	@ 0x74
 8014494:	4614      	mov	r4, r2
 8014496:	4698      	mov	r8, r3
 8014498:	4606      	mov	r6, r0
 801449a:	b118      	cbz	r0, 80144a4 <_vfiprintf_r+0x18>
 801449c:	6a03      	ldr	r3, [r0, #32]
 801449e:	b90b      	cbnz	r3, 80144a4 <_vfiprintf_r+0x18>
 80144a0:	f7fe f95e 	bl	8012760 <__sinit>
 80144a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80144a6:	07d9      	lsls	r1, r3, #31
 80144a8:	d405      	bmi.n	80144b6 <_vfiprintf_r+0x2a>
 80144aa:	89ab      	ldrh	r3, [r5, #12]
 80144ac:	059a      	lsls	r2, r3, #22
 80144ae:	d402      	bmi.n	80144b6 <_vfiprintf_r+0x2a>
 80144b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80144b2:	f7fe fa7a 	bl	80129aa <__retarget_lock_acquire_recursive>
 80144b6:	89ab      	ldrh	r3, [r5, #12]
 80144b8:	071b      	lsls	r3, r3, #28
 80144ba:	d501      	bpl.n	80144c0 <_vfiprintf_r+0x34>
 80144bc:	692b      	ldr	r3, [r5, #16]
 80144be:	b99b      	cbnz	r3, 80144e8 <_vfiprintf_r+0x5c>
 80144c0:	4629      	mov	r1, r5
 80144c2:	4630      	mov	r0, r6
 80144c4:	f000 f938 	bl	8014738 <__swsetup_r>
 80144c8:	b170      	cbz	r0, 80144e8 <_vfiprintf_r+0x5c>
 80144ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80144cc:	07dc      	lsls	r4, r3, #31
 80144ce:	d504      	bpl.n	80144da <_vfiprintf_r+0x4e>
 80144d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80144d4:	b01d      	add	sp, #116	@ 0x74
 80144d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80144da:	89ab      	ldrh	r3, [r5, #12]
 80144dc:	0598      	lsls	r0, r3, #22
 80144de:	d4f7      	bmi.n	80144d0 <_vfiprintf_r+0x44>
 80144e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80144e2:	f7fe fa63 	bl	80129ac <__retarget_lock_release_recursive>
 80144e6:	e7f3      	b.n	80144d0 <_vfiprintf_r+0x44>
 80144e8:	2300      	movs	r3, #0
 80144ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80144ec:	2320      	movs	r3, #32
 80144ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80144f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80144f6:	2330      	movs	r3, #48	@ 0x30
 80144f8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80146a8 <_vfiprintf_r+0x21c>
 80144fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014500:	f04f 0901 	mov.w	r9, #1
 8014504:	4623      	mov	r3, r4
 8014506:	469a      	mov	sl, r3
 8014508:	f813 2b01 	ldrb.w	r2, [r3], #1
 801450c:	b10a      	cbz	r2, 8014512 <_vfiprintf_r+0x86>
 801450e:	2a25      	cmp	r2, #37	@ 0x25
 8014510:	d1f9      	bne.n	8014506 <_vfiprintf_r+0x7a>
 8014512:	ebba 0b04 	subs.w	fp, sl, r4
 8014516:	d00b      	beq.n	8014530 <_vfiprintf_r+0xa4>
 8014518:	465b      	mov	r3, fp
 801451a:	4622      	mov	r2, r4
 801451c:	4629      	mov	r1, r5
 801451e:	4630      	mov	r0, r6
 8014520:	f7ff ffa2 	bl	8014468 <__sfputs_r>
 8014524:	3001      	adds	r0, #1
 8014526:	f000 80a7 	beq.w	8014678 <_vfiprintf_r+0x1ec>
 801452a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801452c:	445a      	add	r2, fp
 801452e:	9209      	str	r2, [sp, #36]	@ 0x24
 8014530:	f89a 3000 	ldrb.w	r3, [sl]
 8014534:	2b00      	cmp	r3, #0
 8014536:	f000 809f 	beq.w	8014678 <_vfiprintf_r+0x1ec>
 801453a:	2300      	movs	r3, #0
 801453c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8014540:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014544:	f10a 0a01 	add.w	sl, sl, #1
 8014548:	9304      	str	r3, [sp, #16]
 801454a:	9307      	str	r3, [sp, #28]
 801454c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014550:	931a      	str	r3, [sp, #104]	@ 0x68
 8014552:	4654      	mov	r4, sl
 8014554:	2205      	movs	r2, #5
 8014556:	f814 1b01 	ldrb.w	r1, [r4], #1
 801455a:	4853      	ldr	r0, [pc, #332]	@ (80146a8 <_vfiprintf_r+0x21c>)
 801455c:	f7eb fee8 	bl	8000330 <memchr>
 8014560:	9a04      	ldr	r2, [sp, #16]
 8014562:	b9d8      	cbnz	r0, 801459c <_vfiprintf_r+0x110>
 8014564:	06d1      	lsls	r1, r2, #27
 8014566:	bf44      	itt	mi
 8014568:	2320      	movmi	r3, #32
 801456a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801456e:	0713      	lsls	r3, r2, #28
 8014570:	bf44      	itt	mi
 8014572:	232b      	movmi	r3, #43	@ 0x2b
 8014574:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014578:	f89a 3000 	ldrb.w	r3, [sl]
 801457c:	2b2a      	cmp	r3, #42	@ 0x2a
 801457e:	d015      	beq.n	80145ac <_vfiprintf_r+0x120>
 8014580:	9a07      	ldr	r2, [sp, #28]
 8014582:	4654      	mov	r4, sl
 8014584:	2000      	movs	r0, #0
 8014586:	f04f 0c0a 	mov.w	ip, #10
 801458a:	4621      	mov	r1, r4
 801458c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014590:	3b30      	subs	r3, #48	@ 0x30
 8014592:	2b09      	cmp	r3, #9
 8014594:	d94b      	bls.n	801462e <_vfiprintf_r+0x1a2>
 8014596:	b1b0      	cbz	r0, 80145c6 <_vfiprintf_r+0x13a>
 8014598:	9207      	str	r2, [sp, #28]
 801459a:	e014      	b.n	80145c6 <_vfiprintf_r+0x13a>
 801459c:	eba0 0308 	sub.w	r3, r0, r8
 80145a0:	fa09 f303 	lsl.w	r3, r9, r3
 80145a4:	4313      	orrs	r3, r2
 80145a6:	9304      	str	r3, [sp, #16]
 80145a8:	46a2      	mov	sl, r4
 80145aa:	e7d2      	b.n	8014552 <_vfiprintf_r+0xc6>
 80145ac:	9b03      	ldr	r3, [sp, #12]
 80145ae:	1d19      	adds	r1, r3, #4
 80145b0:	681b      	ldr	r3, [r3, #0]
 80145b2:	9103      	str	r1, [sp, #12]
 80145b4:	2b00      	cmp	r3, #0
 80145b6:	bfbb      	ittet	lt
 80145b8:	425b      	neglt	r3, r3
 80145ba:	f042 0202 	orrlt.w	r2, r2, #2
 80145be:	9307      	strge	r3, [sp, #28]
 80145c0:	9307      	strlt	r3, [sp, #28]
 80145c2:	bfb8      	it	lt
 80145c4:	9204      	strlt	r2, [sp, #16]
 80145c6:	7823      	ldrb	r3, [r4, #0]
 80145c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80145ca:	d10a      	bne.n	80145e2 <_vfiprintf_r+0x156>
 80145cc:	7863      	ldrb	r3, [r4, #1]
 80145ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80145d0:	d132      	bne.n	8014638 <_vfiprintf_r+0x1ac>
 80145d2:	9b03      	ldr	r3, [sp, #12]
 80145d4:	1d1a      	adds	r2, r3, #4
 80145d6:	681b      	ldr	r3, [r3, #0]
 80145d8:	9203      	str	r2, [sp, #12]
 80145da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80145de:	3402      	adds	r4, #2
 80145e0:	9305      	str	r3, [sp, #20]
 80145e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80146b8 <_vfiprintf_r+0x22c>
 80145e6:	7821      	ldrb	r1, [r4, #0]
 80145e8:	2203      	movs	r2, #3
 80145ea:	4650      	mov	r0, sl
 80145ec:	f7eb fea0 	bl	8000330 <memchr>
 80145f0:	b138      	cbz	r0, 8014602 <_vfiprintf_r+0x176>
 80145f2:	9b04      	ldr	r3, [sp, #16]
 80145f4:	eba0 000a 	sub.w	r0, r0, sl
 80145f8:	2240      	movs	r2, #64	@ 0x40
 80145fa:	4082      	lsls	r2, r0
 80145fc:	4313      	orrs	r3, r2
 80145fe:	3401      	adds	r4, #1
 8014600:	9304      	str	r3, [sp, #16]
 8014602:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014606:	4829      	ldr	r0, [pc, #164]	@ (80146ac <_vfiprintf_r+0x220>)
 8014608:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801460c:	2206      	movs	r2, #6
 801460e:	f7eb fe8f 	bl	8000330 <memchr>
 8014612:	2800      	cmp	r0, #0
 8014614:	d03f      	beq.n	8014696 <_vfiprintf_r+0x20a>
 8014616:	4b26      	ldr	r3, [pc, #152]	@ (80146b0 <_vfiprintf_r+0x224>)
 8014618:	bb1b      	cbnz	r3, 8014662 <_vfiprintf_r+0x1d6>
 801461a:	9b03      	ldr	r3, [sp, #12]
 801461c:	3307      	adds	r3, #7
 801461e:	f023 0307 	bic.w	r3, r3, #7
 8014622:	3308      	adds	r3, #8
 8014624:	9303      	str	r3, [sp, #12]
 8014626:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014628:	443b      	add	r3, r7
 801462a:	9309      	str	r3, [sp, #36]	@ 0x24
 801462c:	e76a      	b.n	8014504 <_vfiprintf_r+0x78>
 801462e:	fb0c 3202 	mla	r2, ip, r2, r3
 8014632:	460c      	mov	r4, r1
 8014634:	2001      	movs	r0, #1
 8014636:	e7a8      	b.n	801458a <_vfiprintf_r+0xfe>
 8014638:	2300      	movs	r3, #0
 801463a:	3401      	adds	r4, #1
 801463c:	9305      	str	r3, [sp, #20]
 801463e:	4619      	mov	r1, r3
 8014640:	f04f 0c0a 	mov.w	ip, #10
 8014644:	4620      	mov	r0, r4
 8014646:	f810 2b01 	ldrb.w	r2, [r0], #1
 801464a:	3a30      	subs	r2, #48	@ 0x30
 801464c:	2a09      	cmp	r2, #9
 801464e:	d903      	bls.n	8014658 <_vfiprintf_r+0x1cc>
 8014650:	2b00      	cmp	r3, #0
 8014652:	d0c6      	beq.n	80145e2 <_vfiprintf_r+0x156>
 8014654:	9105      	str	r1, [sp, #20]
 8014656:	e7c4      	b.n	80145e2 <_vfiprintf_r+0x156>
 8014658:	fb0c 2101 	mla	r1, ip, r1, r2
 801465c:	4604      	mov	r4, r0
 801465e:	2301      	movs	r3, #1
 8014660:	e7f0      	b.n	8014644 <_vfiprintf_r+0x1b8>
 8014662:	ab03      	add	r3, sp, #12
 8014664:	9300      	str	r3, [sp, #0]
 8014666:	462a      	mov	r2, r5
 8014668:	4b12      	ldr	r3, [pc, #72]	@ (80146b4 <_vfiprintf_r+0x228>)
 801466a:	a904      	add	r1, sp, #16
 801466c:	4630      	mov	r0, r6
 801466e:	f7fd fc43 	bl	8011ef8 <_printf_float>
 8014672:	4607      	mov	r7, r0
 8014674:	1c78      	adds	r0, r7, #1
 8014676:	d1d6      	bne.n	8014626 <_vfiprintf_r+0x19a>
 8014678:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801467a:	07d9      	lsls	r1, r3, #31
 801467c:	d405      	bmi.n	801468a <_vfiprintf_r+0x1fe>
 801467e:	89ab      	ldrh	r3, [r5, #12]
 8014680:	059a      	lsls	r2, r3, #22
 8014682:	d402      	bmi.n	801468a <_vfiprintf_r+0x1fe>
 8014684:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014686:	f7fe f991 	bl	80129ac <__retarget_lock_release_recursive>
 801468a:	89ab      	ldrh	r3, [r5, #12]
 801468c:	065b      	lsls	r3, r3, #25
 801468e:	f53f af1f 	bmi.w	80144d0 <_vfiprintf_r+0x44>
 8014692:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014694:	e71e      	b.n	80144d4 <_vfiprintf_r+0x48>
 8014696:	ab03      	add	r3, sp, #12
 8014698:	9300      	str	r3, [sp, #0]
 801469a:	462a      	mov	r2, r5
 801469c:	4b05      	ldr	r3, [pc, #20]	@ (80146b4 <_vfiprintf_r+0x228>)
 801469e:	a904      	add	r1, sp, #16
 80146a0:	4630      	mov	r0, r6
 80146a2:	f7fd feb1 	bl	8012408 <_printf_i>
 80146a6:	e7e4      	b.n	8014672 <_vfiprintf_r+0x1e6>
 80146a8:	08015670 	.word	0x08015670
 80146ac:	0801567a 	.word	0x0801567a
 80146b0:	08011ef9 	.word	0x08011ef9
 80146b4:	08014469 	.word	0x08014469
 80146b8:	08015676 	.word	0x08015676

080146bc <__swbuf_r>:
 80146bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80146be:	460e      	mov	r6, r1
 80146c0:	4614      	mov	r4, r2
 80146c2:	4605      	mov	r5, r0
 80146c4:	b118      	cbz	r0, 80146ce <__swbuf_r+0x12>
 80146c6:	6a03      	ldr	r3, [r0, #32]
 80146c8:	b90b      	cbnz	r3, 80146ce <__swbuf_r+0x12>
 80146ca:	f7fe f849 	bl	8012760 <__sinit>
 80146ce:	69a3      	ldr	r3, [r4, #24]
 80146d0:	60a3      	str	r3, [r4, #8]
 80146d2:	89a3      	ldrh	r3, [r4, #12]
 80146d4:	071a      	lsls	r2, r3, #28
 80146d6:	d501      	bpl.n	80146dc <__swbuf_r+0x20>
 80146d8:	6923      	ldr	r3, [r4, #16]
 80146da:	b943      	cbnz	r3, 80146ee <__swbuf_r+0x32>
 80146dc:	4621      	mov	r1, r4
 80146de:	4628      	mov	r0, r5
 80146e0:	f000 f82a 	bl	8014738 <__swsetup_r>
 80146e4:	b118      	cbz	r0, 80146ee <__swbuf_r+0x32>
 80146e6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80146ea:	4638      	mov	r0, r7
 80146ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80146ee:	6823      	ldr	r3, [r4, #0]
 80146f0:	6922      	ldr	r2, [r4, #16]
 80146f2:	1a98      	subs	r0, r3, r2
 80146f4:	6963      	ldr	r3, [r4, #20]
 80146f6:	b2f6      	uxtb	r6, r6
 80146f8:	4283      	cmp	r3, r0
 80146fa:	4637      	mov	r7, r6
 80146fc:	dc05      	bgt.n	801470a <__swbuf_r+0x4e>
 80146fe:	4621      	mov	r1, r4
 8014700:	4628      	mov	r0, r5
 8014702:	f7ff fd99 	bl	8014238 <_fflush_r>
 8014706:	2800      	cmp	r0, #0
 8014708:	d1ed      	bne.n	80146e6 <__swbuf_r+0x2a>
 801470a:	68a3      	ldr	r3, [r4, #8]
 801470c:	3b01      	subs	r3, #1
 801470e:	60a3      	str	r3, [r4, #8]
 8014710:	6823      	ldr	r3, [r4, #0]
 8014712:	1c5a      	adds	r2, r3, #1
 8014714:	6022      	str	r2, [r4, #0]
 8014716:	701e      	strb	r6, [r3, #0]
 8014718:	6962      	ldr	r2, [r4, #20]
 801471a:	1c43      	adds	r3, r0, #1
 801471c:	429a      	cmp	r2, r3
 801471e:	d004      	beq.n	801472a <__swbuf_r+0x6e>
 8014720:	89a3      	ldrh	r3, [r4, #12]
 8014722:	07db      	lsls	r3, r3, #31
 8014724:	d5e1      	bpl.n	80146ea <__swbuf_r+0x2e>
 8014726:	2e0a      	cmp	r6, #10
 8014728:	d1df      	bne.n	80146ea <__swbuf_r+0x2e>
 801472a:	4621      	mov	r1, r4
 801472c:	4628      	mov	r0, r5
 801472e:	f7ff fd83 	bl	8014238 <_fflush_r>
 8014732:	2800      	cmp	r0, #0
 8014734:	d0d9      	beq.n	80146ea <__swbuf_r+0x2e>
 8014736:	e7d6      	b.n	80146e6 <__swbuf_r+0x2a>

08014738 <__swsetup_r>:
 8014738:	b538      	push	{r3, r4, r5, lr}
 801473a:	4b29      	ldr	r3, [pc, #164]	@ (80147e0 <__swsetup_r+0xa8>)
 801473c:	4605      	mov	r5, r0
 801473e:	6818      	ldr	r0, [r3, #0]
 8014740:	460c      	mov	r4, r1
 8014742:	b118      	cbz	r0, 801474c <__swsetup_r+0x14>
 8014744:	6a03      	ldr	r3, [r0, #32]
 8014746:	b90b      	cbnz	r3, 801474c <__swsetup_r+0x14>
 8014748:	f7fe f80a 	bl	8012760 <__sinit>
 801474c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014750:	0719      	lsls	r1, r3, #28
 8014752:	d422      	bmi.n	801479a <__swsetup_r+0x62>
 8014754:	06da      	lsls	r2, r3, #27
 8014756:	d407      	bmi.n	8014768 <__swsetup_r+0x30>
 8014758:	2209      	movs	r2, #9
 801475a:	602a      	str	r2, [r5, #0]
 801475c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014760:	81a3      	strh	r3, [r4, #12]
 8014762:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8014766:	e033      	b.n	80147d0 <__swsetup_r+0x98>
 8014768:	0758      	lsls	r0, r3, #29
 801476a:	d512      	bpl.n	8014792 <__swsetup_r+0x5a>
 801476c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801476e:	b141      	cbz	r1, 8014782 <__swsetup_r+0x4a>
 8014770:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014774:	4299      	cmp	r1, r3
 8014776:	d002      	beq.n	801477e <__swsetup_r+0x46>
 8014778:	4628      	mov	r0, r5
 801477a:	f7fe feff 	bl	801357c <_free_r>
 801477e:	2300      	movs	r3, #0
 8014780:	6363      	str	r3, [r4, #52]	@ 0x34
 8014782:	89a3      	ldrh	r3, [r4, #12]
 8014784:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014788:	81a3      	strh	r3, [r4, #12]
 801478a:	2300      	movs	r3, #0
 801478c:	6063      	str	r3, [r4, #4]
 801478e:	6923      	ldr	r3, [r4, #16]
 8014790:	6023      	str	r3, [r4, #0]
 8014792:	89a3      	ldrh	r3, [r4, #12]
 8014794:	f043 0308 	orr.w	r3, r3, #8
 8014798:	81a3      	strh	r3, [r4, #12]
 801479a:	6923      	ldr	r3, [r4, #16]
 801479c:	b94b      	cbnz	r3, 80147b2 <__swsetup_r+0x7a>
 801479e:	89a3      	ldrh	r3, [r4, #12]
 80147a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80147a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80147a8:	d003      	beq.n	80147b2 <__swsetup_r+0x7a>
 80147aa:	4621      	mov	r1, r4
 80147ac:	4628      	mov	r0, r5
 80147ae:	f000 f883 	bl	80148b8 <__smakebuf_r>
 80147b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80147b6:	f013 0201 	ands.w	r2, r3, #1
 80147ba:	d00a      	beq.n	80147d2 <__swsetup_r+0x9a>
 80147bc:	2200      	movs	r2, #0
 80147be:	60a2      	str	r2, [r4, #8]
 80147c0:	6962      	ldr	r2, [r4, #20]
 80147c2:	4252      	negs	r2, r2
 80147c4:	61a2      	str	r2, [r4, #24]
 80147c6:	6922      	ldr	r2, [r4, #16]
 80147c8:	b942      	cbnz	r2, 80147dc <__swsetup_r+0xa4>
 80147ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80147ce:	d1c5      	bne.n	801475c <__swsetup_r+0x24>
 80147d0:	bd38      	pop	{r3, r4, r5, pc}
 80147d2:	0799      	lsls	r1, r3, #30
 80147d4:	bf58      	it	pl
 80147d6:	6962      	ldrpl	r2, [r4, #20]
 80147d8:	60a2      	str	r2, [r4, #8]
 80147da:	e7f4      	b.n	80147c6 <__swsetup_r+0x8e>
 80147dc:	2000      	movs	r0, #0
 80147de:	e7f7      	b.n	80147d0 <__swsetup_r+0x98>
 80147e0:	24000054 	.word	0x24000054

080147e4 <_raise_r>:
 80147e4:	291f      	cmp	r1, #31
 80147e6:	b538      	push	{r3, r4, r5, lr}
 80147e8:	4605      	mov	r5, r0
 80147ea:	460c      	mov	r4, r1
 80147ec:	d904      	bls.n	80147f8 <_raise_r+0x14>
 80147ee:	2316      	movs	r3, #22
 80147f0:	6003      	str	r3, [r0, #0]
 80147f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80147f6:	bd38      	pop	{r3, r4, r5, pc}
 80147f8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80147fa:	b112      	cbz	r2, 8014802 <_raise_r+0x1e>
 80147fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014800:	b94b      	cbnz	r3, 8014816 <_raise_r+0x32>
 8014802:	4628      	mov	r0, r5
 8014804:	f000 f830 	bl	8014868 <_getpid_r>
 8014808:	4622      	mov	r2, r4
 801480a:	4601      	mov	r1, r0
 801480c:	4628      	mov	r0, r5
 801480e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014812:	f000 b817 	b.w	8014844 <_kill_r>
 8014816:	2b01      	cmp	r3, #1
 8014818:	d00a      	beq.n	8014830 <_raise_r+0x4c>
 801481a:	1c59      	adds	r1, r3, #1
 801481c:	d103      	bne.n	8014826 <_raise_r+0x42>
 801481e:	2316      	movs	r3, #22
 8014820:	6003      	str	r3, [r0, #0]
 8014822:	2001      	movs	r0, #1
 8014824:	e7e7      	b.n	80147f6 <_raise_r+0x12>
 8014826:	2100      	movs	r1, #0
 8014828:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801482c:	4620      	mov	r0, r4
 801482e:	4798      	blx	r3
 8014830:	2000      	movs	r0, #0
 8014832:	e7e0      	b.n	80147f6 <_raise_r+0x12>

08014834 <raise>:
 8014834:	4b02      	ldr	r3, [pc, #8]	@ (8014840 <raise+0xc>)
 8014836:	4601      	mov	r1, r0
 8014838:	6818      	ldr	r0, [r3, #0]
 801483a:	f7ff bfd3 	b.w	80147e4 <_raise_r>
 801483e:	bf00      	nop
 8014840:	24000054 	.word	0x24000054

08014844 <_kill_r>:
 8014844:	b538      	push	{r3, r4, r5, lr}
 8014846:	4d07      	ldr	r5, [pc, #28]	@ (8014864 <_kill_r+0x20>)
 8014848:	2300      	movs	r3, #0
 801484a:	4604      	mov	r4, r0
 801484c:	4608      	mov	r0, r1
 801484e:	4611      	mov	r1, r2
 8014850:	602b      	str	r3, [r5, #0]
 8014852:	f7f0 f8e5 	bl	8004a20 <_kill>
 8014856:	1c43      	adds	r3, r0, #1
 8014858:	d102      	bne.n	8014860 <_kill_r+0x1c>
 801485a:	682b      	ldr	r3, [r5, #0]
 801485c:	b103      	cbz	r3, 8014860 <_kill_r+0x1c>
 801485e:	6023      	str	r3, [r4, #0]
 8014860:	bd38      	pop	{r3, r4, r5, pc}
 8014862:	bf00      	nop
 8014864:	24001200 	.word	0x24001200

08014868 <_getpid_r>:
 8014868:	f7f0 b8d2 	b.w	8004a10 <_getpid>

0801486c <__swhatbuf_r>:
 801486c:	b570      	push	{r4, r5, r6, lr}
 801486e:	460c      	mov	r4, r1
 8014870:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014874:	2900      	cmp	r1, #0
 8014876:	b096      	sub	sp, #88	@ 0x58
 8014878:	4615      	mov	r5, r2
 801487a:	461e      	mov	r6, r3
 801487c:	da0d      	bge.n	801489a <__swhatbuf_r+0x2e>
 801487e:	89a3      	ldrh	r3, [r4, #12]
 8014880:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014884:	f04f 0100 	mov.w	r1, #0
 8014888:	bf14      	ite	ne
 801488a:	2340      	movne	r3, #64	@ 0x40
 801488c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014890:	2000      	movs	r0, #0
 8014892:	6031      	str	r1, [r6, #0]
 8014894:	602b      	str	r3, [r5, #0]
 8014896:	b016      	add	sp, #88	@ 0x58
 8014898:	bd70      	pop	{r4, r5, r6, pc}
 801489a:	466a      	mov	r2, sp
 801489c:	f000 f848 	bl	8014930 <_fstat_r>
 80148a0:	2800      	cmp	r0, #0
 80148a2:	dbec      	blt.n	801487e <__swhatbuf_r+0x12>
 80148a4:	9901      	ldr	r1, [sp, #4]
 80148a6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80148aa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80148ae:	4259      	negs	r1, r3
 80148b0:	4159      	adcs	r1, r3
 80148b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80148b6:	e7eb      	b.n	8014890 <__swhatbuf_r+0x24>

080148b8 <__smakebuf_r>:
 80148b8:	898b      	ldrh	r3, [r1, #12]
 80148ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80148bc:	079d      	lsls	r5, r3, #30
 80148be:	4606      	mov	r6, r0
 80148c0:	460c      	mov	r4, r1
 80148c2:	d507      	bpl.n	80148d4 <__smakebuf_r+0x1c>
 80148c4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80148c8:	6023      	str	r3, [r4, #0]
 80148ca:	6123      	str	r3, [r4, #16]
 80148cc:	2301      	movs	r3, #1
 80148ce:	6163      	str	r3, [r4, #20]
 80148d0:	b003      	add	sp, #12
 80148d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80148d4:	ab01      	add	r3, sp, #4
 80148d6:	466a      	mov	r2, sp
 80148d8:	f7ff ffc8 	bl	801486c <__swhatbuf_r>
 80148dc:	9f00      	ldr	r7, [sp, #0]
 80148de:	4605      	mov	r5, r0
 80148e0:	4639      	mov	r1, r7
 80148e2:	4630      	mov	r0, r6
 80148e4:	f7fe febe 	bl	8013664 <_malloc_r>
 80148e8:	b948      	cbnz	r0, 80148fe <__smakebuf_r+0x46>
 80148ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80148ee:	059a      	lsls	r2, r3, #22
 80148f0:	d4ee      	bmi.n	80148d0 <__smakebuf_r+0x18>
 80148f2:	f023 0303 	bic.w	r3, r3, #3
 80148f6:	f043 0302 	orr.w	r3, r3, #2
 80148fa:	81a3      	strh	r3, [r4, #12]
 80148fc:	e7e2      	b.n	80148c4 <__smakebuf_r+0xc>
 80148fe:	89a3      	ldrh	r3, [r4, #12]
 8014900:	6020      	str	r0, [r4, #0]
 8014902:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014906:	81a3      	strh	r3, [r4, #12]
 8014908:	9b01      	ldr	r3, [sp, #4]
 801490a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801490e:	b15b      	cbz	r3, 8014928 <__smakebuf_r+0x70>
 8014910:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014914:	4630      	mov	r0, r6
 8014916:	f000 f81d 	bl	8014954 <_isatty_r>
 801491a:	b128      	cbz	r0, 8014928 <__smakebuf_r+0x70>
 801491c:	89a3      	ldrh	r3, [r4, #12]
 801491e:	f023 0303 	bic.w	r3, r3, #3
 8014922:	f043 0301 	orr.w	r3, r3, #1
 8014926:	81a3      	strh	r3, [r4, #12]
 8014928:	89a3      	ldrh	r3, [r4, #12]
 801492a:	431d      	orrs	r5, r3
 801492c:	81a5      	strh	r5, [r4, #12]
 801492e:	e7cf      	b.n	80148d0 <__smakebuf_r+0x18>

08014930 <_fstat_r>:
 8014930:	b538      	push	{r3, r4, r5, lr}
 8014932:	4d07      	ldr	r5, [pc, #28]	@ (8014950 <_fstat_r+0x20>)
 8014934:	2300      	movs	r3, #0
 8014936:	4604      	mov	r4, r0
 8014938:	4608      	mov	r0, r1
 801493a:	4611      	mov	r1, r2
 801493c:	602b      	str	r3, [r5, #0]
 801493e:	f7f0 f8cf 	bl	8004ae0 <_fstat>
 8014942:	1c43      	adds	r3, r0, #1
 8014944:	d102      	bne.n	801494c <_fstat_r+0x1c>
 8014946:	682b      	ldr	r3, [r5, #0]
 8014948:	b103      	cbz	r3, 801494c <_fstat_r+0x1c>
 801494a:	6023      	str	r3, [r4, #0]
 801494c:	bd38      	pop	{r3, r4, r5, pc}
 801494e:	bf00      	nop
 8014950:	24001200 	.word	0x24001200

08014954 <_isatty_r>:
 8014954:	b538      	push	{r3, r4, r5, lr}
 8014956:	4d06      	ldr	r5, [pc, #24]	@ (8014970 <_isatty_r+0x1c>)
 8014958:	2300      	movs	r3, #0
 801495a:	4604      	mov	r4, r0
 801495c:	4608      	mov	r0, r1
 801495e:	602b      	str	r3, [r5, #0]
 8014960:	f7f0 f8ce 	bl	8004b00 <_isatty>
 8014964:	1c43      	adds	r3, r0, #1
 8014966:	d102      	bne.n	801496e <_isatty_r+0x1a>
 8014968:	682b      	ldr	r3, [r5, #0]
 801496a:	b103      	cbz	r3, 801496e <_isatty_r+0x1a>
 801496c:	6023      	str	r3, [r4, #0]
 801496e:	bd38      	pop	{r3, r4, r5, pc}
 8014970:	24001200 	.word	0x24001200

08014974 <_init>:
 8014974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014976:	bf00      	nop
 8014978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801497a:	bc08      	pop	{r3}
 801497c:	469e      	mov	lr, r3
 801497e:	4770      	bx	lr

08014980 <_fini>:
 8014980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014982:	bf00      	nop
 8014984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014986:	bc08      	pop	{r3}
 8014988:	469e      	mov	lr, r3
 801498a:	4770      	bx	lr
