Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Dec 18 19:08:15 2017
| Host         : tucson running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_ram_utilization -detail -file ./par_ram_utilization.rpt
| Design       : design_1_wrapper
| Device       : xc7z045ffg900-2
| Speed File   : -2
------------------------------------------------------------------------------------

RAM Usage Information

Table of Contents
-----------------
1. Summary
2. Memory Usage

1. Summary
----------

+----------------+------------+
| Memory Type    | Total Used |
+----------------+------------+
| BlockRAM       |         62 |
+----------------+------------+
|       RAMB18E1 |         61 |
+----------------+------------+
|       RAMB36E1 |          1 |
+----------------+------------+
| URAM           |          0 |
+----------------+------------+
| DistributedRAM |        234 |
+----------------+------------+
|       RAM32X1D |          4 |
+----------------+------------+
|         RAM32M |        230 |
+----------------+------------+


2. Memory Usage
---------------

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/commandFifo/FIFOCore_1/mems_0/SRAMVerilogAWS/mem                                                                                                                                                           |      41984 | RAMB36E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         82 |        512 |               NO |            YES |               Internal |           1X1 |    RAMB36_X3Y50:RAMB36_X3Y50 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |         512 |          82 |     Unused |     Unused |              YES |            YES |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/commandFifo/FIFOCore_1/mems_0/SRAMVerilogAWS/mem_reg_0                                                                                                                                                     |      36864 | RAMB36E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         72 |        512 |               NO |            YES |               Internal |  RAMB36_X3Y50 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |         512 |          72 |     Unused |     Unused |              YES |            YES |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |           1X1 |    RAMB18_X3Y82:RAMB18_X3Y82 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_0/SRAMVerilogAWS/mem_reg                                                                                                                                        |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |  RAMB18_X3Y82 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |           1X1 |    RAMB18_X3Y81:RAMB18_X3Y81 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg                                                                                                                                        |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |  RAMB18_X3Y81 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |           1X1 |    RAMB18_X3Y83:RAMB18_X3Y83 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg                                                                                                                                       |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |  RAMB18_X3Y83 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |           1X1 |    RAMB18_X2Y80:RAMB18_X2Y80 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg                                                                                                                                       |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |  RAMB18_X2Y80 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |           1X1 |    RAMB18_X3Y85:RAMB18_X3Y85 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg                                                                                                                                       |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |  RAMB18_X3Y85 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |           1X1 |    RAMB18_X3Y80:RAMB18_X3Y80 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg                                                                                                                                       |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |  RAMB18_X3Y80 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |           1X1 |    RAMB18_X2Y81:RAMB18_X2Y81 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg                                                                                                                                       |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |  RAMB18_X2Y81 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |           1X1 |    RAMB18_X2Y82:RAMB18_X2Y82 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/SRAMVerilogAWS/mem_reg                                                                                                                                       |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |  RAMB18_X2Y82 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |           1X1 |    RAMB18_X3Y86:RAMB18_X3Y86 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem_reg                                                                                                                                        |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |  RAMB18_X3Y86 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |           1X1 |    RAMB18_X2Y84:RAMB18_X2Y84 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem_reg                                                                                                                                        |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |  RAMB18_X2Y84 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |           1X1 |    RAMB18_X4Y84:RAMB18_X4Y84 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem_reg                                                                                                                                        |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |  RAMB18_X4Y84 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |           1X1 |    RAMB18_X4Y83:RAMB18_X4Y83 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem_reg                                                                                                                                        |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |  RAMB18_X4Y83 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |           1X1 |    RAMB18_X3Y84:RAMB18_X3Y84 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem_reg                                                                                                                                        |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |  RAMB18_X3Y84 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_7/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |           1X1 |    RAMB18_X2Y79:RAMB18_X2Y79 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_7/SRAMVerilogAWS/mem_reg                                                                                                                                        |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |  RAMB18_X2Y79 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_8/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |           1X1 |    RAMB18_X3Y79:RAMB18_X3Y79 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_8/SRAMVerilogAWS/mem_reg                                                                                                                                        |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |  RAMB18_X3Y79 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_9/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         32 |         32 |               NO |             NO |               Internal |           1X1 |    RAMB18_X2Y83:RAMB18_X2Y83 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          32 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_0/wdataFifo/WidthConverterFIFO/FIFOCore/mems_9/SRAMVerilogAWS/mem_reg                                                                                                                                        |       1152 | RAMB18E1        | ADDRARDADDR                 |      A     | FCLK_CLK0 |      Unused |      Unused |         36 |         32 |               NO |             NO |               Internal |  RAMB18_X2Y83 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      B     | FCLK_CLK0 |          32 |          36 |     Unused |     Unused |              YES |             NO |               Internal |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |    RAMB18_X5Y88:RAMB18_X5Y88 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |  RAMB18_X5Y88 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |    RAMB18_X3Y90:RAMB18_X3Y90 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |  RAMB18_X3Y90 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |    RAMB18_X5Y90:RAMB18_X5Y90 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |  RAMB18_X5Y90 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |    RAMB18_X3Y92:RAMB18_X3Y92 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |  RAMB18_X3Y92 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |    RAMB18_X4Y90:RAMB18_X4Y90 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |  RAMB18_X4Y90 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |    RAMB18_X3Y89:RAMB18_X3Y89 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |  RAMB18_X3Y89 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |    RAMB18_X5Y87:RAMB18_X5Y87 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |  RAMB18_X5Y87 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |    RAMB18_X3Y91:RAMB18_X3Y91 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |  RAMB18_X3Y91 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |    RAMB18_X5Y89:RAMB18_X5Y89 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |  RAMB18_X5Y89 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |    RAMB18_X3Y88:RAMB18_X3Y88 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |  RAMB18_X3Y88 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |    RAMB18_X4Y88:RAMB18_X4Y88 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |  RAMB18_X4Y88 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |    RAMB18_X2Y90:RAMB18_X2Y90 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |  RAMB18_X2Y90 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_7/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |    RAMB18_X4Y89:RAMB18_X4Y89 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_7/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |  RAMB18_X4Y89 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_8/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |    RAMB18_X3Y93:RAMB18_X3Y93 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_8/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |  RAMB18_X3Y93 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_9/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |    RAMB18_X4Y92:RAMB18_X4Y92 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_1/wdataFifo/WidthConverterFIFO/FIFOCore/mems_9/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |  RAMB18_X4Y92 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X3Y120:RAMB18_X3Y120 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X3Y120 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |    RAMB18_X4Y94:RAMB18_X4Y94 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |  RAMB18_X4Y94 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X3Y121:RAMB18_X3Y121 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X3Y121 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X4Y100:RAMB18_X4Y100 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X4Y100 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X3Y118:RAMB18_X3Y118 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X3Y118 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |    RAMB18_X4Y99:RAMB18_X4Y99 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |  RAMB18_X4Y99 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X3Y123:RAMB18_X3Y123 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X3Y123 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |    RAMB18_X4Y95:RAMB18_X4Y95 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |  RAMB18_X4Y95 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X4Y122:RAMB18_X4Y122 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X4Y122 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |    RAMB18_X4Y96:RAMB18_X4Y96 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |  RAMB18_X4Y96 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X4Y123:RAMB18_X4Y123 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X4Y123 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |    RAMB18_X4Y97:RAMB18_X4Y97 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |  RAMB18_X4Y97 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_7/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X4Y120:RAMB18_X4Y120 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_7/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X4Y120 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_8/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |    RAMB18_X4Y98:RAMB18_X4Y98 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_8/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |  RAMB18_X4Y98 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_9/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X4Y121:RAMB18_X4Y121 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_2/wdataFifo/WidthConverterFIFO/FIFOCore/mems_9/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X4Y121 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X3Y127:RAMB18_X3Y127 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_1/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X3Y127 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X2Y123:RAMB18_X2Y123 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_10/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X2Y123 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X3Y126:RAMB18_X3Y126 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_11/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X3Y126 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X2Y121:RAMB18_X2Y121 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_12/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X2Y121 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X3Y128:RAMB18_X3Y128 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_13/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X3Y128 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X3Y122:RAMB18_X3Y122 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_14/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X3Y122 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/SRAMVerilogAWS/mem                                                                                                                                           |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X3Y129:RAMB18_X3Y129 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_15/SRAMVerilogAWS/mem_reg                                                                                                                                       |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X3Y129 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X2Y122:RAMB18_X2Y122 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_2/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X2Y122 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X3Y130:RAMB18_X3Y130 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_3/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X3Y130 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X2Y120:RAMB18_X2Y120 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_4/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X2Y120 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X3Y125:RAMB18_X3Y125 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_5/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X3Y125 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X2Y124:RAMB18_X2Y124 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_6/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X2Y124 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_7/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X3Y124:RAMB18_X3Y124 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_7/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X3Y124 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_8/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X2Y125:RAMB18_X2Y125 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_8/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X2Y125 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Memory Name                                                                                                                                                                                                                                                | Array Size | RAM Utilization | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | Bounding Box  | Range                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_9/SRAMVerilogAWS/mem                                                                                                                                            |       1024 | RAMB18E1:1      |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |           1X1 |  RAMB18_X3Y131:RAMB18_X3Y131 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/FringeZynq/fringeCommon/mags_3/wdataFifo/WidthConverterFIFO/FIFOCore/mems_9/SRAMVerilogAWS/mem_reg                                                                                                                                        |          0 | RAMB18E1        |              -              |      A     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           | RAMB18_X3Y131 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        |              -              |      B     |    Unused |      Unused |      Unused |     Unused |     Unused |         -        |        -       |            -           |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| Cell Name                                                                                                                                                                                                                                                  | RAM Size   | Cell Type       | Address                     | Port       | Clock     | Write Depth | Write Width | Read Width | Read Depth | Address Register | Input Register | Output Register        | LOC           | -                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/accel/x507_0/m_0/m/_T_13_reg_0_15_0_5                                                                                                                                                                                                     |         16 | RAM32M          | ADDRA                       |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |               NO |             NO | Combinational_External | SLICE_X70Y214 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | ADDRA                       |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |               NO |             NO | Combinational_External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | ADDRA                       |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |               NO |             NO | Combinational_External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | x508_0                      |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |               NO |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/accel/x507_0/m_0/m/_T_13_reg_0_15_30_31                                                                                                                                                                                                   |         16 | RAM32M          | ADDRA                       |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |               NO |             NO | Combinational_External | SLICE_X70Y216 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | ADDRA                       |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |               NO |             NO | Combinational_External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | ADDRA                       |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |               NO |             NO | Combinational_External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | x508_0                      |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |               NO |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/Top_0/accel/x507_0/m_0/m/_T_13_reg_0_15_6_11                                                                                                                                                                                                    |         16 | RAM32M          | ADDRA                       |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |               NO |             NO | Combinational_External | SLICE_X70Y215 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | ADDRA                       |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |               NO |             NO | Combinational_External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | ADDRA                       |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |               NO |             NO | Combinational_External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | x508_0                      |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |               NO |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                        |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None | SLICE_X22Y244 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External | SLICE_X22Y241 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External | SLICE_X26Y239 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X22Y239 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X26Y241 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X26Y243 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X26Y242 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X26Y244 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X20Y244 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X22Y242 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X22Y243 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                        |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y250 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y253 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y255 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y257 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y257 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y251 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y253 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y254 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y255 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y256 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y252 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y252 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None | SLICE_X26Y247 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External | SLICE_X30Y247 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External | SLICE_X30Y245 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y244 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X34Y244 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y245 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X34Y245 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y246 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y248 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X26Y248 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X26Y246 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y227 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y224 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y223 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y220 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X34Y224 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y220 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y221 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y222 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y226 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y224 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y225 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y228 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_72_77                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y229 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_78_78                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External | SLICE_X30Y229 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                        |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None | SLICE_X14Y248 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External | SLICE_X16Y245 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External | SLICE_X16Y244 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X10Y244 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X10Y243 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X10Y246 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X10Y245 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X10Y247 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X14Y247 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X16Y248 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X18Y247 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                        |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X20Y240 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None | SLICE_X38Y257 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External | SLICE_X36Y255 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External | SLICE_X38Y251 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X38Y250 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X36Y252 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X38Y252 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X38Y253 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X38Y254 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X36Y256 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X36Y257 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X36Y254 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X54Y251 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X52Y252 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X52Y247 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X52Y250 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X52Y251 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X52Y246 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X54Y246 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X52Y249 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X54Y250 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X54Y249 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X54Y248 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X52Y248 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_72_77                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X54Y252 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_78_78                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External | SLICE_X54Y253 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                        |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None | SLICE_X32Y266 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External | SLICE_X30Y266 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External | SLICE_X32Y261 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y261 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y262 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y262 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y265 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y265 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y267 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y263 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y264 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                        |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X26Y262 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None | SLICE_X32Y272 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External | SLICE_X30Y270 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External | SLICE_X36Y272 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X36Y269 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X34Y269 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y269 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X36Y270 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X36Y271 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y273 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y272 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y271 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X54Y268 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X58Y265 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X54Y265 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X58Y267 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X58Y266 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X58Y268 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X58Y269 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X58Y271 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X58Y272 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X54Y272 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X52Y272 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X54Y267 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_72_77                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X52Y271 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_2/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_78_78                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External | SLICE_X52Y269 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                        |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None | SLICE_X30Y277 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External | SLICE_X30Y275 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External | SLICE_X32Y276 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X34Y276 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y277 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X34Y278 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y279 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X34Y279 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y278 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y275 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y276 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                        |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK1 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X42Y276 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK1 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None | SLICE_X30Y284 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External | SLICE_X30Y281 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External | SLICE_X32Y285 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y284 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y285 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y286 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y282 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X32Y287 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y287 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y283 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X30Y282 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5                                                       |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X42Y301 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X34Y301 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X34Y302 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X34Y299 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X34Y298 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X34Y300 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X42Y299 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X42Y300 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X42Y303 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_65                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X42Y304 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X42Y298 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11                                                      |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X36Y302 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_72_77                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |             NO |               External | SLICE_X42Y302 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_clock_converter_3/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_78_78                                                     |         16 | RAM32M          | gnxpm_cdc.rd_pntr_gc_reg[3] |      A     | FCLK_CLK0 |          16 |           1 |          1 |         16 |              YES |            YES |               External | SLICE_X38Y299 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      B     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.rd_pntr_gc_reg[3] |      C     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gnxpm_cdc.wr_pntr_gc_reg[3] |      D     | FCLK_CLK0 |          16 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                   |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External | SLICE_X42Y235 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X42Y237 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External | SLICE_X42Y236 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X42Y238 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_34                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X38Y237 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11                  |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X38Y235 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X62Y236 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X62Y235 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External | SLICE_X50Y235 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X50Y236 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External | SLICE_X52Y235 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X50Y234 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_34               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X52Y234 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11                |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X50Y237 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                   |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External | SLICE_X16Y232 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X14Y232 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External | SLICE_X14Y233 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None | SLICE_X18Y230 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_34                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X16Y230 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11                  |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X16Y233 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X54Y241 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X54Y240 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External | SLICE_X54Y245 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X52Y244 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External | SLICE_X54Y242 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X54Y243 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_34               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X54Y244 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_1/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11                |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X52Y245 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                   |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External | SLICE_X42Y260 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X42Y258 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External | SLICE_X42Y259 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None | SLICE_X48Y258 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_34                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X48Y259 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11                  |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X48Y260 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X54Y259 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X54Y258 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External | SLICE_X48Y264 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X48Y263 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External | SLICE_X50Y263 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X50Y264 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_34               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X50Y265 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_2/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11                |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X48Y265 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                   |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External | SLICE_X48Y281 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X48Y280 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External | SLICE_X48Y284 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None | SLICE_X48Y282 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_34                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X48Y283 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11                  |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X42Y282 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X58Y296 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X58Y297 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                 |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External | SLICE_X48Y294 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X48Y297 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External | SLICE_X50Y295 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X50Y297 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_34               |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X48Y296 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_dwidth_converter_3/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11                |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X48Y295 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0                |         32 | RAM32X1D        | ram_full_i_reg_0            |    Read    | FCLK_CLK0 |      Unused |      Unused |          1 |         32 |              YES |             NO |          Combinational | SLICE_X30Y236 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | ram_empty_i_reg_0           | Read Write | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                             |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X38Y231 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9                             |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X38Y230 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4                        |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External | SLICE_X48Y232 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0                |         32 | RAM32X1D        | ram_full_i_reg_0            |    Read    | FCLK_CLK0 |      Unused |      Unused |          1 |         32 |              YES |             NO |          Combinational |  SLICE_X6Y234 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | ram_empty_i_reg_0           | Read Write | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                             |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X62Y249 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9                             |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X62Y250 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4                        |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External | SLICE_X62Y243 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0                |         32 | RAM32X1D        | ram_full_i_reg_0            |    Read    | FCLK_CLK0 |      Unused |      Unused |          1 |         32 |              YES |             NO |          Combinational | SLICE_X50Y256 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | ram_empty_i_reg_0           | Read Write | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                             |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X50Y270 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9                             |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X50Y271 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4                        |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External | SLICE_X54Y264 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0                |         32 | RAM32X1D        | ram_full_i_reg_0            |    Read    | FCLK_CLK0 |      Unused |      Unused |          1 |         32 |              YES |             NO |          Combinational | SLICE_X50Y288 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | ram_empty_i_reg_0           | Read Write | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5                             |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X48Y304 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9                             |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External | SLICE_X48Y305 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
| design_1_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4                        |         32 | RAM32M          | gpr1.dout_i_reg[1]          |      A     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External | SLICE_X54Y298 |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      B     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |            YES |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | gpr1.dout_i_reg[1]          |      C     | FCLK_CLK0 |          32 |           1 |          1 |         32 |              YES |             NO |               External |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
|                                                                                                                              -                                                                                                                             |      -     |        -        | Q                           |      D     | FCLK_CLK0 |          32 |           1 |     Unused |     Unused |              YES |             NO |                   None |       -       |               -              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------+-----------------------------+------------+-----------+-------------+-------------+------------+------------+------------------+----------------+------------------------+---------------+------------------------------+
* Includes block RAM cascade(s)


