// ****************************************************************************** 
// Copyright     :  Copyright (C) 2018, Hisilicon Technologies Co. Ltd.
// File name     :  hipciec_ap_iob_rx_com_reg_reg_offset.h
// Department    :  CAD Development Department
// Author        :  xxx
// Version       :  1.0
// Date          :  2017/10/24
// Description   :  The description of xxx project
// Others        :  Generated automatically by nManager V4.2 
// History       :  xxx 2018/07/13 11:22:08 Create file
// ******************************************************************************

#ifndef __HIPCIEC_AP_IOB_RX_COM_REG_REG_OFFSET_H__
#define __HIPCIEC_AP_IOB_RX_COM_REG_REG_OFFSET_H__

/* HIPCIEC_AP_IOB_RX_COM_REG Base address of Module's Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE                       (0x4000)

/******************************************************************************/
/*                      HiPCIECTRL40V200 HIPCIEC_AP_IOB_RX_COM_REG Registers' Definitions                            */
/******************************************************************************/

#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_0_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x0)    /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_1_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x20)   /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_2_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x40)   /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_3_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x60)   /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_4_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x80)   /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_5_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA0)   /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_6_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xC0)   /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_7_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xE0)   /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_8_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x100)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_9_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x120)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_10_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x140)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_11_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x160)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_12_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x180)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_13_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A0)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_14_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1C0)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_15_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1E0)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_16_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x200)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_17_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x220)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_18_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x240)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_19_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x260)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_20_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x280)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_21_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2A0)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_22_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2C0)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_23_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2E0)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_24_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x300)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_25_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x320)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_26_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x340)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_27_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x360)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_28_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x380)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_29_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3A0)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_30_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3C0)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_31_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3E0)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_32_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x400)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_0_33_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x420)  /* IOB RX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_0_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x4)    /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_1_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x24)   /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_2_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x44)   /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_3_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x64)   /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_4_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x84)   /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_5_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA4)   /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_6_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xC4)   /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_7_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xE4)   /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_8_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x104)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_9_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x124)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_10_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x144)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_11_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x164)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_12_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x184)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_13_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A4)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_14_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1C4)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_15_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1E4)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_16_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x204)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_17_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x224)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_18_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x244)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_19_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x264)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_20_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x284)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_21_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2A4)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_22_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2C4)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_23_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2E4)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_24_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x304)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_25_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x324)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_26_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x344)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_27_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x364)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_28_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x384)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_29_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3A4)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_30_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3C4)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_31_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3E4)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_32_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x404)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_1_33_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x424)  /* IOB RX address transition unit control information register1.TLP information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_0_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x8)    /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_1_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x28)   /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_2_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x48)   /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_3_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x68)   /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_4_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x88)   /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_5_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA8)   /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_6_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xC8)   /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_7_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xE8)   /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_8_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x108)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_9_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x128)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_10_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x148)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_11_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x168)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_12_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x188)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_13_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A8)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_14_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1C8)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_15_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1E8)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_16_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x208)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_17_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x228)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_18_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x248)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_19_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x268)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_20_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x288)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_21_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2A8)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_22_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2C8)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_23_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2E8)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_24_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x308)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_25_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x328)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_26_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x348)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_27_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x368)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_28_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x388)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_29_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3A8)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_30_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3C8)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_31_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3E8)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_32_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x408)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_CONTROL_2_33_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x428)  /* IOB RX address transition unit control information register2.Extend the IOB_RXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_0_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xC)    /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_1_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2C)   /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_2_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x4C)   /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_3_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x6C)   /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_4_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x8C)   /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_5_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xAC)   /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_6_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xCC)   /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_7_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xEC)   /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_8_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x10C)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_9_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x12C)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_10_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x14C)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_11_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x16C)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_12_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18C)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_13_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1AC)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_14_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1CC)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_15_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1EC)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_16_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x20C)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_17_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x22C)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_18_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x24C)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_19_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x26C)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_20_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x28C)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_21_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2AC)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_22_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2CC)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_23_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2EC)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_24_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x30C)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_25_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x32C)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_26_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x34C)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_27_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x36C)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_28_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x38C)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_29_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3AC)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_30_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3CC)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_31_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3EC)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_32_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x40C)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_REGION_SIZE_33_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x42C)  /* IOB RX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_0_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x10)   /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_1_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x30)   /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_2_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x50)   /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_3_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x70)   /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_4_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x90)   /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_5_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xB0)   /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_6_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xD0)   /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_7_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xF0)   /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_8_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x110)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_9_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x130)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_10_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x150)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_11_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x170)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_12_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x190)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_13_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B0)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_14_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1D0)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_15_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1F0)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_16_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x210)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_17_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x230)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_18_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x250)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_19_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x270)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_20_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x290)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_21_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2B0)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_22_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2D0)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_23_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2F0)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_24_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x310)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_25_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x330)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_26_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x350)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_27_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x370)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_28_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x390)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_29_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3B0)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_30_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3D0)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_31_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3F0)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_32_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x410)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_L_33_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x430)  /* IOB RX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_0_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x14)   /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_1_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x34)   /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_2_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x54)   /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_3_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x74)   /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_4_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x94)   /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_5_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xB4)   /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_6_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xD4)   /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_7_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xF4)   /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_8_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x114)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_9_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x134)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_10_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x154)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_11_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x174)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_12_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x194)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_13_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B4)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_14_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1D4)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_15_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1F4)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_16_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x214)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_17_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x234)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_18_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x254)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_19_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x274)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_20_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x294)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_21_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2B4)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_22_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2D4)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_23_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2F4)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_24_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x314)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_25_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x334)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_26_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x354)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_27_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x374)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_28_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x394)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_29_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3B4)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_30_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3D4)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_31_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3F4)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_32_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x414)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_BASE_ADDR_H_33_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x434)  /* IOB RX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_0_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18)   /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_1_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x38)   /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_2_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x58)   /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_3_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x78)   /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_4_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x98)   /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_5_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xB8)   /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_6_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xD8)   /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_7_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xF8)   /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_8_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x118)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_9_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x138)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_10_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x158)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_11_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x178)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_12_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x198)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_13_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B8)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_14_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1D8)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_15_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1F8)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_16_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x218)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_17_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x238)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_18_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x258)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_19_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x278)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_20_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x298)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_21_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2B8)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_22_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2D8)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_23_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2F8)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_24_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x318)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_25_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x338)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_26_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x358)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_27_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x378)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_28_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x398)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_29_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3B8)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_30_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3D8)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_31_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3F8)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_32_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x418)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_L_33_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x438)  /* IOB RX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_0_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1C)   /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_1_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3C)   /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_2_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x5C)   /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_3_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x7C)   /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_4_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x9C)   /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_5_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xBC)   /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_6_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xDC)   /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_7_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xFC)   /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_8_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11C)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_9_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x13C)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_10_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x15C)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_11_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x17C)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_12_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x19C)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_13_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1BC)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_14_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1DC)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_15_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1FC)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_16_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x21C)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_17_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x23C)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_18_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x25C)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_19_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x27C)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_20_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x29C)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_21_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2BC)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_22_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2DC)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_23_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2FC)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_24_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x31C)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_25_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x33C)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_26_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x35C)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_27_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x37C)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_28_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x39C)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_29_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3BC)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_30_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3DC)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_31_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x3FC)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_32_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x41C)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RXATU_TAR_ADDR_H_33_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x43C)  /* IOB RX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_CNT_CLR_CE_REG                                (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA00)  /* counter type control register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_NP_0_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA40)  /* Counter of RX received NP */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_NP_1_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA80)  /* Counter of RX received NP */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_NP_2_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xAC0)  /* Counter of RX received NP */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_P_0_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA44)  /* Counter of RX Received P */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_P_1_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA84)  /* Counter of RX Received P */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_P_2_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xAC4)  /* Counter of RX Received P */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_CPL_0_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA48)  /* Counter of RX Received CPL */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_CPL_1_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA88)  /* Counter of RX Received CPL */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_CPL_2_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xAC8)  /* Counter of RX Received CPL */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_MSIX_0_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA4C)  /* Counter of RX MSI/MSI-X interrupt */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_MSIX_1_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA8C)  /* Counter of RX MSI/MSI-X interrupt */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_MSIX_2_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xACC)  /* Counter of RX MSI/MSI-X interrupt */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_NP_P2P_0_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA50)  /* Counter of RX Received NP for P2P */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_NP_P2P_1_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA90)  /* Counter of RX Received NP for P2P */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_NP_P2P_2_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xAD0)  /* Counter of RX Received NP for P2P */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_P_P2P_0_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA54)  /* Counter of RX Received P for P2P */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_P_P2P_1_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA94)  /* Counter of RX Received P for P2P */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_P_P2P_2_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xAD4)  /* Counter of RX Received P for P2P */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_CPL_P2P_0_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA58)  /* Counter of RX Received CPL for P2P */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_CPL_P2P_1_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA98)  /* Counter of RX Received CPL for P2P */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_CPL_P2P_2_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xAD8)  /* Counter of RX Received CPL for P2P */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_NP_ODR_0_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA60)  /* Counter of RX Received NP to ODR channel */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_NP_ODR_1_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xAA0)  /* Counter of RX Received NP to ODR channel */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_NP_ODR_2_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xAE0)  /* Counter of RX Received NP to ODR channel */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_P_ODR_0_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA64)  /* Counter of RX Received P to ODR channel */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_P_ODR_1_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xAA4)  /* Counter of RX Received P to ODR channel */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_P_ODR_2_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xAE4)  /* Counter of RX Received P to ODR channel */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_HAQ_0_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA68)  /* Counter of HAQ operation */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_HAQ_1_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xAA8)  /* Counter of HAQ operation */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_HAQ_2_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xAE8)  /* Counter of HAQ operation */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_NP_AER_0_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA70)  /* Counter of RX Error to AER */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_NP_AER_1_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xAB0)  /* Counter of RX Error to AER */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_NP_AER_2_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xAF0)  /* Counter of RX Error to AER */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_P_AER_0_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xA74)  /* Counter of RX Error to AER */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_P_AER_1_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xAB4)  /* Counter of RX Error to AER */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_TLP_CNT_P_AER_2_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xAF4)  /* Counter of RX Error to AER */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_PRE_ERR_STS_0_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xB80)  /* Error status of IOB_RX preprocess */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_PRE_ERR_STS_1_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xB84)  /* Error status of IOB_RX preprocess */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_PRE_ERR_STS_2_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xB88)  /* Error status of IOB_RX preprocess */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_NP_PKT_NUM_0_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xB90)  /* Current pkt_num of RX_NP Request */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_NP_PKT_NUM_1_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xBA0)  /* Current pkt_num of RX_NP Request */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_NP_PKT_NUM_2_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xBB0)  /* Current pkt_num of RX_NP Request */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_P_PKT_NUM_0_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xB94)  /* Current pkt_num of RX_P Request */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_P_PKT_NUM_1_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xBA4)  /* Current pkt_num of RX_P Request */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_P_PKT_NUM_2_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xBB4)  /* Current pkt_num of RX_P Request */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_CPL_PKT_NUM_0_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xB98)  /* Current pkt_num of RX_CPL Request */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_CPL_PKT_NUM_1_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xBA8)  /* Current pkt_num of RX_CPL Request */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_CPL_PKT_NUM_2_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0xBB8)  /* Current pkt_num of RX_CPL Request */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_REQ_ENTRY_RD_IDX_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x10C0) /* APAT request entry index for read */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_REQ_ENTRY_RD_DONE_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x10C4) /* APAT request entry read finish */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_REQ_ENTRY_RDATA0_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x10C8) /* APAT request entry read data [31:0] */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_REQ_ENTRY_RDATA1_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x10CC) /* APAT request entry read data [63:32] */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_REQ_ENTRY_RDATA2_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x10D0) /* APAT request entry read data [95:64] */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_REQ_ENTRY_RDATA3_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x10D4) /* APAT request entry read data [127:96] */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_INT_RO_CE_REG                                   (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x10E0) /* APAT interrupt read only status for correctable error */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_INT_RO_NFE_REG                                  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x10E4) /* APAT interrupt read only status for non-fatal error */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_INT_RO_FE_REG                                   (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x10E8) /* APAT interrupt read only status for fatal error */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_INT_SEVERITY_REG                                (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x10EC) /* APAT interrupt severity configure */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_INT_SET_REG                                     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x10F0) /* APAT interrupt set configure */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_INT_MASK_REG                                    (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x10F4) /* APAT interrupt mask configure */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_INT_STATUS_REG                                  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x10F8) /* APAT interrupt status */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_INT_RO_REG                                      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x10FC) /* APAT interrupt read only status */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_TRANSLATION_CFG_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1100) /* Control some behaviours of the inbound request translatioin */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_TRANSLATION_RETRY_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1104) /* Control the TLB lookup request retry behaviour */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_SYNC_TIMEOUT_REG                                (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1108) /* SYNC response time out threshold */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_LKUP_STATS_CFG_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1110) /* Config parameters that are used by performance profiling */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_LKUP_REQ_PCT_REG                                (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1114) /* APAT lookup request DFX */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_LKUP_REQ_LENGTH_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1118) /* APAT lookup request statistics */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_NP_LKUP_REQ_LENGTH_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x111C) /* APAT NP lookup request length */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_NP_LKUP_LATENCY_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1120) /* APAT NP lookup latency */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_P_LKUP_LATENCY_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1124) /* APAT P lookup latency */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_TLB_PREDICTOR_HINT_CFG_REG                      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1140) /* Hint generated config */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_TLB_PREDICTOR_FIFO_DFX_REG                      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1144) /* TLB predictor FIFO DFx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_TLB_PREDICTOR_PAGE_SIZE_CACHE_PERFORMANCE_0_REG (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1148) /* 16KB/64KB/2MB page size cache hit and miss ratio */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_TLB_PREDICTOR_PAGE_SIZE_CACHE_PERFORMANCE_1_REG (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x114C) /* 16KB/64KB/2MB page size cache evict and not_replace ratio */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_TLB_PREDICTOR_LOCK_CACHE_PERFORMANCE_0_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1150) /* LOCK hint cache hit and miss ratio */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_TLB_PREDICTOR_LOCK_CACHE_PERFORMANCE_1_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1154) /* LOCK hint cache evict and not_replace ratio */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_TLB_PREDICTOR_RAM_PARITY_DFX_REG                (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1158) /* RAM parity check DFX */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_CNXT_RAM_ECC_CFG_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x115C) /* RAM ECC inject control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_CNXT_RAM_ECC_STS_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1160) /* RAM ECC status */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_DFX_FST_RSP_FAULT_0_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1164) /* first response fault from SMMU recorder #0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_DFX_FST_RSP_FAULT_1_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1168) /* first response fault from SMMU recorder #1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_DFX_FST_RSP_FAULT_2_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x116C) /* first response fault from SMMU recorder #2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_DFX_FST_RSP_FAULT_3_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1170) /* first response fault from SMMU recorder #3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_DFX_CNT_INVALID_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1174) /* counter of TLB invalidate and configure invalidate */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_DFX_CMD_SYNC_STS_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1178) /* cmd_sync counter and timeout indication */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_DFX_SYNC_MAX_TIME_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x117C) /* cmd_sync max time interval between request and response */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_ATS_CFG_REG                                     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1180) /* To set parameters used by ATS module */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_ATS_TIMEOUT_L_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1184) /* ATC Invalidation timeout value config */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_ATS_TIMEOUT_H_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1188) /* ATC Invalidation timeout value config */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_ATS_PRIQ_IRPT_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x118C) /* ATS PRI queue interrupt aggregation configure */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_XILINX_HOOK_PASID_CFG_0_REG                     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1190) /* APAT ATS PASID config #0 for Xilinx Hook Test */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_XILINX_HOOK_PASID_CFG_1_REG                     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1194) /* APAT ATS PASID config #1 for Xilinx Hook Test */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_XILINX_HOOK_PASID_CFG_2_REG                     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1198) /* APAT ATS PASID config #2 for Xilinx Hook Test */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_XILINX_HOOK_PASID_CFG_3_REG                     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x119C) /* APAT ATS PASID config #3 for Xilinx Hook Test */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_XILINX_HOOK_PASID_CFG_4_REG                     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11A0) /* priv/exec bit config #0 for Xilinx Hook Test */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_XILINX_HOOK_PASID_CFG_5_REG                     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11A4) /* priv/exec bit config #1 for Xilinx Hook Test */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_XILINX_HOOK_PASID_CFG_6_REG                     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11A8) /* priv/exec bit config #2 for Xilinx Hook Test */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_XILINX_HOOK_PASID_CFG_7_REG                     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11AC) /* priv/exec bit config #3 for Xilinx Hook Test */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_REQID_PASID_PRI_EXC_CFG_REG                     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11B0) /* PASID/PRI/EXC configure according to the request ID matched or not */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_REQID_PASID_PRI_EXC_RD_REG                      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11B4) /* PASID/PRI/EXC read from the buffer according to the request ID matched or not */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_CNT_TLB_LKUP_REQ_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11C0) /* TLB lookup request counter */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_CNT_TLB_RETRIED_REQUEST_REG                     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11C4) /* TLB lookup retry request counter */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_CNT_TLB_RSP_SUCCESS_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11C8) /* TLB response success counter */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_CNT_TLB_RSP_FAULT_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11CC) /* TLB response fault counter */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_CNT_SCH_NOREISSUE_REQUEST_REG                   (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11D0) /* No reissue request schedule counter */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_CNT_SCH_REISSUE_REQUEST_REG                     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11D4) /* Reissue request schedule counter */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_CNT_TLB_LKUP_AGING_REQ_REG                      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11D8) /* TLB lookup prediction aging request counter */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_CNT_TLB_AGING_REQ_RETRIED_REG                   (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11DC) /* TLB lookup prediction aging request retry counter */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_DFX_ATS_TRS_STS_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11E0) /* ATS translate status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_DFX_ATS_INV_STS_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11E4) /* ATS invalidate status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_DFX_ATS_PRI_STS_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11E8) /* ATS PRI status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_DFX_CNT_ATS_TRS_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11EC) /* ATS translate request and completion counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_DFX_CNT_ATS_INV_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11F0) /* ATS invalidate request and completion counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_DFX_CNT_ATS_PRI_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11F4) /* ATS PRI request and  response counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_DFX_CNT_SMMU_INV_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11F8) /* SMMU invalidate request and completion counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_DFX_CNT_SMMU_PRI_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x11FC) /* SMMU PRI request and  response counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_GLB_CTRL_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1200) /* Global control the trigger behaviour */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_L_0_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1210) /* The inbound traffic trigger sequence0 pattern low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_L_1_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1220) /* The inbound traffic trigger sequence0 pattern low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_L_2_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1230) /* The inbound traffic trigger sequence0 pattern low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_L_3_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1240) /* The inbound traffic trigger sequence0 pattern low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_L_4_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1250) /* The inbound traffic trigger sequence0 pattern low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_L_5_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1260) /* The inbound traffic trigger sequence0 pattern low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_L_6_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1270) /* The inbound traffic trigger sequence0 pattern low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_L_7_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1280) /* The inbound traffic trigger sequence0 pattern low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_L_8_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1290) /* The inbound traffic trigger sequence0 pattern low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_L_9_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x12A0) /* The inbound traffic trigger sequence0 pattern low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_H_0_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1214) /* The inbound traffic trigger sequence0 pattern high part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_H_1_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1224) /* The inbound traffic trigger sequence0 pattern high part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_H_2_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1234) /* The inbound traffic trigger sequence0 pattern high part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_H_3_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1244) /* The inbound traffic trigger sequence0 pattern high part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_H_4_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1254) /* The inbound traffic trigger sequence0 pattern high part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_H_5_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1264) /* The inbound traffic trigger sequence0 pattern high part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_H_6_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1274) /* The inbound traffic trigger sequence0 pattern high part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_H_7_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1284) /* The inbound traffic trigger sequence0 pattern high part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_H_8_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1294) /* The inbound traffic trigger sequence0 pattern high part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_H_9_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x12A4) /* The inbound traffic trigger sequence0 pattern high part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_PASID_0_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1218) /* APAT trig TLP configure */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_PASID_1_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1228) /* APAT trig TLP configure */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_PASID_2_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1238) /* APAT trig TLP configure */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_PASID_3_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1248) /* APAT trig TLP configure */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_PASID_4_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1258) /* APAT trig TLP configure */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_PASID_5_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1268) /* APAT trig TLP configure */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_PASID_6_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1278) /* APAT trig TLP configure */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_PASID_7_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1288) /* APAT trig TLP configure */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_PASID_8_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1298) /* APAT trig TLP configure */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_PASID_9_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x12A8) /* APAT trig TLP configure */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_CTRL_0_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x12B0) /* The inbound traffic trigger sequence0 pattern low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_CTRL_1_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x12B4) /* The inbound traffic trigger sequence0 pattern low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_CTRL_2_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x12B8) /* The inbound traffic trigger sequence0 pattern low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_CTRL_3_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x12BC) /* The inbound traffic trigger sequence0 pattern low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_CTRL_4_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x12C0) /* The inbound traffic trigger sequence0 pattern low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_CTRL_5_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x12C4) /* The inbound traffic trigger sequence0 pattern low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_CTRL_6_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x12C8) /* The inbound traffic trigger sequence0 pattern low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_CTRL_7_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x12CC) /* The inbound traffic trigger sequence0 pattern low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_CTRL_8_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x12D0) /* The inbound traffic trigger sequence0 pattern low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_SEQ_CTRL_9_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x12D4) /* The inbound traffic trigger sequence0 pattern low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_L_0_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x12E0) /* The inbound traffic trigger result low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_L_1_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x12F0) /* The inbound traffic trigger result low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_L_2_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1300) /* The inbound traffic trigger result low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_L_3_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1310) /* The inbound traffic trigger result low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_L_4_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1320) /* The inbound traffic trigger result low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_L_5_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1330) /* The inbound traffic trigger result low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_L_6_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1340) /* The inbound traffic trigger result low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_L_7_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1350) /* The inbound traffic trigger result low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_L_8_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1360) /* The inbound traffic trigger result low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_L_9_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1370) /* The inbound traffic trigger result low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_H_0_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x12E4) /* The inbound traffic trigger result low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_H_1_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x12F4) /* The inbound traffic trigger result low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_H_2_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1304) /* The inbound traffic trigger result low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_H_3_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1314) /* The inbound traffic trigger result low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_H_4_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1324) /* The inbound traffic trigger result low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_H_5_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1334) /* The inbound traffic trigger result low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_H_6_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1344) /* The inbound traffic trigger result low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_H_7_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1354) /* The inbound traffic trigger result low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_H_8_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1364) /* The inbound traffic trigger result low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_H_9_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1374) /* The inbound traffic trigger result low part */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_PASID_0_REG                        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x12E8) /* APAT trig result prefix */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_PASID_1_REG                        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x12F8) /* APAT trig result prefix */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_PASID_2_REG                        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1308) /* APAT trig result prefix */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_PASID_3_REG                        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1318) /* APAT trig result prefix */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_PASID_4_REG                        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1328) /* APAT trig result prefix */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_PASID_5_REG                        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1338) /* APAT trig result prefix */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_PASID_6_REG                        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1348) /* APAT trig result prefix */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_PASID_7_REG                        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1358) /* APAT trig result prefix */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_PASID_8_REG                        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1368) /* APAT trig result prefix */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_APAT_IB_TRIG_RSLT_PASID_9_REG                        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1378) /* APAT trig result prefix */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_CTRL_0_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1500) /* MSI/MSIX control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_CTRL_1_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1510) /* MSI/MSIX control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_CTRL_2_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1520) /* MSI/MSIX control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_CTRL_3_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1530) /* MSI/MSIX control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_CTRL_4_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1540) /* MSI/MSIX control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_CTRL_5_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1550) /* MSI/MSIX control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_CTRL_6_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1560) /* MSI/MSIX control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_CTRL_7_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1570) /* MSI/MSIX control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_CTRL_8_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1580) /* MSI/MSIX control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_CTRL_9_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1590) /* MSI/MSIX control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_CTRL_10_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x15A0) /* MSI/MSIX control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_CTRL_11_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x15B0) /* MSI/MSIX control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_CTRL_12_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x15C0) /* MSI/MSIX control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_CTRL_13_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x15D0) /* MSI/MSIX control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_CTRL_14_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x15E0) /* MSI/MSIX control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_CTRL_15_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x15F0) /* MSI/MSIX control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_HIGH_0_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1504) /* MSI/MSIX address high 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_HIGH_1_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1514) /* MSI/MSIX address high 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_HIGH_2_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1524) /* MSI/MSIX address high 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_HIGH_3_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1534) /* MSI/MSIX address high 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_HIGH_4_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1544) /* MSI/MSIX address high 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_HIGH_5_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1554) /* MSI/MSIX address high 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_HIGH_6_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1564) /* MSI/MSIX address high 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_HIGH_7_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1574) /* MSI/MSIX address high 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_HIGH_8_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1584) /* MSI/MSIX address high 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_HIGH_9_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1594) /* MSI/MSIX address high 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_HIGH_10_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x15A4) /* MSI/MSIX address high 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_HIGH_11_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x15B4) /* MSI/MSIX address high 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_HIGH_12_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x15C4) /* MSI/MSIX address high 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_HIGH_13_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x15D4) /* MSI/MSIX address high 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_HIGH_14_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x15E4) /* MSI/MSIX address high 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_HIGH_15_REG                         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x15F4) /* MSI/MSIX address high 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_LOW_0_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1508) /* MSI/MSIX address low 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_LOW_1_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1518) /* MSI/MSIX address low 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_LOW_2_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1528) /* MSI/MSIX address low 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_LOW_3_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1538) /* MSI/MSIX address low 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_LOW_4_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1548) /* MSI/MSIX address low 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_LOW_5_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1558) /* MSI/MSIX address low 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_LOW_6_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1568) /* MSI/MSIX address low 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_LOW_7_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1578) /* MSI/MSIX address low 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_LOW_8_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1588) /* MSI/MSIX address low 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_LOW_9_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1598) /* MSI/MSIX address low 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_LOW_10_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x15A8) /* MSI/MSIX address low 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_LOW_11_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x15B8) /* MSI/MSIX address low 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_LOW_12_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x15C8) /* MSI/MSIX address low 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_LOW_13_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x15D8) /* MSI/MSIX address low 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_LOW_14_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x15E8) /* MSI/MSIX address low 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_AM_MSI_MSIX_ADDR_LOW_15_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x15F8) /* MSI/MSIX address low 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_SMMU_BYPASS_PORT_EN_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1800) /* smmu bypass enable for each port configuration register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_ATOP_ENDIAN_FORMAT_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1804) /* Endian Format Control of inbound atomic operation */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_RX_FILTER_MODE_REG                                (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1808) /* IB Filter mode control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_SMMU_BYPASS_MEMATTR_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x180C) /* SNP/MEM_ATTR configuration for SMMU BYPASS */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_SDI_REG_REMAP_REG                                 (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1810) /* SDI NVME/DMA config register address remap */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_IB_POISON_PR_FORWARD_EN_REG                      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1814) /* Poison posted request forward control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_IB_BAR_DISP_SEL_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1818) /* Forward config based on BAR_NUM */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_SDI_PF_FUNC_SEL_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x181C) /* PF Function select */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_IB_ECO_REG_0_REG                                 (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1820) /* ECO REG 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_IB_ECO_REG_1_REG                                 (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1824) /* ECO REG 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_SDI_TH_CTRL_REG                                  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1830) /* Global control for SDI_THROUGH */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_SDI_TH_ADDR_FILTER_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1834) /* Address filter control for SDI_THROUGH */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_SDI_TH_PF_EN_REG                                 (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1840) /* PF Remap Enable for SDI_THROUGH */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_SDI_TH_PF_REMAP_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1844) /* PF Remap control for SDI_THROUGH */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_SDI_TH_PF_INIT_VF_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1848) /* Initial VF_NUM of PF for SDI_THROUGH */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_SDI_TH_PF_VF_NUM_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x184C) /* Number of VF for each PF */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_EN_0_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1880) /* Enable control for address window */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_EN_1_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1890) /* Enable control for address window */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_EN_2_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18A0) /* Enable control for address window */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_EN_3_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18B0) /* Enable control for address window */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_EN_4_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18C0) /* Enable control for address window */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_EN_5_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18D0) /* Enable control for address window */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_EN_6_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18E0) /* Enable control for address window */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_EN_7_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18F0) /* Enable control for address window */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_ATTR_0_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1884) /* Memory attribute control of address window */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_ATTR_1_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1894) /* Memory attribute control of address window */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_ATTR_2_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18A4) /* Memory attribute control of address window */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_ATTR_3_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18B4) /* Memory attribute control of address window */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_ATTR_4_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18C4) /* Memory attribute control of address window */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_ATTR_5_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18D4) /* Memory attribute control of address window */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_ATTR_6_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18E4) /* Memory attribute control of address window */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_ATTR_7_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18F4) /* Memory attribute control of address window */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_ADDR_0_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1888) /* Address window control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_ADDR_1_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1898) /* Address window control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_ADDR_2_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18A8) /* Address window control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_ADDR_3_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18B8) /* Address window control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_ADDR_4_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18C8) /* Address window control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_ADDR_5_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18D8) /* Address window control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_ADDR_6_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18E8) /* Address window control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_ADDR_7_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18F8) /* Address window control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_MASK_0_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x188C) /* Address mask control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_MASK_1_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x189C) /* Address mask control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_MASK_2_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18AC) /* Address mask control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_MASK_3_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18BC) /* Address mask control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_MASK_4_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18CC) /* Address mask control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_MASK_5_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18DC) /* Address mask control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_MASK_6_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18EC) /* Address mask control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_CFG_MEMATTR_WIN_MASK_7_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x18FC) /* Address mask control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_NP_DELAY_CTRL_0_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1940) /* IOB RX NPR delay control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_NP_DELAY_CTRL_1_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1944) /* IOB RX NPR delay control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_NP_DELAY_CTRL_2_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1948) /* IOB RX NPR delay control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_P_DELAY_CTRL_0_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1950) /* IOB RX PR delay control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_P_DELAY_CTRL_1_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1954) /* IOB RX PR delay control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_P_DELAY_CTRL_2_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1958) /* IOB RX PR delay control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_CPL_DELAY_CTRL_0_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1960) /* IOB RX CPL delay control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_CPL_DELAY_CTRL_1_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1964) /* IOB RX CPL delay control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IOB_RX_CPL_DELAY_CTRL_2_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1968) /* IOB RX CPL delay control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_BASE_ADDR_0_0_REG                       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A00) /* Base address 0 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_BASE_ADDR_0_1_REG                       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A80) /* Base address 0 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_BASE_ADDR_0_2_REG                       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B00) /* Base address 0 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_BASE_ADDR_0_3_REG                       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B80) /* Base address 0 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_SIZE_0_0_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A04) /* Space Size for Base address 0 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_SIZE_0_1_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A84) /* Space Size for Base address 0 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_SIZE_0_2_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B04) /* Space Size for Base address 0 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_SIZE_0_3_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B84) /* Space Size for Base address 0 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_BASE_ADDR_1_0_REG                       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A08) /* Base address 1 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_BASE_ADDR_1_1_REG                       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A88) /* Base address 1 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_BASE_ADDR_1_2_REG                       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B08) /* Base address 1 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_BASE_ADDR_1_3_REG                       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B88) /* Base address 1 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_SIZE_1_0_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A0C) /* Space Size for Base address 1 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_SIZE_1_1_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A8C) /* Space Size for Base address 1 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_SIZE_1_2_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B0C) /* Space Size for Base address 1 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_SIZE_1_3_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B8C) /* Space Size for Base address 1 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_BASE_ADDR_2_0_REG                       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A10) /* Base address 2 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_BASE_ADDR_2_1_REG                       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A90) /* Base address 2 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_BASE_ADDR_2_2_REG                       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B10) /* Base address 2 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_BASE_ADDR_2_3_REG                       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B90) /* Base address 2 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_SIZE_2_0_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A14) /* Space Size for Base address 2 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_SIZE_2_1_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A94) /* Space Size for Base address 2 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_SIZE_2_2_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B14) /* Space Size for Base address 2 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_SIZE_2_3_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B94) /* Space Size for Base address 2 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_BASE_ADDR_3_0_REG                       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A18) /* Base address 3 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_BASE_ADDR_3_1_REG                       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A98) /* Base address 3 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_BASE_ADDR_3_2_REG                       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B18) /* Base address 3 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_BASE_ADDR_3_3_REG                       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B98) /* Base address 3 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_SIZE_3_0_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A1C) /* Space Size for Base address 3 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_SIZE_3_1_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A9C) /* Space Size for Base address 3 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_SIZE_3_2_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B1C) /* Space Size for Base address 3 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_SPACE_SIZE_3_3_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B9C) /* Space Size for Base address 3 of the P2P Memory space */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_BR_DST_0_REG                                  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A30) /* For the inbound completion and message, uses the host bridge bus range to determine the target Peer2Peer host bridge */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_BR_DST_1_REG                                  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1AB0) /* For the inbound completion and message, uses the host bridge bus range to determine the target Peer2Peer host bridge */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_BR_DST_2_REG                                  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B30) /* For the inbound completion and message, uses the host bridge bus range to determine the target Peer2Peer host bridge */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_BR_DST_3_REG                                  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1BB0) /* For the inbound completion and message, uses the host bridge bus range to determine the target Peer2Peer host bridge */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_DEST_ADDR_0_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A34) /* P2P Destiantion id route address[47:16] configuration */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_DEST_ADDR_1_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1AB4) /* P2P Destiantion id route address[47:16] configuration */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_DEST_ADDR_2_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B34) /* P2P Destiantion id route address[47:16] configuration */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_DEST_ADDR_3_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1BB4) /* P2P Destiantion id route address[47:16] configuration */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_ROUTE_CONTROL_0_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A38) /* P2P Route control register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_ROUTE_CONTROL_1_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1AB8) /* P2P Route control register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_ROUTE_CONTROL_2_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B38) /* P2P Route control register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_ROUTE_CONTROL_3_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1BB8) /* P2P Route control register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_ATTR_CTRL_0_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A3C) /* P2P Memory Attribute Control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_ATTR_CTRL_1_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1ABC) /* P2P Memory Attribute Control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_ATTR_CTRL_2_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B3C) /* P2P Memory Attribute Control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_ATTR_CTRL_3_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1BBC) /* P2P Memory Attribute Control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_CREDIT_CTRL_0_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1A40) /* P2P credit Control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_CREDIT_CTRL_1_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1AC0) /* P2P credit Control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_CREDIT_CTRL_2_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1B40) /* P2P credit Control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_P2P_CREDIT_CTRL_3_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1BC0) /* P2P credit Control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_HAQ_GLOBAL_CTRL_REG                                  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1E00) /* Global control of HAQ */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_HAQ_MSG_CH_01_ATTR_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1E04) /* Attribute of HAQ Message Channel 0/1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_HAQ_MSG_CH_23_ATTR_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1E08) /* Attribute of HAQ Message Channel 2/3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_HAQ_MSG_CH_0_ADDR_L_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1E10) /* Low address for message channel 0 to POE */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_HAQ_MSG_CH_0_ADDR_H_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1E14) /* High address for message channel 0 to POE */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_HAQ_MSG_CH_1_ADDR_L_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1E18) /* Low address for message channel 1 to POE */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_HAQ_MSG_CH_1_ADDR_H_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1E1C) /* High address for message channel 1 to POE */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_HAQ_MSG_CH_2_ADDR_L_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1E20) /* Low address for message channel 2 to POE */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_HAQ_MSG_CH_2_ADDR_H_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1E24) /* High address for message channel 2 to POE */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_HAQ_MSG_CH_3_ADDR_L_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1E28) /* Low address for message channel 3 to POE */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_HAQ_MSG_CH_3_ADDR_H_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1E2C) /* High address for message channel 3 to POE */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_HAQ_CFG_WIN_SEL_REG                                  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1E30) /* Config window select control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_HAQ_WIN_CTRL_0_REG                                   (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1E40) /* Queue window Contorl register 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_HAQ_WIN_CTRL_1_REG                                   (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1E44) /* Queue window Contorl register 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_HAQ_WIN_CTRL_2_REG                                   (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1E48) /* Queue window Contorl register 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_HAQ_WIN_BASE_L_REG                                   (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1E50) /* Base address of Queue window */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_HAQ_WIN_BASE_H_REG                                   (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1E54) /* Base address of Queue window */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_TPH_STASH_TBL_RD_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1F00) /* tph stash table read */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_TPH_STASH_TBL_WR_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1F04) /* tph stash table write */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_TPH_STASH_TBL_STIDX_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1F08) /* stash table r/w stdix */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_TPH_STASH_TBL_WDATA_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1F0C) /* stash tabel write data */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_TPH_STASH_TBL_RDATA_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1F10) /* stash table read data */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_TPH_BYPASS_PORT_EN_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1F14) /* TPH bypass enable for each port configuration register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_TPH_REPLACE_CTRL_0_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1F20) /* tph replace control for each request port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_TPH_REPLACE_CTRL_1_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1F24) /* tph replace control for each request port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_TPH_REPLACE_CTRL_2_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1F28) /* tph replace control for each request port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_TPH_REPLACE_CTRL_3_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1F2C) /* tph replace control for each request port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_TPH_REPLACE_CTRL_4_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1F30) /* tph replace control for each request port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_TPH_REPLACE_CTRL_5_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1F34) /* tph replace control for each request port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_TPH_REPLACE_CTRL_6_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1F38) /* tph replace control for each request port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_TPH_REPLACE_CTRL_7_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1F3C) /* tph replace control for each request port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_TPH_REPLACE_CTRL_8_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1F40) /* tph replace control for each request port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_TPH_REPLACE_CTRL_9_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x1F44) /* tph replace control for each request port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_WEIGHT_REG                               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2300) /* AXIM_ARB arbitration weight. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_RATE_CTRL_REG                            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2304) /* AXIM_ARB request rate control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_RD_OST_NUM_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2308) /* AXIM_ARB read outstanding number threshold */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_TARGET_LAT_REG                           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x230C) /* AXIM_ARB target latency */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_LAT_SEL_REG                              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2310) /* AXIM_ARB latency dfx control */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_STATE_REG                                (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2340) /* State of AXIM_ARB */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_M0_CNT_0_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2360) /* counter of AXIM_M0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_M0_CNT_1_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2364) /* counter of AXIM_M0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_M1_CNT_0_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2368) /* counter of AXIM_M1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_M1_CNT_1_REG                             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x236C) /* counter of AXIM_M1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_M0_AR_LAT_0_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2380) /* AXI AR latency 0 of Master 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_M0_AR_LAT_1_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2384) /* AXI AR latency 1 of Master 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_M0_AW_LAT_0_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2388) /* AXI AW latency 0 of Master 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_M0_AW_LAT_1_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x238C) /* AXI AW latency 1 of Master 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_M1_AR_LAT_0_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2390) /* AXI AR latency 0 of Master 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_M1_AR_LAT_1_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2394) /* AXI AR latency 1 of Master 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_M1_AW_LAT_0_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x2398) /* AXI AW latency 0 of Master 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_M1_AW_LAT_1_REG                          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x239C) /* AXI AW latency 1 of Master 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_HAQ_CURR_SEQ_NUM_REG                     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x23A0) /* Current sequence number of HAQ message channel */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_HAQ_TRANS_CNT_0_REG                      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x23A4) /* Counter 0 of HAQ packet */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_HAQ_SEQ_NUM_STS_0_REG                    (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x23A8) /* Sequence number state of haq channel 0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_HAQ_SEQ_NUM_STS_1_REG                    (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x23AC) /* Sequence number state of haq channel 1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_HAQ_TRANS_CNT_1_REG                      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x23B0) /* Counter 1 of HAQ packet */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_HAQ_SEQ_NUM_STS_2_REG                    (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x23B4) /* Sequence number state of haq channel 2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_IB_AXIM_ARB_HAQ_SEQ_NUM_STS_3_REG                    (HiPCIECTRL40V200_HIPCIEC_AP_IOB_RX_COM_REG_BASE + 0x23B8) /* Sequence number state of haq channel 3 */

#endif // __HIPCIEC_AP_IOB_RX_COM_REG_REG_OFFSET_H__
