INFO: [VRFC 10-163] Analyzing VHDL file "D:/Janovec/LAB_08/LAB_08.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Janovec/LAB_08/LAB_08.srcs/sim_1/new/counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_tb'
