--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      2.072ns (Levels of Logic = 1)
  Clock Path Skew:      -0.941ns (0.054 - 0.995)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y10.YQ      Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X54Y10.G3      net (fanout=1)        0.805   ftop/clkN210/locked_d
    SLICE_X54Y10.CLK     Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      2.072ns (1.267ns logic, 0.805ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.783ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y10.YQ      Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X54Y10.BX      net (fanout=2)        0.950   ftop/clkN210/unlock2
    SLICE_X54Y10.CLK     Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.833ns logic, 0.950ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y10.YQ      Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X54Y10.BX      net (fanout=2)        0.760   ftop/clkN210/unlock2
    SLICE_X54Y10.CLK     Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (0.579ns logic, 0.760ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.300ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.571ns (Levels of Logic = 1)
  Clock Path Skew:      -0.729ns (0.067 - 0.796)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y10.YQ      Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X54Y10.G3      net (fanout=1)        0.644   ftop/clkN210/locked_d
    SLICE_X54Y10.CLK     Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.571ns (0.927ns logic, 0.644ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X62Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X62Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X62Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X66Y39.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X66Y39.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X66Y39.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X54Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X54Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X54Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X54Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X54Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X54Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 262049 paths analyzed, 4663 endpoints analyzed, 1569 failing endpoints
 1569 timing errors detected. (1559 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  13.272ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.906ns (Levels of Logic = 17)
  Clock Path Skew:      -0.366ns (0.492 - 0.858)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_70 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y44.YQ     Tcko                  0.524   ftop/gbe0/rxHdr_sV<71>
                                                       ftop/gbe0/rxHdr_sV_70
    SLICE_X109Y38.G1     net (fanout=3)        1.217   ftop/gbe0/rxHdr_sV<70>
    SLICE_X109Y38.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y39.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y39.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.G1     net (fanout=3)        1.230   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y63.F2     net (fanout=2)        0.355   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y63.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y78.G3     net (fanout=12)       1.085   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y78.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X97Y80.G3      net (fanout=7)        0.574   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X97Y80.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N2
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X95Y87.G3      net (fanout=69)       1.468   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X95Y87.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0
    SLICE_X95Y87.F1      net (fanout=1)        0.587   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0/O
    SLICE_X95Y87.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     12.906ns (6.390ns logic, 6.516ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.701ns (Levels of Logic = 18)
  Clock Path Skew:      -0.375ns (0.492 - 0.867)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_64 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y42.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_64
    SLICE_X109Y37.F4     net (fanout=3)        0.793   ftop/gbe0/rxHdr_sV<64>
    SLICE_X109Y37.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y38.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y38.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y39.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y39.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.G1     net (fanout=3)        1.230   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y63.F2     net (fanout=2)        0.355   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y63.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y78.G3     net (fanout=12)       1.085   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y78.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X97Y80.G3      net (fanout=7)        0.574   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X97Y80.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N2
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X95Y87.G3      net (fanout=69)       1.468   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X95Y87.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0
    SLICE_X95Y87.F1      net (fanout=1)        0.587   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0/O
    SLICE_X95Y87.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     12.701ns (6.609ns logic, 6.092ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.589ns (Levels of Logic = 17)
  Clock Path Skew:      -0.363ns (0.492 - 0.855)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y44.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X109Y38.F3     net (fanout=3)        0.811   ftop/gbe0/rxHdr_sV<68>
    SLICE_X109Y38.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y39.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y39.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.G1     net (fanout=3)        1.230   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y63.F2     net (fanout=2)        0.355   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y63.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y78.G3     net (fanout=12)       1.085   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y78.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X97Y80.G3      net (fanout=7)        0.574   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X97Y80.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N2
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X95Y87.G3      net (fanout=69)       1.468   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X95Y87.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0
    SLICE_X95Y87.F1      net (fanout=1)        0.587   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0/O
    SLICE_X95Y87.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     12.589ns (6.479ns logic, 6.110ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_80 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.545ns (Levels of Logic = 14)
  Clock Path Skew:      -0.347ns (0.492 - 0.839)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_80 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y46.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<81>
                                                       ftop/gbe0/rxHdr_sV_80
    SLICE_X109Y41.F1     net (fanout=3)        1.157   ftop/gbe0/rxHdr_sV<80>
    SLICE_X109Y41.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.G1     net (fanout=3)        1.230   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y63.F2     net (fanout=2)        0.355   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y63.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y78.G3     net (fanout=12)       1.085   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y78.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X97Y80.G3      net (fanout=7)        0.574   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X97Y80.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N2
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X95Y87.G3      net (fanout=69)       1.468   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X95Y87.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0
    SLICE_X95Y87.F1      net (fanout=1)        0.587   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0/O
    SLICE_X95Y87.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     12.545ns (6.089ns logic, 6.456ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.514ns (Levels of Logic = 18)
  Clock Path Skew:      -0.375ns (0.492 - 0.867)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y42.XQ     Tcko                  0.521   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X109Y37.F2     net (fanout=3)        0.681   ftop/gbe0/rxHdr_sV<65>
    SLICE_X109Y37.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y38.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y38.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y39.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y39.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.G1     net (fanout=3)        1.230   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y63.F2     net (fanout=2)        0.355   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y63.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y78.G3     net (fanout=12)       1.085   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y78.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X97Y80.G3      net (fanout=7)        0.574   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X97Y80.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N2
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X95Y87.G3      net (fanout=69)       1.468   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X95Y87.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0
    SLICE_X95Y87.F1      net (fanout=1)        0.587   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0/O
    SLICE_X95Y87.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     12.514ns (6.534ns logic, 5.980ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.496ns (Levels of Logic = 17)
  Clock Path Skew:      -0.363ns (0.492 - 0.855)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_69 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y44.XQ     Tcko                  0.521   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_69
    SLICE_X109Y38.F4     net (fanout=3)        0.793   ftop/gbe0/rxHdr_sV<69>
    SLICE_X109Y38.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y39.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y39.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.G1     net (fanout=3)        1.230   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y63.F2     net (fanout=2)        0.355   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y63.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y78.G3     net (fanout=12)       1.085   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y78.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X97Y80.G3      net (fanout=7)        0.574   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X97Y80.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N2
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X95Y87.G3      net (fanout=69)       1.468   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X95Y87.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0
    SLICE_X95Y87.F1      net (fanout=1)        0.587   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0/O
    SLICE_X95Y87.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     12.496ns (6.404ns logic, 6.092ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_72 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.464ns (Levels of Logic = 16)
  Clock Path Skew:      -0.363ns (0.492 - 0.855)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_72 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y45.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<73>
                                                       ftop/gbe0/rxHdr_sV_72
    SLICE_X109Y39.F3     net (fanout=3)        0.816   ftop/gbe0/rxHdr_sV<72>
    SLICE_X109Y39.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.G1     net (fanout=3)        1.230   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y63.F2     net (fanout=2)        0.355   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y63.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y78.G3     net (fanout=12)       1.085   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y78.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X97Y80.G3      net (fanout=7)        0.574   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X97Y80.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N2
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X95Y87.G3      net (fanout=69)       1.468   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X95Y87.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0
    SLICE_X95Y87.F1      net (fanout=1)        0.587   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0/O
    SLICE_X95Y87.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     12.464ns (6.349ns logic, 6.115ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.615ns (Levels of Logic = 9)
  Clock Path Skew:      -0.203ns (0.514 - 0.717)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y76.XQ      Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X92Y79.F1      net (fanout=4)        0.936   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X92Y79.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408120
    SLICE_X91Y78.F2      net (fanout=1)        0.351   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408120
    SLICE_X91Y78.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408136
    SLICE_X92Y78.F3      net (fanout=3)        0.284   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
    SLICE_X92Y78.X       Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X93Y79.G4      net (fanout=1)        0.024   ftop/gbe0/N100
    SLICE_X93Y79.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X93Y79.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X93Y79.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y81.G3      net (fanout=5)        0.336   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y81.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X86Y67.G1      net (fanout=15)       1.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X86Y67.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X85Y60.G2      net (fanout=7)        0.679   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X85Y60.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X86Y61.F1      net (fanout=40)       1.280   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X86Y61.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_cpRespF/N36
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X87Y63.SR      net (fanout=1)        0.980   ftop/gbe0/dcp_dcp_cpRespF/N36
    SLICE_X87Y63.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<29>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     12.615ns (6.154ns logic, 6.461ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_73 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.447ns (Levels of Logic = 16)
  Clock Path Skew:      -0.363ns (0.492 - 0.855)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_73 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y45.XQ     Tcko                  0.521   ftop/gbe0/rxHdr_sV<73>
                                                       ftop/gbe0/rxHdr_sV_73
    SLICE_X109Y39.F1     net (fanout=3)        0.874   ftop/gbe0/rxHdr_sV<73>
    SLICE_X109Y39.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.G1     net (fanout=3)        1.230   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y63.F2     net (fanout=2)        0.355   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y63.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y78.G3     net (fanout=12)       1.085   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y78.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X97Y80.G3      net (fanout=7)        0.574   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X97Y80.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N2
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X95Y87.G3      net (fanout=69)       1.468   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X95Y87.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0
    SLICE_X95Y87.F1      net (fanout=1)        0.587   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0/O
    SLICE_X95Y87.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     12.447ns (6.274ns logic, 6.173ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.470ns (Levels of Logic = 18)
  Clock Path Skew:      -0.339ns (0.492 - 0.831)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y41.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X109Y37.G3     net (fanout=3)        0.579   ftop/gbe0/rxHdr_sV<66>
    SLICE_X109Y37.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y38.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y38.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y39.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y39.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.G1     net (fanout=3)        1.230   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y63.F2     net (fanout=2)        0.355   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y63.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y78.G3     net (fanout=12)       1.085   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y78.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X97Y80.G3      net (fanout=7)        0.574   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X97Y80.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N2
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X95Y87.G3      net (fanout=69)       1.468   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X95Y87.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0
    SLICE_X95Y87.F1      net (fanout=1)        0.587   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0/O
    SLICE_X95Y87.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     12.470ns (6.592ns logic, 5.878ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_74 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.461ns (Levels of Logic = 16)
  Clock Path Skew:      -0.334ns (0.492 - 0.826)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_74 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y42.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<75>
                                                       ftop/gbe0/rxHdr_sV_74
    SLICE_X109Y39.G3     net (fanout=3)        0.830   ftop/gbe0/rxHdr_sV<74>
    SLICE_X109Y39.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.G1     net (fanout=3)        1.230   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y63.F2     net (fanout=2)        0.355   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y63.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y78.G3     net (fanout=12)       1.085   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y78.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X97Y80.G3      net (fanout=7)        0.574   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X97Y80.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N2
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X95Y87.G3      net (fanout=69)       1.468   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X95Y87.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0
    SLICE_X95Y87.F1      net (fanout=1)        0.587   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0/O
    SLICE_X95Y87.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     12.461ns (6.332ns logic, 6.129ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.532ns (Levels of Logic = 9)
  Clock Path Skew:      -0.233ns (0.484 - 0.717)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y76.XQ      Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X92Y79.F1      net (fanout=4)        0.936   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X92Y79.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408120
    SLICE_X91Y78.F2      net (fanout=1)        0.351   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408120
    SLICE_X91Y78.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408136
    SLICE_X92Y78.F3      net (fanout=3)        0.284   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
    SLICE_X92Y78.X       Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X93Y79.G4      net (fanout=1)        0.024   ftop/gbe0/N100
    SLICE_X93Y79.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X93Y79.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X93Y79.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y81.G3      net (fanout=5)        0.336   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y81.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X86Y67.G1      net (fanout=15)       1.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X86Y67.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X84Y60.G1      net (fanout=7)        1.111   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X84Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X84Y56.F4      net (fanout=40)       0.656   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X84Y56.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_cpRespF/N78
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<0>_SW0
    SLICE_X83Y59.SR      net (fanout=1)        1.034   ftop/gbe0/dcp_dcp_cpRespF/N78
    SLICE_X83Y59.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<0>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     12.532ns (6.209ns logic, 6.323ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_78 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.376ns (Levels of Logic = 15)
  Clock Path Skew:      -0.366ns (0.492 - 0.858)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_78 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y44.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<79>
                                                       ftop/gbe0/rxHdr_sV_78
    SLICE_X109Y40.G2     net (fanout=3)        0.875   ftop/gbe0/rxHdr_sV<78>
    SLICE_X109Y40.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.G1     net (fanout=3)        1.230   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y63.F2     net (fanout=2)        0.355   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y63.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y78.G3     net (fanout=12)       1.085   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y78.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X97Y80.G3      net (fanout=7)        0.574   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X97Y80.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N2
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X95Y87.G3      net (fanout=69)       1.468   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X95Y87.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0
    SLICE_X95Y87.F1      net (fanout=1)        0.587   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0/O
    SLICE_X95Y87.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     12.376ns (6.202ns logic, 6.174ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_53 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.340ns (Levels of Logic = 17)
  Clock Path Skew:      -0.366ns (0.492 - 0.858)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_70 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y44.YQ     Tcko                  0.524   ftop/gbe0/rxHdr_sV<71>
                                                       ftop/gbe0/rxHdr_sV_70
    SLICE_X109Y38.G1     net (fanout=3)        1.217   ftop/gbe0/rxHdr_sV<70>
    SLICE_X109Y38.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y39.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y39.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.G1     net (fanout=3)        1.230   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y63.F2     net (fanout=2)        0.355   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y63.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y78.G3     net (fanout=12)       1.085   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y78.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X97Y80.G3      net (fanout=7)        0.574   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X97Y80.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N2
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X95Y86.G3      net (fanout=69)       1.468   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X95Y86.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<53>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<53>_SW0
    SLICE_X95Y86.F3      net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<53>_SW0/O
    SLICE_X95Y86.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<53>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_53_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_53
    -------------------------------------------------  ---------------------------
    Total                                     12.340ns (6.390ns logic, 5.950ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.328ns (Levels of Logic = 17)
  Clock Path Skew:      -0.366ns (0.492 - 0.858)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_71 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y44.XQ     Tcko                  0.495   ftop/gbe0/rxHdr_sV<71>
                                                       ftop/gbe0/rxHdr_sV_71
    SLICE_X109Y38.G2     net (fanout=3)        0.668   ftop/gbe0/rxHdr_sV<71>
    SLICE_X109Y38.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y39.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y39.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.G1     net (fanout=3)        1.230   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y63.F2     net (fanout=2)        0.355   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y63.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y78.G3     net (fanout=12)       1.085   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y78.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X97Y80.G3      net (fanout=7)        0.574   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X97Y80.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N2
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X95Y87.G3      net (fanout=69)       1.468   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X95Y87.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0
    SLICE_X95Y87.F1      net (fanout=1)        0.587   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0/O
    SLICE_X95Y87.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     12.328ns (6.361ns logic, 5.967ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.341ns (Levels of Logic = 18)
  Clock Path Skew:      -0.339ns (0.492 - 0.831)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y41.XQ     Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X109Y37.G4     net (fanout=3)        0.525   ftop/gbe0/rxHdr_sV<67>
    SLICE_X109Y37.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y38.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y38.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y39.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y39.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.G1     net (fanout=3)        1.230   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y63.F2     net (fanout=2)        0.355   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y63.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y78.G3     net (fanout=12)       1.085   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y78.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X97Y80.G3      net (fanout=7)        0.574   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X97Y80.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N2
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X95Y87.G3      net (fanout=69)       1.468   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X95Y87.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0
    SLICE_X95Y87.F1      net (fanout=1)        0.587   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0/O
    SLICE_X95Y87.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     12.341ns (6.517ns logic, 5.824ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.458ns (Levels of Logic = 9)
  Clock Path Skew:      -0.203ns (0.514 - 0.717)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y76.XQ      Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X92Y79.F1      net (fanout=4)        0.936   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X92Y79.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408120
    SLICE_X91Y78.F2      net (fanout=1)        0.351   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408120
    SLICE_X91Y78.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408136
    SLICE_X92Y78.F3      net (fanout=3)        0.284   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
    SLICE_X92Y78.X       Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X93Y79.G4      net (fanout=1)        0.024   ftop/gbe0/N100
    SLICE_X93Y79.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X93Y79.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X93Y79.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y81.G3      net (fanout=5)        0.336   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y81.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X86Y67.G1      net (fanout=15)       1.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X86Y67.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X84Y60.G1      net (fanout=7)        1.111   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X84Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X86Y61.F4      net (fanout=40)       0.636   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X86Y61.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_cpRespF/N36
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X87Y63.SR      net (fanout=1)        0.980   ftop/gbe0/dcp_dcp_cpRespF/N36
    SLICE_X87Y63.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<29>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     12.458ns (6.209ns logic, 6.249ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.416ns (Levels of Logic = 9)
  Clock Path Skew:      -0.242ns (0.475 - 0.717)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y76.XQ      Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X92Y79.F1      net (fanout=4)        0.936   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X92Y79.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408120
    SLICE_X91Y78.F2      net (fanout=1)        0.351   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408120
    SLICE_X91Y78.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408136
    SLICE_X92Y78.F3      net (fanout=3)        0.284   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
    SLICE_X92Y78.X       Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X93Y79.G4      net (fanout=1)        0.024   ftop/gbe0/N100
    SLICE_X93Y79.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X93Y79.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X93Y79.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y81.G3      net (fanout=5)        0.336   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y81.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X86Y67.G1      net (fanout=15)       1.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X86Y67.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X84Y60.G1      net (fanout=7)        1.111   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X84Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X86Y61.G3      net (fanout=40)       1.001   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X86Y61.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N36
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<36>_SW0
    SLICE_X86Y57.SR      net (fanout=1)        0.558   ftop/gbe0/dcp_dcp_cpRespF/N20
    SLICE_X86Y57.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     12.416ns (6.224ns logic, 6.192ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.304ns (Levels of Logic = 17)
  Clock Path Skew:      -0.354ns (0.504 - 0.858)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_70 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y44.YQ     Tcko                  0.524   ftop/gbe0/rxHdr_sV<71>
                                                       ftop/gbe0/rxHdr_sV_70
    SLICE_X109Y38.G1     net (fanout=3)        1.217   ftop/gbe0/rxHdr_sV<70>
    SLICE_X109Y38.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y39.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y39.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y40.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y41.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y42.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y43.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y44.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y45.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y46.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y47.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y48.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.G1     net (fanout=3)        1.230   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X106Y63.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X106Y63.F2     net (fanout=2)        0.355   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X106Y63.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y78.G3     net (fanout=12)       1.085   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y78.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X97Y80.G3      net (fanout=7)        0.574   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X97Y80.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N2
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X90Y81.G4      net (fanout=69)       1.323   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X90Y81.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<33>_SW0
    SLICE_X90Y81.F3      net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<33>_SW0/O
    SLICE_X90Y81.CLK     Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     12.304ns (6.499ns logic, 5.805ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.470ns (Levels of Logic = 8)
  Clock Path Skew:      -0.159ns (0.514 - 0.673)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_38 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y80.XQ      Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<38>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_38
    SLICE_X92Y79.G1      net (fanout=6)        0.771   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<38>
    SLICE_X92Y79.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10398120
    SLICE_X90Y80.F2      net (fanout=1)        0.550   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10398120
    SLICE_X90Y80.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10398136
    SLICE_X93Y79.G1      net (fanout=5)        0.650   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039
    SLICE_X93Y79.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X93Y79.F4      net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X93Y79.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y81.G3      net (fanout=5)        0.336   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y81.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X86Y67.G1      net (fanout=15)       1.569   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X86Y67.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X85Y60.G2      net (fanout=7)        0.679   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X85Y60.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X86Y61.F1      net (fanout=40)       1.280   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X86Y61.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_cpRespF/N36
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X87Y63.SR      net (fanout=1)        0.980   ftop/gbe0/dcp_dcp_cpRespF/N36
    SLICE_X87Y63.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<29>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     12.470ns (5.633ns logic, 6.837ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.649ns (Levels of Logic = 0)
  Clock Path Skew:      6.187ns (6.993 - 0.806)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y174.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X109Y181.BX    net (fanout=1)        0.437   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X109Y181.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.649ns (1.212ns logic, 0.437ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.498ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.695ns (Levels of Logic = 0)
  Clock Path Skew:      6.193ns (6.993 - 0.800)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X109Y181.BY    net (fanout=1)        0.423   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X109Y181.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.695ns (1.272ns logic, 0.423ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.744ns (Levels of Logic = 0)
  Clock Path Skew:      6.185ns (6.991 - 0.806)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y175.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X108Y184.BX    net (fanout=1)        0.492   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X108Y184.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.744ns (1.252ns logic, 0.492ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.915ns (Levels of Logic = 0)
  Clock Path Skew:      6.179ns (6.979 - 0.800)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y177.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X107Y185.BY    net (fanout=1)        0.643   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X107Y185.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.915ns (1.272ns logic, 0.643ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.164ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.023ns (Levels of Logic = 0)
  Clock Path Skew:      6.187ns (6.979 - 0.792)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y179.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X107Y184.BX    net (fanout=1)        0.811   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X107Y184.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      2.023ns (1.212ns logic, 0.811ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.101ns (Levels of Logic = 0)
  Clock Path Skew:      6.199ns (6.991 - 0.792)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y178.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X108Y184.BY    net (fanout=1)        0.814   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X108Y184.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      2.101ns (1.287ns logic, 0.814ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.959ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.205ns (Levels of Logic = 0)
  Clock Path Skew:      6.164ns (6.993 - 0.829)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y175.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X108Y180.BX    net (fanout=1)        3.953   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X108Y180.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.205ns (1.252ns logic, 3.953ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.952ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.267ns (Levels of Logic = 0)
  Clock Path Skew:      6.219ns (6.979 - 0.760)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y178.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X107Y184.BY    net (fanout=1)        3.995   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X107Y184.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.267ns (1.272ns logic, 3.995ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.431ns (Levels of Logic = 0)
  Clock Path Skew:      6.190ns (6.993 - 0.803)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y178.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X108Y180.BY    net (fanout=1)        4.144   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X108Y180.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.431ns (1.287ns logic, 4.144ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.758ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.427ns (Levels of Logic = 0)
  Clock Path Skew:      6.185ns (6.979 - 0.794)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y180.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X107Y185.BX    net (fanout=1)        4.215   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X107Y185.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      5.427ns (1.212ns logic, 4.215ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_24 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.120ns (0.763 - 0.643)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_24 to ftop/gbe0/Mshreg_rxDCPMesg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y70.YQ     Tcko                  0.419   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_24
    SLICE_X104Y73.BY     net (fanout=2)        0.309   ftop/gbe0/rxDCPMesg<24>
    SLICE_X104Y73.CLK    Tdh         (-Th)     0.130   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_40
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.289ns logic, 0.309ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_15 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.379 - 0.319)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_15 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y99.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<15>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_15
    SLICE_X90Y100.BY     net (fanout=2)        0.332   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<15>
    SLICE_X90Y100.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<15>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.289ns logic, 0.332ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_15 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.379 - 0.319)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_15 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y99.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<15>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_15
    SLICE_X90Y100.BY     net (fanout=2)        0.332   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<15>
    SLICE_X90Y100.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<15>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.290ns logic, 0.332ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.625ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_14 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.293 - 0.300)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_14 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y99.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_14
    SLICE_X84Y100.BY     net (fanout=2)        0.329   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<14>
    SLICE_X84Y100.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<14>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.289ns logic, 0.329ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_14 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.293 - 0.300)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_14 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y99.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_14
    SLICE_X84Y100.BY     net (fanout=2)        0.329   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<14>
    SLICE_X84Y100.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<14>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.290ns logic, 0.329ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.629ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.653ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (0.121 - 0.097)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y101.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<11>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11
    SLICE_X88Y103.BY     net (fanout=2)        0.364   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<11>
    SLICE_X88Y103.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<11>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.653ns (0.289ns logic, 0.364ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.630ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (0.121 - 0.097)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y101.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<11>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11
    SLICE_X88Y103.BY     net (fanout=2)        0.364   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<11>
    SLICE_X88Y103.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<11>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.654ns (0.290ns logic, 0.364ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.632ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.752ns (Levels of Logic = 1)
  Clock Path Skew:      0.120ns (0.763 - 0.643)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y70.XQ     Tcko                  0.396   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X104Y73.BX     net (fanout=2)        0.508   ftop/gbe0/rxDCPMesg<25>
    SLICE_X104Y73.CLK    Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (0.244ns logic, 0.508ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.665ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_32 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem33.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.683ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.102 - 0.084)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_32 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem33.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y99.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<32>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_32
    SLICE_X92Y101.BY     net (fanout=2)        0.336   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<32>
    SLICE_X92Y101.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<32>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem33.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.683ns (0.347ns logic, 0.336ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.666ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_32 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem33.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.684ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.102 - 0.084)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_32 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem33.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y99.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<32>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_32
    SLICE_X92Y101.BY     net (fanout=2)        0.336   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<32>
    SLICE_X92Y101.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<32>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem33.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.684ns (0.348ns logic, 0.336ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_0/SR
  Location pin: SLICE_X108Y67.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_0/SR
  Location pin: SLICE_X108Y67.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_1/SR
  Location pin: SLICE_X108Y67.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_1/SR
  Location pin: SLICE_X108Y67.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_1/SR
  Location pin: SLICE_X110Y183.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_1/SR
  Location pin: SLICE_X110Y183.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_0/SR
  Location pin: SLICE_X110Y183.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_0/SR
  Location pin: SLICE_X110Y183.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3/SR
  Location pin: SLICE_X110Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3/SR
  Location pin: SLICE_X110Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_2/SR
  Location pin: SLICE_X110Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_2/SR
  Location pin: SLICE_X110Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_2/SR
  Location pin: SLICE_X90Y196.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_2/SR
  Location pin: SLICE_X90Y196.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_1/SR
  Location pin: SLICE_X90Y196.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_1/SR
  Location pin: SLICE_X90Y196.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.015ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.890ns (Levels of Logic = 4)
  Clock Path Skew:      -0.125ns (0.345 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.F2    net (fanout=3)        1.041   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.F4    net (fanout=1)        0.458   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y108.G3    net (fanout=4)        0.614   ftop/gbe0/gmac/N31
    SLICE_X110Y108.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y109.F4    net (fanout=34)       0.763   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y109.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y107.CE    net (fanout=18)       1.883   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y107.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.890ns (3.131ns logic, 4.759ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.890ns (Levels of Logic = 4)
  Clock Path Skew:      -0.125ns (0.345 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.F2    net (fanout=3)        1.041   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.F4    net (fanout=1)        0.458   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y108.G3    net (fanout=4)        0.614   ftop/gbe0/gmac/N31
    SLICE_X110Y108.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y109.F4    net (fanout=34)       0.763   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y109.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y107.CE    net (fanout=18)       1.883   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y107.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      7.890ns (3.131ns logic, 4.759ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.852ns (Levels of Logic = 5)
  Clock Path Skew:      -0.125ns (0.762 - 0.887)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.F2    net (fanout=3)        1.041   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.F4    net (fanout=1)        0.458   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y87.G4     net (fanout=4)        1.766   ftop/gbe0/gmac/N31
    SLICE_X111Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y81.G1     net (fanout=9)        0.878   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y81.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X110Y73.BY     net (fanout=1)        0.848   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X110Y73.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.852ns (2.861ns logic, 4.991ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.851ns (Levels of Logic = 5)
  Clock Path Skew:      -0.125ns (0.762 - 0.887)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.F2    net (fanout=3)        1.041   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.F4    net (fanout=1)        0.458   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y87.G4     net (fanout=4)        1.766   ftop/gbe0/gmac/N31
    SLICE_X111Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y81.G1     net (fanout=9)        0.878   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y81.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X110Y73.BY     net (fanout=1)        0.848   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X110Y73.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.851ns (2.860ns logic, 4.991ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.738ns (Levels of Logic = 4)
  Clock Path Skew:      -0.128ns (0.345 - 0.473)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y119.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X112Y118.F1    net (fanout=3)        0.889   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X112Y118.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.F4    net (fanout=1)        0.458   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y108.G3    net (fanout=4)        0.614   ftop/gbe0/gmac/N31
    SLICE_X110Y108.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y109.F4    net (fanout=34)       0.763   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y109.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y107.CE    net (fanout=18)       1.883   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y107.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      7.738ns (3.131ns logic, 4.607ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.738ns (Levels of Logic = 4)
  Clock Path Skew:      -0.128ns (0.345 - 0.473)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y119.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X112Y118.F1    net (fanout=3)        0.889   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X112Y118.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.F4    net (fanout=1)        0.458   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y108.G3    net (fanout=4)        0.614   ftop/gbe0/gmac/N31
    SLICE_X110Y108.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y109.F4    net (fanout=34)       0.763   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y109.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y107.CE    net (fanout=18)       1.883   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y107.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.738ns (3.131ns logic, 4.607ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.700ns (Levels of Logic = 5)
  Clock Path Skew:      -0.128ns (0.762 - 0.890)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y119.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X112Y118.F1    net (fanout=3)        0.889   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X112Y118.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.F4    net (fanout=1)        0.458   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y87.G4     net (fanout=4)        1.766   ftop/gbe0/gmac/N31
    SLICE_X111Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y81.G1     net (fanout=9)        0.878   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y81.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X110Y73.BY     net (fanout=1)        0.848   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X110Y73.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.700ns (2.861ns logic, 4.839ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.699ns (Levels of Logic = 5)
  Clock Path Skew:      -0.128ns (0.762 - 0.890)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y119.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X112Y118.F1    net (fanout=3)        0.889   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X112Y118.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.F4    net (fanout=1)        0.458   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y87.G4     net (fanout=4)        1.766   ftop/gbe0/gmac/N31
    SLICE_X111Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y81.G1     net (fanout=9)        0.878   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y81.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X110Y73.BY     net (fanout=1)        0.848   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X110Y73.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.699ns (2.860ns logic, 4.839ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.657ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.374 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.F2    net (fanout=3)        1.041   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.F4    net (fanout=1)        0.458   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y108.G3    net (fanout=4)        0.614   ftop/gbe0/gmac/N31
    SLICE_X110Y108.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y109.F4    net (fanout=34)       0.763   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y109.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y111.CE    net (fanout=18)       1.650   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y111.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.657ns (3.131ns logic, 4.526ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.657ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.374 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.F2    net (fanout=3)        1.041   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.F4    net (fanout=1)        0.458   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y108.G3    net (fanout=4)        0.614   ftop/gbe0/gmac/N31
    SLICE_X110Y108.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y109.F4    net (fanout=34)       0.763   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y109.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y111.CE    net (fanout=18)       1.650   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y111.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      7.657ns (3.131ns logic, 4.526ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.652ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.396 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.F2    net (fanout=3)        1.041   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.F4    net (fanout=1)        0.458   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y108.G3    net (fanout=4)        0.614   ftop/gbe0/gmac/N31
    SLICE_X110Y108.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y109.F4    net (fanout=34)       0.763   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y109.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y110.CE    net (fanout=18)       1.645   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y110.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      7.652ns (3.131ns logic, 4.521ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.652ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.396 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.F2    net (fanout=3)        1.041   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.F4    net (fanout=1)        0.458   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y108.G3    net (fanout=4)        0.614   ftop/gbe0/gmac/N31
    SLICE_X110Y108.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y109.F4    net (fanout=34)       0.763   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y109.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y110.CE    net (fanout=18)       1.645   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y110.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      7.652ns (3.131ns logic, 4.521ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.652ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.396 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.F2    net (fanout=3)        1.041   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.F4    net (fanout=1)        0.458   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y108.G3    net (fanout=4)        0.614   ftop/gbe0/gmac/N31
    SLICE_X110Y108.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y109.F4    net (fanout=34)       0.763   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y109.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y111.CE    net (fanout=18)       1.645   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y111.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.652ns (3.131ns logic, 4.521ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.652ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.396 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.F2    net (fanout=3)        1.041   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.F4    net (fanout=1)        0.458   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y108.G3    net (fanout=4)        0.614   ftop/gbe0/gmac/N31
    SLICE_X110Y108.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y109.F4    net (fanout=34)       0.763   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y109.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y111.CE    net (fanout=18)       1.645   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y111.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      7.652ns (3.131ns logic, 4.521ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.479ns (Levels of Logic = 4)
  Clock Path Skew:      -0.238ns (0.556 - 0.794)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y143.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y112.G4    net (fanout=20)       1.179   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y112.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y112.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X113Y112.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y108.G3    net (fanout=4)        0.614   ftop/gbe0/gmac/N31
    SLICE_X110Y108.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y109.F4    net (fanout=34)       0.763   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y109.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y107.CE    net (fanout=18)       1.883   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y107.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      7.479ns (3.019ns logic, 4.460ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.479ns (Levels of Logic = 4)
  Clock Path Skew:      -0.238ns (0.556 - 0.794)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y143.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y112.G4    net (fanout=20)       1.179   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y112.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X113Y112.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X113Y112.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y108.G3    net (fanout=4)        0.614   ftop/gbe0/gmac/N31
    SLICE_X110Y108.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y109.F4    net (fanout=34)       0.763   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y109.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y107.CE    net (fanout=18)       1.883   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y107.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.479ns (3.019ns logic, 4.460ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.650ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.406 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.F2    net (fanout=3)        1.041   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.F4    net (fanout=1)        0.458   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y108.G3    net (fanout=4)        0.614   ftop/gbe0/gmac/N31
    SLICE_X110Y108.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y109.F4    net (fanout=34)       0.763   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y109.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y107.CE    net (fanout=18)       1.643   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y107.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      7.650ns (3.131ns logic, 4.519ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.650ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.406 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.F2    net (fanout=3)        1.041   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.F4    net (fanout=1)        0.458   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y108.G3    net (fanout=4)        0.614   ftop/gbe0/gmac/N31
    SLICE_X110Y108.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y109.F4    net (fanout=34)       0.763   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y109.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y106.CE    net (fanout=18)       1.643   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y106.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      7.650ns (3.131ns logic, 4.519ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.650ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.406 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.F2    net (fanout=3)        1.041   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.F4    net (fanout=1)        0.458   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y108.G3    net (fanout=4)        0.614   ftop/gbe0/gmac/N31
    SLICE_X110Y108.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y109.F4    net (fanout=34)       0.763   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y109.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y107.CE    net (fanout=18)       1.643   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y107.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      7.650ns (3.131ns logic, 4.519ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.498ns (Levels of Logic = 5)
  Clock Path Skew:      -0.164ns (0.723 - 0.887)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y123.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.F2    net (fanout=3)        1.041   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y118.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.F4    net (fanout=1)        0.458   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X113Y112.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y87.G4     net (fanout=4)        1.766   ftop/gbe0/gmac/N31
    SLICE_X111Y87.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y84.F1     net (fanout=9)        0.399   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y84.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X108Y73.BY     net (fanout=1)        0.988   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X108Y73.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.498ns (2.846ns logic, 4.652ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.430 - 0.355)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y89.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X111Y88.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X111Y88.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.764ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.416 - 0.355)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y88.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y87.G2     net (fanout=13)       0.369   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y87.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.764ns (0.395ns logic, 0.369ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.764ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.416 - 0.355)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y88.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y86.G2     net (fanout=13)       0.369   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y86.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.764ns (0.395ns logic, 0.369ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.764ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.416 - 0.355)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y88.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y86.G2     net (fanout=13)       0.369   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y86.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.764ns (0.395ns logic, 0.369ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.764ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.416 - 0.355)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y88.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y87.G2     net (fanout=13)       0.369   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y87.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.764ns (0.395ns logic, 0.369ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.818ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.417 - 0.375)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y91.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X109Y88.BX     net (fanout=7)        0.339   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X109Y88.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.818ns (0.479ns logic, 0.339ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.416 - 0.355)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y88.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y87.G1     net (fanout=10)       0.425   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y87.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.418ns logic, 0.425ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.416 - 0.355)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y88.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y86.G1     net (fanout=10)       0.425   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y86.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.418ns logic, 0.425ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.416 - 0.355)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y88.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y86.G1     net (fanout=10)       0.425   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y86.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.418ns logic, 0.425ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.416 - 0.355)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y88.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y87.G1     net (fanout=10)       0.425   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y87.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.418ns logic, 0.425ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.800ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.030 - 0.021)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y115.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X112Y113.BX    net (fanout=2)        0.311   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X112Y113.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.498ns logic, 0.311ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.828ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (0.445 - 0.361)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y93.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X110Y92.BY     net (fanout=1)        0.298   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X110Y92.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.614ns logic, 0.298ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.904ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.430 - 0.355)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y89.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X111Y88.BY     net (fanout=1)        0.305   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X111Y88.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.904ns (0.599ns logic, 0.305ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.830ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.030 - 0.025)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y114.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X110Y115.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X110Y115.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.519ns logic, 0.316ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.857ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.030 - 0.021)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y115.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    SLICE_X112Y113.BY    net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<12>
    SLICE_X112Y113.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.556ns logic, 0.310ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.872ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.889ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.073 - 0.056)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_25 to ftop/gbe0/gmac/rxRS_rxPipe_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y109.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    SLICE_X110Y106.BX    net (fanout=5)        0.370   ftop/gbe0/gmac/rxRS_rxPipe<25>
    SLICE_X110Y106.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_33
    -------------------------------------------------  ---------------------------
    Total                                      0.889ns (0.519ns logic, 0.370ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.928ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.016 - 0.006)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y87.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_34
    SLICE_X111Y84.BY     net (fanout=2)        0.329   ftop/gbe0/gmac/rxRS_rxPipe<34>
    SLICE_X111Y84.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.928ns (0.599ns logic, 0.329ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.032 - 0.025)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y112.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    SLICE_X113Y110.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxPipe<14>
    SLICE_X113Y110.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.599ns logic, 0.326ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.949ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.954ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.030 - 0.025)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y114.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_10
    SLICE_X110Y115.BY    net (fanout=2)        0.340   ftop/gbe0/gmac/rxRS_rxPipe<10>
    SLICE_X110Y115.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.954ns (0.614ns logic, 0.340ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.962ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (0.499 - 0.425)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y110.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X111Y107.BX    net (fanout=2)        0.578   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X111Y107.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.458ns logic, 0.578ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X108Y89.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X108Y89.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X108Y89.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X108Y89.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X108Y90.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X108Y90.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X112Y149.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X112Y149.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X110Y91.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X110Y91.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X110Y91.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X110Y91.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X110Y90.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X110Y90.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X110Y90.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X110Y90.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X108Y91.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X108Y91.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X108Y93.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X108Y93.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4326903 paths analyzed, 51383 endpoints analyzed, 2040 failing endpoints
 2040 timing errors detected. (2040 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.347ns.
--------------------------------------------------------------------------------
Slack (setup path):     -4.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_60 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.186ns (Levels of Logic = 10)
  Clock Path Skew:      -0.161ns (0.789 - 0.950)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_60 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_60
    SLICE_X60Y65.G4      net (fanout=6)        0.358   ftop/cp/cpReq<60>
    SLICE_X60Y65.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X61Y58.G1      net (fanout=11)       1.567   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X55Y57.G2      net (fanout=18)       1.139   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X55Y57.Y       Tilo                  0.561   ftop/cp/wci_reqPend_11<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X62Y56.F2      net (fanout=11)       1.012   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X62Y56.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T1
    SLICE_X53Y59.F2      net (fanout=4)        1.153   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
    SLICE_X53Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
    SLICE_X56Y65.F2      net (fanout=1)        0.549   ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
    SLICE_X56Y65.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X59Y64.F4      net (fanout=1)        0.280   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X59Y64.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X63Y65.F2      net (fanout=1)        0.822   ftop/cp/N885
    SLICE_X63Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y54.G4      net (fanout=9)        1.233   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y54.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X54Y53.F3      net (fanout=4)        0.312   ftop/cp/N234
    SLICE_X54Y53.X       Tilo                  0.601   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X45Y56.CE      net (fanout=1)        1.222   ftop/cp/wci_respF_11_DEQ
    SLICE_X45Y56.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.186ns (6.539ns logic, 9.647ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_60 (FF)
  Destination:          ftop/cp/wci_respF_3/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.179ns (Levels of Logic = 10)
  Clock Path Skew:      -0.148ns (0.802 - 0.950)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_60 to ftop/cp/wci_respF_3/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_60
    SLICE_X60Y65.G4      net (fanout=6)        0.358   ftop/cp/cpReq<60>
    SLICE_X60Y65.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X61Y58.G1      net (fanout=11)       1.567   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X55Y57.G2      net (fanout=18)       1.139   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X55Y57.Y       Tilo                  0.561   ftop/cp/wci_reqPend_11<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X62Y56.F2      net (fanout=11)       1.012   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X62Y56.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T1
    SLICE_X53Y59.F2      net (fanout=4)        1.153   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
    SLICE_X53Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
    SLICE_X56Y65.F2      net (fanout=1)        0.549   ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
    SLICE_X56Y65.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X59Y64.F4      net (fanout=1)        0.280   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X59Y64.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X63Y65.F2      net (fanout=1)        0.822   ftop/cp/N885
    SLICE_X63Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y54.G4      net (fanout=9)        1.233   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y54.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X44Y56.G2      net (fanout=4)        0.942   ftop/cp/N234
    SLICE_X44Y56.Y       Tilo                  0.616   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/wci_respF_3_DEQ1
    SLICE_X43Y54.CE      net (fanout=1)        0.570   ftop/cp/wci_respF_3_DEQ
    SLICE_X43Y54.CLK     Tceck                 0.155   ftop/cp/wci_respF_3_EMPTY_N
                                                       ftop/cp/wci_respF_3/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.179ns (6.554ns logic, 9.625ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.150ns (Levels of Logic = 10)
  Clock Path Skew:      -0.153ns (0.789 - 0.942)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y65.YQ      Tcko                  0.524   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X60Y65.G3      net (fanout=6)        0.394   ftop/cp/cpReq<61>
    SLICE_X60Y65.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X61Y58.G1      net (fanout=11)       1.567   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X55Y57.G2      net (fanout=18)       1.139   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X55Y57.Y       Tilo                  0.561   ftop/cp/wci_reqPend_11<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X62Y56.F2      net (fanout=11)       1.012   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X62Y56.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T1
    SLICE_X53Y59.F2      net (fanout=4)        1.153   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
    SLICE_X53Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
    SLICE_X56Y65.F2      net (fanout=1)        0.549   ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
    SLICE_X56Y65.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X59Y64.F4      net (fanout=1)        0.280   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X59Y64.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X63Y65.F2      net (fanout=1)        0.822   ftop/cp/N885
    SLICE_X63Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y54.G4      net (fanout=9)        1.233   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y54.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X54Y53.F3      net (fanout=4)        0.312   ftop/cp/N234
    SLICE_X54Y53.X       Tilo                  0.601   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X45Y56.CE      net (fanout=1)        1.222   ftop/cp/wci_respF_11_DEQ
    SLICE_X45Y56.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.150ns (6.467ns logic, 9.683ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_3/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.143ns (Levels of Logic = 10)
  Clock Path Skew:      -0.140ns (0.802 - 0.942)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_3/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y65.YQ      Tcko                  0.524   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X60Y65.G3      net (fanout=6)        0.394   ftop/cp/cpReq<61>
    SLICE_X60Y65.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X61Y58.G1      net (fanout=11)       1.567   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X55Y57.G2      net (fanout=18)       1.139   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X55Y57.Y       Tilo                  0.561   ftop/cp/wci_reqPend_11<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X62Y56.F2      net (fanout=11)       1.012   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X62Y56.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T1
    SLICE_X53Y59.F2      net (fanout=4)        1.153   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
    SLICE_X53Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
    SLICE_X56Y65.F2      net (fanout=1)        0.549   ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
    SLICE_X56Y65.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X59Y64.F4      net (fanout=1)        0.280   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X59Y64.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X63Y65.F2      net (fanout=1)        0.822   ftop/cp/N885
    SLICE_X63Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y54.G4      net (fanout=9)        1.233   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y54.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X44Y56.G2      net (fanout=4)        0.942   ftop/cp/N234
    SLICE_X44Y56.Y       Tilo                  0.616   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/wci_respF_3_DEQ1
    SLICE_X43Y54.CE      net (fanout=1)        0.570   ftop/cp/wci_respF_3_DEQ
    SLICE_X43Y54.CLK     Tceck                 0.155   ftop/cp/wci_respF_3_EMPTY_N
                                                       ftop/cp/wci_respF_3/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.143ns (6.482ns logic, 9.661ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_60 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.099ns (Levels of Logic = 10)
  Clock Path Skew:      -0.161ns (0.789 - 0.950)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_60 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_60
    SLICE_X60Y65.G4      net (fanout=6)        0.358   ftop/cp/cpReq<60>
    SLICE_X60Y65.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X61Y58.G1      net (fanout=11)       1.567   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X61Y67.G3      net (fanout=18)       0.628   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X61Y67.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y61.F2      net (fanout=12)       1.429   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y61.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T1
    SLICE_X61Y70.F1      net (fanout=4)        0.906   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T
    SLICE_X61Y70.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
    SLICE_X62Y54.F2      net (fanout=1)        1.066   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
    SLICE_X62Y54.X       Tilo                  0.601   ftop/cp/N1263
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1411_SW0
    SLICE_X63Y65.G1      net (fanout=1)        0.857   ftop/cp/N1263
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513
    SLICE_X63Y65.F4      net (fanout=1)        0.022   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513/O
    SLICE_X63Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y54.G4      net (fanout=9)        1.233   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y54.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X54Y53.F3      net (fanout=4)        0.312   ftop/cp/N234
    SLICE_X54Y53.X       Tilo                  0.601   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X45Y56.CE      net (fanout=1)        1.222   ftop/cp/wci_respF_11_DEQ
    SLICE_X45Y56.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.099ns (6.499ns logic, 9.600ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_60 (FF)
  Destination:          ftop/cp/wci_respF_10/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.142ns (Levels of Logic = 10)
  Clock Path Skew:      -0.117ns (0.833 - 0.950)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_60 to ftop/cp/wci_respF_10/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_60
    SLICE_X60Y65.G4      net (fanout=6)        0.358   ftop/cp/cpReq<60>
    SLICE_X60Y65.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X61Y58.G1      net (fanout=11)       1.567   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X55Y57.G2      net (fanout=18)       1.139   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X55Y57.Y       Tilo                  0.561   ftop/cp/wci_reqPend_11<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X62Y56.F2      net (fanout=11)       1.012   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X62Y56.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T1
    SLICE_X53Y59.F2      net (fanout=4)        1.153   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
    SLICE_X53Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
    SLICE_X56Y65.F2      net (fanout=1)        0.549   ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
    SLICE_X56Y65.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X59Y64.F4      net (fanout=1)        0.280   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X59Y64.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X63Y65.F2      net (fanout=1)        0.822   ftop/cp/N885
    SLICE_X63Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y54.G4      net (fanout=9)        1.233   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y54.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X44Y56.F2      net (fanout=4)        0.906   ftop/cp/N234
    SLICE_X44Y56.X       Tilo                  0.601   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/wci_respF_10_DEQ1
    SLICE_X43Y65.CE      net (fanout=1)        0.584   ftop/cp/wci_respF_10_DEQ
    SLICE_X43Y65.CLK     Tceck                 0.155   ftop/cp/wci_respF_10_EMPTY_N
                                                       ftop/cp/wci_respF_10/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.142ns (6.539ns logic, 9.603ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_60 (FF)
  Destination:          ftop/cp/wci_respF_3/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.092ns (Levels of Logic = 10)
  Clock Path Skew:      -0.148ns (0.802 - 0.950)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_60 to ftop/cp/wci_respF_3/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_60
    SLICE_X60Y65.G4      net (fanout=6)        0.358   ftop/cp/cpReq<60>
    SLICE_X60Y65.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X61Y58.G1      net (fanout=11)       1.567   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X61Y67.G3      net (fanout=18)       0.628   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X61Y67.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y61.F2      net (fanout=12)       1.429   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y61.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T1
    SLICE_X61Y70.F1      net (fanout=4)        0.906   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T
    SLICE_X61Y70.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
    SLICE_X62Y54.F2      net (fanout=1)        1.066   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
    SLICE_X62Y54.X       Tilo                  0.601   ftop/cp/N1263
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1411_SW0
    SLICE_X63Y65.G1      net (fanout=1)        0.857   ftop/cp/N1263
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513
    SLICE_X63Y65.F4      net (fanout=1)        0.022   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513/O
    SLICE_X63Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y54.G4      net (fanout=9)        1.233   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y54.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X44Y56.G2      net (fanout=4)        0.942   ftop/cp/N234
    SLICE_X44Y56.Y       Tilo                  0.616   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/wci_respF_3_DEQ1
    SLICE_X43Y54.CE      net (fanout=1)        0.570   ftop/cp/wci_respF_3_DEQ
    SLICE_X43Y54.CLK     Tceck                 0.155   ftop/cp/wci_respF_3_EMPTY_N
                                                       ftop/cp/wci_respF_3/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.092ns (6.514ns logic, 9.578ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_60 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.064ns (Levels of Logic = 10)
  Clock Path Skew:      -0.161ns (0.789 - 0.950)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_60 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_60
    SLICE_X60Y65.G4      net (fanout=6)        0.358   ftop/cp/cpReq<60>
    SLICE_X60Y65.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X61Y58.G1      net (fanout=11)       1.567   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X66Y57.G1      net (fanout=18)       0.955   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X66Y57.Y       Tilo                  0.616   ftop/cp/wci_reqPend_9<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X69Y56.F2      net (fanout=13)       1.370   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite451
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite451
    SLICE_X63Y55.F4      net (fanout=1)        0.594   ftop/cp/WILL_FIRE_RL_completeWorkerWrite451
    SLICE_X63Y55.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite525
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite525
    SLICE_X51Y62.F3      net (fanout=1)        0.800   ftop/cp/WILL_FIRE_RL_completeWorkerWrite525
    SLICE_X51Y62.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
    SLICE_X65Y65.F2      net (fanout=1)        0.852   ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
    SLICE_X65Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
    SLICE_X63Y65.F3      net (fanout=1)        0.285   ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
    SLICE_X63Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y54.G4      net (fanout=9)        1.233   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y54.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X54Y53.F3      net (fanout=4)        0.312   ftop/cp/N234
    SLICE_X54Y53.X       Tilo                  0.601   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X45Y56.CE      net (fanout=1)        1.222   ftop/cp/wci_respF_11_DEQ
    SLICE_X45Y56.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.064ns (6.516ns logic, 9.548ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.063ns (Levels of Logic = 10)
  Clock Path Skew:      -0.153ns (0.789 - 0.942)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y65.YQ      Tcko                  0.524   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X60Y65.G3      net (fanout=6)        0.394   ftop/cp/cpReq<61>
    SLICE_X60Y65.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X61Y58.G1      net (fanout=11)       1.567   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X61Y67.G3      net (fanout=18)       0.628   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X61Y67.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y61.F2      net (fanout=12)       1.429   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y61.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T1
    SLICE_X61Y70.F1      net (fanout=4)        0.906   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T
    SLICE_X61Y70.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
    SLICE_X62Y54.F2      net (fanout=1)        1.066   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
    SLICE_X62Y54.X       Tilo                  0.601   ftop/cp/N1263
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1411_SW0
    SLICE_X63Y65.G1      net (fanout=1)        0.857   ftop/cp/N1263
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513
    SLICE_X63Y65.F4      net (fanout=1)        0.022   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513/O
    SLICE_X63Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y54.G4      net (fanout=9)        1.233   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y54.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X54Y53.F3      net (fanout=4)        0.312   ftop/cp/N234
    SLICE_X54Y53.X       Tilo                  0.601   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X45Y56.CE      net (fanout=1)        1.222   ftop/cp/wci_respF_11_DEQ
    SLICE_X45Y56.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.063ns (6.427ns logic, 9.636ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_10/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.106ns (Levels of Logic = 10)
  Clock Path Skew:      -0.109ns (0.833 - 0.942)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_10/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y65.YQ      Tcko                  0.524   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X60Y65.G3      net (fanout=6)        0.394   ftop/cp/cpReq<61>
    SLICE_X60Y65.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X61Y58.G1      net (fanout=11)       1.567   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X55Y57.G2      net (fanout=18)       1.139   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X55Y57.Y       Tilo                  0.561   ftop/cp/wci_reqPend_11<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X62Y56.F2      net (fanout=11)       1.012   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X62Y56.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T1
    SLICE_X53Y59.F2      net (fanout=4)        1.153   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
    SLICE_X53Y59.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
    SLICE_X56Y65.F2      net (fanout=1)        0.549   ftop/cp/WILL_FIRE_RL_completeWorkerWrite865
    SLICE_X56Y65.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X59Y64.F4      net (fanout=1)        0.280   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X59Y64.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X63Y65.F2      net (fanout=1)        0.822   ftop/cp/N885
    SLICE_X63Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y54.G4      net (fanout=9)        1.233   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y54.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X44Y56.F2      net (fanout=4)        0.906   ftop/cp/N234
    SLICE_X44Y56.X       Tilo                  0.601   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/wci_respF_10_DEQ1
    SLICE_X43Y65.CE      net (fanout=1)        0.584   ftop/cp/wci_respF_10_DEQ
    SLICE_X43Y65.CLK     Tceck                 0.155   ftop/cp/wci_respF_10_EMPTY_N
                                                       ftop/cp/wci_respF_10/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.106ns (6.467ns logic, 9.639ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.042ns (Levels of Logic = 10)
  Clock Path Skew:      -0.171ns (0.789 - 0.960)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y62.YQ      Tcko                  0.524   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y65.G4      net (fanout=12)       0.716   ftop/cp/cpReq<24>
    SLICE_X67Y65.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X60Y65.F2      net (fanout=1)        0.786   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X60Y65.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X66Y57.G4      net (fanout=17)       1.443   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X66Y57.Y       Tilo                  0.616   ftop/cp/wci_reqPend_9<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X69Y56.F2      net (fanout=13)       1.370   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite451
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite451
    SLICE_X63Y55.F4      net (fanout=1)        0.594   ftop/cp/WILL_FIRE_RL_completeWorkerWrite451
    SLICE_X63Y55.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite525
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite525
    SLICE_X51Y62.F3      net (fanout=1)        0.800   ftop/cp/WILL_FIRE_RL_completeWorkerWrite525
    SLICE_X51Y62.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
    SLICE_X65Y65.F2      net (fanout=1)        0.852   ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
    SLICE_X65Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
    SLICE_X63Y65.F3      net (fanout=1)        0.285   ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
    SLICE_X63Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y54.G4      net (fanout=9)        1.233   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y54.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X54Y53.F3      net (fanout=4)        0.312   ftop/cp/N234
    SLICE_X54Y53.X       Tilo                  0.601   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X45Y56.CE      net (fanout=1)        1.222   ftop/cp/wci_respF_11_DEQ
    SLICE_X45Y56.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.042ns (6.429ns logic, 9.613ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_60 (FF)
  Destination:          ftop/cp/wci_respF_3/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.057ns (Levels of Logic = 10)
  Clock Path Skew:      -0.148ns (0.802 - 0.950)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_60 to ftop/cp/wci_respF_3/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_60
    SLICE_X60Y65.G4      net (fanout=6)        0.358   ftop/cp/cpReq<60>
    SLICE_X60Y65.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X61Y58.G1      net (fanout=11)       1.567   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X66Y57.G1      net (fanout=18)       0.955   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X66Y57.Y       Tilo                  0.616   ftop/cp/wci_reqPend_9<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X69Y56.F2      net (fanout=13)       1.370   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite451
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite451
    SLICE_X63Y55.F4      net (fanout=1)        0.594   ftop/cp/WILL_FIRE_RL_completeWorkerWrite451
    SLICE_X63Y55.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite525
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite525
    SLICE_X51Y62.F3      net (fanout=1)        0.800   ftop/cp/WILL_FIRE_RL_completeWorkerWrite525
    SLICE_X51Y62.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
    SLICE_X65Y65.F2      net (fanout=1)        0.852   ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
    SLICE_X65Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
    SLICE_X63Y65.F3      net (fanout=1)        0.285   ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
    SLICE_X63Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y54.G4      net (fanout=9)        1.233   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y54.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X44Y56.G2      net (fanout=4)        0.942   ftop/cp/N234
    SLICE_X44Y56.Y       Tilo                  0.616   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/wci_respF_3_DEQ1
    SLICE_X43Y54.CE      net (fanout=1)        0.570   ftop/cp/wci_respF_3_DEQ
    SLICE_X43Y54.CLK     Tceck                 0.155   ftop/cp/wci_respF_3_EMPTY_N
                                                       ftop/cp/wci_respF_3/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.057ns (6.531ns logic, 9.526ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_3/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.056ns (Levels of Logic = 10)
  Clock Path Skew:      -0.140ns (0.802 - 0.942)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_3/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y65.YQ      Tcko                  0.524   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X60Y65.G3      net (fanout=6)        0.394   ftop/cp/cpReq<61>
    SLICE_X60Y65.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X61Y58.G1      net (fanout=11)       1.567   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X61Y67.G3      net (fanout=18)       0.628   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X61Y67.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y61.F2      net (fanout=12)       1.429   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y61.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T1
    SLICE_X61Y70.F1      net (fanout=4)        0.906   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T
    SLICE_X61Y70.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
    SLICE_X62Y54.F2      net (fanout=1)        1.066   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
    SLICE_X62Y54.X       Tilo                  0.601   ftop/cp/N1263
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1411_SW0
    SLICE_X63Y65.G1      net (fanout=1)        0.857   ftop/cp/N1263
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513
    SLICE_X63Y65.F4      net (fanout=1)        0.022   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513/O
    SLICE_X63Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y54.G4      net (fanout=9)        1.233   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y54.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X44Y56.G2      net (fanout=4)        0.942   ftop/cp/N234
    SLICE_X44Y56.Y       Tilo                  0.616   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/wci_respF_3_DEQ1
    SLICE_X43Y54.CE      net (fanout=1)        0.570   ftop/cp/wci_respF_3_DEQ
    SLICE_X43Y54.CLK     Tceck                 0.155   ftop/cp/wci_respF_3_EMPTY_N
                                                       ftop/cp/wci_respF_3/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.056ns (6.442ns logic, 9.614ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_3/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.035ns (Levels of Logic = 10)
  Clock Path Skew:      -0.158ns (0.802 - 0.960)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_3/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y62.YQ      Tcko                  0.524   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y65.G4      net (fanout=12)       0.716   ftop/cp/cpReq<24>
    SLICE_X67Y65.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X60Y65.F2      net (fanout=1)        0.786   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X60Y65.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X66Y57.G4      net (fanout=17)       1.443   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X66Y57.Y       Tilo                  0.616   ftop/cp/wci_reqPend_9<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X69Y56.F2      net (fanout=13)       1.370   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite451
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite451
    SLICE_X63Y55.F4      net (fanout=1)        0.594   ftop/cp/WILL_FIRE_RL_completeWorkerWrite451
    SLICE_X63Y55.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite525
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite525
    SLICE_X51Y62.F3      net (fanout=1)        0.800   ftop/cp/WILL_FIRE_RL_completeWorkerWrite525
    SLICE_X51Y62.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
    SLICE_X65Y65.F2      net (fanout=1)        0.852   ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
    SLICE_X65Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
    SLICE_X63Y65.F3      net (fanout=1)        0.285   ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
    SLICE_X63Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y54.G4      net (fanout=9)        1.233   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y54.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X44Y56.G2      net (fanout=4)        0.942   ftop/cp/N234
    SLICE_X44Y56.Y       Tilo                  0.616   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/wci_respF_3_DEQ1
    SLICE_X43Y54.CE      net (fanout=1)        0.570   ftop/cp/wci_respF_3_DEQ
    SLICE_X43Y54.CLK     Tceck                 0.155   ftop/cp/wci_respF_3_EMPTY_N
                                                       ftop/cp/wci_respF_3/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.035ns (6.444ns logic, 9.591ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.028ns (Levels of Logic = 10)
  Clock Path Skew:      -0.153ns (0.789 - 0.942)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y65.YQ      Tcko                  0.524   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X60Y65.G3      net (fanout=6)        0.394   ftop/cp/cpReq<61>
    SLICE_X60Y65.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X61Y58.G1      net (fanout=11)       1.567   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X66Y57.G1      net (fanout=18)       0.955   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X66Y57.Y       Tilo                  0.616   ftop/cp/wci_reqPend_9<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X69Y56.F2      net (fanout=13)       1.370   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite451
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite451
    SLICE_X63Y55.F4      net (fanout=1)        0.594   ftop/cp/WILL_FIRE_RL_completeWorkerWrite451
    SLICE_X63Y55.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite525
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite525
    SLICE_X51Y62.F3      net (fanout=1)        0.800   ftop/cp/WILL_FIRE_RL_completeWorkerWrite525
    SLICE_X51Y62.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
    SLICE_X65Y65.F2      net (fanout=1)        0.852   ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
    SLICE_X65Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
    SLICE_X63Y65.F3      net (fanout=1)        0.285   ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
    SLICE_X63Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y54.G4      net (fanout=9)        1.233   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y54.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X54Y53.F3      net (fanout=4)        0.312   ftop/cp/N234
    SLICE_X54Y53.X       Tilo                  0.601   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X45Y56.CE      net (fanout=1)        1.222   ftop/cp/wci_respF_11_DEQ
    SLICE_X45Y56.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.028ns (6.444ns logic, 9.584ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.961ns (Levels of Logic = 10)
  Clock Path Skew:      -0.211ns (0.789 - 1.000)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y66.XQ      Tcko                  0.495   ftop/cp/cpReq<22>
                                                       ftop/cp/cpReq_22
    SLICE_X60Y60.G4      net (fanout=18)       0.908   ftop/cp/cpReq<22>
    SLICE_X60Y60.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/Msub_wn__h74423_xor<3>11
    SLICE_X60Y60.F3      net (fanout=1)        0.285   ftop/cp/Msub_wn__h74423_xor<3>11/O
    SLICE_X60Y60.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X60Y54.G1      net (fanout=18)       1.293   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X60Y54.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X62Y51.F1      net (fanout=10)       1.087   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X62Y51.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_T_F_T1
    SLICE_X63Y54.F4      net (fanout=2)        0.507   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_T_F_T
    SLICE_X63Y54.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite954
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite954
    SLICE_X54Y59.F1      net (fanout=1)        1.127   ftop/cp/WILL_FIRE_RL_completeWorkerWrite954
    SLICE_X54Y59.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X59Y64.F2      net (fanout=1)        0.632   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X59Y64.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X63Y65.F2      net (fanout=1)        0.822   ftop/cp/N885
    SLICE_X63Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y54.G4      net (fanout=9)        1.233   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y54.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X54Y53.F3      net (fanout=4)        0.312   ftop/cp/N234
    SLICE_X54Y53.X       Tilo                  0.601   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X45Y56.CE      net (fanout=1)        1.222   ftop/cp/wci_respF_11_DEQ
    SLICE_X45Y56.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.961ns (6.533ns logic, 9.428ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_60 (FF)
  Destination:          ftop/cp/wci_respF_10/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.055ns (Levels of Logic = 10)
  Clock Path Skew:      -0.117ns (0.833 - 0.950)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_60 to ftop/cp/wci_respF_10/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.YQ      Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_60
    SLICE_X60Y65.G4      net (fanout=6)        0.358   ftop/cp/cpReq<60>
    SLICE_X60Y65.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X61Y58.G1      net (fanout=11)       1.567   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X61Y67.G3      net (fanout=18)       0.628   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X61Y67.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X65Y61.F2      net (fanout=12)       1.429   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X65Y61.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T1
    SLICE_X61Y70.F1      net (fanout=4)        0.906   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_T_T_T
    SLICE_X61Y70.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
    SLICE_X62Y54.F2      net (fanout=1)        1.066   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1384
    SLICE_X62Y54.X       Tilo                  0.601   ftop/cp/N1263
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1411_SW0
    SLICE_X63Y65.G1      net (fanout=1)        0.857   ftop/cp/N1263
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513
    SLICE_X63Y65.F4      net (fanout=1)        0.022   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1513/O
    SLICE_X63Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y54.G4      net (fanout=9)        1.233   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y54.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X44Y56.F2      net (fanout=4)        0.906   ftop/cp/N234
    SLICE_X44Y56.X       Tilo                  0.601   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/wci_respF_10_DEQ1
    SLICE_X43Y65.CE      net (fanout=1)        0.584   ftop/cp/wci_respF_10_DEQ
    SLICE_X43Y65.CLK     Tceck                 0.155   ftop/cp/wci_respF_10_EMPTY_N
                                                       ftop/cp/wci_respF_10/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.055ns (6.499ns logic, 9.556ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.953ns (Levels of Logic = 10)
  Clock Path Skew:      -0.211ns (0.789 - 1.000)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y66.YQ      Tcko                  0.524   ftop/cp/cpReq<22>
                                                       ftop/cp/cpReq_21
    SLICE_X60Y60.G2      net (fanout=18)       0.871   ftop/cp/cpReq<21>
    SLICE_X60Y60.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/Msub_wn__h74423_xor<3>11
    SLICE_X60Y60.F3      net (fanout=1)        0.285   ftop/cp/Msub_wn__h74423_xor<3>11/O
    SLICE_X60Y60.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X60Y54.G1      net (fanout=18)       1.293   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X60Y54.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X62Y51.F1      net (fanout=10)       1.087   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X62Y51.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_T_F_T1
    SLICE_X63Y54.F4      net (fanout=2)        0.507   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_T_F_T
    SLICE_X63Y54.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite954
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite954
    SLICE_X54Y59.F1      net (fanout=1)        1.127   ftop/cp/WILL_FIRE_RL_completeWorkerWrite954
    SLICE_X54Y59.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X59Y64.F2      net (fanout=1)        0.632   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X59Y64.X       Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X63Y65.F2      net (fanout=1)        0.822   ftop/cp/N885
    SLICE_X63Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y54.G4      net (fanout=9)        1.233   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y54.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X54Y53.F3      net (fanout=4)        0.312   ftop/cp/N234
    SLICE_X54Y53.X       Tilo                  0.601   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X45Y56.CE      net (fanout=1)        1.222   ftop/cp/wci_respF_11_DEQ
    SLICE_X45Y56.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.953ns (6.562ns logic, 9.391ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_3/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.021ns (Levels of Logic = 10)
  Clock Path Skew:      -0.140ns (0.802 - 0.942)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_3/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y65.YQ      Tcko                  0.524   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X60Y65.G3      net (fanout=6)        0.394   ftop/cp/cpReq<61>
    SLICE_X60Y65.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X61Y58.G1      net (fanout=11)       1.567   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X66Y57.G1      net (fanout=18)       0.955   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X66Y57.Y       Tilo                  0.616   ftop/cp/wci_reqPend_9<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X69Y56.F2      net (fanout=13)       1.370   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X69Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite451
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite451
    SLICE_X63Y55.F4      net (fanout=1)        0.594   ftop/cp/WILL_FIRE_RL_completeWorkerWrite451
    SLICE_X63Y55.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite525
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite525
    SLICE_X51Y62.F3      net (fanout=1)        0.800   ftop/cp/WILL_FIRE_RL_completeWorkerWrite525
    SLICE_X51Y62.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
    SLICE_X65Y65.F2      net (fanout=1)        0.852   ftop/cp/WILL_FIRE_RL_completeWorkerWrite782
    SLICE_X65Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
    SLICE_X63Y65.F3      net (fanout=1)        0.285   ftop/cp/WILL_FIRE_RL_completeWorkerWrite793
    SLICE_X63Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X53Y54.G4      net (fanout=9)        1.233   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X53Y54.Y       Tilo                  0.561   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X44Y56.G2      net (fanout=4)        0.942   ftop/cp/N234
    SLICE_X44Y56.Y       Tilo                  0.616   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/wci_respF_3_DEQ1
    SLICE_X43Y54.CE      net (fanout=1)        0.570   ftop/cp/wci_respF_3_DEQ
    SLICE_X43Y54.CLK     Tceck                 0.155   ftop/cp/wci_respF_3_EMPTY_N
                                                       ftop/cp/wci_respF_3/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.021ns (6.459ns logic, 9.562ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_1 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.929ns (Levels of Logic = 10)
  Clock Path Skew:      -0.223ns (0.583 - 0.806)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36_1 to ftop/cp/cpRespF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y67.YQ      Tcko                  0.524   ftop/cp/cpReq_36_1
                                                       ftop/cp/cpReq_36_1
    SLICE_X62Y60.G4      net (fanout=1)        0.837   ftop/cp/cpReq_36_1
    SLICE_X62Y60.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74442<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X62Y60.F1      net (fanout=7)        0.494   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X62Y60.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74442<1>
                                                       ftop/cp/_theResult_____1__h74442<1>1
    SLICE_X54Y58.G2      net (fanout=36)       1.213   ftop/cp/_theResult_____1__h74442<1>
    SLICE_X54Y58.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X54Y50.F4      net (fanout=10)       0.813   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X54Y50.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F
    SLICE_X60Y50.F3      net (fanout=4)        1.269   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F
    SLICE_X60Y50.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead511
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead511
    SLICE_X60Y58.F4      net (fanout=1)        0.484   ftop/cp/WILL_FIRE_RL_completeWorkerRead511
    SLICE_X60Y58.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead525
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead525
    SLICE_X61Y74.G4      net (fanout=1)        1.271   ftop/cp/WILL_FIRE_RL_completeWorkerRead525
    SLICE_X61Y74.Y       Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X61Y74.F3      net (fanout=10)       0.064   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y74.X       Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X63Y85.G2      net (fanout=9)        1.539   ftop/cp/cpRespF_ENQ
    SLICE_X63Y85.Y       Tilo                  0.561   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X65Y90.F1      net (fanout=40)       1.499   ftop/cp/cpRespF/d0di
    SLICE_X65Y90.CLK     Tfck                  0.602   ftop/cp_server_response_get<1>
                                                       ftop/cp/cpRespF/data0_reg_1_rstpot
                                                       ftop/cp/cpRespF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     15.929ns (6.446ns logic, 9.483ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_5 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.396 - 0.288)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_5 to ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y105.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<5>
                                                       ftop/cp/wci_reqF_5_q_0_5
    SLICE_X86Y105.BY     net (fanout=2)        0.360   ftop/cp_wci_Vm_5_MData<5>
    SLICE_X86Y105.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.266ns logic, 0.360ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_5 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.396 - 0.288)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_5 to ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y105.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<5>
                                                       ftop/cp/wci_reqF_5_q_0_5
    SLICE_X86Y105.BY     net (fanout=2)        0.360   ftop/cp_wci_Vm_5_MData<5>
    SLICE_X86Y105.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.267ns logic, 0.360ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_17 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.524 - 0.451)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_17 to ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y115.XQ     Tcko                  0.396   ftop/cp/td<17>
                                                       ftop/cp/td_17
    SLICE_X48Y114.BY     net (fanout=2)        0.326   ftop/cp/td<17>
    SLICE_X48Y114.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<49>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_17 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.524 - 0.451)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_17 to ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y115.XQ     Tcko                  0.396   ftop/cp/td<17>
                                                       ftop/cp/td_17
    SLICE_X48Y114.BY     net (fanout=2)        0.326   ftop/cp/td<17>
    SLICE_X48Y114.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<49>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_13 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.427 - 0.370)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_13 to ftop/sma0/wci_wslv_reqF/Mram_arr14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y123.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<13>
                                                       ftop/cp/wci_reqF_6_q_0_13
    SLICE_X64Y123.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<13>
    SLICE_X64Y123.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_13 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.427 - 0.370)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_13 to ftop/sma0/wci_wslv_reqF/Mram_arr14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y123.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<13>
                                                       ftop/cp/wci_reqF_6_q_0_13
    SLICE_X64Y123.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<13>
    SLICE_X64Y123.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_9 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.552 - 0.490)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_9 to ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y113.XQ     Tcko                  0.417   ftop/cp/td<9>
                                                       ftop/cp/td_9
    SLICE_X46Y113.BY     net (fanout=2)        0.311   ftop/cp/td<9>
    SLICE_X46Y113.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<41>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.287ns logic, 0.311ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_9 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.552 - 0.490)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_9 to ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y113.XQ     Tcko                  0.417   ftop/cp/td<9>
                                                       ftop/cp/td_9
    SLICE_X46Y113.BY     net (fanout=2)        0.311   ftop/cp/td<9>
    SLICE_X46Y113.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<41>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.288ns logic, 0.311ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_14 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.680ns (Levels of Logic = 1)
  Clock Path Skew:      0.135ns (0.534 - 0.399)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_14 to ftop/sma0/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y130.YQ     Tcko                  0.477   ftop/cp_wci_Vm_6_MData<15>
                                                       ftop/cp/wci_reqF_6_q_0_14
    SLICE_X68Y133.BY     net (fanout=2)        0.333   ftop/cp_wci_Vm_6_MData<14>
    SLICE_X68Y133.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.680ns (0.347ns logic, 0.333ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_8 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.509 - 0.458)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_8 to ftop/edp0/wci_reqF/Mram_arr9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y144.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<8>
                                                       ftop/cp/wci_reqF_13_q_0_8
    SLICE_X42Y146.BY     net (fanout=2)        0.330   ftop/cp_wci_Vm_13_MData<8>
    SLICE_X42Y146.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<8>
                                                       ftop/edp0/wci_reqF/Mram_arr9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.266ns logic, 0.330ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_14 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.681ns (Levels of Logic = 1)
  Clock Path Skew:      0.135ns (0.534 - 0.399)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_14 to ftop/sma0/wci_wslv_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y130.YQ     Tcko                  0.477   ftop/cp_wci_Vm_6_MData<15>
                                                       ftop/cp/wci_reqF_6_q_0_14
    SLICE_X68Y133.BY     net (fanout=2)        0.333   ftop/cp_wci_Vm_6_MData<14>
    SLICE_X68Y133.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.681ns (0.348ns logic, 0.333ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_8 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.509 - 0.458)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_8 to ftop/edp0/wci_reqF/Mram_arr9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y144.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<8>
                                                       ftop/cp/wci_reqF_13_q_0_8
    SLICE_X42Y146.BY     net (fanout=2)        0.330   ftop/cp_wci_Vm_13_MData<8>
    SLICE_X42Y146.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<8>
                                                       ftop/edp0/wci_reqF/Mram_arr9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.267ns logic, 0.330ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_6 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.523 - 0.458)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_6 to ftop/edp0/wci_reqF/Mram_arr7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y144.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<8>
                                                       ftop/cp/wci_reqF_13_q_0_6
    SLICE_X42Y145.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_13_MData<6>
    SLICE_X42Y145.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<6>
                                                       ftop/edp0/wci_reqF/Mram_arr7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_6 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.523 - 0.458)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_6 to ftop/edp0/wci_reqF/Mram_arr7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y144.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<8>
                                                       ftop/cp/wci_reqF_13_q_0_6
    SLICE_X42Y145.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_13_MData<6>
    SLICE_X42Y145.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<6>
                                                       ftop/edp0/wci_reqF/Mram_arr7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_23 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.315 - 0.255)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_23 to ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y47.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<23>
                                                       ftop/cp/wci_reqF_9_q_0_23
    SLICE_X90Y47.BY      net (fanout=2)        0.325   ftop/cp_wci_Vm_9_MData<23>
    SLICE_X90Y47.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.287ns logic, 0.325ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_17 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.288 - 0.225)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_17 to ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y26.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<17>
                                                       ftop/cp/wci_reqF_9_q_0_17
    SLICE_X86Y26.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_9_MData<17>
    SLICE_X86Y26.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.287ns logic, 0.329ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_23 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.315 - 0.255)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_23 to ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y47.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<23>
                                                       ftop/cp/wci_reqF_9_q_0_23
    SLICE_X90Y47.BY      net (fanout=2)        0.325   ftop/cp_wci_Vm_9_MData<23>
    SLICE_X90Y47.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.288ns logic, 0.325ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_17 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.288 - 0.225)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_17 to ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y26.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<17>
                                                       ftop/cp/wci_reqF_9_q_0_17
    SLICE_X86Y26.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_9_MData<17>
    SLICE_X86Y26.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.288ns logic, 0.329ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_31 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.091 - 0.068)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_31 to ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y129.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<31>
                                                       ftop/cp/wci_reqF_6_q_0_31
    SLICE_X70Y131.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_6_MData<31>
    SLICE_X70Y131.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.266ns logic, 0.318ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_31 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.091 - 0.068)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_31 to ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y129.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<31>
                                                       ftop/cp/wci_reqF_6_q_0_31
    SLICE_X70Y131.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_6_MData<31>
    SLICE_X70Y131.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.267ns logic, 0.318ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<63>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_63/SR
  Location pin: SLICE_X4Y113.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<63>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_63/SR
  Location pin: SLICE_X4Y113.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<63>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_62/SR
  Location pin: SLICE_X4Y113.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<63>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_62/SR
  Location pin: SLICE_X4Y113.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<47>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_47/SR
  Location pin: SLICE_X2Y99.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<47>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_47/SR
  Location pin: SLICE_X2Y99.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<47>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_46/SR
  Location pin: SLICE_X2Y99.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<47>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_46/SR
  Location pin: SLICE_X2Y99.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<39>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_39/SR
  Location pin: SLICE_X2Y91.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<39>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_39/SR
  Location pin: SLICE_X2Y91.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<39>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_38/SR
  Location pin: SLICE_X2Y91.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<39>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_38/SR
  Location pin: SLICE_X2Y91.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<81>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_81/SR
  Location pin: SLICE_X12Y63.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<81>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_81/SR
  Location pin: SLICE_X12Y63.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<81>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_80/SR
  Location pin: SLICE_X12Y63.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<81>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_80/SR
  Location pin: SLICE_X12Y63.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<73>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_73/SR
  Location pin: SLICE_X14Y57.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<73>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_73/SR
  Location pin: SLICE_X14Y57.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<73>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_72/SR
  Location pin: SLICE_X14Y57.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<73>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_72/SR
  Location pin: SLICE_X14Y57.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     16.347ns|            0|         2040|            2|      4326903|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     16.347ns|          N/A|         2040|            0|      4326903|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    8.015|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   13.272|         |    3.777|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   16.347|         |         |         |
sys0_clkp      |   16.347|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   16.347|         |         |         |
sys0_clkp      |   16.347|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3611  Score: 5325110  (Setup/Max: 5295679, Hold: 29431)

Constraints cover 4591476 paths, 0 nets, and 100181 connections

Design statistics:
   Minimum period:  16.347ns{1}   (Maximum frequency:  61.173MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 22 13:35:59 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 839 MB



