
AboveGroundBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac30  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f0  0800acf0  0800acf0  0000bcf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800afe0  0800afe0  0000c030  2**0
                  CONTENTS
  4 .ARM          00000000  0800afe0  0800afe0  0000c030  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800afe0  0800afe0  0000c030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800afe0  0800afe0  0000bfe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800afe4  0800afe4  0000bfe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000030  20000000  0800afe8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000574  20000030  0800b018  0000c030  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005a4  0800b018  0000c5a4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000c030  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012c57  00000000  00000000  0000c058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000296e  00000000  00000000  0001ecaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f58  00000000  00000000  00021620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c00  00000000  00000000  00022578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016b6b  00000000  00000000  00023178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014155  00000000  00000000  00039ce3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ee49  00000000  00000000  0004de38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dcc81  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a20  00000000  00000000  000dccc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000e06e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000030 	.word	0x20000030
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800acd8 	.word	0x0800acd8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000034 	.word	0x20000034
 8000104:	0800acd8 	.word	0x0800acd8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <__aeabi_cdrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	0010      	movs	r0, r2
 80003f8:	4662      	mov	r2, ip
 80003fa:	468c      	mov	ip, r1
 80003fc:	0019      	movs	r1, r3
 80003fe:	4663      	mov	r3, ip
 8000400:	e000      	b.n	8000404 <__aeabi_cdcmpeq>
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_cdcmpeq>:
 8000404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000406:	f000 fd05 	bl	8000e14 <__ledf2>
 800040a:	2800      	cmp	r0, #0
 800040c:	d401      	bmi.n	8000412 <__aeabi_cdcmpeq+0xe>
 800040e:	2100      	movs	r1, #0
 8000410:	42c8      	cmn	r0, r1
 8000412:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000414 <__aeabi_dcmpeq>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f000 fc45 	bl	8000ca4 <__eqdf2>
 800041a:	4240      	negs	r0, r0
 800041c:	3001      	adds	r0, #1
 800041e:	bd10      	pop	{r4, pc}

08000420 <__aeabi_dcmplt>:
 8000420:	b510      	push	{r4, lr}
 8000422:	f000 fcf7 	bl	8000e14 <__ledf2>
 8000426:	2800      	cmp	r0, #0
 8000428:	db01      	blt.n	800042e <__aeabi_dcmplt+0xe>
 800042a:	2000      	movs	r0, #0
 800042c:	bd10      	pop	{r4, pc}
 800042e:	2001      	movs	r0, #1
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			@ (mov r8, r8)

08000434 <__aeabi_dcmple>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f000 fced 	bl	8000e14 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	dd01      	ble.n	8000442 <__aeabi_dcmple+0xe>
 800043e:	2000      	movs	r0, #0
 8000440:	bd10      	pop	{r4, pc}
 8000442:	2001      	movs	r0, #1
 8000444:	bd10      	pop	{r4, pc}
 8000446:	46c0      	nop			@ (mov r8, r8)

08000448 <__aeabi_dcmpgt>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 fc6f 	bl	8000d2c <__gedf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	dc01      	bgt.n	8000456 <__aeabi_dcmpgt+0xe>
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	2001      	movs	r0, #1
 8000458:	bd10      	pop	{r4, pc}
 800045a:	46c0      	nop			@ (mov r8, r8)

0800045c <__aeabi_dcmpge>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f000 fc65 	bl	8000d2c <__gedf2>
 8000462:	2800      	cmp	r0, #0
 8000464:	da01      	bge.n	800046a <__aeabi_dcmpge+0xe>
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	2001      	movs	r0, #1
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			@ (mov r8, r8)

08000470 <__aeabi_cfrcmple>:
 8000470:	4684      	mov	ip, r0
 8000472:	0008      	movs	r0, r1
 8000474:	4661      	mov	r1, ip
 8000476:	e7ff      	b.n	8000478 <__aeabi_cfcmpeq>

08000478 <__aeabi_cfcmpeq>:
 8000478:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800047a:	f000 f8c3 	bl	8000604 <__lesf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	d401      	bmi.n	8000486 <__aeabi_cfcmpeq+0xe>
 8000482:	2100      	movs	r1, #0
 8000484:	42c8      	cmn	r0, r1
 8000486:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000488 <__aeabi_fcmpeq>:
 8000488:	b510      	push	{r4, lr}
 800048a:	f000 f843 	bl	8000514 <__eqsf2>
 800048e:	4240      	negs	r0, r0
 8000490:	3001      	adds	r0, #1
 8000492:	bd10      	pop	{r4, pc}

08000494 <__aeabi_fcmplt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 f8b5 	bl	8000604 <__lesf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	db01      	blt.n	80004a2 <__aeabi_fcmplt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_fcmple>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f000 f8ab 	bl	8000604 <__lesf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	dd01      	ble.n	80004b6 <__aeabi_fcmple+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			@ (mov r8, r8)

080004bc <__aeabi_fcmpgt>:
 80004bc:	b510      	push	{r4, lr}
 80004be:	f000 f851 	bl	8000564 <__gesf2>
 80004c2:	2800      	cmp	r0, #0
 80004c4:	dc01      	bgt.n	80004ca <__aeabi_fcmpgt+0xe>
 80004c6:	2000      	movs	r0, #0
 80004c8:	bd10      	pop	{r4, pc}
 80004ca:	2001      	movs	r0, #1
 80004cc:	bd10      	pop	{r4, pc}
 80004ce:	46c0      	nop			@ (mov r8, r8)

080004d0 <__aeabi_fcmpge>:
 80004d0:	b510      	push	{r4, lr}
 80004d2:	f000 f847 	bl	8000564 <__gesf2>
 80004d6:	2800      	cmp	r0, #0
 80004d8:	da01      	bge.n	80004de <__aeabi_fcmpge+0xe>
 80004da:	2000      	movs	r0, #0
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	2001      	movs	r0, #1
 80004e0:	bd10      	pop	{r4, pc}
 80004e2:	46c0      	nop			@ (mov r8, r8)

080004e4 <__aeabi_f2uiz>:
 80004e4:	219e      	movs	r1, #158	@ 0x9e
 80004e6:	b510      	push	{r4, lr}
 80004e8:	05c9      	lsls	r1, r1, #23
 80004ea:	1c04      	adds	r4, r0, #0
 80004ec:	f7ff fff0 	bl	80004d0 <__aeabi_fcmpge>
 80004f0:	2800      	cmp	r0, #0
 80004f2:	d103      	bne.n	80004fc <__aeabi_f2uiz+0x18>
 80004f4:	1c20      	adds	r0, r4, #0
 80004f6:	f000 fbb5 	bl	8000c64 <__aeabi_f2iz>
 80004fa:	bd10      	pop	{r4, pc}
 80004fc:	219e      	movs	r1, #158	@ 0x9e
 80004fe:	1c20      	adds	r0, r4, #0
 8000500:	05c9      	lsls	r1, r1, #23
 8000502:	f000 fa0b 	bl	800091c <__aeabi_fsub>
 8000506:	f000 fbad 	bl	8000c64 <__aeabi_f2iz>
 800050a:	2380      	movs	r3, #128	@ 0x80
 800050c:	061b      	lsls	r3, r3, #24
 800050e:	469c      	mov	ip, r3
 8000510:	4460      	add	r0, ip
 8000512:	e7f2      	b.n	80004fa <__aeabi_f2uiz+0x16>

08000514 <__eqsf2>:
 8000514:	b570      	push	{r4, r5, r6, lr}
 8000516:	0042      	lsls	r2, r0, #1
 8000518:	024e      	lsls	r6, r1, #9
 800051a:	004c      	lsls	r4, r1, #1
 800051c:	0245      	lsls	r5, r0, #9
 800051e:	0a6d      	lsrs	r5, r5, #9
 8000520:	0e12      	lsrs	r2, r2, #24
 8000522:	0fc3      	lsrs	r3, r0, #31
 8000524:	0a76      	lsrs	r6, r6, #9
 8000526:	0e24      	lsrs	r4, r4, #24
 8000528:	0fc9      	lsrs	r1, r1, #31
 800052a:	2aff      	cmp	r2, #255	@ 0xff
 800052c:	d010      	beq.n	8000550 <__eqsf2+0x3c>
 800052e:	2cff      	cmp	r4, #255	@ 0xff
 8000530:	d00c      	beq.n	800054c <__eqsf2+0x38>
 8000532:	2001      	movs	r0, #1
 8000534:	42a2      	cmp	r2, r4
 8000536:	d10a      	bne.n	800054e <__eqsf2+0x3a>
 8000538:	42b5      	cmp	r5, r6
 800053a:	d108      	bne.n	800054e <__eqsf2+0x3a>
 800053c:	428b      	cmp	r3, r1
 800053e:	d00f      	beq.n	8000560 <__eqsf2+0x4c>
 8000540:	2a00      	cmp	r2, #0
 8000542:	d104      	bne.n	800054e <__eqsf2+0x3a>
 8000544:	0028      	movs	r0, r5
 8000546:	1e43      	subs	r3, r0, #1
 8000548:	4198      	sbcs	r0, r3
 800054a:	e000      	b.n	800054e <__eqsf2+0x3a>
 800054c:	2001      	movs	r0, #1
 800054e:	bd70      	pop	{r4, r5, r6, pc}
 8000550:	2001      	movs	r0, #1
 8000552:	2cff      	cmp	r4, #255	@ 0xff
 8000554:	d1fb      	bne.n	800054e <__eqsf2+0x3a>
 8000556:	4335      	orrs	r5, r6
 8000558:	d1f9      	bne.n	800054e <__eqsf2+0x3a>
 800055a:	404b      	eors	r3, r1
 800055c:	0018      	movs	r0, r3
 800055e:	e7f6      	b.n	800054e <__eqsf2+0x3a>
 8000560:	2000      	movs	r0, #0
 8000562:	e7f4      	b.n	800054e <__eqsf2+0x3a>

08000564 <__gesf2>:
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	0042      	lsls	r2, r0, #1
 8000568:	0244      	lsls	r4, r0, #9
 800056a:	024d      	lsls	r5, r1, #9
 800056c:	0fc3      	lsrs	r3, r0, #31
 800056e:	0048      	lsls	r0, r1, #1
 8000570:	0a64      	lsrs	r4, r4, #9
 8000572:	0e12      	lsrs	r2, r2, #24
 8000574:	0a6d      	lsrs	r5, r5, #9
 8000576:	0e00      	lsrs	r0, r0, #24
 8000578:	0fc9      	lsrs	r1, r1, #31
 800057a:	2aff      	cmp	r2, #255	@ 0xff
 800057c:	d019      	beq.n	80005b2 <__gesf2+0x4e>
 800057e:	28ff      	cmp	r0, #255	@ 0xff
 8000580:	d00b      	beq.n	800059a <__gesf2+0x36>
 8000582:	2a00      	cmp	r2, #0
 8000584:	d11e      	bne.n	80005c4 <__gesf2+0x60>
 8000586:	2800      	cmp	r0, #0
 8000588:	d10b      	bne.n	80005a2 <__gesf2+0x3e>
 800058a:	2d00      	cmp	r5, #0
 800058c:	d027      	beq.n	80005de <__gesf2+0x7a>
 800058e:	2c00      	cmp	r4, #0
 8000590:	d134      	bne.n	80005fc <__gesf2+0x98>
 8000592:	2900      	cmp	r1, #0
 8000594:	d02f      	beq.n	80005f6 <__gesf2+0x92>
 8000596:	0008      	movs	r0, r1
 8000598:	bd30      	pop	{r4, r5, pc}
 800059a:	2d00      	cmp	r5, #0
 800059c:	d128      	bne.n	80005f0 <__gesf2+0x8c>
 800059e:	2a00      	cmp	r2, #0
 80005a0:	d101      	bne.n	80005a6 <__gesf2+0x42>
 80005a2:	2c00      	cmp	r4, #0
 80005a4:	d0f5      	beq.n	8000592 <__gesf2+0x2e>
 80005a6:	428b      	cmp	r3, r1
 80005a8:	d107      	bne.n	80005ba <__gesf2+0x56>
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d023      	beq.n	80005f6 <__gesf2+0x92>
 80005ae:	0018      	movs	r0, r3
 80005b0:	e7f2      	b.n	8000598 <__gesf2+0x34>
 80005b2:	2c00      	cmp	r4, #0
 80005b4:	d11c      	bne.n	80005f0 <__gesf2+0x8c>
 80005b6:	28ff      	cmp	r0, #255	@ 0xff
 80005b8:	d014      	beq.n	80005e4 <__gesf2+0x80>
 80005ba:	1e58      	subs	r0, r3, #1
 80005bc:	2302      	movs	r3, #2
 80005be:	4018      	ands	r0, r3
 80005c0:	3801      	subs	r0, #1
 80005c2:	e7e9      	b.n	8000598 <__gesf2+0x34>
 80005c4:	2800      	cmp	r0, #0
 80005c6:	d0f8      	beq.n	80005ba <__gesf2+0x56>
 80005c8:	428b      	cmp	r3, r1
 80005ca:	d1f6      	bne.n	80005ba <__gesf2+0x56>
 80005cc:	4282      	cmp	r2, r0
 80005ce:	dcf4      	bgt.n	80005ba <__gesf2+0x56>
 80005d0:	dbeb      	blt.n	80005aa <__gesf2+0x46>
 80005d2:	42ac      	cmp	r4, r5
 80005d4:	d8f1      	bhi.n	80005ba <__gesf2+0x56>
 80005d6:	2000      	movs	r0, #0
 80005d8:	42ac      	cmp	r4, r5
 80005da:	d2dd      	bcs.n	8000598 <__gesf2+0x34>
 80005dc:	e7e5      	b.n	80005aa <__gesf2+0x46>
 80005de:	2c00      	cmp	r4, #0
 80005e0:	d0da      	beq.n	8000598 <__gesf2+0x34>
 80005e2:	e7ea      	b.n	80005ba <__gesf2+0x56>
 80005e4:	2d00      	cmp	r5, #0
 80005e6:	d103      	bne.n	80005f0 <__gesf2+0x8c>
 80005e8:	428b      	cmp	r3, r1
 80005ea:	d1e6      	bne.n	80005ba <__gesf2+0x56>
 80005ec:	2000      	movs	r0, #0
 80005ee:	e7d3      	b.n	8000598 <__gesf2+0x34>
 80005f0:	2002      	movs	r0, #2
 80005f2:	4240      	negs	r0, r0
 80005f4:	e7d0      	b.n	8000598 <__gesf2+0x34>
 80005f6:	2001      	movs	r0, #1
 80005f8:	4240      	negs	r0, r0
 80005fa:	e7cd      	b.n	8000598 <__gesf2+0x34>
 80005fc:	428b      	cmp	r3, r1
 80005fe:	d0e8      	beq.n	80005d2 <__gesf2+0x6e>
 8000600:	e7db      	b.n	80005ba <__gesf2+0x56>
 8000602:	46c0      	nop			@ (mov r8, r8)

08000604 <__lesf2>:
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	0042      	lsls	r2, r0, #1
 8000608:	0244      	lsls	r4, r0, #9
 800060a:	024d      	lsls	r5, r1, #9
 800060c:	0fc3      	lsrs	r3, r0, #31
 800060e:	0048      	lsls	r0, r1, #1
 8000610:	0a64      	lsrs	r4, r4, #9
 8000612:	0e12      	lsrs	r2, r2, #24
 8000614:	0a6d      	lsrs	r5, r5, #9
 8000616:	0e00      	lsrs	r0, r0, #24
 8000618:	0fc9      	lsrs	r1, r1, #31
 800061a:	2aff      	cmp	r2, #255	@ 0xff
 800061c:	d01a      	beq.n	8000654 <__lesf2+0x50>
 800061e:	28ff      	cmp	r0, #255	@ 0xff
 8000620:	d00e      	beq.n	8000640 <__lesf2+0x3c>
 8000622:	2a00      	cmp	r2, #0
 8000624:	d11e      	bne.n	8000664 <__lesf2+0x60>
 8000626:	2800      	cmp	r0, #0
 8000628:	d10e      	bne.n	8000648 <__lesf2+0x44>
 800062a:	2d00      	cmp	r5, #0
 800062c:	d02a      	beq.n	8000684 <__lesf2+0x80>
 800062e:	2c00      	cmp	r4, #0
 8000630:	d00c      	beq.n	800064c <__lesf2+0x48>
 8000632:	428b      	cmp	r3, r1
 8000634:	d01d      	beq.n	8000672 <__lesf2+0x6e>
 8000636:	1e58      	subs	r0, r3, #1
 8000638:	2302      	movs	r3, #2
 800063a:	4018      	ands	r0, r3
 800063c:	3801      	subs	r0, #1
 800063e:	e010      	b.n	8000662 <__lesf2+0x5e>
 8000640:	2d00      	cmp	r5, #0
 8000642:	d10d      	bne.n	8000660 <__lesf2+0x5c>
 8000644:	2a00      	cmp	r2, #0
 8000646:	d120      	bne.n	800068a <__lesf2+0x86>
 8000648:	2c00      	cmp	r4, #0
 800064a:	d11e      	bne.n	800068a <__lesf2+0x86>
 800064c:	2900      	cmp	r1, #0
 800064e:	d023      	beq.n	8000698 <__lesf2+0x94>
 8000650:	0008      	movs	r0, r1
 8000652:	e006      	b.n	8000662 <__lesf2+0x5e>
 8000654:	2c00      	cmp	r4, #0
 8000656:	d103      	bne.n	8000660 <__lesf2+0x5c>
 8000658:	28ff      	cmp	r0, #255	@ 0xff
 800065a:	d1ec      	bne.n	8000636 <__lesf2+0x32>
 800065c:	2d00      	cmp	r5, #0
 800065e:	d017      	beq.n	8000690 <__lesf2+0x8c>
 8000660:	2002      	movs	r0, #2
 8000662:	bd30      	pop	{r4, r5, pc}
 8000664:	2800      	cmp	r0, #0
 8000666:	d0e6      	beq.n	8000636 <__lesf2+0x32>
 8000668:	428b      	cmp	r3, r1
 800066a:	d1e4      	bne.n	8000636 <__lesf2+0x32>
 800066c:	4282      	cmp	r2, r0
 800066e:	dce2      	bgt.n	8000636 <__lesf2+0x32>
 8000670:	db04      	blt.n	800067c <__lesf2+0x78>
 8000672:	42ac      	cmp	r4, r5
 8000674:	d8df      	bhi.n	8000636 <__lesf2+0x32>
 8000676:	2000      	movs	r0, #0
 8000678:	42ac      	cmp	r4, r5
 800067a:	d2f2      	bcs.n	8000662 <__lesf2+0x5e>
 800067c:	2b00      	cmp	r3, #0
 800067e:	d00b      	beq.n	8000698 <__lesf2+0x94>
 8000680:	0018      	movs	r0, r3
 8000682:	e7ee      	b.n	8000662 <__lesf2+0x5e>
 8000684:	2c00      	cmp	r4, #0
 8000686:	d0ec      	beq.n	8000662 <__lesf2+0x5e>
 8000688:	e7d5      	b.n	8000636 <__lesf2+0x32>
 800068a:	428b      	cmp	r3, r1
 800068c:	d1d3      	bne.n	8000636 <__lesf2+0x32>
 800068e:	e7f5      	b.n	800067c <__lesf2+0x78>
 8000690:	2000      	movs	r0, #0
 8000692:	428b      	cmp	r3, r1
 8000694:	d0e5      	beq.n	8000662 <__lesf2+0x5e>
 8000696:	e7ce      	b.n	8000636 <__lesf2+0x32>
 8000698:	2001      	movs	r0, #1
 800069a:	4240      	negs	r0, r0
 800069c:	e7e1      	b.n	8000662 <__lesf2+0x5e>
 800069e:	46c0      	nop			@ (mov r8, r8)

080006a0 <__aeabi_fmul>:
 80006a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006a2:	464f      	mov	r7, r9
 80006a4:	4646      	mov	r6, r8
 80006a6:	46d6      	mov	lr, sl
 80006a8:	0243      	lsls	r3, r0, #9
 80006aa:	0a5b      	lsrs	r3, r3, #9
 80006ac:	0045      	lsls	r5, r0, #1
 80006ae:	b5c0      	push	{r6, r7, lr}
 80006b0:	4699      	mov	r9, r3
 80006b2:	1c0f      	adds	r7, r1, #0
 80006b4:	0e2d      	lsrs	r5, r5, #24
 80006b6:	0fc6      	lsrs	r6, r0, #31
 80006b8:	2d00      	cmp	r5, #0
 80006ba:	d100      	bne.n	80006be <__aeabi_fmul+0x1e>
 80006bc:	e088      	b.n	80007d0 <__aeabi_fmul+0x130>
 80006be:	2dff      	cmp	r5, #255	@ 0xff
 80006c0:	d100      	bne.n	80006c4 <__aeabi_fmul+0x24>
 80006c2:	e08d      	b.n	80007e0 <__aeabi_fmul+0x140>
 80006c4:	2280      	movs	r2, #128	@ 0x80
 80006c6:	00db      	lsls	r3, r3, #3
 80006c8:	04d2      	lsls	r2, r2, #19
 80006ca:	431a      	orrs	r2, r3
 80006cc:	2300      	movs	r3, #0
 80006ce:	4691      	mov	r9, r2
 80006d0:	4698      	mov	r8, r3
 80006d2:	469a      	mov	sl, r3
 80006d4:	3d7f      	subs	r5, #127	@ 0x7f
 80006d6:	027c      	lsls	r4, r7, #9
 80006d8:	007b      	lsls	r3, r7, #1
 80006da:	0a64      	lsrs	r4, r4, #9
 80006dc:	0e1b      	lsrs	r3, r3, #24
 80006de:	0fff      	lsrs	r7, r7, #31
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d068      	beq.n	80007b6 <__aeabi_fmul+0x116>
 80006e4:	2bff      	cmp	r3, #255	@ 0xff
 80006e6:	d021      	beq.n	800072c <__aeabi_fmul+0x8c>
 80006e8:	2280      	movs	r2, #128	@ 0x80
 80006ea:	00e4      	lsls	r4, r4, #3
 80006ec:	04d2      	lsls	r2, r2, #19
 80006ee:	4314      	orrs	r4, r2
 80006f0:	4642      	mov	r2, r8
 80006f2:	3b7f      	subs	r3, #127	@ 0x7f
 80006f4:	195b      	adds	r3, r3, r5
 80006f6:	2100      	movs	r1, #0
 80006f8:	1c5d      	adds	r5, r3, #1
 80006fa:	2a0a      	cmp	r2, #10
 80006fc:	dc2e      	bgt.n	800075c <__aeabi_fmul+0xbc>
 80006fe:	407e      	eors	r6, r7
 8000700:	4642      	mov	r2, r8
 8000702:	2a02      	cmp	r2, #2
 8000704:	dc23      	bgt.n	800074e <__aeabi_fmul+0xae>
 8000706:	3a01      	subs	r2, #1
 8000708:	2a01      	cmp	r2, #1
 800070a:	d900      	bls.n	800070e <__aeabi_fmul+0x6e>
 800070c:	e0bd      	b.n	800088a <__aeabi_fmul+0x1ea>
 800070e:	2902      	cmp	r1, #2
 8000710:	d06e      	beq.n	80007f0 <__aeabi_fmul+0x150>
 8000712:	2901      	cmp	r1, #1
 8000714:	d12c      	bne.n	8000770 <__aeabi_fmul+0xd0>
 8000716:	2000      	movs	r0, #0
 8000718:	2200      	movs	r2, #0
 800071a:	05c0      	lsls	r0, r0, #23
 800071c:	07f6      	lsls	r6, r6, #31
 800071e:	4310      	orrs	r0, r2
 8000720:	4330      	orrs	r0, r6
 8000722:	bce0      	pop	{r5, r6, r7}
 8000724:	46ba      	mov	sl, r7
 8000726:	46b1      	mov	r9, r6
 8000728:	46a8      	mov	r8, r5
 800072a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800072c:	002b      	movs	r3, r5
 800072e:	33ff      	adds	r3, #255	@ 0xff
 8000730:	2c00      	cmp	r4, #0
 8000732:	d065      	beq.n	8000800 <__aeabi_fmul+0x160>
 8000734:	2203      	movs	r2, #3
 8000736:	4641      	mov	r1, r8
 8000738:	4311      	orrs	r1, r2
 800073a:	0032      	movs	r2, r6
 800073c:	3501      	adds	r5, #1
 800073e:	4688      	mov	r8, r1
 8000740:	407a      	eors	r2, r7
 8000742:	35ff      	adds	r5, #255	@ 0xff
 8000744:	290a      	cmp	r1, #10
 8000746:	dd00      	ble.n	800074a <__aeabi_fmul+0xaa>
 8000748:	e0d8      	b.n	80008fc <__aeabi_fmul+0x25c>
 800074a:	0016      	movs	r6, r2
 800074c:	2103      	movs	r1, #3
 800074e:	4640      	mov	r0, r8
 8000750:	2201      	movs	r2, #1
 8000752:	4082      	lsls	r2, r0
 8000754:	20a6      	movs	r0, #166	@ 0xa6
 8000756:	00c0      	lsls	r0, r0, #3
 8000758:	4202      	tst	r2, r0
 800075a:	d020      	beq.n	800079e <__aeabi_fmul+0xfe>
 800075c:	4653      	mov	r3, sl
 800075e:	2b02      	cmp	r3, #2
 8000760:	d046      	beq.n	80007f0 <__aeabi_fmul+0x150>
 8000762:	2b03      	cmp	r3, #3
 8000764:	d100      	bne.n	8000768 <__aeabi_fmul+0xc8>
 8000766:	e0bb      	b.n	80008e0 <__aeabi_fmul+0x240>
 8000768:	4651      	mov	r1, sl
 800076a:	464c      	mov	r4, r9
 800076c:	2901      	cmp	r1, #1
 800076e:	d0d2      	beq.n	8000716 <__aeabi_fmul+0x76>
 8000770:	002b      	movs	r3, r5
 8000772:	337f      	adds	r3, #127	@ 0x7f
 8000774:	2b00      	cmp	r3, #0
 8000776:	dd70      	ble.n	800085a <__aeabi_fmul+0x1ba>
 8000778:	0762      	lsls	r2, r4, #29
 800077a:	d004      	beq.n	8000786 <__aeabi_fmul+0xe6>
 800077c:	220f      	movs	r2, #15
 800077e:	4022      	ands	r2, r4
 8000780:	2a04      	cmp	r2, #4
 8000782:	d000      	beq.n	8000786 <__aeabi_fmul+0xe6>
 8000784:	3404      	adds	r4, #4
 8000786:	0122      	lsls	r2, r4, #4
 8000788:	d503      	bpl.n	8000792 <__aeabi_fmul+0xf2>
 800078a:	4b63      	ldr	r3, [pc, #396]	@ (8000918 <__aeabi_fmul+0x278>)
 800078c:	401c      	ands	r4, r3
 800078e:	002b      	movs	r3, r5
 8000790:	3380      	adds	r3, #128	@ 0x80
 8000792:	2bfe      	cmp	r3, #254	@ 0xfe
 8000794:	dc2c      	bgt.n	80007f0 <__aeabi_fmul+0x150>
 8000796:	01a2      	lsls	r2, r4, #6
 8000798:	0a52      	lsrs	r2, r2, #9
 800079a:	b2d8      	uxtb	r0, r3
 800079c:	e7bd      	b.n	800071a <__aeabi_fmul+0x7a>
 800079e:	2090      	movs	r0, #144	@ 0x90
 80007a0:	0080      	lsls	r0, r0, #2
 80007a2:	4202      	tst	r2, r0
 80007a4:	d127      	bne.n	80007f6 <__aeabi_fmul+0x156>
 80007a6:	38b9      	subs	r0, #185	@ 0xb9
 80007a8:	38ff      	subs	r0, #255	@ 0xff
 80007aa:	4210      	tst	r0, r2
 80007ac:	d06d      	beq.n	800088a <__aeabi_fmul+0x1ea>
 80007ae:	003e      	movs	r6, r7
 80007b0:	46a1      	mov	r9, r4
 80007b2:	468a      	mov	sl, r1
 80007b4:	e7d2      	b.n	800075c <__aeabi_fmul+0xbc>
 80007b6:	2c00      	cmp	r4, #0
 80007b8:	d141      	bne.n	800083e <__aeabi_fmul+0x19e>
 80007ba:	2301      	movs	r3, #1
 80007bc:	4642      	mov	r2, r8
 80007be:	431a      	orrs	r2, r3
 80007c0:	4690      	mov	r8, r2
 80007c2:	002b      	movs	r3, r5
 80007c4:	4642      	mov	r2, r8
 80007c6:	2101      	movs	r1, #1
 80007c8:	1c5d      	adds	r5, r3, #1
 80007ca:	2a0a      	cmp	r2, #10
 80007cc:	dd97      	ble.n	80006fe <__aeabi_fmul+0x5e>
 80007ce:	e7c5      	b.n	800075c <__aeabi_fmul+0xbc>
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d126      	bne.n	8000822 <__aeabi_fmul+0x182>
 80007d4:	2304      	movs	r3, #4
 80007d6:	4698      	mov	r8, r3
 80007d8:	3b03      	subs	r3, #3
 80007da:	2500      	movs	r5, #0
 80007dc:	469a      	mov	sl, r3
 80007de:	e77a      	b.n	80006d6 <__aeabi_fmul+0x36>
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d118      	bne.n	8000816 <__aeabi_fmul+0x176>
 80007e4:	2308      	movs	r3, #8
 80007e6:	4698      	mov	r8, r3
 80007e8:	3b06      	subs	r3, #6
 80007ea:	25ff      	movs	r5, #255	@ 0xff
 80007ec:	469a      	mov	sl, r3
 80007ee:	e772      	b.n	80006d6 <__aeabi_fmul+0x36>
 80007f0:	20ff      	movs	r0, #255	@ 0xff
 80007f2:	2200      	movs	r2, #0
 80007f4:	e791      	b.n	800071a <__aeabi_fmul+0x7a>
 80007f6:	2280      	movs	r2, #128	@ 0x80
 80007f8:	2600      	movs	r6, #0
 80007fa:	20ff      	movs	r0, #255	@ 0xff
 80007fc:	03d2      	lsls	r2, r2, #15
 80007fe:	e78c      	b.n	800071a <__aeabi_fmul+0x7a>
 8000800:	4641      	mov	r1, r8
 8000802:	2202      	movs	r2, #2
 8000804:	3501      	adds	r5, #1
 8000806:	4311      	orrs	r1, r2
 8000808:	4688      	mov	r8, r1
 800080a:	35ff      	adds	r5, #255	@ 0xff
 800080c:	290a      	cmp	r1, #10
 800080e:	dca5      	bgt.n	800075c <__aeabi_fmul+0xbc>
 8000810:	2102      	movs	r1, #2
 8000812:	407e      	eors	r6, r7
 8000814:	e774      	b.n	8000700 <__aeabi_fmul+0x60>
 8000816:	230c      	movs	r3, #12
 8000818:	4698      	mov	r8, r3
 800081a:	3b09      	subs	r3, #9
 800081c:	25ff      	movs	r5, #255	@ 0xff
 800081e:	469a      	mov	sl, r3
 8000820:	e759      	b.n	80006d6 <__aeabi_fmul+0x36>
 8000822:	0018      	movs	r0, r3
 8000824:	f000 fbb0 	bl	8000f88 <__clzsi2>
 8000828:	464a      	mov	r2, r9
 800082a:	1f43      	subs	r3, r0, #5
 800082c:	2576      	movs	r5, #118	@ 0x76
 800082e:	409a      	lsls	r2, r3
 8000830:	2300      	movs	r3, #0
 8000832:	426d      	negs	r5, r5
 8000834:	4691      	mov	r9, r2
 8000836:	4698      	mov	r8, r3
 8000838:	469a      	mov	sl, r3
 800083a:	1a2d      	subs	r5, r5, r0
 800083c:	e74b      	b.n	80006d6 <__aeabi_fmul+0x36>
 800083e:	0020      	movs	r0, r4
 8000840:	f000 fba2 	bl	8000f88 <__clzsi2>
 8000844:	4642      	mov	r2, r8
 8000846:	1f43      	subs	r3, r0, #5
 8000848:	409c      	lsls	r4, r3
 800084a:	1a2b      	subs	r3, r5, r0
 800084c:	3b76      	subs	r3, #118	@ 0x76
 800084e:	2100      	movs	r1, #0
 8000850:	1c5d      	adds	r5, r3, #1
 8000852:	2a0a      	cmp	r2, #10
 8000854:	dc00      	bgt.n	8000858 <__aeabi_fmul+0x1b8>
 8000856:	e752      	b.n	80006fe <__aeabi_fmul+0x5e>
 8000858:	e780      	b.n	800075c <__aeabi_fmul+0xbc>
 800085a:	2201      	movs	r2, #1
 800085c:	1ad3      	subs	r3, r2, r3
 800085e:	2b1b      	cmp	r3, #27
 8000860:	dd00      	ble.n	8000864 <__aeabi_fmul+0x1c4>
 8000862:	e758      	b.n	8000716 <__aeabi_fmul+0x76>
 8000864:	359e      	adds	r5, #158	@ 0x9e
 8000866:	0022      	movs	r2, r4
 8000868:	40ac      	lsls	r4, r5
 800086a:	40da      	lsrs	r2, r3
 800086c:	1e63      	subs	r3, r4, #1
 800086e:	419c      	sbcs	r4, r3
 8000870:	4322      	orrs	r2, r4
 8000872:	0753      	lsls	r3, r2, #29
 8000874:	d004      	beq.n	8000880 <__aeabi_fmul+0x1e0>
 8000876:	230f      	movs	r3, #15
 8000878:	4013      	ands	r3, r2
 800087a:	2b04      	cmp	r3, #4
 800087c:	d000      	beq.n	8000880 <__aeabi_fmul+0x1e0>
 800087e:	3204      	adds	r2, #4
 8000880:	0153      	lsls	r3, r2, #5
 8000882:	d537      	bpl.n	80008f4 <__aeabi_fmul+0x254>
 8000884:	2001      	movs	r0, #1
 8000886:	2200      	movs	r2, #0
 8000888:	e747      	b.n	800071a <__aeabi_fmul+0x7a>
 800088a:	0c21      	lsrs	r1, r4, #16
 800088c:	464a      	mov	r2, r9
 800088e:	0424      	lsls	r4, r4, #16
 8000890:	0c24      	lsrs	r4, r4, #16
 8000892:	0027      	movs	r7, r4
 8000894:	0c10      	lsrs	r0, r2, #16
 8000896:	0412      	lsls	r2, r2, #16
 8000898:	0c12      	lsrs	r2, r2, #16
 800089a:	4344      	muls	r4, r0
 800089c:	4357      	muls	r7, r2
 800089e:	4348      	muls	r0, r1
 80008a0:	4351      	muls	r1, r2
 80008a2:	0c3a      	lsrs	r2, r7, #16
 80008a4:	1909      	adds	r1, r1, r4
 80008a6:	1852      	adds	r2, r2, r1
 80008a8:	4294      	cmp	r4, r2
 80008aa:	d903      	bls.n	80008b4 <__aeabi_fmul+0x214>
 80008ac:	2180      	movs	r1, #128	@ 0x80
 80008ae:	0249      	lsls	r1, r1, #9
 80008b0:	468c      	mov	ip, r1
 80008b2:	4460      	add	r0, ip
 80008b4:	043f      	lsls	r7, r7, #16
 80008b6:	0411      	lsls	r1, r2, #16
 80008b8:	0c3f      	lsrs	r7, r7, #16
 80008ba:	19c9      	adds	r1, r1, r7
 80008bc:	018c      	lsls	r4, r1, #6
 80008be:	1e67      	subs	r7, r4, #1
 80008c0:	41bc      	sbcs	r4, r7
 80008c2:	0c12      	lsrs	r2, r2, #16
 80008c4:	0e89      	lsrs	r1, r1, #26
 80008c6:	1812      	adds	r2, r2, r0
 80008c8:	430c      	orrs	r4, r1
 80008ca:	0192      	lsls	r2, r2, #6
 80008cc:	4314      	orrs	r4, r2
 80008ce:	0112      	lsls	r2, r2, #4
 80008d0:	d50e      	bpl.n	80008f0 <__aeabi_fmul+0x250>
 80008d2:	2301      	movs	r3, #1
 80008d4:	0862      	lsrs	r2, r4, #1
 80008d6:	401c      	ands	r4, r3
 80008d8:	4314      	orrs	r4, r2
 80008da:	e749      	b.n	8000770 <__aeabi_fmul+0xd0>
 80008dc:	003e      	movs	r6, r7
 80008de:	46a1      	mov	r9, r4
 80008e0:	2280      	movs	r2, #128	@ 0x80
 80008e2:	464b      	mov	r3, r9
 80008e4:	03d2      	lsls	r2, r2, #15
 80008e6:	431a      	orrs	r2, r3
 80008e8:	0252      	lsls	r2, r2, #9
 80008ea:	20ff      	movs	r0, #255	@ 0xff
 80008ec:	0a52      	lsrs	r2, r2, #9
 80008ee:	e714      	b.n	800071a <__aeabi_fmul+0x7a>
 80008f0:	001d      	movs	r5, r3
 80008f2:	e73d      	b.n	8000770 <__aeabi_fmul+0xd0>
 80008f4:	0192      	lsls	r2, r2, #6
 80008f6:	2000      	movs	r0, #0
 80008f8:	0a52      	lsrs	r2, r2, #9
 80008fa:	e70e      	b.n	800071a <__aeabi_fmul+0x7a>
 80008fc:	290f      	cmp	r1, #15
 80008fe:	d1ed      	bne.n	80008dc <__aeabi_fmul+0x23c>
 8000900:	2280      	movs	r2, #128	@ 0x80
 8000902:	464b      	mov	r3, r9
 8000904:	03d2      	lsls	r2, r2, #15
 8000906:	4213      	tst	r3, r2
 8000908:	d0ea      	beq.n	80008e0 <__aeabi_fmul+0x240>
 800090a:	4214      	tst	r4, r2
 800090c:	d1e8      	bne.n	80008e0 <__aeabi_fmul+0x240>
 800090e:	003e      	movs	r6, r7
 8000910:	20ff      	movs	r0, #255	@ 0xff
 8000912:	4322      	orrs	r2, r4
 8000914:	e701      	b.n	800071a <__aeabi_fmul+0x7a>
 8000916:	46c0      	nop			@ (mov r8, r8)
 8000918:	f7ffffff 	.word	0xf7ffffff

0800091c <__aeabi_fsub>:
 800091c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800091e:	4647      	mov	r7, r8
 8000920:	46ce      	mov	lr, r9
 8000922:	024e      	lsls	r6, r1, #9
 8000924:	0243      	lsls	r3, r0, #9
 8000926:	0045      	lsls	r5, r0, #1
 8000928:	0a72      	lsrs	r2, r6, #9
 800092a:	0fc4      	lsrs	r4, r0, #31
 800092c:	0048      	lsls	r0, r1, #1
 800092e:	b580      	push	{r7, lr}
 8000930:	4694      	mov	ip, r2
 8000932:	0a5f      	lsrs	r7, r3, #9
 8000934:	0e2d      	lsrs	r5, r5, #24
 8000936:	099b      	lsrs	r3, r3, #6
 8000938:	0e00      	lsrs	r0, r0, #24
 800093a:	0fc9      	lsrs	r1, r1, #31
 800093c:	09b6      	lsrs	r6, r6, #6
 800093e:	28ff      	cmp	r0, #255	@ 0xff
 8000940:	d024      	beq.n	800098c <__aeabi_fsub+0x70>
 8000942:	2201      	movs	r2, #1
 8000944:	4051      	eors	r1, r2
 8000946:	1a2a      	subs	r2, r5, r0
 8000948:	428c      	cmp	r4, r1
 800094a:	d00f      	beq.n	800096c <__aeabi_fsub+0x50>
 800094c:	2a00      	cmp	r2, #0
 800094e:	dc00      	bgt.n	8000952 <__aeabi_fsub+0x36>
 8000950:	e16a      	b.n	8000c28 <__aeabi_fsub+0x30c>
 8000952:	2800      	cmp	r0, #0
 8000954:	d135      	bne.n	80009c2 <__aeabi_fsub+0xa6>
 8000956:	2e00      	cmp	r6, #0
 8000958:	d100      	bne.n	800095c <__aeabi_fsub+0x40>
 800095a:	e0a2      	b.n	8000aa2 <__aeabi_fsub+0x186>
 800095c:	1e51      	subs	r1, r2, #1
 800095e:	2a01      	cmp	r2, #1
 8000960:	d100      	bne.n	8000964 <__aeabi_fsub+0x48>
 8000962:	e124      	b.n	8000bae <__aeabi_fsub+0x292>
 8000964:	2aff      	cmp	r2, #255	@ 0xff
 8000966:	d021      	beq.n	80009ac <__aeabi_fsub+0x90>
 8000968:	000a      	movs	r2, r1
 800096a:	e02f      	b.n	80009cc <__aeabi_fsub+0xb0>
 800096c:	2a00      	cmp	r2, #0
 800096e:	dc00      	bgt.n	8000972 <__aeabi_fsub+0x56>
 8000970:	e167      	b.n	8000c42 <__aeabi_fsub+0x326>
 8000972:	2800      	cmp	r0, #0
 8000974:	d05e      	beq.n	8000a34 <__aeabi_fsub+0x118>
 8000976:	2dff      	cmp	r5, #255	@ 0xff
 8000978:	d018      	beq.n	80009ac <__aeabi_fsub+0x90>
 800097a:	2180      	movs	r1, #128	@ 0x80
 800097c:	04c9      	lsls	r1, r1, #19
 800097e:	430e      	orrs	r6, r1
 8000980:	2a1b      	cmp	r2, #27
 8000982:	dc00      	bgt.n	8000986 <__aeabi_fsub+0x6a>
 8000984:	e076      	b.n	8000a74 <__aeabi_fsub+0x158>
 8000986:	002a      	movs	r2, r5
 8000988:	3301      	adds	r3, #1
 800098a:	e032      	b.n	80009f2 <__aeabi_fsub+0xd6>
 800098c:	002a      	movs	r2, r5
 800098e:	3aff      	subs	r2, #255	@ 0xff
 8000990:	4691      	mov	r9, r2
 8000992:	2e00      	cmp	r6, #0
 8000994:	d042      	beq.n	8000a1c <__aeabi_fsub+0x100>
 8000996:	428c      	cmp	r4, r1
 8000998:	d055      	beq.n	8000a46 <__aeabi_fsub+0x12a>
 800099a:	464a      	mov	r2, r9
 800099c:	2a00      	cmp	r2, #0
 800099e:	d100      	bne.n	80009a2 <__aeabi_fsub+0x86>
 80009a0:	e09c      	b.n	8000adc <__aeabi_fsub+0x1c0>
 80009a2:	2d00      	cmp	r5, #0
 80009a4:	d100      	bne.n	80009a8 <__aeabi_fsub+0x8c>
 80009a6:	e077      	b.n	8000a98 <__aeabi_fsub+0x17c>
 80009a8:	000c      	movs	r4, r1
 80009aa:	0033      	movs	r3, r6
 80009ac:	08db      	lsrs	r3, r3, #3
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d100      	bne.n	80009b4 <__aeabi_fsub+0x98>
 80009b2:	e06e      	b.n	8000a92 <__aeabi_fsub+0x176>
 80009b4:	2280      	movs	r2, #128	@ 0x80
 80009b6:	03d2      	lsls	r2, r2, #15
 80009b8:	4313      	orrs	r3, r2
 80009ba:	025b      	lsls	r3, r3, #9
 80009bc:	20ff      	movs	r0, #255	@ 0xff
 80009be:	0a5b      	lsrs	r3, r3, #9
 80009c0:	e024      	b.n	8000a0c <__aeabi_fsub+0xf0>
 80009c2:	2dff      	cmp	r5, #255	@ 0xff
 80009c4:	d0f2      	beq.n	80009ac <__aeabi_fsub+0x90>
 80009c6:	2180      	movs	r1, #128	@ 0x80
 80009c8:	04c9      	lsls	r1, r1, #19
 80009ca:	430e      	orrs	r6, r1
 80009cc:	2101      	movs	r1, #1
 80009ce:	2a1b      	cmp	r2, #27
 80009d0:	dc08      	bgt.n	80009e4 <__aeabi_fsub+0xc8>
 80009d2:	0031      	movs	r1, r6
 80009d4:	2020      	movs	r0, #32
 80009d6:	40d1      	lsrs	r1, r2
 80009d8:	1a82      	subs	r2, r0, r2
 80009da:	4096      	lsls	r6, r2
 80009dc:	0032      	movs	r2, r6
 80009de:	1e50      	subs	r0, r2, #1
 80009e0:	4182      	sbcs	r2, r0
 80009e2:	4311      	orrs	r1, r2
 80009e4:	1a5b      	subs	r3, r3, r1
 80009e6:	015a      	lsls	r2, r3, #5
 80009e8:	d460      	bmi.n	8000aac <__aeabi_fsub+0x190>
 80009ea:	2107      	movs	r1, #7
 80009ec:	002a      	movs	r2, r5
 80009ee:	4019      	ands	r1, r3
 80009f0:	d057      	beq.n	8000aa2 <__aeabi_fsub+0x186>
 80009f2:	210f      	movs	r1, #15
 80009f4:	4019      	ands	r1, r3
 80009f6:	2904      	cmp	r1, #4
 80009f8:	d000      	beq.n	80009fc <__aeabi_fsub+0xe0>
 80009fa:	3304      	adds	r3, #4
 80009fc:	0159      	lsls	r1, r3, #5
 80009fe:	d550      	bpl.n	8000aa2 <__aeabi_fsub+0x186>
 8000a00:	1c50      	adds	r0, r2, #1
 8000a02:	2afe      	cmp	r2, #254	@ 0xfe
 8000a04:	d045      	beq.n	8000a92 <__aeabi_fsub+0x176>
 8000a06:	019b      	lsls	r3, r3, #6
 8000a08:	b2c0      	uxtb	r0, r0
 8000a0a:	0a5b      	lsrs	r3, r3, #9
 8000a0c:	05c0      	lsls	r0, r0, #23
 8000a0e:	4318      	orrs	r0, r3
 8000a10:	07e4      	lsls	r4, r4, #31
 8000a12:	4320      	orrs	r0, r4
 8000a14:	bcc0      	pop	{r6, r7}
 8000a16:	46b9      	mov	r9, r7
 8000a18:	46b0      	mov	r8, r6
 8000a1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	4051      	eors	r1, r2
 8000a20:	428c      	cmp	r4, r1
 8000a22:	d1ba      	bne.n	800099a <__aeabi_fsub+0x7e>
 8000a24:	464a      	mov	r2, r9
 8000a26:	2a00      	cmp	r2, #0
 8000a28:	d010      	beq.n	8000a4c <__aeabi_fsub+0x130>
 8000a2a:	2d00      	cmp	r5, #0
 8000a2c:	d100      	bne.n	8000a30 <__aeabi_fsub+0x114>
 8000a2e:	e098      	b.n	8000b62 <__aeabi_fsub+0x246>
 8000a30:	2300      	movs	r3, #0
 8000a32:	e7bb      	b.n	80009ac <__aeabi_fsub+0x90>
 8000a34:	2e00      	cmp	r6, #0
 8000a36:	d034      	beq.n	8000aa2 <__aeabi_fsub+0x186>
 8000a38:	1e51      	subs	r1, r2, #1
 8000a3a:	2a01      	cmp	r2, #1
 8000a3c:	d06e      	beq.n	8000b1c <__aeabi_fsub+0x200>
 8000a3e:	2aff      	cmp	r2, #255	@ 0xff
 8000a40:	d0b4      	beq.n	80009ac <__aeabi_fsub+0x90>
 8000a42:	000a      	movs	r2, r1
 8000a44:	e79c      	b.n	8000980 <__aeabi_fsub+0x64>
 8000a46:	2a00      	cmp	r2, #0
 8000a48:	d000      	beq.n	8000a4c <__aeabi_fsub+0x130>
 8000a4a:	e088      	b.n	8000b5e <__aeabi_fsub+0x242>
 8000a4c:	20fe      	movs	r0, #254	@ 0xfe
 8000a4e:	1c6a      	adds	r2, r5, #1
 8000a50:	4210      	tst	r0, r2
 8000a52:	d000      	beq.n	8000a56 <__aeabi_fsub+0x13a>
 8000a54:	e092      	b.n	8000b7c <__aeabi_fsub+0x260>
 8000a56:	2d00      	cmp	r5, #0
 8000a58:	d000      	beq.n	8000a5c <__aeabi_fsub+0x140>
 8000a5a:	e0a4      	b.n	8000ba6 <__aeabi_fsub+0x28a>
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d100      	bne.n	8000a62 <__aeabi_fsub+0x146>
 8000a60:	e0cb      	b.n	8000bfa <__aeabi_fsub+0x2de>
 8000a62:	2e00      	cmp	r6, #0
 8000a64:	d000      	beq.n	8000a68 <__aeabi_fsub+0x14c>
 8000a66:	e0ca      	b.n	8000bfe <__aeabi_fsub+0x2e2>
 8000a68:	2200      	movs	r2, #0
 8000a6a:	08db      	lsrs	r3, r3, #3
 8000a6c:	025b      	lsls	r3, r3, #9
 8000a6e:	0a5b      	lsrs	r3, r3, #9
 8000a70:	b2d0      	uxtb	r0, r2
 8000a72:	e7cb      	b.n	8000a0c <__aeabi_fsub+0xf0>
 8000a74:	0031      	movs	r1, r6
 8000a76:	2020      	movs	r0, #32
 8000a78:	40d1      	lsrs	r1, r2
 8000a7a:	1a82      	subs	r2, r0, r2
 8000a7c:	4096      	lsls	r6, r2
 8000a7e:	0032      	movs	r2, r6
 8000a80:	1e50      	subs	r0, r2, #1
 8000a82:	4182      	sbcs	r2, r0
 8000a84:	430a      	orrs	r2, r1
 8000a86:	189b      	adds	r3, r3, r2
 8000a88:	015a      	lsls	r2, r3, #5
 8000a8a:	d5ae      	bpl.n	80009ea <__aeabi_fsub+0xce>
 8000a8c:	1c6a      	adds	r2, r5, #1
 8000a8e:	2dfe      	cmp	r5, #254	@ 0xfe
 8000a90:	d14a      	bne.n	8000b28 <__aeabi_fsub+0x20c>
 8000a92:	20ff      	movs	r0, #255	@ 0xff
 8000a94:	2300      	movs	r3, #0
 8000a96:	e7b9      	b.n	8000a0c <__aeabi_fsub+0xf0>
 8000a98:	22ff      	movs	r2, #255	@ 0xff
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d14b      	bne.n	8000b36 <__aeabi_fsub+0x21a>
 8000a9e:	000c      	movs	r4, r1
 8000aa0:	0033      	movs	r3, r6
 8000aa2:	08db      	lsrs	r3, r3, #3
 8000aa4:	2aff      	cmp	r2, #255	@ 0xff
 8000aa6:	d100      	bne.n	8000aaa <__aeabi_fsub+0x18e>
 8000aa8:	e781      	b.n	80009ae <__aeabi_fsub+0x92>
 8000aaa:	e7df      	b.n	8000a6c <__aeabi_fsub+0x150>
 8000aac:	019f      	lsls	r7, r3, #6
 8000aae:	09bf      	lsrs	r7, r7, #6
 8000ab0:	0038      	movs	r0, r7
 8000ab2:	f000 fa69 	bl	8000f88 <__clzsi2>
 8000ab6:	3805      	subs	r0, #5
 8000ab8:	4087      	lsls	r7, r0
 8000aba:	4285      	cmp	r5, r0
 8000abc:	dc21      	bgt.n	8000b02 <__aeabi_fsub+0x1e6>
 8000abe:	003b      	movs	r3, r7
 8000ac0:	2120      	movs	r1, #32
 8000ac2:	1b42      	subs	r2, r0, r5
 8000ac4:	3201      	adds	r2, #1
 8000ac6:	40d3      	lsrs	r3, r2
 8000ac8:	1a8a      	subs	r2, r1, r2
 8000aca:	4097      	lsls	r7, r2
 8000acc:	1e7a      	subs	r2, r7, #1
 8000ace:	4197      	sbcs	r7, r2
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	433b      	orrs	r3, r7
 8000ad4:	0759      	lsls	r1, r3, #29
 8000ad6:	d000      	beq.n	8000ada <__aeabi_fsub+0x1be>
 8000ad8:	e78b      	b.n	80009f2 <__aeabi_fsub+0xd6>
 8000ada:	e78f      	b.n	80009fc <__aeabi_fsub+0xe0>
 8000adc:	20fe      	movs	r0, #254	@ 0xfe
 8000ade:	1c6a      	adds	r2, r5, #1
 8000ae0:	4210      	tst	r0, r2
 8000ae2:	d112      	bne.n	8000b0a <__aeabi_fsub+0x1ee>
 8000ae4:	2d00      	cmp	r5, #0
 8000ae6:	d152      	bne.n	8000b8e <__aeabi_fsub+0x272>
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d07c      	beq.n	8000be6 <__aeabi_fsub+0x2ca>
 8000aec:	2e00      	cmp	r6, #0
 8000aee:	d0bb      	beq.n	8000a68 <__aeabi_fsub+0x14c>
 8000af0:	1b9a      	subs	r2, r3, r6
 8000af2:	0150      	lsls	r0, r2, #5
 8000af4:	d400      	bmi.n	8000af8 <__aeabi_fsub+0x1dc>
 8000af6:	e08b      	b.n	8000c10 <__aeabi_fsub+0x2f4>
 8000af8:	2401      	movs	r4, #1
 8000afa:	2200      	movs	r2, #0
 8000afc:	1af3      	subs	r3, r6, r3
 8000afe:	400c      	ands	r4, r1
 8000b00:	e7e8      	b.n	8000ad4 <__aeabi_fsub+0x1b8>
 8000b02:	4b56      	ldr	r3, [pc, #344]	@ (8000c5c <__aeabi_fsub+0x340>)
 8000b04:	1a2a      	subs	r2, r5, r0
 8000b06:	403b      	ands	r3, r7
 8000b08:	e7e4      	b.n	8000ad4 <__aeabi_fsub+0x1b8>
 8000b0a:	1b9f      	subs	r7, r3, r6
 8000b0c:	017a      	lsls	r2, r7, #5
 8000b0e:	d446      	bmi.n	8000b9e <__aeabi_fsub+0x282>
 8000b10:	2f00      	cmp	r7, #0
 8000b12:	d1cd      	bne.n	8000ab0 <__aeabi_fsub+0x194>
 8000b14:	2400      	movs	r4, #0
 8000b16:	2000      	movs	r0, #0
 8000b18:	2300      	movs	r3, #0
 8000b1a:	e777      	b.n	8000a0c <__aeabi_fsub+0xf0>
 8000b1c:	199b      	adds	r3, r3, r6
 8000b1e:	2501      	movs	r5, #1
 8000b20:	3201      	adds	r2, #1
 8000b22:	0159      	lsls	r1, r3, #5
 8000b24:	d400      	bmi.n	8000b28 <__aeabi_fsub+0x20c>
 8000b26:	e760      	b.n	80009ea <__aeabi_fsub+0xce>
 8000b28:	2101      	movs	r1, #1
 8000b2a:	484d      	ldr	r0, [pc, #308]	@ (8000c60 <__aeabi_fsub+0x344>)
 8000b2c:	4019      	ands	r1, r3
 8000b2e:	085b      	lsrs	r3, r3, #1
 8000b30:	4003      	ands	r3, r0
 8000b32:	430b      	orrs	r3, r1
 8000b34:	e7ce      	b.n	8000ad4 <__aeabi_fsub+0x1b8>
 8000b36:	1e57      	subs	r7, r2, #1
 8000b38:	2a01      	cmp	r2, #1
 8000b3a:	d05a      	beq.n	8000bf2 <__aeabi_fsub+0x2d6>
 8000b3c:	000c      	movs	r4, r1
 8000b3e:	2aff      	cmp	r2, #255	@ 0xff
 8000b40:	d033      	beq.n	8000baa <__aeabi_fsub+0x28e>
 8000b42:	2201      	movs	r2, #1
 8000b44:	2f1b      	cmp	r7, #27
 8000b46:	dc07      	bgt.n	8000b58 <__aeabi_fsub+0x23c>
 8000b48:	2120      	movs	r1, #32
 8000b4a:	1bc9      	subs	r1, r1, r7
 8000b4c:	001a      	movs	r2, r3
 8000b4e:	408b      	lsls	r3, r1
 8000b50:	40fa      	lsrs	r2, r7
 8000b52:	1e59      	subs	r1, r3, #1
 8000b54:	418b      	sbcs	r3, r1
 8000b56:	431a      	orrs	r2, r3
 8000b58:	0005      	movs	r5, r0
 8000b5a:	1ab3      	subs	r3, r6, r2
 8000b5c:	e743      	b.n	80009e6 <__aeabi_fsub+0xca>
 8000b5e:	2d00      	cmp	r5, #0
 8000b60:	d123      	bne.n	8000baa <__aeabi_fsub+0x28e>
 8000b62:	22ff      	movs	r2, #255	@ 0xff
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d09b      	beq.n	8000aa0 <__aeabi_fsub+0x184>
 8000b68:	1e51      	subs	r1, r2, #1
 8000b6a:	2a01      	cmp	r2, #1
 8000b6c:	d0d6      	beq.n	8000b1c <__aeabi_fsub+0x200>
 8000b6e:	2aff      	cmp	r2, #255	@ 0xff
 8000b70:	d01b      	beq.n	8000baa <__aeabi_fsub+0x28e>
 8000b72:	291b      	cmp	r1, #27
 8000b74:	dd2c      	ble.n	8000bd0 <__aeabi_fsub+0x2b4>
 8000b76:	0002      	movs	r2, r0
 8000b78:	1c73      	adds	r3, r6, #1
 8000b7a:	e73a      	b.n	80009f2 <__aeabi_fsub+0xd6>
 8000b7c:	2aff      	cmp	r2, #255	@ 0xff
 8000b7e:	d088      	beq.n	8000a92 <__aeabi_fsub+0x176>
 8000b80:	199b      	adds	r3, r3, r6
 8000b82:	085b      	lsrs	r3, r3, #1
 8000b84:	0759      	lsls	r1, r3, #29
 8000b86:	d000      	beq.n	8000b8a <__aeabi_fsub+0x26e>
 8000b88:	e733      	b.n	80009f2 <__aeabi_fsub+0xd6>
 8000b8a:	08db      	lsrs	r3, r3, #3
 8000b8c:	e76e      	b.n	8000a6c <__aeabi_fsub+0x150>
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d110      	bne.n	8000bb4 <__aeabi_fsub+0x298>
 8000b92:	2e00      	cmp	r6, #0
 8000b94:	d043      	beq.n	8000c1e <__aeabi_fsub+0x302>
 8000b96:	2401      	movs	r4, #1
 8000b98:	0033      	movs	r3, r6
 8000b9a:	400c      	ands	r4, r1
 8000b9c:	e706      	b.n	80009ac <__aeabi_fsub+0x90>
 8000b9e:	2401      	movs	r4, #1
 8000ba0:	1af7      	subs	r7, r6, r3
 8000ba2:	400c      	ands	r4, r1
 8000ba4:	e784      	b.n	8000ab0 <__aeabi_fsub+0x194>
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d104      	bne.n	8000bb4 <__aeabi_fsub+0x298>
 8000baa:	0033      	movs	r3, r6
 8000bac:	e6fe      	b.n	80009ac <__aeabi_fsub+0x90>
 8000bae:	2501      	movs	r5, #1
 8000bb0:	1b9b      	subs	r3, r3, r6
 8000bb2:	e718      	b.n	80009e6 <__aeabi_fsub+0xca>
 8000bb4:	2e00      	cmp	r6, #0
 8000bb6:	d100      	bne.n	8000bba <__aeabi_fsub+0x29e>
 8000bb8:	e6f8      	b.n	80009ac <__aeabi_fsub+0x90>
 8000bba:	2280      	movs	r2, #128	@ 0x80
 8000bbc:	03d2      	lsls	r2, r2, #15
 8000bbe:	4297      	cmp	r7, r2
 8000bc0:	d304      	bcc.n	8000bcc <__aeabi_fsub+0x2b0>
 8000bc2:	4594      	cmp	ip, r2
 8000bc4:	d202      	bcs.n	8000bcc <__aeabi_fsub+0x2b0>
 8000bc6:	2401      	movs	r4, #1
 8000bc8:	0033      	movs	r3, r6
 8000bca:	400c      	ands	r4, r1
 8000bcc:	08db      	lsrs	r3, r3, #3
 8000bce:	e6f1      	b.n	80009b4 <__aeabi_fsub+0x98>
 8000bd0:	001a      	movs	r2, r3
 8000bd2:	2520      	movs	r5, #32
 8000bd4:	40ca      	lsrs	r2, r1
 8000bd6:	1a69      	subs	r1, r5, r1
 8000bd8:	408b      	lsls	r3, r1
 8000bda:	1e59      	subs	r1, r3, #1
 8000bdc:	418b      	sbcs	r3, r1
 8000bde:	4313      	orrs	r3, r2
 8000be0:	0005      	movs	r5, r0
 8000be2:	199b      	adds	r3, r3, r6
 8000be4:	e750      	b.n	8000a88 <__aeabi_fsub+0x16c>
 8000be6:	2e00      	cmp	r6, #0
 8000be8:	d094      	beq.n	8000b14 <__aeabi_fsub+0x1f8>
 8000bea:	2401      	movs	r4, #1
 8000bec:	0033      	movs	r3, r6
 8000bee:	400c      	ands	r4, r1
 8000bf0:	e73a      	b.n	8000a68 <__aeabi_fsub+0x14c>
 8000bf2:	000c      	movs	r4, r1
 8000bf4:	2501      	movs	r5, #1
 8000bf6:	1af3      	subs	r3, r6, r3
 8000bf8:	e6f5      	b.n	80009e6 <__aeabi_fsub+0xca>
 8000bfa:	0033      	movs	r3, r6
 8000bfc:	e734      	b.n	8000a68 <__aeabi_fsub+0x14c>
 8000bfe:	199b      	adds	r3, r3, r6
 8000c00:	2200      	movs	r2, #0
 8000c02:	0159      	lsls	r1, r3, #5
 8000c04:	d5c1      	bpl.n	8000b8a <__aeabi_fsub+0x26e>
 8000c06:	4a15      	ldr	r2, [pc, #84]	@ (8000c5c <__aeabi_fsub+0x340>)
 8000c08:	4013      	ands	r3, r2
 8000c0a:	08db      	lsrs	r3, r3, #3
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	e72d      	b.n	8000a6c <__aeabi_fsub+0x150>
 8000c10:	2a00      	cmp	r2, #0
 8000c12:	d100      	bne.n	8000c16 <__aeabi_fsub+0x2fa>
 8000c14:	e77e      	b.n	8000b14 <__aeabi_fsub+0x1f8>
 8000c16:	0013      	movs	r3, r2
 8000c18:	2200      	movs	r2, #0
 8000c1a:	08db      	lsrs	r3, r3, #3
 8000c1c:	e726      	b.n	8000a6c <__aeabi_fsub+0x150>
 8000c1e:	2380      	movs	r3, #128	@ 0x80
 8000c20:	2400      	movs	r4, #0
 8000c22:	20ff      	movs	r0, #255	@ 0xff
 8000c24:	03db      	lsls	r3, r3, #15
 8000c26:	e6f1      	b.n	8000a0c <__aeabi_fsub+0xf0>
 8000c28:	2a00      	cmp	r2, #0
 8000c2a:	d100      	bne.n	8000c2e <__aeabi_fsub+0x312>
 8000c2c:	e756      	b.n	8000adc <__aeabi_fsub+0x1c0>
 8000c2e:	1b47      	subs	r7, r0, r5
 8000c30:	003a      	movs	r2, r7
 8000c32:	2d00      	cmp	r5, #0
 8000c34:	d100      	bne.n	8000c38 <__aeabi_fsub+0x31c>
 8000c36:	e730      	b.n	8000a9a <__aeabi_fsub+0x17e>
 8000c38:	2280      	movs	r2, #128	@ 0x80
 8000c3a:	04d2      	lsls	r2, r2, #19
 8000c3c:	000c      	movs	r4, r1
 8000c3e:	4313      	orrs	r3, r2
 8000c40:	e77f      	b.n	8000b42 <__aeabi_fsub+0x226>
 8000c42:	2a00      	cmp	r2, #0
 8000c44:	d100      	bne.n	8000c48 <__aeabi_fsub+0x32c>
 8000c46:	e701      	b.n	8000a4c <__aeabi_fsub+0x130>
 8000c48:	1b41      	subs	r1, r0, r5
 8000c4a:	2d00      	cmp	r5, #0
 8000c4c:	d101      	bne.n	8000c52 <__aeabi_fsub+0x336>
 8000c4e:	000a      	movs	r2, r1
 8000c50:	e788      	b.n	8000b64 <__aeabi_fsub+0x248>
 8000c52:	2280      	movs	r2, #128	@ 0x80
 8000c54:	04d2      	lsls	r2, r2, #19
 8000c56:	4313      	orrs	r3, r2
 8000c58:	e78b      	b.n	8000b72 <__aeabi_fsub+0x256>
 8000c5a:	46c0      	nop			@ (mov r8, r8)
 8000c5c:	fbffffff 	.word	0xfbffffff
 8000c60:	7dffffff 	.word	0x7dffffff

08000c64 <__aeabi_f2iz>:
 8000c64:	0241      	lsls	r1, r0, #9
 8000c66:	0042      	lsls	r2, r0, #1
 8000c68:	0fc3      	lsrs	r3, r0, #31
 8000c6a:	0a49      	lsrs	r1, r1, #9
 8000c6c:	2000      	movs	r0, #0
 8000c6e:	0e12      	lsrs	r2, r2, #24
 8000c70:	2a7e      	cmp	r2, #126	@ 0x7e
 8000c72:	dd03      	ble.n	8000c7c <__aeabi_f2iz+0x18>
 8000c74:	2a9d      	cmp	r2, #157	@ 0x9d
 8000c76:	dd02      	ble.n	8000c7e <__aeabi_f2iz+0x1a>
 8000c78:	4a09      	ldr	r2, [pc, #36]	@ (8000ca0 <__aeabi_f2iz+0x3c>)
 8000c7a:	1898      	adds	r0, r3, r2
 8000c7c:	4770      	bx	lr
 8000c7e:	2080      	movs	r0, #128	@ 0x80
 8000c80:	0400      	lsls	r0, r0, #16
 8000c82:	4301      	orrs	r1, r0
 8000c84:	2a95      	cmp	r2, #149	@ 0x95
 8000c86:	dc07      	bgt.n	8000c98 <__aeabi_f2iz+0x34>
 8000c88:	2096      	movs	r0, #150	@ 0x96
 8000c8a:	1a82      	subs	r2, r0, r2
 8000c8c:	40d1      	lsrs	r1, r2
 8000c8e:	4248      	negs	r0, r1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d1f3      	bne.n	8000c7c <__aeabi_f2iz+0x18>
 8000c94:	0008      	movs	r0, r1
 8000c96:	e7f1      	b.n	8000c7c <__aeabi_f2iz+0x18>
 8000c98:	3a96      	subs	r2, #150	@ 0x96
 8000c9a:	4091      	lsls	r1, r2
 8000c9c:	e7f7      	b.n	8000c8e <__aeabi_f2iz+0x2a>
 8000c9e:	46c0      	nop			@ (mov r8, r8)
 8000ca0:	7fffffff 	.word	0x7fffffff

08000ca4 <__eqdf2>:
 8000ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ca6:	4657      	mov	r7, sl
 8000ca8:	46de      	mov	lr, fp
 8000caa:	464e      	mov	r6, r9
 8000cac:	4645      	mov	r5, r8
 8000cae:	b5e0      	push	{r5, r6, r7, lr}
 8000cb0:	000d      	movs	r5, r1
 8000cb2:	0004      	movs	r4, r0
 8000cb4:	0fe8      	lsrs	r0, r5, #31
 8000cb6:	4683      	mov	fp, r0
 8000cb8:	0309      	lsls	r1, r1, #12
 8000cba:	0fd8      	lsrs	r0, r3, #31
 8000cbc:	0b09      	lsrs	r1, r1, #12
 8000cbe:	4682      	mov	sl, r0
 8000cc0:	4819      	ldr	r0, [pc, #100]	@ (8000d28 <__eqdf2+0x84>)
 8000cc2:	468c      	mov	ip, r1
 8000cc4:	031f      	lsls	r7, r3, #12
 8000cc6:	0069      	lsls	r1, r5, #1
 8000cc8:	005e      	lsls	r6, r3, #1
 8000cca:	0d49      	lsrs	r1, r1, #21
 8000ccc:	0b3f      	lsrs	r7, r7, #12
 8000cce:	0d76      	lsrs	r6, r6, #21
 8000cd0:	4281      	cmp	r1, r0
 8000cd2:	d018      	beq.n	8000d06 <__eqdf2+0x62>
 8000cd4:	4286      	cmp	r6, r0
 8000cd6:	d00f      	beq.n	8000cf8 <__eqdf2+0x54>
 8000cd8:	2001      	movs	r0, #1
 8000cda:	42b1      	cmp	r1, r6
 8000cdc:	d10d      	bne.n	8000cfa <__eqdf2+0x56>
 8000cde:	45bc      	cmp	ip, r7
 8000ce0:	d10b      	bne.n	8000cfa <__eqdf2+0x56>
 8000ce2:	4294      	cmp	r4, r2
 8000ce4:	d109      	bne.n	8000cfa <__eqdf2+0x56>
 8000ce6:	45d3      	cmp	fp, sl
 8000ce8:	d01c      	beq.n	8000d24 <__eqdf2+0x80>
 8000cea:	2900      	cmp	r1, #0
 8000cec:	d105      	bne.n	8000cfa <__eqdf2+0x56>
 8000cee:	4660      	mov	r0, ip
 8000cf0:	4320      	orrs	r0, r4
 8000cf2:	1e43      	subs	r3, r0, #1
 8000cf4:	4198      	sbcs	r0, r3
 8000cf6:	e000      	b.n	8000cfa <__eqdf2+0x56>
 8000cf8:	2001      	movs	r0, #1
 8000cfa:	bcf0      	pop	{r4, r5, r6, r7}
 8000cfc:	46bb      	mov	fp, r7
 8000cfe:	46b2      	mov	sl, r6
 8000d00:	46a9      	mov	r9, r5
 8000d02:	46a0      	mov	r8, r4
 8000d04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d06:	2001      	movs	r0, #1
 8000d08:	428e      	cmp	r6, r1
 8000d0a:	d1f6      	bne.n	8000cfa <__eqdf2+0x56>
 8000d0c:	4661      	mov	r1, ip
 8000d0e:	4339      	orrs	r1, r7
 8000d10:	000f      	movs	r7, r1
 8000d12:	4317      	orrs	r7, r2
 8000d14:	4327      	orrs	r7, r4
 8000d16:	d1f0      	bne.n	8000cfa <__eqdf2+0x56>
 8000d18:	465b      	mov	r3, fp
 8000d1a:	4652      	mov	r2, sl
 8000d1c:	1a98      	subs	r0, r3, r2
 8000d1e:	1e43      	subs	r3, r0, #1
 8000d20:	4198      	sbcs	r0, r3
 8000d22:	e7ea      	b.n	8000cfa <__eqdf2+0x56>
 8000d24:	2000      	movs	r0, #0
 8000d26:	e7e8      	b.n	8000cfa <__eqdf2+0x56>
 8000d28:	000007ff 	.word	0x000007ff

08000d2c <__gedf2>:
 8000d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d2e:	4657      	mov	r7, sl
 8000d30:	464e      	mov	r6, r9
 8000d32:	4645      	mov	r5, r8
 8000d34:	46de      	mov	lr, fp
 8000d36:	b5e0      	push	{r5, r6, r7, lr}
 8000d38:	000d      	movs	r5, r1
 8000d3a:	030f      	lsls	r7, r1, #12
 8000d3c:	0b39      	lsrs	r1, r7, #12
 8000d3e:	b083      	sub	sp, #12
 8000d40:	0004      	movs	r4, r0
 8000d42:	4680      	mov	r8, r0
 8000d44:	9101      	str	r1, [sp, #4]
 8000d46:	0058      	lsls	r0, r3, #1
 8000d48:	0fe9      	lsrs	r1, r5, #31
 8000d4a:	4f31      	ldr	r7, [pc, #196]	@ (8000e10 <__gedf2+0xe4>)
 8000d4c:	0d40      	lsrs	r0, r0, #21
 8000d4e:	468c      	mov	ip, r1
 8000d50:	006e      	lsls	r6, r5, #1
 8000d52:	0319      	lsls	r1, r3, #12
 8000d54:	4682      	mov	sl, r0
 8000d56:	4691      	mov	r9, r2
 8000d58:	0d76      	lsrs	r6, r6, #21
 8000d5a:	0b09      	lsrs	r1, r1, #12
 8000d5c:	0fd8      	lsrs	r0, r3, #31
 8000d5e:	42be      	cmp	r6, r7
 8000d60:	d01f      	beq.n	8000da2 <__gedf2+0x76>
 8000d62:	45ba      	cmp	sl, r7
 8000d64:	d00f      	beq.n	8000d86 <__gedf2+0x5a>
 8000d66:	2e00      	cmp	r6, #0
 8000d68:	d12f      	bne.n	8000dca <__gedf2+0x9e>
 8000d6a:	4655      	mov	r5, sl
 8000d6c:	9e01      	ldr	r6, [sp, #4]
 8000d6e:	4334      	orrs	r4, r6
 8000d70:	2d00      	cmp	r5, #0
 8000d72:	d127      	bne.n	8000dc4 <__gedf2+0x98>
 8000d74:	430a      	orrs	r2, r1
 8000d76:	d03a      	beq.n	8000dee <__gedf2+0xc2>
 8000d78:	2c00      	cmp	r4, #0
 8000d7a:	d145      	bne.n	8000e08 <__gedf2+0xdc>
 8000d7c:	2800      	cmp	r0, #0
 8000d7e:	d11a      	bne.n	8000db6 <__gedf2+0x8a>
 8000d80:	2001      	movs	r0, #1
 8000d82:	4240      	negs	r0, r0
 8000d84:	e017      	b.n	8000db6 <__gedf2+0x8a>
 8000d86:	4311      	orrs	r1, r2
 8000d88:	d13b      	bne.n	8000e02 <__gedf2+0xd6>
 8000d8a:	2e00      	cmp	r6, #0
 8000d8c:	d102      	bne.n	8000d94 <__gedf2+0x68>
 8000d8e:	9f01      	ldr	r7, [sp, #4]
 8000d90:	4327      	orrs	r7, r4
 8000d92:	d0f3      	beq.n	8000d7c <__gedf2+0x50>
 8000d94:	4584      	cmp	ip, r0
 8000d96:	d109      	bne.n	8000dac <__gedf2+0x80>
 8000d98:	4663      	mov	r3, ip
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d0f0      	beq.n	8000d80 <__gedf2+0x54>
 8000d9e:	4660      	mov	r0, ip
 8000da0:	e009      	b.n	8000db6 <__gedf2+0x8a>
 8000da2:	9f01      	ldr	r7, [sp, #4]
 8000da4:	4327      	orrs	r7, r4
 8000da6:	d12c      	bne.n	8000e02 <__gedf2+0xd6>
 8000da8:	45b2      	cmp	sl, r6
 8000daa:	d024      	beq.n	8000df6 <__gedf2+0xca>
 8000dac:	4663      	mov	r3, ip
 8000dae:	2002      	movs	r0, #2
 8000db0:	3b01      	subs	r3, #1
 8000db2:	4018      	ands	r0, r3
 8000db4:	3801      	subs	r0, #1
 8000db6:	b003      	add	sp, #12
 8000db8:	bcf0      	pop	{r4, r5, r6, r7}
 8000dba:	46bb      	mov	fp, r7
 8000dbc:	46b2      	mov	sl, r6
 8000dbe:	46a9      	mov	r9, r5
 8000dc0:	46a0      	mov	r8, r4
 8000dc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dc4:	2c00      	cmp	r4, #0
 8000dc6:	d0d9      	beq.n	8000d7c <__gedf2+0x50>
 8000dc8:	e7e4      	b.n	8000d94 <__gedf2+0x68>
 8000dca:	4654      	mov	r4, sl
 8000dcc:	2c00      	cmp	r4, #0
 8000dce:	d0ed      	beq.n	8000dac <__gedf2+0x80>
 8000dd0:	4584      	cmp	ip, r0
 8000dd2:	d1eb      	bne.n	8000dac <__gedf2+0x80>
 8000dd4:	4556      	cmp	r6, sl
 8000dd6:	dce9      	bgt.n	8000dac <__gedf2+0x80>
 8000dd8:	dbde      	blt.n	8000d98 <__gedf2+0x6c>
 8000dda:	9b01      	ldr	r3, [sp, #4]
 8000ddc:	428b      	cmp	r3, r1
 8000dde:	d8e5      	bhi.n	8000dac <__gedf2+0x80>
 8000de0:	d1da      	bne.n	8000d98 <__gedf2+0x6c>
 8000de2:	45c8      	cmp	r8, r9
 8000de4:	d8e2      	bhi.n	8000dac <__gedf2+0x80>
 8000de6:	2000      	movs	r0, #0
 8000de8:	45c8      	cmp	r8, r9
 8000dea:	d2e4      	bcs.n	8000db6 <__gedf2+0x8a>
 8000dec:	e7d4      	b.n	8000d98 <__gedf2+0x6c>
 8000dee:	2000      	movs	r0, #0
 8000df0:	2c00      	cmp	r4, #0
 8000df2:	d0e0      	beq.n	8000db6 <__gedf2+0x8a>
 8000df4:	e7da      	b.n	8000dac <__gedf2+0x80>
 8000df6:	4311      	orrs	r1, r2
 8000df8:	d103      	bne.n	8000e02 <__gedf2+0xd6>
 8000dfa:	4584      	cmp	ip, r0
 8000dfc:	d1d6      	bne.n	8000dac <__gedf2+0x80>
 8000dfe:	2000      	movs	r0, #0
 8000e00:	e7d9      	b.n	8000db6 <__gedf2+0x8a>
 8000e02:	2002      	movs	r0, #2
 8000e04:	4240      	negs	r0, r0
 8000e06:	e7d6      	b.n	8000db6 <__gedf2+0x8a>
 8000e08:	4584      	cmp	ip, r0
 8000e0a:	d0e6      	beq.n	8000dda <__gedf2+0xae>
 8000e0c:	e7ce      	b.n	8000dac <__gedf2+0x80>
 8000e0e:	46c0      	nop			@ (mov r8, r8)
 8000e10:	000007ff 	.word	0x000007ff

08000e14 <__ledf2>:
 8000e14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e16:	4657      	mov	r7, sl
 8000e18:	464e      	mov	r6, r9
 8000e1a:	4645      	mov	r5, r8
 8000e1c:	46de      	mov	lr, fp
 8000e1e:	b5e0      	push	{r5, r6, r7, lr}
 8000e20:	000d      	movs	r5, r1
 8000e22:	030f      	lsls	r7, r1, #12
 8000e24:	0004      	movs	r4, r0
 8000e26:	4680      	mov	r8, r0
 8000e28:	0fe8      	lsrs	r0, r5, #31
 8000e2a:	0b39      	lsrs	r1, r7, #12
 8000e2c:	4684      	mov	ip, r0
 8000e2e:	b083      	sub	sp, #12
 8000e30:	0058      	lsls	r0, r3, #1
 8000e32:	4f30      	ldr	r7, [pc, #192]	@ (8000ef4 <__ledf2+0xe0>)
 8000e34:	0d40      	lsrs	r0, r0, #21
 8000e36:	9101      	str	r1, [sp, #4]
 8000e38:	031e      	lsls	r6, r3, #12
 8000e3a:	0069      	lsls	r1, r5, #1
 8000e3c:	4682      	mov	sl, r0
 8000e3e:	4691      	mov	r9, r2
 8000e40:	0d49      	lsrs	r1, r1, #21
 8000e42:	0b36      	lsrs	r6, r6, #12
 8000e44:	0fd8      	lsrs	r0, r3, #31
 8000e46:	42b9      	cmp	r1, r7
 8000e48:	d020      	beq.n	8000e8c <__ledf2+0x78>
 8000e4a:	45ba      	cmp	sl, r7
 8000e4c:	d00f      	beq.n	8000e6e <__ledf2+0x5a>
 8000e4e:	2900      	cmp	r1, #0
 8000e50:	d12b      	bne.n	8000eaa <__ledf2+0x96>
 8000e52:	9901      	ldr	r1, [sp, #4]
 8000e54:	430c      	orrs	r4, r1
 8000e56:	4651      	mov	r1, sl
 8000e58:	2900      	cmp	r1, #0
 8000e5a:	d137      	bne.n	8000ecc <__ledf2+0xb8>
 8000e5c:	4332      	orrs	r2, r6
 8000e5e:	d038      	beq.n	8000ed2 <__ledf2+0xbe>
 8000e60:	2c00      	cmp	r4, #0
 8000e62:	d144      	bne.n	8000eee <__ledf2+0xda>
 8000e64:	2800      	cmp	r0, #0
 8000e66:	d119      	bne.n	8000e9c <__ledf2+0x88>
 8000e68:	2001      	movs	r0, #1
 8000e6a:	4240      	negs	r0, r0
 8000e6c:	e016      	b.n	8000e9c <__ledf2+0x88>
 8000e6e:	4316      	orrs	r6, r2
 8000e70:	d113      	bne.n	8000e9a <__ledf2+0x86>
 8000e72:	2900      	cmp	r1, #0
 8000e74:	d102      	bne.n	8000e7c <__ledf2+0x68>
 8000e76:	9f01      	ldr	r7, [sp, #4]
 8000e78:	4327      	orrs	r7, r4
 8000e7a:	d0f3      	beq.n	8000e64 <__ledf2+0x50>
 8000e7c:	4584      	cmp	ip, r0
 8000e7e:	d020      	beq.n	8000ec2 <__ledf2+0xae>
 8000e80:	4663      	mov	r3, ip
 8000e82:	2002      	movs	r0, #2
 8000e84:	3b01      	subs	r3, #1
 8000e86:	4018      	ands	r0, r3
 8000e88:	3801      	subs	r0, #1
 8000e8a:	e007      	b.n	8000e9c <__ledf2+0x88>
 8000e8c:	9f01      	ldr	r7, [sp, #4]
 8000e8e:	4327      	orrs	r7, r4
 8000e90:	d103      	bne.n	8000e9a <__ledf2+0x86>
 8000e92:	458a      	cmp	sl, r1
 8000e94:	d1f4      	bne.n	8000e80 <__ledf2+0x6c>
 8000e96:	4316      	orrs	r6, r2
 8000e98:	d01f      	beq.n	8000eda <__ledf2+0xc6>
 8000e9a:	2002      	movs	r0, #2
 8000e9c:	b003      	add	sp, #12
 8000e9e:	bcf0      	pop	{r4, r5, r6, r7}
 8000ea0:	46bb      	mov	fp, r7
 8000ea2:	46b2      	mov	sl, r6
 8000ea4:	46a9      	mov	r9, r5
 8000ea6:	46a0      	mov	r8, r4
 8000ea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000eaa:	4654      	mov	r4, sl
 8000eac:	2c00      	cmp	r4, #0
 8000eae:	d0e7      	beq.n	8000e80 <__ledf2+0x6c>
 8000eb0:	4584      	cmp	ip, r0
 8000eb2:	d1e5      	bne.n	8000e80 <__ledf2+0x6c>
 8000eb4:	4551      	cmp	r1, sl
 8000eb6:	dce3      	bgt.n	8000e80 <__ledf2+0x6c>
 8000eb8:	db03      	blt.n	8000ec2 <__ledf2+0xae>
 8000eba:	9b01      	ldr	r3, [sp, #4]
 8000ebc:	42b3      	cmp	r3, r6
 8000ebe:	d8df      	bhi.n	8000e80 <__ledf2+0x6c>
 8000ec0:	d00f      	beq.n	8000ee2 <__ledf2+0xce>
 8000ec2:	4663      	mov	r3, ip
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d0cf      	beq.n	8000e68 <__ledf2+0x54>
 8000ec8:	4660      	mov	r0, ip
 8000eca:	e7e7      	b.n	8000e9c <__ledf2+0x88>
 8000ecc:	2c00      	cmp	r4, #0
 8000ece:	d0c9      	beq.n	8000e64 <__ledf2+0x50>
 8000ed0:	e7d4      	b.n	8000e7c <__ledf2+0x68>
 8000ed2:	2000      	movs	r0, #0
 8000ed4:	2c00      	cmp	r4, #0
 8000ed6:	d0e1      	beq.n	8000e9c <__ledf2+0x88>
 8000ed8:	e7d2      	b.n	8000e80 <__ledf2+0x6c>
 8000eda:	4584      	cmp	ip, r0
 8000edc:	d1d0      	bne.n	8000e80 <__ledf2+0x6c>
 8000ede:	2000      	movs	r0, #0
 8000ee0:	e7dc      	b.n	8000e9c <__ledf2+0x88>
 8000ee2:	45c8      	cmp	r8, r9
 8000ee4:	d8cc      	bhi.n	8000e80 <__ledf2+0x6c>
 8000ee6:	2000      	movs	r0, #0
 8000ee8:	45c8      	cmp	r8, r9
 8000eea:	d2d7      	bcs.n	8000e9c <__ledf2+0x88>
 8000eec:	e7e9      	b.n	8000ec2 <__ledf2+0xae>
 8000eee:	4584      	cmp	ip, r0
 8000ef0:	d0e3      	beq.n	8000eba <__ledf2+0xa6>
 8000ef2:	e7c5      	b.n	8000e80 <__ledf2+0x6c>
 8000ef4:	000007ff 	.word	0x000007ff

08000ef8 <__aeabi_f2d>:
 8000ef8:	b570      	push	{r4, r5, r6, lr}
 8000efa:	0242      	lsls	r2, r0, #9
 8000efc:	0043      	lsls	r3, r0, #1
 8000efe:	0fc4      	lsrs	r4, r0, #31
 8000f00:	20fe      	movs	r0, #254	@ 0xfe
 8000f02:	0e1b      	lsrs	r3, r3, #24
 8000f04:	1c59      	adds	r1, r3, #1
 8000f06:	0a55      	lsrs	r5, r2, #9
 8000f08:	4208      	tst	r0, r1
 8000f0a:	d00c      	beq.n	8000f26 <__aeabi_f2d+0x2e>
 8000f0c:	21e0      	movs	r1, #224	@ 0xe0
 8000f0e:	0089      	lsls	r1, r1, #2
 8000f10:	468c      	mov	ip, r1
 8000f12:	076d      	lsls	r5, r5, #29
 8000f14:	0b12      	lsrs	r2, r2, #12
 8000f16:	4463      	add	r3, ip
 8000f18:	051b      	lsls	r3, r3, #20
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	07e4      	lsls	r4, r4, #31
 8000f1e:	4323      	orrs	r3, r4
 8000f20:	0028      	movs	r0, r5
 8000f22:	0019      	movs	r1, r3
 8000f24:	bd70      	pop	{r4, r5, r6, pc}
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d114      	bne.n	8000f54 <__aeabi_f2d+0x5c>
 8000f2a:	2d00      	cmp	r5, #0
 8000f2c:	d01b      	beq.n	8000f66 <__aeabi_f2d+0x6e>
 8000f2e:	0028      	movs	r0, r5
 8000f30:	f000 f82a 	bl	8000f88 <__clzsi2>
 8000f34:	280a      	cmp	r0, #10
 8000f36:	dc1c      	bgt.n	8000f72 <__aeabi_f2d+0x7a>
 8000f38:	230b      	movs	r3, #11
 8000f3a:	002a      	movs	r2, r5
 8000f3c:	1a1b      	subs	r3, r3, r0
 8000f3e:	40da      	lsrs	r2, r3
 8000f40:	0003      	movs	r3, r0
 8000f42:	3315      	adds	r3, #21
 8000f44:	409d      	lsls	r5, r3
 8000f46:	4b0e      	ldr	r3, [pc, #56]	@ (8000f80 <__aeabi_f2d+0x88>)
 8000f48:	0312      	lsls	r2, r2, #12
 8000f4a:	1a1b      	subs	r3, r3, r0
 8000f4c:	055b      	lsls	r3, r3, #21
 8000f4e:	0b12      	lsrs	r2, r2, #12
 8000f50:	0d5b      	lsrs	r3, r3, #21
 8000f52:	e7e1      	b.n	8000f18 <__aeabi_f2d+0x20>
 8000f54:	2d00      	cmp	r5, #0
 8000f56:	d009      	beq.n	8000f6c <__aeabi_f2d+0x74>
 8000f58:	0b13      	lsrs	r3, r2, #12
 8000f5a:	2280      	movs	r2, #128	@ 0x80
 8000f5c:	0312      	lsls	r2, r2, #12
 8000f5e:	431a      	orrs	r2, r3
 8000f60:	076d      	lsls	r5, r5, #29
 8000f62:	4b08      	ldr	r3, [pc, #32]	@ (8000f84 <__aeabi_f2d+0x8c>)
 8000f64:	e7d8      	b.n	8000f18 <__aeabi_f2d+0x20>
 8000f66:	2300      	movs	r3, #0
 8000f68:	2200      	movs	r2, #0
 8000f6a:	e7d5      	b.n	8000f18 <__aeabi_f2d+0x20>
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	4b05      	ldr	r3, [pc, #20]	@ (8000f84 <__aeabi_f2d+0x8c>)
 8000f70:	e7d2      	b.n	8000f18 <__aeabi_f2d+0x20>
 8000f72:	0003      	movs	r3, r0
 8000f74:	002a      	movs	r2, r5
 8000f76:	3b0b      	subs	r3, #11
 8000f78:	409a      	lsls	r2, r3
 8000f7a:	2500      	movs	r5, #0
 8000f7c:	e7e3      	b.n	8000f46 <__aeabi_f2d+0x4e>
 8000f7e:	46c0      	nop			@ (mov r8, r8)
 8000f80:	00000389 	.word	0x00000389
 8000f84:	000007ff 	.word	0x000007ff

08000f88 <__clzsi2>:
 8000f88:	211c      	movs	r1, #28
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	041b      	lsls	r3, r3, #16
 8000f8e:	4298      	cmp	r0, r3
 8000f90:	d301      	bcc.n	8000f96 <__clzsi2+0xe>
 8000f92:	0c00      	lsrs	r0, r0, #16
 8000f94:	3910      	subs	r1, #16
 8000f96:	0a1b      	lsrs	r3, r3, #8
 8000f98:	4298      	cmp	r0, r3
 8000f9a:	d301      	bcc.n	8000fa0 <__clzsi2+0x18>
 8000f9c:	0a00      	lsrs	r0, r0, #8
 8000f9e:	3908      	subs	r1, #8
 8000fa0:	091b      	lsrs	r3, r3, #4
 8000fa2:	4298      	cmp	r0, r3
 8000fa4:	d301      	bcc.n	8000faa <__clzsi2+0x22>
 8000fa6:	0900      	lsrs	r0, r0, #4
 8000fa8:	3904      	subs	r1, #4
 8000faa:	a202      	add	r2, pc, #8	@ (adr r2, 8000fb4 <__clzsi2+0x2c>)
 8000fac:	5c10      	ldrb	r0, [r2, r0]
 8000fae:	1840      	adds	r0, r0, r1
 8000fb0:	4770      	bx	lr
 8000fb2:	46c0      	nop			@ (mov r8, r8)
 8000fb4:	02020304 	.word	0x02020304
 8000fb8:	01010101 	.word	0x01010101
	...

08000fc4 <adc_reset>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int8_t adc_reset()
{
 8000fc4:	b590      	push	{r4, r7, lr}
 8000fc6:	b085      	sub	sp, #20
 8000fc8:	af00      	add	r7, sp, #0
	int8_t status = HAL_OK;
 8000fca:	240f      	movs	r4, #15
 8000fcc:	193b      	adds	r3, r7, r4
 8000fce:	2200      	movs	r2, #0
 8000fd0:	701a      	strb	r2, [r3, #0]
	status = HAL_ADC_Stop_DMA(&hadc1);
 8000fd2:	4b3d      	ldr	r3, [pc, #244]	@ (80010c8 <adc_reset+0x104>)
 8000fd4:	0018      	movs	r0, r3
 8000fd6:	f005 f9fb 	bl	80063d0 <HAL_ADC_Stop_DMA>
 8000fda:	0003      	movs	r3, r0
 8000fdc:	001a      	movs	r2, r3
 8000fde:	193b      	adds	r3, r7, r4
 8000fe0:	701a      	strb	r2, [r3, #0]
	status |= HAL_ADC_DeInit(&hadc1);
 8000fe2:	4b39      	ldr	r3, [pc, #228]	@ (80010c8 <adc_reset+0x104>)
 8000fe4:	0018      	movs	r0, r3
 8000fe6:	f005 f8c9 	bl	800617c <HAL_ADC_DeInit>
 8000fea:	0003      	movs	r3, r0
 8000fec:	b259      	sxtb	r1, r3
 8000fee:	193b      	adds	r3, r7, r4
 8000ff0:	193a      	adds	r2, r7, r4
 8000ff2:	7812      	ldrb	r2, [r2, #0]
 8000ff4:	430a      	orrs	r2, r1
 8000ff6:	701a      	strb	r2, [r3, #0]
	__HAL_RCC_ADC_FORCE_RESET();
 8000ff8:	4b34      	ldr	r3, [pc, #208]	@ (80010cc <adc_reset+0x108>)
 8000ffa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ffc:	4b33      	ldr	r3, [pc, #204]	@ (80010cc <adc_reset+0x108>)
 8000ffe:	2180      	movs	r1, #128	@ 0x80
 8001000:	0349      	lsls	r1, r1, #13
 8001002:	430a      	orrs	r2, r1
 8001004:	631a      	str	r2, [r3, #48]	@ 0x30
	HAL_Delay(10);
 8001006:	200a      	movs	r0, #10
 8001008:	f004 fd74 	bl	8005af4 <HAL_Delay>
	__HAL_RCC_ADC_RELEASE_RESET();
 800100c:	4b2f      	ldr	r3, [pc, #188]	@ (80010cc <adc_reset+0x108>)
 800100e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001010:	4b2e      	ldr	r3, [pc, #184]	@ (80010cc <adc_reset+0x108>)
 8001012:	492f      	ldr	r1, [pc, #188]	@ (80010d0 <adc_reset+0x10c>)
 8001014:	400a      	ands	r2, r1
 8001016:	631a      	str	r2, [r3, #48]	@ 0x30
	HAL_Delay(10);
 8001018:	200a      	movs	r0, #10
 800101a:	f004 fd6b 	bl	8005af4 <HAL_Delay>
	status |= HAL_ADC_Init(&hadc1);
 800101e:	4b2a      	ldr	r3, [pc, #168]	@ (80010c8 <adc_reset+0x104>)
 8001020:	0018      	movs	r0, r3
 8001022:	f004 ff05 	bl	8005e30 <HAL_ADC_Init>
 8001026:	0003      	movs	r3, r0
 8001028:	b259      	sxtb	r1, r3
 800102a:	193b      	adds	r3, r7, r4
 800102c:	193a      	adds	r2, r7, r4
 800102e:	7812      	ldrb	r2, [r2, #0]
 8001030:	430a      	orrs	r2, r1
 8001032:	701a      	strb	r2, [r3, #0]

	ADC_ChannelConfTypeDef sConfig = {0};
 8001034:	003b      	movs	r3, r7
 8001036:	0018      	movs	r0, r3
 8001038:	230c      	movs	r3, #12
 800103a:	001a      	movs	r2, r3
 800103c:	2100      	movs	r1, #0
 800103e:	f009 fe15 	bl	800ac6c <memset>

	sConfig.Channel = ADC_CHANNEL_0;
 8001042:	003b      	movs	r3, r7
 8001044:	2201      	movs	r2, #1
 8001046:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001048:	003b      	movs	r3, r7
 800104a:	2200      	movs	r2, #0
 800104c:	605a      	str	r2, [r3, #4]
	sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800104e:	003b      	movs	r3, r7
 8001050:	2200      	movs	r2, #0
 8001052:	609a      	str	r2, [r3, #8]
	status |= HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001054:	003a      	movs	r2, r7
 8001056:	4b1c      	ldr	r3, [pc, #112]	@ (80010c8 <adc_reset+0x104>)
 8001058:	0011      	movs	r1, r2
 800105a:	0018      	movs	r0, r3
 800105c:	f005 fa3a 	bl	80064d4 <HAL_ADC_ConfigChannel>
 8001060:	0003      	movs	r3, r0
 8001062:	b259      	sxtb	r1, r3
 8001064:	193b      	adds	r3, r7, r4
 8001066:	193a      	adds	r2, r7, r4
 8001068:	7812      	ldrb	r2, [r2, #0]
 800106a:	430a      	orrs	r2, r1
 800106c:	701a      	strb	r2, [r3, #0]

	sConfig.Channel = ADC_CHANNEL_1;
 800106e:	003b      	movs	r3, r7
 8001070:	4a18      	ldr	r2, [pc, #96]	@ (80010d4 <adc_reset+0x110>)
 8001072:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_2;
 8001074:	003b      	movs	r3, r7
 8001076:	2204      	movs	r2, #4
 8001078:	605a      	str	r2, [r3, #4]
	status |= HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800107a:	003a      	movs	r2, r7
 800107c:	4b12      	ldr	r3, [pc, #72]	@ (80010c8 <adc_reset+0x104>)
 800107e:	0011      	movs	r1, r2
 8001080:	0018      	movs	r0, r3
 8001082:	f005 fa27 	bl	80064d4 <HAL_ADC_ConfigChannel>
 8001086:	0003      	movs	r3, r0
 8001088:	b259      	sxtb	r1, r3
 800108a:	193b      	adds	r3, r7, r4
 800108c:	193a      	adds	r2, r7, r4
 800108e:	7812      	ldrb	r2, [r2, #0]
 8001090:	430a      	orrs	r2, r1
 8001092:	701a      	strb	r2, [r3, #0]

	sConfig.Channel = ADC_CHANNEL_2;
 8001094:	003b      	movs	r3, r7
 8001096:	4a10      	ldr	r2, [pc, #64]	@ (80010d8 <adc_reset+0x114>)
 8001098:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_3;
 800109a:	003b      	movs	r3, r7
 800109c:	2208      	movs	r2, #8
 800109e:	605a      	str	r2, [r3, #4]
	status |= HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 80010a0:	003a      	movs	r2, r7
 80010a2:	4b09      	ldr	r3, [pc, #36]	@ (80010c8 <adc_reset+0x104>)
 80010a4:	0011      	movs	r1, r2
 80010a6:	0018      	movs	r0, r3
 80010a8:	f005 fa14 	bl	80064d4 <HAL_ADC_ConfigChannel>
 80010ac:	0003      	movs	r3, r0
 80010ae:	b259      	sxtb	r1, r3
 80010b0:	193b      	adds	r3, r7, r4
 80010b2:	193a      	adds	r2, r7, r4
 80010b4:	7812      	ldrb	r2, [r2, #0]
 80010b6:	430a      	orrs	r2, r1
 80010b8:	701a      	strb	r2, [r3, #0]
	return status;
 80010ba:	193b      	adds	r3, r7, r4
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	b25b      	sxtb	r3, r3
}
 80010c0:	0018      	movs	r0, r3
 80010c2:	46bd      	mov	sp, r7
 80010c4:	b005      	add	sp, #20
 80010c6:	bd90      	pop	{r4, r7, pc}
 80010c8:	2000004c 	.word	0x2000004c
 80010cc:	40021000 	.word	0x40021000
 80010d0:	ffefffff 	.word	0xffefffff
 80010d4:	04000002 	.word	0x04000002
 80010d8:	08000004 	.word	0x08000004

080010dc <HAL_ADC_ErrorCallback>:

void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
	adc_err_int = 1U;
 80010e4:	4b03      	ldr	r3, [pc, #12]	@ (80010f4 <HAL_ADC_ErrorCallback+0x18>)
 80010e6:	2201      	movs	r2, #1
 80010e8:	701a      	strb	r2, [r3, #0]
}
 80010ea:	46c0      	nop			@ (mov r8, r8)
 80010ec:	46bd      	mov	sp, r7
 80010ee:	b002      	add	sp, #8
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	46c0      	nop			@ (mov r8, r8)
 80010f4:	20000366 	.word	0x20000366

080010f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f8:	b5b0      	push	{r4, r5, r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	int8_t modbus_status = HAL_OK;
 80010fe:	230f      	movs	r3, #15
 8001100:	18fb      	adds	r3, r7, r3
 8001102:	2200      	movs	r2, #0
 8001104:	701a      	strb	r2, [r3, #0]
	int8_t i2c_status = HAL_OK;
 8001106:	230c      	movs	r3, #12
 8001108:	18fb      	adds	r3, r7, r3
 800110a:	2200      	movs	r2, #0
 800110c:	701a      	strb	r2, [r3, #0]
	int8_t adc_status = HAL_OK;
 800110e:	230b      	movs	r3, #11
 8001110:	18fb      	adds	r3, r7, r3
 8001112:	2200      	movs	r2, #0
 8001114:	701a      	strb	r2, [r3, #0]
	uint8_t modbus_tx_len = 0;
 8001116:	003b      	movs	r3, r7
 8001118:	2200      	movs	r2, #0
 800111a:	701a      	strb	r2, [r3, #0]
	uint8_t prev_adc_shutdown = 0;
 800111c:	230e      	movs	r3, #14
 800111e:	18fb      	adds	r3, r7, r3
 8001120:	2200      	movs	r2, #0
 8001122:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001124:	f004 fc69 	bl	80059fa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001128:	f000 fb7a 	bl	8001820 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800112c:	f000 fd00 	bl	8001b30 <MX_GPIO_Init>
  MX_DMA_Init();
 8001130:	f000 fcd0 	bl	8001ad4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001134:	f000 fc7e 	bl	8001a34 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001138:	f000 fbb0 	bl	800189c <MX_ADC1_Init>
  MX_I2C1_Init();
 800113c:	f000 fc3a 	bl	80019b4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

    if(modbus_set_rx() != HAL_OK)
 8001140:	f001 f99c 	bl	800247c <modbus_set_rx>
 8001144:	1e03      	subs	r3, r0, #0
 8001146:	d001      	beq.n	800114c <main+0x54>
    {
    	Error_Handler();
 8001148:	f000 fd96 	bl	8001c78 <Error_Handler>
    }

	if(HAL_ADC_Start_DMA(&hadc1, (uint32_t*)(&holding_register_database[ADC_0]), 3) != HAL_OK)
 800114c:	49b1      	ldr	r1, [pc, #708]	@ (8001414 <main+0x31c>)
 800114e:	4bb2      	ldr	r3, [pc, #712]	@ (8001418 <main+0x320>)
 8001150:	2203      	movs	r2, #3
 8001152:	0018      	movs	r0, r3
 8001154:	f005 f8ae 	bl	80062b4 <HAL_ADC_Start_DMA>
 8001158:	1e03      	subs	r3, r0, #0
 800115a:	d001      	beq.n	8001160 <main+0x68>
	{
		Error_Handler();
 800115c:	f000 fd8c 	bl	8001c78 <Error_Handler>
	}

	adc_err_int = 0U;
 8001160:	4bae      	ldr	r3, [pc, #696]	@ (800141c <main+0x324>)
 8001162:	2200      	movs	r2, #0
 8001164:	701a      	strb	r2, [r3, #0]

	// Initialise the VL53L0X
	statInfo_t_VL53L0X* distanceStr = 0;
 8001166:	2300      	movs	r3, #0
 8001168:	607b      	str	r3, [r7, #4]
	i2c_status = vl53l0x_init(1);
 800116a:	250c      	movs	r5, #12
 800116c:	197c      	adds	r4, r7, r5
 800116e:	2001      	movs	r0, #1
 8001170:	f001 ffe6 	bl	8003140 <vl53l0x_init>
 8001174:	0003      	movs	r3, r0
 8001176:	7023      	strb	r3, [r4, #0]
	if(i2c_status != HAL_OK)
 8001178:	197b      	adds	r3, r7, r5
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	b25b      	sxtb	r3, r3
 800117e:	2b00      	cmp	r3, #0
 8001180:	d006      	beq.n	8001190 <main+0x98>
	{
		holding_register_database[VL53L0X_ERRORS] |= (1U << VL53L0X_INIT_ERROR);
 8001182:	4ba7      	ldr	r3, [pc, #668]	@ (8001420 <main+0x328>)
 8001184:	895b      	ldrh	r3, [r3, #10]
 8001186:	2201      	movs	r2, #1
 8001188:	4313      	orrs	r3, r2
 800118a:	b29a      	uxth	r2, r3
 800118c:	4ba4      	ldr	r3, [pc, #656]	@ (8001420 <main+0x328>)
 800118e:	815a      	strh	r2, [r3, #10]
	}

	// Configure the sensor for high accuracy and speed in 20 cm.
	i2c_status = vl53l0x_set_signal_rate_limit(200);
 8001190:	250c      	movs	r5, #12
 8001192:	197c      	adds	r4, r7, r5
 8001194:	4ba3      	ldr	r3, [pc, #652]	@ (8001424 <main+0x32c>)
 8001196:	1c18      	adds	r0, r3, #0
 8001198:	f003 f8b4 	bl	8004304 <vl53l0x_set_signal_rate_limit>
 800119c:	0003      	movs	r3, r0
 800119e:	7023      	strb	r3, [r4, #0]
	if(i2c_status != HAL_OK)
 80011a0:	197b      	adds	r3, r7, r5
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	b25b      	sxtb	r3, r3
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d006      	beq.n	80011b8 <main+0xc0>
	{
		holding_register_database[VL53L0X_ERRORS] |= (1U << VL53L0X_SIGNAL_RATE_LIMIT_ERROR);
 80011aa:	4b9d      	ldr	r3, [pc, #628]	@ (8001420 <main+0x328>)
 80011ac:	895b      	ldrh	r3, [r3, #10]
 80011ae:	2202      	movs	r2, #2
 80011b0:	4313      	orrs	r3, r2
 80011b2:	b29a      	uxth	r2, r3
 80011b4:	4b9a      	ldr	r3, [pc, #616]	@ (8001420 <main+0x328>)
 80011b6:	815a      	strh	r2, [r3, #10]
	}
	i2c_status |= vl53l0x_set_measurement_timing_budget(300 * 1000UL);
 80011b8:	4b9b      	ldr	r3, [pc, #620]	@ (8001428 <main+0x330>)
 80011ba:	0018      	movs	r0, r3
 80011bc:	f003 f8d0 	bl	8004360 <vl53l0x_set_measurement_timing_budget>
 80011c0:	0003      	movs	r3, r0
 80011c2:	0019      	movs	r1, r3
 80011c4:	200c      	movs	r0, #12
 80011c6:	183b      	adds	r3, r7, r0
 80011c8:	183a      	adds	r2, r7, r0
 80011ca:	7812      	ldrb	r2, [r2, #0]
 80011cc:	430a      	orrs	r2, r1
 80011ce:	701a      	strb	r2, [r3, #0]
	if(i2c_status != HAL_OK)
 80011d0:	183b      	adds	r3, r7, r0
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	b25b      	sxtb	r3, r3
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d006      	beq.n	80011e8 <main+0xf0>
	{
		holding_register_database[VL53L0X_ERRORS] |= (1U << VL53L0X_TIMING_BUDGET_ERROR);
 80011da:	4b91      	ldr	r3, [pc, #580]	@ (8001420 <main+0x328>)
 80011dc:	895b      	ldrh	r3, [r3, #10]
 80011de:	2204      	movs	r2, #4
 80011e0:	4313      	orrs	r3, r2
 80011e2:	b29a      	uxth	r2, r3
 80011e4:	4b8e      	ldr	r3, [pc, #568]	@ (8001420 <main+0x328>)
 80011e6:	815a      	strh	r2, [r3, #10]
	}
	i2c_status |= vl53l0x_set_vcsel_pulse_period(VcselPeriodPreRange, 18);
 80011e8:	2112      	movs	r1, #18
 80011ea:	2000      	movs	r0, #0
 80011ec:	f003 f9b0 	bl	8004550 <vl53l0x_set_vcsel_pulse_period>
 80011f0:	0003      	movs	r3, r0
 80011f2:	0019      	movs	r1, r3
 80011f4:	200c      	movs	r0, #12
 80011f6:	183b      	adds	r3, r7, r0
 80011f8:	183a      	adds	r2, r7, r0
 80011fa:	7812      	ldrb	r2, [r2, #0]
 80011fc:	430a      	orrs	r2, r1
 80011fe:	701a      	strb	r2, [r3, #0]
	if(i2c_status != HAL_OK)
 8001200:	183b      	adds	r3, r7, r0
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	b25b      	sxtb	r3, r3
 8001206:	2b00      	cmp	r3, #0
 8001208:	d006      	beq.n	8001218 <main+0x120>
	{
		holding_register_database[VL53L0X_ERRORS] |= (1U << VL53L0X_VCSEL_PULSE_ERROR);
 800120a:	4b85      	ldr	r3, [pc, #532]	@ (8001420 <main+0x328>)
 800120c:	895b      	ldrh	r3, [r3, #10]
 800120e:	2208      	movs	r2, #8
 8001210:	4313      	orrs	r3, r2
 8001212:	b29a      	uxth	r2, r3
 8001214:	4b82      	ldr	r3, [pc, #520]	@ (8001420 <main+0x328>)
 8001216:	815a      	strh	r2, [r3, #10]
	}
	i2c_status |= vl53l0x_set_vcsel_pulse_period(VcselPeriodFinalRange, 14);
 8001218:	210e      	movs	r1, #14
 800121a:	2001      	movs	r0, #1
 800121c:	f003 f998 	bl	8004550 <vl53l0x_set_vcsel_pulse_period>
 8001220:	0003      	movs	r3, r0
 8001222:	0019      	movs	r1, r3
 8001224:	200c      	movs	r0, #12
 8001226:	183b      	adds	r3, r7, r0
 8001228:	183a      	adds	r2, r7, r0
 800122a:	7812      	ldrb	r2, [r2, #0]
 800122c:	430a      	orrs	r2, r1
 800122e:	701a      	strb	r2, [r3, #0]
	if(i2c_status != HAL_OK)
 8001230:	183b      	adds	r3, r7, r0
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	b25b      	sxtb	r3, r3
 8001236:	2b00      	cmp	r3, #0
 8001238:	d006      	beq.n	8001248 <main+0x150>
	{
		holding_register_database[VL53L0X_ERRORS] |= (1U << VL53L0X_VCSEL_PULSE_ERROR);
 800123a:	4b79      	ldr	r3, [pc, #484]	@ (8001420 <main+0x328>)
 800123c:	895b      	ldrh	r3, [r3, #10]
 800123e:	2208      	movs	r2, #8
 8001240:	4313      	orrs	r3, r2
 8001242:	b29a      	uxth	r2, r3
 8001244:	4b76      	ldr	r3, [pc, #472]	@ (8001420 <main+0x328>)
 8001246:	815a      	strh	r2, [r3, #10]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	    // Update the GPIO_READ register
		GPIO_PinState oil_high = HAL_GPIO_ReadPin(Oil_High_GPIO_Port, Oil_High_Pin);
 8001248:	1cfc      	adds	r4, r7, #3
 800124a:	2380      	movs	r3, #128	@ 0x80
 800124c:	021a      	lsls	r2, r3, #8
 800124e:	23a0      	movs	r3, #160	@ 0xa0
 8001250:	05db      	lsls	r3, r3, #23
 8001252:	0011      	movs	r1, r2
 8001254:	0018      	movs	r0, r3
 8001256:	f006 fbbf 	bl	80079d8 <HAL_GPIO_ReadPin>
 800125a:	0003      	movs	r3, r0
 800125c:	7023      	strb	r3, [r4, #0]
		GPIO_PinState oil_low = HAL_GPIO_ReadPin(Oil_Low_GPIO_Port, Oil_Low_Pin);
 800125e:	1cbc      	adds	r4, r7, #2
 8001260:	4b72      	ldr	r3, [pc, #456]	@ (800142c <main+0x334>)
 8001262:	2101      	movs	r1, #1
 8001264:	0018      	movs	r0, r3
 8001266:	f006 fbb7 	bl	80079d8 <HAL_GPIO_ReadPin>
 800126a:	0003      	movs	r3, r0
 800126c:	7023      	strb	r3, [r4, #0]
		GPIO_PinState oil_estop = HAL_GPIO_ReadPin(Oil_E_Stop_GPIO_Port, Oil_E_Stop_Pin);
 800126e:	1c7c      	adds	r4, r7, #1
 8001270:	4b6e      	ldr	r3, [pc, #440]	@ (800142c <main+0x334>)
 8001272:	2102      	movs	r1, #2
 8001274:	0018      	movs	r0, r3
 8001276:	f006 fbaf 	bl	80079d8 <HAL_GPIO_ReadPin>
 800127a:	0003      	movs	r3, r0
 800127c:	7023      	strb	r3, [r4, #0]

		holding_register_database[GPIO_READ] = ((oil_high << OIL_HIGH) | (oil_low << OIL_LOW) | (oil_estop << OIL_ESTOP));
 800127e:	1cfb      	adds	r3, r7, #3
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	b21a      	sxth	r2, r3
 8001284:	1cbb      	adds	r3, r7, #2
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	b21b      	sxth	r3, r3
 800128c:	4313      	orrs	r3, r2
 800128e:	b21a      	sxth	r2, r3
 8001290:	1c7b      	adds	r3, r7, #1
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	b21b      	sxth	r3, r3
 8001298:	4313      	orrs	r3, r2
 800129a:	b21b      	sxth	r3, r3
 800129c:	b29a      	uxth	r2, r3
 800129e:	4b60      	ldr	r3, [pc, #384]	@ (8001420 <main+0x328>)
 80012a0:	839a      	strh	r2, [r3, #28]

		if(prev_gpio_write_register != holding_register_database[GPIO_WRITE])
 80012a2:	4b5f      	ldr	r3, [pc, #380]	@ (8001420 <main+0x328>)
 80012a4:	8bda      	ldrh	r2, [r3, #30]
 80012a6:	4b62      	ldr	r3, [pc, #392]	@ (8001430 <main+0x338>)
 80012a8:	881b      	ldrh	r3, [r3, #0]
 80012aa:	429a      	cmp	r2, r3
 80012ac:	d100      	bne.n	80012b0 <main+0x1b8>
 80012ae:	e0fd      	b.n	80014ac <main+0x3b4>
		{
			if((prev_gpio_write_register & MCU_DCV_A_MASK) != (holding_register_database[GPIO_WRITE] & MCU_DCV_A_MASK))
 80012b0:	4b5b      	ldr	r3, [pc, #364]	@ (8001420 <main+0x328>)
 80012b2:	8bda      	ldrh	r2, [r3, #30]
 80012b4:	4b5e      	ldr	r3, [pc, #376]	@ (8001430 <main+0x338>)
 80012b6:	881b      	ldrh	r3, [r3, #0]
 80012b8:	4053      	eors	r3, r2
 80012ba:	b29b      	uxth	r3, r3
 80012bc:	001a      	movs	r2, r3
 80012be:	2301      	movs	r3, #1
 80012c0:	4013      	ands	r3, r2
 80012c2:	d053      	beq.n	800136c <main+0x274>
			{
				// If A wants to be high
				if((holding_register_database[GPIO_WRITE] & MCU_DCV_A_MASK) != 0)
 80012c4:	4b56      	ldr	r3, [pc, #344]	@ (8001420 <main+0x328>)
 80012c6:	8bdb      	ldrh	r3, [r3, #30]
 80012c8:	001a      	movs	r2, r3
 80012ca:	2301      	movs	r3, #1
 80012cc:	4013      	ands	r3, r2
 80012ce:	d042      	beq.n	8001356 <main+0x25e>
				{
					// If B wants to be low
					if((holding_register_database[GPIO_WRITE] & MCU_DCV_B_MASK) == 0)
 80012d0:	4b53      	ldr	r3, [pc, #332]	@ (8001420 <main+0x328>)
 80012d2:	8bdb      	ldrh	r3, [r3, #30]
 80012d4:	001a      	movs	r2, r3
 80012d6:	2302      	movs	r3, #2
 80012d8:	4013      	ands	r3, r2
 80012da:	d126      	bne.n	800132a <main+0x232>
					{
						// If B is high but B wants to be low
						if((prev_gpio_write_register & MCU_DCV_B_MASK) != 0)
 80012dc:	4b54      	ldr	r3, [pc, #336]	@ (8001430 <main+0x338>)
 80012de:	881b      	ldrh	r3, [r3, #0]
 80012e0:	001a      	movs	r2, r3
 80012e2:	2302      	movs	r3, #2
 80012e4:	4013      	ands	r3, r2
 80012e6:	d041      	beq.n	800136c <main+0x274>
						{
							// Write B low first
							HAL_GPIO_WritePin(MCU_DCV_B_GPIO_Port, MCU_DCV_B_Pin,(holding_register_database[GPIO_WRITE] & MCU_DCV_B_MASK));
 80012e8:	4b4d      	ldr	r3, [pc, #308]	@ (8001420 <main+0x328>)
 80012ea:	8bdb      	ldrh	r3, [r3, #30]
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	2202      	movs	r2, #2
 80012f0:	4013      	ands	r3, r2
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	484f      	ldr	r0, [pc, #316]	@ (8001434 <main+0x33c>)
 80012f6:	001a      	movs	r2, r3
 80012f8:	2102      	movs	r1, #2
 80012fa:	f006 fb8a 	bl	8007a12 <HAL_GPIO_WritePin>
							HAL_Delay(100); // Wait a few seconds for safety
 80012fe:	2064      	movs	r0, #100	@ 0x64
 8001300:	f004 fbf8 	bl	8005af4 <HAL_Delay>
							HAL_GPIO_WritePin(MCU_DCV_A_GPIO_Port, MCU_DCV_A_Pin,(holding_register_database[GPIO_WRITE] & MCU_DCV_A_MASK));
 8001304:	4b46      	ldr	r3, [pc, #280]	@ (8001420 <main+0x328>)
 8001306:	8bdb      	ldrh	r3, [r3, #30]
 8001308:	b2db      	uxtb	r3, r3
 800130a:	2201      	movs	r2, #1
 800130c:	4013      	ands	r3, r2
 800130e:	b2db      	uxtb	r3, r3
 8001310:	4848      	ldr	r0, [pc, #288]	@ (8001434 <main+0x33c>)
 8001312:	001a      	movs	r2, r3
 8001314:	2101      	movs	r1, #1
 8001316:	f006 fb7c 	bl	8007a12 <HAL_GPIO_WritePin>
							// Clear B for the prev_gpio_write_register
							prev_gpio_write_register &= ~ MCU_DCV_B_MASK;
 800131a:	4b45      	ldr	r3, [pc, #276]	@ (8001430 <main+0x338>)
 800131c:	881b      	ldrh	r3, [r3, #0]
 800131e:	2202      	movs	r2, #2
 8001320:	4393      	bics	r3, r2
 8001322:	b29a      	uxth	r2, r3
 8001324:	4b42      	ldr	r3, [pc, #264]	@ (8001430 <main+0x338>)
 8001326:	801a      	strh	r2, [r3, #0]
 8001328:	e020      	b.n	800136c <main+0x274>
					}
					// If B wants to be high -> FORBIDDEN
					else
					{
						// If B is high
						if((prev_gpio_write_register & MCU_DCV_B_MASK) != 0)
 800132a:	4b41      	ldr	r3, [pc, #260]	@ (8001430 <main+0x338>)
 800132c:	881b      	ldrh	r3, [r3, #0]
 800132e:	001a      	movs	r2, r3
 8001330:	2302      	movs	r3, #2
 8001332:	4013      	ands	r3, r2
 8001334:	d007      	beq.n	8001346 <main+0x24e>
						{
							// Cancel the user request, clear the A bit
							holding_register_database[GPIO_WRITE] &= ~ MCU_DCV_A_MASK;
 8001336:	4b3a      	ldr	r3, [pc, #232]	@ (8001420 <main+0x328>)
 8001338:	8bdb      	ldrh	r3, [r3, #30]
 800133a:	2201      	movs	r2, #1
 800133c:	4393      	bics	r3, r2
 800133e:	b29a      	uxth	r2, r3
 8001340:	4b37      	ldr	r3, [pc, #220]	@ (8001420 <main+0x328>)
 8001342:	83da      	strh	r2, [r3, #30]
 8001344:	e012      	b.n	800136c <main+0x274>
						}
						// If A and B both want to be set high from a low state
						else
						{
							// Cancel the user request, clear the A and B bit
							holding_register_database[GPIO_WRITE] &= ~ (MCU_DCV_A_MASK | MCU_DCV_B_MASK);
 8001346:	4b36      	ldr	r3, [pc, #216]	@ (8001420 <main+0x328>)
 8001348:	8bdb      	ldrh	r3, [r3, #30]
 800134a:	2203      	movs	r2, #3
 800134c:	4393      	bics	r3, r2
 800134e:	b29a      	uxth	r2, r3
 8001350:	4b33      	ldr	r3, [pc, #204]	@ (8001420 <main+0x328>)
 8001352:	83da      	strh	r2, [r3, #30]
 8001354:	e00a      	b.n	800136c <main+0x274>
					}
				}
				// If A wants to be low
				else
				{
					HAL_GPIO_WritePin(MCU_DCV_A_GPIO_Port, MCU_DCV_A_Pin, (holding_register_database[GPIO_WRITE] & MCU_DCV_A_MASK));
 8001356:	4b32      	ldr	r3, [pc, #200]	@ (8001420 <main+0x328>)
 8001358:	8bdb      	ldrh	r3, [r3, #30]
 800135a:	b2db      	uxtb	r3, r3
 800135c:	2201      	movs	r2, #1
 800135e:	4013      	ands	r3, r2
 8001360:	b2db      	uxtb	r3, r3
 8001362:	4834      	ldr	r0, [pc, #208]	@ (8001434 <main+0x33c>)
 8001364:	001a      	movs	r2, r3
 8001366:	2101      	movs	r1, #1
 8001368:	f006 fb53 	bl	8007a12 <HAL_GPIO_WritePin>
				}
			}
			if((prev_gpio_write_register & MCU_DCV_B_MASK) != (holding_register_database[GPIO_WRITE] & MCU_DCV_B_MASK))
 800136c:	4b2c      	ldr	r3, [pc, #176]	@ (8001420 <main+0x328>)
 800136e:	8bda      	ldrh	r2, [r3, #30]
 8001370:	4b2f      	ldr	r3, [pc, #188]	@ (8001430 <main+0x338>)
 8001372:	881b      	ldrh	r3, [r3, #0]
 8001374:	4053      	eors	r3, r2
 8001376:	b29b      	uxth	r3, r3
 8001378:	001a      	movs	r2, r3
 800137a:	2302      	movs	r3, #2
 800137c:	4013      	ands	r3, r2
 800137e:	d100      	bne.n	8001382 <main+0x28a>
 8001380:	e065      	b.n	800144e <main+0x356>
			{
				// If B wants to be high
				if((holding_register_database[GPIO_WRITE] & MCU_DCV_B_MASK) != 0)
 8001382:	4b27      	ldr	r3, [pc, #156]	@ (8001420 <main+0x328>)
 8001384:	8bdb      	ldrh	r3, [r3, #30]
 8001386:	001a      	movs	r2, r3
 8001388:	2302      	movs	r3, #2
 800138a:	4013      	ands	r3, r2
 800138c:	d054      	beq.n	8001438 <main+0x340>
				{
					// If A wants to be low
					if((holding_register_database[GPIO_WRITE] & MCU_DCV_A_MASK) == 0)
 800138e:	4b24      	ldr	r3, [pc, #144]	@ (8001420 <main+0x328>)
 8001390:	8bdb      	ldrh	r3, [r3, #30]
 8001392:	001a      	movs	r2, r3
 8001394:	2301      	movs	r3, #1
 8001396:	4013      	ands	r3, r2
 8001398:	d126      	bne.n	80013e8 <main+0x2f0>
					{
						// If A is high but A wants to be low
						if((prev_gpio_write_register & MCU_DCV_A_MASK) != 0)
 800139a:	4b25      	ldr	r3, [pc, #148]	@ (8001430 <main+0x338>)
 800139c:	881b      	ldrh	r3, [r3, #0]
 800139e:	001a      	movs	r2, r3
 80013a0:	2301      	movs	r3, #1
 80013a2:	4013      	ands	r3, r2
 80013a4:	d053      	beq.n	800144e <main+0x356>
						{
							// Write A low first
							HAL_GPIO_WritePin(MCU_DCV_A_GPIO_Port, MCU_DCV_A_Pin,(holding_register_database[GPIO_WRITE] & MCU_DCV_A_MASK));
 80013a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001420 <main+0x328>)
 80013a8:	8bdb      	ldrh	r3, [r3, #30]
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	2201      	movs	r2, #1
 80013ae:	4013      	ands	r3, r2
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	4820      	ldr	r0, [pc, #128]	@ (8001434 <main+0x33c>)
 80013b4:	001a      	movs	r2, r3
 80013b6:	2101      	movs	r1, #1
 80013b8:	f006 fb2b 	bl	8007a12 <HAL_GPIO_WritePin>
							HAL_Delay(100); // Wait a few seconds for safety
 80013bc:	2064      	movs	r0, #100	@ 0x64
 80013be:	f004 fb99 	bl	8005af4 <HAL_Delay>
							HAL_GPIO_WritePin(MCU_DCV_B_GPIO_Port, MCU_DCV_B_Pin,(holding_register_database[GPIO_WRITE] & MCU_DCV_B_MASK));
 80013c2:	4b17      	ldr	r3, [pc, #92]	@ (8001420 <main+0x328>)
 80013c4:	8bdb      	ldrh	r3, [r3, #30]
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	2202      	movs	r2, #2
 80013ca:	4013      	ands	r3, r2
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	4819      	ldr	r0, [pc, #100]	@ (8001434 <main+0x33c>)
 80013d0:	001a      	movs	r2, r3
 80013d2:	2102      	movs	r1, #2
 80013d4:	f006 fb1d 	bl	8007a12 <HAL_GPIO_WritePin>
							// Clear A for the prev_gpio_write_register
							prev_gpio_write_register &= ~ MCU_DCV_A_MASK;
 80013d8:	4b15      	ldr	r3, [pc, #84]	@ (8001430 <main+0x338>)
 80013da:	881b      	ldrh	r3, [r3, #0]
 80013dc:	2201      	movs	r2, #1
 80013de:	4393      	bics	r3, r2
 80013e0:	b29a      	uxth	r2, r3
 80013e2:	4b13      	ldr	r3, [pc, #76]	@ (8001430 <main+0x338>)
 80013e4:	801a      	strh	r2, [r3, #0]
 80013e6:	e032      	b.n	800144e <main+0x356>
					}
					// If A wants to be high -> FORBIDDEN
					else
					{
						// If A is high
						if((prev_gpio_write_register & MCU_DCV_A_MASK) != 0)
 80013e8:	4b11      	ldr	r3, [pc, #68]	@ (8001430 <main+0x338>)
 80013ea:	881b      	ldrh	r3, [r3, #0]
 80013ec:	001a      	movs	r2, r3
 80013ee:	2301      	movs	r3, #1
 80013f0:	4013      	ands	r3, r2
 80013f2:	d007      	beq.n	8001404 <main+0x30c>
						{
							// Cancel the user request, clear the B bit
							holding_register_database[GPIO_WRITE] &= ~ MCU_DCV_B_MASK;
 80013f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001420 <main+0x328>)
 80013f6:	8bdb      	ldrh	r3, [r3, #30]
 80013f8:	2202      	movs	r2, #2
 80013fa:	4393      	bics	r3, r2
 80013fc:	b29a      	uxth	r2, r3
 80013fe:	4b08      	ldr	r3, [pc, #32]	@ (8001420 <main+0x328>)
 8001400:	83da      	strh	r2, [r3, #30]
 8001402:	e024      	b.n	800144e <main+0x356>
						}
						// If A and B both want to be set high from a low state
						else
						{
							// Cancel the user request, clear the A and B bit
							holding_register_database[GPIO_WRITE] &= ~ (MCU_DCV_A_MASK | MCU_DCV_B_MASK);
 8001404:	4b06      	ldr	r3, [pc, #24]	@ (8001420 <main+0x328>)
 8001406:	8bdb      	ldrh	r3, [r3, #30]
 8001408:	2203      	movs	r2, #3
 800140a:	4393      	bics	r3, r2
 800140c:	b29a      	uxth	r2, r3
 800140e:	4b04      	ldr	r3, [pc, #16]	@ (8001420 <main+0x328>)
 8001410:	83da      	strh	r2, [r3, #30]
 8001412:	e01c      	b.n	800144e <main+0x356>
 8001414:	20000014 	.word	0x20000014
 8001418:	2000004c 	.word	0x2000004c
 800141c:	20000366 	.word	0x20000366
 8001420:	20000000 	.word	0x20000000
 8001424:	43480000 	.word	0x43480000
 8001428:	000493e0 	.word	0x000493e0
 800142c:	50000c00 	.word	0x50000c00
 8001430:	20000364 	.word	0x20000364
 8001434:	50000400 	.word	0x50000400
					}
				}
				// If B wants to be low
				else
				{
					HAL_GPIO_WritePin(MCU_DCV_B_GPIO_Port, MCU_DCV_B_Pin, (holding_register_database[GPIO_WRITE] & MCU_DCV_B_MASK));
 8001438:	4bcb      	ldr	r3, [pc, #812]	@ (8001768 <main+0x670>)
 800143a:	8bdb      	ldrh	r3, [r3, #30]
 800143c:	b2db      	uxtb	r3, r3
 800143e:	2202      	movs	r2, #2
 8001440:	4013      	ands	r3, r2
 8001442:	b2db      	uxtb	r3, r3
 8001444:	48c9      	ldr	r0, [pc, #804]	@ (800176c <main+0x674>)
 8001446:	001a      	movs	r2, r3
 8001448:	2102      	movs	r1, #2
 800144a:	f006 fae2 	bl	8007a12 <HAL_GPIO_WritePin>
				}
			}
			if((prev_gpio_write_register & HPU_GATE_MASK) != (holding_register_database[GPIO_WRITE] & HPU_GATE_MASK))
 800144e:	4bc6      	ldr	r3, [pc, #792]	@ (8001768 <main+0x670>)
 8001450:	8bda      	ldrh	r2, [r3, #30]
 8001452:	4bc7      	ldr	r3, [pc, #796]	@ (8001770 <main+0x678>)
 8001454:	881b      	ldrh	r3, [r3, #0]
 8001456:	4053      	eors	r3, r2
 8001458:	b29b      	uxth	r3, r3
 800145a:	001a      	movs	r2, r3
 800145c:	2304      	movs	r3, #4
 800145e:	4013      	ands	r3, r2
 8001460:	d00b      	beq.n	800147a <main+0x382>
			{
				HAL_GPIO_WritePin(HPU_Gate_GPIO_Port, HPU_Gate_Pin, (holding_register_database[GPIO_WRITE] & HPU_GATE_MASK));
 8001462:	4bc1      	ldr	r3, [pc, #772]	@ (8001768 <main+0x670>)
 8001464:	8bdb      	ldrh	r3, [r3, #30]
 8001466:	b2db      	uxtb	r3, r3
 8001468:	2204      	movs	r2, #4
 800146a:	4013      	ands	r3, r2
 800146c:	b2da      	uxtb	r2, r3
 800146e:	2380      	movs	r3, #128	@ 0x80
 8001470:	015b      	lsls	r3, r3, #5
 8001472:	48be      	ldr	r0, [pc, #760]	@ (800176c <main+0x674>)
 8001474:	0019      	movs	r1, r3
 8001476:	f006 facc 	bl	8007a12 <HAL_GPIO_WritePin>
			}
			if((prev_gpio_write_register & WATER_SOLINOID_MASK) != (holding_register_database[GPIO_WRITE] & WATER_SOLINOID_MASK))
 800147a:	4bbb      	ldr	r3, [pc, #748]	@ (8001768 <main+0x670>)
 800147c:	8bda      	ldrh	r2, [r3, #30]
 800147e:	4bbc      	ldr	r3, [pc, #752]	@ (8001770 <main+0x678>)
 8001480:	881b      	ldrh	r3, [r3, #0]
 8001482:	4053      	eors	r3, r2
 8001484:	b29b      	uxth	r3, r3
 8001486:	001a      	movs	r2, r3
 8001488:	2308      	movs	r3, #8
 800148a:	4013      	ands	r3, r2
 800148c:	d00a      	beq.n	80014a4 <main+0x3ac>
			{
				HAL_GPIO_WritePin(Water_Solinoid_GPIO_Port, Water_Solinoid_Pin, (holding_register_database[GPIO_WRITE] & WATER_SOLINOID_MASK));
 800148e:	4bb6      	ldr	r3, [pc, #728]	@ (8001768 <main+0x670>)
 8001490:	8bdb      	ldrh	r3, [r3, #30]
 8001492:	b2db      	uxtb	r3, r3
 8001494:	2208      	movs	r2, #8
 8001496:	4013      	ands	r3, r2
 8001498:	b2db      	uxtb	r3, r3
 800149a:	48b6      	ldr	r0, [pc, #728]	@ (8001774 <main+0x67c>)
 800149c:	001a      	movs	r2, r3
 800149e:	2104      	movs	r1, #4
 80014a0:	f006 fab7 	bl	8007a12 <HAL_GPIO_WritePin>
			}
			prev_gpio_write_register = holding_register_database[GPIO_WRITE];
 80014a4:	4bb0      	ldr	r3, [pc, #704]	@ (8001768 <main+0x670>)
 80014a6:	8bda      	ldrh	r2, [r3, #30]
 80014a8:	4bb1      	ldr	r3, [pc, #708]	@ (8001770 <main+0x678>)
 80014aa:	801a      	strh	r2, [r3, #0]
		}

		// Handle Modbus Communication
		if(modbus_rx())
 80014ac:	f000 fc6c 	bl	8001d88 <modbus_rx>
 80014b0:	1e03      	subs	r3, r0, #0
 80014b2:	d100      	bne.n	80014b6 <main+0x3be>
 80014b4:	e07f      	b.n	80015b6 <main+0x4be>
		{
			if(get_rx_buffer(0) == holding_register_database[MODBUS_ID]) // Check Slave ID
 80014b6:	2000      	movs	r0, #0
 80014b8:	f001 f8f8 	bl	80026ac <get_rx_buffer>
 80014bc:	0003      	movs	r3, r0
 80014be:	001a      	movs	r2, r3
 80014c0:	4ba9      	ldr	r3, [pc, #676]	@ (8001768 <main+0x670>)
 80014c2:	881b      	ldrh	r3, [r3, #0]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d137      	bne.n	8001538 <main+0x440>
			{
				switch(get_rx_buffer(1))
 80014c8:	2001      	movs	r0, #1
 80014ca:	f001 f8ef 	bl	80026ac <get_rx_buffer>
 80014ce:	0003      	movs	r3, r0
 80014d0:	2b03      	cmp	r3, #3
 80014d2:	d002      	beq.n	80014da <main+0x3e2>
 80014d4:	2b10      	cmp	r3, #16
 80014d6:	d009      	beq.n	80014ec <main+0x3f4>
 80014d8:	e011      	b.n	80014fe <main+0x406>
				{
					case 0x03:
					{
						// Return holding registers
						modbus_status = return_holding_registers(&modbus_tx_len);
 80014da:	230f      	movs	r3, #15
 80014dc:	18fc      	adds	r4, r7, r3
 80014de:	003b      	movs	r3, r7
 80014e0:	0018      	movs	r0, r3
 80014e2:	f000 fc63 	bl	8001dac <return_holding_registers>
 80014e6:	0003      	movs	r3, r0
 80014e8:	7023      	strb	r3, [r4, #0]
						break;
 80014ea:	e010      	b.n	800150e <main+0x416>
					}
					case 0x10:
					{
						// Write holding registers
						modbus_status = edit_multiple_registers(&modbus_tx_len);
 80014ec:	230f      	movs	r3, #15
 80014ee:	18fc      	adds	r4, r7, r3
 80014f0:	003b      	movs	r3, r7
 80014f2:	0018      	movs	r0, r3
 80014f4:	f000 fd06 	bl	8001f04 <edit_multiple_registers>
 80014f8:	0003      	movs	r3, r0
 80014fa:	7023      	strb	r3, [r4, #0]
						break;
 80014fc:	e007      	b.n	800150e <main+0x416>
					}
					default:
					{
						modbus_status = modbus_exception(MB_ILLEGAL_FUNCTION);
 80014fe:	230f      	movs	r3, #15
 8001500:	18fc      	adds	r4, r7, r3
 8001502:	2004      	movs	r0, #4
 8001504:	f000 fe00 	bl	8002108 <modbus_exception>
 8001508:	0003      	movs	r3, r0
 800150a:	7023      	strb	r3, [r4, #0]
						break;
 800150c:	46c0      	nop			@ (mov r8, r8)
					}
				}
				if(modbus_status != 0)
 800150e:	210f      	movs	r1, #15
 8001510:	187b      	adds	r3, r7, r1
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	b25b      	sxtb	r3, r3
 8001516:	2b00      	cmp	r3, #0
 8001518:	d04d      	beq.n	80015b6 <main+0x4be>
				{
					holding_register_database[MB_ERRORS] |= 1U << ((modbus_status) + (MB_FATAL_ERROR - RANGE_ERROR));
 800151a:	4b93      	ldr	r3, [pc, #588]	@ (8001768 <main+0x670>)
 800151c:	891a      	ldrh	r2, [r3, #8]
 800151e:	187b      	adds	r3, r7, r1
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	b25b      	sxtb	r3, r3
 8001524:	3307      	adds	r3, #7
 8001526:	2101      	movs	r1, #1
 8001528:	4099      	lsls	r1, r3
 800152a:	000b      	movs	r3, r1
 800152c:	b29b      	uxth	r3, r3
 800152e:	4313      	orrs	r3, r2
 8001530:	b29a      	uxth	r2, r3
 8001532:	4b8d      	ldr	r3, [pc, #564]	@ (8001768 <main+0x670>)
 8001534:	811a      	strh	r2, [r3, #8]
 8001536:	e03e      	b.n	80015b6 <main+0x4be>
				}
			}
			// Special case where you retrieve the modbus ID
			else if((get_rx_buffer(0) == 0xFF) && // modbus_id = 0xFF = 255
 8001538:	2000      	movs	r0, #0
 800153a:	f001 f8b7 	bl	80026ac <get_rx_buffer>
 800153e:	0003      	movs	r3, r0
 8001540:	2bff      	cmp	r3, #255	@ 0xff
 8001542:	d138      	bne.n	80015b6 <main+0x4be>
			(get_rx_buffer(1) == 0x03) && // Function code = read_holding_registers
 8001544:	2001      	movs	r0, #1
 8001546:	f001 f8b1 	bl	80026ac <get_rx_buffer>
 800154a:	0003      	movs	r3, r0
			else if((get_rx_buffer(0) == 0xFF) && // modbus_id = 0xFF = 255
 800154c:	2b03      	cmp	r3, #3
 800154e:	d132      	bne.n	80015b6 <main+0x4be>
			(((get_rx_buffer(2) << 8) | get_rx_buffer(3)) == 0x00) && // Address to read = 0
 8001550:	2002      	movs	r0, #2
 8001552:	f001 f8ab 	bl	80026ac <get_rx_buffer>
 8001556:	0003      	movs	r3, r0
 8001558:	021c      	lsls	r4, r3, #8
 800155a:	2003      	movs	r0, #3
 800155c:	f001 f8a6 	bl	80026ac <get_rx_buffer>
 8001560:	0003      	movs	r3, r0
 8001562:	4323      	orrs	r3, r4
			(get_rx_buffer(1) == 0x03) && // Function code = read_holding_registers
 8001564:	d127      	bne.n	80015b6 <main+0x4be>
			(((get_rx_buffer(4) << 8) | get_rx_buffer(5)) == 1)) // # of registers to read = 1
 8001566:	2004      	movs	r0, #4
 8001568:	f001 f8a0 	bl	80026ac <get_rx_buffer>
 800156c:	0003      	movs	r3, r0
 800156e:	021c      	lsls	r4, r3, #8
 8001570:	2005      	movs	r0, #5
 8001572:	f001 f89b 	bl	80026ac <get_rx_buffer>
 8001576:	0003      	movs	r3, r0
 8001578:	4323      	orrs	r3, r4
			(((get_rx_buffer(2) << 8) | get_rx_buffer(3)) == 0x00) && // Address to read = 0
 800157a:	2b01      	cmp	r3, #1
 800157c:	d11b      	bne.n	80015b6 <main+0x4be>
			{
				modbus_status = return_holding_registers(&modbus_tx_len);
 800157e:	250f      	movs	r5, #15
 8001580:	197c      	adds	r4, r7, r5
 8001582:	003b      	movs	r3, r7
 8001584:	0018      	movs	r0, r3
 8001586:	f000 fc11 	bl	8001dac <return_holding_registers>
 800158a:	0003      	movs	r3, r0
 800158c:	7023      	strb	r3, [r4, #0]
				if(modbus_status != 0)
 800158e:	0029      	movs	r1, r5
 8001590:	187b      	adds	r3, r7, r1
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	b25b      	sxtb	r3, r3
 8001596:	2b00      	cmp	r3, #0
 8001598:	d00d      	beq.n	80015b6 <main+0x4be>
				{
					holding_register_database[MB_ERRORS] |= 1U << ((modbus_status) + (MB_FATAL_ERROR - RANGE_ERROR));
 800159a:	4b73      	ldr	r3, [pc, #460]	@ (8001768 <main+0x670>)
 800159c:	891a      	ldrh	r2, [r3, #8]
 800159e:	187b      	adds	r3, r7, r1
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	b25b      	sxtb	r3, r3
 80015a4:	3307      	adds	r3, #7
 80015a6:	2101      	movs	r1, #1
 80015a8:	4099      	lsls	r1, r3
 80015aa:	000b      	movs	r3, r1
 80015ac:	b29b      	uxth	r3, r3
 80015ae:	4313      	orrs	r3, r2
 80015b0:	b29a      	uxth	r2, r3
 80015b2:	4b6d      	ldr	r3, [pc, #436]	@ (8001768 <main+0x670>)
 80015b4:	811a      	strh	r2, [r3, #8]
				}
			}
		}
		modbus_status = monitor_modbus();
 80015b6:	250f      	movs	r5, #15
 80015b8:	197c      	adds	r4, r7, r5
 80015ba:	f000 ff83 	bl	80024c4 <monitor_modbus>
 80015be:	0003      	movs	r3, r0
 80015c0:	7023      	strb	r3, [r4, #0]
		if(modbus_status != HAL_OK && modbus_status != HAL_BUSY)
 80015c2:	197b      	adds	r3, r7, r5
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	b25b      	sxtb	r3, r3
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d100      	bne.n	80015ce <main+0x4d6>
 80015cc:	e07f      	b.n	80016ce <main+0x5d6>
 80015ce:	197b      	adds	r3, r7, r5
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	b25b      	sxtb	r3, r3
 80015d4:	2b02      	cmp	r3, #2
 80015d6:	d100      	bne.n	80015da <main+0x4e2>
 80015d8:	e079      	b.n	80016ce <main+0x5d6>
		{
			switch(modbus_status)
 80015da:	197b      	adds	r3, r7, r5
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	b25b      	sxtb	r3, r3
 80015e0:	2b15      	cmp	r3, #21
 80015e2:	d05a      	beq.n	800169a <main+0x5a2>
 80015e4:	dd00      	ble.n	80015e8 <main+0x4f0>
 80015e6:	e079      	b.n	80016dc <main+0x5e4>
 80015e8:	2b14      	cmp	r3, #20
 80015ea:	d03b      	beq.n	8001664 <main+0x56c>
 80015ec:	dd00      	ble.n	80015f0 <main+0x4f8>
 80015ee:	e075      	b.n	80016dc <main+0x5e4>
 80015f0:	2b12      	cmp	r3, #18
 80015f2:	d000      	beq.n	80015f6 <main+0x4fe>
 80015f4:	e06d      	b.n	80016d2 <main+0x5da>
			{
				case MB_TX_TIMEOUT:
				{
					for(uint8_t i = 0; i < holding_register_database[MB_TRANSMIT_RETRIES]; i++)
 80015f6:	230d      	movs	r3, #13
 80015f8:	18fb      	adds	r3, r7, r3
 80015fa:	2200      	movs	r2, #0
 80015fc:	701a      	strb	r2, [r3, #0]
 80015fe:	e028      	b.n	8001652 <main+0x55a>
					{
						modbus_status = modbus_send(modbus_tx_len);
 8001600:	003b      	movs	r3, r7
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	220f      	movs	r2, #15
 8001606:	18bc      	adds	r4, r7, r2
 8001608:	0018      	movs	r0, r3
 800160a:	f000 fe61 	bl	80022d0 <modbus_send>
 800160e:	0003      	movs	r3, r0
 8001610:	7023      	strb	r3, [r4, #0]
						while(monitor_modbus() == HAL_BUSY);
 8001612:	46c0      	nop			@ (mov r8, r8)
 8001614:	f000 ff56 	bl	80024c4 <monitor_modbus>
 8001618:	0003      	movs	r3, r0
 800161a:	2b02      	cmp	r3, #2
 800161c:	d0fa      	beq.n	8001614 <main+0x51c>
						if(modbus_status != HAL_OK)
 800161e:	210f      	movs	r1, #15
 8001620:	187b      	adds	r3, r7, r1
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	b25b      	sxtb	r3, r3
 8001626:	2b00      	cmp	r3, #0
 8001628:	d00d      	beq.n	8001646 <main+0x54e>
						{
							holding_register_database[MB_ERRORS] |= 1U << ((modbus_status) + (MB_FATAL_ERROR - RANGE_ERROR));
 800162a:	4b4f      	ldr	r3, [pc, #316]	@ (8001768 <main+0x670>)
 800162c:	891a      	ldrh	r2, [r3, #8]
 800162e:	187b      	adds	r3, r7, r1
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	b25b      	sxtb	r3, r3
 8001634:	3307      	adds	r3, #7
 8001636:	2101      	movs	r1, #1
 8001638:	4099      	lsls	r1, r3
 800163a:	000b      	movs	r3, r1
 800163c:	b29b      	uxth	r3, r3
 800163e:	4313      	orrs	r3, r2
 8001640:	b29a      	uxth	r2, r3
 8001642:	4b49      	ldr	r3, [pc, #292]	@ (8001768 <main+0x670>)
 8001644:	811a      	strh	r2, [r3, #8]
					for(uint8_t i = 0; i < holding_register_database[MB_TRANSMIT_RETRIES]; i++)
 8001646:	210d      	movs	r1, #13
 8001648:	187b      	adds	r3, r7, r1
 800164a:	781a      	ldrb	r2, [r3, #0]
 800164c:	187b      	adds	r3, r7, r1
 800164e:	3201      	adds	r2, #1
 8001650:	701a      	strb	r2, [r3, #0]
 8001652:	230d      	movs	r3, #13
 8001654:	18fb      	adds	r3, r7, r3
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	b29a      	uxth	r2, r3
 800165a:	4b43      	ldr	r3, [pc, #268]	@ (8001768 <main+0x670>)
 800165c:	88db      	ldrh	r3, [r3, #6]
 800165e:	429a      	cmp	r2, r3
 8001660:	d3ce      	bcc.n	8001600 <main+0x508>
						}
					}
				  break;
 8001662:	e03b      	b.n	80016dc <main+0x5e4>
					// Error only relates to Modbus Master Nodes
					break;
				}
				case MB_UART_ERROR:
				{
					if(modbus_status != 0)
 8001664:	210f      	movs	r1, #15
 8001666:	187b      	adds	r3, r7, r1
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	b25b      	sxtb	r3, r3
 800166c:	2b00      	cmp	r3, #0
 800166e:	d032      	beq.n	80016d6 <main+0x5de>
					{
						holding_register_database[MB_ERRORS] |= 1U << ((modbus_status) + (MB_FATAL_ERROR - RANGE_ERROR));
 8001670:	4b3d      	ldr	r3, [pc, #244]	@ (8001768 <main+0x670>)
 8001672:	891a      	ldrh	r2, [r3, #8]
 8001674:	187b      	adds	r3, r7, r1
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	b25b      	sxtb	r3, r3
 800167a:	3307      	adds	r3, #7
 800167c:	2101      	movs	r1, #1
 800167e:	4099      	lsls	r1, r3
 8001680:	000b      	movs	r3, r1
 8001682:	b29b      	uxth	r3, r3
 8001684:	4313      	orrs	r3, r2
 8001686:	b29a      	uxth	r2, r3
 8001688:	4b37      	ldr	r3, [pc, #220]	@ (8001768 <main+0x670>)
 800168a:	811a      	strh	r2, [r3, #8]
					}
					break;
 800168c:	e023      	b.n	80016d6 <main+0x5de>
				}
				case MB_FATAL_ERROR:
				{
					while(modbus_status != HAL_OK)
					{
						modbus_status = modbus_reset();
 800168e:	230f      	movs	r3, #15
 8001690:	18fc      	adds	r4, r7, r3
 8001692:	f000 fe73 	bl	800237c <modbus_reset>
 8001696:	0003      	movs	r3, r0
 8001698:	7023      	strb	r3, [r4, #0]
					while(modbus_status != HAL_OK)
 800169a:	210f      	movs	r1, #15
 800169c:	187b      	adds	r3, r7, r1
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	b25b      	sxtb	r3, r3
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d1f3      	bne.n	800168e <main+0x596>
					}
					if(modbus_status != 0)
 80016a6:	187b      	adds	r3, r7, r1
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	b25b      	sxtb	r3, r3
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d014      	beq.n	80016da <main+0x5e2>
					{
						holding_register_database[MB_ERRORS] |= 1U << ((modbus_status) + (MB_FATAL_ERROR - RANGE_ERROR));
 80016b0:	4b2d      	ldr	r3, [pc, #180]	@ (8001768 <main+0x670>)
 80016b2:	891a      	ldrh	r2, [r3, #8]
 80016b4:	187b      	adds	r3, r7, r1
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	b25b      	sxtb	r3, r3
 80016ba:	3307      	adds	r3, #7
 80016bc:	2101      	movs	r1, #1
 80016be:	4099      	lsls	r1, r3
 80016c0:	000b      	movs	r3, r1
 80016c2:	b29b      	uxth	r3, r3
 80016c4:	4313      	orrs	r3, r2
 80016c6:	b29a      	uxth	r2, r3
 80016c8:	4b27      	ldr	r3, [pc, #156]	@ (8001768 <main+0x670>)
 80016ca:	811a      	strh	r2, [r3, #8]
					}
					break;
 80016cc:	e005      	b.n	80016da <main+0x5e2>
				}
				default:
 80016ce:	46c0      	nop			@ (mov r8, r8)
 80016d0:	e004      	b.n	80016dc <main+0x5e4>
					break;
 80016d2:	46c0      	nop			@ (mov r8, r8)
 80016d4:	e002      	b.n	80016dc <main+0x5e4>
					break;
 80016d6:	46c0      	nop			@ (mov r8, r8)
 80016d8:	e000      	b.n	80016dc <main+0x5e4>
					break;
 80016da:	46c0      	nop			@ (mov r8, r8)
				}
			}
		}

		// Handle I2C Communication
		if(!holding_register_database[I2C_SHUTDOWN])
 80016dc:	4b22      	ldr	r3, [pc, #136]	@ (8001768 <main+0x670>)
 80016de:	89db      	ldrh	r3, [r3, #14]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d115      	bne.n	8001710 <main+0x618>
		{
			// statInfo_t_VL53L0X distanceStr is the statistics read from the sensor.
			i2c_status = vl53l0x_read_range_single(distanceStr, &holding_register_database[LASER_DISTANCE]);
 80016e4:	250c      	movs	r5, #12
 80016e6:	197c      	adds	r4, r7, r5
 80016e8:	4a23      	ldr	r2, [pc, #140]	@ (8001778 <main+0x680>)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	0011      	movs	r1, r2
 80016ee:	0018      	movs	r0, r3
 80016f0:	f003 fbd6 	bl	8004ea0 <vl53l0x_read_range_single>
 80016f4:	0003      	movs	r3, r0
 80016f6:	7023      	strb	r3, [r4, #0]
			if(i2c_status != HAL_OK)
 80016f8:	197b      	adds	r3, r7, r5
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	b25b      	sxtb	r3, r3
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d006      	beq.n	8001710 <main+0x618>
			{
				holding_register_database[VL53L0X_ERRORS] |= (1U << VL53L0X_AQUISITION_ERROR);
 8001702:	4b19      	ldr	r3, [pc, #100]	@ (8001768 <main+0x670>)
 8001704:	895b      	ldrh	r3, [r3, #10]
 8001706:	2210      	movs	r2, #16
 8001708:	4313      	orrs	r3, r2
 800170a:	b29a      	uxth	r2, r3
 800170c:	4b16      	ldr	r3, [pc, #88]	@ (8001768 <main+0x670>)
 800170e:	815a      	strh	r2, [r3, #10]
			}
		}

		// Handle ADC Errors
		if(adc_err_int != 0U)
 8001710:	4b1a      	ldr	r3, [pc, #104]	@ (800177c <main+0x684>)
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	b2db      	uxtb	r3, r3
 8001716:	2b00      	cmp	r3, #0
 8001718:	d03a      	beq.n	8001790 <main+0x698>
		{
			adc_err_int = 0U;
 800171a:	4b18      	ldr	r3, [pc, #96]	@ (800177c <main+0x684>)
 800171c:	2200      	movs	r2, #0
 800171e:	701a      	strb	r2, [r3, #0]
			holding_register_database[ADC_ERRORS] |= hadc1.ErrorCode;
 8001720:	4b17      	ldr	r3, [pc, #92]	@ (8001780 <main+0x688>)
 8001722:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8001724:	4b10      	ldr	r3, [pc, #64]	@ (8001768 <main+0x670>)
 8001726:	8a1a      	ldrh	r2, [r3, #16]
 8001728:	b28b      	uxth	r3, r1
 800172a:	4313      	orrs	r3, r2
 800172c:	b29a      	uxth	r2, r3
 800172e:	4b0e      	ldr	r3, [pc, #56]	@ (8001768 <main+0x670>)
 8001730:	821a      	strh	r2, [r3, #16]
			adc_status = adc_reset();
 8001732:	250b      	movs	r5, #11
 8001734:	197c      	adds	r4, r7, r5
 8001736:	f7ff fc45 	bl	8000fc4 <adc_reset>
 800173a:	0003      	movs	r3, r0
 800173c:	7023      	strb	r3, [r4, #0]
			if(adc_status != HAL_OK)
 800173e:	197b      	adds	r3, r7, r5
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	b25b      	sxtb	r3, r3
 8001744:	2b00      	cmp	r3, #0
 8001746:	d01d      	beq.n	8001784 <main+0x68c>
			{
				// Fatal Error
				holding_register_database[ADC_ERRORS] |= (1U << 5U);
 8001748:	4b07      	ldr	r3, [pc, #28]	@ (8001768 <main+0x670>)
 800174a:	8a1b      	ldrh	r3, [r3, #16]
 800174c:	2220      	movs	r2, #32
 800174e:	4313      	orrs	r3, r2
 8001750:	b29a      	uxth	r2, r3
 8001752:	4b05      	ldr	r3, [pc, #20]	@ (8001768 <main+0x670>)
 8001754:	821a      	strh	r2, [r3, #16]
				holding_register_database[ADC_SHUTDOWN] = 1;
 8001756:	4b04      	ldr	r3, [pc, #16]	@ (8001768 <main+0x670>)
 8001758:	2201      	movs	r2, #1
 800175a:	825a      	strh	r2, [r3, #18]
				prev_adc_shutdown = 1;
 800175c:	230e      	movs	r3, #14
 800175e:	18fb      	adds	r3, r7, r3
 8001760:	2201      	movs	r2, #1
 8001762:	701a      	strb	r2, [r3, #0]
 8001764:	e014      	b.n	8001790 <main+0x698>
 8001766:	46c0      	nop			@ (mov r8, r8)
 8001768:	20000000 	.word	0x20000000
 800176c:	50000400 	.word	0x50000400
 8001770:	20000364 	.word	0x20000364
 8001774:	50000c00 	.word	0x50000c00
 8001778:	2000001a 	.word	0x2000001a
 800177c:	20000366 	.word	0x20000366
 8001780:	2000004c 	.word	0x2000004c
			}
			else
			{
				HAL_ADC_Start_DMA(&hadc1, (uint32_t*)(&holding_register_database[ADC_0]), 3);
 8001784:	4923      	ldr	r1, [pc, #140]	@ (8001814 <main+0x71c>)
 8001786:	4b24      	ldr	r3, [pc, #144]	@ (8001818 <main+0x720>)
 8001788:	2203      	movs	r2, #3
 800178a:	0018      	movs	r0, r3
 800178c:	f004 fd92 	bl	80062b4 <HAL_ADC_Start_DMA>
			}
		}
		if(prev_adc_shutdown != holding_register_database[ADC_SHUTDOWN])
 8001790:	210e      	movs	r1, #14
 8001792:	187b      	adds	r3, r7, r1
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	b29a      	uxth	r2, r3
 8001798:	4b20      	ldr	r3, [pc, #128]	@ (800181c <main+0x724>)
 800179a:	8a5b      	ldrh	r3, [r3, #18]
 800179c:	429a      	cmp	r2, r3
 800179e:	d100      	bne.n	80017a2 <main+0x6aa>
 80017a0:	e552      	b.n	8001248 <main+0x150>
		{
			if(prev_adc_shutdown == 1)
 80017a2:	187b      	adds	r3, r7, r1
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d11c      	bne.n	80017e4 <main+0x6ec>
			{
				adc_status = adc_reset();
 80017aa:	250b      	movs	r5, #11
 80017ac:	197c      	adds	r4, r7, r5
 80017ae:	f7ff fc09 	bl	8000fc4 <adc_reset>
 80017b2:	0003      	movs	r3, r0
 80017b4:	7023      	strb	r3, [r4, #0]
				if(adc_status != HAL_OK)
 80017b6:	197b      	adds	r3, r7, r5
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	b25b      	sxtb	r3, r3
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d00a      	beq.n	80017d6 <main+0x6de>
				{
					// Fatal Error
					holding_register_database[ADC_ERRORS] |= (1U << 5U);
 80017c0:	4b16      	ldr	r3, [pc, #88]	@ (800181c <main+0x724>)
 80017c2:	8a1b      	ldrh	r3, [r3, #16]
 80017c4:	2220      	movs	r2, #32
 80017c6:	4313      	orrs	r3, r2
 80017c8:	b29a      	uxth	r2, r3
 80017ca:	4b14      	ldr	r3, [pc, #80]	@ (800181c <main+0x724>)
 80017cc:	821a      	strh	r2, [r3, #16]
					holding_register_database[ADC_SHUTDOWN] = 1;
 80017ce:	4b13      	ldr	r3, [pc, #76]	@ (800181c <main+0x724>)
 80017d0:	2201      	movs	r2, #1
 80017d2:	825a      	strh	r2, [r3, #18]
 80017d4:	e018      	b.n	8001808 <main+0x710>
				}
				else
				{
					HAL_ADC_Start_DMA(&hadc1, (uint32_t*)(&holding_register_database[ADC_0]), 3);
 80017d6:	490f      	ldr	r1, [pc, #60]	@ (8001814 <main+0x71c>)
 80017d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001818 <main+0x720>)
 80017da:	2203      	movs	r2, #3
 80017dc:	0018      	movs	r0, r3
 80017de:	f004 fd69 	bl	80062b4 <HAL_ADC_Start_DMA>
 80017e2:	e011      	b.n	8001808 <main+0x710>
				}
			}
			else
			{
				adc_status = adc_reset();
 80017e4:	250b      	movs	r5, #11
 80017e6:	197c      	adds	r4, r7, r5
 80017e8:	f7ff fbec 	bl	8000fc4 <adc_reset>
 80017ec:	0003      	movs	r3, r0
 80017ee:	7023      	strb	r3, [r4, #0]
				if(adc_status != HAL_OK)
 80017f0:	197b      	adds	r3, r7, r5
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	b25b      	sxtb	r3, r3
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d006      	beq.n	8001808 <main+0x710>
				{
					// Fatal Error
					holding_register_database[ADC_ERRORS] |= (1U << 5U);
 80017fa:	4b08      	ldr	r3, [pc, #32]	@ (800181c <main+0x724>)
 80017fc:	8a1b      	ldrh	r3, [r3, #16]
 80017fe:	2220      	movs	r2, #32
 8001800:	4313      	orrs	r3, r2
 8001802:	b29a      	uxth	r2, r3
 8001804:	4b05      	ldr	r3, [pc, #20]	@ (800181c <main+0x724>)
 8001806:	821a      	strh	r2, [r3, #16]
				}
			}
			prev_adc_shutdown = holding_register_database[ADC_SHUTDOWN];
 8001808:	4b04      	ldr	r3, [pc, #16]	@ (800181c <main+0x724>)
 800180a:	8a5a      	ldrh	r2, [r3, #18]
 800180c:	230e      	movs	r3, #14
 800180e:	18fb      	adds	r3, r7, r3
 8001810:	701a      	strb	r2, [r3, #0]
  {
 8001812:	e519      	b.n	8001248 <main+0x150>
 8001814:	20000014 	.word	0x20000014
 8001818:	2000004c 	.word	0x2000004c
 800181c:	20000000 	.word	0x20000000

08001820 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001820:	b590      	push	{r4, r7, lr}
 8001822:	b08f      	sub	sp, #60	@ 0x3c
 8001824:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001826:	2418      	movs	r4, #24
 8001828:	193b      	adds	r3, r7, r4
 800182a:	0018      	movs	r0, r3
 800182c:	2320      	movs	r3, #32
 800182e:	001a      	movs	r2, r3
 8001830:	2100      	movs	r1, #0
 8001832:	f009 fa1b 	bl	800ac6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001836:	1d3b      	adds	r3, r7, #4
 8001838:	0018      	movs	r0, r3
 800183a:	2314      	movs	r3, #20
 800183c:	001a      	movs	r2, r3
 800183e:	2100      	movs	r1, #0
 8001840:	f009 fa14 	bl	800ac6c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001844:	193b      	adds	r3, r7, r4
 8001846:	2201      	movs	r2, #1
 8001848:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800184a:	193b      	adds	r3, r7, r4
 800184c:	2280      	movs	r2, #128	@ 0x80
 800184e:	0252      	lsls	r2, r2, #9
 8001850:	605a      	str	r2, [r3, #4]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001852:	193b      	adds	r3, r7, r4
 8001854:	0018      	movs	r0, r3
 8001856:	f006 ffc5 	bl	80087e4 <HAL_RCC_OscConfig>
 800185a:	1e03      	subs	r3, r0, #0
 800185c:	d001      	beq.n	8001862 <SystemClock_Config+0x42>
  {
    Error_Handler();
 800185e:	f000 fa0b 	bl	8001c78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001862:	1d3b      	adds	r3, r7, #4
 8001864:	2207      	movs	r2, #7
 8001866:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001868:	1d3b      	adds	r3, r7, #4
 800186a:	2201      	movs	r2, #1
 800186c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800186e:	1d3b      	adds	r3, r7, #4
 8001870:	2200      	movs	r2, #0
 8001872:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001874:	1d3b      	adds	r3, r7, #4
 8001876:	2200      	movs	r2, #0
 8001878:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800187a:	1d3b      	adds	r3, r7, #4
 800187c:	2200      	movs	r2, #0
 800187e:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001880:	1d3b      	adds	r3, r7, #4
 8001882:	2100      	movs	r1, #0
 8001884:	0018      	movs	r0, r3
 8001886:	f007 f9d3 	bl	8008c30 <HAL_RCC_ClockConfig>
 800188a:	1e03      	subs	r3, r0, #0
 800188c:	d001      	beq.n	8001892 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800188e:	f000 f9f3 	bl	8001c78 <Error_Handler>
  }
}
 8001892:	46c0      	nop			@ (mov r8, r8)
 8001894:	46bd      	mov	sp, r7
 8001896:	b00f      	add	sp, #60	@ 0x3c
 8001898:	bd90      	pop	{r4, r7, pc}
	...

0800189c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018a2:	1d3b      	adds	r3, r7, #4
 80018a4:	0018      	movs	r0, r3
 80018a6:	230c      	movs	r3, #12
 80018a8:	001a      	movs	r2, r3
 80018aa:	2100      	movs	r1, #0
 80018ac:	f009 f9de 	bl	800ac6c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80018b0:	4b3c      	ldr	r3, [pc, #240]	@ (80019a4 <MX_ADC1_Init+0x108>)
 80018b2:	4a3d      	ldr	r2, [pc, #244]	@ (80019a8 <MX_ADC1_Init+0x10c>)
 80018b4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80018b6:	4b3b      	ldr	r3, [pc, #236]	@ (80019a4 <MX_ADC1_Init+0x108>)
 80018b8:	22c0      	movs	r2, #192	@ 0xc0
 80018ba:	0612      	lsls	r2, r2, #24
 80018bc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80018be:	4b39      	ldr	r3, [pc, #228]	@ (80019a4 <MX_ADC1_Init+0x108>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018c4:	4b37      	ldr	r3, [pc, #220]	@ (80019a4 <MX_ADC1_Init+0x108>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80018ca:	4b36      	ldr	r3, [pc, #216]	@ (80019a4 <MX_ADC1_Init+0x108>)
 80018cc:	2280      	movs	r2, #128	@ 0x80
 80018ce:	0392      	lsls	r2, r2, #14
 80018d0:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80018d2:	4b34      	ldr	r3, [pc, #208]	@ (80019a4 <MX_ADC1_Init+0x108>)
 80018d4:	2204      	movs	r2, #4
 80018d6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80018d8:	4b32      	ldr	r3, [pc, #200]	@ (80019a4 <MX_ADC1_Init+0x108>)
 80018da:	2200      	movs	r2, #0
 80018dc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80018de:	4b31      	ldr	r3, [pc, #196]	@ (80019a4 <MX_ADC1_Init+0x108>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80018e4:	4b2f      	ldr	r3, [pc, #188]	@ (80019a4 <MX_ADC1_Init+0x108>)
 80018e6:	2201      	movs	r2, #1
 80018e8:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 3;
 80018ea:	4b2e      	ldr	r3, [pc, #184]	@ (80019a4 <MX_ADC1_Init+0x108>)
 80018ec:	2203      	movs	r2, #3
 80018ee:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018f0:	4b2c      	ldr	r3, [pc, #176]	@ (80019a4 <MX_ADC1_Init+0x108>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018f6:	4b2b      	ldr	r3, [pc, #172]	@ (80019a4 <MX_ADC1_Init+0x108>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80018fc:	4b29      	ldr	r3, [pc, #164]	@ (80019a4 <MX_ADC1_Init+0x108>)
 80018fe:	222c      	movs	r2, #44	@ 0x2c
 8001900:	2100      	movs	r1, #0
 8001902:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001904:	4b27      	ldr	r3, [pc, #156]	@ (80019a4 <MX_ADC1_Init+0x108>)
 8001906:	2200      	movs	r2, #0
 8001908:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 800190a:	4b26      	ldr	r3, [pc, #152]	@ (80019a4 <MX_ADC1_Init+0x108>)
 800190c:	2207      	movs	r2, #7
 800190e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8001910:	4b24      	ldr	r3, [pc, #144]	@ (80019a4 <MX_ADC1_Init+0x108>)
 8001912:	2200      	movs	r2, #0
 8001914:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8001916:	4b23      	ldr	r3, [pc, #140]	@ (80019a4 <MX_ADC1_Init+0x108>)
 8001918:	223c      	movs	r2, #60	@ 0x3c
 800191a:	2100      	movs	r1, #0
 800191c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_LOW;
 800191e:	4b21      	ldr	r3, [pc, #132]	@ (80019a4 <MX_ADC1_Init+0x108>)
 8001920:	2280      	movs	r2, #128	@ 0x80
 8001922:	0592      	lsls	r2, r2, #22
 8001924:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001926:	4b1f      	ldr	r3, [pc, #124]	@ (80019a4 <MX_ADC1_Init+0x108>)
 8001928:	0018      	movs	r0, r3
 800192a:	f004 fa81 	bl	8005e30 <HAL_ADC_Init>
 800192e:	1e03      	subs	r3, r0, #0
 8001930:	d001      	beq.n	8001936 <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 8001932:	f000 f9a1 	bl	8001c78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001936:	1d3b      	adds	r3, r7, #4
 8001938:	2201      	movs	r2, #1
 800193a:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800193c:	1d3b      	adds	r3, r7, #4
 800193e:	2200      	movs	r2, #0
 8001940:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001942:	1d3b      	adds	r3, r7, #4
 8001944:	2200      	movs	r2, #0
 8001946:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001948:	1d3a      	adds	r2, r7, #4
 800194a:	4b16      	ldr	r3, [pc, #88]	@ (80019a4 <MX_ADC1_Init+0x108>)
 800194c:	0011      	movs	r1, r2
 800194e:	0018      	movs	r0, r3
 8001950:	f004 fdc0 	bl	80064d4 <HAL_ADC_ConfigChannel>
 8001954:	1e03      	subs	r3, r0, #0
 8001956:	d001      	beq.n	800195c <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 8001958:	f000 f98e 	bl	8001c78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800195c:	1d3b      	adds	r3, r7, #4
 800195e:	4a13      	ldr	r2, [pc, #76]	@ (80019ac <MX_ADC1_Init+0x110>)
 8001960:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001962:	1d3b      	adds	r3, r7, #4
 8001964:	2204      	movs	r2, #4
 8001966:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001968:	1d3a      	adds	r2, r7, #4
 800196a:	4b0e      	ldr	r3, [pc, #56]	@ (80019a4 <MX_ADC1_Init+0x108>)
 800196c:	0011      	movs	r1, r2
 800196e:	0018      	movs	r0, r3
 8001970:	f004 fdb0 	bl	80064d4 <HAL_ADC_ConfigChannel>
 8001974:	1e03      	subs	r3, r0, #0
 8001976:	d001      	beq.n	800197c <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8001978:	f000 f97e 	bl	8001c78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800197c:	1d3b      	adds	r3, r7, #4
 800197e:	4a0c      	ldr	r2, [pc, #48]	@ (80019b0 <MX_ADC1_Init+0x114>)
 8001980:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001982:	1d3b      	adds	r3, r7, #4
 8001984:	2208      	movs	r2, #8
 8001986:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001988:	1d3a      	adds	r2, r7, #4
 800198a:	4b06      	ldr	r3, [pc, #24]	@ (80019a4 <MX_ADC1_Init+0x108>)
 800198c:	0011      	movs	r1, r2
 800198e:	0018      	movs	r0, r3
 8001990:	f004 fda0 	bl	80064d4 <HAL_ADC_ConfigChannel>
 8001994:	1e03      	subs	r3, r0, #0
 8001996:	d001      	beq.n	800199c <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8001998:	f000 f96e 	bl	8001c78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800199c:	46c0      	nop			@ (mov r8, r8)
 800199e:	46bd      	mov	sp, r7
 80019a0:	b004      	add	sp, #16
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	2000004c 	.word	0x2000004c
 80019a8:	40012400 	.word	0x40012400
 80019ac:	04000002 	.word	0x04000002
 80019b0:	08000004 	.word	0x08000004

080019b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a28 <MX_I2C1_Init+0x74>)
 80019ba:	4a1c      	ldr	r2, [pc, #112]	@ (8001a2c <MX_I2C1_Init+0x78>)
 80019bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 80019be:	4b1a      	ldr	r3, [pc, #104]	@ (8001a28 <MX_I2C1_Init+0x74>)
 80019c0:	4a1b      	ldr	r2, [pc, #108]	@ (8001a30 <MX_I2C1_Init+0x7c>)
 80019c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80019c4:	4b18      	ldr	r3, [pc, #96]	@ (8001a28 <MX_I2C1_Init+0x74>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019ca:	4b17      	ldr	r3, [pc, #92]	@ (8001a28 <MX_I2C1_Init+0x74>)
 80019cc:	2201      	movs	r2, #1
 80019ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019d0:	4b15      	ldr	r3, [pc, #84]	@ (8001a28 <MX_I2C1_Init+0x74>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80019d6:	4b14      	ldr	r3, [pc, #80]	@ (8001a28 <MX_I2C1_Init+0x74>)
 80019d8:	2200      	movs	r2, #0
 80019da:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80019dc:	4b12      	ldr	r3, [pc, #72]	@ (8001a28 <MX_I2C1_Init+0x74>)
 80019de:	2200      	movs	r2, #0
 80019e0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019e2:	4b11      	ldr	r3, [pc, #68]	@ (8001a28 <MX_I2C1_Init+0x74>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001a28 <MX_I2C1_Init+0x74>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001a28 <MX_I2C1_Init+0x74>)
 80019f0:	0018      	movs	r0, r3
 80019f2:	f006 f82b 	bl	8007a4c <HAL_I2C_Init>
 80019f6:	1e03      	subs	r3, r0, #0
 80019f8:	d001      	beq.n	80019fe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80019fa:	f000 f93d 	bl	8001c78 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80019fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001a28 <MX_I2C1_Init+0x74>)
 8001a00:	2100      	movs	r1, #0
 8001a02:	0018      	movs	r0, r3
 8001a04:	f006 fe56 	bl	80086b4 <HAL_I2CEx_ConfigAnalogFilter>
 8001a08:	1e03      	subs	r3, r0, #0
 8001a0a:	d001      	beq.n	8001a10 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001a0c:	f000 f934 	bl	8001c78 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001a10:	4b05      	ldr	r3, [pc, #20]	@ (8001a28 <MX_I2C1_Init+0x74>)
 8001a12:	2100      	movs	r1, #0
 8001a14:	0018      	movs	r0, r3
 8001a16:	f006 fe99 	bl	800874c <HAL_I2CEx_ConfigDigitalFilter>
 8001a1a:	1e03      	subs	r3, r0, #0
 8001a1c:	d001      	beq.n	8001a22 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001a1e:	f000 f92b 	bl	8001c78 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a22:	46c0      	nop			@ (mov r8, r8)
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	2000010c 	.word	0x2000010c
 8001a2c:	40005400 	.word	0x40005400
 8001a30:	00201d2b 	.word	0x00201d2b

08001a34 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a38:	4b24      	ldr	r3, [pc, #144]	@ (8001acc <MX_USART1_UART_Init+0x98>)
 8001a3a:	4a25      	ldr	r2, [pc, #148]	@ (8001ad0 <MX_USART1_UART_Init+0x9c>)
 8001a3c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001a3e:	4b23      	ldr	r3, [pc, #140]	@ (8001acc <MX_USART1_UART_Init+0x98>)
 8001a40:	2296      	movs	r2, #150	@ 0x96
 8001a42:	0192      	lsls	r2, r2, #6
 8001a44:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a46:	4b21      	ldr	r3, [pc, #132]	@ (8001acc <MX_USART1_UART_Init+0x98>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a4c:	4b1f      	ldr	r3, [pc, #124]	@ (8001acc <MX_USART1_UART_Init+0x98>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a52:	4b1e      	ldr	r3, [pc, #120]	@ (8001acc <MX_USART1_UART_Init+0x98>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a58:	4b1c      	ldr	r3, [pc, #112]	@ (8001acc <MX_USART1_UART_Init+0x98>)
 8001a5a:	220c      	movs	r2, #12
 8001a5c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a5e:	4b1b      	ldr	r3, [pc, #108]	@ (8001acc <MX_USART1_UART_Init+0x98>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a64:	4b19      	ldr	r3, [pc, #100]	@ (8001acc <MX_USART1_UART_Init+0x98>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a6a:	4b18      	ldr	r3, [pc, #96]	@ (8001acc <MX_USART1_UART_Init+0x98>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001a70:	4b16      	ldr	r3, [pc, #88]	@ (8001acc <MX_USART1_UART_Init+0x98>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a76:	4b15      	ldr	r3, [pc, #84]	@ (8001acc <MX_USART1_UART_Init+0x98>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RS485Ex_Init(&huart1, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8001a7c:	4813      	ldr	r0, [pc, #76]	@ (8001acc <MX_USART1_UART_Init+0x98>)
 8001a7e:	2300      	movs	r3, #0
 8001a80:	2200      	movs	r2, #0
 8001a82:	2100      	movs	r1, #0
 8001a84:	f008 fee6 	bl	800a854 <HAL_RS485Ex_Init>
 8001a88:	1e03      	subs	r3, r0, #0
 8001a8a:	d001      	beq.n	8001a90 <MX_USART1_UART_Init+0x5c>
  {
    Error_Handler();
 8001a8c:	f000 f8f4 	bl	8001c78 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a90:	4b0e      	ldr	r3, [pc, #56]	@ (8001acc <MX_USART1_UART_Init+0x98>)
 8001a92:	2100      	movs	r1, #0
 8001a94:	0018      	movs	r0, r3
 8001a96:	f008 ffa1 	bl	800a9dc <HAL_UARTEx_SetTxFifoThreshold>
 8001a9a:	1e03      	subs	r3, r0, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_USART1_UART_Init+0x6e>
  {
    Error_Handler();
 8001a9e:	f000 f8eb 	bl	8001c78 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8001acc <MX_USART1_UART_Init+0x98>)
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	0018      	movs	r0, r3
 8001aa8:	f008 ffd8 	bl	800aa5c <HAL_UARTEx_SetRxFifoThreshold>
 8001aac:	1e03      	subs	r3, r0, #0
 8001aae:	d001      	beq.n	8001ab4 <MX_USART1_UART_Init+0x80>
  {
    Error_Handler();
 8001ab0:	f000 f8e2 	bl	8001c78 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001ab4:	4b05      	ldr	r3, [pc, #20]	@ (8001acc <MX_USART1_UART_Init+0x98>)
 8001ab6:	0018      	movs	r0, r3
 8001ab8:	f008 ff56 	bl	800a968 <HAL_UARTEx_DisableFifoMode>
 8001abc:	1e03      	subs	r3, r0, #0
 8001abe:	d001      	beq.n	8001ac4 <MX_USART1_UART_Init+0x90>
  {
    Error_Handler();
 8001ac0:	f000 f8da 	bl	8001c78 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ac4:	46c0      	nop			@ (mov r8, r8)
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	46c0      	nop			@ (mov r8, r8)
 8001acc:	20000218 	.word	0x20000218
 8001ad0:	40013800 	.word	0x40013800

08001ad4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001ada:	4b14      	ldr	r3, [pc, #80]	@ (8001b2c <MX_DMA_Init+0x58>)
 8001adc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001ade:	4b13      	ldr	r3, [pc, #76]	@ (8001b2c <MX_DMA_Init+0x58>)
 8001ae0:	2101      	movs	r1, #1
 8001ae2:	430a      	orrs	r2, r1
 8001ae4:	639a      	str	r2, [r3, #56]	@ 0x38
 8001ae6:	4b11      	ldr	r3, [pc, #68]	@ (8001b2c <MX_DMA_Init+0x58>)
 8001ae8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001aea:	2201      	movs	r2, #1
 8001aec:	4013      	ands	r3, r2
 8001aee:	607b      	str	r3, [r7, #4]
 8001af0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001af2:	2200      	movs	r2, #0
 8001af4:	2100      	movs	r1, #0
 8001af6:	2009      	movs	r0, #9
 8001af8:	f005 f930 	bl	8006d5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001afc:	2009      	movs	r0, #9
 8001afe:	f005 f942 	bl	8006d86 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8001b02:	2200      	movs	r2, #0
 8001b04:	2100      	movs	r1, #0
 8001b06:	200a      	movs	r0, #10
 8001b08:	f005 f928 	bl	8006d5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8001b0c:	200a      	movs	r0, #10
 8001b0e:	f005 f93a 	bl	8006d86 <HAL_NVIC_EnableIRQ>
  /* DMAMUX1_DMA1_CH4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMAMUX1_DMA1_CH4_5_IRQn, 0, 0);
 8001b12:	2200      	movs	r2, #0
 8001b14:	2100      	movs	r1, #0
 8001b16:	200b      	movs	r0, #11
 8001b18:	f005 f920 	bl	8006d5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMAMUX1_DMA1_CH4_5_IRQn);
 8001b1c:	200b      	movs	r0, #11
 8001b1e:	f005 f932 	bl	8006d86 <HAL_NVIC_EnableIRQ>

}
 8001b22:	46c0      	nop			@ (mov r8, r8)
 8001b24:	46bd      	mov	sp, r7
 8001b26:	b002      	add	sp, #8
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	46c0      	nop			@ (mov r8, r8)
 8001b2c:	40021000 	.word	0x40021000

08001b30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b30:	b590      	push	{r4, r7, lr}
 8001b32:	b08b      	sub	sp, #44	@ 0x2c
 8001b34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b36:	2414      	movs	r4, #20
 8001b38:	193b      	adds	r3, r7, r4
 8001b3a:	0018      	movs	r0, r3
 8001b3c:	2314      	movs	r3, #20
 8001b3e:	001a      	movs	r2, r3
 8001b40:	2100      	movs	r1, #0
 8001b42:	f009 f893 	bl	800ac6c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b46:	4b48      	ldr	r3, [pc, #288]	@ (8001c68 <MX_GPIO_Init+0x138>)
 8001b48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b4a:	4b47      	ldr	r3, [pc, #284]	@ (8001c68 <MX_GPIO_Init+0x138>)
 8001b4c:	2104      	movs	r1, #4
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b52:	4b45      	ldr	r3, [pc, #276]	@ (8001c68 <MX_GPIO_Init+0x138>)
 8001b54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b56:	2204      	movs	r2, #4
 8001b58:	4013      	ands	r3, r2
 8001b5a:	613b      	str	r3, [r7, #16]
 8001b5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b5e:	4b42      	ldr	r3, [pc, #264]	@ (8001c68 <MX_GPIO_Init+0x138>)
 8001b60:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b62:	4b41      	ldr	r3, [pc, #260]	@ (8001c68 <MX_GPIO_Init+0x138>)
 8001b64:	2120      	movs	r1, #32
 8001b66:	430a      	orrs	r2, r1
 8001b68:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b6a:	4b3f      	ldr	r3, [pc, #252]	@ (8001c68 <MX_GPIO_Init+0x138>)
 8001b6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b6e:	2220      	movs	r2, #32
 8001b70:	4013      	ands	r3, r2
 8001b72:	60fb      	str	r3, [r7, #12]
 8001b74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b76:	4b3c      	ldr	r3, [pc, #240]	@ (8001c68 <MX_GPIO_Init+0x138>)
 8001b78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b7a:	4b3b      	ldr	r3, [pc, #236]	@ (8001c68 <MX_GPIO_Init+0x138>)
 8001b7c:	2101      	movs	r1, #1
 8001b7e:	430a      	orrs	r2, r1
 8001b80:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b82:	4b39      	ldr	r3, [pc, #228]	@ (8001c68 <MX_GPIO_Init+0x138>)
 8001b84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b86:	2201      	movs	r2, #1
 8001b88:	4013      	ands	r3, r2
 8001b8a:	60bb      	str	r3, [r7, #8]
 8001b8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b8e:	4b36      	ldr	r3, [pc, #216]	@ (8001c68 <MX_GPIO_Init+0x138>)
 8001b90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b92:	4b35      	ldr	r3, [pc, #212]	@ (8001c68 <MX_GPIO_Init+0x138>)
 8001b94:	2102      	movs	r1, #2
 8001b96:	430a      	orrs	r2, r1
 8001b98:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b9a:	4b33      	ldr	r3, [pc, #204]	@ (8001c68 <MX_GPIO_Init+0x138>)
 8001b9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b9e:	2202      	movs	r2, #2
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	607b      	str	r3, [r7, #4]
 8001ba4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ba6:	4b30      	ldr	r3, [pc, #192]	@ (8001c68 <MX_GPIO_Init+0x138>)
 8001ba8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001baa:	4b2f      	ldr	r3, [pc, #188]	@ (8001c68 <MX_GPIO_Init+0x138>)
 8001bac:	2108      	movs	r1, #8
 8001bae:	430a      	orrs	r2, r1
 8001bb0:	635a      	str	r2, [r3, #52]	@ 0x34
 8001bb2:	4b2d      	ldr	r3, [pc, #180]	@ (8001c68 <MX_GPIO_Init+0x138>)
 8001bb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bb6:	2208      	movs	r2, #8
 8001bb8:	4013      	ands	r3, r2
 8001bba:	603b      	str	r3, [r7, #0]
 8001bbc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MCU_DCV_A_Pin|MCU_DCV_B_Pin|HPU_Gate_Pin, GPIO_PIN_RESET);
 8001bbe:	492b      	ldr	r1, [pc, #172]	@ (8001c6c <MX_GPIO_Init+0x13c>)
 8001bc0:	4b2b      	ldr	r3, [pc, #172]	@ (8001c70 <MX_GPIO_Init+0x140>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	0018      	movs	r0, r3
 8001bc6:	f005 ff24 	bl	8007a12 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Water_Solinoid_GPIO_Port, Water_Solinoid_Pin, GPIO_PIN_RESET);
 8001bca:	4b2a      	ldr	r3, [pc, #168]	@ (8001c74 <MX_GPIO_Init+0x144>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	2104      	movs	r1, #4
 8001bd0:	0018      	movs	r0, r3
 8001bd2:	f005 ff1e 	bl	8007a12 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MCU_DCV_A_Pin MCU_DCV_B_Pin HPU_Gate_Pin */
  GPIO_InitStruct.Pin = MCU_DCV_A_Pin|MCU_DCV_B_Pin|HPU_Gate_Pin;
 8001bd6:	193b      	adds	r3, r7, r4
 8001bd8:	4a24      	ldr	r2, [pc, #144]	@ (8001c6c <MX_GPIO_Init+0x13c>)
 8001bda:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bdc:	193b      	adds	r3, r7, r4
 8001bde:	2201      	movs	r2, #1
 8001be0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be2:	193b      	adds	r3, r7, r4
 8001be4:	2200      	movs	r2, #0
 8001be6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be8:	193b      	adds	r3, r7, r4
 8001bea:	2200      	movs	r2, #0
 8001bec:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bee:	193b      	adds	r3, r7, r4
 8001bf0:	4a1f      	ldr	r2, [pc, #124]	@ (8001c70 <MX_GPIO_Init+0x140>)
 8001bf2:	0019      	movs	r1, r3
 8001bf4:	0010      	movs	r0, r2
 8001bf6:	f005 fca5 	bl	8007544 <HAL_GPIO_Init>

  /*Configure GPIO pin : Oil_High_Pin */
  GPIO_InitStruct.Pin = Oil_High_Pin;
 8001bfa:	193b      	adds	r3, r7, r4
 8001bfc:	2280      	movs	r2, #128	@ 0x80
 8001bfe:	0212      	lsls	r2, r2, #8
 8001c00:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c02:	193b      	adds	r3, r7, r4
 8001c04:	2200      	movs	r2, #0
 8001c06:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c08:	193b      	adds	r3, r7, r4
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Oil_High_GPIO_Port, &GPIO_InitStruct);
 8001c0e:	193a      	adds	r2, r7, r4
 8001c10:	23a0      	movs	r3, #160	@ 0xa0
 8001c12:	05db      	lsls	r3, r3, #23
 8001c14:	0011      	movs	r1, r2
 8001c16:	0018      	movs	r0, r3
 8001c18:	f005 fc94 	bl	8007544 <HAL_GPIO_Init>

  /*Configure GPIO pins : Oil_Low_Pin Oil_E_Stop_Pin */
  GPIO_InitStruct.Pin = Oil_Low_Pin|Oil_E_Stop_Pin;
 8001c1c:	193b      	adds	r3, r7, r4
 8001c1e:	2203      	movs	r2, #3
 8001c20:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c22:	193b      	adds	r3, r7, r4
 8001c24:	2200      	movs	r2, #0
 8001c26:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c28:	193b      	adds	r3, r7, r4
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c2e:	193b      	adds	r3, r7, r4
 8001c30:	4a10      	ldr	r2, [pc, #64]	@ (8001c74 <MX_GPIO_Init+0x144>)
 8001c32:	0019      	movs	r1, r3
 8001c34:	0010      	movs	r0, r2
 8001c36:	f005 fc85 	bl	8007544 <HAL_GPIO_Init>

  /*Configure GPIO pin : Water_Solinoid_Pin */
  GPIO_InitStruct.Pin = Water_Solinoid_Pin;
 8001c3a:	0021      	movs	r1, r4
 8001c3c:	187b      	adds	r3, r7, r1
 8001c3e:	2204      	movs	r2, #4
 8001c40:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c42:	187b      	adds	r3, r7, r1
 8001c44:	2201      	movs	r2, #1
 8001c46:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c48:	187b      	adds	r3, r7, r1
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c4e:	187b      	adds	r3, r7, r1
 8001c50:	2200      	movs	r2, #0
 8001c52:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Water_Solinoid_GPIO_Port, &GPIO_InitStruct);
 8001c54:	187b      	adds	r3, r7, r1
 8001c56:	4a07      	ldr	r2, [pc, #28]	@ (8001c74 <MX_GPIO_Init+0x144>)
 8001c58:	0019      	movs	r1, r3
 8001c5a:	0010      	movs	r0, r2
 8001c5c:	f005 fc72 	bl	8007544 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001c60:	46c0      	nop			@ (mov r8, r8)
 8001c62:	46bd      	mov	sp, r7
 8001c64:	b00b      	add	sp, #44	@ 0x2c
 8001c66:	bd90      	pop	{r4, r7, pc}
 8001c68:	40021000 	.word	0x40021000
 8001c6c:	00001003 	.word	0x00001003
 8001c70:	50000400 	.word	0x50000400
 8001c74:	50000c00 	.word	0x50000c00

08001c78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c7c:	b672      	cpsid	i
}
 8001c7e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c80:	46c0      	nop			@ (mov r8, r8)
 8001c82:	e7fd      	b.n	8001c80 <Error_Handler+0x8>

08001c84 <HAL_UARTEx_RxEventCallback>:

/*
 * Modbus reception handler function
 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	000a      	movs	r2, r1
 8001c8e:	1cbb      	adds	r3, r7, #2
 8001c90:	801a      	strh	r2, [r3, #0]
	if(modbus_header)
 8001c92:	4b24      	ldr	r3, [pc, #144]	@ (8001d24 <HAL_UARTEx_RxEventCallback+0xa0>)
 8001c94:	881b      	ldrh	r3, [r3, #0]
 8001c96:	b29b      	uxth	r3, r3
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d026      	beq.n	8001cea <HAL_UARTEx_RxEventCallback+0x66>
	{
		// Log the time for chunk miss error handling
		chunk_time = HAL_GetTick();
 8001c9c:	f003 ff20 	bl	8005ae0 <HAL_GetTick>
 8001ca0:	0002      	movs	r2, r0
 8001ca2:	4b21      	ldr	r3, [pc, #132]	@ (8001d28 <HAL_UARTEx_RxEventCallback+0xa4>)
 8001ca4:	601a      	str	r2, [r3, #0]
		modbus_header = 0;
 8001ca6:	4b1f      	ldr	r3, [pc, #124]	@ (8001d24 <HAL_UARTEx_RxEventCallback+0xa0>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	801a      	strh	r2, [r3, #0]

		// Setup the DMA to receive the # message bytes + crc + 1 in the event that the # bytes is in the message
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, &modbus_rx_buffer[6], (uint16_t)(((modbus_rx_buffer[4] << 8) | modbus_rx_buffer[5])*2 + 2 + 1));
 8001cac:	4b1f      	ldr	r3, [pc, #124]	@ (8001d2c <HAL_UARTEx_RxEventCallback+0xa8>)
 8001cae:	791b      	ldrb	r3, [r3, #4]
 8001cb0:	021b      	lsls	r3, r3, #8
 8001cb2:	4a1e      	ldr	r2, [pc, #120]	@ (8001d2c <HAL_UARTEx_RxEventCallback+0xa8>)
 8001cb4:	7952      	ldrb	r2, [r2, #5]
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	b29b      	uxth	r3, r3
 8001cba:	3301      	adds	r3, #1
 8001cbc:	b29b      	uxth	r3, r3
 8001cbe:	18db      	adds	r3, r3, r3
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	b29a      	uxth	r2, r3
 8001cc6:	491a      	ldr	r1, [pc, #104]	@ (8001d30 <HAL_UARTEx_RxEventCallback+0xac>)
 8001cc8:	4b1a      	ldr	r3, [pc, #104]	@ (8001d34 <HAL_UARTEx_RxEventCallback+0xb0>)
 8001cca:	0018      	movs	r0, r3
 8001ccc:	f008 ff08 	bl	800aae0 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(huart1.hdmarx, DMA_IT_HT);
 8001cd0:	4b18      	ldr	r3, [pc, #96]	@ (8001d34 <HAL_UARTEx_RxEventCallback+0xb0>)
 8001cd2:	2280      	movs	r2, #128	@ 0x80
 8001cd4:	589b      	ldr	r3, [r3, r2]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	4b16      	ldr	r3, [pc, #88]	@ (8001d34 <HAL_UARTEx_RxEventCallback+0xb0>)
 8001cdc:	2180      	movs	r1, #128	@ 0x80
 8001cde:	585b      	ldr	r3, [r3, r1]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2104      	movs	r1, #4
 8001ce4:	438a      	bics	r2, r1
 8001ce6:	601a      	str	r2, [r3, #0]
#ifdef MB_SLAVE
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, modbus_rx_buffer, 6);
		__HAL_DMA_DISABLE_IT(huart1.hdmarx, DMA_IT_HT);
#endif
	}
}
 8001ce8:	e017      	b.n	8001d1a <HAL_UARTEx_RxEventCallback+0x96>
		modbus_header = 1;
 8001cea:	4b0e      	ldr	r3, [pc, #56]	@ (8001d24 <HAL_UARTEx_RxEventCallback+0xa0>)
 8001cec:	2201      	movs	r2, #1
 8001cee:	801a      	strh	r2, [r3, #0]
		uart_rx_int = 1;
 8001cf0:	4b11      	ldr	r3, [pc, #68]	@ (8001d38 <HAL_UARTEx_RxEventCallback+0xb4>)
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, modbus_rx_buffer, 6);
 8001cf6:	490d      	ldr	r1, [pc, #52]	@ (8001d2c <HAL_UARTEx_RxEventCallback+0xa8>)
 8001cf8:	4b0e      	ldr	r3, [pc, #56]	@ (8001d34 <HAL_UARTEx_RxEventCallback+0xb0>)
 8001cfa:	2206      	movs	r2, #6
 8001cfc:	0018      	movs	r0, r3
 8001cfe:	f008 feef 	bl	800aae0 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(huart1.hdmarx, DMA_IT_HT);
 8001d02:	4b0c      	ldr	r3, [pc, #48]	@ (8001d34 <HAL_UARTEx_RxEventCallback+0xb0>)
 8001d04:	2280      	movs	r2, #128	@ 0x80
 8001d06:	589b      	ldr	r3, [r3, r2]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	4b09      	ldr	r3, [pc, #36]	@ (8001d34 <HAL_UARTEx_RxEventCallback+0xb0>)
 8001d0e:	2180      	movs	r1, #128	@ 0x80
 8001d10:	585b      	ldr	r3, [r3, r1]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	2104      	movs	r1, #4
 8001d16:	438a      	bics	r2, r1
 8001d18:	601a      	str	r2, [r3, #0]
}
 8001d1a:	46c0      	nop			@ (mov r8, r8)
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	b002      	add	sp, #8
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	46c0      	nop			@ (mov r8, r8)
 8001d24:	20000020 	.word	0x20000020
 8001d28:	2000056c 	.word	0x2000056c
 8001d2c:	20000368 	.word	0x20000368
 8001d30:	2000036e 	.word	0x2000036e
 8001d34:	20000218 	.word	0x20000218
 8001d38:	20000570 	.word	0x20000570

08001d3c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
	uart_tx_int = 1;
 8001d44:	4b03      	ldr	r3, [pc, #12]	@ (8001d54 <HAL_UART_TxCpltCallback+0x18>)
 8001d46:	2201      	movs	r2, #1
 8001d48:	701a      	strb	r2, [r3, #0]
}
 8001d4a:	46c0      	nop			@ (mov r8, r8)
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	b002      	add	sp, #8
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	46c0      	nop			@ (mov r8, r8)
 8001d54:	20000022 	.word	0x20000022

08001d58 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
	uart_err_int = 1;
 8001d60:	4b07      	ldr	r3, [pc, #28]	@ (8001d80 <HAL_UART_ErrorCallback+0x28>)
 8001d62:	2201      	movs	r2, #1
 8001d64:	701a      	strb	r2, [r3, #0]
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_MASK);
 8001d66:	4b07      	ldr	r3, [pc, #28]	@ (8001d84 <HAL_UART_ErrorCallback+0x2c>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	689a      	ldr	r2, [r3, #8]
 8001d6c:	4b05      	ldr	r3, [pc, #20]	@ (8001d84 <HAL_UART_ErrorCallback+0x2c>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	0052      	lsls	r2, r2, #1
 8001d72:	0852      	lsrs	r2, r2, #1
 8001d74:	609a      	str	r2, [r3, #8]
}
 8001d76:	46c0      	nop			@ (mov r8, r8)
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	b002      	add	sp, #8
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	46c0      	nop			@ (mov r8, r8)
 8001d80:	20000571 	.word	0x20000571
 8001d84:	20000218 	.word	0x20000218

08001d88 <modbus_rx>:

// Modbus Slave Functions ---------------------------------------------------------------------

#ifdef MB_SLAVE
uint8_t modbus_rx()
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
	if(uart_rx_int)
 8001d8c:	4b06      	ldr	r3, [pc, #24]	@ (8001da8 <modbus_rx+0x20>)
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d004      	beq.n	8001da0 <modbus_rx+0x18>
	{
		uart_rx_int = 0;
 8001d96:	4b04      	ldr	r3, [pc, #16]	@ (8001da8 <modbus_rx+0x20>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	701a      	strb	r2, [r3, #0]
		return 1;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e000      	b.n	8001da2 <modbus_rx+0x1a>
	}
	return 0;
 8001da0:	2300      	movs	r3, #0
}
 8001da2:	0018      	movs	r0, r3
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	20000570 	.word	0x20000570

08001dac <return_holding_registers>:

int8_t return_holding_registers(uint8_t* tx_len)
{
 8001dac:	b5b0      	push	{r4, r5, r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
	(*tx_len) = 0;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2200      	movs	r2, #0
 8001db8:	701a      	strb	r2, [r3, #0]

	// Handle Error Checking
	uint16_t first_register_address = (get_rx_buffer(2) << 8) | get_rx_buffer(3);
 8001dba:	2002      	movs	r0, #2
 8001dbc:	f000 fc76 	bl	80026ac <get_rx_buffer>
 8001dc0:	0003      	movs	r3, r0
 8001dc2:	021b      	lsls	r3, r3, #8
 8001dc4:	b21c      	sxth	r4, r3
 8001dc6:	2003      	movs	r0, #3
 8001dc8:	f000 fc70 	bl	80026ac <get_rx_buffer>
 8001dcc:	0003      	movs	r3, r0
 8001dce:	b21b      	sxth	r3, r3
 8001dd0:	4323      	orrs	r3, r4
 8001dd2:	b21a      	sxth	r2, r3
 8001dd4:	230c      	movs	r3, #12
 8001dd6:	18fb      	adds	r3, r7, r3
 8001dd8:	801a      	strh	r2, [r3, #0]

	// Get the number of registers requested by the master
	uint16_t num_registers = (get_rx_buffer(4) << 8) | get_rx_buffer(5);
 8001dda:	2004      	movs	r0, #4
 8001ddc:	f000 fc66 	bl	80026ac <get_rx_buffer>
 8001de0:	0003      	movs	r3, r0
 8001de2:	021b      	lsls	r3, r3, #8
 8001de4:	b21c      	sxth	r4, r3
 8001de6:	2005      	movs	r0, #5
 8001de8:	f000 fc60 	bl	80026ac <get_rx_buffer>
 8001dec:	0003      	movs	r3, r0
 8001dee:	b21b      	sxth	r3, r3
 8001df0:	4323      	orrs	r3, r4
 8001df2:	b21a      	sxth	r2, r3
 8001df4:	210a      	movs	r1, #10
 8001df6:	187b      	adds	r3, r7, r1
 8001df8:	801a      	strh	r2, [r3, #0]

	if(num_registers > RX_BUFFER_SIZE || num_registers < 1) // 125 is the limit according to modbus protocol
 8001dfa:	000a      	movs	r2, r1
 8001dfc:	18bb      	adds	r3, r7, r2
 8001dfe:	881b      	ldrh	r3, [r3, #0]
 8001e00:	2b7d      	cmp	r3, #125	@ 0x7d
 8001e02:	d803      	bhi.n	8001e0c <return_holding_registers+0x60>
 8001e04:	18bb      	adds	r3, r7, r2
 8001e06:	881b      	ldrh	r3, [r3, #0]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d104      	bne.n	8001e16 <return_holding_registers+0x6a>
	{
		return modbus_exception(MB_ILLEGAL_DATA_VALUE);
 8001e0c:	2006      	movs	r0, #6
 8001e0e:	f000 f97b 	bl	8002108 <modbus_exception>
 8001e12:	0003      	movs	r3, r0
 8001e14:	e06e      	b.n	8001ef4 <return_holding_registers+0x148>
	}

	uint16_t last_register_address = first_register_address + (num_registers - 1);
 8001e16:	230a      	movs	r3, #10
 8001e18:	18fa      	adds	r2, r7, r3
 8001e1a:	230c      	movs	r3, #12
 8001e1c:	18fb      	adds	r3, r7, r3
 8001e1e:	8812      	ldrh	r2, [r2, #0]
 8001e20:	881b      	ldrh	r3, [r3, #0]
 8001e22:	18d3      	adds	r3, r2, r3
 8001e24:	b29a      	uxth	r2, r3
 8001e26:	2108      	movs	r1, #8
 8001e28:	187b      	adds	r3, r7, r1
 8001e2a:	3a01      	subs	r2, #1
 8001e2c:	801a      	strh	r2, [r3, #0]

	if(last_register_address > NUM_HOLDING_REGISTERS)
 8001e2e:	187b      	adds	r3, r7, r1
 8001e30:	881b      	ldrh	r3, [r3, #0]
 8001e32:	2b10      	cmp	r3, #16
 8001e34:	d904      	bls.n	8001e40 <return_holding_registers+0x94>
	{
		return modbus_exception(MB_ILLEGAL_DATA_ADDRESS);
 8001e36:	2005      	movs	r0, #5
 8001e38:	f000 f966 	bl	8002108 <modbus_exception>
 8001e3c:	0003      	movs	r3, r0
 8001e3e:	e059      	b.n	8001ef4 <return_holding_registers+0x148>
	}

	// Return register values
	modbus_tx_buffer[0] = get_rx_buffer(0); // Append Slave id
 8001e40:	2000      	movs	r0, #0
 8001e42:	f000 fc33 	bl	80026ac <get_rx_buffer>
 8001e46:	0003      	movs	r3, r0
 8001e48:	001a      	movs	r2, r3
 8001e4a:	4b2c      	ldr	r3, [pc, #176]	@ (8001efc <return_holding_registers+0x150>)
 8001e4c:	701a      	strb	r2, [r3, #0]
	modbus_tx_buffer[1] = get_rx_buffer(1); // Append Function Code
 8001e4e:	2001      	movs	r0, #1
 8001e50:	f000 fc2c 	bl	80026ac <get_rx_buffer>
 8001e54:	0003      	movs	r3, r0
 8001e56:	001a      	movs	r2, r3
 8001e58:	4b28      	ldr	r3, [pc, #160]	@ (8001efc <return_holding_registers+0x150>)
 8001e5a:	705a      	strb	r2, [r3, #1]
	modbus_tx_buffer[2] = num_registers * 2; // Append number of bytes
 8001e5c:	230a      	movs	r3, #10
 8001e5e:	18fb      	adds	r3, r7, r3
 8001e60:	881b      	ldrh	r3, [r3, #0]
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	18db      	adds	r3, r3, r3
 8001e66:	b2da      	uxtb	r2, r3
 8001e68:	4b24      	ldr	r3, [pc, #144]	@ (8001efc <return_holding_registers+0x150>)
 8001e6a:	709a      	strb	r2, [r3, #2]
	(*tx_len) = 3;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2203      	movs	r2, #3
 8001e70:	701a      	strb	r2, [r3, #0]

	// Append the Register Values
	for(uint8_t i = 0; i < num_registers; i++)
 8001e72:	230f      	movs	r3, #15
 8001e74:	18fb      	adds	r3, r7, r3
 8001e76:	2200      	movs	r2, #0
 8001e78:	701a      	strb	r2, [r3, #0]
 8001e7a:	e02c      	b.n	8001ed6 <return_holding_registers+0x12a>
	{
		modbus_tx_buffer[(*tx_len)++] = high_byte(holding_register_database[first_register_address + i]);
 8001e7c:	250c      	movs	r5, #12
 8001e7e:	197b      	adds	r3, r7, r5
 8001e80:	881a      	ldrh	r2, [r3, #0]
 8001e82:	240f      	movs	r4, #15
 8001e84:	193b      	adds	r3, r7, r4
 8001e86:	781b      	ldrb	r3, [r3, #0]
 8001e88:	18d2      	adds	r2, r2, r3
 8001e8a:	4b1d      	ldr	r3, [pc, #116]	@ (8001f00 <return_holding_registers+0x154>)
 8001e8c:	0052      	lsls	r2, r2, #1
 8001e8e:	5ad3      	ldrh	r3, [r2, r3]
 8001e90:	0a1b      	lsrs	r3, r3, #8
 8001e92:	b299      	uxth	r1, r3
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	1c5a      	adds	r2, r3, #1
 8001e9a:	b2d0      	uxtb	r0, r2
 8001e9c:	687a      	ldr	r2, [r7, #4]
 8001e9e:	7010      	strb	r0, [r2, #0]
 8001ea0:	001a      	movs	r2, r3
 8001ea2:	b2c9      	uxtb	r1, r1
 8001ea4:	4b15      	ldr	r3, [pc, #84]	@ (8001efc <return_holding_registers+0x150>)
 8001ea6:	5499      	strb	r1, [r3, r2]
		modbus_tx_buffer[(*tx_len)++] = low_byte(holding_register_database[first_register_address + i]);
 8001ea8:	197b      	adds	r3, r7, r5
 8001eaa:	881a      	ldrh	r2, [r3, #0]
 8001eac:	193b      	adds	r3, r7, r4
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	18d2      	adds	r2, r2, r3
 8001eb2:	4b13      	ldr	r3, [pc, #76]	@ (8001f00 <return_holding_registers+0x154>)
 8001eb4:	0052      	lsls	r2, r2, #1
 8001eb6:	5ad1      	ldrh	r1, [r2, r3]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	1c5a      	adds	r2, r3, #1
 8001ebe:	b2d0      	uxtb	r0, r2
 8001ec0:	687a      	ldr	r2, [r7, #4]
 8001ec2:	7010      	strb	r0, [r2, #0]
 8001ec4:	001a      	movs	r2, r3
 8001ec6:	b2c9      	uxtb	r1, r1
 8001ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8001efc <return_holding_registers+0x150>)
 8001eca:	5499      	strb	r1, [r3, r2]
	for(uint8_t i = 0; i < num_registers; i++)
 8001ecc:	193b      	adds	r3, r7, r4
 8001ece:	781a      	ldrb	r2, [r3, #0]
 8001ed0:	193b      	adds	r3, r7, r4
 8001ed2:	3201      	adds	r2, #1
 8001ed4:	701a      	strb	r2, [r3, #0]
 8001ed6:	230f      	movs	r3, #15
 8001ed8:	18fb      	adds	r3, r7, r3
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	b29b      	uxth	r3, r3
 8001ede:	220a      	movs	r2, #10
 8001ee0:	18ba      	adds	r2, r7, r2
 8001ee2:	8812      	ldrh	r2, [r2, #0]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d8c9      	bhi.n	8001e7c <return_holding_registers+0xd0>
	}

	return modbus_send((*tx_len));
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	0018      	movs	r0, r3
 8001eee:	f000 f9ef 	bl	80022d0 <modbus_send>
 8001ef2:	0003      	movs	r3, r0
}
 8001ef4:	0018      	movs	r0, r3
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	b004      	add	sp, #16
 8001efa:	bdb0      	pop	{r4, r5, r7, pc}
 8001efc:	20000468 	.word	0x20000468
 8001f00:	20000000 	.word	0x20000000

08001f04 <edit_multiple_registers>:

int8_t edit_multiple_registers(uint8_t *tx_len)
{
 8001f04:	b5b0      	push	{r4, r5, r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
	(*tx_len) = 0;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	701a      	strb	r2, [r3, #0]

	// Handle Error Checking
	uint16_t first_register_address = (get_rx_buffer(2) << 8) | get_rx_buffer(3);
 8001f12:	2002      	movs	r0, #2
 8001f14:	f000 fbca 	bl	80026ac <get_rx_buffer>
 8001f18:	0003      	movs	r3, r0
 8001f1a:	021b      	lsls	r3, r3, #8
 8001f1c:	b21c      	sxth	r4, r3
 8001f1e:	2003      	movs	r0, #3
 8001f20:	f000 fbc4 	bl	80026ac <get_rx_buffer>
 8001f24:	0003      	movs	r3, r0
 8001f26:	b21b      	sxth	r3, r3
 8001f28:	4323      	orrs	r3, r4
 8001f2a:	b21a      	sxth	r2, r3
 8001f2c:	2314      	movs	r3, #20
 8001f2e:	18fb      	adds	r3, r7, r3
 8001f30:	801a      	strh	r2, [r3, #0]

	uint16_t num_registers = (get_rx_buffer(4) << 8) | get_rx_buffer(5);
 8001f32:	2004      	movs	r0, #4
 8001f34:	f000 fbba 	bl	80026ac <get_rx_buffer>
 8001f38:	0003      	movs	r3, r0
 8001f3a:	021b      	lsls	r3, r3, #8
 8001f3c:	b21c      	sxth	r4, r3
 8001f3e:	2005      	movs	r0, #5
 8001f40:	f000 fbb4 	bl	80026ac <get_rx_buffer>
 8001f44:	0003      	movs	r3, r0
 8001f46:	b21b      	sxth	r3, r3
 8001f48:	4323      	orrs	r3, r4
 8001f4a:	b21a      	sxth	r2, r3
 8001f4c:	2112      	movs	r1, #18
 8001f4e:	187b      	adds	r3, r7, r1
 8001f50:	801a      	strh	r2, [r3, #0]

	if(num_registers > 125 || num_registers < 1) // 125 is the limit according to modbus protocol
 8001f52:	000a      	movs	r2, r1
 8001f54:	18bb      	adds	r3, r7, r2
 8001f56:	881b      	ldrh	r3, [r3, #0]
 8001f58:	2b7d      	cmp	r3, #125	@ 0x7d
 8001f5a:	d803      	bhi.n	8001f64 <edit_multiple_registers+0x60>
 8001f5c:	18bb      	adds	r3, r7, r2
 8001f5e:	881b      	ldrh	r3, [r3, #0]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d104      	bne.n	8001f6e <edit_multiple_registers+0x6a>
	{
		return modbus_exception(MB_ILLEGAL_DATA_VALUE);
 8001f64:	2006      	movs	r0, #6
 8001f66:	f000 f8cf 	bl	8002108 <modbus_exception>
 8001f6a:	0003      	movs	r3, r0
 8001f6c:	e0c3      	b.n	80020f6 <edit_multiple_registers+0x1f2>
	}

	uint16_t last_register_address = first_register_address + (num_registers - 1);
 8001f6e:	2312      	movs	r3, #18
 8001f70:	18fa      	adds	r2, r7, r3
 8001f72:	2314      	movs	r3, #20
 8001f74:	18fb      	adds	r3, r7, r3
 8001f76:	8812      	ldrh	r2, [r2, #0]
 8001f78:	881b      	ldrh	r3, [r3, #0]
 8001f7a:	18d3      	adds	r3, r2, r3
 8001f7c:	b29a      	uxth	r2, r3
 8001f7e:	2110      	movs	r1, #16
 8001f80:	187b      	adds	r3, r7, r1
 8001f82:	3a01      	subs	r2, #1
 8001f84:	801a      	strh	r2, [r3, #0]

	if(last_register_address > NUM_HOLDING_REGISTERS)
 8001f86:	187b      	adds	r3, r7, r1
 8001f88:	881b      	ldrh	r3, [r3, #0]
 8001f8a:	2b10      	cmp	r3, #16
 8001f8c:	d904      	bls.n	8001f98 <edit_multiple_registers+0x94>
	{
		return modbus_exception(MB_ILLEGAL_DATA_ADDRESS);
 8001f8e:	2005      	movs	r0, #5
 8001f90:	f000 f8ba 	bl	8002108 <modbus_exception>
 8001f94:	0003      	movs	r3, r0
 8001f96:	e0ae      	b.n	80020f6 <edit_multiple_registers+0x1f2>
	}

	// Protect Read only values
	if(((first_register_address >= ADC_0) && (first_register_address <= GPIO_READ)) ||
 8001f98:	2214      	movs	r2, #20
 8001f9a:	18bb      	adds	r3, r7, r2
 8001f9c:	881b      	ldrh	r3, [r3, #0]
 8001f9e:	2b09      	cmp	r3, #9
 8001fa0:	d903      	bls.n	8001faa <edit_multiple_registers+0xa6>
 8001fa2:	18bb      	adds	r3, r7, r2
 8001fa4:	881b      	ldrh	r3, [r3, #0]
 8001fa6:	2b0e      	cmp	r3, #14
 8001fa8:	d912      	bls.n	8001fd0 <edit_multiple_registers+0xcc>
 8001faa:	2210      	movs	r2, #16
 8001fac:	18bb      	adds	r3, r7, r2
 8001fae:	881b      	ldrh	r3, [r3, #0]
 8001fb0:	2b09      	cmp	r3, #9
 8001fb2:	d903      	bls.n	8001fbc <edit_multiple_registers+0xb8>
		 ((last_register_address >= ADC_0) && (last_register_address <= GPIO_READ)) ||
 8001fb4:	18bb      	adds	r3, r7, r2
 8001fb6:	881b      	ldrh	r3, [r3, #0]
 8001fb8:	2b0e      	cmp	r3, #14
 8001fba:	d909      	bls.n	8001fd0 <edit_multiple_registers+0xcc>
 8001fbc:	2314      	movs	r3, #20
 8001fbe:	18fb      	adds	r3, r7, r3
 8001fc0:	881b      	ldrh	r3, [r3, #0]
 8001fc2:	2b09      	cmp	r3, #9
 8001fc4:	d809      	bhi.n	8001fda <edit_multiple_registers+0xd6>
		 ((first_register_address < ADC_0) && (last_register_address > GPIO_READ)))
 8001fc6:	2310      	movs	r3, #16
 8001fc8:	18fb      	adds	r3, r7, r3
 8001fca:	881b      	ldrh	r3, [r3, #0]
 8001fcc:	2b0e      	cmp	r3, #14
 8001fce:	d904      	bls.n	8001fda <edit_multiple_registers+0xd6>
	{
		// Ensure that sensor values are restricted to read-only
		return modbus_exception(MB_ILLEGAL_FUNCTION);
 8001fd0:	2004      	movs	r0, #4
 8001fd2:	f000 f899 	bl	8002108 <modbus_exception>
 8001fd6:	0003      	movs	r3, r0
 8001fd8:	e08d      	b.n	80020f6 <edit_multiple_registers+0x1f2>
	}

	// Edit holding registers
	modbus_tx_buffer[0] = get_rx_buffer(0); // Append Slave id
 8001fda:	2000      	movs	r0, #0
 8001fdc:	f000 fb66 	bl	80026ac <get_rx_buffer>
 8001fe0:	0003      	movs	r3, r0
 8001fe2:	001a      	movs	r2, r3
 8001fe4:	4b46      	ldr	r3, [pc, #280]	@ (8002100 <edit_multiple_registers+0x1fc>)
 8001fe6:	701a      	strb	r2, [r3, #0]
	modbus_tx_buffer[1] = get_rx_buffer(1); // Append Function Code
 8001fe8:	2001      	movs	r0, #1
 8001fea:	f000 fb5f 	bl	80026ac <get_rx_buffer>
 8001fee:	0003      	movs	r3, r0
 8001ff0:	001a      	movs	r2, r3
 8001ff2:	4b43      	ldr	r3, [pc, #268]	@ (8002100 <edit_multiple_registers+0x1fc>)
 8001ff4:	705a      	strb	r2, [r3, #1]
	// Append the Write Address (high byte then low byte)
	modbus_tx_buffer[2] = get_rx_buffer(2);
 8001ff6:	2002      	movs	r0, #2
 8001ff8:	f000 fb58 	bl	80026ac <get_rx_buffer>
 8001ffc:	0003      	movs	r3, r0
 8001ffe:	001a      	movs	r2, r3
 8002000:	4b3f      	ldr	r3, [pc, #252]	@ (8002100 <edit_multiple_registers+0x1fc>)
 8002002:	709a      	strb	r2, [r3, #2]
	modbus_tx_buffer[3] = get_rx_buffer(3);
 8002004:	2003      	movs	r0, #3
 8002006:	f000 fb51 	bl	80026ac <get_rx_buffer>
 800200a:	0003      	movs	r3, r0
 800200c:	001a      	movs	r2, r3
 800200e:	4b3c      	ldr	r3, [pc, #240]	@ (8002100 <edit_multiple_registers+0x1fc>)
 8002010:	70da      	strb	r2, [r3, #3]
	// Append the quantity of registers to be written (high byte then low byte)
	modbus_tx_buffer[4] = get_rx_buffer(4);
 8002012:	2004      	movs	r0, #4
 8002014:	f000 fb4a 	bl	80026ac <get_rx_buffer>
 8002018:	0003      	movs	r3, r0
 800201a:	001a      	movs	r2, r3
 800201c:	4b38      	ldr	r3, [pc, #224]	@ (8002100 <edit_multiple_registers+0x1fc>)
 800201e:	711a      	strb	r2, [r3, #4]
	modbus_tx_buffer[5] = get_rx_buffer(5);
 8002020:	2005      	movs	r0, #5
 8002022:	f000 fb43 	bl	80026ac <get_rx_buffer>
 8002026:	0003      	movs	r3, r0
 8002028:	001a      	movs	r2, r3
 800202a:	4b35      	ldr	r3, [pc, #212]	@ (8002100 <edit_multiple_registers+0x1fc>)
 800202c:	715a      	strb	r2, [r3, #5]
	(*tx_len) = 6;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2206      	movs	r2, #6
 8002032:	701a      	strb	r2, [r3, #0]

	for(uint8_t i = 0; i < num_registers; i++)
 8002034:	2317      	movs	r3, #23
 8002036:	18fb      	adds	r3, r7, r3
 8002038:	2200      	movs	r2, #0
 800203a:	701a      	strb	r2, [r3, #0]
 800203c:	e032      	b.n	80020a4 <edit_multiple_registers+0x1a0>
	{
		holding_register_database[first_register_address + i] = (get_rx_buffer(2 * i + 7) << 8) | get_rx_buffer(2 * i + 8);
 800203e:	2517      	movs	r5, #23
 8002040:	197b      	adds	r3, r7, r5
 8002042:	781b      	ldrb	r3, [r3, #0]
 8002044:	18db      	adds	r3, r3, r3
 8002046:	b2db      	uxtb	r3, r3
 8002048:	3307      	adds	r3, #7
 800204a:	b2db      	uxtb	r3, r3
 800204c:	0018      	movs	r0, r3
 800204e:	f000 fb2d 	bl	80026ac <get_rx_buffer>
 8002052:	0003      	movs	r3, r0
 8002054:	021b      	lsls	r3, r3, #8
 8002056:	b21c      	sxth	r4, r3
 8002058:	197b      	adds	r3, r7, r5
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	3304      	adds	r3, #4
 800205e:	b2db      	uxtb	r3, r3
 8002060:	18db      	adds	r3, r3, r3
 8002062:	b2db      	uxtb	r3, r3
 8002064:	0018      	movs	r0, r3
 8002066:	f000 fb21 	bl	80026ac <get_rx_buffer>
 800206a:	0003      	movs	r3, r0
 800206c:	b21b      	sxth	r3, r3
 800206e:	4323      	orrs	r3, r4
 8002070:	b219      	sxth	r1, r3
 8002072:	2014      	movs	r0, #20
 8002074:	183b      	adds	r3, r7, r0
 8002076:	881a      	ldrh	r2, [r3, #0]
 8002078:	197b      	adds	r3, r7, r5
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	18d2      	adds	r2, r2, r3
 800207e:	b289      	uxth	r1, r1
 8002080:	4b20      	ldr	r3, [pc, #128]	@ (8002104 <edit_multiple_registers+0x200>)
 8002082:	0052      	lsls	r2, r2, #1
 8002084:	52d1      	strh	r1, [r2, r3]

		// Handle the range boundaries of each writable register
		handle_range(first_register_address + i);
 8002086:	197b      	adds	r3, r7, r5
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	b29a      	uxth	r2, r3
 800208c:	183b      	adds	r3, r7, r0
 800208e:	881b      	ldrh	r3, [r3, #0]
 8002090:	18d3      	adds	r3, r2, r3
 8002092:	b29b      	uxth	r3, r3
 8002094:	0018      	movs	r0, r3
 8002096:	f000 f85f 	bl	8002158 <handle_range>
	for(uint8_t i = 0; i < num_registers; i++)
 800209a:	197b      	adds	r3, r7, r5
 800209c:	781a      	ldrb	r2, [r3, #0]
 800209e:	197b      	adds	r3, r7, r5
 80020a0:	3201      	adds	r2, #1
 80020a2:	701a      	strb	r2, [r3, #0]
 80020a4:	2317      	movs	r3, #23
 80020a6:	18fb      	adds	r3, r7, r3
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	2212      	movs	r2, #18
 80020ae:	18ba      	adds	r2, r7, r2
 80020b0:	8812      	ldrh	r2, [r2, #0]
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d8c3      	bhi.n	800203e <edit_multiple_registers+0x13a>

	// TIMING WORKAROUND START
//	HAL_Delay(1);
	// TIMING WORKAROUND END

	int8_t status = modbus_send((*tx_len));
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	250f      	movs	r5, #15
 80020bc:	197c      	adds	r4, r7, r5
 80020be:	0018      	movs	r0, r3
 80020c0:	f000 f906 	bl	80022d0 <modbus_send>
 80020c4:	0003      	movs	r3, r0
 80020c6:	7023      	strb	r3, [r4, #0]

	if(status == MB_SUCCESS)
 80020c8:	197b      	adds	r3, r7, r5
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	b25b      	sxtb	r3, r3
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d10d      	bne.n	80020ee <edit_multiple_registers+0x1ea>
	{
		// Special Case Modbus Baud Rate Modification
		if((first_register_address <= 1) && last_register_address >= 1)
 80020d2:	2314      	movs	r3, #20
 80020d4:	18fb      	adds	r3, r7, r3
 80020d6:	881b      	ldrh	r3, [r3, #0]
 80020d8:	2b01      	cmp	r3, #1
 80020da:	d808      	bhi.n	80020ee <edit_multiple_registers+0x1ea>
 80020dc:	2310      	movs	r3, #16
 80020de:	18fb      	adds	r3, r7, r3
 80020e0:	881b      	ldrh	r3, [r3, #0]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d003      	beq.n	80020ee <edit_multiple_registers+0x1ea>
		{
			return modbus_change_baud_rate();
 80020e6:	f000 fa55 	bl	8002594 <modbus_change_baud_rate>
 80020ea:	0003      	movs	r3, r0
 80020ec:	e003      	b.n	80020f6 <edit_multiple_registers+0x1f2>
		}
	}
	return status;
 80020ee:	230f      	movs	r3, #15
 80020f0:	18fb      	adds	r3, r7, r3
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	b25b      	sxtb	r3, r3
}
 80020f6:	0018      	movs	r0, r3
 80020f8:	46bd      	mov	sp, r7
 80020fa:	b006      	add	sp, #24
 80020fc:	bdb0      	pop	{r4, r5, r7, pc}
 80020fe:	46c0      	nop			@ (mov r8, r8)
 8002100:	20000468 	.word	0x20000468
 8002104:	20000000 	.word	0x20000000

08002108 <modbus_exception>:

int8_t modbus_exception(int8_t exception_code)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	0002      	movs	r2, r0
 8002110:	1dfb      	adds	r3, r7, #7
 8002112:	701a      	strb	r2, [r3, #0]
	modbus_tx_buffer[0] = get_rx_buffer(0);
 8002114:	2000      	movs	r0, #0
 8002116:	f000 fac9 	bl	80026ac <get_rx_buffer>
 800211a:	0003      	movs	r3, r0
 800211c:	001a      	movs	r2, r3
 800211e:	4b0d      	ldr	r3, [pc, #52]	@ (8002154 <modbus_exception+0x4c>)
 8002120:	701a      	strb	r2, [r3, #0]
	modbus_tx_buffer[1] = get_rx_buffer(1) | 0x80;
 8002122:	2001      	movs	r0, #1
 8002124:	f000 fac2 	bl	80026ac <get_rx_buffer>
 8002128:	0003      	movs	r3, r0
 800212a:	001a      	movs	r2, r3
 800212c:	2380      	movs	r3, #128	@ 0x80
 800212e:	425b      	negs	r3, r3
 8002130:	4313      	orrs	r3, r2
 8002132:	b2da      	uxtb	r2, r3
 8002134:	4b07      	ldr	r3, [pc, #28]	@ (8002154 <modbus_exception+0x4c>)
 8002136:	705a      	strb	r2, [r3, #1]
	modbus_tx_buffer[2] = exception_code - 3; // Subtract 3 to match the modbus defined error code value
 8002138:	1dfb      	adds	r3, r7, #7
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	3b03      	subs	r3, #3
 800213e:	b2da      	uxtb	r2, r3
 8002140:	4b04      	ldr	r3, [pc, #16]	@ (8002154 <modbus_exception+0x4c>)
 8002142:	709a      	strb	r2, [r3, #2]

	return modbus_send(3);
 8002144:	2003      	movs	r0, #3
 8002146:	f000 f8c3 	bl	80022d0 <modbus_send>
 800214a:	0003      	movs	r3, r0
}
 800214c:	0018      	movs	r0, r3
 800214e:	46bd      	mov	sp, r7
 8002150:	b002      	add	sp, #8
 8002152:	bd80      	pop	{r7, pc}
 8002154:	20000468 	.word	0x20000468

08002158 <handle_range>:

void handle_range(uint16_t holding_register)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	0002      	movs	r2, r0
 8002160:	1dbb      	adds	r3, r7, #6
 8002162:	801a      	strh	r2, [r3, #0]
	switch(holding_register)
 8002164:	1dbb      	adds	r3, r7, #6
 8002166:	881b      	ldrh	r3, [r3, #0]
 8002168:	2b0f      	cmp	r3, #15
 800216a:	d900      	bls.n	800216e <handle_range+0x16>
 800216c:	e0a6      	b.n	80022bc <handle_range+0x164>
 800216e:	009a      	lsls	r2, r3, #2
 8002170:	4b54      	ldr	r3, [pc, #336]	@ (80022c4 <handle_range+0x16c>)
 8002172:	18d3      	adds	r3, r2, r3
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	469f      	mov	pc, r3
	{
		case MODBUS_ID:
		{
			if(holding_register_database[holding_register] > 0xFF)
 8002178:	1dbb      	adds	r3, r7, #6
 800217a:	881a      	ldrh	r2, [r3, #0]
 800217c:	4b52      	ldr	r3, [pc, #328]	@ (80022c8 <handle_range+0x170>)
 800217e:	0052      	lsls	r2, r2, #1
 8002180:	5ad3      	ldrh	r3, [r2, r3]
 8002182:	2bff      	cmp	r3, #255	@ 0xff
 8002184:	d800      	bhi.n	8002188 <handle_range+0x30>
 8002186:	e08a      	b.n	800229e <handle_range+0x146>
			{
				holding_register_database[holding_register] = 0xFF;
 8002188:	1dbb      	adds	r3, r7, #6
 800218a:	881a      	ldrh	r2, [r3, #0]
 800218c:	4b4e      	ldr	r3, [pc, #312]	@ (80022c8 <handle_range+0x170>)
 800218e:	0052      	lsls	r2, r2, #1
 8002190:	21ff      	movs	r1, #255	@ 0xff
 8002192:	52d1      	strh	r1, [r2, r3]
			}
			break;
 8002194:	e083      	b.n	800229e <handle_range+0x146>
		}
		case MB_BAUD_RATE:
		{
			if(holding_register_database[holding_register] < BAUD_RATE_4800)
 8002196:	1dbb      	adds	r3, r7, #6
 8002198:	881a      	ldrh	r2, [r3, #0]
 800219a:	4b4b      	ldr	r3, [pc, #300]	@ (80022c8 <handle_range+0x170>)
 800219c:	0052      	lsls	r2, r2, #1
 800219e:	5ad3      	ldrh	r3, [r2, r3]
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d806      	bhi.n	80021b2 <handle_range+0x5a>
			{
				holding_register_database[holding_register] = BAUD_RATE_4800;
 80021a4:	1dbb      	adds	r3, r7, #6
 80021a6:	881a      	ldrh	r2, [r3, #0]
 80021a8:	4b47      	ldr	r3, [pc, #284]	@ (80022c8 <handle_range+0x170>)
 80021aa:	0052      	lsls	r2, r2, #1
 80021ac:	2102      	movs	r1, #2
 80021ae:	52d1      	strh	r1, [r2, r3]
			}
			else if(holding_register_database[holding_register] > BAUD_RATE_256000)
			{
				holding_register_database[holding_register] = BAUD_RATE_256000;
			}
			break;
 80021b0:	e077      	b.n	80022a2 <handle_range+0x14a>
			else if(holding_register_database[holding_register] > BAUD_RATE_256000)
 80021b2:	1dbb      	adds	r3, r7, #6
 80021b4:	881a      	ldrh	r2, [r3, #0]
 80021b6:	4b44      	ldr	r3, [pc, #272]	@ (80022c8 <handle_range+0x170>)
 80021b8:	0052      	lsls	r2, r2, #1
 80021ba:	5ad3      	ldrh	r3, [r2, r3]
 80021bc:	2b09      	cmp	r3, #9
 80021be:	d800      	bhi.n	80021c2 <handle_range+0x6a>
 80021c0:	e06f      	b.n	80022a2 <handle_range+0x14a>
				holding_register_database[holding_register] = BAUD_RATE_256000;
 80021c2:	1dbb      	adds	r3, r7, #6
 80021c4:	881a      	ldrh	r2, [r3, #0]
 80021c6:	4b40      	ldr	r3, [pc, #256]	@ (80022c8 <handle_range+0x170>)
 80021c8:	0052      	lsls	r2, r2, #1
 80021ca:	2109      	movs	r1, #9
 80021cc:	52d1      	strh	r1, [r2, r3]
			break;
 80021ce:	e068      	b.n	80022a2 <handle_range+0x14a>
		}
		case MB_TRANSMIT_TIMEOUT:
		{
			if(holding_register_database[holding_register] < 5)
 80021d0:	1dbb      	adds	r3, r7, #6
 80021d2:	881a      	ldrh	r2, [r3, #0]
 80021d4:	4b3c      	ldr	r3, [pc, #240]	@ (80022c8 <handle_range+0x170>)
 80021d6:	0052      	lsls	r2, r2, #1
 80021d8:	5ad3      	ldrh	r3, [r2, r3]
 80021da:	2b04      	cmp	r3, #4
 80021dc:	d806      	bhi.n	80021ec <handle_range+0x94>
			{
				holding_register_database[holding_register] = 5;
 80021de:	1dbb      	adds	r3, r7, #6
 80021e0:	881a      	ldrh	r2, [r3, #0]
 80021e2:	4b39      	ldr	r3, [pc, #228]	@ (80022c8 <handle_range+0x170>)
 80021e4:	0052      	lsls	r2, r2, #1
 80021e6:	2105      	movs	r1, #5
 80021e8:	52d1      	strh	r1, [r2, r3]
			}
			else if(holding_register_database[holding_register] > 1000)
			{
				holding_register_database[holding_register] = 1000;
			}
			break;
 80021ea:	e05c      	b.n	80022a6 <handle_range+0x14e>
			else if(holding_register_database[holding_register] > 1000)
 80021ec:	1dbb      	adds	r3, r7, #6
 80021ee:	881a      	ldrh	r2, [r3, #0]
 80021f0:	4b35      	ldr	r3, [pc, #212]	@ (80022c8 <handle_range+0x170>)
 80021f2:	0052      	lsls	r2, r2, #1
 80021f4:	5ad2      	ldrh	r2, [r2, r3]
 80021f6:	23fa      	movs	r3, #250	@ 0xfa
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	429a      	cmp	r2, r3
 80021fc:	d953      	bls.n	80022a6 <handle_range+0x14e>
				holding_register_database[holding_register] = 1000;
 80021fe:	1dbb      	adds	r3, r7, #6
 8002200:	881a      	ldrh	r2, [r3, #0]
 8002202:	4b31      	ldr	r3, [pc, #196]	@ (80022c8 <handle_range+0x170>)
 8002204:	0052      	lsls	r2, r2, #1
 8002206:	21fa      	movs	r1, #250	@ 0xfa
 8002208:	0089      	lsls	r1, r1, #2
 800220a:	52d1      	strh	r1, [r2, r3]
			break;
 800220c:	e04b      	b.n	80022a6 <handle_range+0x14e>
		}
		case MB_TRANSMIT_RETRIES:
		{
			if(holding_register_database[holding_register] > 5)
 800220e:	1dbb      	adds	r3, r7, #6
 8002210:	881a      	ldrh	r2, [r3, #0]
 8002212:	4b2d      	ldr	r3, [pc, #180]	@ (80022c8 <handle_range+0x170>)
 8002214:	0052      	lsls	r2, r2, #1
 8002216:	5ad3      	ldrh	r3, [r2, r3]
 8002218:	2b05      	cmp	r3, #5
 800221a:	d946      	bls.n	80022aa <handle_range+0x152>
			{
				holding_register_database[holding_register] = 5;
 800221c:	1dbb      	adds	r3, r7, #6
 800221e:	881a      	ldrh	r2, [r3, #0]
 8002220:	4b29      	ldr	r3, [pc, #164]	@ (80022c8 <handle_range+0x170>)
 8002222:	0052      	lsls	r2, r2, #1
 8002224:	2105      	movs	r1, #5
 8002226:	52d1      	strh	r1, [r2, r3]
			}
			break;
 8002228:	e03f      	b.n	80022aa <handle_range+0x152>
		}
		case MB_ERRORS:
		{
			if(holding_register_database[holding_register] > 0x3FF)
 800222a:	1dbb      	adds	r3, r7, #6
 800222c:	881a      	ldrh	r2, [r3, #0]
 800222e:	4b26      	ldr	r3, [pc, #152]	@ (80022c8 <handle_range+0x170>)
 8002230:	0052      	lsls	r2, r2, #1
 8002232:	5ad2      	ldrh	r2, [r2, r3]
 8002234:	2380      	movs	r3, #128	@ 0x80
 8002236:	00db      	lsls	r3, r3, #3
 8002238:	429a      	cmp	r2, r3
 800223a:	d338      	bcc.n	80022ae <handle_range+0x156>
			{
				holding_register_database[holding_register] = 0x3FF;
 800223c:	1dbb      	adds	r3, r7, #6
 800223e:	881a      	ldrh	r2, [r3, #0]
 8002240:	4b21      	ldr	r3, [pc, #132]	@ (80022c8 <handle_range+0x170>)
 8002242:	0052      	lsls	r2, r2, #1
 8002244:	4921      	ldr	r1, [pc, #132]	@ (80022cc <handle_range+0x174>)
 8002246:	52d1      	strh	r1, [r2, r3]
			}
			break;
 8002248:	e031      	b.n	80022ae <handle_range+0x156>
		}
		case I2C_ERRORS:
		{
			if(holding_register_database[holding_register] > 0x7F)
 800224a:	1dbb      	adds	r3, r7, #6
 800224c:	881a      	ldrh	r2, [r3, #0]
 800224e:	4b1e      	ldr	r3, [pc, #120]	@ (80022c8 <handle_range+0x170>)
 8002250:	0052      	lsls	r2, r2, #1
 8002252:	5ad3      	ldrh	r3, [r2, r3]
 8002254:	2b7f      	cmp	r3, #127	@ 0x7f
 8002256:	d92c      	bls.n	80022b2 <handle_range+0x15a>
			{
				holding_register_database[holding_register] = 0x7F;
 8002258:	1dbb      	adds	r3, r7, #6
 800225a:	881a      	ldrh	r2, [r3, #0]
 800225c:	4b1a      	ldr	r3, [pc, #104]	@ (80022c8 <handle_range+0x170>)
 800225e:	0052      	lsls	r2, r2, #1
 8002260:	217f      	movs	r1, #127	@ 0x7f
 8002262:	52d1      	strh	r1, [r2, r3]
			}
			break;
 8002264:	e025      	b.n	80022b2 <handle_range+0x15a>
		}
		case I2C_SHUTDOWN:
		{
			if(holding_register_database[holding_register] > 1)
 8002266:	1dbb      	adds	r3, r7, #6
 8002268:	881a      	ldrh	r2, [r3, #0]
 800226a:	4b17      	ldr	r3, [pc, #92]	@ (80022c8 <handle_range+0x170>)
 800226c:	0052      	lsls	r2, r2, #1
 800226e:	5ad3      	ldrh	r3, [r2, r3]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d920      	bls.n	80022b6 <handle_range+0x15e>
			{
				holding_register_database[holding_register] = 1;
 8002274:	1dbb      	adds	r3, r7, #6
 8002276:	881a      	ldrh	r2, [r3, #0]
 8002278:	4b13      	ldr	r3, [pc, #76]	@ (80022c8 <handle_range+0x170>)
 800227a:	0052      	lsls	r2, r2, #1
 800227c:	2101      	movs	r1, #1
 800227e:	52d1      	strh	r1, [r2, r3]
			}
			break;
 8002280:	e019      	b.n	80022b6 <handle_range+0x15e>
		}
		case GPIO_WRITE:
		{
			if(holding_register_database[holding_register] > 0xF)
 8002282:	1dbb      	adds	r3, r7, #6
 8002284:	881a      	ldrh	r2, [r3, #0]
 8002286:	4b10      	ldr	r3, [pc, #64]	@ (80022c8 <handle_range+0x170>)
 8002288:	0052      	lsls	r2, r2, #1
 800228a:	5ad3      	ldrh	r3, [r2, r3]
 800228c:	2b0f      	cmp	r3, #15
 800228e:	d914      	bls.n	80022ba <handle_range+0x162>
			{
				holding_register_database[holding_register] = 0xF;
 8002290:	1dbb      	adds	r3, r7, #6
 8002292:	881a      	ldrh	r2, [r3, #0]
 8002294:	4b0c      	ldr	r3, [pc, #48]	@ (80022c8 <handle_range+0x170>)
 8002296:	0052      	lsls	r2, r2, #1
 8002298:	210f      	movs	r1, #15
 800229a:	52d1      	strh	r1, [r2, r3]
			}
			break;
 800229c:	e00d      	b.n	80022ba <handle_range+0x162>
			break;
 800229e:	46c0      	nop			@ (mov r8, r8)
 80022a0:	e00c      	b.n	80022bc <handle_range+0x164>
			break;
 80022a2:	46c0      	nop			@ (mov r8, r8)
 80022a4:	e00a      	b.n	80022bc <handle_range+0x164>
			break;
 80022a6:	46c0      	nop			@ (mov r8, r8)
 80022a8:	e008      	b.n	80022bc <handle_range+0x164>
			break;
 80022aa:	46c0      	nop			@ (mov r8, r8)
 80022ac:	e006      	b.n	80022bc <handle_range+0x164>
			break;
 80022ae:	46c0      	nop			@ (mov r8, r8)
 80022b0:	e004      	b.n	80022bc <handle_range+0x164>
			break;
 80022b2:	46c0      	nop			@ (mov r8, r8)
 80022b4:	e002      	b.n	80022bc <handle_range+0x164>
			break;
 80022b6:	46c0      	nop			@ (mov r8, r8)
 80022b8:	e000      	b.n	80022bc <handle_range+0x164>
			break;
 80022ba:	46c0      	nop			@ (mov r8, r8)
		}
	}
}
 80022bc:	46c0      	nop			@ (mov r8, r8)
 80022be:	46bd      	mov	sp, r7
 80022c0:	b002      	add	sp, #8
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	0800aef0 	.word	0x0800aef0
 80022c8:	20000000 	.word	0x20000000
 80022cc:	000003ff 	.word	0x000003ff

080022d0 <modbus_send>:
#endif // MB_SLAVE

// General Modbus Functions -------------------------------------------------------------------

int8_t modbus_send(uint8_t size)
{
 80022d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022d2:	b085      	sub	sp, #20
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	0002      	movs	r2, r0
 80022d8:	1dfb      	adds	r3, r7, #7
 80022da:	701a      	strb	r2, [r3, #0]
	int8_t status = HAL_OK;
 80022dc:	250f      	movs	r5, #15
 80022de:	197b      	adds	r3, r7, r5
 80022e0:	2200      	movs	r2, #0
 80022e2:	701a      	strb	r2, [r3, #0]
	// Append CRC (low byte then high byte)
	uint16_t crc = crc_16(modbus_tx_buffer, size);
 80022e4:	260c      	movs	r6, #12
 80022e6:	19bc      	adds	r4, r7, r6
 80022e8:	1dfb      	adds	r3, r7, #7
 80022ea:	781a      	ldrb	r2, [r3, #0]
 80022ec:	4b1f      	ldr	r3, [pc, #124]	@ (800236c <modbus_send+0x9c>)
 80022ee:	0011      	movs	r1, r2
 80022f0:	0018      	movs	r0, r3
 80022f2:	f000 fa09 	bl	8002708 <crc_16>
 80022f6:	0003      	movs	r3, r0
 80022f8:	8023      	strh	r3, [r4, #0]
	modbus_tx_buffer[size] = low_byte(crc);
 80022fa:	1dfb      	adds	r3, r7, #7
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	19ba      	adds	r2, r7, r6
 8002300:	8812      	ldrh	r2, [r2, #0]
 8002302:	b2d1      	uxtb	r1, r2
 8002304:	4a19      	ldr	r2, [pc, #100]	@ (800236c <modbus_send+0x9c>)
 8002306:	54d1      	strb	r1, [r2, r3]
	modbus_tx_buffer[size + 1] = high_byte(crc);
 8002308:	19bb      	adds	r3, r7, r6
 800230a:	881b      	ldrh	r3, [r3, #0]
 800230c:	0a1b      	lsrs	r3, r3, #8
 800230e:	b29a      	uxth	r2, r3
 8002310:	1dfb      	adds	r3, r7, #7
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	3301      	adds	r3, #1
 8002316:	b2d1      	uxtb	r1, r2
 8002318:	4a14      	ldr	r2, [pc, #80]	@ (800236c <modbus_send+0x9c>)
 800231a:	54d1      	strb	r1, [r2, r3]

	uart_tx_int = 0; // This will enable tx timeout monitoring
 800231c:	4b14      	ldr	r3, [pc, #80]	@ (8002370 <modbus_send+0xa0>)
 800231e:	2200      	movs	r2, #0
 8002320:	701a      	strb	r2, [r3, #0]
	tx_time = HAL_GetTick();
 8002322:	f003 fbdd 	bl	8005ae0 <HAL_GetTick>
 8002326:	0002      	movs	r2, r0
 8002328:	4b12      	ldr	r3, [pc, #72]	@ (8002374 <modbus_send+0xa4>)
 800232a:	601a      	str	r2, [r3, #0]
	status = HAL_UART_Transmit_DMA(&huart1, modbus_tx_buffer, size + 2);
 800232c:	1dfb      	adds	r3, r7, #7
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	b29b      	uxth	r3, r3
 8002332:	3302      	adds	r3, #2
 8002334:	b29a      	uxth	r2, r3
 8002336:	490d      	ldr	r1, [pc, #52]	@ (800236c <modbus_send+0x9c>)
 8002338:	4b0f      	ldr	r3, [pc, #60]	@ (8002378 <modbus_send+0xa8>)
 800233a:	0018      	movs	r0, r3
 800233c:	f006 ff5a 	bl	80091f4 <HAL_UART_Transmit_DMA>
 8002340:	0003      	movs	r3, r0
 8002342:	001a      	movs	r2, r3
 8002344:	197b      	adds	r3, r7, r5
 8002346:	701a      	strb	r2, [r3, #0]
	__HAL_DMA_DISABLE_IT(huart1.hdmatx, DMA_IT_HT);
 8002348:	4b0b      	ldr	r3, [pc, #44]	@ (8002378 <modbus_send+0xa8>)
 800234a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	4b09      	ldr	r3, [pc, #36]	@ (8002378 <modbus_send+0xa8>)
 8002352:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	2104      	movs	r1, #4
 8002358:	438a      	bics	r2, r1
 800235a:	601a      	str	r2, [r3, #0]
	return status;
 800235c:	197b      	adds	r3, r7, r5
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	b25b      	sxtb	r3, r3
}
 8002362:	0018      	movs	r0, r3
 8002364:	46bd      	mov	sp, r7
 8002366:	b005      	add	sp, #20
 8002368:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800236a:	46c0      	nop			@ (mov r8, r8)
 800236c:	20000468 	.word	0x20000468
 8002370:	20000022 	.word	0x20000022
 8002374:	20000568 	.word	0x20000568
 8002378:	20000218 	.word	0x20000218

0800237c <modbus_reset>:

int8_t modbus_reset()
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
	int8_t status = 0;
 8002382:	1dfb      	adds	r3, r7, #7
 8002384:	2200      	movs	r2, #0
 8002386:	701a      	strb	r2, [r3, #0]
	// Reset interrupt variables to default state
	uart_tx_int = 1;
 8002388:	4b37      	ldr	r3, [pc, #220]	@ (8002468 <modbus_reset+0xec>)
 800238a:	2201      	movs	r2, #1
 800238c:	701a      	strb	r2, [r3, #0]
	uart_rx_int = 0;
 800238e:	4b37      	ldr	r3, [pc, #220]	@ (800246c <modbus_reset+0xf0>)
 8002390:	2200      	movs	r2, #0
 8002392:	701a      	strb	r2, [r3, #0]
	status = HAL_UART_Abort(&huart1);
 8002394:	4b36      	ldr	r3, [pc, #216]	@ (8002470 <modbus_reset+0xf4>)
 8002396:	0018      	movs	r0, r3
 8002398:	f006 ffbe 	bl	8009318 <HAL_UART_Abort>
 800239c:	0003      	movs	r3, r0
 800239e:	001a      	movs	r2, r3
 80023a0:	1dfb      	adds	r3, r7, #7
 80023a2:	701a      	strb	r2, [r3, #0]
	status |= HAL_UART_DeInit(&huart1);
 80023a4:	4b32      	ldr	r3, [pc, #200]	@ (8002470 <modbus_reset+0xf4>)
 80023a6:	0018      	movs	r0, r3
 80023a8:	f006 fee4 	bl	8009174 <HAL_UART_DeInit>
 80023ac:	0003      	movs	r3, r0
 80023ae:	b259      	sxtb	r1, r3
 80023b0:	1dfb      	adds	r3, r7, #7
 80023b2:	1dfa      	adds	r2, r7, #7
 80023b4:	7812      	ldrb	r2, [r2, #0]
 80023b6:	430a      	orrs	r2, r1
 80023b8:	701a      	strb	r2, [r3, #0]
	__USART1_FORCE_RESET();
 80023ba:	4b2e      	ldr	r3, [pc, #184]	@ (8002474 <modbus_reset+0xf8>)
 80023bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80023be:	4b2d      	ldr	r3, [pc, #180]	@ (8002474 <modbus_reset+0xf8>)
 80023c0:	2180      	movs	r1, #128	@ 0x80
 80023c2:	01c9      	lsls	r1, r1, #7
 80023c4:	430a      	orrs	r2, r1
 80023c6:	631a      	str	r2, [r3, #48]	@ 0x30
	HAL_Delay(100);
 80023c8:	2064      	movs	r0, #100	@ 0x64
 80023ca:	f003 fb93 	bl	8005af4 <HAL_Delay>
	__USART1_RELEASE_RESET();
 80023ce:	4b29      	ldr	r3, [pc, #164]	@ (8002474 <modbus_reset+0xf8>)
 80023d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80023d2:	4b28      	ldr	r3, [pc, #160]	@ (8002474 <modbus_reset+0xf8>)
 80023d4:	4928      	ldr	r1, [pc, #160]	@ (8002478 <modbus_reset+0xfc>)
 80023d6:	400a      	ands	r2, r1
 80023d8:	631a      	str	r2, [r3, #48]	@ 0x30
	status = HAL_RS485Ex_Init(&huart1, UART_DE_POLARITY_HIGH, 0, 0);
 80023da:	4825      	ldr	r0, [pc, #148]	@ (8002470 <modbus_reset+0xf4>)
 80023dc:	2300      	movs	r3, #0
 80023de:	2200      	movs	r2, #0
 80023e0:	2100      	movs	r1, #0
 80023e2:	f008 fa37 	bl	800a854 <HAL_RS485Ex_Init>
 80023e6:	0003      	movs	r3, r0
 80023e8:	001a      	movs	r2, r3
 80023ea:	1dfb      	adds	r3, r7, #7
 80023ec:	701a      	strb	r2, [r3, #0]
	status |= HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8);
 80023ee:	4b20      	ldr	r3, [pc, #128]	@ (8002470 <modbus_reset+0xf4>)
 80023f0:	2100      	movs	r1, #0
 80023f2:	0018      	movs	r0, r3
 80023f4:	f008 faf2 	bl	800a9dc <HAL_UARTEx_SetTxFifoThreshold>
 80023f8:	0003      	movs	r3, r0
 80023fa:	b259      	sxtb	r1, r3
 80023fc:	1dfb      	adds	r3, r7, #7
 80023fe:	1dfa      	adds	r2, r7, #7
 8002400:	7812      	ldrb	r2, [r2, #0]
 8002402:	430a      	orrs	r2, r1
 8002404:	701a      	strb	r2, [r3, #0]
	status |= HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8);
 8002406:	4b1a      	ldr	r3, [pc, #104]	@ (8002470 <modbus_reset+0xf4>)
 8002408:	2100      	movs	r1, #0
 800240a:	0018      	movs	r0, r3
 800240c:	f008 fb26 	bl	800aa5c <HAL_UARTEx_SetRxFifoThreshold>
 8002410:	0003      	movs	r3, r0
 8002412:	b259      	sxtb	r1, r3
 8002414:	1dfb      	adds	r3, r7, #7
 8002416:	1dfa      	adds	r2, r7, #7
 8002418:	7812      	ldrb	r2, [r2, #0]
 800241a:	430a      	orrs	r2, r1
 800241c:	701a      	strb	r2, [r3, #0]
	status |= HAL_UARTEx_DisableFifoMode(&huart1);
 800241e:	4b14      	ldr	r3, [pc, #80]	@ (8002470 <modbus_reset+0xf4>)
 8002420:	0018      	movs	r0, r3
 8002422:	f008 faa1 	bl	800a968 <HAL_UARTEx_DisableFifoMode>
 8002426:	0003      	movs	r3, r0
 8002428:	b259      	sxtb	r1, r3
 800242a:	1dfb      	adds	r3, r7, #7
 800242c:	1dfa      	adds	r2, r7, #7
 800242e:	7812      	ldrb	r2, [r2, #0]
 8002430:	430a      	orrs	r2, r1
 8002432:	701a      	strb	r2, [r3, #0]
	status |= modbus_set_rx();
 8002434:	f000 f822 	bl	800247c <modbus_set_rx>
 8002438:	0003      	movs	r3, r0
 800243a:	0019      	movs	r1, r3
 800243c:	1dfb      	adds	r3, r7, #7
 800243e:	1dfa      	adds	r2, r7, #7
 8002440:	7812      	ldrb	r2, [r2, #0]
 8002442:	430a      	orrs	r2, r1
 8002444:	701a      	strb	r2, [r3, #0]
	if(status != HAL_OK)
 8002446:	1dfb      	adds	r3, r7, #7
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	b25b      	sxtb	r3, r3
 800244c:	2b00      	cmp	r3, #0
 800244e:	d004      	beq.n	800245a <modbus_reset+0xde>
	{
		return handle_modbus_error(MB_FATAL_ERROR);
 8002450:	2015      	movs	r0, #21
 8002452:	f000 f93b 	bl	80026cc <handle_modbus_error>
 8002456:	0003      	movs	r3, r0
 8002458:	e002      	b.n	8002460 <modbus_reset+0xe4>
	}
	return status;
 800245a:	1dfb      	adds	r3, r7, #7
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	b25b      	sxtb	r3, r3
}
 8002460:	0018      	movs	r0, r3
 8002462:	46bd      	mov	sp, r7
 8002464:	b002      	add	sp, #8
 8002466:	bd80      	pop	{r7, pc}
 8002468:	20000022 	.word	0x20000022
 800246c:	20000570 	.word	0x20000570
 8002470:	20000218 	.word	0x20000218
 8002474:	40021000 	.word	0x40021000
 8002478:	ffffbfff 	.word	0xffffbfff

0800247c <modbus_set_rx>:

int8_t modbus_set_rx()
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
	int8_t status = HAL_UARTEx_ReceiveToIdle_DMA(&huart1, modbus_rx_buffer, 6);
 8002482:	490e      	ldr	r1, [pc, #56]	@ (80024bc <modbus_set_rx+0x40>)
 8002484:	4b0e      	ldr	r3, [pc, #56]	@ (80024c0 <modbus_set_rx+0x44>)
 8002486:	2206      	movs	r2, #6
 8002488:	0018      	movs	r0, r3
 800248a:	f008 fb29 	bl	800aae0 <HAL_UARTEx_ReceiveToIdle_DMA>
 800248e:	0003      	movs	r3, r0
 8002490:	001a      	movs	r2, r3
 8002492:	1dfb      	adds	r3, r7, #7
 8002494:	701a      	strb	r2, [r3, #0]
	__HAL_DMA_DISABLE_IT(huart1.hdmarx, DMA_IT_HT);
 8002496:	4b0a      	ldr	r3, [pc, #40]	@ (80024c0 <modbus_set_rx+0x44>)
 8002498:	2280      	movs	r2, #128	@ 0x80
 800249a:	589b      	ldr	r3, [r3, r2]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	4b07      	ldr	r3, [pc, #28]	@ (80024c0 <modbus_set_rx+0x44>)
 80024a2:	2180      	movs	r1, #128	@ 0x80
 80024a4:	585b      	ldr	r3, [r3, r1]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2104      	movs	r1, #4
 80024aa:	438a      	bics	r2, r1
 80024ac:	601a      	str	r2, [r3, #0]

	return status;
 80024ae:	1dfb      	adds	r3, r7, #7
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	b25b      	sxtb	r3, r3
}
 80024b4:	0018      	movs	r0, r3
 80024b6:	46bd      	mov	sp, r7
 80024b8:	b002      	add	sp, #8
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	20000368 	.word	0x20000368
 80024c0:	20000218 	.word	0x20000218

080024c4 <monitor_modbus>:

int8_t monitor_modbus()
{
 80024c4:	b590      	push	{r4, r7, lr}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
	int8_t status = MB_SUCCESS;
 80024ca:	1dfb      	adds	r3, r7, #7
 80024cc:	2200      	movs	r2, #0
 80024ce:	701a      	strb	r2, [r3, #0]

	// Chunk miss handling
	status = handle_chunk_miss();
 80024d0:	1dfc      	adds	r4, r7, #7
 80024d2:	f000 f95f 	bl	8002794 <handle_chunk_miss>
 80024d6:	0003      	movs	r3, r0
 80024d8:	7023      	strb	r3, [r4, #0]
	if(status != MB_SUCCESS)
 80024da:	1dfb      	adds	r3, r7, #7
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	b25b      	sxtb	r3, r3
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d012      	beq.n	800250a <monitor_modbus+0x46>
	{
		status = modbus_reset();
 80024e4:	1dfc      	adds	r4, r7, #7
 80024e6:	f7ff ff49 	bl	800237c <modbus_reset>
 80024ea:	0003      	movs	r3, r0
 80024ec:	7023      	strb	r3, [r4, #0]
		if(status != MB_SUCCESS)
 80024ee:	1dfb      	adds	r3, r7, #7
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	b25b      	sxtb	r3, r3
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d003      	beq.n	8002500 <monitor_modbus+0x3c>
		{
			return status;
 80024f8:	1dfb      	adds	r3, r7, #7
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	b25b      	sxtb	r3, r3
 80024fe:	e03c      	b.n	800257a <monitor_modbus+0xb6>
		}
		return handle_modbus_error(MB_UART_ERROR);
 8002500:	2014      	movs	r0, #20
 8002502:	f000 f8e3 	bl	80026cc <handle_modbus_error>
 8002506:	0003      	movs	r3, r0
 8002508:	e037      	b.n	800257a <monitor_modbus+0xb6>
	}

	// Uart error handling
	if(uart_err_int)
 800250a:	4b1e      	ldr	r3, [pc, #120]	@ (8002584 <monitor_modbus+0xc0>)
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	b2db      	uxtb	r3, r3
 8002510:	2b00      	cmp	r3, #0
 8002512:	d015      	beq.n	8002540 <monitor_modbus+0x7c>
	{
		uart_err_int = 0;
 8002514:	4b1b      	ldr	r3, [pc, #108]	@ (8002584 <monitor_modbus+0xc0>)
 8002516:	2200      	movs	r2, #0
 8002518:	701a      	strb	r2, [r3, #0]
		status = modbus_reset();
 800251a:	1dfc      	adds	r4, r7, #7
 800251c:	f7ff ff2e 	bl	800237c <modbus_reset>
 8002520:	0003      	movs	r3, r0
 8002522:	7023      	strb	r3, [r4, #0]
		if(status != MB_SUCCESS)
 8002524:	1dfb      	adds	r3, r7, #7
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	b25b      	sxtb	r3, r3
 800252a:	2b00      	cmp	r3, #0
 800252c:	d003      	beq.n	8002536 <monitor_modbus+0x72>
		{
			return status;
 800252e:	1dfb      	adds	r3, r7, #7
 8002530:	781b      	ldrb	r3, [r3, #0]
 8002532:	b25b      	sxtb	r3, r3
 8002534:	e021      	b.n	800257a <monitor_modbus+0xb6>
		}
		return handle_modbus_error(MB_UART_ERROR);
 8002536:	2014      	movs	r0, #20
 8002538:	f000 f8c8 	bl	80026cc <handle_modbus_error>
 800253c:	0003      	movs	r3, r0
 800253e:	e01c      	b.n	800257a <monitor_modbus+0xb6>
	}

	// TX timeout handling
	if(!uart_tx_int)
 8002540:	4b11      	ldr	r3, [pc, #68]	@ (8002588 <monitor_modbus+0xc4>)
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	b2db      	uxtb	r3, r3
 8002546:	2b00      	cmp	r3, #0
 8002548:	d114      	bne.n	8002574 <monitor_modbus+0xb0>
	{
		if(HAL_GetTick() - tx_time >= holding_register_database[MB_TRANSMIT_TIMEOUT])
 800254a:	f003 fac9 	bl	8005ae0 <HAL_GetTick>
 800254e:	0002      	movs	r2, r0
 8002550:	4b0e      	ldr	r3, [pc, #56]	@ (800258c <monitor_modbus+0xc8>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	4a0e      	ldr	r2, [pc, #56]	@ (8002590 <monitor_modbus+0xcc>)
 8002558:	8892      	ldrh	r2, [r2, #4]
 800255a:	4293      	cmp	r3, r2
 800255c:	d307      	bcc.n	800256e <monitor_modbus+0xaa>
		{
			uart_tx_int = 1;
 800255e:	4b0a      	ldr	r3, [pc, #40]	@ (8002588 <monitor_modbus+0xc4>)
 8002560:	2201      	movs	r2, #1
 8002562:	701a      	strb	r2, [r3, #0]
			return handle_modbus_error(MB_TX_TIMEOUT);
 8002564:	2012      	movs	r0, #18
 8002566:	f000 f8b1 	bl	80026cc <handle_modbus_error>
 800256a:	0003      	movs	r3, r0
 800256c:	e005      	b.n	800257a <monitor_modbus+0xb6>
		}
		status = HAL_BUSY;
 800256e:	1dfb      	adds	r3, r7, #7
 8002570:	2202      	movs	r2, #2
 8002572:	701a      	strb	r2, [r3, #0]
			}
			status = HAL_BUSY;
		}
	}
#endif
	return status;
 8002574:	1dfb      	adds	r3, r7, #7
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	b25b      	sxtb	r3, r3
}
 800257a:	0018      	movs	r0, r3
 800257c:	46bd      	mov	sp, r7
 800257e:	b003      	add	sp, #12
 8002580:	bd90      	pop	{r4, r7, pc}
 8002582:	46c0      	nop			@ (mov r8, r8)
 8002584:	20000571 	.word	0x20000571
 8002588:	20000022 	.word	0x20000022
 800258c:	20000568 	.word	0x20000568
 8002590:	20000000 	.word	0x20000000

08002594 <modbus_change_baud_rate>:

	return status;
}

int8_t modbus_change_baud_rate()
{
 8002594:	b590      	push	{r4, r7, lr}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
	int8_t status = 0;
 800259a:	1dfb      	adds	r3, r7, #7
 800259c:	2200      	movs	r2, #0
 800259e:	701a      	strb	r2, [r3, #0]

	switch(holding_register_database[MB_BAUD_RATE])
 80025a0:	4b3f      	ldr	r3, [pc, #252]	@ (80026a0 <modbus_change_baud_rate+0x10c>)
 80025a2:	885b      	ldrh	r3, [r3, #2]
 80025a4:	2b09      	cmp	r3, #9
 80025a6:	d831      	bhi.n	800260c <modbus_change_baud_rate+0x78>
 80025a8:	009a      	lsls	r2, r3, #2
 80025aa:	4b3e      	ldr	r3, [pc, #248]	@ (80026a4 <modbus_change_baud_rate+0x110>)
 80025ac:	18d3      	adds	r3, r2, r3
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	469f      	mov	pc, r3
	{
		case BAUD_RATE_2400:
		{
			huart1.Init.BaudRate = 2400;
 80025b2:	4b3d      	ldr	r3, [pc, #244]	@ (80026a8 <modbus_change_baud_rate+0x114>)
 80025b4:	2296      	movs	r2, #150	@ 0x96
 80025b6:	0112      	lsls	r2, r2, #4
 80025b8:	605a      	str	r2, [r3, #4]
			break;
 80025ba:	e04e      	b.n	800265a <modbus_change_baud_rate+0xc6>
		}
		case BAUD_RATE_4800:
		{
			huart1.Init.BaudRate = 4800;
 80025bc:	4b3a      	ldr	r3, [pc, #232]	@ (80026a8 <modbus_change_baud_rate+0x114>)
 80025be:	2296      	movs	r2, #150	@ 0x96
 80025c0:	0152      	lsls	r2, r2, #5
 80025c2:	605a      	str	r2, [r3, #4]
			break;
 80025c4:	e049      	b.n	800265a <modbus_change_baud_rate+0xc6>
		}
		case BAUD_RATE_9600:
		{
			huart1.Init.BaudRate = 9600;
 80025c6:	4b38      	ldr	r3, [pc, #224]	@ (80026a8 <modbus_change_baud_rate+0x114>)
 80025c8:	2296      	movs	r2, #150	@ 0x96
 80025ca:	0192      	lsls	r2, r2, #6
 80025cc:	605a      	str	r2, [r3, #4]
			break;
 80025ce:	e044      	b.n	800265a <modbus_change_baud_rate+0xc6>
		}
		case BAUD_RATE_19200:
		{
			huart1.Init.BaudRate = 19200;
 80025d0:	4b35      	ldr	r3, [pc, #212]	@ (80026a8 <modbus_change_baud_rate+0x114>)
 80025d2:	2296      	movs	r2, #150	@ 0x96
 80025d4:	01d2      	lsls	r2, r2, #7
 80025d6:	605a      	str	r2, [r3, #4]
			break;
 80025d8:	e03f      	b.n	800265a <modbus_change_baud_rate+0xc6>
		}
		case BAUD_RATE_38400:
		{
			huart1.Init.BaudRate = 38400;
 80025da:	4b33      	ldr	r3, [pc, #204]	@ (80026a8 <modbus_change_baud_rate+0x114>)
 80025dc:	2296      	movs	r2, #150	@ 0x96
 80025de:	0212      	lsls	r2, r2, #8
 80025e0:	605a      	str	r2, [r3, #4]
			break;
 80025e2:	e03a      	b.n	800265a <modbus_change_baud_rate+0xc6>
		}
		case BAUD_RATE_57600:
		{
			huart1.Init.BaudRate = 57600;
 80025e4:	4b30      	ldr	r3, [pc, #192]	@ (80026a8 <modbus_change_baud_rate+0x114>)
 80025e6:	22e1      	movs	r2, #225	@ 0xe1
 80025e8:	0212      	lsls	r2, r2, #8
 80025ea:	605a      	str	r2, [r3, #4]
			break;
 80025ec:	e035      	b.n	800265a <modbus_change_baud_rate+0xc6>
		}
		case BAUD_RATE_115200:
		{
			huart1.Init.BaudRate = 115200;
 80025ee:	4b2e      	ldr	r3, [pc, #184]	@ (80026a8 <modbus_change_baud_rate+0x114>)
 80025f0:	22e1      	movs	r2, #225	@ 0xe1
 80025f2:	0252      	lsls	r2, r2, #9
 80025f4:	605a      	str	r2, [r3, #4]
			break;
 80025f6:	e030      	b.n	800265a <modbus_change_baud_rate+0xc6>
		}
		case BAUD_RATE_128000:
		{
			huart1.Init.BaudRate = 128000;
 80025f8:	4b2b      	ldr	r3, [pc, #172]	@ (80026a8 <modbus_change_baud_rate+0x114>)
 80025fa:	22fa      	movs	r2, #250	@ 0xfa
 80025fc:	0252      	lsls	r2, r2, #9
 80025fe:	605a      	str	r2, [r3, #4]
			break;
 8002600:	e02b      	b.n	800265a <modbus_change_baud_rate+0xc6>
		}
		case BAUD_RATE_256000:
		{
			huart1.Init.BaudRate = 256000;
 8002602:	4b29      	ldr	r3, [pc, #164]	@ (80026a8 <modbus_change_baud_rate+0x114>)
 8002604:	22fa      	movs	r2, #250	@ 0xfa
 8002606:	0292      	lsls	r2, r2, #10
 8002608:	605a      	str	r2, [r3, #4]
			break;
 800260a:	e026      	b.n	800265a <modbus_change_baud_rate+0xc6>
		}
		default:
		{
			holding_register_database[MB_BAUD_RATE] = BAUD_RATE_9600;
 800260c:	4b24      	ldr	r3, [pc, #144]	@ (80026a0 <modbus_change_baud_rate+0x10c>)
 800260e:	2203      	movs	r2, #3
 8002610:	805a      	strh	r2, [r3, #2]
			huart1.Init.BaudRate = 9600;
 8002612:	4b25      	ldr	r3, [pc, #148]	@ (80026a8 <modbus_change_baud_rate+0x114>)
 8002614:	2296      	movs	r2, #150	@ 0x96
 8002616:	0192      	lsls	r2, r2, #6
 8002618:	605a      	str	r2, [r3, #4]
			status = UART_SetConfig(&huart1);
 800261a:	4b23      	ldr	r3, [pc, #140]	@ (80026a8 <modbus_change_baud_rate+0x114>)
 800261c:	0018      	movs	r0, r3
 800261e:	f007 fae5 	bl	8009bec <UART_SetConfig>
 8002622:	0003      	movs	r3, r0
 8002624:	001a      	movs	r2, r3
 8002626:	1dfb      	adds	r3, r7, #7
 8002628:	701a      	strb	r2, [r3, #0]
			if(status == HAL_OK)
 800262a:	1dfb      	adds	r3, r7, #7
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	b25b      	sxtb	r3, r3
 8002630:	2b00      	cmp	r3, #0
 8002632:	d10d      	bne.n	8002650 <modbus_change_baud_rate+0xbc>
			{
				status = modbus_reset();
 8002634:	1dfc      	adds	r4, r7, #7
 8002636:	f7ff fea1 	bl	800237c <modbus_reset>
 800263a:	0003      	movs	r3, r0
 800263c:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK)
 800263e:	1dfb      	adds	r3, r7, #7
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	b25b      	sxtb	r3, r3
 8002644:	2b00      	cmp	r3, #0
 8002646:	d003      	beq.n	8002650 <modbus_change_baud_rate+0xbc>
				{
					return status;
 8002648:	1dfb      	adds	r3, r7, #7
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	b25b      	sxtb	r3, r3
 800264e:	e022      	b.n	8002696 <modbus_change_baud_rate+0x102>
				}
			}
			return handle_modbus_error(RANGE_ERROR);
 8002650:	200e      	movs	r0, #14
 8002652:	f000 f83b 	bl	80026cc <handle_modbus_error>
 8002656:	0003      	movs	r3, r0
 8002658:	e01d      	b.n	8002696 <modbus_change_baud_rate+0x102>
		}
	}
	status = UART_SetConfig(&huart1);
 800265a:	4b13      	ldr	r3, [pc, #76]	@ (80026a8 <modbus_change_baud_rate+0x114>)
 800265c:	0018      	movs	r0, r3
 800265e:	f007 fac5 	bl	8009bec <UART_SetConfig>
 8002662:	0003      	movs	r3, r0
 8002664:	001a      	movs	r2, r3
 8002666:	1dfb      	adds	r3, r7, #7
 8002668:	701a      	strb	r2, [r3, #0]
	if(status == HAL_OK)
 800266a:	1dfb      	adds	r3, r7, #7
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	b25b      	sxtb	r3, r3
 8002670:	2b00      	cmp	r3, #0
 8002672:	d10d      	bne.n	8002690 <modbus_change_baud_rate+0xfc>
	{
		// Log error, reset UART
		status = modbus_reset();
 8002674:	1dfc      	adds	r4, r7, #7
 8002676:	f7ff fe81 	bl	800237c <modbus_reset>
 800267a:	0003      	movs	r3, r0
 800267c:	7023      	strb	r3, [r4, #0]
		if(status != HAL_OK)
 800267e:	1dfb      	adds	r3, r7, #7
 8002680:	781b      	ldrb	r3, [r3, #0]
 8002682:	b25b      	sxtb	r3, r3
 8002684:	2b00      	cmp	r3, #0
 8002686:	d003      	beq.n	8002690 <modbus_change_baud_rate+0xfc>
		{
			return status;
 8002688:	1dfb      	adds	r3, r7, #7
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	b25b      	sxtb	r3, r3
 800268e:	e002      	b.n	8002696 <modbus_change_baud_rate+0x102>
		}
	}

	return modbus_set_rx();
 8002690:	f7ff fef4 	bl	800247c <modbus_set_rx>
 8002694:	0003      	movs	r3, r0
}
 8002696:	0018      	movs	r0, r3
 8002698:	46bd      	mov	sp, r7
 800269a:	b003      	add	sp, #12
 800269c:	bd90      	pop	{r4, r7, pc}
 800269e:	46c0      	nop			@ (mov r8, r8)
 80026a0:	20000000 	.word	0x20000000
 80026a4:	0800af30 	.word	0x0800af30
 80026a8:	20000218 	.word	0x20000218

080026ac <get_rx_buffer>:
}


// Low Level Functions -------------------------------------------------------------------------
uint8_t get_rx_buffer(uint8_t index)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	0002      	movs	r2, r0
 80026b4:	1dfb      	adds	r3, r7, #7
 80026b6:	701a      	strb	r2, [r3, #0]
	if (index < MODBUS_RX_BUFFER_SIZE)
	{
		return modbus_rx_buffer[index];
 80026b8:	1dfb      	adds	r3, r7, #7
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	4a02      	ldr	r2, [pc, #8]	@ (80026c8 <get_rx_buffer+0x1c>)
 80026be:	5cd3      	ldrb	r3, [r2, r3]
	}
	return 0xFF;
}
 80026c0:	0018      	movs	r0, r3
 80026c2:	46bd      	mov	sp, r7
 80026c4:	b002      	add	sp, #8
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	20000368 	.word	0x20000368

080026cc <handle_modbus_error>:

int8_t handle_modbus_error(int8_t error_code)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b082      	sub	sp, #8
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	0002      	movs	r2, r0
 80026d4:	1dfb      	adds	r3, r7, #7
 80026d6:	701a      	strb	r2, [r3, #0]
	holding_register_database[MB_ERRORS] |= 1U << (error_code - RANGE_ERROR);
 80026d8:	4b0a      	ldr	r3, [pc, #40]	@ (8002704 <handle_modbus_error+0x38>)
 80026da:	891a      	ldrh	r2, [r3, #8]
 80026dc:	1dfb      	adds	r3, r7, #7
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	b25b      	sxtb	r3, r3
 80026e2:	3b0e      	subs	r3, #14
 80026e4:	2101      	movs	r1, #1
 80026e6:	4099      	lsls	r1, r3
 80026e8:	000b      	movs	r3, r1
 80026ea:	b29b      	uxth	r3, r3
 80026ec:	4313      	orrs	r3, r2
 80026ee:	b29a      	uxth	r2, r3
 80026f0:	4b04      	ldr	r3, [pc, #16]	@ (8002704 <handle_modbus_error+0x38>)
 80026f2:	811a      	strh	r2, [r3, #8]
	return error_code;
 80026f4:	1dfb      	adds	r3, r7, #7
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	b25b      	sxtb	r3, r3
}
 80026fa:	0018      	movs	r0, r3
 80026fc:	46bd      	mov	sp, r7
 80026fe:	b002      	add	sp, #8
 8002700:	bd80      	pop	{r7, pc}
 8002702:	46c0      	nop			@ (mov r8, r8)
 8002704:	20000000 	.word	0x20000000

08002708 <crc_16>:

// Private Functions ---------------------------------------------------------------------------

uint16_t crc_16(uint8_t *data, uint8_t size)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	000a      	movs	r2, r1
 8002712:	1cfb      	adds	r3, r7, #3
 8002714:	701a      	strb	r2, [r3, #0]
	uint8_t crc_hi = 0xFF;
 8002716:	230f      	movs	r3, #15
 8002718:	18fb      	adds	r3, r7, r3
 800271a:	22ff      	movs	r2, #255	@ 0xff
 800271c:	701a      	strb	r2, [r3, #0]
	uint8_t crc_low = 0xFF;
 800271e:	230e      	movs	r3, #14
 8002720:	18fb      	adds	r3, r7, r3
 8002722:	22ff      	movs	r2, #255	@ 0xff
 8002724:	701a      	strb	r2, [r3, #0]
	 unsigned int i; /* will index into CRC lookup */

	/* pass through message buffer */
	while (size--)
 8002726:	e019      	b.n	800275c <crc_16+0x54>
	{
		i = crc_low ^ *data++; /* calculate the CRC  */
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	1c5a      	adds	r2, r3, #1
 800272c:	607a      	str	r2, [r7, #4]
 800272e:	781a      	ldrb	r2, [r3, #0]
 8002730:	200e      	movs	r0, #14
 8002732:	183b      	adds	r3, r7, r0
 8002734:	781b      	ldrb	r3, [r3, #0]
 8002736:	4053      	eors	r3, r2
 8002738:	b2db      	uxtb	r3, r3
 800273a:	60bb      	str	r3, [r7, #8]
		crc_low = crc_hi ^ table_crc_hi[i];
 800273c:	4a13      	ldr	r2, [pc, #76]	@ (800278c <crc_16+0x84>)
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	18d3      	adds	r3, r2, r3
 8002742:	7819      	ldrb	r1, [r3, #0]
 8002744:	183b      	adds	r3, r7, r0
 8002746:	200f      	movs	r0, #15
 8002748:	183a      	adds	r2, r7, r0
 800274a:	7812      	ldrb	r2, [r2, #0]
 800274c:	404a      	eors	r2, r1
 800274e:	701a      	strb	r2, [r3, #0]
		crc_hi = table_crc_lo[i];
 8002750:	183b      	adds	r3, r7, r0
 8002752:	490f      	ldr	r1, [pc, #60]	@ (8002790 <crc_16+0x88>)
 8002754:	68ba      	ldr	r2, [r7, #8]
 8002756:	188a      	adds	r2, r1, r2
 8002758:	7812      	ldrb	r2, [r2, #0]
 800275a:	701a      	strb	r2, [r3, #0]
	while (size--)
 800275c:	1cfb      	adds	r3, r7, #3
 800275e:	781b      	ldrb	r3, [r3, #0]
 8002760:	1cfa      	adds	r2, r7, #3
 8002762:	1e59      	subs	r1, r3, #1
 8002764:	7011      	strb	r1, [r2, #0]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d1de      	bne.n	8002728 <crc_16+0x20>
	}

	return (crc_hi << 8 | crc_low);
 800276a:	230f      	movs	r3, #15
 800276c:	18fb      	adds	r3, r7, r3
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	021b      	lsls	r3, r3, #8
 8002772:	b21a      	sxth	r2, r3
 8002774:	230e      	movs	r3, #14
 8002776:	18fb      	adds	r3, r7, r3
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	b21b      	sxth	r3, r3
 800277c:	4313      	orrs	r3, r2
 800277e:	b21b      	sxth	r3, r3
 8002780:	b29b      	uxth	r3, r3
}
 8002782:	0018      	movs	r0, r3
 8002784:	46bd      	mov	sp, r7
 8002786:	b004      	add	sp, #16
 8002788:	bd80      	pop	{r7, pc}
 800278a:	46c0      	nop			@ (mov r8, r8)
 800278c:	0800acf0 	.word	0x0800acf0
 8002790:	0800adf0 	.word	0x0800adf0

08002794 <handle_chunk_miss>:

int8_t handle_chunk_miss()
{
 8002794:	b590      	push	{r4, r7, lr}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
	if(modbus_header == 0)
 800279a:	4b15      	ldr	r3, [pc, #84]	@ (80027f0 <handle_chunk_miss+0x5c>)
 800279c:	881b      	ldrh	r3, [r3, #0]
 800279e:	b29b      	uxth	r3, r3
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d120      	bne.n	80027e6 <handle_chunk_miss+0x52>
	{
		if(HAL_GetTick() - chunk_time > 10)
 80027a4:	f003 f99c 	bl	8005ae0 <HAL_GetTick>
 80027a8:	0002      	movs	r2, r0
 80027aa:	4b12      	ldr	r3, [pc, #72]	@ (80027f4 <handle_chunk_miss+0x60>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	1ad3      	subs	r3, r2, r3
 80027b0:	2b0a      	cmp	r3, #10
 80027b2:	d918      	bls.n	80027e6 <handle_chunk_miss+0x52>
		{
			modbus_header = 1;
 80027b4:	4b0e      	ldr	r3, [pc, #56]	@ (80027f0 <handle_chunk_miss+0x5c>)
 80027b6:	2201      	movs	r2, #1
 80027b8:	801a      	strh	r2, [r3, #0]
			int8_t status = HAL_UART_Abort(&huart1);
 80027ba:	4b0f      	ldr	r3, [pc, #60]	@ (80027f8 <handle_chunk_miss+0x64>)
 80027bc:	0018      	movs	r0, r3
 80027be:	f006 fdab 	bl	8009318 <HAL_UART_Abort>
 80027c2:	0003      	movs	r3, r0
 80027c4:	001a      	movs	r2, r3
 80027c6:	1dfb      	adds	r3, r7, #7
 80027c8:	701a      	strb	r2, [r3, #0]
			if(status == HAL_OK)
 80027ca:	1dfb      	adds	r3, r7, #7
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	b25b      	sxtb	r3, r3
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d104      	bne.n	80027de <handle_chunk_miss+0x4a>
			{
				status = modbus_set_rx();
 80027d4:	1dfc      	adds	r4, r7, #7
 80027d6:	f7ff fe51 	bl	800247c <modbus_set_rx>
 80027da:	0003      	movs	r3, r0
 80027dc:	7023      	strb	r3, [r4, #0]
			}
			return status;
 80027de:	1dfb      	adds	r3, r7, #7
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	b25b      	sxtb	r3, r3
 80027e4:	e000      	b.n	80027e8 <handle_chunk_miss+0x54>
		}
	}
	return MB_SUCCESS;
 80027e6:	2300      	movs	r3, #0
}
 80027e8:	0018      	movs	r0, r3
 80027ea:	46bd      	mov	sp, r7
 80027ec:	b003      	add	sp, #12
 80027ee:	bd90      	pop	{r4, r7, pc}
 80027f0:	20000020 	.word	0x20000020
 80027f4:	2000056c 	.word	0x2000056c
 80027f8:	20000218 	.word	0x20000218

080027fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002802:	4b0f      	ldr	r3, [pc, #60]	@ (8002840 <HAL_MspInit+0x44>)
 8002804:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002806:	4b0e      	ldr	r3, [pc, #56]	@ (8002840 <HAL_MspInit+0x44>)
 8002808:	2101      	movs	r1, #1
 800280a:	430a      	orrs	r2, r1
 800280c:	641a      	str	r2, [r3, #64]	@ 0x40
 800280e:	4b0c      	ldr	r3, [pc, #48]	@ (8002840 <HAL_MspInit+0x44>)
 8002810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002812:	2201      	movs	r2, #1
 8002814:	4013      	ands	r3, r2
 8002816:	607b      	str	r3, [r7, #4]
 8002818:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800281a:	4b09      	ldr	r3, [pc, #36]	@ (8002840 <HAL_MspInit+0x44>)
 800281c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800281e:	4b08      	ldr	r3, [pc, #32]	@ (8002840 <HAL_MspInit+0x44>)
 8002820:	2180      	movs	r1, #128	@ 0x80
 8002822:	0549      	lsls	r1, r1, #21
 8002824:	430a      	orrs	r2, r1
 8002826:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002828:	4b05      	ldr	r3, [pc, #20]	@ (8002840 <HAL_MspInit+0x44>)
 800282a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800282c:	2380      	movs	r3, #128	@ 0x80
 800282e:	055b      	lsls	r3, r3, #21
 8002830:	4013      	ands	r3, r2
 8002832:	603b      	str	r3, [r7, #0]
 8002834:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002836:	46c0      	nop			@ (mov r8, r8)
 8002838:	46bd      	mov	sp, r7
 800283a:	b002      	add	sp, #8
 800283c:	bd80      	pop	{r7, pc}
 800283e:	46c0      	nop			@ (mov r8, r8)
 8002840:	40021000 	.word	0x40021000

08002844 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002844:	b590      	push	{r4, r7, lr}
 8002846:	b093      	sub	sp, #76	@ 0x4c
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800284c:	2334      	movs	r3, #52	@ 0x34
 800284e:	18fb      	adds	r3, r7, r3
 8002850:	0018      	movs	r0, r3
 8002852:	2314      	movs	r3, #20
 8002854:	001a      	movs	r2, r3
 8002856:	2100      	movs	r1, #0
 8002858:	f008 fa08 	bl	800ac6c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800285c:	2414      	movs	r4, #20
 800285e:	193b      	adds	r3, r7, r4
 8002860:	0018      	movs	r0, r3
 8002862:	2320      	movs	r3, #32
 8002864:	001a      	movs	r2, r3
 8002866:	2100      	movs	r1, #0
 8002868:	f008 fa00 	bl	800ac6c <memset>
  if(hadc->Instance==ADC1)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a35      	ldr	r2, [pc, #212]	@ (8002948 <HAL_ADC_MspInit+0x104>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d163      	bne.n	800293e <HAL_ADC_MspInit+0xfa>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002876:	193b      	adds	r3, r7, r4
 8002878:	2220      	movs	r2, #32
 800287a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 800287c:	193b      	adds	r3, r7, r4
 800287e:	2200      	movs	r2, #0
 8002880:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002882:	193b      	adds	r3, r7, r4
 8002884:	0018      	movs	r0, r3
 8002886:	f006 fb79 	bl	8008f7c <HAL_RCCEx_PeriphCLKConfig>
 800288a:	1e03      	subs	r3, r0, #0
 800288c:	d001      	beq.n	8002892 <HAL_ADC_MspInit+0x4e>
    {
      Error_Handler();
 800288e:	f7ff f9f3 	bl	8001c78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002892:	4b2e      	ldr	r3, [pc, #184]	@ (800294c <HAL_ADC_MspInit+0x108>)
 8002894:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002896:	4b2d      	ldr	r3, [pc, #180]	@ (800294c <HAL_ADC_MspInit+0x108>)
 8002898:	2180      	movs	r1, #128	@ 0x80
 800289a:	0349      	lsls	r1, r1, #13
 800289c:	430a      	orrs	r2, r1
 800289e:	641a      	str	r2, [r3, #64]	@ 0x40
 80028a0:	4b2a      	ldr	r3, [pc, #168]	@ (800294c <HAL_ADC_MspInit+0x108>)
 80028a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80028a4:	2380      	movs	r3, #128	@ 0x80
 80028a6:	035b      	lsls	r3, r3, #13
 80028a8:	4013      	ands	r3, r2
 80028aa:	613b      	str	r3, [r7, #16]
 80028ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ae:	4b27      	ldr	r3, [pc, #156]	@ (800294c <HAL_ADC_MspInit+0x108>)
 80028b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028b2:	4b26      	ldr	r3, [pc, #152]	@ (800294c <HAL_ADC_MspInit+0x108>)
 80028b4:	2101      	movs	r1, #1
 80028b6:	430a      	orrs	r2, r1
 80028b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80028ba:	4b24      	ldr	r3, [pc, #144]	@ (800294c <HAL_ADC_MspInit+0x108>)
 80028bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028be:	2201      	movs	r2, #1
 80028c0:	4013      	ands	r3, r2
 80028c2:	60fb      	str	r3, [r7, #12]
 80028c4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = Oil_Temp_Pin|Water_Pressure_Pin|Oil_Pressure_Pin;
 80028c6:	2134      	movs	r1, #52	@ 0x34
 80028c8:	187b      	adds	r3, r7, r1
 80028ca:	2207      	movs	r2, #7
 80028cc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028ce:	187b      	adds	r3, r7, r1
 80028d0:	2203      	movs	r2, #3
 80028d2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d4:	187b      	adds	r3, r7, r1
 80028d6:	2200      	movs	r2, #0
 80028d8:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028da:	187a      	adds	r2, r7, r1
 80028dc:	23a0      	movs	r3, #160	@ 0xa0
 80028de:	05db      	lsls	r3, r3, #23
 80028e0:	0011      	movs	r1, r2
 80028e2:	0018      	movs	r0, r3
 80028e4:	f004 fe2e 	bl	8007544 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80028e8:	4b19      	ldr	r3, [pc, #100]	@ (8002950 <HAL_ADC_MspInit+0x10c>)
 80028ea:	4a1a      	ldr	r2, [pc, #104]	@ (8002954 <HAL_ADC_MspInit+0x110>)
 80028ec:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80028ee:	4b18      	ldr	r3, [pc, #96]	@ (8002950 <HAL_ADC_MspInit+0x10c>)
 80028f0:	2205      	movs	r2, #5
 80028f2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80028f4:	4b16      	ldr	r3, [pc, #88]	@ (8002950 <HAL_ADC_MspInit+0x10c>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80028fa:	4b15      	ldr	r3, [pc, #84]	@ (8002950 <HAL_ADC_MspInit+0x10c>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002900:	4b13      	ldr	r3, [pc, #76]	@ (8002950 <HAL_ADC_MspInit+0x10c>)
 8002902:	2280      	movs	r2, #128	@ 0x80
 8002904:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002906:	4b12      	ldr	r3, [pc, #72]	@ (8002950 <HAL_ADC_MspInit+0x10c>)
 8002908:	2280      	movs	r2, #128	@ 0x80
 800290a:	0052      	lsls	r2, r2, #1
 800290c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800290e:	4b10      	ldr	r3, [pc, #64]	@ (8002950 <HAL_ADC_MspInit+0x10c>)
 8002910:	2280      	movs	r2, #128	@ 0x80
 8002912:	00d2      	lsls	r2, r2, #3
 8002914:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002916:	4b0e      	ldr	r3, [pc, #56]	@ (8002950 <HAL_ADC_MspInit+0x10c>)
 8002918:	2220      	movs	r2, #32
 800291a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800291c:	4b0c      	ldr	r3, [pc, #48]	@ (8002950 <HAL_ADC_MspInit+0x10c>)
 800291e:	2200      	movs	r2, #0
 8002920:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002922:	4b0b      	ldr	r3, [pc, #44]	@ (8002950 <HAL_ADC_MspInit+0x10c>)
 8002924:	0018      	movs	r0, r3
 8002926:	f004 fa5b 	bl	8006de0 <HAL_DMA_Init>
 800292a:	1e03      	subs	r3, r0, #0
 800292c:	d001      	beq.n	8002932 <HAL_ADC_MspInit+0xee>
    {
      Error_Handler();
 800292e:	f7ff f9a3 	bl	8001c78 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4a06      	ldr	r2, [pc, #24]	@ (8002950 <HAL_ADC_MspInit+0x10c>)
 8002936:	651a      	str	r2, [r3, #80]	@ 0x50
 8002938:	4b05      	ldr	r3, [pc, #20]	@ (8002950 <HAL_ADC_MspInit+0x10c>)
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800293e:	46c0      	nop			@ (mov r8, r8)
 8002940:	46bd      	mov	sp, r7
 8002942:	b013      	add	sp, #76	@ 0x4c
 8002944:	bd90      	pop	{r4, r7, pc}
 8002946:	46c0      	nop			@ (mov r8, r8)
 8002948:	40012400 	.word	0x40012400
 800294c:	40021000 	.word	0x40021000
 8002950:	200000b0 	.word	0x200000b0
 8002954:	40020008 	.word	0x40020008

08002958 <HAL_ADC_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b082      	sub	sp, #8
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a0b      	ldr	r2, [pc, #44]	@ (8002994 <HAL_ADC_MspDeInit+0x3c>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d110      	bne.n	800298c <HAL_ADC_MspDeInit+0x34>
  {
  /* USER CODE BEGIN ADC1_MspDeInit 0 */

  /* USER CODE END ADC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 800296a:	4b0b      	ldr	r3, [pc, #44]	@ (8002998 <HAL_ADC_MspDeInit+0x40>)
 800296c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800296e:	4b0a      	ldr	r3, [pc, #40]	@ (8002998 <HAL_ADC_MspDeInit+0x40>)
 8002970:	490a      	ldr	r1, [pc, #40]	@ (800299c <HAL_ADC_MspDeInit+0x44>)
 8002972:	400a      	ands	r2, r1
 8002974:	641a      	str	r2, [r3, #64]	@ 0x40
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    HAL_GPIO_DeInit(GPIOA, Oil_Temp_Pin|Water_Pressure_Pin|Oil_Pressure_Pin);
 8002976:	23a0      	movs	r3, #160	@ 0xa0
 8002978:	05db      	lsls	r3, r3, #23
 800297a:	2107      	movs	r1, #7
 800297c:	0018      	movs	r0, r3
 800297e:	f004 ff53 	bl	8007828 <HAL_GPIO_DeInit>

    /* ADC1 DMA DeInit */
    HAL_DMA_DeInit(hadc->DMA_Handle);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002986:	0018      	movs	r0, r3
 8002988:	f004 fab4 	bl	8006ef4 <HAL_DMA_DeInit>
  /* USER CODE BEGIN ADC1_MspDeInit 1 */

  /* USER CODE END ADC1_MspDeInit 1 */
  }

}
 800298c:	46c0      	nop			@ (mov r8, r8)
 800298e:	46bd      	mov	sp, r7
 8002990:	b002      	add	sp, #8
 8002992:	bd80      	pop	{r7, pc}
 8002994:	40012400 	.word	0x40012400
 8002998:	40021000 	.word	0x40021000
 800299c:	ffefffff 	.word	0xffefffff

080029a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80029a0:	b590      	push	{r4, r7, lr}
 80029a2:	b093      	sub	sp, #76	@ 0x4c
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029a8:	2334      	movs	r3, #52	@ 0x34
 80029aa:	18fb      	adds	r3, r7, r3
 80029ac:	0018      	movs	r0, r3
 80029ae:	2314      	movs	r3, #20
 80029b0:	001a      	movs	r2, r3
 80029b2:	2100      	movs	r1, #0
 80029b4:	f008 f95a 	bl	800ac6c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80029b8:	2414      	movs	r4, #20
 80029ba:	193b      	adds	r3, r7, r4
 80029bc:	0018      	movs	r0, r3
 80029be:	2320      	movs	r3, #32
 80029c0:	001a      	movs	r2, r3
 80029c2:	2100      	movs	r1, #0
 80029c4:	f008 f952 	bl	800ac6c <memset>
  if(hi2c->Instance==I2C1)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a4d      	ldr	r2, [pc, #308]	@ (8002b04 <HAL_I2C_MspInit+0x164>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d000      	beq.n	80029d4 <HAL_I2C_MspInit+0x34>
 80029d2:	e093      	b.n	8002afc <HAL_I2C_MspInit+0x15c>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80029d4:	193b      	adds	r3, r7, r4
 80029d6:	2202      	movs	r2, #2
 80029d8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80029da:	193b      	adds	r3, r7, r4
 80029dc:	2200      	movs	r2, #0
 80029de:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80029e0:	193b      	adds	r3, r7, r4
 80029e2:	0018      	movs	r0, r3
 80029e4:	f006 faca 	bl	8008f7c <HAL_RCCEx_PeriphCLKConfig>
 80029e8:	1e03      	subs	r3, r0, #0
 80029ea:	d001      	beq.n	80029f0 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 80029ec:	f7ff f944 	bl	8001c78 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029f0:	4b45      	ldr	r3, [pc, #276]	@ (8002b08 <HAL_I2C_MspInit+0x168>)
 80029f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029f4:	4b44      	ldr	r3, [pc, #272]	@ (8002b08 <HAL_I2C_MspInit+0x168>)
 80029f6:	2101      	movs	r1, #1
 80029f8:	430a      	orrs	r2, r1
 80029fa:	635a      	str	r2, [r3, #52]	@ 0x34
 80029fc:	4b42      	ldr	r3, [pc, #264]	@ (8002b08 <HAL_I2C_MspInit+0x168>)
 80029fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a00:	2201      	movs	r2, #1
 8002a02:	4013      	ands	r3, r2
 8002a04:	613b      	str	r3, [r7, #16]
 8002a06:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9 [PA11]     ------> I2C1_SCL
    PA10 [PA12]     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002a08:	2134      	movs	r1, #52	@ 0x34
 8002a0a:	187b      	adds	r3, r7, r1
 8002a0c:	22c0      	movs	r2, #192	@ 0xc0
 8002a0e:	00d2      	lsls	r2, r2, #3
 8002a10:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a12:	187b      	adds	r3, r7, r1
 8002a14:	2212      	movs	r2, #18
 8002a16:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a18:	187b      	adds	r3, r7, r1
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a1e:	187b      	adds	r3, r7, r1
 8002a20:	2200      	movs	r2, #0
 8002a22:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8002a24:	187b      	adds	r3, r7, r1
 8002a26:	2206      	movs	r2, #6
 8002a28:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a2a:	187a      	adds	r2, r7, r1
 8002a2c:	23a0      	movs	r3, #160	@ 0xa0
 8002a2e:	05db      	lsls	r3, r3, #23
 8002a30:	0011      	movs	r1, r2
 8002a32:	0018      	movs	r0, r3
 8002a34:	f004 fd86 	bl	8007544 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a38:	4b33      	ldr	r3, [pc, #204]	@ (8002b08 <HAL_I2C_MspInit+0x168>)
 8002a3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a3c:	4b32      	ldr	r3, [pc, #200]	@ (8002b08 <HAL_I2C_MspInit+0x168>)
 8002a3e:	2180      	movs	r1, #128	@ 0x80
 8002a40:	0389      	lsls	r1, r1, #14
 8002a42:	430a      	orrs	r2, r1
 8002a44:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002a46:	4b30      	ldr	r3, [pc, #192]	@ (8002b08 <HAL_I2C_MspInit+0x168>)
 8002a48:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a4a:	2380      	movs	r3, #128	@ 0x80
 8002a4c:	039b      	lsls	r3, r3, #14
 8002a4e:	4013      	ands	r3, r2
 8002a50:	60fb      	str	r3, [r7, #12]
 8002a52:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel4;
 8002a54:	4b2d      	ldr	r3, [pc, #180]	@ (8002b0c <HAL_I2C_MspInit+0x16c>)
 8002a56:	4a2e      	ldr	r2, [pc, #184]	@ (8002b10 <HAL_I2C_MspInit+0x170>)
 8002a58:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8002a5a:	4b2c      	ldr	r3, [pc, #176]	@ (8002b0c <HAL_I2C_MspInit+0x16c>)
 8002a5c:	220a      	movs	r2, #10
 8002a5e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a60:	4b2a      	ldr	r3, [pc, #168]	@ (8002b0c <HAL_I2C_MspInit+0x16c>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a66:	4b29      	ldr	r3, [pc, #164]	@ (8002b0c <HAL_I2C_MspInit+0x16c>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a6c:	4b27      	ldr	r3, [pc, #156]	@ (8002b0c <HAL_I2C_MspInit+0x16c>)
 8002a6e:	2280      	movs	r2, #128	@ 0x80
 8002a70:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a72:	4b26      	ldr	r3, [pc, #152]	@ (8002b0c <HAL_I2C_MspInit+0x16c>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a78:	4b24      	ldr	r3, [pc, #144]	@ (8002b0c <HAL_I2C_MspInit+0x16c>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002a7e:	4b23      	ldr	r3, [pc, #140]	@ (8002b0c <HAL_I2C_MspInit+0x16c>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002a84:	4b21      	ldr	r3, [pc, #132]	@ (8002b0c <HAL_I2C_MspInit+0x16c>)
 8002a86:	2280      	movs	r2, #128	@ 0x80
 8002a88:	0152      	lsls	r2, r2, #5
 8002a8a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002a8c:	4b1f      	ldr	r3, [pc, #124]	@ (8002b0c <HAL_I2C_MspInit+0x16c>)
 8002a8e:	0018      	movs	r0, r3
 8002a90:	f004 f9a6 	bl	8006de0 <HAL_DMA_Init>
 8002a94:	1e03      	subs	r3, r0, #0
 8002a96:	d001      	beq.n	8002a9c <HAL_I2C_MspInit+0xfc>
    {
      Error_Handler();
 8002a98:	f7ff f8ee 	bl	8001c78 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	4a1b      	ldr	r2, [pc, #108]	@ (8002b0c <HAL_I2C_MspInit+0x16c>)
 8002aa0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002aa2:	4b1a      	ldr	r3, [pc, #104]	@ (8002b0c <HAL_I2C_MspInit+0x16c>)
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel5;
 8002aa8:	4b1a      	ldr	r3, [pc, #104]	@ (8002b14 <HAL_I2C_MspInit+0x174>)
 8002aaa:	4a1b      	ldr	r2, [pc, #108]	@ (8002b18 <HAL_I2C_MspInit+0x178>)
 8002aac:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 8002aae:	4b19      	ldr	r3, [pc, #100]	@ (8002b14 <HAL_I2C_MspInit+0x174>)
 8002ab0:	220b      	movs	r2, #11
 8002ab2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ab4:	4b17      	ldr	r3, [pc, #92]	@ (8002b14 <HAL_I2C_MspInit+0x174>)
 8002ab6:	2210      	movs	r2, #16
 8002ab8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002aba:	4b16      	ldr	r3, [pc, #88]	@ (8002b14 <HAL_I2C_MspInit+0x174>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ac0:	4b14      	ldr	r3, [pc, #80]	@ (8002b14 <HAL_I2C_MspInit+0x174>)
 8002ac2:	2280      	movs	r2, #128	@ 0x80
 8002ac4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ac6:	4b13      	ldr	r3, [pc, #76]	@ (8002b14 <HAL_I2C_MspInit+0x174>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002acc:	4b11      	ldr	r3, [pc, #68]	@ (8002b14 <HAL_I2C_MspInit+0x174>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002ad2:	4b10      	ldr	r3, [pc, #64]	@ (8002b14 <HAL_I2C_MspInit+0x174>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002ad8:	4b0e      	ldr	r3, [pc, #56]	@ (8002b14 <HAL_I2C_MspInit+0x174>)
 8002ada:	2280      	movs	r2, #128	@ 0x80
 8002adc:	0152      	lsls	r2, r2, #5
 8002ade:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8002b14 <HAL_I2C_MspInit+0x174>)
 8002ae2:	0018      	movs	r0, r3
 8002ae4:	f004 f97c 	bl	8006de0 <HAL_DMA_Init>
 8002ae8:	1e03      	subs	r3, r0, #0
 8002aea:	d001      	beq.n	8002af0 <HAL_I2C_MspInit+0x150>
    {
      Error_Handler();
 8002aec:	f7ff f8c4 	bl	8001c78 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	4a08      	ldr	r2, [pc, #32]	@ (8002b14 <HAL_I2C_MspInit+0x174>)
 8002af4:	639a      	str	r2, [r3, #56]	@ 0x38
 8002af6:	4b07      	ldr	r3, [pc, #28]	@ (8002b14 <HAL_I2C_MspInit+0x174>)
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002afc:	46c0      	nop			@ (mov r8, r8)
 8002afe:	46bd      	mov	sp, r7
 8002b00:	b013      	add	sp, #76	@ 0x4c
 8002b02:	bd90      	pop	{r4, r7, pc}
 8002b04:	40005400 	.word	0x40005400
 8002b08:	40021000 	.word	0x40021000
 8002b0c:	20000160 	.word	0x20000160
 8002b10:	40020044 	.word	0x40020044
 8002b14:	200001bc 	.word	0x200001bc
 8002b18:	40020058 	.word	0x40020058

08002b1c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a13      	ldr	r2, [pc, #76]	@ (8002b78 <HAL_I2C_MspDeInit+0x5c>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d11f      	bne.n	8002b6e <HAL_I2C_MspDeInit+0x52>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8002b2e:	4b13      	ldr	r3, [pc, #76]	@ (8002b7c <HAL_I2C_MspDeInit+0x60>)
 8002b30:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b32:	4b12      	ldr	r3, [pc, #72]	@ (8002b7c <HAL_I2C_MspDeInit+0x60>)
 8002b34:	4912      	ldr	r1, [pc, #72]	@ (8002b80 <HAL_I2C_MspDeInit+0x64>)
 8002b36:	400a      	ands	r2, r1
 8002b38:	63da      	str	r2, [r3, #60]	@ 0x3c

    /**I2C1 GPIO Configuration
    PA9 [PA11]     ------> I2C1_SCL
    PA10 [PA12]     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9);
 8002b3a:	2380      	movs	r3, #128	@ 0x80
 8002b3c:	009a      	lsls	r2, r3, #2
 8002b3e:	23a0      	movs	r3, #160	@ 0xa0
 8002b40:	05db      	lsls	r3, r3, #23
 8002b42:	0011      	movs	r1, r2
 8002b44:	0018      	movs	r0, r3
 8002b46:	f004 fe6f 	bl	8007828 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_10);
 8002b4a:	2380      	movs	r3, #128	@ 0x80
 8002b4c:	00da      	lsls	r2, r3, #3
 8002b4e:	23a0      	movs	r3, #160	@ 0xa0
 8002b50:	05db      	lsls	r3, r3, #23
 8002b52:	0011      	movs	r1, r2
 8002b54:	0018      	movs	r0, r3
 8002b56:	f004 fe67 	bl	8007828 <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmarx);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b5e:	0018      	movs	r0, r3
 8002b60:	f004 f9c8 	bl	8006ef4 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hi2c->hdmatx);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b68:	0018      	movs	r0, r3
 8002b6a:	f004 f9c3 	bl	8006ef4 <HAL_DMA_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8002b6e:	46c0      	nop			@ (mov r8, r8)
 8002b70:	46bd      	mov	sp, r7
 8002b72:	b002      	add	sp, #8
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	46c0      	nop			@ (mov r8, r8)
 8002b78:	40005400 	.word	0x40005400
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	ffdfffff 	.word	0xffdfffff

08002b84 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b84:	b590      	push	{r4, r7, lr}
 8002b86:	b095      	sub	sp, #84	@ 0x54
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b8c:	233c      	movs	r3, #60	@ 0x3c
 8002b8e:	18fb      	adds	r3, r7, r3
 8002b90:	0018      	movs	r0, r3
 8002b92:	2314      	movs	r3, #20
 8002b94:	001a      	movs	r2, r3
 8002b96:	2100      	movs	r1, #0
 8002b98:	f008 f868 	bl	800ac6c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b9c:	241c      	movs	r4, #28
 8002b9e:	193b      	adds	r3, r7, r4
 8002ba0:	0018      	movs	r0, r3
 8002ba2:	2320      	movs	r3, #32
 8002ba4:	001a      	movs	r2, r3
 8002ba6:	2100      	movs	r1, #0
 8002ba8:	f008 f860 	bl	800ac6c <memset>
  if(huart->Instance==USART1)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a74      	ldr	r2, [pc, #464]	@ (8002d84 <HAL_UART_MspInit+0x200>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d000      	beq.n	8002bb8 <HAL_UART_MspInit+0x34>
 8002bb6:	e0e1      	b.n	8002d7c <HAL_UART_MspInit+0x1f8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002bb8:	193b      	adds	r3, r7, r4
 8002bba:	2201      	movs	r2, #1
 8002bbc:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002bbe:	193b      	adds	r3, r7, r4
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002bc4:	193b      	adds	r3, r7, r4
 8002bc6:	0018      	movs	r0, r3
 8002bc8:	f006 f9d8 	bl	8008f7c <HAL_RCCEx_PeriphCLKConfig>
 8002bcc:	1e03      	subs	r3, r0, #0
 8002bce:	d001      	beq.n	8002bd4 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8002bd0:	f7ff f852 	bl	8001c78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002bd4:	4b6c      	ldr	r3, [pc, #432]	@ (8002d88 <HAL_UART_MspInit+0x204>)
 8002bd6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002bd8:	4b6b      	ldr	r3, [pc, #428]	@ (8002d88 <HAL_UART_MspInit+0x204>)
 8002bda:	2180      	movs	r1, #128	@ 0x80
 8002bdc:	01c9      	lsls	r1, r1, #7
 8002bde:	430a      	orrs	r2, r1
 8002be0:	641a      	str	r2, [r3, #64]	@ 0x40
 8002be2:	4b69      	ldr	r3, [pc, #420]	@ (8002d88 <HAL_UART_MspInit+0x204>)
 8002be4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002be6:	2380      	movs	r3, #128	@ 0x80
 8002be8:	01db      	lsls	r3, r3, #7
 8002bea:	4013      	ands	r3, r2
 8002bec:	61bb      	str	r3, [r7, #24]
 8002bee:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bf0:	4b65      	ldr	r3, [pc, #404]	@ (8002d88 <HAL_UART_MspInit+0x204>)
 8002bf2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bf4:	4b64      	ldr	r3, [pc, #400]	@ (8002d88 <HAL_UART_MspInit+0x204>)
 8002bf6:	2104      	movs	r1, #4
 8002bf8:	430a      	orrs	r2, r1
 8002bfa:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bfc:	4b62      	ldr	r3, [pc, #392]	@ (8002d88 <HAL_UART_MspInit+0x204>)
 8002bfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c00:	2204      	movs	r2, #4
 8002c02:	4013      	ands	r3, r2
 8002c04:	617b      	str	r3, [r7, #20]
 8002c06:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c08:	4b5f      	ldr	r3, [pc, #380]	@ (8002d88 <HAL_UART_MspInit+0x204>)
 8002c0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c0c:	4b5e      	ldr	r3, [pc, #376]	@ (8002d88 <HAL_UART_MspInit+0x204>)
 8002c0e:	2102      	movs	r1, #2
 8002c10:	430a      	orrs	r2, r1
 8002c12:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c14:	4b5c      	ldr	r3, [pc, #368]	@ (8002d88 <HAL_UART_MspInit+0x204>)
 8002c16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c18:	2202      	movs	r2, #2
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	613b      	str	r3, [r7, #16]
 8002c1e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c20:	4b59      	ldr	r3, [pc, #356]	@ (8002d88 <HAL_UART_MspInit+0x204>)
 8002c22:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c24:	4b58      	ldr	r3, [pc, #352]	@ (8002d88 <HAL_UART_MspInit+0x204>)
 8002c26:	2101      	movs	r1, #1
 8002c28:	430a      	orrs	r2, r1
 8002c2a:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c2c:	4b56      	ldr	r3, [pc, #344]	@ (8002d88 <HAL_UART_MspInit+0x204>)
 8002c2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c30:	2201      	movs	r2, #1
 8002c32:	4013      	ands	r3, r2
 8002c34:	60fb      	str	r3, [r7, #12]
 8002c36:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC14-OSCX_IN(PC14)     ------> USART1_TX
    PB2     ------> USART1_RX
    PA12 [PA10]     ------> USART1_DE
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002c38:	213c      	movs	r1, #60	@ 0x3c
 8002c3a:	187b      	adds	r3, r7, r1
 8002c3c:	2280      	movs	r2, #128	@ 0x80
 8002c3e:	01d2      	lsls	r2, r2, #7
 8002c40:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c42:	000c      	movs	r4, r1
 8002c44:	193b      	adds	r3, r7, r4
 8002c46:	2202      	movs	r2, #2
 8002c48:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c4a:	193b      	adds	r3, r7, r4
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c50:	193b      	adds	r3, r7, r4
 8002c52:	2200      	movs	r2, #0
 8002c54:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8002c56:	193b      	adds	r3, r7, r4
 8002c58:	2200      	movs	r2, #0
 8002c5a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c5c:	193b      	adds	r3, r7, r4
 8002c5e:	4a4b      	ldr	r2, [pc, #300]	@ (8002d8c <HAL_UART_MspInit+0x208>)
 8002c60:	0019      	movs	r1, r3
 8002c62:	0010      	movs	r0, r2
 8002c64:	f004 fc6e 	bl	8007544 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002c68:	193b      	adds	r3, r7, r4
 8002c6a:	2204      	movs	r2, #4
 8002c6c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c6e:	193b      	adds	r3, r7, r4
 8002c70:	2202      	movs	r2, #2
 8002c72:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c74:	193b      	adds	r3, r7, r4
 8002c76:	2200      	movs	r2, #0
 8002c78:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c7a:	193b      	adds	r3, r7, r4
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8002c80:	193b      	adds	r3, r7, r4
 8002c82:	2200      	movs	r2, #0
 8002c84:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c86:	193b      	adds	r3, r7, r4
 8002c88:	4a41      	ldr	r2, [pc, #260]	@ (8002d90 <HAL_UART_MspInit+0x20c>)
 8002c8a:	0019      	movs	r1, r3
 8002c8c:	0010      	movs	r0, r2
 8002c8e:	f004 fc59 	bl	8007544 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002c92:	0021      	movs	r1, r4
 8002c94:	187b      	adds	r3, r7, r1
 8002c96:	2280      	movs	r2, #128	@ 0x80
 8002c98:	0152      	lsls	r2, r2, #5
 8002c9a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c9c:	187b      	adds	r3, r7, r1
 8002c9e:	2202      	movs	r2, #2
 8002ca0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca2:	187b      	adds	r3, r7, r1
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ca8:	187b      	adds	r3, r7, r1
 8002caa:	2200      	movs	r2, #0
 8002cac:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002cae:	187b      	adds	r3, r7, r1
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cb4:	187a      	adds	r2, r7, r1
 8002cb6:	23a0      	movs	r3, #160	@ 0xa0
 8002cb8:	05db      	lsls	r3, r3, #23
 8002cba:	0011      	movs	r1, r2
 8002cbc:	0018      	movs	r0, r3
 8002cbe:	f004 fc41 	bl	8007544 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel2;
 8002cc2:	4b34      	ldr	r3, [pc, #208]	@ (8002d94 <HAL_UART_MspInit+0x210>)
 8002cc4:	4a34      	ldr	r2, [pc, #208]	@ (8002d98 <HAL_UART_MspInit+0x214>)
 8002cc6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8002cc8:	4b32      	ldr	r3, [pc, #200]	@ (8002d94 <HAL_UART_MspInit+0x210>)
 8002cca:	2232      	movs	r2, #50	@ 0x32
 8002ccc:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002cce:	4b31      	ldr	r3, [pc, #196]	@ (8002d94 <HAL_UART_MspInit+0x210>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cd4:	4b2f      	ldr	r3, [pc, #188]	@ (8002d94 <HAL_UART_MspInit+0x210>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002cda:	4b2e      	ldr	r3, [pc, #184]	@ (8002d94 <HAL_UART_MspInit+0x210>)
 8002cdc:	2280      	movs	r2, #128	@ 0x80
 8002cde:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ce0:	4b2c      	ldr	r3, [pc, #176]	@ (8002d94 <HAL_UART_MspInit+0x210>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ce6:	4b2b      	ldr	r3, [pc, #172]	@ (8002d94 <HAL_UART_MspInit+0x210>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002cec:	4b29      	ldr	r3, [pc, #164]	@ (8002d94 <HAL_UART_MspInit+0x210>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002cf2:	4b28      	ldr	r3, [pc, #160]	@ (8002d94 <HAL_UART_MspInit+0x210>)
 8002cf4:	22c0      	movs	r2, #192	@ 0xc0
 8002cf6:	0192      	lsls	r2, r2, #6
 8002cf8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002cfa:	4b26      	ldr	r3, [pc, #152]	@ (8002d94 <HAL_UART_MspInit+0x210>)
 8002cfc:	0018      	movs	r0, r3
 8002cfe:	f004 f86f 	bl	8006de0 <HAL_DMA_Init>
 8002d02:	1e03      	subs	r3, r0, #0
 8002d04:	d001      	beq.n	8002d0a <HAL_UART_MspInit+0x186>
    {
      Error_Handler();
 8002d06:	f7fe ffb7 	bl	8001c78 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2180      	movs	r1, #128	@ 0x80
 8002d0e:	4a21      	ldr	r2, [pc, #132]	@ (8002d94 <HAL_UART_MspInit+0x210>)
 8002d10:	505a      	str	r2, [r3, r1]
 8002d12:	4b20      	ldr	r3, [pc, #128]	@ (8002d94 <HAL_UART_MspInit+0x210>)
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel3;
 8002d18:	4b20      	ldr	r3, [pc, #128]	@ (8002d9c <HAL_UART_MspInit+0x218>)
 8002d1a:	4a21      	ldr	r2, [pc, #132]	@ (8002da0 <HAL_UART_MspInit+0x21c>)
 8002d1c:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002d1e:	4b1f      	ldr	r3, [pc, #124]	@ (8002d9c <HAL_UART_MspInit+0x218>)
 8002d20:	2233      	movs	r2, #51	@ 0x33
 8002d22:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d24:	4b1d      	ldr	r3, [pc, #116]	@ (8002d9c <HAL_UART_MspInit+0x218>)
 8002d26:	2210      	movs	r2, #16
 8002d28:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d2a:	4b1c      	ldr	r3, [pc, #112]	@ (8002d9c <HAL_UART_MspInit+0x218>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d30:	4b1a      	ldr	r3, [pc, #104]	@ (8002d9c <HAL_UART_MspInit+0x218>)
 8002d32:	2280      	movs	r2, #128	@ 0x80
 8002d34:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d36:	4b19      	ldr	r3, [pc, #100]	@ (8002d9c <HAL_UART_MspInit+0x218>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d3c:	4b17      	ldr	r3, [pc, #92]	@ (8002d9c <HAL_UART_MspInit+0x218>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002d42:	4b16      	ldr	r3, [pc, #88]	@ (8002d9c <HAL_UART_MspInit+0x218>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002d48:	4b14      	ldr	r3, [pc, #80]	@ (8002d9c <HAL_UART_MspInit+0x218>)
 8002d4a:	2280      	movs	r2, #128	@ 0x80
 8002d4c:	0192      	lsls	r2, r2, #6
 8002d4e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002d50:	4b12      	ldr	r3, [pc, #72]	@ (8002d9c <HAL_UART_MspInit+0x218>)
 8002d52:	0018      	movs	r0, r3
 8002d54:	f004 f844 	bl	8006de0 <HAL_DMA_Init>
 8002d58:	1e03      	subs	r3, r0, #0
 8002d5a:	d001      	beq.n	8002d60 <HAL_UART_MspInit+0x1dc>
    {
      Error_Handler();
 8002d5c:	f7fe ff8c 	bl	8001c78 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	4a0e      	ldr	r2, [pc, #56]	@ (8002d9c <HAL_UART_MspInit+0x218>)
 8002d64:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002d66:	4b0d      	ldr	r3, [pc, #52]	@ (8002d9c <HAL_UART_MspInit+0x218>)
 8002d68:	687a      	ldr	r2, [r7, #4]
 8002d6a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	2100      	movs	r1, #0
 8002d70:	201b      	movs	r0, #27
 8002d72:	f003 fff3 	bl	8006d5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002d76:	201b      	movs	r0, #27
 8002d78:	f004 f805 	bl	8006d86 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8002d7c:	46c0      	nop			@ (mov r8, r8)
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	b015      	add	sp, #84	@ 0x54
 8002d82:	bd90      	pop	{r4, r7, pc}
 8002d84:	40013800 	.word	0x40013800
 8002d88:	40021000 	.word	0x40021000
 8002d8c:	50000800 	.word	0x50000800
 8002d90:	50000400 	.word	0x50000400
 8002d94:	200002ac 	.word	0x200002ac
 8002d98:	4002001c 	.word	0x4002001c
 8002d9c:	20000308 	.word	0x20000308
 8002da0:	40020030 	.word	0x40020030

08002da4 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b082      	sub	sp, #8
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a17      	ldr	r2, [pc, #92]	@ (8002e10 <HAL_UART_MspDeInit+0x6c>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d127      	bne.n	8002e06 <HAL_UART_MspDeInit+0x62>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8002db6:	4b17      	ldr	r3, [pc, #92]	@ (8002e14 <HAL_UART_MspDeInit+0x70>)
 8002db8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002dba:	4b16      	ldr	r3, [pc, #88]	@ (8002e14 <HAL_UART_MspDeInit+0x70>)
 8002dbc:	4916      	ldr	r1, [pc, #88]	@ (8002e18 <HAL_UART_MspDeInit+0x74>)
 8002dbe:	400a      	ands	r2, r1
 8002dc0:	641a      	str	r2, [r3, #64]	@ 0x40
    /**USART1 GPIO Configuration
    PC14-OSCX_IN(PC14)     ------> USART1_TX
    PB2     ------> USART1_RX
    PA12 [PA10]     ------> USART1_DE
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_14);
 8002dc2:	2380      	movs	r3, #128	@ 0x80
 8002dc4:	01db      	lsls	r3, r3, #7
 8002dc6:	4a15      	ldr	r2, [pc, #84]	@ (8002e1c <HAL_UART_MspDeInit+0x78>)
 8002dc8:	0019      	movs	r1, r3
 8002dca:	0010      	movs	r0, r2
 8002dcc:	f004 fd2c 	bl	8007828 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_2);
 8002dd0:	4b13      	ldr	r3, [pc, #76]	@ (8002e20 <HAL_UART_MspDeInit+0x7c>)
 8002dd2:	2104      	movs	r1, #4
 8002dd4:	0018      	movs	r0, r3
 8002dd6:	f004 fd27 	bl	8007828 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_12);
 8002dda:	2380      	movs	r3, #128	@ 0x80
 8002ddc:	015a      	lsls	r2, r3, #5
 8002dde:	23a0      	movs	r3, #160	@ 0xa0
 8002de0:	05db      	lsls	r3, r3, #23
 8002de2:	0011      	movs	r1, r2
 8002de4:	0018      	movs	r0, r3
 8002de6:	f004 fd1f 	bl	8007828 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2280      	movs	r2, #128	@ 0x80
 8002dee:	589b      	ldr	r3, [r3, r2]
 8002df0:	0018      	movs	r0, r3
 8002df2:	f004 f87f 	bl	8006ef4 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002dfa:	0018      	movs	r0, r3
 8002dfc:	f004 f87a 	bl	8006ef4 <HAL_DMA_DeInit>

    /* USART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8002e00:	201b      	movs	r0, #27
 8002e02:	f003 ffd0 	bl	8006da6 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }

}
 8002e06:	46c0      	nop			@ (mov r8, r8)
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	b002      	add	sp, #8
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	46c0      	nop			@ (mov r8, r8)
 8002e10:	40013800 	.word	0x40013800
 8002e14:	40021000 	.word	0x40021000
 8002e18:	ffffbfff 	.word	0xffffbfff
 8002e1c:	50000800 	.word	0x50000800
 8002e20:	50000400 	.word	0x50000400

08002e24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e28:	46c0      	nop			@ (mov r8, r8)
 8002e2a:	e7fd      	b.n	8002e28 <NMI_Handler+0x4>

08002e2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e30:	46c0      	nop			@ (mov r8, r8)
 8002e32:	e7fd      	b.n	8002e30 <HardFault_Handler+0x4>

08002e34 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e38:	46c0      	nop			@ (mov r8, r8)
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}

08002e3e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e3e:	b580      	push	{r7, lr}
 8002e40:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e42:	46c0      	nop			@ (mov r8, r8)
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}

08002e48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e4c:	f002 fe36 	bl	8005abc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e50:	46c0      	nop			@ (mov r8, r8)
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
	...

08002e58 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002e5c:	4b03      	ldr	r3, [pc, #12]	@ (8002e6c <DMA1_Channel1_IRQHandler+0x14>)
 8002e5e:	0018      	movs	r0, r3
 8002e60:	f004 fa24 	bl	80072ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002e64:	46c0      	nop			@ (mov r8, r8)
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	46c0      	nop			@ (mov r8, r8)
 8002e6c:	200000b0 	.word	0x200000b0

08002e70 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002e74:	4b05      	ldr	r3, [pc, #20]	@ (8002e8c <DMA1_Channel2_3_IRQHandler+0x1c>)
 8002e76:	0018      	movs	r0, r3
 8002e78:	f004 fa18 	bl	80072ac <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002e7c:	4b04      	ldr	r3, [pc, #16]	@ (8002e90 <DMA1_Channel2_3_IRQHandler+0x20>)
 8002e7e:	0018      	movs	r0, r3
 8002e80:	f004 fa14 	bl	80072ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8002e84:	46c0      	nop			@ (mov r8, r8)
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	46c0      	nop			@ (mov r8, r8)
 8002e8c:	200002ac 	.word	0x200002ac
 8002e90:	20000308 	.word	0x20000308

08002e94 <DMAMUX1_DMA1_CH4_5_IRQHandler>:

/**
  * @brief This function handles DMAMUX1, DMA1 Channel 4 and 5.
  */
void DMAMUX1_DMA1_CH4_5_IRQHandler(void)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMAMUX1_DMA1_CH4_5_IRQn 0 */

  /* USER CODE END DMAMUX1_DMA1_CH4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002e98:	4b05      	ldr	r3, [pc, #20]	@ (8002eb0 <DMAMUX1_DMA1_CH4_5_IRQHandler+0x1c>)
 8002e9a:	0018      	movs	r0, r3
 8002e9c:	f004 fa06 	bl	80072ac <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002ea0:	4b04      	ldr	r3, [pc, #16]	@ (8002eb4 <DMAMUX1_DMA1_CH4_5_IRQHandler+0x20>)
 8002ea2:	0018      	movs	r0, r3
 8002ea4:	f004 fa02 	bl	80072ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMAMUX1_DMA1_CH4_5_IRQn 1 */

  /* USER CODE END DMAMUX1_DMA1_CH4_5_IRQn 1 */
}
 8002ea8:	46c0      	nop			@ (mov r8, r8)
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	46c0      	nop			@ (mov r8, r8)
 8002eb0:	20000160 	.word	0x20000160
 8002eb4:	200001bc 	.word	0x200001bc

08002eb8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 interrupt.
  */
void USART1_IRQHandler(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002ebc:	4b03      	ldr	r3, [pc, #12]	@ (8002ecc <USART1_IRQHandler+0x14>)
 8002ebe:	0018      	movs	r0, r3
 8002ec0:	f006 fb36 	bl	8009530 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002ec4:	46c0      	nop			@ (mov r8, r8)
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	46c0      	nop			@ (mov r8, r8)
 8002ecc:	20000218 	.word	0x20000218

08002ed0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002ed4:	4b03      	ldr	r3, [pc, #12]	@ (8002ee4 <SystemInit+0x14>)
 8002ed6:	2280      	movs	r2, #128	@ 0x80
 8002ed8:	0512      	lsls	r2, r2, #20
 8002eda:	609a      	str	r2, [r3, #8]
#endif
}
 8002edc:	46c0      	nop			@ (mov r8, r8)
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	46c0      	nop			@ (mov r8, r8)
 8002ee4:	e000ed00 	.word	0xe000ed00

08002ee8 <writeReg>:
//---------------------------------------------------------
// I2C communication Functions
//---------------------------------------------------------
// Write an 8-bit register
int8_t writeReg(uint8_t reg, uint8_t value)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b086      	sub	sp, #24
 8002eec:	af04      	add	r7, sp, #16
 8002eee:	0002      	movs	r2, r0
 8002ef0:	1dfb      	adds	r3, r7, #7
 8002ef2:	701a      	strb	r2, [r3, #0]
 8002ef4:	1dbb      	adds	r3, r7, #6
 8002ef6:	1c0a      	adds	r2, r1, #0
 8002ef8:	701a      	strb	r2, [r3, #0]
	i2c_tx_buffer[0] = value; // Assign the value to the buffer.
 8002efa:	4b0f      	ldr	r3, [pc, #60]	@ (8002f38 <writeReg+0x50>)
 8002efc:	1dba      	adds	r2, r7, #6
 8002efe:	7812      	ldrb	r2, [r2, #0]
 8002f00:	701a      	strb	r2, [r3, #0]
	return handle_i2c_error(HAL_I2C_Mem_Write(&hi2c1, vl53l0x_address | I2C_WRITE, reg, 1, i2c_tx_buffer, 1, I2C_TIMEOUT));
 8002f02:	4b0e      	ldr	r3, [pc, #56]	@ (8002f3c <writeReg+0x54>)
 8002f04:	781b      	ldrb	r3, [r3, #0]
 8002f06:	0019      	movs	r1, r3
 8002f08:	1dfb      	adds	r3, r7, #7
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	b29a      	uxth	r2, r3
 8002f0e:	480c      	ldr	r0, [pc, #48]	@ (8002f40 <writeReg+0x58>)
 8002f10:	2364      	movs	r3, #100	@ 0x64
 8002f12:	9302      	str	r3, [sp, #8]
 8002f14:	2301      	movs	r3, #1
 8002f16:	9301      	str	r3, [sp, #4]
 8002f18:	4b07      	ldr	r3, [pc, #28]	@ (8002f38 <writeReg+0x50>)
 8002f1a:	9300      	str	r3, [sp, #0]
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	f004 fe6b 	bl	8007bf8 <HAL_I2C_Mem_Write>
 8002f22:	0003      	movs	r3, r0
 8002f24:	b25b      	sxtb	r3, r3
 8002f26:	0018      	movs	r0, r3
 8002f28:	f002 fcb6 	bl	8005898 <handle_i2c_error>
 8002f2c:	0003      	movs	r3, r0
}
 8002f2e:	0018      	movs	r0, r3
 8002f30:	46bd      	mov	sp, r7
 8002f32:	b002      	add	sp, #8
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	46c0      	nop			@ (mov r8, r8)
 8002f38:	20000574 	.word	0x20000574
 8002f3c:	2000058c 	.word	0x2000058c
 8002f40:	2000010c 	.word	0x2000010c

08002f44 <writeReg16Bit>:

// Write a 16-bit register
int8_t writeReg16Bit(uint8_t reg, uint16_t value)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b086      	sub	sp, #24
 8002f48:	af04      	add	r7, sp, #16
 8002f4a:	0002      	movs	r2, r0
 8002f4c:	1dfb      	adds	r3, r7, #7
 8002f4e:	701a      	strb	r2, [r3, #0]
 8002f50:	1d3b      	adds	r3, r7, #4
 8002f52:	1c0a      	adds	r2, r1, #0
 8002f54:	801a      	strh	r2, [r3, #0]
	memcpy(i2c_tx_buffer, &value, 2); // Assign the value to the buffer.
 8002f56:	1d3b      	adds	r3, r7, #4
 8002f58:	881a      	ldrh	r2, [r3, #0]
 8002f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8002f94 <writeReg16Bit+0x50>)
 8002f5c:	801a      	strh	r2, [r3, #0]
	return handle_i2c_error(HAL_I2C_Mem_Write(&hi2c1, vl53l0x_address | I2C_WRITE, reg, 1, i2c_tx_buffer, 2, I2C_TIMEOUT));
 8002f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8002f98 <writeReg16Bit+0x54>)
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	0019      	movs	r1, r3
 8002f64:	1dfb      	adds	r3, r7, #7
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	b29a      	uxth	r2, r3
 8002f6a:	480c      	ldr	r0, [pc, #48]	@ (8002f9c <writeReg16Bit+0x58>)
 8002f6c:	2364      	movs	r3, #100	@ 0x64
 8002f6e:	9302      	str	r3, [sp, #8]
 8002f70:	2302      	movs	r3, #2
 8002f72:	9301      	str	r3, [sp, #4]
 8002f74:	4b07      	ldr	r3, [pc, #28]	@ (8002f94 <writeReg16Bit+0x50>)
 8002f76:	9300      	str	r3, [sp, #0]
 8002f78:	2301      	movs	r3, #1
 8002f7a:	f004 fe3d 	bl	8007bf8 <HAL_I2C_Mem_Write>
 8002f7e:	0003      	movs	r3, r0
 8002f80:	b25b      	sxtb	r3, r3
 8002f82:	0018      	movs	r0, r3
 8002f84:	f002 fc88 	bl	8005898 <handle_i2c_error>
 8002f88:	0003      	movs	r3, r0
}
 8002f8a:	0018      	movs	r0, r3
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	b002      	add	sp, #8
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	46c0      	nop			@ (mov r8, r8)
 8002f94:	20000574 	.word	0x20000574
 8002f98:	2000058c 	.word	0x2000058c
 8002f9c:	2000010c 	.word	0x2000010c

08002fa0 <readReg>:

}

// Read an 8-bit register
int8_t readReg(uint8_t reg, uint8_t* value)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b088      	sub	sp, #32
 8002fa4:	af04      	add	r7, sp, #16
 8002fa6:	0002      	movs	r2, r0
 8002fa8:	6039      	str	r1, [r7, #0]
 8002faa:	1dfb      	adds	r3, r7, #7
 8002fac:	701a      	strb	r2, [r3, #0]
	int8_t status = HAL_I2C_Mem_Read(&hi2c1, vl53l0x_address | I2C_READ, reg, 1, i2c_rx_buffer, 1, I2C_TIMEOUT);
 8002fae:	4b13      	ldr	r3, [pc, #76]	@ (8002ffc <readReg+0x5c>)
 8002fb0:	781b      	ldrb	r3, [r3, #0]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	0019      	movs	r1, r3
 8002fba:	1dfb      	adds	r3, r7, #7
 8002fbc:	781b      	ldrb	r3, [r3, #0]
 8002fbe:	b29a      	uxth	r2, r3
 8002fc0:	480f      	ldr	r0, [pc, #60]	@ (8003000 <readReg+0x60>)
 8002fc2:	2364      	movs	r3, #100	@ 0x64
 8002fc4:	9302      	str	r3, [sp, #8]
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	9301      	str	r3, [sp, #4]
 8002fca:	4b0e      	ldr	r3, [pc, #56]	@ (8003004 <readReg+0x64>)
 8002fcc:	9300      	str	r3, [sp, #0]
 8002fce:	2301      	movs	r3, #1
 8002fd0:	f004 ff40 	bl	8007e54 <HAL_I2C_Mem_Read>
 8002fd4:	0003      	movs	r3, r0
 8002fd6:	001a      	movs	r2, r3
 8002fd8:	210f      	movs	r1, #15
 8002fda:	187b      	adds	r3, r7, r1
 8002fdc:	701a      	strb	r2, [r3, #0]
	(*value) = i2c_rx_buffer[0];
 8002fde:	4b09      	ldr	r3, [pc, #36]	@ (8003004 <readReg+0x64>)
 8002fe0:	781a      	ldrb	r2, [r3, #0]
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	701a      	strb	r2, [r3, #0]
	return handle_i2c_error(status);
 8002fe6:	187b      	adds	r3, r7, r1
 8002fe8:	781b      	ldrb	r3, [r3, #0]
 8002fea:	b25b      	sxtb	r3, r3
 8002fec:	0018      	movs	r0, r3
 8002fee:	f002 fc53 	bl	8005898 <handle_i2c_error>
 8002ff2:	0003      	movs	r3, r0
}
 8002ff4:	0018      	movs	r0, r3
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	b004      	add	sp, #16
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	2000058c 	.word	0x2000058c
 8003000:	2000010c 	.word	0x2000010c
 8003004:	20000580 	.word	0x20000580

08003008 <readReg16Bit>:

// Read a 16-bit register
int8_t readReg16Bit(uint8_t reg, uint16_t* value)
{
 8003008:	b590      	push	{r4, r7, lr}
 800300a:	b089      	sub	sp, #36	@ 0x24
 800300c:	af04      	add	r7, sp, #16
 800300e:	0002      	movs	r2, r0
 8003010:	6039      	str	r1, [r7, #0]
 8003012:	1dfb      	adds	r3, r7, #7
 8003014:	701a      	strb	r2, [r3, #0]
	int8_t status = HAL_I2C_Mem_Read(&hi2c1, vl53l0x_address | I2C_READ, reg, 1, i2c_rx_buffer, 2, I2C_TIMEOUT);
 8003016:	4b14      	ldr	r3, [pc, #80]	@ (8003068 <readReg16Bit+0x60>)
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	2201      	movs	r2, #1
 800301c:	4313      	orrs	r3, r2
 800301e:	b2db      	uxtb	r3, r3
 8003020:	0019      	movs	r1, r3
 8003022:	1dfb      	adds	r3, r7, #7
 8003024:	781b      	ldrb	r3, [r3, #0]
 8003026:	b29a      	uxth	r2, r3
 8003028:	4810      	ldr	r0, [pc, #64]	@ (800306c <readReg16Bit+0x64>)
 800302a:	2364      	movs	r3, #100	@ 0x64
 800302c:	9302      	str	r3, [sp, #8]
 800302e:	2302      	movs	r3, #2
 8003030:	9301      	str	r3, [sp, #4]
 8003032:	4b0f      	ldr	r3, [pc, #60]	@ (8003070 <readReg16Bit+0x68>)
 8003034:	9300      	str	r3, [sp, #0]
 8003036:	2301      	movs	r3, #1
 8003038:	f004 ff0c 	bl	8007e54 <HAL_I2C_Mem_Read>
 800303c:	0003      	movs	r3, r0
 800303e:	001a      	movs	r2, r3
 8003040:	240f      	movs	r4, #15
 8003042:	193b      	adds	r3, r7, r4
 8003044:	701a      	strb	r2, [r3, #0]
	memcpy(value, i2c_rx_buffer, 2);
 8003046:	490a      	ldr	r1, [pc, #40]	@ (8003070 <readReg16Bit+0x68>)
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	2202      	movs	r2, #2
 800304c:	0018      	movs	r0, r3
 800304e:	f007 fe39 	bl	800acc4 <memcpy>
	return handle_i2c_error(status);
 8003052:	193b      	adds	r3, r7, r4
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	b25b      	sxtb	r3, r3
 8003058:	0018      	movs	r0, r3
 800305a:	f002 fc1d 	bl	8005898 <handle_i2c_error>
 800305e:	0003      	movs	r3, r0
}
 8003060:	0018      	movs	r0, r3
 8003062:	46bd      	mov	sp, r7
 8003064:	b005      	add	sp, #20
 8003066:	bd90      	pop	{r4, r7, pc}
 8003068:	2000058c 	.word	0x2000058c
 800306c:	2000010c 	.word	0x2000010c
 8003070:	20000580 	.word	0x20000580

08003074 <writeMulti>:
}

// Write an arbitrary number of bytes from the given array to the sensor,
// starting at the given register
int8_t writeMulti(uint8_t reg, uint8_t const *src, uint8_t count)
{
 8003074:	b590      	push	{r4, r7, lr}
 8003076:	b087      	sub	sp, #28
 8003078:	af04      	add	r7, sp, #16
 800307a:	6039      	str	r1, [r7, #0]
 800307c:	0011      	movs	r1, r2
 800307e:	1dfb      	adds	r3, r7, #7
 8003080:	1c02      	adds	r2, r0, #0
 8003082:	701a      	strb	r2, [r3, #0]
 8003084:	1dbb      	adds	r3, r7, #6
 8003086:	1c0a      	adds	r2, r1, #0
 8003088:	701a      	strb	r2, [r3, #0]
	memcpy(i2c_tx_buffer, src, 4);
 800308a:	6839      	ldr	r1, [r7, #0]
 800308c:	4b10      	ldr	r3, [pc, #64]	@ (80030d0 <writeMulti+0x5c>)
 800308e:	2204      	movs	r2, #4
 8003090:	0018      	movs	r0, r3
 8003092:	f007 fe17 	bl	800acc4 <memcpy>
	return handle_i2c_error(HAL_I2C_Mem_Write(&hi2c1, vl53l0x_address | I2C_WRITE, reg, 1, msgBuffer, count, I2C_TIMEOUT));
 8003096:	4b0f      	ldr	r3, [pc, #60]	@ (80030d4 <writeMulti+0x60>)
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	001c      	movs	r4, r3
 800309c:	1dfb      	adds	r3, r7, #7
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	b29a      	uxth	r2, r3
 80030a2:	1dbb      	adds	r3, r7, #6
 80030a4:	781b      	ldrb	r3, [r3, #0]
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	480b      	ldr	r0, [pc, #44]	@ (80030d8 <writeMulti+0x64>)
 80030aa:	2164      	movs	r1, #100	@ 0x64
 80030ac:	9102      	str	r1, [sp, #8]
 80030ae:	9301      	str	r3, [sp, #4]
 80030b0:	4b0a      	ldr	r3, [pc, #40]	@ (80030dc <writeMulti+0x68>)
 80030b2:	9300      	str	r3, [sp, #0]
 80030b4:	2301      	movs	r3, #1
 80030b6:	0021      	movs	r1, r4
 80030b8:	f004 fd9e 	bl	8007bf8 <HAL_I2C_Mem_Write>
 80030bc:	0003      	movs	r3, r0
 80030be:	b25b      	sxtb	r3, r3
 80030c0:	0018      	movs	r0, r3
 80030c2:	f002 fbe9 	bl	8005898 <handle_i2c_error>
 80030c6:	0003      	movs	r3, r0
}
 80030c8:	0018      	movs	r0, r3
 80030ca:	46bd      	mov	sp, r7
 80030cc:	b003      	add	sp, #12
 80030ce:	bd90      	pop	{r4, r7, pc}
 80030d0:	20000574 	.word	0x20000574
 80030d4:	2000058c 	.word	0x2000058c
 80030d8:	2000010c 	.word	0x2000010c
 80030dc:	2000059c 	.word	0x2000059c

080030e0 <readMulti>:

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
int8_t readMulti(uint8_t reg, uint8_t* dst, uint8_t count)
{
 80030e0:	b590      	push	{r4, r7, lr}
 80030e2:	b087      	sub	sp, #28
 80030e4:	af04      	add	r7, sp, #16
 80030e6:	6039      	str	r1, [r7, #0]
 80030e8:	0011      	movs	r1, r2
 80030ea:	1dfb      	adds	r3, r7, #7
 80030ec:	1c02      	adds	r2, r0, #0
 80030ee:	701a      	strb	r2, [r3, #0]
 80030f0:	1dbb      	adds	r3, r7, #6
 80030f2:	1c0a      	adds	r2, r1, #0
 80030f4:	701a      	strb	r2, [r3, #0]
	 return handle_i2c_error(HAL_I2C_Mem_Read(&hi2c1, vl53l0x_address | I2C_READ, reg, 1, dst, count, I2C_TIMEOUT));
 80030f6:	4b10      	ldr	r3, [pc, #64]	@ (8003138 <readMulti+0x58>)
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	2201      	movs	r2, #1
 80030fc:	4313      	orrs	r3, r2
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	001c      	movs	r4, r3
 8003102:	1dfb      	adds	r3, r7, #7
 8003104:	781b      	ldrb	r3, [r3, #0]
 8003106:	b29a      	uxth	r2, r3
 8003108:	1dbb      	adds	r3, r7, #6
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	b29b      	uxth	r3, r3
 800310e:	480b      	ldr	r0, [pc, #44]	@ (800313c <readMulti+0x5c>)
 8003110:	2164      	movs	r1, #100	@ 0x64
 8003112:	9102      	str	r1, [sp, #8]
 8003114:	9301      	str	r3, [sp, #4]
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	9300      	str	r3, [sp, #0]
 800311a:	2301      	movs	r3, #1
 800311c:	0021      	movs	r1, r4
 800311e:	f004 fe99 	bl	8007e54 <HAL_I2C_Mem_Read>
 8003122:	0003      	movs	r3, r0
 8003124:	b25b      	sxtb	r3, r3
 8003126:	0018      	movs	r0, r3
 8003128:	f002 fbb6 	bl	8005898 <handle_i2c_error>
 800312c:	0003      	movs	r3, r0
}
 800312e:	0018      	movs	r0, r3
 8003130:	46bd      	mov	sp, r7
 8003132:	b003      	add	sp, #12
 8003134:	bd90      	pop	{r4, r7, pc}
 8003136:	46c0      	nop			@ (mov r8, r8)
 8003138:	2000058c 	.word	0x2000058c
 800313c:	2000010c 	.word	0x2000010c

08003140 <vl53l0x_init>:
// is performed by ST on the bare modules; it seems like that should work well
// enough unless a cover glass is added.
// If io_2v8 (optional) is HAL_OK or not given, the sensor is configured for 2V8
// mode.
int8_t vl53l0x_init(uint8_t io_2v8)
{
 8003140:	b5b0      	push	{r4, r5, r7, lr}
 8003142:	b086      	sub	sp, #24
 8003144:	af00      	add	r7, sp, #0
 8003146:	0002      	movs	r2, r0
 8003148:	1dfb      	adds	r3, r7, #7
 800314a:	701a      	strb	r2, [r3, #0]
	int8_t status = HAL_OK;
 800314c:	2314      	movs	r3, #20
 800314e:	18fb      	adds	r3, r7, r3
 8003150:	2200      	movs	r2, #0
 8003152:	701a      	strb	r2, [r3, #0]
	uint8_t reg_val = 0;
 8003154:	2312      	movs	r3, #18
 8003156:	18fb      	adds	r3, r7, r3
 8003158:	2200      	movs	r2, #0
 800315a:	701a      	strb	r2, [r3, #0]

	// Reset buffers
	for(uint8_t i = 0; i < I2C_BUFFER_SIZE; i++)
 800315c:	2317      	movs	r3, #23
 800315e:	18fb      	adds	r3, r7, r3
 8003160:	2200      	movs	r2, #0
 8003162:	701a      	strb	r2, [r3, #0]
 8003164:	e00f      	b.n	8003186 <vl53l0x_init+0x46>
	{
		i2c_tx_buffer[i] = 0;
 8003166:	2017      	movs	r0, #23
 8003168:	183b      	adds	r3, r7, r0
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	4ae3      	ldr	r2, [pc, #908]	@ (80034fc <vl53l0x_init+0x3bc>)
 800316e:	2100      	movs	r1, #0
 8003170:	54d1      	strb	r1, [r2, r3]
		i2c_rx_buffer[i] = 0;
 8003172:	183b      	adds	r3, r7, r0
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	4ae2      	ldr	r2, [pc, #904]	@ (8003500 <vl53l0x_init+0x3c0>)
 8003178:	2100      	movs	r1, #0
 800317a:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < I2C_BUFFER_SIZE; i++)
 800317c:	183b      	adds	r3, r7, r0
 800317e:	781a      	ldrb	r2, [r3, #0]
 8003180:	183b      	adds	r3, r7, r0
 8003182:	3201      	adds	r2, #1
 8003184:	701a      	strb	r2, [r3, #0]
 8003186:	2317      	movs	r3, #23
 8003188:	18fb      	adds	r3, r7, r3
 800318a:	781b      	ldrb	r3, [r3, #0]
 800318c:	2b0b      	cmp	r3, #11
 800318e:	d9ea      	bls.n	8003166 <vl53l0x_init+0x26>
	}
	vl53l0x_address = ADDRESS_DEFAULT;
 8003190:	4bdc      	ldr	r3, [pc, #880]	@ (8003504 <vl53l0x_init+0x3c4>)
 8003192:	2252      	movs	r2, #82	@ 0x52
 8003194:	701a      	strb	r2, [r3, #0]

	// Data Initialization
	// sensor uses 1V8 mode for I/O by default; switch to 2V8 mode if necessary
	if (io_2v8)
 8003196:	1dfb      	adds	r3, r7, #7
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d02f      	beq.n	80031fe <vl53l0x_init+0xbe>
	{
		status = readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV, &reg_val);
 800319e:	2514      	movs	r5, #20
 80031a0:	197c      	adds	r4, r7, r5
 80031a2:	2312      	movs	r3, #18
 80031a4:	18fb      	adds	r3, r7, r3
 80031a6:	0019      	movs	r1, r3
 80031a8:	2089      	movs	r0, #137	@ 0x89
 80031aa:	f7ff fef9 	bl	8002fa0 <readReg>
 80031ae:	0003      	movs	r3, r0
 80031b0:	7023      	strb	r3, [r4, #0]
		if(status != HAL_OK){return status;}
 80031b2:	197b      	adds	r3, r7, r5
 80031b4:	781b      	ldrb	r3, [r3, #0]
 80031b6:	b25b      	sxtb	r3, r3
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d004      	beq.n	80031c6 <vl53l0x_init+0x86>
 80031bc:	197b      	adds	r3, r7, r5
 80031be:	781b      	ldrb	r3, [r3, #0]
 80031c0:	b25b      	sxtb	r3, r3
 80031c2:	f001 f89a 	bl	80042fa <vl53l0x_init+0x11ba>
		status = writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV, (reg_val | 0x01)); // set bit 0
 80031c6:	2312      	movs	r3, #18
 80031c8:	18fb      	adds	r3, r7, r3
 80031ca:	781b      	ldrb	r3, [r3, #0]
 80031cc:	2201      	movs	r2, #1
 80031ce:	4313      	orrs	r3, r2
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2514      	movs	r5, #20
 80031d4:	197c      	adds	r4, r7, r5
 80031d6:	0019      	movs	r1, r3
 80031d8:	2089      	movs	r0, #137	@ 0x89
 80031da:	f7ff fe85 	bl	8002ee8 <writeReg>
 80031de:	0003      	movs	r3, r0
 80031e0:	7023      	strb	r3, [r4, #0]
		if(status != HAL_OK){return status;}
 80031e2:	197b      	adds	r3, r7, r5
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	b25b      	sxtb	r3, r3
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d004      	beq.n	80031f6 <vl53l0x_init+0xb6>
 80031ec:	197b      	adds	r3, r7, r5
 80031ee:	781b      	ldrb	r3, [r3, #0]
 80031f0:	b25b      	sxtb	r3, r3
 80031f2:	f001 f882 	bl	80042fa <vl53l0x_init+0x11ba>
		reg_val = 0;
 80031f6:	2312      	movs	r3, #18
 80031f8:	18fb      	adds	r3, r7, r3
 80031fa:	2200      	movs	r2, #0
 80031fc:	701a      	strb	r2, [r3, #0]
	}

	// "Set I2C standard mode"
	status = writeReg(0x88, 0x00);
 80031fe:	2514      	movs	r5, #20
 8003200:	197c      	adds	r4, r7, r5
 8003202:	2100      	movs	r1, #0
 8003204:	2088      	movs	r0, #136	@ 0x88
 8003206:	f7ff fe6f 	bl	8002ee8 <writeReg>
 800320a:	0003      	movs	r3, r0
 800320c:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 800320e:	002a      	movs	r2, r5
 8003210:	18bb      	adds	r3, r7, r2
 8003212:	781b      	ldrb	r3, [r3, #0]
 8003214:	b25b      	sxtb	r3, r3
 8003216:	2b00      	cmp	r3, #0
 8003218:	d004      	beq.n	8003224 <vl53l0x_init+0xe4>
 800321a:	18bb      	adds	r3, r7, r2
 800321c:	781b      	ldrb	r3, [r3, #0]
 800321e:	b25b      	sxtb	r3, r3
 8003220:	f001 f86b 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x80, 0x01);
 8003224:	2514      	movs	r5, #20
 8003226:	197c      	adds	r4, r7, r5
 8003228:	2101      	movs	r1, #1
 800322a:	2080      	movs	r0, #128	@ 0x80
 800322c:	f7ff fe5c 	bl	8002ee8 <writeReg>
 8003230:	0003      	movs	r3, r0
 8003232:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003234:	002a      	movs	r2, r5
 8003236:	18bb      	adds	r3, r7, r2
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	b25b      	sxtb	r3, r3
 800323c:	2b00      	cmp	r3, #0
 800323e:	d004      	beq.n	800324a <vl53l0x_init+0x10a>
 8003240:	18bb      	adds	r3, r7, r2
 8003242:	781b      	ldrb	r3, [r3, #0]
 8003244:	b25b      	sxtb	r3, r3
 8003246:	f001 f858 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0xFF, 0x01);
 800324a:	2514      	movs	r5, #20
 800324c:	197c      	adds	r4, r7, r5
 800324e:	2101      	movs	r1, #1
 8003250:	20ff      	movs	r0, #255	@ 0xff
 8003252:	f7ff fe49 	bl	8002ee8 <writeReg>
 8003256:	0003      	movs	r3, r0
 8003258:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 800325a:	002a      	movs	r2, r5
 800325c:	18bb      	adds	r3, r7, r2
 800325e:	781b      	ldrb	r3, [r3, #0]
 8003260:	b25b      	sxtb	r3, r3
 8003262:	2b00      	cmp	r3, #0
 8003264:	d004      	beq.n	8003270 <vl53l0x_init+0x130>
 8003266:	18bb      	adds	r3, r7, r2
 8003268:	781b      	ldrb	r3, [r3, #0]
 800326a:	b25b      	sxtb	r3, r3
 800326c:	f001 f845 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x00, 0x00);
 8003270:	2514      	movs	r5, #20
 8003272:	197c      	adds	r4, r7, r5
 8003274:	2100      	movs	r1, #0
 8003276:	2000      	movs	r0, #0
 8003278:	f7ff fe36 	bl	8002ee8 <writeReg>
 800327c:	0003      	movs	r3, r0
 800327e:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003280:	002a      	movs	r2, r5
 8003282:	18bb      	adds	r3, r7, r2
 8003284:	781b      	ldrb	r3, [r3, #0]
 8003286:	b25b      	sxtb	r3, r3
 8003288:	2b00      	cmp	r3, #0
 800328a:	d004      	beq.n	8003296 <vl53l0x_init+0x156>
 800328c:	18bb      	adds	r3, r7, r2
 800328e:	781b      	ldrb	r3, [r3, #0]
 8003290:	b25b      	sxtb	r3, r3
 8003292:	f001 f832 	bl	80042fa <vl53l0x_init+0x11ba>
	status = readReg(0x91, &g_stopVariable);
 8003296:	2514      	movs	r5, #20
 8003298:	197c      	adds	r4, r7, r5
 800329a:	4b9b      	ldr	r3, [pc, #620]	@ (8003508 <vl53l0x_init+0x3c8>)
 800329c:	0019      	movs	r1, r3
 800329e:	2091      	movs	r0, #145	@ 0x91
 80032a0:	f7ff fe7e 	bl	8002fa0 <readReg>
 80032a4:	0003      	movs	r3, r0
 80032a6:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80032a8:	197b      	adds	r3, r7, r5
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	b25b      	sxtb	r3, r3
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d004      	beq.n	80032bc <vl53l0x_init+0x17c>
 80032b2:	197b      	adds	r3, r7, r5
 80032b4:	781b      	ldrb	r3, [r3, #0]
 80032b6:	b25b      	sxtb	r3, r3
 80032b8:	f001 f81f 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x00, 0x01);
 80032bc:	2514      	movs	r5, #20
 80032be:	197c      	adds	r4, r7, r5
 80032c0:	2101      	movs	r1, #1
 80032c2:	2000      	movs	r0, #0
 80032c4:	f7ff fe10 	bl	8002ee8 <writeReg>
 80032c8:	0003      	movs	r3, r0
 80032ca:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80032cc:	002a      	movs	r2, r5
 80032ce:	18bb      	adds	r3, r7, r2
 80032d0:	781b      	ldrb	r3, [r3, #0]
 80032d2:	b25b      	sxtb	r3, r3
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d004      	beq.n	80032e2 <vl53l0x_init+0x1a2>
 80032d8:	18bb      	adds	r3, r7, r2
 80032da:	781b      	ldrb	r3, [r3, #0]
 80032dc:	b25b      	sxtb	r3, r3
 80032de:	f001 f80c 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0xFF, 0x00);
 80032e2:	2514      	movs	r5, #20
 80032e4:	197c      	adds	r4, r7, r5
 80032e6:	2100      	movs	r1, #0
 80032e8:	20ff      	movs	r0, #255	@ 0xff
 80032ea:	f7ff fdfd 	bl	8002ee8 <writeReg>
 80032ee:	0003      	movs	r3, r0
 80032f0:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80032f2:	002a      	movs	r2, r5
 80032f4:	18bb      	adds	r3, r7, r2
 80032f6:	781b      	ldrb	r3, [r3, #0]
 80032f8:	b25b      	sxtb	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d004      	beq.n	8003308 <vl53l0x_init+0x1c8>
 80032fe:	18bb      	adds	r3, r7, r2
 8003300:	781b      	ldrb	r3, [r3, #0]
 8003302:	b25b      	sxtb	r3, r3
 8003304:	f000 fff9 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x80, 0x00);
 8003308:	2514      	movs	r5, #20
 800330a:	197c      	adds	r4, r7, r5
 800330c:	2100      	movs	r1, #0
 800330e:	2080      	movs	r0, #128	@ 0x80
 8003310:	f7ff fdea 	bl	8002ee8 <writeReg>
 8003314:	0003      	movs	r3, r0
 8003316:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003318:	002a      	movs	r2, r5
 800331a:	18bb      	adds	r3, r7, r2
 800331c:	781b      	ldrb	r3, [r3, #0]
 800331e:	b25b      	sxtb	r3, r3
 8003320:	2b00      	cmp	r3, #0
 8003322:	d004      	beq.n	800332e <vl53l0x_init+0x1ee>
 8003324:	18bb      	adds	r3, r7, r2
 8003326:	781b      	ldrb	r3, [r3, #0]
 8003328:	b25b      	sxtb	r3, r3
 800332a:	f000 ffe6 	bl	80042fa <vl53l0x_init+0x11ba>

	// disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
	status = readReg(MSRC_CONFIG_CONTROL, &reg_val);
 800332e:	2514      	movs	r5, #20
 8003330:	197c      	adds	r4, r7, r5
 8003332:	2312      	movs	r3, #18
 8003334:	18fb      	adds	r3, r7, r3
 8003336:	0019      	movs	r1, r3
 8003338:	2060      	movs	r0, #96	@ 0x60
 800333a:	f7ff fe31 	bl	8002fa0 <readReg>
 800333e:	0003      	movs	r3, r0
 8003340:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003342:	197b      	adds	r3, r7, r5
 8003344:	781b      	ldrb	r3, [r3, #0]
 8003346:	b25b      	sxtb	r3, r3
 8003348:	2b00      	cmp	r3, #0
 800334a:	d004      	beq.n	8003356 <vl53l0x_init+0x216>
 800334c:	197b      	adds	r3, r7, r5
 800334e:	781b      	ldrb	r3, [r3, #0]
 8003350:	b25b      	sxtb	r3, r3
 8003352:	f000 ffd2 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(MSRC_CONFIG_CONTROL, reg_val | 0x12);
 8003356:	2312      	movs	r3, #18
 8003358:	18fb      	adds	r3, r7, r3
 800335a:	781b      	ldrb	r3, [r3, #0]
 800335c:	2212      	movs	r2, #18
 800335e:	4313      	orrs	r3, r2
 8003360:	b2db      	uxtb	r3, r3
 8003362:	2514      	movs	r5, #20
 8003364:	197c      	adds	r4, r7, r5
 8003366:	0019      	movs	r1, r3
 8003368:	2060      	movs	r0, #96	@ 0x60
 800336a:	f7ff fdbd 	bl	8002ee8 <writeReg>
 800336e:	0003      	movs	r3, r0
 8003370:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003372:	197b      	adds	r3, r7, r5
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	b25b      	sxtb	r3, r3
 8003378:	2b00      	cmp	r3, #0
 800337a:	d004      	beq.n	8003386 <vl53l0x_init+0x246>
 800337c:	197b      	adds	r3, r7, r5
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	b25b      	sxtb	r3, r3
 8003382:	f000 ffba 	bl	80042fa <vl53l0x_init+0x11ba>
	reg_val = 0;
 8003386:	2312      	movs	r3, #18
 8003388:	18fb      	adds	r3, r7, r3
 800338a:	2200      	movs	r2, #0
 800338c:	701a      	strb	r2, [r3, #0]

	// set final range signal rate limit to 0.25 MCPS (million counts per second)
	status = vl53l0x_set_signal_rate_limit(0.25);
 800338e:	2514      	movs	r5, #20
 8003390:	197c      	adds	r4, r7, r5
 8003392:	23fa      	movs	r3, #250	@ 0xfa
 8003394:	059b      	lsls	r3, r3, #22
 8003396:	1c18      	adds	r0, r3, #0
 8003398:	f000 ffb4 	bl	8004304 <vl53l0x_set_signal_rate_limit>
 800339c:	0003      	movs	r3, r0
 800339e:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80033a0:	197b      	adds	r3, r7, r5
 80033a2:	781b      	ldrb	r3, [r3, #0]
 80033a4:	b25b      	sxtb	r3, r3
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d004      	beq.n	80033b4 <vl53l0x_init+0x274>
 80033aa:	197b      	adds	r3, r7, r5
 80033ac:	781b      	ldrb	r3, [r3, #0]
 80033ae:	b25b      	sxtb	r3, r3
 80033b0:	f000 ffa3 	bl	80042fa <vl53l0x_init+0x11ba>

	status = writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 80033b4:	2514      	movs	r5, #20
 80033b6:	197c      	adds	r4, r7, r5
 80033b8:	21ff      	movs	r1, #255	@ 0xff
 80033ba:	2001      	movs	r0, #1
 80033bc:	f7ff fd94 	bl	8002ee8 <writeReg>
 80033c0:	0003      	movs	r3, r0
 80033c2:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80033c4:	002a      	movs	r2, r5
 80033c6:	18bb      	adds	r3, r7, r2
 80033c8:	781b      	ldrb	r3, [r3, #0]
 80033ca:	b25b      	sxtb	r3, r3
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d004      	beq.n	80033da <vl53l0x_init+0x29a>
 80033d0:	18bb      	adds	r3, r7, r2
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	b25b      	sxtb	r3, r3
 80033d6:	f000 ff90 	bl	80042fa <vl53l0x_init+0x11ba>

	// Static Initialization
	uint8_t spad_count;
	uint8_t spad_type_is_aperture;
	status = vl53l0x_get_spad_info(&spad_count, &spad_type_is_aperture);
 80033da:	2514      	movs	r5, #20
 80033dc:	197c      	adds	r4, r7, r5
 80033de:	2310      	movs	r3, #16
 80033e0:	18fa      	adds	r2, r7, r3
 80033e2:	2311      	movs	r3, #17
 80033e4:	18fb      	adds	r3, r7, r3
 80033e6:	0011      	movs	r1, r2
 80033e8:	0018      	movs	r0, r3
 80033ea:	f001 fe41 	bl	8005070 <vl53l0x_get_spad_info>
 80033ee:	0003      	movs	r3, r0
 80033f0:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80033f2:	197b      	adds	r3, r7, r5
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	b25b      	sxtb	r3, r3
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d004      	beq.n	8003406 <vl53l0x_init+0x2c6>
 80033fc:	197b      	adds	r3, r7, r5
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	b25b      	sxtb	r3, r3
 8003402:	f000 ff7a 	bl	80042fa <vl53l0x_init+0x11ba>

	// The SPAD map (RefGoodSpadMap) is read by VL53L0X_get_info_from_device() in
	// the API, but the same data seems to be more easily readable from
	// GLOBAL_CONFIG_SPAD_ENABLES_REF_0 through _6, so read it from there
	uint8_t ref_spad_map[6];
	status = readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8003406:	2514      	movs	r5, #20
 8003408:	197c      	adds	r4, r7, r5
 800340a:	2308      	movs	r3, #8
 800340c:	18fb      	adds	r3, r7, r3
 800340e:	2206      	movs	r2, #6
 8003410:	0019      	movs	r1, r3
 8003412:	20b0      	movs	r0, #176	@ 0xb0
 8003414:	f7ff fe64 	bl	80030e0 <readMulti>
 8003418:	0003      	movs	r3, r0
 800341a:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 800341c:	197b      	adds	r3, r7, r5
 800341e:	781b      	ldrb	r3, [r3, #0]
 8003420:	b25b      	sxtb	r3, r3
 8003422:	2b00      	cmp	r3, #0
 8003424:	d004      	beq.n	8003430 <vl53l0x_init+0x2f0>
 8003426:	197b      	adds	r3, r7, r5
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	b25b      	sxtb	r3, r3
 800342c:	f000 ff65 	bl	80042fa <vl53l0x_init+0x11ba>

	// -- VL53L0X_set_reference_spads() begin (assume NVM values are valid)
	status = writeReg(0xFF, 0x01);
 8003430:	2514      	movs	r5, #20
 8003432:	197c      	adds	r4, r7, r5
 8003434:	2101      	movs	r1, #1
 8003436:	20ff      	movs	r0, #255	@ 0xff
 8003438:	f7ff fd56 	bl	8002ee8 <writeReg>
 800343c:	0003      	movs	r3, r0
 800343e:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003440:	002a      	movs	r2, r5
 8003442:	18bb      	adds	r3, r7, r2
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	b25b      	sxtb	r3, r3
 8003448:	2b00      	cmp	r3, #0
 800344a:	d004      	beq.n	8003456 <vl53l0x_init+0x316>
 800344c:	18bb      	adds	r3, r7, r2
 800344e:	781b      	ldrb	r3, [r3, #0]
 8003450:	b25b      	sxtb	r3, r3
 8003452:	f000 ff52 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8003456:	2514      	movs	r5, #20
 8003458:	197c      	adds	r4, r7, r5
 800345a:	2100      	movs	r1, #0
 800345c:	204f      	movs	r0, #79	@ 0x4f
 800345e:	f7ff fd43 	bl	8002ee8 <writeReg>
 8003462:	0003      	movs	r3, r0
 8003464:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003466:	002a      	movs	r2, r5
 8003468:	18bb      	adds	r3, r7, r2
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	b25b      	sxtb	r3, r3
 800346e:	2b00      	cmp	r3, #0
 8003470:	d004      	beq.n	800347c <vl53l0x_init+0x33c>
 8003472:	18bb      	adds	r3, r7, r2
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	b25b      	sxtb	r3, r3
 8003478:	f000 ff3f 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 800347c:	2514      	movs	r5, #20
 800347e:	197c      	adds	r4, r7, r5
 8003480:	212c      	movs	r1, #44	@ 0x2c
 8003482:	204e      	movs	r0, #78	@ 0x4e
 8003484:	f7ff fd30 	bl	8002ee8 <writeReg>
 8003488:	0003      	movs	r3, r0
 800348a:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 800348c:	002a      	movs	r2, r5
 800348e:	18bb      	adds	r3, r7, r2
 8003490:	781b      	ldrb	r3, [r3, #0]
 8003492:	b25b      	sxtb	r3, r3
 8003494:	2b00      	cmp	r3, #0
 8003496:	d004      	beq.n	80034a2 <vl53l0x_init+0x362>
 8003498:	18bb      	adds	r3, r7, r2
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	b25b      	sxtb	r3, r3
 800349e:	f000 ff2c 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0xFF, 0x00);
 80034a2:	2514      	movs	r5, #20
 80034a4:	197c      	adds	r4, r7, r5
 80034a6:	2100      	movs	r1, #0
 80034a8:	20ff      	movs	r0, #255	@ 0xff
 80034aa:	f7ff fd1d 	bl	8002ee8 <writeReg>
 80034ae:	0003      	movs	r3, r0
 80034b0:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80034b2:	002a      	movs	r2, r5
 80034b4:	18bb      	adds	r3, r7, r2
 80034b6:	781b      	ldrb	r3, [r3, #0]
 80034b8:	b25b      	sxtb	r3, r3
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d004      	beq.n	80034c8 <vl53l0x_init+0x388>
 80034be:	18bb      	adds	r3, r7, r2
 80034c0:	781b      	ldrb	r3, [r3, #0]
 80034c2:	b25b      	sxtb	r3, r3
 80034c4:	f000 ff19 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 80034c8:	2514      	movs	r5, #20
 80034ca:	197c      	adds	r4, r7, r5
 80034cc:	21b4      	movs	r1, #180	@ 0xb4
 80034ce:	20b6      	movs	r0, #182	@ 0xb6
 80034d0:	f7ff fd0a 	bl	8002ee8 <writeReg>
 80034d4:	0003      	movs	r3, r0
 80034d6:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80034d8:	002a      	movs	r2, r5
 80034da:	18bb      	adds	r3, r7, r2
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	b25b      	sxtb	r3, r3
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d004      	beq.n	80034ee <vl53l0x_init+0x3ae>
 80034e4:	18bb      	adds	r3, r7, r2
 80034e6:	781b      	ldrb	r3, [r3, #0]
 80034e8:	b25b      	sxtb	r3, r3
 80034ea:	f000 ff06 	bl	80042fa <vl53l0x_init+0x11ba>

	uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 80034ee:	2310      	movs	r3, #16
 80034f0:	18fb      	adds	r3, r7, r3
 80034f2:	781b      	ldrb	r3, [r3, #0]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d009      	beq.n	800350c <vl53l0x_init+0x3cc>
 80034f8:	220c      	movs	r2, #12
 80034fa:	e008      	b.n	800350e <vl53l0x_init+0x3ce>
 80034fc:	20000574 	.word	0x20000574
 8003500:	20000580 	.word	0x20000580
 8003504:	2000058c 	.word	0x2000058c
 8003508:	20000594 	.word	0x20000594
 800350c:	2200      	movs	r2, #0
 800350e:	2313      	movs	r3, #19
 8003510:	18fb      	adds	r3, r7, r3
 8003512:	701a      	strb	r2, [r3, #0]
	uint8_t spads_enabled = 0;
 8003514:	2316      	movs	r3, #22
 8003516:	18fb      	adds	r3, r7, r3
 8003518:	2200      	movs	r2, #0
 800351a:	701a      	strb	r2, [r3, #0]

	for (uint8_t i = 0; i < 48; i++)
 800351c:	2315      	movs	r3, #21
 800351e:	18fb      	adds	r3, r7, r3
 8003520:	2200      	movs	r2, #0
 8003522:	701a      	strb	r2, [r3, #0]
 8003524:	e049      	b.n	80035ba <vl53l0x_init+0x47a>
	{
		if (i < first_spad_to_enable || spads_enabled == spad_count)
 8003526:	2315      	movs	r3, #21
 8003528:	18fa      	adds	r2, r7, r3
 800352a:	2313      	movs	r3, #19
 800352c:	18fb      	adds	r3, r7, r3
 800352e:	7812      	ldrb	r2, [r2, #0]
 8003530:	781b      	ldrb	r3, [r3, #0]
 8003532:	429a      	cmp	r2, r3
 8003534:	d307      	bcc.n	8003546 <vl53l0x_init+0x406>
 8003536:	2311      	movs	r3, #17
 8003538:	18fb      	adds	r3, r7, r3
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	2216      	movs	r2, #22
 800353e:	18ba      	adds	r2, r7, r2
 8003540:	7812      	ldrb	r2, [r2, #0]
 8003542:	429a      	cmp	r2, r3
 8003544:	d11a      	bne.n	800357c <vl53l0x_init+0x43c>
		{
			// This bit is lower than the first one that should be enabled, or
			// (reference_spad_count) bits have already been enabled, so zero this bit
			ref_spad_map[i / 8] &= ~(1 << (i % 8));
 8003546:	2115      	movs	r1, #21
 8003548:	187b      	adds	r3, r7, r1
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	08db      	lsrs	r3, r3, #3
 800354e:	b2d8      	uxtb	r0, r3
 8003550:	0002      	movs	r2, r0
 8003552:	2408      	movs	r4, #8
 8003554:	193b      	adds	r3, r7, r4
 8003556:	5c9b      	ldrb	r3, [r3, r2]
 8003558:	b25b      	sxtb	r3, r3
 800355a:	187a      	adds	r2, r7, r1
 800355c:	7812      	ldrb	r2, [r2, #0]
 800355e:	2107      	movs	r1, #7
 8003560:	400a      	ands	r2, r1
 8003562:	2101      	movs	r1, #1
 8003564:	4091      	lsls	r1, r2
 8003566:	000a      	movs	r2, r1
 8003568:	b252      	sxtb	r2, r2
 800356a:	43d2      	mvns	r2, r2
 800356c:	b252      	sxtb	r2, r2
 800356e:	4013      	ands	r3, r2
 8003570:	b25b      	sxtb	r3, r3
 8003572:	0002      	movs	r2, r0
 8003574:	b2d9      	uxtb	r1, r3
 8003576:	193b      	adds	r3, r7, r4
 8003578:	5499      	strb	r1, [r3, r2]
 800357a:	e018      	b.n	80035ae <vl53l0x_init+0x46e>
		}
		else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 800357c:	2015      	movs	r0, #21
 800357e:	183b      	adds	r3, r7, r0
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	08db      	lsrs	r3, r3, #3
 8003584:	b2db      	uxtb	r3, r3
 8003586:	001a      	movs	r2, r3
 8003588:	2308      	movs	r3, #8
 800358a:	18fb      	adds	r3, r7, r3
 800358c:	5c9b      	ldrb	r3, [r3, r2]
 800358e:	0019      	movs	r1, r3
 8003590:	183b      	adds	r3, r7, r0
 8003592:	781b      	ldrb	r3, [r3, #0]
 8003594:	2207      	movs	r2, #7
 8003596:	4013      	ands	r3, r2
 8003598:	4119      	asrs	r1, r3
 800359a:	000b      	movs	r3, r1
 800359c:	2201      	movs	r2, #1
 800359e:	4013      	ands	r3, r2
 80035a0:	d005      	beq.n	80035ae <vl53l0x_init+0x46e>
		{
			spads_enabled++;
 80035a2:	2116      	movs	r1, #22
 80035a4:	187b      	adds	r3, r7, r1
 80035a6:	781a      	ldrb	r2, [r3, #0]
 80035a8:	187b      	adds	r3, r7, r1
 80035aa:	3201      	adds	r2, #1
 80035ac:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < 48; i++)
 80035ae:	2115      	movs	r1, #21
 80035b0:	187b      	adds	r3, r7, r1
 80035b2:	781a      	ldrb	r2, [r3, #0]
 80035b4:	187b      	adds	r3, r7, r1
 80035b6:	3201      	adds	r2, #1
 80035b8:	701a      	strb	r2, [r3, #0]
 80035ba:	2315      	movs	r3, #21
 80035bc:	18fb      	adds	r3, r7, r3
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	2b2f      	cmp	r3, #47	@ 0x2f
 80035c2:	d9b0      	bls.n	8003526 <vl53l0x_init+0x3e6>
		}
	}

	status = writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 80035c4:	2514      	movs	r5, #20
 80035c6:	197c      	adds	r4, r7, r5
 80035c8:	2308      	movs	r3, #8
 80035ca:	18fb      	adds	r3, r7, r3
 80035cc:	2206      	movs	r2, #6
 80035ce:	0019      	movs	r1, r3
 80035d0:	20b0      	movs	r0, #176	@ 0xb0
 80035d2:	f7ff fd4f 	bl	8003074 <writeMulti>
 80035d6:	0003      	movs	r3, r0
 80035d8:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80035da:	197b      	adds	r3, r7, r5
 80035dc:	781b      	ldrb	r3, [r3, #0]
 80035de:	b25b      	sxtb	r3, r3
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d004      	beq.n	80035ee <vl53l0x_init+0x4ae>
 80035e4:	197b      	adds	r3, r7, r5
 80035e6:	781b      	ldrb	r3, [r3, #0]
 80035e8:	b25b      	sxtb	r3, r3
 80035ea:	f000 fe86 	bl	80042fa <vl53l0x_init+0x11ba>
	// -- VL53L0X_set_reference_spads() end

	// -- VL53L0X_load_tuning_settings() begin
	// DefaultTuningSettings from vl53l0x_tuning.h
	status = writeReg(0xFF, 0x01);
 80035ee:	2514      	movs	r5, #20
 80035f0:	197c      	adds	r4, r7, r5
 80035f2:	2101      	movs	r1, #1
 80035f4:	20ff      	movs	r0, #255	@ 0xff
 80035f6:	f7ff fc77 	bl	8002ee8 <writeReg>
 80035fa:	0003      	movs	r3, r0
 80035fc:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80035fe:	002a      	movs	r2, r5
 8003600:	18bb      	adds	r3, r7, r2
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	b25b      	sxtb	r3, r3
 8003606:	2b00      	cmp	r3, #0
 8003608:	d004      	beq.n	8003614 <vl53l0x_init+0x4d4>
 800360a:	18bb      	adds	r3, r7, r2
 800360c:	781b      	ldrb	r3, [r3, #0]
 800360e:	b25b      	sxtb	r3, r3
 8003610:	f000 fe73 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x00, 0x00);
 8003614:	2514      	movs	r5, #20
 8003616:	197c      	adds	r4, r7, r5
 8003618:	2100      	movs	r1, #0
 800361a:	2000      	movs	r0, #0
 800361c:	f7ff fc64 	bl	8002ee8 <writeReg>
 8003620:	0003      	movs	r3, r0
 8003622:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003624:	002a      	movs	r2, r5
 8003626:	18bb      	adds	r3, r7, r2
 8003628:	781b      	ldrb	r3, [r3, #0]
 800362a:	b25b      	sxtb	r3, r3
 800362c:	2b00      	cmp	r3, #0
 800362e:	d004      	beq.n	800363a <vl53l0x_init+0x4fa>
 8003630:	18bb      	adds	r3, r7, r2
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	b25b      	sxtb	r3, r3
 8003636:	f000 fe60 	bl	80042fa <vl53l0x_init+0x11ba>

	status = writeReg(0xFF, 0x00);
 800363a:	2514      	movs	r5, #20
 800363c:	197c      	adds	r4, r7, r5
 800363e:	2100      	movs	r1, #0
 8003640:	20ff      	movs	r0, #255	@ 0xff
 8003642:	f7ff fc51 	bl	8002ee8 <writeReg>
 8003646:	0003      	movs	r3, r0
 8003648:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 800364a:	002a      	movs	r2, r5
 800364c:	18bb      	adds	r3, r7, r2
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	b25b      	sxtb	r3, r3
 8003652:	2b00      	cmp	r3, #0
 8003654:	d004      	beq.n	8003660 <vl53l0x_init+0x520>
 8003656:	18bb      	adds	r3, r7, r2
 8003658:	781b      	ldrb	r3, [r3, #0]
 800365a:	b25b      	sxtb	r3, r3
 800365c:	f000 fe4d 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x09, 0x00);
 8003660:	2514      	movs	r5, #20
 8003662:	197c      	adds	r4, r7, r5
 8003664:	2100      	movs	r1, #0
 8003666:	2009      	movs	r0, #9
 8003668:	f7ff fc3e 	bl	8002ee8 <writeReg>
 800366c:	0003      	movs	r3, r0
 800366e:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003670:	002a      	movs	r2, r5
 8003672:	18bb      	adds	r3, r7, r2
 8003674:	781b      	ldrb	r3, [r3, #0]
 8003676:	b25b      	sxtb	r3, r3
 8003678:	2b00      	cmp	r3, #0
 800367a:	d004      	beq.n	8003686 <vl53l0x_init+0x546>
 800367c:	18bb      	adds	r3, r7, r2
 800367e:	781b      	ldrb	r3, [r3, #0]
 8003680:	b25b      	sxtb	r3, r3
 8003682:	f000 fe3a 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x10, 0x00);
 8003686:	2514      	movs	r5, #20
 8003688:	197c      	adds	r4, r7, r5
 800368a:	2100      	movs	r1, #0
 800368c:	2010      	movs	r0, #16
 800368e:	f7ff fc2b 	bl	8002ee8 <writeReg>
 8003692:	0003      	movs	r3, r0
 8003694:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003696:	002a      	movs	r2, r5
 8003698:	18bb      	adds	r3, r7, r2
 800369a:	781b      	ldrb	r3, [r3, #0]
 800369c:	b25b      	sxtb	r3, r3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d004      	beq.n	80036ac <vl53l0x_init+0x56c>
 80036a2:	18bb      	adds	r3, r7, r2
 80036a4:	781b      	ldrb	r3, [r3, #0]
 80036a6:	b25b      	sxtb	r3, r3
 80036a8:	f000 fe27 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x11, 0x00);
 80036ac:	2514      	movs	r5, #20
 80036ae:	197c      	adds	r4, r7, r5
 80036b0:	2100      	movs	r1, #0
 80036b2:	2011      	movs	r0, #17
 80036b4:	f7ff fc18 	bl	8002ee8 <writeReg>
 80036b8:	0003      	movs	r3, r0
 80036ba:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80036bc:	002a      	movs	r2, r5
 80036be:	18bb      	adds	r3, r7, r2
 80036c0:	781b      	ldrb	r3, [r3, #0]
 80036c2:	b25b      	sxtb	r3, r3
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d004      	beq.n	80036d2 <vl53l0x_init+0x592>
 80036c8:	18bb      	adds	r3, r7, r2
 80036ca:	781b      	ldrb	r3, [r3, #0]
 80036cc:	b25b      	sxtb	r3, r3
 80036ce:	f000 fe14 	bl	80042fa <vl53l0x_init+0x11ba>

	status = writeReg(0x24, 0x01);
 80036d2:	2514      	movs	r5, #20
 80036d4:	197c      	adds	r4, r7, r5
 80036d6:	2101      	movs	r1, #1
 80036d8:	2024      	movs	r0, #36	@ 0x24
 80036da:	f7ff fc05 	bl	8002ee8 <writeReg>
 80036de:	0003      	movs	r3, r0
 80036e0:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80036e2:	002a      	movs	r2, r5
 80036e4:	18bb      	adds	r3, r7, r2
 80036e6:	781b      	ldrb	r3, [r3, #0]
 80036e8:	b25b      	sxtb	r3, r3
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d004      	beq.n	80036f8 <vl53l0x_init+0x5b8>
 80036ee:	18bb      	adds	r3, r7, r2
 80036f0:	781b      	ldrb	r3, [r3, #0]
 80036f2:	b25b      	sxtb	r3, r3
 80036f4:	f000 fe01 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x25, 0xFF);
 80036f8:	2514      	movs	r5, #20
 80036fa:	197c      	adds	r4, r7, r5
 80036fc:	21ff      	movs	r1, #255	@ 0xff
 80036fe:	2025      	movs	r0, #37	@ 0x25
 8003700:	f7ff fbf2 	bl	8002ee8 <writeReg>
 8003704:	0003      	movs	r3, r0
 8003706:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003708:	002a      	movs	r2, r5
 800370a:	18bb      	adds	r3, r7, r2
 800370c:	781b      	ldrb	r3, [r3, #0]
 800370e:	b25b      	sxtb	r3, r3
 8003710:	2b00      	cmp	r3, #0
 8003712:	d004      	beq.n	800371e <vl53l0x_init+0x5de>
 8003714:	18bb      	adds	r3, r7, r2
 8003716:	781b      	ldrb	r3, [r3, #0]
 8003718:	b25b      	sxtb	r3, r3
 800371a:	f000 fdee 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x75, 0x00);
 800371e:	2514      	movs	r5, #20
 8003720:	197c      	adds	r4, r7, r5
 8003722:	2100      	movs	r1, #0
 8003724:	2075      	movs	r0, #117	@ 0x75
 8003726:	f7ff fbdf 	bl	8002ee8 <writeReg>
 800372a:	0003      	movs	r3, r0
 800372c:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 800372e:	002a      	movs	r2, r5
 8003730:	18bb      	adds	r3, r7, r2
 8003732:	781b      	ldrb	r3, [r3, #0]
 8003734:	b25b      	sxtb	r3, r3
 8003736:	2b00      	cmp	r3, #0
 8003738:	d004      	beq.n	8003744 <vl53l0x_init+0x604>
 800373a:	18bb      	adds	r3, r7, r2
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	b25b      	sxtb	r3, r3
 8003740:	f000 fddb 	bl	80042fa <vl53l0x_init+0x11ba>

	status = writeReg(0xFF, 0x01);
 8003744:	2514      	movs	r5, #20
 8003746:	197c      	adds	r4, r7, r5
 8003748:	2101      	movs	r1, #1
 800374a:	20ff      	movs	r0, #255	@ 0xff
 800374c:	f7ff fbcc 	bl	8002ee8 <writeReg>
 8003750:	0003      	movs	r3, r0
 8003752:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003754:	002a      	movs	r2, r5
 8003756:	18bb      	adds	r3, r7, r2
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	b25b      	sxtb	r3, r3
 800375c:	2b00      	cmp	r3, #0
 800375e:	d004      	beq.n	800376a <vl53l0x_init+0x62a>
 8003760:	18bb      	adds	r3, r7, r2
 8003762:	781b      	ldrb	r3, [r3, #0]
 8003764:	b25b      	sxtb	r3, r3
 8003766:	f000 fdc8 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x4E, 0x2C);
 800376a:	2514      	movs	r5, #20
 800376c:	197c      	adds	r4, r7, r5
 800376e:	212c      	movs	r1, #44	@ 0x2c
 8003770:	204e      	movs	r0, #78	@ 0x4e
 8003772:	f7ff fbb9 	bl	8002ee8 <writeReg>
 8003776:	0003      	movs	r3, r0
 8003778:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 800377a:	002a      	movs	r2, r5
 800377c:	18bb      	adds	r3, r7, r2
 800377e:	781b      	ldrb	r3, [r3, #0]
 8003780:	b25b      	sxtb	r3, r3
 8003782:	2b00      	cmp	r3, #0
 8003784:	d004      	beq.n	8003790 <vl53l0x_init+0x650>
 8003786:	18bb      	adds	r3, r7, r2
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	b25b      	sxtb	r3, r3
 800378c:	f000 fdb5 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x48, 0x00);
 8003790:	2514      	movs	r5, #20
 8003792:	197c      	adds	r4, r7, r5
 8003794:	2100      	movs	r1, #0
 8003796:	2048      	movs	r0, #72	@ 0x48
 8003798:	f7ff fba6 	bl	8002ee8 <writeReg>
 800379c:	0003      	movs	r3, r0
 800379e:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80037a0:	002a      	movs	r2, r5
 80037a2:	18bb      	adds	r3, r7, r2
 80037a4:	781b      	ldrb	r3, [r3, #0]
 80037a6:	b25b      	sxtb	r3, r3
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d004      	beq.n	80037b6 <vl53l0x_init+0x676>
 80037ac:	18bb      	adds	r3, r7, r2
 80037ae:	781b      	ldrb	r3, [r3, #0]
 80037b0:	b25b      	sxtb	r3, r3
 80037b2:	f000 fda2 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x30, 0x20);
 80037b6:	2514      	movs	r5, #20
 80037b8:	197c      	adds	r4, r7, r5
 80037ba:	2120      	movs	r1, #32
 80037bc:	2030      	movs	r0, #48	@ 0x30
 80037be:	f7ff fb93 	bl	8002ee8 <writeReg>
 80037c2:	0003      	movs	r3, r0
 80037c4:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80037c6:	002a      	movs	r2, r5
 80037c8:	18bb      	adds	r3, r7, r2
 80037ca:	781b      	ldrb	r3, [r3, #0]
 80037cc:	b25b      	sxtb	r3, r3
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d004      	beq.n	80037dc <vl53l0x_init+0x69c>
 80037d2:	18bb      	adds	r3, r7, r2
 80037d4:	781b      	ldrb	r3, [r3, #0]
 80037d6:	b25b      	sxtb	r3, r3
 80037d8:	f000 fd8f 	bl	80042fa <vl53l0x_init+0x11ba>

	status = writeReg(0xFF, 0x00);
 80037dc:	2514      	movs	r5, #20
 80037de:	197c      	adds	r4, r7, r5
 80037e0:	2100      	movs	r1, #0
 80037e2:	20ff      	movs	r0, #255	@ 0xff
 80037e4:	f7ff fb80 	bl	8002ee8 <writeReg>
 80037e8:	0003      	movs	r3, r0
 80037ea:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80037ec:	002a      	movs	r2, r5
 80037ee:	18bb      	adds	r3, r7, r2
 80037f0:	781b      	ldrb	r3, [r3, #0]
 80037f2:	b25b      	sxtb	r3, r3
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d004      	beq.n	8003802 <vl53l0x_init+0x6c2>
 80037f8:	18bb      	adds	r3, r7, r2
 80037fa:	781b      	ldrb	r3, [r3, #0]
 80037fc:	b25b      	sxtb	r3, r3
 80037fe:	f000 fd7c 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x30, 0x09);
 8003802:	2514      	movs	r5, #20
 8003804:	197c      	adds	r4, r7, r5
 8003806:	2109      	movs	r1, #9
 8003808:	2030      	movs	r0, #48	@ 0x30
 800380a:	f7ff fb6d 	bl	8002ee8 <writeReg>
 800380e:	0003      	movs	r3, r0
 8003810:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003812:	002a      	movs	r2, r5
 8003814:	18bb      	adds	r3, r7, r2
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	b25b      	sxtb	r3, r3
 800381a:	2b00      	cmp	r3, #0
 800381c:	d004      	beq.n	8003828 <vl53l0x_init+0x6e8>
 800381e:	18bb      	adds	r3, r7, r2
 8003820:	781b      	ldrb	r3, [r3, #0]
 8003822:	b25b      	sxtb	r3, r3
 8003824:	f000 fd69 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x54, 0x00);
 8003828:	2514      	movs	r5, #20
 800382a:	197c      	adds	r4, r7, r5
 800382c:	2100      	movs	r1, #0
 800382e:	2054      	movs	r0, #84	@ 0x54
 8003830:	f7ff fb5a 	bl	8002ee8 <writeReg>
 8003834:	0003      	movs	r3, r0
 8003836:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003838:	002a      	movs	r2, r5
 800383a:	18bb      	adds	r3, r7, r2
 800383c:	781b      	ldrb	r3, [r3, #0]
 800383e:	b25b      	sxtb	r3, r3
 8003840:	2b00      	cmp	r3, #0
 8003842:	d004      	beq.n	800384e <vl53l0x_init+0x70e>
 8003844:	18bb      	adds	r3, r7, r2
 8003846:	781b      	ldrb	r3, [r3, #0]
 8003848:	b25b      	sxtb	r3, r3
 800384a:	f000 fd56 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x31, 0x04);
 800384e:	2514      	movs	r5, #20
 8003850:	197c      	adds	r4, r7, r5
 8003852:	2104      	movs	r1, #4
 8003854:	2031      	movs	r0, #49	@ 0x31
 8003856:	f7ff fb47 	bl	8002ee8 <writeReg>
 800385a:	0003      	movs	r3, r0
 800385c:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 800385e:	002a      	movs	r2, r5
 8003860:	18bb      	adds	r3, r7, r2
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	b25b      	sxtb	r3, r3
 8003866:	2b00      	cmp	r3, #0
 8003868:	d004      	beq.n	8003874 <vl53l0x_init+0x734>
 800386a:	18bb      	adds	r3, r7, r2
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	b25b      	sxtb	r3, r3
 8003870:	f000 fd43 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x32, 0x03);
 8003874:	2514      	movs	r5, #20
 8003876:	197c      	adds	r4, r7, r5
 8003878:	2103      	movs	r1, #3
 800387a:	2032      	movs	r0, #50	@ 0x32
 800387c:	f7ff fb34 	bl	8002ee8 <writeReg>
 8003880:	0003      	movs	r3, r0
 8003882:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003884:	002a      	movs	r2, r5
 8003886:	18bb      	adds	r3, r7, r2
 8003888:	781b      	ldrb	r3, [r3, #0]
 800388a:	b25b      	sxtb	r3, r3
 800388c:	2b00      	cmp	r3, #0
 800388e:	d004      	beq.n	800389a <vl53l0x_init+0x75a>
 8003890:	18bb      	adds	r3, r7, r2
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	b25b      	sxtb	r3, r3
 8003896:	f000 fd30 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x40, 0x83);
 800389a:	2514      	movs	r5, #20
 800389c:	197c      	adds	r4, r7, r5
 800389e:	2183      	movs	r1, #131	@ 0x83
 80038a0:	2040      	movs	r0, #64	@ 0x40
 80038a2:	f7ff fb21 	bl	8002ee8 <writeReg>
 80038a6:	0003      	movs	r3, r0
 80038a8:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80038aa:	002a      	movs	r2, r5
 80038ac:	18bb      	adds	r3, r7, r2
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	b25b      	sxtb	r3, r3
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d004      	beq.n	80038c0 <vl53l0x_init+0x780>
 80038b6:	18bb      	adds	r3, r7, r2
 80038b8:	781b      	ldrb	r3, [r3, #0]
 80038ba:	b25b      	sxtb	r3, r3
 80038bc:	f000 fd1d 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x46, 0x25);
 80038c0:	2514      	movs	r5, #20
 80038c2:	197c      	adds	r4, r7, r5
 80038c4:	2125      	movs	r1, #37	@ 0x25
 80038c6:	2046      	movs	r0, #70	@ 0x46
 80038c8:	f7ff fb0e 	bl	8002ee8 <writeReg>
 80038cc:	0003      	movs	r3, r0
 80038ce:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80038d0:	002a      	movs	r2, r5
 80038d2:	18bb      	adds	r3, r7, r2
 80038d4:	781b      	ldrb	r3, [r3, #0]
 80038d6:	b25b      	sxtb	r3, r3
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d004      	beq.n	80038e6 <vl53l0x_init+0x7a6>
 80038dc:	18bb      	adds	r3, r7, r2
 80038de:	781b      	ldrb	r3, [r3, #0]
 80038e0:	b25b      	sxtb	r3, r3
 80038e2:	f000 fd0a 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x60, 0x00);
 80038e6:	2514      	movs	r5, #20
 80038e8:	197c      	adds	r4, r7, r5
 80038ea:	2100      	movs	r1, #0
 80038ec:	2060      	movs	r0, #96	@ 0x60
 80038ee:	f7ff fafb 	bl	8002ee8 <writeReg>
 80038f2:	0003      	movs	r3, r0
 80038f4:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80038f6:	002a      	movs	r2, r5
 80038f8:	18bb      	adds	r3, r7, r2
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	b25b      	sxtb	r3, r3
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d004      	beq.n	800390c <vl53l0x_init+0x7cc>
 8003902:	18bb      	adds	r3, r7, r2
 8003904:	781b      	ldrb	r3, [r3, #0]
 8003906:	b25b      	sxtb	r3, r3
 8003908:	f000 fcf7 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x27, 0x00);
 800390c:	2514      	movs	r5, #20
 800390e:	197c      	adds	r4, r7, r5
 8003910:	2100      	movs	r1, #0
 8003912:	2027      	movs	r0, #39	@ 0x27
 8003914:	f7ff fae8 	bl	8002ee8 <writeReg>
 8003918:	0003      	movs	r3, r0
 800391a:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 800391c:	002a      	movs	r2, r5
 800391e:	18bb      	adds	r3, r7, r2
 8003920:	781b      	ldrb	r3, [r3, #0]
 8003922:	b25b      	sxtb	r3, r3
 8003924:	2b00      	cmp	r3, #0
 8003926:	d004      	beq.n	8003932 <vl53l0x_init+0x7f2>
 8003928:	18bb      	adds	r3, r7, r2
 800392a:	781b      	ldrb	r3, [r3, #0]
 800392c:	b25b      	sxtb	r3, r3
 800392e:	f000 fce4 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x50, 0x06);
 8003932:	2514      	movs	r5, #20
 8003934:	197c      	adds	r4, r7, r5
 8003936:	2106      	movs	r1, #6
 8003938:	2050      	movs	r0, #80	@ 0x50
 800393a:	f7ff fad5 	bl	8002ee8 <writeReg>
 800393e:	0003      	movs	r3, r0
 8003940:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003942:	002a      	movs	r2, r5
 8003944:	18bb      	adds	r3, r7, r2
 8003946:	781b      	ldrb	r3, [r3, #0]
 8003948:	b25b      	sxtb	r3, r3
 800394a:	2b00      	cmp	r3, #0
 800394c:	d004      	beq.n	8003958 <vl53l0x_init+0x818>
 800394e:	18bb      	adds	r3, r7, r2
 8003950:	781b      	ldrb	r3, [r3, #0]
 8003952:	b25b      	sxtb	r3, r3
 8003954:	f000 fcd1 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x51, 0x00);
 8003958:	2514      	movs	r5, #20
 800395a:	197c      	adds	r4, r7, r5
 800395c:	2100      	movs	r1, #0
 800395e:	2051      	movs	r0, #81	@ 0x51
 8003960:	f7ff fac2 	bl	8002ee8 <writeReg>
 8003964:	0003      	movs	r3, r0
 8003966:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003968:	002a      	movs	r2, r5
 800396a:	18bb      	adds	r3, r7, r2
 800396c:	781b      	ldrb	r3, [r3, #0]
 800396e:	b25b      	sxtb	r3, r3
 8003970:	2b00      	cmp	r3, #0
 8003972:	d004      	beq.n	800397e <vl53l0x_init+0x83e>
 8003974:	18bb      	adds	r3, r7, r2
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	b25b      	sxtb	r3, r3
 800397a:	f000 fcbe 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x52, 0x96);
 800397e:	2514      	movs	r5, #20
 8003980:	197c      	adds	r4, r7, r5
 8003982:	2196      	movs	r1, #150	@ 0x96
 8003984:	2052      	movs	r0, #82	@ 0x52
 8003986:	f7ff faaf 	bl	8002ee8 <writeReg>
 800398a:	0003      	movs	r3, r0
 800398c:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 800398e:	002a      	movs	r2, r5
 8003990:	18bb      	adds	r3, r7, r2
 8003992:	781b      	ldrb	r3, [r3, #0]
 8003994:	b25b      	sxtb	r3, r3
 8003996:	2b00      	cmp	r3, #0
 8003998:	d004      	beq.n	80039a4 <vl53l0x_init+0x864>
 800399a:	18bb      	adds	r3, r7, r2
 800399c:	781b      	ldrb	r3, [r3, #0]
 800399e:	b25b      	sxtb	r3, r3
 80039a0:	f000 fcab 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x56, 0x08);
 80039a4:	2514      	movs	r5, #20
 80039a6:	197c      	adds	r4, r7, r5
 80039a8:	2108      	movs	r1, #8
 80039aa:	2056      	movs	r0, #86	@ 0x56
 80039ac:	f7ff fa9c 	bl	8002ee8 <writeReg>
 80039b0:	0003      	movs	r3, r0
 80039b2:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80039b4:	002a      	movs	r2, r5
 80039b6:	18bb      	adds	r3, r7, r2
 80039b8:	781b      	ldrb	r3, [r3, #0]
 80039ba:	b25b      	sxtb	r3, r3
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d004      	beq.n	80039ca <vl53l0x_init+0x88a>
 80039c0:	18bb      	adds	r3, r7, r2
 80039c2:	781b      	ldrb	r3, [r3, #0]
 80039c4:	b25b      	sxtb	r3, r3
 80039c6:	f000 fc98 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x57, 0x30);
 80039ca:	2514      	movs	r5, #20
 80039cc:	197c      	adds	r4, r7, r5
 80039ce:	2130      	movs	r1, #48	@ 0x30
 80039d0:	2057      	movs	r0, #87	@ 0x57
 80039d2:	f7ff fa89 	bl	8002ee8 <writeReg>
 80039d6:	0003      	movs	r3, r0
 80039d8:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80039da:	002a      	movs	r2, r5
 80039dc:	18bb      	adds	r3, r7, r2
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	b25b      	sxtb	r3, r3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d004      	beq.n	80039f0 <vl53l0x_init+0x8b0>
 80039e6:	18bb      	adds	r3, r7, r2
 80039e8:	781b      	ldrb	r3, [r3, #0]
 80039ea:	b25b      	sxtb	r3, r3
 80039ec:	f000 fc85 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x61, 0x00);
 80039f0:	2514      	movs	r5, #20
 80039f2:	197c      	adds	r4, r7, r5
 80039f4:	2100      	movs	r1, #0
 80039f6:	2061      	movs	r0, #97	@ 0x61
 80039f8:	f7ff fa76 	bl	8002ee8 <writeReg>
 80039fc:	0003      	movs	r3, r0
 80039fe:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003a00:	002a      	movs	r2, r5
 8003a02:	18bb      	adds	r3, r7, r2
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	b25b      	sxtb	r3, r3
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d004      	beq.n	8003a16 <vl53l0x_init+0x8d6>
 8003a0c:	18bb      	adds	r3, r7, r2
 8003a0e:	781b      	ldrb	r3, [r3, #0]
 8003a10:	b25b      	sxtb	r3, r3
 8003a12:	f000 fc72 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x62, 0x00);
 8003a16:	2514      	movs	r5, #20
 8003a18:	197c      	adds	r4, r7, r5
 8003a1a:	2100      	movs	r1, #0
 8003a1c:	2062      	movs	r0, #98	@ 0x62
 8003a1e:	f7ff fa63 	bl	8002ee8 <writeReg>
 8003a22:	0003      	movs	r3, r0
 8003a24:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003a26:	002a      	movs	r2, r5
 8003a28:	18bb      	adds	r3, r7, r2
 8003a2a:	781b      	ldrb	r3, [r3, #0]
 8003a2c:	b25b      	sxtb	r3, r3
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d004      	beq.n	8003a3c <vl53l0x_init+0x8fc>
 8003a32:	18bb      	adds	r3, r7, r2
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	b25b      	sxtb	r3, r3
 8003a38:	f000 fc5f 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x64, 0x00);
 8003a3c:	2514      	movs	r5, #20
 8003a3e:	197c      	adds	r4, r7, r5
 8003a40:	2100      	movs	r1, #0
 8003a42:	2064      	movs	r0, #100	@ 0x64
 8003a44:	f7ff fa50 	bl	8002ee8 <writeReg>
 8003a48:	0003      	movs	r3, r0
 8003a4a:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003a4c:	002a      	movs	r2, r5
 8003a4e:	18bb      	adds	r3, r7, r2
 8003a50:	781b      	ldrb	r3, [r3, #0]
 8003a52:	b25b      	sxtb	r3, r3
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d004      	beq.n	8003a62 <vl53l0x_init+0x922>
 8003a58:	18bb      	adds	r3, r7, r2
 8003a5a:	781b      	ldrb	r3, [r3, #0]
 8003a5c:	b25b      	sxtb	r3, r3
 8003a5e:	f000 fc4c 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x65, 0x00);
 8003a62:	2514      	movs	r5, #20
 8003a64:	197c      	adds	r4, r7, r5
 8003a66:	2100      	movs	r1, #0
 8003a68:	2065      	movs	r0, #101	@ 0x65
 8003a6a:	f7ff fa3d 	bl	8002ee8 <writeReg>
 8003a6e:	0003      	movs	r3, r0
 8003a70:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003a72:	002a      	movs	r2, r5
 8003a74:	18bb      	adds	r3, r7, r2
 8003a76:	781b      	ldrb	r3, [r3, #0]
 8003a78:	b25b      	sxtb	r3, r3
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d004      	beq.n	8003a88 <vl53l0x_init+0x948>
 8003a7e:	18bb      	adds	r3, r7, r2
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	b25b      	sxtb	r3, r3
 8003a84:	f000 fc39 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x66, 0xA0);
 8003a88:	2514      	movs	r5, #20
 8003a8a:	197c      	adds	r4, r7, r5
 8003a8c:	21a0      	movs	r1, #160	@ 0xa0
 8003a8e:	2066      	movs	r0, #102	@ 0x66
 8003a90:	f7ff fa2a 	bl	8002ee8 <writeReg>
 8003a94:	0003      	movs	r3, r0
 8003a96:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003a98:	002a      	movs	r2, r5
 8003a9a:	18bb      	adds	r3, r7, r2
 8003a9c:	781b      	ldrb	r3, [r3, #0]
 8003a9e:	b25b      	sxtb	r3, r3
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d004      	beq.n	8003aae <vl53l0x_init+0x96e>
 8003aa4:	18bb      	adds	r3, r7, r2
 8003aa6:	781b      	ldrb	r3, [r3, #0]
 8003aa8:	b25b      	sxtb	r3, r3
 8003aaa:	f000 fc26 	bl	80042fa <vl53l0x_init+0x11ba>

	status = writeReg(0xFF, 0x01);
 8003aae:	2514      	movs	r5, #20
 8003ab0:	197c      	adds	r4, r7, r5
 8003ab2:	2101      	movs	r1, #1
 8003ab4:	20ff      	movs	r0, #255	@ 0xff
 8003ab6:	f7ff fa17 	bl	8002ee8 <writeReg>
 8003aba:	0003      	movs	r3, r0
 8003abc:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003abe:	002a      	movs	r2, r5
 8003ac0:	18bb      	adds	r3, r7, r2
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	b25b      	sxtb	r3, r3
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d004      	beq.n	8003ad4 <vl53l0x_init+0x994>
 8003aca:	18bb      	adds	r3, r7, r2
 8003acc:	781b      	ldrb	r3, [r3, #0]
 8003ace:	b25b      	sxtb	r3, r3
 8003ad0:	f000 fc13 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x22, 0x32);
 8003ad4:	2514      	movs	r5, #20
 8003ad6:	197c      	adds	r4, r7, r5
 8003ad8:	2132      	movs	r1, #50	@ 0x32
 8003ada:	2022      	movs	r0, #34	@ 0x22
 8003adc:	f7ff fa04 	bl	8002ee8 <writeReg>
 8003ae0:	0003      	movs	r3, r0
 8003ae2:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003ae4:	002a      	movs	r2, r5
 8003ae6:	18bb      	adds	r3, r7, r2
 8003ae8:	781b      	ldrb	r3, [r3, #0]
 8003aea:	b25b      	sxtb	r3, r3
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d004      	beq.n	8003afa <vl53l0x_init+0x9ba>
 8003af0:	18bb      	adds	r3, r7, r2
 8003af2:	781b      	ldrb	r3, [r3, #0]
 8003af4:	b25b      	sxtb	r3, r3
 8003af6:	f000 fc00 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x47, 0x14);
 8003afa:	2514      	movs	r5, #20
 8003afc:	197c      	adds	r4, r7, r5
 8003afe:	2114      	movs	r1, #20
 8003b00:	2047      	movs	r0, #71	@ 0x47
 8003b02:	f7ff f9f1 	bl	8002ee8 <writeReg>
 8003b06:	0003      	movs	r3, r0
 8003b08:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003b0a:	002a      	movs	r2, r5
 8003b0c:	18bb      	adds	r3, r7, r2
 8003b0e:	781b      	ldrb	r3, [r3, #0]
 8003b10:	b25b      	sxtb	r3, r3
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d004      	beq.n	8003b20 <vl53l0x_init+0x9e0>
 8003b16:	18bb      	adds	r3, r7, r2
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	b25b      	sxtb	r3, r3
 8003b1c:	f000 fbed 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x49, 0xFF);
 8003b20:	2514      	movs	r5, #20
 8003b22:	197c      	adds	r4, r7, r5
 8003b24:	21ff      	movs	r1, #255	@ 0xff
 8003b26:	2049      	movs	r0, #73	@ 0x49
 8003b28:	f7ff f9de 	bl	8002ee8 <writeReg>
 8003b2c:	0003      	movs	r3, r0
 8003b2e:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003b30:	002a      	movs	r2, r5
 8003b32:	18bb      	adds	r3, r7, r2
 8003b34:	781b      	ldrb	r3, [r3, #0]
 8003b36:	b25b      	sxtb	r3, r3
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d004      	beq.n	8003b46 <vl53l0x_init+0xa06>
 8003b3c:	18bb      	adds	r3, r7, r2
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	b25b      	sxtb	r3, r3
 8003b42:	f000 fbda 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x4A, 0x00);
 8003b46:	2514      	movs	r5, #20
 8003b48:	197c      	adds	r4, r7, r5
 8003b4a:	2100      	movs	r1, #0
 8003b4c:	204a      	movs	r0, #74	@ 0x4a
 8003b4e:	f7ff f9cb 	bl	8002ee8 <writeReg>
 8003b52:	0003      	movs	r3, r0
 8003b54:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003b56:	002a      	movs	r2, r5
 8003b58:	18bb      	adds	r3, r7, r2
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	b25b      	sxtb	r3, r3
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d004      	beq.n	8003b6c <vl53l0x_init+0xa2c>
 8003b62:	18bb      	adds	r3, r7, r2
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	b25b      	sxtb	r3, r3
 8003b68:	f000 fbc7 	bl	80042fa <vl53l0x_init+0x11ba>

	status = writeReg(0xFF, 0x00);
 8003b6c:	2514      	movs	r5, #20
 8003b6e:	197c      	adds	r4, r7, r5
 8003b70:	2100      	movs	r1, #0
 8003b72:	20ff      	movs	r0, #255	@ 0xff
 8003b74:	f7ff f9b8 	bl	8002ee8 <writeReg>
 8003b78:	0003      	movs	r3, r0
 8003b7a:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003b7c:	002a      	movs	r2, r5
 8003b7e:	18bb      	adds	r3, r7, r2
 8003b80:	781b      	ldrb	r3, [r3, #0]
 8003b82:	b25b      	sxtb	r3, r3
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d004      	beq.n	8003b92 <vl53l0x_init+0xa52>
 8003b88:	18bb      	adds	r3, r7, r2
 8003b8a:	781b      	ldrb	r3, [r3, #0]
 8003b8c:	b25b      	sxtb	r3, r3
 8003b8e:	f000 fbb4 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x7A, 0x0A);
 8003b92:	2514      	movs	r5, #20
 8003b94:	197c      	adds	r4, r7, r5
 8003b96:	210a      	movs	r1, #10
 8003b98:	207a      	movs	r0, #122	@ 0x7a
 8003b9a:	f7ff f9a5 	bl	8002ee8 <writeReg>
 8003b9e:	0003      	movs	r3, r0
 8003ba0:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003ba2:	002a      	movs	r2, r5
 8003ba4:	18bb      	adds	r3, r7, r2
 8003ba6:	781b      	ldrb	r3, [r3, #0]
 8003ba8:	b25b      	sxtb	r3, r3
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d004      	beq.n	8003bb8 <vl53l0x_init+0xa78>
 8003bae:	18bb      	adds	r3, r7, r2
 8003bb0:	781b      	ldrb	r3, [r3, #0]
 8003bb2:	b25b      	sxtb	r3, r3
 8003bb4:	f000 fba1 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x7B, 0x00);
 8003bb8:	2514      	movs	r5, #20
 8003bba:	197c      	adds	r4, r7, r5
 8003bbc:	2100      	movs	r1, #0
 8003bbe:	207b      	movs	r0, #123	@ 0x7b
 8003bc0:	f7ff f992 	bl	8002ee8 <writeReg>
 8003bc4:	0003      	movs	r3, r0
 8003bc6:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003bc8:	002a      	movs	r2, r5
 8003bca:	18bb      	adds	r3, r7, r2
 8003bcc:	781b      	ldrb	r3, [r3, #0]
 8003bce:	b25b      	sxtb	r3, r3
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d004      	beq.n	8003bde <vl53l0x_init+0xa9e>
 8003bd4:	18bb      	adds	r3, r7, r2
 8003bd6:	781b      	ldrb	r3, [r3, #0]
 8003bd8:	b25b      	sxtb	r3, r3
 8003bda:	f000 fb8e 	bl	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x78, 0x21);
 8003bde:	2514      	movs	r5, #20
 8003be0:	197c      	adds	r4, r7, r5
 8003be2:	2121      	movs	r1, #33	@ 0x21
 8003be4:	2078      	movs	r0, #120	@ 0x78
 8003be6:	f7ff f97f 	bl	8002ee8 <writeReg>
 8003bea:	0003      	movs	r3, r0
 8003bec:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003bee:	002a      	movs	r2, r5
 8003bf0:	18bb      	adds	r3, r7, r2
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	b25b      	sxtb	r3, r3
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d004      	beq.n	8003c04 <vl53l0x_init+0xac4>
 8003bfa:	18bb      	adds	r3, r7, r2
 8003bfc:	781b      	ldrb	r3, [r3, #0]
 8003bfe:	b25b      	sxtb	r3, r3
 8003c00:	f000 fb7b 	bl	80042fa <vl53l0x_init+0x11ba>

	status = writeReg(0xFF, 0x01);
 8003c04:	2514      	movs	r5, #20
 8003c06:	197c      	adds	r4, r7, r5
 8003c08:	2101      	movs	r1, #1
 8003c0a:	20ff      	movs	r0, #255	@ 0xff
 8003c0c:	f7ff f96c 	bl	8002ee8 <writeReg>
 8003c10:	0003      	movs	r3, r0
 8003c12:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003c14:	002a      	movs	r2, r5
 8003c16:	18bb      	adds	r3, r7, r2
 8003c18:	781b      	ldrb	r3, [r3, #0]
 8003c1a:	b25b      	sxtb	r3, r3
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d003      	beq.n	8003c28 <vl53l0x_init+0xae8>
 8003c20:	18bb      	adds	r3, r7, r2
 8003c22:	781b      	ldrb	r3, [r3, #0]
 8003c24:	b25b      	sxtb	r3, r3
 8003c26:	e368      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x23, 0x34);
 8003c28:	2514      	movs	r5, #20
 8003c2a:	197c      	adds	r4, r7, r5
 8003c2c:	2134      	movs	r1, #52	@ 0x34
 8003c2e:	2023      	movs	r0, #35	@ 0x23
 8003c30:	f7ff f95a 	bl	8002ee8 <writeReg>
 8003c34:	0003      	movs	r3, r0
 8003c36:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003c38:	002a      	movs	r2, r5
 8003c3a:	18bb      	adds	r3, r7, r2
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	b25b      	sxtb	r3, r3
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d003      	beq.n	8003c4c <vl53l0x_init+0xb0c>
 8003c44:	18bb      	adds	r3, r7, r2
 8003c46:	781b      	ldrb	r3, [r3, #0]
 8003c48:	b25b      	sxtb	r3, r3
 8003c4a:	e356      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x42, 0x00);
 8003c4c:	2514      	movs	r5, #20
 8003c4e:	197c      	adds	r4, r7, r5
 8003c50:	2100      	movs	r1, #0
 8003c52:	2042      	movs	r0, #66	@ 0x42
 8003c54:	f7ff f948 	bl	8002ee8 <writeReg>
 8003c58:	0003      	movs	r3, r0
 8003c5a:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003c5c:	002a      	movs	r2, r5
 8003c5e:	18bb      	adds	r3, r7, r2
 8003c60:	781b      	ldrb	r3, [r3, #0]
 8003c62:	b25b      	sxtb	r3, r3
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d003      	beq.n	8003c70 <vl53l0x_init+0xb30>
 8003c68:	18bb      	adds	r3, r7, r2
 8003c6a:	781b      	ldrb	r3, [r3, #0]
 8003c6c:	b25b      	sxtb	r3, r3
 8003c6e:	e344      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x44, 0xFF);
 8003c70:	2514      	movs	r5, #20
 8003c72:	197c      	adds	r4, r7, r5
 8003c74:	21ff      	movs	r1, #255	@ 0xff
 8003c76:	2044      	movs	r0, #68	@ 0x44
 8003c78:	f7ff f936 	bl	8002ee8 <writeReg>
 8003c7c:	0003      	movs	r3, r0
 8003c7e:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003c80:	002a      	movs	r2, r5
 8003c82:	18bb      	adds	r3, r7, r2
 8003c84:	781b      	ldrb	r3, [r3, #0]
 8003c86:	b25b      	sxtb	r3, r3
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d003      	beq.n	8003c94 <vl53l0x_init+0xb54>
 8003c8c:	18bb      	adds	r3, r7, r2
 8003c8e:	781b      	ldrb	r3, [r3, #0]
 8003c90:	b25b      	sxtb	r3, r3
 8003c92:	e332      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x45, 0x26);
 8003c94:	2514      	movs	r5, #20
 8003c96:	197c      	adds	r4, r7, r5
 8003c98:	2126      	movs	r1, #38	@ 0x26
 8003c9a:	2045      	movs	r0, #69	@ 0x45
 8003c9c:	f7ff f924 	bl	8002ee8 <writeReg>
 8003ca0:	0003      	movs	r3, r0
 8003ca2:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003ca4:	002a      	movs	r2, r5
 8003ca6:	18bb      	adds	r3, r7, r2
 8003ca8:	781b      	ldrb	r3, [r3, #0]
 8003caa:	b25b      	sxtb	r3, r3
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d003      	beq.n	8003cb8 <vl53l0x_init+0xb78>
 8003cb0:	18bb      	adds	r3, r7, r2
 8003cb2:	781b      	ldrb	r3, [r3, #0]
 8003cb4:	b25b      	sxtb	r3, r3
 8003cb6:	e320      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x46, 0x05);
 8003cb8:	2514      	movs	r5, #20
 8003cba:	197c      	adds	r4, r7, r5
 8003cbc:	2105      	movs	r1, #5
 8003cbe:	2046      	movs	r0, #70	@ 0x46
 8003cc0:	f7ff f912 	bl	8002ee8 <writeReg>
 8003cc4:	0003      	movs	r3, r0
 8003cc6:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003cc8:	002a      	movs	r2, r5
 8003cca:	18bb      	adds	r3, r7, r2
 8003ccc:	781b      	ldrb	r3, [r3, #0]
 8003cce:	b25b      	sxtb	r3, r3
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d003      	beq.n	8003cdc <vl53l0x_init+0xb9c>
 8003cd4:	18bb      	adds	r3, r7, r2
 8003cd6:	781b      	ldrb	r3, [r3, #0]
 8003cd8:	b25b      	sxtb	r3, r3
 8003cda:	e30e      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x40, 0x40);
 8003cdc:	2514      	movs	r5, #20
 8003cde:	197c      	adds	r4, r7, r5
 8003ce0:	2140      	movs	r1, #64	@ 0x40
 8003ce2:	2040      	movs	r0, #64	@ 0x40
 8003ce4:	f7ff f900 	bl	8002ee8 <writeReg>
 8003ce8:	0003      	movs	r3, r0
 8003cea:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003cec:	002a      	movs	r2, r5
 8003cee:	18bb      	adds	r3, r7, r2
 8003cf0:	781b      	ldrb	r3, [r3, #0]
 8003cf2:	b25b      	sxtb	r3, r3
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d003      	beq.n	8003d00 <vl53l0x_init+0xbc0>
 8003cf8:	18bb      	adds	r3, r7, r2
 8003cfa:	781b      	ldrb	r3, [r3, #0]
 8003cfc:	b25b      	sxtb	r3, r3
 8003cfe:	e2fc      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x0E, 0x06);
 8003d00:	2514      	movs	r5, #20
 8003d02:	197c      	adds	r4, r7, r5
 8003d04:	2106      	movs	r1, #6
 8003d06:	200e      	movs	r0, #14
 8003d08:	f7ff f8ee 	bl	8002ee8 <writeReg>
 8003d0c:	0003      	movs	r3, r0
 8003d0e:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003d10:	002a      	movs	r2, r5
 8003d12:	18bb      	adds	r3, r7, r2
 8003d14:	781b      	ldrb	r3, [r3, #0]
 8003d16:	b25b      	sxtb	r3, r3
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d003      	beq.n	8003d24 <vl53l0x_init+0xbe4>
 8003d1c:	18bb      	adds	r3, r7, r2
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	b25b      	sxtb	r3, r3
 8003d22:	e2ea      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x20, 0x1A);
 8003d24:	2514      	movs	r5, #20
 8003d26:	197c      	adds	r4, r7, r5
 8003d28:	211a      	movs	r1, #26
 8003d2a:	2020      	movs	r0, #32
 8003d2c:	f7ff f8dc 	bl	8002ee8 <writeReg>
 8003d30:	0003      	movs	r3, r0
 8003d32:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003d34:	002a      	movs	r2, r5
 8003d36:	18bb      	adds	r3, r7, r2
 8003d38:	781b      	ldrb	r3, [r3, #0]
 8003d3a:	b25b      	sxtb	r3, r3
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d003      	beq.n	8003d48 <vl53l0x_init+0xc08>
 8003d40:	18bb      	adds	r3, r7, r2
 8003d42:	781b      	ldrb	r3, [r3, #0]
 8003d44:	b25b      	sxtb	r3, r3
 8003d46:	e2d8      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x43, 0x40);
 8003d48:	2514      	movs	r5, #20
 8003d4a:	197c      	adds	r4, r7, r5
 8003d4c:	2140      	movs	r1, #64	@ 0x40
 8003d4e:	2043      	movs	r0, #67	@ 0x43
 8003d50:	f7ff f8ca 	bl	8002ee8 <writeReg>
 8003d54:	0003      	movs	r3, r0
 8003d56:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003d58:	002a      	movs	r2, r5
 8003d5a:	18bb      	adds	r3, r7, r2
 8003d5c:	781b      	ldrb	r3, [r3, #0]
 8003d5e:	b25b      	sxtb	r3, r3
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d003      	beq.n	8003d6c <vl53l0x_init+0xc2c>
 8003d64:	18bb      	adds	r3, r7, r2
 8003d66:	781b      	ldrb	r3, [r3, #0]
 8003d68:	b25b      	sxtb	r3, r3
 8003d6a:	e2c6      	b.n	80042fa <vl53l0x_init+0x11ba>

	status = writeReg(0xFF, 0x00);
 8003d6c:	2514      	movs	r5, #20
 8003d6e:	197c      	adds	r4, r7, r5
 8003d70:	2100      	movs	r1, #0
 8003d72:	20ff      	movs	r0, #255	@ 0xff
 8003d74:	f7ff f8b8 	bl	8002ee8 <writeReg>
 8003d78:	0003      	movs	r3, r0
 8003d7a:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003d7c:	002a      	movs	r2, r5
 8003d7e:	18bb      	adds	r3, r7, r2
 8003d80:	781b      	ldrb	r3, [r3, #0]
 8003d82:	b25b      	sxtb	r3, r3
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d003      	beq.n	8003d90 <vl53l0x_init+0xc50>
 8003d88:	18bb      	adds	r3, r7, r2
 8003d8a:	781b      	ldrb	r3, [r3, #0]
 8003d8c:	b25b      	sxtb	r3, r3
 8003d8e:	e2b4      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x34, 0x03);
 8003d90:	2514      	movs	r5, #20
 8003d92:	197c      	adds	r4, r7, r5
 8003d94:	2103      	movs	r1, #3
 8003d96:	2034      	movs	r0, #52	@ 0x34
 8003d98:	f7ff f8a6 	bl	8002ee8 <writeReg>
 8003d9c:	0003      	movs	r3, r0
 8003d9e:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003da0:	002a      	movs	r2, r5
 8003da2:	18bb      	adds	r3, r7, r2
 8003da4:	781b      	ldrb	r3, [r3, #0]
 8003da6:	b25b      	sxtb	r3, r3
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d003      	beq.n	8003db4 <vl53l0x_init+0xc74>
 8003dac:	18bb      	adds	r3, r7, r2
 8003dae:	781b      	ldrb	r3, [r3, #0]
 8003db0:	b25b      	sxtb	r3, r3
 8003db2:	e2a2      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x35, 0x44);
 8003db4:	2514      	movs	r5, #20
 8003db6:	197c      	adds	r4, r7, r5
 8003db8:	2144      	movs	r1, #68	@ 0x44
 8003dba:	2035      	movs	r0, #53	@ 0x35
 8003dbc:	f7ff f894 	bl	8002ee8 <writeReg>
 8003dc0:	0003      	movs	r3, r0
 8003dc2:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003dc4:	002a      	movs	r2, r5
 8003dc6:	18bb      	adds	r3, r7, r2
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	b25b      	sxtb	r3, r3
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d003      	beq.n	8003dd8 <vl53l0x_init+0xc98>
 8003dd0:	18bb      	adds	r3, r7, r2
 8003dd2:	781b      	ldrb	r3, [r3, #0]
 8003dd4:	b25b      	sxtb	r3, r3
 8003dd6:	e290      	b.n	80042fa <vl53l0x_init+0x11ba>

	status = writeReg(0xFF, 0x01);
 8003dd8:	2514      	movs	r5, #20
 8003dda:	197c      	adds	r4, r7, r5
 8003ddc:	2101      	movs	r1, #1
 8003dde:	20ff      	movs	r0, #255	@ 0xff
 8003de0:	f7ff f882 	bl	8002ee8 <writeReg>
 8003de4:	0003      	movs	r3, r0
 8003de6:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003de8:	002a      	movs	r2, r5
 8003dea:	18bb      	adds	r3, r7, r2
 8003dec:	781b      	ldrb	r3, [r3, #0]
 8003dee:	b25b      	sxtb	r3, r3
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d003      	beq.n	8003dfc <vl53l0x_init+0xcbc>
 8003df4:	18bb      	adds	r3, r7, r2
 8003df6:	781b      	ldrb	r3, [r3, #0]
 8003df8:	b25b      	sxtb	r3, r3
 8003dfa:	e27e      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x31, 0x04);
 8003dfc:	2514      	movs	r5, #20
 8003dfe:	197c      	adds	r4, r7, r5
 8003e00:	2104      	movs	r1, #4
 8003e02:	2031      	movs	r0, #49	@ 0x31
 8003e04:	f7ff f870 	bl	8002ee8 <writeReg>
 8003e08:	0003      	movs	r3, r0
 8003e0a:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003e0c:	002a      	movs	r2, r5
 8003e0e:	18bb      	adds	r3, r7, r2
 8003e10:	781b      	ldrb	r3, [r3, #0]
 8003e12:	b25b      	sxtb	r3, r3
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d003      	beq.n	8003e20 <vl53l0x_init+0xce0>
 8003e18:	18bb      	adds	r3, r7, r2
 8003e1a:	781b      	ldrb	r3, [r3, #0]
 8003e1c:	b25b      	sxtb	r3, r3
 8003e1e:	e26c      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x4B, 0x09);
 8003e20:	2514      	movs	r5, #20
 8003e22:	197c      	adds	r4, r7, r5
 8003e24:	2109      	movs	r1, #9
 8003e26:	204b      	movs	r0, #75	@ 0x4b
 8003e28:	f7ff f85e 	bl	8002ee8 <writeReg>
 8003e2c:	0003      	movs	r3, r0
 8003e2e:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003e30:	002a      	movs	r2, r5
 8003e32:	18bb      	adds	r3, r7, r2
 8003e34:	781b      	ldrb	r3, [r3, #0]
 8003e36:	b25b      	sxtb	r3, r3
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d003      	beq.n	8003e44 <vl53l0x_init+0xd04>
 8003e3c:	18bb      	adds	r3, r7, r2
 8003e3e:	781b      	ldrb	r3, [r3, #0]
 8003e40:	b25b      	sxtb	r3, r3
 8003e42:	e25a      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x4C, 0x05);
 8003e44:	2514      	movs	r5, #20
 8003e46:	197c      	adds	r4, r7, r5
 8003e48:	2105      	movs	r1, #5
 8003e4a:	204c      	movs	r0, #76	@ 0x4c
 8003e4c:	f7ff f84c 	bl	8002ee8 <writeReg>
 8003e50:	0003      	movs	r3, r0
 8003e52:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003e54:	002a      	movs	r2, r5
 8003e56:	18bb      	adds	r3, r7, r2
 8003e58:	781b      	ldrb	r3, [r3, #0]
 8003e5a:	b25b      	sxtb	r3, r3
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d003      	beq.n	8003e68 <vl53l0x_init+0xd28>
 8003e60:	18bb      	adds	r3, r7, r2
 8003e62:	781b      	ldrb	r3, [r3, #0]
 8003e64:	b25b      	sxtb	r3, r3
 8003e66:	e248      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x4D, 0x04);
 8003e68:	2514      	movs	r5, #20
 8003e6a:	197c      	adds	r4, r7, r5
 8003e6c:	2104      	movs	r1, #4
 8003e6e:	204d      	movs	r0, #77	@ 0x4d
 8003e70:	f7ff f83a 	bl	8002ee8 <writeReg>
 8003e74:	0003      	movs	r3, r0
 8003e76:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003e78:	002a      	movs	r2, r5
 8003e7a:	18bb      	adds	r3, r7, r2
 8003e7c:	781b      	ldrb	r3, [r3, #0]
 8003e7e:	b25b      	sxtb	r3, r3
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d003      	beq.n	8003e8c <vl53l0x_init+0xd4c>
 8003e84:	18bb      	adds	r3, r7, r2
 8003e86:	781b      	ldrb	r3, [r3, #0]
 8003e88:	b25b      	sxtb	r3, r3
 8003e8a:	e236      	b.n	80042fa <vl53l0x_init+0x11ba>

	status = writeReg(0xFF, 0x00);
 8003e8c:	2514      	movs	r5, #20
 8003e8e:	197c      	adds	r4, r7, r5
 8003e90:	2100      	movs	r1, #0
 8003e92:	20ff      	movs	r0, #255	@ 0xff
 8003e94:	f7ff f828 	bl	8002ee8 <writeReg>
 8003e98:	0003      	movs	r3, r0
 8003e9a:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003e9c:	002a      	movs	r2, r5
 8003e9e:	18bb      	adds	r3, r7, r2
 8003ea0:	781b      	ldrb	r3, [r3, #0]
 8003ea2:	b25b      	sxtb	r3, r3
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d003      	beq.n	8003eb0 <vl53l0x_init+0xd70>
 8003ea8:	18bb      	adds	r3, r7, r2
 8003eaa:	781b      	ldrb	r3, [r3, #0]
 8003eac:	b25b      	sxtb	r3, r3
 8003eae:	e224      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x44, 0x00);
 8003eb0:	2514      	movs	r5, #20
 8003eb2:	197c      	adds	r4, r7, r5
 8003eb4:	2100      	movs	r1, #0
 8003eb6:	2044      	movs	r0, #68	@ 0x44
 8003eb8:	f7ff f816 	bl	8002ee8 <writeReg>
 8003ebc:	0003      	movs	r3, r0
 8003ebe:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003ec0:	002a      	movs	r2, r5
 8003ec2:	18bb      	adds	r3, r7, r2
 8003ec4:	781b      	ldrb	r3, [r3, #0]
 8003ec6:	b25b      	sxtb	r3, r3
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d003      	beq.n	8003ed4 <vl53l0x_init+0xd94>
 8003ecc:	18bb      	adds	r3, r7, r2
 8003ece:	781b      	ldrb	r3, [r3, #0]
 8003ed0:	b25b      	sxtb	r3, r3
 8003ed2:	e212      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x45, 0x20);
 8003ed4:	2514      	movs	r5, #20
 8003ed6:	197c      	adds	r4, r7, r5
 8003ed8:	2120      	movs	r1, #32
 8003eda:	2045      	movs	r0, #69	@ 0x45
 8003edc:	f7ff f804 	bl	8002ee8 <writeReg>
 8003ee0:	0003      	movs	r3, r0
 8003ee2:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003ee4:	002a      	movs	r2, r5
 8003ee6:	18bb      	adds	r3, r7, r2
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	b25b      	sxtb	r3, r3
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d003      	beq.n	8003ef8 <vl53l0x_init+0xdb8>
 8003ef0:	18bb      	adds	r3, r7, r2
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	b25b      	sxtb	r3, r3
 8003ef6:	e200      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x47, 0x08);
 8003ef8:	2514      	movs	r5, #20
 8003efa:	197c      	adds	r4, r7, r5
 8003efc:	2108      	movs	r1, #8
 8003efe:	2047      	movs	r0, #71	@ 0x47
 8003f00:	f7fe fff2 	bl	8002ee8 <writeReg>
 8003f04:	0003      	movs	r3, r0
 8003f06:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003f08:	002a      	movs	r2, r5
 8003f0a:	18bb      	adds	r3, r7, r2
 8003f0c:	781b      	ldrb	r3, [r3, #0]
 8003f0e:	b25b      	sxtb	r3, r3
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d003      	beq.n	8003f1c <vl53l0x_init+0xddc>
 8003f14:	18bb      	adds	r3, r7, r2
 8003f16:	781b      	ldrb	r3, [r3, #0]
 8003f18:	b25b      	sxtb	r3, r3
 8003f1a:	e1ee      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x48, 0x28);
 8003f1c:	2514      	movs	r5, #20
 8003f1e:	197c      	adds	r4, r7, r5
 8003f20:	2128      	movs	r1, #40	@ 0x28
 8003f22:	2048      	movs	r0, #72	@ 0x48
 8003f24:	f7fe ffe0 	bl	8002ee8 <writeReg>
 8003f28:	0003      	movs	r3, r0
 8003f2a:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003f2c:	002a      	movs	r2, r5
 8003f2e:	18bb      	adds	r3, r7, r2
 8003f30:	781b      	ldrb	r3, [r3, #0]
 8003f32:	b25b      	sxtb	r3, r3
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d003      	beq.n	8003f40 <vl53l0x_init+0xe00>
 8003f38:	18bb      	adds	r3, r7, r2
 8003f3a:	781b      	ldrb	r3, [r3, #0]
 8003f3c:	b25b      	sxtb	r3, r3
 8003f3e:	e1dc      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x67, 0x00);
 8003f40:	2514      	movs	r5, #20
 8003f42:	197c      	adds	r4, r7, r5
 8003f44:	2100      	movs	r1, #0
 8003f46:	2067      	movs	r0, #103	@ 0x67
 8003f48:	f7fe ffce 	bl	8002ee8 <writeReg>
 8003f4c:	0003      	movs	r3, r0
 8003f4e:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003f50:	002a      	movs	r2, r5
 8003f52:	18bb      	adds	r3, r7, r2
 8003f54:	781b      	ldrb	r3, [r3, #0]
 8003f56:	b25b      	sxtb	r3, r3
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d003      	beq.n	8003f64 <vl53l0x_init+0xe24>
 8003f5c:	18bb      	adds	r3, r7, r2
 8003f5e:	781b      	ldrb	r3, [r3, #0]
 8003f60:	b25b      	sxtb	r3, r3
 8003f62:	e1ca      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x70, 0x04);
 8003f64:	2514      	movs	r5, #20
 8003f66:	197c      	adds	r4, r7, r5
 8003f68:	2104      	movs	r1, #4
 8003f6a:	2070      	movs	r0, #112	@ 0x70
 8003f6c:	f7fe ffbc 	bl	8002ee8 <writeReg>
 8003f70:	0003      	movs	r3, r0
 8003f72:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003f74:	002a      	movs	r2, r5
 8003f76:	18bb      	adds	r3, r7, r2
 8003f78:	781b      	ldrb	r3, [r3, #0]
 8003f7a:	b25b      	sxtb	r3, r3
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d003      	beq.n	8003f88 <vl53l0x_init+0xe48>
 8003f80:	18bb      	adds	r3, r7, r2
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	b25b      	sxtb	r3, r3
 8003f86:	e1b8      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x71, 0x01);
 8003f88:	2514      	movs	r5, #20
 8003f8a:	197c      	adds	r4, r7, r5
 8003f8c:	2101      	movs	r1, #1
 8003f8e:	2071      	movs	r0, #113	@ 0x71
 8003f90:	f7fe ffaa 	bl	8002ee8 <writeReg>
 8003f94:	0003      	movs	r3, r0
 8003f96:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003f98:	002a      	movs	r2, r5
 8003f9a:	18bb      	adds	r3, r7, r2
 8003f9c:	781b      	ldrb	r3, [r3, #0]
 8003f9e:	b25b      	sxtb	r3, r3
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d003      	beq.n	8003fac <vl53l0x_init+0xe6c>
 8003fa4:	18bb      	adds	r3, r7, r2
 8003fa6:	781b      	ldrb	r3, [r3, #0]
 8003fa8:	b25b      	sxtb	r3, r3
 8003faa:	e1a6      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x72, 0xFE);
 8003fac:	2514      	movs	r5, #20
 8003fae:	197c      	adds	r4, r7, r5
 8003fb0:	21fe      	movs	r1, #254	@ 0xfe
 8003fb2:	2072      	movs	r0, #114	@ 0x72
 8003fb4:	f7fe ff98 	bl	8002ee8 <writeReg>
 8003fb8:	0003      	movs	r3, r0
 8003fba:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003fbc:	002a      	movs	r2, r5
 8003fbe:	18bb      	adds	r3, r7, r2
 8003fc0:	781b      	ldrb	r3, [r3, #0]
 8003fc2:	b25b      	sxtb	r3, r3
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d003      	beq.n	8003fd0 <vl53l0x_init+0xe90>
 8003fc8:	18bb      	adds	r3, r7, r2
 8003fca:	781b      	ldrb	r3, [r3, #0]
 8003fcc:	b25b      	sxtb	r3, r3
 8003fce:	e194      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x76, 0x00);
 8003fd0:	2514      	movs	r5, #20
 8003fd2:	197c      	adds	r4, r7, r5
 8003fd4:	2100      	movs	r1, #0
 8003fd6:	2076      	movs	r0, #118	@ 0x76
 8003fd8:	f7fe ff86 	bl	8002ee8 <writeReg>
 8003fdc:	0003      	movs	r3, r0
 8003fde:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8003fe0:	002a      	movs	r2, r5
 8003fe2:	18bb      	adds	r3, r7, r2
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	b25b      	sxtb	r3, r3
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d003      	beq.n	8003ff4 <vl53l0x_init+0xeb4>
 8003fec:	18bb      	adds	r3, r7, r2
 8003fee:	781b      	ldrb	r3, [r3, #0]
 8003ff0:	b25b      	sxtb	r3, r3
 8003ff2:	e182      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x77, 0x00);
 8003ff4:	2514      	movs	r5, #20
 8003ff6:	197c      	adds	r4, r7, r5
 8003ff8:	2100      	movs	r1, #0
 8003ffa:	2077      	movs	r0, #119	@ 0x77
 8003ffc:	f7fe ff74 	bl	8002ee8 <writeReg>
 8004000:	0003      	movs	r3, r0
 8004002:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004004:	002a      	movs	r2, r5
 8004006:	18bb      	adds	r3, r7, r2
 8004008:	781b      	ldrb	r3, [r3, #0]
 800400a:	b25b      	sxtb	r3, r3
 800400c:	2b00      	cmp	r3, #0
 800400e:	d003      	beq.n	8004018 <vl53l0x_init+0xed8>
 8004010:	18bb      	adds	r3, r7, r2
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	b25b      	sxtb	r3, r3
 8004016:	e170      	b.n	80042fa <vl53l0x_init+0x11ba>

	status = writeReg(0xFF, 0x01);
 8004018:	2514      	movs	r5, #20
 800401a:	197c      	adds	r4, r7, r5
 800401c:	2101      	movs	r1, #1
 800401e:	20ff      	movs	r0, #255	@ 0xff
 8004020:	f7fe ff62 	bl	8002ee8 <writeReg>
 8004024:	0003      	movs	r3, r0
 8004026:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004028:	002a      	movs	r2, r5
 800402a:	18bb      	adds	r3, r7, r2
 800402c:	781b      	ldrb	r3, [r3, #0]
 800402e:	b25b      	sxtb	r3, r3
 8004030:	2b00      	cmp	r3, #0
 8004032:	d003      	beq.n	800403c <vl53l0x_init+0xefc>
 8004034:	18bb      	adds	r3, r7, r2
 8004036:	781b      	ldrb	r3, [r3, #0]
 8004038:	b25b      	sxtb	r3, r3
 800403a:	e15e      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x0D, 0x01);
 800403c:	2514      	movs	r5, #20
 800403e:	197c      	adds	r4, r7, r5
 8004040:	2101      	movs	r1, #1
 8004042:	200d      	movs	r0, #13
 8004044:	f7fe ff50 	bl	8002ee8 <writeReg>
 8004048:	0003      	movs	r3, r0
 800404a:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 800404c:	002a      	movs	r2, r5
 800404e:	18bb      	adds	r3, r7, r2
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	b25b      	sxtb	r3, r3
 8004054:	2b00      	cmp	r3, #0
 8004056:	d003      	beq.n	8004060 <vl53l0x_init+0xf20>
 8004058:	18bb      	adds	r3, r7, r2
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	b25b      	sxtb	r3, r3
 800405e:	e14c      	b.n	80042fa <vl53l0x_init+0x11ba>

	status = writeReg(0xFF, 0x00);
 8004060:	2514      	movs	r5, #20
 8004062:	197c      	adds	r4, r7, r5
 8004064:	2100      	movs	r1, #0
 8004066:	20ff      	movs	r0, #255	@ 0xff
 8004068:	f7fe ff3e 	bl	8002ee8 <writeReg>
 800406c:	0003      	movs	r3, r0
 800406e:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004070:	002a      	movs	r2, r5
 8004072:	18bb      	adds	r3, r7, r2
 8004074:	781b      	ldrb	r3, [r3, #0]
 8004076:	b25b      	sxtb	r3, r3
 8004078:	2b00      	cmp	r3, #0
 800407a:	d003      	beq.n	8004084 <vl53l0x_init+0xf44>
 800407c:	18bb      	adds	r3, r7, r2
 800407e:	781b      	ldrb	r3, [r3, #0]
 8004080:	b25b      	sxtb	r3, r3
 8004082:	e13a      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x80, 0x01);
 8004084:	2514      	movs	r5, #20
 8004086:	197c      	adds	r4, r7, r5
 8004088:	2101      	movs	r1, #1
 800408a:	2080      	movs	r0, #128	@ 0x80
 800408c:	f7fe ff2c 	bl	8002ee8 <writeReg>
 8004090:	0003      	movs	r3, r0
 8004092:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004094:	002a      	movs	r2, r5
 8004096:	18bb      	adds	r3, r7, r2
 8004098:	781b      	ldrb	r3, [r3, #0]
 800409a:	b25b      	sxtb	r3, r3
 800409c:	2b00      	cmp	r3, #0
 800409e:	d003      	beq.n	80040a8 <vl53l0x_init+0xf68>
 80040a0:	18bb      	adds	r3, r7, r2
 80040a2:	781b      	ldrb	r3, [r3, #0]
 80040a4:	b25b      	sxtb	r3, r3
 80040a6:	e128      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x01, 0xF8);
 80040a8:	2514      	movs	r5, #20
 80040aa:	197c      	adds	r4, r7, r5
 80040ac:	21f8      	movs	r1, #248	@ 0xf8
 80040ae:	2001      	movs	r0, #1
 80040b0:	f7fe ff1a 	bl	8002ee8 <writeReg>
 80040b4:	0003      	movs	r3, r0
 80040b6:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80040b8:	002a      	movs	r2, r5
 80040ba:	18bb      	adds	r3, r7, r2
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	b25b      	sxtb	r3, r3
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d003      	beq.n	80040cc <vl53l0x_init+0xf8c>
 80040c4:	18bb      	adds	r3, r7, r2
 80040c6:	781b      	ldrb	r3, [r3, #0]
 80040c8:	b25b      	sxtb	r3, r3
 80040ca:	e116      	b.n	80042fa <vl53l0x_init+0x11ba>

	status = writeReg(0xFF, 0x01);
 80040cc:	2514      	movs	r5, #20
 80040ce:	197c      	adds	r4, r7, r5
 80040d0:	2101      	movs	r1, #1
 80040d2:	20ff      	movs	r0, #255	@ 0xff
 80040d4:	f7fe ff08 	bl	8002ee8 <writeReg>
 80040d8:	0003      	movs	r3, r0
 80040da:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80040dc:	002a      	movs	r2, r5
 80040de:	18bb      	adds	r3, r7, r2
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	b25b      	sxtb	r3, r3
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d003      	beq.n	80040f0 <vl53l0x_init+0xfb0>
 80040e8:	18bb      	adds	r3, r7, r2
 80040ea:	781b      	ldrb	r3, [r3, #0]
 80040ec:	b25b      	sxtb	r3, r3
 80040ee:	e104      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x8E, 0x01);
 80040f0:	2514      	movs	r5, #20
 80040f2:	197c      	adds	r4, r7, r5
 80040f4:	2101      	movs	r1, #1
 80040f6:	208e      	movs	r0, #142	@ 0x8e
 80040f8:	f7fe fef6 	bl	8002ee8 <writeReg>
 80040fc:	0003      	movs	r3, r0
 80040fe:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004100:	002a      	movs	r2, r5
 8004102:	18bb      	adds	r3, r7, r2
 8004104:	781b      	ldrb	r3, [r3, #0]
 8004106:	b25b      	sxtb	r3, r3
 8004108:	2b00      	cmp	r3, #0
 800410a:	d003      	beq.n	8004114 <vl53l0x_init+0xfd4>
 800410c:	18bb      	adds	r3, r7, r2
 800410e:	781b      	ldrb	r3, [r3, #0]
 8004110:	b25b      	sxtb	r3, r3
 8004112:	e0f2      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x00, 0x01);
 8004114:	2514      	movs	r5, #20
 8004116:	197c      	adds	r4, r7, r5
 8004118:	2101      	movs	r1, #1
 800411a:	2000      	movs	r0, #0
 800411c:	f7fe fee4 	bl	8002ee8 <writeReg>
 8004120:	0003      	movs	r3, r0
 8004122:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004124:	002a      	movs	r2, r5
 8004126:	18bb      	adds	r3, r7, r2
 8004128:	781b      	ldrb	r3, [r3, #0]
 800412a:	b25b      	sxtb	r3, r3
 800412c:	2b00      	cmp	r3, #0
 800412e:	d003      	beq.n	8004138 <vl53l0x_init+0xff8>
 8004130:	18bb      	adds	r3, r7, r2
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	b25b      	sxtb	r3, r3
 8004136:	e0e0      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0xFF, 0x00);
 8004138:	2514      	movs	r5, #20
 800413a:	197c      	adds	r4, r7, r5
 800413c:	2100      	movs	r1, #0
 800413e:	20ff      	movs	r0, #255	@ 0xff
 8004140:	f7fe fed2 	bl	8002ee8 <writeReg>
 8004144:	0003      	movs	r3, r0
 8004146:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004148:	002a      	movs	r2, r5
 800414a:	18bb      	adds	r3, r7, r2
 800414c:	781b      	ldrb	r3, [r3, #0]
 800414e:	b25b      	sxtb	r3, r3
 8004150:	2b00      	cmp	r3, #0
 8004152:	d003      	beq.n	800415c <vl53l0x_init+0x101c>
 8004154:	18bb      	adds	r3, r7, r2
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	b25b      	sxtb	r3, r3
 800415a:	e0ce      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(0x80, 0x00);
 800415c:	2514      	movs	r5, #20
 800415e:	197c      	adds	r4, r7, r5
 8004160:	2100      	movs	r1, #0
 8004162:	2080      	movs	r0, #128	@ 0x80
 8004164:	f7fe fec0 	bl	8002ee8 <writeReg>
 8004168:	0003      	movs	r3, r0
 800416a:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 800416c:	002a      	movs	r2, r5
 800416e:	18bb      	adds	r3, r7, r2
 8004170:	781b      	ldrb	r3, [r3, #0]
 8004172:	b25b      	sxtb	r3, r3
 8004174:	2b00      	cmp	r3, #0
 8004176:	d003      	beq.n	8004180 <vl53l0x_init+0x1040>
 8004178:	18bb      	adds	r3, r7, r2
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	b25b      	sxtb	r3, r3
 800417e:	e0bc      	b.n	80042fa <vl53l0x_init+0x11ba>
	// -- VL53L0X_load_tuning_settings() end

	// "Set interrupt config to new sample ready"
	// -- VL53L0X_SetGpioConfig() begin

	status = writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 8004180:	2514      	movs	r5, #20
 8004182:	197c      	adds	r4, r7, r5
 8004184:	2104      	movs	r1, #4
 8004186:	200a      	movs	r0, #10
 8004188:	f7fe feae 	bl	8002ee8 <writeReg>
 800418c:	0003      	movs	r3, r0
 800418e:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004190:	002a      	movs	r2, r5
 8004192:	18bb      	adds	r3, r7, r2
 8004194:	781b      	ldrb	r3, [r3, #0]
 8004196:	b25b      	sxtb	r3, r3
 8004198:	2b00      	cmp	r3, #0
 800419a:	d003      	beq.n	80041a4 <vl53l0x_init+0x1064>
 800419c:	18bb      	adds	r3, r7, r2
 800419e:	781b      	ldrb	r3, [r3, #0]
 80041a0:	b25b      	sxtb	r3, r3
 80041a2:	e0aa      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = readReg(GPIO_HV_MUX_ACTIVE_HIGH, &reg_val);
 80041a4:	2514      	movs	r5, #20
 80041a6:	197c      	adds	r4, r7, r5
 80041a8:	2312      	movs	r3, #18
 80041aa:	18fb      	adds	r3, r7, r3
 80041ac:	0019      	movs	r1, r3
 80041ae:	2084      	movs	r0, #132	@ 0x84
 80041b0:	f7fe fef6 	bl	8002fa0 <readReg>
 80041b4:	0003      	movs	r3, r0
 80041b6:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80041b8:	197b      	adds	r3, r7, r5
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	b25b      	sxtb	r3, r3
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d003      	beq.n	80041ca <vl53l0x_init+0x108a>
 80041c2:	197b      	adds	r3, r7, r5
 80041c4:	781b      	ldrb	r3, [r3, #0]
 80041c6:	b25b      	sxtb	r3, r3
 80041c8:	e097      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = writeReg(GPIO_HV_MUX_ACTIVE_HIGH, reg_val & ~0x10); // active low
 80041ca:	2312      	movs	r3, #18
 80041cc:	18fb      	adds	r3, r7, r3
 80041ce:	781b      	ldrb	r3, [r3, #0]
 80041d0:	2210      	movs	r2, #16
 80041d2:	4393      	bics	r3, r2
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	2514      	movs	r5, #20
 80041d8:	197c      	adds	r4, r7, r5
 80041da:	0019      	movs	r1, r3
 80041dc:	2084      	movs	r0, #132	@ 0x84
 80041de:	f7fe fe83 	bl	8002ee8 <writeReg>
 80041e2:	0003      	movs	r3, r0
 80041e4:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80041e6:	197b      	adds	r3, r7, r5
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	b25b      	sxtb	r3, r3
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d003      	beq.n	80041f8 <vl53l0x_init+0x10b8>
 80041f0:	197b      	adds	r3, r7, r5
 80041f2:	781b      	ldrb	r3, [r3, #0]
 80041f4:	b25b      	sxtb	r3, r3
 80041f6:	e080      	b.n	80042fa <vl53l0x_init+0x11ba>
	reg_val = 0;
 80041f8:	2312      	movs	r3, #18
 80041fa:	18fb      	adds	r3, r7, r3
 80041fc:	2200      	movs	r2, #0
 80041fe:	701a      	strb	r2, [r3, #0]
	status = writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8004200:	2514      	movs	r5, #20
 8004202:	197c      	adds	r4, r7, r5
 8004204:	2101      	movs	r1, #1
 8004206:	200b      	movs	r0, #11
 8004208:	f7fe fe6e 	bl	8002ee8 <writeReg>
 800420c:	0003      	movs	r3, r0
 800420e:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004210:	002a      	movs	r2, r5
 8004212:	18bb      	adds	r3, r7, r2
 8004214:	781b      	ldrb	r3, [r3, #0]
 8004216:	b25b      	sxtb	r3, r3
 8004218:	2b00      	cmp	r3, #0
 800421a:	d003      	beq.n	8004224 <vl53l0x_init+0x10e4>
 800421c:	18bb      	adds	r3, r7, r2
 800421e:	781b      	ldrb	r3, [r3, #0]
 8004220:	b25b      	sxtb	r3, r3
 8004222:	e06a      	b.n	80042fa <vl53l0x_init+0x11ba>

	// "Disable MSRC and TCC by default"
	// MSRC = Minimum Signal Rate Check
	// TCC = Target CentreCheck
	// -- VL53L0X_SetSequenceStepEnable() begin
	status = writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8004224:	2514      	movs	r5, #20
 8004226:	197c      	adds	r4, r7, r5
 8004228:	21e8      	movs	r1, #232	@ 0xe8
 800422a:	2001      	movs	r0, #1
 800422c:	f7fe fe5c 	bl	8002ee8 <writeReg>
 8004230:	0003      	movs	r3, r0
 8004232:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004234:	002a      	movs	r2, r5
 8004236:	18bb      	adds	r3, r7, r2
 8004238:	781b      	ldrb	r3, [r3, #0]
 800423a:	b25b      	sxtb	r3, r3
 800423c:	2b00      	cmp	r3, #0
 800423e:	d003      	beq.n	8004248 <vl53l0x_init+0x1108>
 8004240:	18bb      	adds	r3, r7, r2
 8004242:	781b      	ldrb	r3, [r3, #0]
 8004244:	b25b      	sxtb	r3, r3
 8004246:	e058      	b.n	80042fa <vl53l0x_init+0x11ba>
	// VL53L0X_StaticInit() end

	// VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

	// -- VL53L0X_perform_vhv_calibration() begin
	status = writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
 8004248:	2514      	movs	r5, #20
 800424a:	197c      	adds	r4, r7, r5
 800424c:	2101      	movs	r1, #1
 800424e:	2001      	movs	r0, #1
 8004250:	f7fe fe4a 	bl	8002ee8 <writeReg>
 8004254:	0003      	movs	r3, r0
 8004256:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004258:	002a      	movs	r2, r5
 800425a:	18bb      	adds	r3, r7, r2
 800425c:	781b      	ldrb	r3, [r3, #0]
 800425e:	b25b      	sxtb	r3, r3
 8004260:	2b00      	cmp	r3, #0
 8004262:	d003      	beq.n	800426c <vl53l0x_init+0x112c>
 8004264:	18bb      	adds	r3, r7, r2
 8004266:	781b      	ldrb	r3, [r3, #0]
 8004268:	b25b      	sxtb	r3, r3
 800426a:	e046      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = vl53l0x_single_reference_calibration(0x40);
 800426c:	2514      	movs	r5, #20
 800426e:	197c      	adds	r4, r7, r5
 8004270:	2040      	movs	r0, #64	@ 0x40
 8004272:	f001 fa9f 	bl	80057b4 <vl53l0x_single_reference_calibration>
 8004276:	0003      	movs	r3, r0
 8004278:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 800427a:	002a      	movs	r2, r5
 800427c:	18bb      	adds	r3, r7, r2
 800427e:	781b      	ldrb	r3, [r3, #0]
 8004280:	b25b      	sxtb	r3, r3
 8004282:	2b00      	cmp	r3, #0
 8004284:	d003      	beq.n	800428e <vl53l0x_init+0x114e>
 8004286:	18bb      	adds	r3, r7, r2
 8004288:	781b      	ldrb	r3, [r3, #0]
 800428a:	b25b      	sxtb	r3, r3
 800428c:	e035      	b.n	80042fa <vl53l0x_init+0x11ba>
	// -- VL53L0X_perform_vhv_calibration() end

	// -- VL53L0X_perform_phase_calibration() begin
	status = writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 800428e:	2514      	movs	r5, #20
 8004290:	197c      	adds	r4, r7, r5
 8004292:	2102      	movs	r1, #2
 8004294:	2001      	movs	r0, #1
 8004296:	f7fe fe27 	bl	8002ee8 <writeReg>
 800429a:	0003      	movs	r3, r0
 800429c:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 800429e:	002a      	movs	r2, r5
 80042a0:	18bb      	adds	r3, r7, r2
 80042a2:	781b      	ldrb	r3, [r3, #0]
 80042a4:	b25b      	sxtb	r3, r3
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d003      	beq.n	80042b2 <vl53l0x_init+0x1172>
 80042aa:	18bb      	adds	r3, r7, r2
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	b25b      	sxtb	r3, r3
 80042b0:	e023      	b.n	80042fa <vl53l0x_init+0x11ba>
	status = vl53l0x_single_reference_calibration(0x00);
 80042b2:	2514      	movs	r5, #20
 80042b4:	197c      	adds	r4, r7, r5
 80042b6:	2000      	movs	r0, #0
 80042b8:	f001 fa7c 	bl	80057b4 <vl53l0x_single_reference_calibration>
 80042bc:	0003      	movs	r3, r0
 80042be:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80042c0:	002a      	movs	r2, r5
 80042c2:	18bb      	adds	r3, r7, r2
 80042c4:	781b      	ldrb	r3, [r3, #0]
 80042c6:	b25b      	sxtb	r3, r3
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d003      	beq.n	80042d4 <vl53l0x_init+0x1194>
 80042cc:	18bb      	adds	r3, r7, r2
 80042ce:	781b      	ldrb	r3, [r3, #0]
 80042d0:	b25b      	sxtb	r3, r3
 80042d2:	e012      	b.n	80042fa <vl53l0x_init+0x11ba>
	// -- VL53L0X_perform_phase_calibration() end

	// "restore the previous Sequence Config"
	status = writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 80042d4:	2514      	movs	r5, #20
 80042d6:	197c      	adds	r4, r7, r5
 80042d8:	21e8      	movs	r1, #232	@ 0xe8
 80042da:	2001      	movs	r0, #1
 80042dc:	f7fe fe04 	bl	8002ee8 <writeReg>
 80042e0:	0003      	movs	r3, r0
 80042e2:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80042e4:	002a      	movs	r2, r5
 80042e6:	18bb      	adds	r3, r7, r2
 80042e8:	781b      	ldrb	r3, [r3, #0]
 80042ea:	b25b      	sxtb	r3, r3
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d003      	beq.n	80042f8 <vl53l0x_init+0x11b8>
 80042f0:	18bb      	adds	r3, r7, r2
 80042f2:	781b      	ldrb	r3, [r3, #0]
 80042f4:	b25b      	sxtb	r3, r3
 80042f6:	e000      	b.n	80042fa <vl53l0x_init+0x11ba>
	// VL53L0X_PerformRefCalibration() end

	return HAL_OK;
 80042f8:	2300      	movs	r3, #0
}
 80042fa:	0018      	movs	r0, r3
 80042fc:	46bd      	mov	sp, r7
 80042fe:	b006      	add	sp, #24
 8004300:	bdb0      	pop	{r4, r5, r7, pc}
 8004302:	46c0      	nop			@ (mov r8, r8)

08004304 <vl53l0x_set_signal_rate_limit>:
// Setting a lower limit increases the potential range of the sensor but also
// seems to increase the likelihood of getting an inaccurate reading because of
// unwanted reflections from objects other than the intended target.
// Defaults to 0.25 MCPS as initialized by the ST API and this library.
int8_t vl53l0x_set_signal_rate_limit(float limit_Mcps)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b082      	sub	sp, #8
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return HAL_ERROR; }
 800430c:	2100      	movs	r1, #0
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f7fc f8c0 	bl	8000494 <__aeabi_fcmplt>
 8004314:	1e03      	subs	r3, r0, #0
 8004316:	d108      	bne.n	800432a <vl53l0x_set_signal_rate_limit+0x26>
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	f7fc fded 	bl	8000ef8 <__aeabi_f2d>
 800431e:	4a0e      	ldr	r2, [pc, #56]	@ (8004358 <vl53l0x_set_signal_rate_limit+0x54>)
 8004320:	4b0e      	ldr	r3, [pc, #56]	@ (800435c <vl53l0x_set_signal_rate_limit+0x58>)
 8004322:	f7fc f891 	bl	8000448 <__aeabi_dcmpgt>
 8004326:	1e03      	subs	r3, r0, #0
 8004328:	d001      	beq.n	800432e <vl53l0x_set_signal_rate_limit+0x2a>
 800432a:	2301      	movs	r3, #1
 800432c:	e00f      	b.n	800434e <vl53l0x_set_signal_rate_limit+0x4a>

  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  return writeReg16Bit(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 800432e:	2186      	movs	r1, #134	@ 0x86
 8004330:	05c9      	lsls	r1, r1, #23
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f7fc f9b4 	bl	80006a0 <__aeabi_fmul>
 8004338:	1c03      	adds	r3, r0, #0
 800433a:	1c18      	adds	r0, r3, #0
 800433c:	f7fc f8d2 	bl	80004e4 <__aeabi_f2uiz>
 8004340:	0003      	movs	r3, r0
 8004342:	b29b      	uxth	r3, r3
 8004344:	0019      	movs	r1, r3
 8004346:	2044      	movs	r0, #68	@ 0x44
 8004348:	f7fe fdfc 	bl	8002f44 <writeReg16Bit>
 800434c:	0003      	movs	r3, r0
}
 800434e:	0018      	movs	r0, r3
 8004350:	46bd      	mov	sp, r7
 8004352:	b002      	add	sp, #8
 8004354:	bd80      	pop	{r7, pc}
 8004356:	46c0      	nop			@ (mov r8, r8)
 8004358:	0a3d70a4 	.word	0x0a3d70a4
 800435c:	407fffd7 	.word	0x407fffd7

08004360 <vl53l0x_set_measurement_timing_budget>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
int8_t vl53l0x_set_measurement_timing_budget(uint32_t budget_us)
{
 8004360:	b5b0      	push	{r4, r5, r7, lr}
 8004362:	b092      	sub	sp, #72	@ 0x48
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
	int8_t status = HAL_OK;
 8004368:	2347      	movs	r3, #71	@ 0x47
 800436a:	18fb      	adds	r3, r7, r3
 800436c:	2200      	movs	r2, #0
 800436e:	701a      	strb	r2, [r3, #0]
	SequenceStepEnables enables;
	SequenceStepTimeouts timeouts;

	uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 8004370:	233c      	movs	r3, #60	@ 0x3c
 8004372:	18fb      	adds	r3, r7, r3
 8004374:	22a5      	movs	r2, #165	@ 0xa5
 8004376:	00d2      	lsls	r2, r2, #3
 8004378:	801a      	strh	r2, [r3, #0]
	uint16_t const EndOverhead        = 960;
 800437a:	233a      	movs	r3, #58	@ 0x3a
 800437c:	18fb      	adds	r3, r7, r3
 800437e:	22f0      	movs	r2, #240	@ 0xf0
 8004380:	0092      	lsls	r2, r2, #2
 8004382:	801a      	strh	r2, [r3, #0]
	uint16_t const MsrcOverhead       = 660;
 8004384:	2338      	movs	r3, #56	@ 0x38
 8004386:	18fb      	adds	r3, r7, r3
 8004388:	22a5      	movs	r2, #165	@ 0xa5
 800438a:	0092      	lsls	r2, r2, #2
 800438c:	801a      	strh	r2, [r3, #0]
	uint16_t const TccOverhead        = 590;
 800438e:	2336      	movs	r3, #54	@ 0x36
 8004390:	18fb      	adds	r3, r7, r3
 8004392:	4a6a      	ldr	r2, [pc, #424]	@ (800453c <vl53l0x_set_measurement_timing_budget+0x1dc>)
 8004394:	801a      	strh	r2, [r3, #0]
	uint16_t const DssOverhead        = 690;
 8004396:	2334      	movs	r3, #52	@ 0x34
 8004398:	18fb      	adds	r3, r7, r3
 800439a:	4a69      	ldr	r2, [pc, #420]	@ (8004540 <vl53l0x_set_measurement_timing_budget+0x1e0>)
 800439c:	801a      	strh	r2, [r3, #0]
	uint16_t const PreRangeOverhead   = 660;
 800439e:	2332      	movs	r3, #50	@ 0x32
 80043a0:	18fb      	adds	r3, r7, r3
 80043a2:	22a5      	movs	r2, #165	@ 0xa5
 80043a4:	0092      	lsls	r2, r2, #2
 80043a6:	801a      	strh	r2, [r3, #0]
	uint16_t const FinalRangeOverhead = 550;
 80043a8:	2330      	movs	r3, #48	@ 0x30
 80043aa:	18fb      	adds	r3, r7, r3
 80043ac:	4a65      	ldr	r2, [pc, #404]	@ (8004544 <vl53l0x_set_measurement_timing_budget+0x1e4>)
 80043ae:	801a      	strh	r2, [r3, #0]

	uint32_t const MinTimingBudget = 20000;
 80043b0:	4b65      	ldr	r3, [pc, #404]	@ (8004548 <vl53l0x_set_measurement_timing_budget+0x1e8>)
 80043b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if (budget_us < MinTimingBudget) { return HAL_ERROR; }
 80043b4:	687a      	ldr	r2, [r7, #4]
 80043b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043b8:	429a      	cmp	r2, r3
 80043ba:	d201      	bcs.n	80043c0 <vl53l0x_set_measurement_timing_budget+0x60>
 80043bc:	2301      	movs	r3, #1
 80043be:	e0b9      	b.n	8004534 <vl53l0x_set_measurement_timing_budget+0x1d4>

	uint32_t used_budget_us = StartOverhead + EndOverhead;
 80043c0:	233c      	movs	r3, #60	@ 0x3c
 80043c2:	18fb      	adds	r3, r7, r3
 80043c4:	881a      	ldrh	r2, [r3, #0]
 80043c6:	233a      	movs	r3, #58	@ 0x3a
 80043c8:	18fb      	adds	r3, r7, r3
 80043ca:	881b      	ldrh	r3, [r3, #0]
 80043cc:	18d3      	adds	r3, r2, r3
 80043ce:	643b      	str	r3, [r7, #64]	@ 0x40

	status = vl53l0x_get_sequence_step_enables(&enables);
 80043d0:	2547      	movs	r5, #71	@ 0x47
 80043d2:	197c      	adds	r4, r7, r5
 80043d4:	2320      	movs	r3, #32
 80043d6:	18fb      	adds	r3, r7, r3
 80043d8:	0018      	movs	r0, r3
 80043da:	f001 f825 	bl	8005428 <vl53l0x_get_sequence_step_enables>
 80043de:	0003      	movs	r3, r0
 80043e0:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80043e2:	197b      	adds	r3, r7, r5
 80043e4:	781b      	ldrb	r3, [r3, #0]
 80043e6:	b25b      	sxtb	r3, r3
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d003      	beq.n	80043f4 <vl53l0x_set_measurement_timing_budget+0x94>
 80043ec:	197b      	adds	r3, r7, r5
 80043ee:	781b      	ldrb	r3, [r3, #0]
 80043f0:	b25b      	sxtb	r3, r3
 80043f2:	e09f      	b.n	8004534 <vl53l0x_set_measurement_timing_budget+0x1d4>
	status = vl53l0x_get_sequence_step_timeouts(&enables, &timeouts);
 80043f4:	2547      	movs	r5, #71	@ 0x47
 80043f6:	197c      	adds	r4, r7, r5
 80043f8:	2308      	movs	r3, #8
 80043fa:	18fa      	adds	r2, r7, r3
 80043fc:	2320      	movs	r3, #32
 80043fe:	18fb      	adds	r3, r7, r3
 8004400:	0011      	movs	r1, r2
 8004402:	0018      	movs	r0, r3
 8004404:	f001 f860 	bl	80054c8 <vl53l0x_get_sequence_step_timeouts>
 8004408:	0003      	movs	r3, r0
 800440a:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 800440c:	197b      	adds	r3, r7, r5
 800440e:	781b      	ldrb	r3, [r3, #0]
 8004410:	b25b      	sxtb	r3, r3
 8004412:	2b00      	cmp	r3, #0
 8004414:	d003      	beq.n	800441e <vl53l0x_set_measurement_timing_budget+0xbe>
 8004416:	197b      	adds	r3, r7, r5
 8004418:	781b      	ldrb	r3, [r3, #0]
 800441a:	b25b      	sxtb	r3, r3
 800441c:	e08a      	b.n	8004534 <vl53l0x_set_measurement_timing_budget+0x1d4>

	if(enables.tcc)
 800441e:	2320      	movs	r3, #32
 8004420:	18fb      	adds	r3, r7, r3
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d009      	beq.n	800443c <vl53l0x_set_measurement_timing_budget+0xdc>
	{
		used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8004428:	2308      	movs	r3, #8
 800442a:	18fb      	adds	r3, r7, r3
 800442c:	68da      	ldr	r2, [r3, #12]
 800442e:	2336      	movs	r3, #54	@ 0x36
 8004430:	18fb      	adds	r3, r7, r3
 8004432:	881b      	ldrh	r3, [r3, #0]
 8004434:	18d3      	adds	r3, r2, r3
 8004436:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004438:	18d3      	adds	r3, r2, r3
 800443a:	643b      	str	r3, [r7, #64]	@ 0x40
	}

	if(enables.dss)
 800443c:	2320      	movs	r3, #32
 800443e:	18fb      	adds	r3, r7, r3
 8004440:	789b      	ldrb	r3, [r3, #2]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d00b      	beq.n	800445e <vl53l0x_set_measurement_timing_budget+0xfe>
	{
		used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8004446:	2308      	movs	r3, #8
 8004448:	18fb      	adds	r3, r7, r3
 800444a:	68da      	ldr	r2, [r3, #12]
 800444c:	2334      	movs	r3, #52	@ 0x34
 800444e:	18fb      	adds	r3, r7, r3
 8004450:	881b      	ldrh	r3, [r3, #0]
 8004452:	18d3      	adds	r3, r2, r3
 8004454:	005b      	lsls	r3, r3, #1
 8004456:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004458:	18d3      	adds	r3, r2, r3
 800445a:	643b      	str	r3, [r7, #64]	@ 0x40
 800445c:	e00e      	b.n	800447c <vl53l0x_set_measurement_timing_budget+0x11c>
	}
	else if(enables.msrc)
 800445e:	2320      	movs	r3, #32
 8004460:	18fb      	adds	r3, r7, r3
 8004462:	785b      	ldrb	r3, [r3, #1]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d009      	beq.n	800447c <vl53l0x_set_measurement_timing_budget+0x11c>
	{
		used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8004468:	2308      	movs	r3, #8
 800446a:	18fb      	adds	r3, r7, r3
 800446c:	68da      	ldr	r2, [r3, #12]
 800446e:	2338      	movs	r3, #56	@ 0x38
 8004470:	18fb      	adds	r3, r7, r3
 8004472:	881b      	ldrh	r3, [r3, #0]
 8004474:	18d3      	adds	r3, r2, r3
 8004476:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004478:	18d3      	adds	r3, r2, r3
 800447a:	643b      	str	r3, [r7, #64]	@ 0x40
	}

	if(enables.pre_range)
 800447c:	2320      	movs	r3, #32
 800447e:	18fb      	adds	r3, r7, r3
 8004480:	78db      	ldrb	r3, [r3, #3]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d009      	beq.n	800449a <vl53l0x_set_measurement_timing_budget+0x13a>
	{
		used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8004486:	2308      	movs	r3, #8
 8004488:	18fb      	adds	r3, r7, r3
 800448a:	691a      	ldr	r2, [r3, #16]
 800448c:	2332      	movs	r3, #50	@ 0x32
 800448e:	18fb      	adds	r3, r7, r3
 8004490:	881b      	ldrh	r3, [r3, #0]
 8004492:	18d3      	adds	r3, r2, r3
 8004494:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004496:	18d3      	adds	r3, r2, r3
 8004498:	643b      	str	r3, [r7, #64]	@ 0x40
	}

	if(enables.final_range)
 800449a:	2320      	movs	r3, #32
 800449c:	18fb      	adds	r3, r7, r3
 800449e:	791b      	ldrb	r3, [r3, #4]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d043      	beq.n	800452c <vl53l0x_set_measurement_timing_budget+0x1cc>
	{
		used_budget_us += FinalRangeOverhead;
 80044a4:	2330      	movs	r3, #48	@ 0x30
 80044a6:	18fb      	adds	r3, r7, r3
 80044a8:	881b      	ldrh	r3, [r3, #0]
 80044aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044ac:	18d3      	adds	r3, r2, r3
 80044ae:	643b      	str	r3, [r7, #64]	@ 0x40
		// budget and the sum of all other timeouts within the sequence.
		// If there is no room for the final range timeout, then an error
		// will be set. Otherwise the remaining time will be applied to
		// the final range."

		if(used_budget_us > budget_us)
 80044b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	429a      	cmp	r2, r3
 80044b6:	d901      	bls.n	80044bc <vl53l0x_set_measurement_timing_budget+0x15c>
		{
			// "Requested timeout too big."
			return HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	e03b      	b.n	8004534 <vl53l0x_set_measurement_timing_budget+0x1d4>
		}

		uint32_t final_range_timeout_us = budget_us - used_budget_us;
 80044bc:	687a      	ldr	r2, [r7, #4]
 80044be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	62bb      	str	r3, [r7, #40]	@ 0x28
		// "For the final range timeout, the pre-range timeout
		//  must be added. To do this both final and pre-range
		//  timeouts must be expressed in macro periods MClks
		//  because they have different vcsel periods."

		uint16_t final_range_timeout_mclks = vl53l0x_timeout_us_to_mclks(final_range_timeout_us, timeouts.final_range_vcsel_period_pclks);
 80044c4:	2408      	movs	r4, #8
 80044c6:	193b      	adds	r3, r7, r4
 80044c8:	885b      	ldrh	r3, [r3, #2]
 80044ca:	b2da      	uxtb	r2, r3
 80044cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044ce:	0011      	movs	r1, r2
 80044d0:	0018      	movs	r0, r3
 80044d2:	f001 f93e 	bl	8005752 <vl53l0x_timeout_us_to_mclks>
 80044d6:	0002      	movs	r2, r0
 80044d8:	203e      	movs	r0, #62	@ 0x3e
 80044da:	183b      	adds	r3, r7, r0
 80044dc:	801a      	strh	r2, [r3, #0]

		if (enables.pre_range)
 80044de:	2320      	movs	r3, #32
 80044e0:	18fb      	adds	r3, r7, r3
 80044e2:	78db      	ldrb	r3, [r3, #3]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d006      	beq.n	80044f6 <vl53l0x_set_measurement_timing_budget+0x196>
		{
			final_range_timeout_mclks += timeouts.pre_range_mclks;
 80044e8:	193b      	adds	r3, r7, r4
 80044ea:	88d9      	ldrh	r1, [r3, #6]
 80044ec:	183b      	adds	r3, r7, r0
 80044ee:	183a      	adds	r2, r7, r0
 80044f0:	8812      	ldrh	r2, [r2, #0]
 80044f2:	188a      	adds	r2, r1, r2
 80044f4:	801a      	strh	r2, [r3, #0]
		}

		status = writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI, vl53l0x_encode_timeout(final_range_timeout_mclks));
 80044f6:	233e      	movs	r3, #62	@ 0x3e
 80044f8:	18fb      	adds	r3, r7, r3
 80044fa:	881b      	ldrh	r3, [r3, #0]
 80044fc:	0018      	movs	r0, r3
 80044fe:	f001 f8c6 	bl	800568e <vl53l0x_encode_timeout>
 8004502:	0003      	movs	r3, r0
 8004504:	2547      	movs	r5, #71	@ 0x47
 8004506:	197c      	adds	r4, r7, r5
 8004508:	0019      	movs	r1, r3
 800450a:	2071      	movs	r0, #113	@ 0x71
 800450c:	f7fe fd1a 	bl	8002f44 <writeReg16Bit>
 8004510:	0003      	movs	r3, r0
 8004512:	7023      	strb	r3, [r4, #0]
		if(status != HAL_OK){return status;}
 8004514:	197b      	adds	r3, r7, r5
 8004516:	781b      	ldrb	r3, [r3, #0]
 8004518:	b25b      	sxtb	r3, r3
 800451a:	2b00      	cmp	r3, #0
 800451c:	d003      	beq.n	8004526 <vl53l0x_set_measurement_timing_budget+0x1c6>
 800451e:	197b      	adds	r3, r7, r5
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	b25b      	sxtb	r3, r3
 8004524:	e006      	b.n	8004534 <vl53l0x_set_measurement_timing_budget+0x1d4>
		// set_sequence_step_timeout() end

		g_measTimBudUs = budget_us; // store for internal reuse
 8004526:	4b09      	ldr	r3, [pc, #36]	@ (800454c <vl53l0x_set_measurement_timing_budget+0x1ec>)
 8004528:	687a      	ldr	r2, [r7, #4]
 800452a:	601a      	str	r2, [r3, #0]
	}
	return status;
 800452c:	2347      	movs	r3, #71	@ 0x47
 800452e:	18fb      	adds	r3, r7, r3
 8004530:	781b      	ldrb	r3, [r3, #0]
 8004532:	b25b      	sxtb	r3, r3
}
 8004534:	0018      	movs	r0, r3
 8004536:	46bd      	mov	sp, r7
 8004538:	b012      	add	sp, #72	@ 0x48
 800453a:	bdb0      	pop	{r4, r5, r7, pc}
 800453c:	0000024e 	.word	0x0000024e
 8004540:	000002b2 	.word	0x000002b2
 8004544:	00000226 	.word	0x00000226
 8004548:	00004e20 	.word	0x00004e20
 800454c:	20000598 	.word	0x20000598

08004550 <vl53l0x_set_vcsel_pulse_period>:
// Valid values are (even numbers only):
//  pre:  12 to 18 (initialized default: 14)
//  final: 8 to 14 (initialized default: 10)
// based on VL53L0X_set_vcsel_pulse_period()
int8_t vl53l0x_set_vcsel_pulse_period(vcselPeriodType type, uint8_t period_pclks)
{
 8004550:	b5b0      	push	{r4, r5, r7, lr}
 8004552:	b08e      	sub	sp, #56	@ 0x38
 8004554:	af00      	add	r7, sp, #0
 8004556:	0002      	movs	r2, r0
 8004558:	1dfb      	adds	r3, r7, #7
 800455a:	701a      	strb	r2, [r3, #0]
 800455c:	1dbb      	adds	r3, r7, #6
 800455e:	1c0a      	adds	r2, r1, #0
 8004560:	701a      	strb	r2, [r3, #0]
	int8_t status = HAL_OK;
 8004562:	2137      	movs	r1, #55	@ 0x37
 8004564:	187b      	adds	r3, r7, r1
 8004566:	2200      	movs	r2, #0
 8004568:	701a      	strb	r2, [r3, #0]
	uint8_t vcsel_period_reg = encodeVcselPeriod(period_pclks);
 800456a:	1dbb      	adds	r3, r7, #6
 800456c:	781b      	ldrb	r3, [r3, #0]
 800456e:	085b      	lsrs	r3, r3, #1
 8004570:	b2da      	uxtb	r2, r3
 8004572:	2333      	movs	r3, #51	@ 0x33
 8004574:	18fb      	adds	r3, r7, r3
 8004576:	3a01      	subs	r2, #1
 8004578:	701a      	strb	r2, [r3, #0]

	SequenceStepEnables enables;
	SequenceStepTimeouts timeouts;

	status = vl53l0x_get_sequence_step_enables(&enables);
 800457a:	000d      	movs	r5, r1
 800457c:	187c      	adds	r4, r7, r1
 800457e:	2328      	movs	r3, #40	@ 0x28
 8004580:	18fb      	adds	r3, r7, r3
 8004582:	0018      	movs	r0, r3
 8004584:	f000 ff50 	bl	8005428 <vl53l0x_get_sequence_step_enables>
 8004588:	0003      	movs	r3, r0
 800458a:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 800458c:	197b      	adds	r3, r7, r5
 800458e:	781b      	ldrb	r3, [r3, #0]
 8004590:	b25b      	sxtb	r3, r3
 8004592:	2b00      	cmp	r3, #0
 8004594:	d004      	beq.n	80045a0 <vl53l0x_set_vcsel_pulse_period+0x50>
 8004596:	197b      	adds	r3, r7, r5
 8004598:	781b      	ldrb	r3, [r3, #0]
 800459a:	b25b      	sxtb	r3, r3
 800459c:	f000 fb64 	bl	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
	status = vl53l0x_get_sequence_step_timeouts(&enables, &timeouts);
 80045a0:	2537      	movs	r5, #55	@ 0x37
 80045a2:	197c      	adds	r4, r7, r5
 80045a4:	2310      	movs	r3, #16
 80045a6:	18fa      	adds	r2, r7, r3
 80045a8:	2328      	movs	r3, #40	@ 0x28
 80045aa:	18fb      	adds	r3, r7, r3
 80045ac:	0011      	movs	r1, r2
 80045ae:	0018      	movs	r0, r3
 80045b0:	f000 ff8a 	bl	80054c8 <vl53l0x_get_sequence_step_timeouts>
 80045b4:	0003      	movs	r3, r0
 80045b6:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80045b8:	197b      	adds	r3, r7, r5
 80045ba:	781b      	ldrb	r3, [r3, #0]
 80045bc:	b25b      	sxtb	r3, r3
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d003      	beq.n	80045ca <vl53l0x_set_vcsel_pulse_period+0x7a>
 80045c2:	197b      	adds	r3, r7, r5
 80045c4:	781b      	ldrb	r3, [r3, #0]
 80045c6:	b25b      	sxtb	r3, r3
 80045c8:	e34e      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
	//
	// For the MSRC timeout, the same applies - this timeout being
	// dependant on the pre-range vcsel period."


	if (type == VcselPeriodPreRange)
 80045ca:	1dfb      	adds	r3, r7, #7
 80045cc:	781b      	ldrb	r3, [r3, #0]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d000      	beq.n	80045d4 <vl53l0x_set_vcsel_pulse_period+0x84>
 80045d2:	e0b2      	b.n	800473a <vl53l0x_set_vcsel_pulse_period+0x1ea>
	{
		// "Set phase check limits"
		switch (period_pclks)
 80045d4:	1dbb      	adds	r3, r7, #6
 80045d6:	781b      	ldrb	r3, [r3, #0]
 80045d8:	2b12      	cmp	r3, #18
 80045da:	d023      	beq.n	8004624 <vl53l0x_set_vcsel_pulse_period+0xd4>
 80045dc:	dc2b      	bgt.n	8004636 <vl53l0x_set_vcsel_pulse_period+0xe6>
 80045de:	2b10      	cmp	r3, #16
 80045e0:	d017      	beq.n	8004612 <vl53l0x_set_vcsel_pulse_period+0xc2>
 80045e2:	dc28      	bgt.n	8004636 <vl53l0x_set_vcsel_pulse_period+0xe6>
 80045e4:	2b0c      	cmp	r3, #12
 80045e6:	d002      	beq.n	80045ee <vl53l0x_set_vcsel_pulse_period+0x9e>
 80045e8:	2b0e      	cmp	r3, #14
 80045ea:	d009      	beq.n	8004600 <vl53l0x_set_vcsel_pulse_period+0xb0>
 80045ec:	e023      	b.n	8004636 <vl53l0x_set_vcsel_pulse_period+0xe6>
		{
			case 12:
			{
				status = writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x18);
 80045ee:	2337      	movs	r3, #55	@ 0x37
 80045f0:	18fc      	adds	r4, r7, r3
 80045f2:	2118      	movs	r1, #24
 80045f4:	2057      	movs	r0, #87	@ 0x57
 80045f6:	f7fe fc77 	bl	8002ee8 <writeReg>
 80045fa:	0003      	movs	r3, r0
 80045fc:	7023      	strb	r3, [r4, #0]
				break;
 80045fe:	e01c      	b.n	800463a <vl53l0x_set_vcsel_pulse_period+0xea>
			}
			case 14:
			{
				status = writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x30);
 8004600:	2337      	movs	r3, #55	@ 0x37
 8004602:	18fc      	adds	r4, r7, r3
 8004604:	2130      	movs	r1, #48	@ 0x30
 8004606:	2057      	movs	r0, #87	@ 0x57
 8004608:	f7fe fc6e 	bl	8002ee8 <writeReg>
 800460c:	0003      	movs	r3, r0
 800460e:	7023      	strb	r3, [r4, #0]
				break;
 8004610:	e013      	b.n	800463a <vl53l0x_set_vcsel_pulse_period+0xea>
			}
			case 16:
			{
				status = writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x40);
 8004612:	2337      	movs	r3, #55	@ 0x37
 8004614:	18fc      	adds	r4, r7, r3
 8004616:	2140      	movs	r1, #64	@ 0x40
 8004618:	2057      	movs	r0, #87	@ 0x57
 800461a:	f7fe fc65 	bl	8002ee8 <writeReg>
 800461e:	0003      	movs	r3, r0
 8004620:	7023      	strb	r3, [r4, #0]
				break;
 8004622:	e00a      	b.n	800463a <vl53l0x_set_vcsel_pulse_period+0xea>
			}
			case 18:
			{
				status = writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x50);
 8004624:	2337      	movs	r3, #55	@ 0x37
 8004626:	18fc      	adds	r4, r7, r3
 8004628:	2150      	movs	r1, #80	@ 0x50
 800462a:	2057      	movs	r0, #87	@ 0x57
 800462c:	f7fe fc5c 	bl	8002ee8 <writeReg>
 8004630:	0003      	movs	r3, r0
 8004632:	7023      	strb	r3, [r4, #0]
				break;
 8004634:	e001      	b.n	800463a <vl53l0x_set_vcsel_pulse_period+0xea>
			}
			default:
			{
				// invalid period
				return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e316      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
			}
		}
		if(status != HAL_OK){return status;}
 800463a:	2237      	movs	r2, #55	@ 0x37
 800463c:	18bb      	adds	r3, r7, r2
 800463e:	781b      	ldrb	r3, [r3, #0]
 8004640:	b25b      	sxtb	r3, r3
 8004642:	2b00      	cmp	r3, #0
 8004644:	d003      	beq.n	800464e <vl53l0x_set_vcsel_pulse_period+0xfe>
 8004646:	18bb      	adds	r3, r7, r2
 8004648:	781b      	ldrb	r3, [r3, #0]
 800464a:	b25b      	sxtb	r3, r3
 800464c:	e30c      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
		status = writeReg(PRE_RANGE_CONFIG_VALID_PHASE_LOW, 0x08);
 800464e:	2537      	movs	r5, #55	@ 0x37
 8004650:	197c      	adds	r4, r7, r5
 8004652:	2108      	movs	r1, #8
 8004654:	2056      	movs	r0, #86	@ 0x56
 8004656:	f7fe fc47 	bl	8002ee8 <writeReg>
 800465a:	0003      	movs	r3, r0
 800465c:	7023      	strb	r3, [r4, #0]
		if(status != HAL_OK){return status;}
 800465e:	002a      	movs	r2, r5
 8004660:	18bb      	adds	r3, r7, r2
 8004662:	781b      	ldrb	r3, [r3, #0]
 8004664:	b25b      	sxtb	r3, r3
 8004666:	2b00      	cmp	r3, #0
 8004668:	d003      	beq.n	8004672 <vl53l0x_set_vcsel_pulse_period+0x122>
 800466a:	18bb      	adds	r3, r7, r2
 800466c:	781b      	ldrb	r3, [r3, #0]
 800466e:	b25b      	sxtb	r3, r3
 8004670:	e2fa      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>

		// apply new VCSEL period
		status = writeReg(PRE_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 8004672:	2537      	movs	r5, #55	@ 0x37
 8004674:	197c      	adds	r4, r7, r5
 8004676:	2333      	movs	r3, #51	@ 0x33
 8004678:	18fb      	adds	r3, r7, r3
 800467a:	781b      	ldrb	r3, [r3, #0]
 800467c:	0019      	movs	r1, r3
 800467e:	2050      	movs	r0, #80	@ 0x50
 8004680:	f7fe fc32 	bl	8002ee8 <writeReg>
 8004684:	0003      	movs	r3, r0
 8004686:	7023      	strb	r3, [r4, #0]
		if(status != HAL_OK){return status;}
 8004688:	197b      	adds	r3, r7, r5
 800468a:	781b      	ldrb	r3, [r3, #0]
 800468c:	b25b      	sxtb	r3, r3
 800468e:	2b00      	cmp	r3, #0
 8004690:	d003      	beq.n	800469a <vl53l0x_set_vcsel_pulse_period+0x14a>
 8004692:	197b      	adds	r3, r7, r5
 8004694:	781b      	ldrb	r3, [r3, #0]
 8004696:	b25b      	sxtb	r3, r3
 8004698:	e2e6      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>

		// update timeouts
		// set_sequence_step_timeout() begin
		// (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE)
		uint16_t new_pre_range_timeout_mclks = vl53l0x_timeout_us_to_mclks(timeouts.pre_range_us, period_pclks);
 800469a:	2310      	movs	r3, #16
 800469c:	18fb      	adds	r3, r7, r3
 800469e:	691a      	ldr	r2, [r3, #16]
 80046a0:	1dbb      	adds	r3, r7, #6
 80046a2:	781b      	ldrb	r3, [r3, #0]
 80046a4:	0019      	movs	r1, r3
 80046a6:	0010      	movs	r0, r2
 80046a8:	f001 f853 	bl	8005752 <vl53l0x_timeout_us_to_mclks>
 80046ac:	0002      	movs	r2, r0
 80046ae:	2130      	movs	r1, #48	@ 0x30
 80046b0:	187b      	adds	r3, r7, r1
 80046b2:	801a      	strh	r2, [r3, #0]

		status = writeReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI, vl53l0x_encode_timeout(new_pre_range_timeout_mclks));
 80046b4:	187b      	adds	r3, r7, r1
 80046b6:	881b      	ldrh	r3, [r3, #0]
 80046b8:	0018      	movs	r0, r3
 80046ba:	f000 ffe8 	bl	800568e <vl53l0x_encode_timeout>
 80046be:	0003      	movs	r3, r0
 80046c0:	2537      	movs	r5, #55	@ 0x37
 80046c2:	197c      	adds	r4, r7, r5
 80046c4:	0019      	movs	r1, r3
 80046c6:	2051      	movs	r0, #81	@ 0x51
 80046c8:	f7fe fc3c 	bl	8002f44 <writeReg16Bit>
 80046cc:	0003      	movs	r3, r0
 80046ce:	7023      	strb	r3, [r4, #0]
		if(status != HAL_OK){return status;}
 80046d0:	197b      	adds	r3, r7, r5
 80046d2:	781b      	ldrb	r3, [r3, #0]
 80046d4:	b25b      	sxtb	r3, r3
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d003      	beq.n	80046e2 <vl53l0x_set_vcsel_pulse_period+0x192>
 80046da:	197b      	adds	r3, r7, r5
 80046dc:	781b      	ldrb	r3, [r3, #0]
 80046de:	b25b      	sxtb	r3, r3
 80046e0:	e2c2      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
		// set_sequence_step_timeout() end

		// set_sequence_step_timeout() begin
		// (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)
		uint16_t new_msrc_timeout_mclks = vl53l0x_timeout_us_to_mclks(timeouts.msrc_dss_tcc_us, period_pclks);
 80046e2:	2310      	movs	r3, #16
 80046e4:	18fb      	adds	r3, r7, r3
 80046e6:	68da      	ldr	r2, [r3, #12]
 80046e8:	1dbb      	adds	r3, r7, #6
 80046ea:	781b      	ldrb	r3, [r3, #0]
 80046ec:	0019      	movs	r1, r3
 80046ee:	0010      	movs	r0, r2
 80046f0:	f001 f82f 	bl	8005752 <vl53l0x_timeout_us_to_mclks>
 80046f4:	0002      	movs	r2, r0
 80046f6:	212e      	movs	r1, #46	@ 0x2e
 80046f8:	187b      	adds	r3, r7, r1
 80046fa:	801a      	strh	r2, [r3, #0]
		status = writeReg(MSRC_CONFIG_TIMEOUT_MACROP, (new_msrc_timeout_mclks > 256) ? 255 : (new_msrc_timeout_mclks - 1));
 80046fc:	187b      	adds	r3, r7, r1
 80046fe:	881a      	ldrh	r2, [r3, #0]
 8004700:	2380      	movs	r3, #128	@ 0x80
 8004702:	005b      	lsls	r3, r3, #1
 8004704:	429a      	cmp	r2, r3
 8004706:	d805      	bhi.n	8004714 <vl53l0x_set_vcsel_pulse_period+0x1c4>
 8004708:	187b      	adds	r3, r7, r1
 800470a:	881b      	ldrh	r3, [r3, #0]
 800470c:	b2db      	uxtb	r3, r3
 800470e:	3b01      	subs	r3, #1
 8004710:	b2db      	uxtb	r3, r3
 8004712:	e000      	b.n	8004716 <vl53l0x_set_vcsel_pulse_period+0x1c6>
 8004714:	23ff      	movs	r3, #255	@ 0xff
 8004716:	2537      	movs	r5, #55	@ 0x37
 8004718:	197c      	adds	r4, r7, r5
 800471a:	0019      	movs	r1, r3
 800471c:	2046      	movs	r0, #70	@ 0x46
 800471e:	f7fe fbe3 	bl	8002ee8 <writeReg>
 8004722:	0003      	movs	r3, r0
 8004724:	7023      	strb	r3, [r4, #0]
		if(status != HAL_OK){return status;}
 8004726:	197b      	adds	r3, r7, r5
 8004728:	781b      	ldrb	r3, [r3, #0]
 800472a:	b25b      	sxtb	r3, r3
 800472c:	2b00      	cmp	r3, #0
 800472e:	d100      	bne.n	8004732 <vl53l0x_set_vcsel_pulse_period+0x1e2>
 8004730:	e241      	b.n	8004bb6 <vl53l0x_set_vcsel_pulse_period+0x666>
 8004732:	197b      	adds	r3, r7, r5
 8004734:	781b      	ldrb	r3, [r3, #0]
 8004736:	b25b      	sxtb	r3, r3
 8004738:	e296      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
		// set_sequence_step_timeout() end
	}
	else if (type == VcselPeriodFinalRange)
 800473a:	1dfb      	adds	r3, r7, #7
 800473c:	781b      	ldrb	r3, [r3, #0]
 800473e:	2b01      	cmp	r3, #1
 8004740:	d000      	beq.n	8004744 <vl53l0x_set_vcsel_pulse_period+0x1f4>
 8004742:	e236      	b.n	8004bb2 <vl53l0x_set_vcsel_pulse_period+0x662>
	{
		switch (period_pclks)
 8004744:	1dbb      	adds	r3, r7, #6
 8004746:	781b      	ldrb	r3, [r3, #0]
 8004748:	2b0e      	cmp	r3, #14
 800474a:	d100      	bne.n	800474e <vl53l0x_set_vcsel_pulse_period+0x1fe>
 800474c:	e16b      	b.n	8004a26 <vl53l0x_set_vcsel_pulse_period+0x4d6>
 800474e:	dd00      	ble.n	8004752 <vl53l0x_set_vcsel_pulse_period+0x202>
 8004750:	e1de      	b.n	8004b10 <vl53l0x_set_vcsel_pulse_period+0x5c0>
 8004752:	2b0c      	cmp	r3, #12
 8004754:	d100      	bne.n	8004758 <vl53l0x_set_vcsel_pulse_period+0x208>
 8004756:	e0f1      	b.n	800493c <vl53l0x_set_vcsel_pulse_period+0x3ec>
 8004758:	dd00      	ble.n	800475c <vl53l0x_set_vcsel_pulse_period+0x20c>
 800475a:	e1d9      	b.n	8004b10 <vl53l0x_set_vcsel_pulse_period+0x5c0>
 800475c:	2b08      	cmp	r3, #8
 800475e:	d003      	beq.n	8004768 <vl53l0x_set_vcsel_pulse_period+0x218>
 8004760:	2b0a      	cmp	r3, #10
 8004762:	d100      	bne.n	8004766 <vl53l0x_set_vcsel_pulse_period+0x216>
 8004764:	e075      	b.n	8004852 <vl53l0x_set_vcsel_pulse_period+0x302>
 8004766:	e1d3      	b.n	8004b10 <vl53l0x_set_vcsel_pulse_period+0x5c0>
		{
			case 8:
			{
				status = writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x10);
 8004768:	2537      	movs	r5, #55	@ 0x37
 800476a:	197c      	adds	r4, r7, r5
 800476c:	2110      	movs	r1, #16
 800476e:	2048      	movs	r0, #72	@ 0x48
 8004770:	f7fe fbba 	bl	8002ee8 <writeReg>
 8004774:	0003      	movs	r3, r0
 8004776:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 8004778:	002a      	movs	r2, r5
 800477a:	18bb      	adds	r3, r7, r2
 800477c:	781b      	ldrb	r3, [r3, #0]
 800477e:	b25b      	sxtb	r3, r3
 8004780:	2b00      	cmp	r3, #0
 8004782:	d003      	beq.n	800478c <vl53l0x_set_vcsel_pulse_period+0x23c>
 8004784:	18bb      	adds	r3, r7, r2
 8004786:	781b      	ldrb	r3, [r3, #0]
 8004788:	b25b      	sxtb	r3, r3
 800478a:	e26d      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 800478c:	2537      	movs	r5, #55	@ 0x37
 800478e:	197c      	adds	r4, r7, r5
 8004790:	2108      	movs	r1, #8
 8004792:	2047      	movs	r0, #71	@ 0x47
 8004794:	f7fe fba8 	bl	8002ee8 <writeReg>
 8004798:	0003      	movs	r3, r0
 800479a:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 800479c:	002a      	movs	r2, r5
 800479e:	18bb      	adds	r3, r7, r2
 80047a0:	781b      	ldrb	r3, [r3, #0]
 80047a2:	b25b      	sxtb	r3, r3
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d003      	beq.n	80047b0 <vl53l0x_set_vcsel_pulse_period+0x260>
 80047a8:	18bb      	adds	r3, r7, r2
 80047aa:	781b      	ldrb	r3, [r3, #0]
 80047ac:	b25b      	sxtb	r3, r3
 80047ae:	e25b      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
 80047b0:	2537      	movs	r5, #55	@ 0x37
 80047b2:	197c      	adds	r4, r7, r5
 80047b4:	2102      	movs	r1, #2
 80047b6:	2032      	movs	r0, #50	@ 0x32
 80047b8:	f7fe fb96 	bl	8002ee8 <writeReg>
 80047bc:	0003      	movs	r3, r0
 80047be:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 80047c0:	002a      	movs	r2, r5
 80047c2:	18bb      	adds	r3, r7, r2
 80047c4:	781b      	ldrb	r3, [r3, #0]
 80047c6:	b25b      	sxtb	r3, r3
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d003      	beq.n	80047d4 <vl53l0x_set_vcsel_pulse_period+0x284>
 80047cc:	18bb      	adds	r3, r7, r2
 80047ce:	781b      	ldrb	r3, [r3, #0]
 80047d0:	b25b      	sxtb	r3, r3
 80047d2:	e249      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);
 80047d4:	2537      	movs	r5, #55	@ 0x37
 80047d6:	197c      	adds	r4, r7, r5
 80047d8:	210c      	movs	r1, #12
 80047da:	2030      	movs	r0, #48	@ 0x30
 80047dc:	f7fe fb84 	bl	8002ee8 <writeReg>
 80047e0:	0003      	movs	r3, r0
 80047e2:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 80047e4:	002a      	movs	r2, r5
 80047e6:	18bb      	adds	r3, r7, r2
 80047e8:	781b      	ldrb	r3, [r3, #0]
 80047ea:	b25b      	sxtb	r3, r3
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d003      	beq.n	80047f8 <vl53l0x_set_vcsel_pulse_period+0x2a8>
 80047f0:	18bb      	adds	r3, r7, r2
 80047f2:	781b      	ldrb	r3, [r3, #0]
 80047f4:	b25b      	sxtb	r3, r3
 80047f6:	e237      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(0xFF, 0x01);
 80047f8:	2537      	movs	r5, #55	@ 0x37
 80047fa:	197c      	adds	r4, r7, r5
 80047fc:	2101      	movs	r1, #1
 80047fe:	20ff      	movs	r0, #255	@ 0xff
 8004800:	f7fe fb72 	bl	8002ee8 <writeReg>
 8004804:	0003      	movs	r3, r0
 8004806:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 8004808:	002a      	movs	r2, r5
 800480a:	18bb      	adds	r3, r7, r2
 800480c:	781b      	ldrb	r3, [r3, #0]
 800480e:	b25b      	sxtb	r3, r3
 8004810:	2b00      	cmp	r3, #0
 8004812:	d003      	beq.n	800481c <vl53l0x_set_vcsel_pulse_period+0x2cc>
 8004814:	18bb      	adds	r3, r7, r2
 8004816:	781b      	ldrb	r3, [r3, #0]
 8004818:	b25b      	sxtb	r3, r3
 800481a:	e225      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(ALGO_PHASECAL_LIM, 0x30);
 800481c:	2537      	movs	r5, #55	@ 0x37
 800481e:	197c      	adds	r4, r7, r5
 8004820:	2130      	movs	r1, #48	@ 0x30
 8004822:	2030      	movs	r0, #48	@ 0x30
 8004824:	f7fe fb60 	bl	8002ee8 <writeReg>
 8004828:	0003      	movs	r3, r0
 800482a:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 800482c:	002a      	movs	r2, r5
 800482e:	18bb      	adds	r3, r7, r2
 8004830:	781b      	ldrb	r3, [r3, #0]
 8004832:	b25b      	sxtb	r3, r3
 8004834:	2b00      	cmp	r3, #0
 8004836:	d003      	beq.n	8004840 <vl53l0x_set_vcsel_pulse_period+0x2f0>
 8004838:	18bb      	adds	r3, r7, r2
 800483a:	781b      	ldrb	r3, [r3, #0]
 800483c:	b25b      	sxtb	r3, r3
 800483e:	e213      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(0xFF, 0x00);
 8004840:	2337      	movs	r3, #55	@ 0x37
 8004842:	18fc      	adds	r4, r7, r3
 8004844:	2100      	movs	r1, #0
 8004846:	20ff      	movs	r0, #255	@ 0xff
 8004848:	f7fe fb4e 	bl	8002ee8 <writeReg>
 800484c:	0003      	movs	r3, r0
 800484e:	7023      	strb	r3, [r4, #0]
				break;
 8004850:	e160      	b.n	8004b14 <vl53l0x_set_vcsel_pulse_period+0x5c4>
			}
			case 10:
			{
				status = writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x28);
 8004852:	2537      	movs	r5, #55	@ 0x37
 8004854:	197c      	adds	r4, r7, r5
 8004856:	2128      	movs	r1, #40	@ 0x28
 8004858:	2048      	movs	r0, #72	@ 0x48
 800485a:	f7fe fb45 	bl	8002ee8 <writeReg>
 800485e:	0003      	movs	r3, r0
 8004860:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 8004862:	002a      	movs	r2, r5
 8004864:	18bb      	adds	r3, r7, r2
 8004866:	781b      	ldrb	r3, [r3, #0]
 8004868:	b25b      	sxtb	r3, r3
 800486a:	2b00      	cmp	r3, #0
 800486c:	d003      	beq.n	8004876 <vl53l0x_set_vcsel_pulse_period+0x326>
 800486e:	18bb      	adds	r3, r7, r2
 8004870:	781b      	ldrb	r3, [r3, #0]
 8004872:	b25b      	sxtb	r3, r3
 8004874:	e1f8      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8004876:	2537      	movs	r5, #55	@ 0x37
 8004878:	197c      	adds	r4, r7, r5
 800487a:	2108      	movs	r1, #8
 800487c:	2047      	movs	r0, #71	@ 0x47
 800487e:	f7fe fb33 	bl	8002ee8 <writeReg>
 8004882:	0003      	movs	r3, r0
 8004884:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 8004886:	002a      	movs	r2, r5
 8004888:	18bb      	adds	r3, r7, r2
 800488a:	781b      	ldrb	r3, [r3, #0]
 800488c:	b25b      	sxtb	r3, r3
 800488e:	2b00      	cmp	r3, #0
 8004890:	d003      	beq.n	800489a <vl53l0x_set_vcsel_pulse_period+0x34a>
 8004892:	18bb      	adds	r3, r7, r2
 8004894:	781b      	ldrb	r3, [r3, #0]
 8004896:	b25b      	sxtb	r3, r3
 8004898:	e1e6      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 800489a:	2537      	movs	r5, #55	@ 0x37
 800489c:	197c      	adds	r4, r7, r5
 800489e:	2103      	movs	r1, #3
 80048a0:	2032      	movs	r0, #50	@ 0x32
 80048a2:	f7fe fb21 	bl	8002ee8 <writeReg>
 80048a6:	0003      	movs	r3, r0
 80048a8:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 80048aa:	002a      	movs	r2, r5
 80048ac:	18bb      	adds	r3, r7, r2
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	b25b      	sxtb	r3, r3
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d003      	beq.n	80048be <vl53l0x_set_vcsel_pulse_period+0x36e>
 80048b6:	18bb      	adds	r3, r7, r2
 80048b8:	781b      	ldrb	r3, [r3, #0]
 80048ba:	b25b      	sxtb	r3, r3
 80048bc:	e1d4      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);
 80048be:	2537      	movs	r5, #55	@ 0x37
 80048c0:	197c      	adds	r4, r7, r5
 80048c2:	2109      	movs	r1, #9
 80048c4:	2030      	movs	r0, #48	@ 0x30
 80048c6:	f7fe fb0f 	bl	8002ee8 <writeReg>
 80048ca:	0003      	movs	r3, r0
 80048cc:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 80048ce:	002a      	movs	r2, r5
 80048d0:	18bb      	adds	r3, r7, r2
 80048d2:	781b      	ldrb	r3, [r3, #0]
 80048d4:	b25b      	sxtb	r3, r3
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d003      	beq.n	80048e2 <vl53l0x_set_vcsel_pulse_period+0x392>
 80048da:	18bb      	adds	r3, r7, r2
 80048dc:	781b      	ldrb	r3, [r3, #0]
 80048de:	b25b      	sxtb	r3, r3
 80048e0:	e1c2      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(0xFF, 0x01);
 80048e2:	2537      	movs	r5, #55	@ 0x37
 80048e4:	197c      	adds	r4, r7, r5
 80048e6:	2101      	movs	r1, #1
 80048e8:	20ff      	movs	r0, #255	@ 0xff
 80048ea:	f7fe fafd 	bl	8002ee8 <writeReg>
 80048ee:	0003      	movs	r3, r0
 80048f0:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 80048f2:	002a      	movs	r2, r5
 80048f4:	18bb      	adds	r3, r7, r2
 80048f6:	781b      	ldrb	r3, [r3, #0]
 80048f8:	b25b      	sxtb	r3, r3
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d003      	beq.n	8004906 <vl53l0x_set_vcsel_pulse_period+0x3b6>
 80048fe:	18bb      	adds	r3, r7, r2
 8004900:	781b      	ldrb	r3, [r3, #0]
 8004902:	b25b      	sxtb	r3, r3
 8004904:	e1b0      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(ALGO_PHASECAL_LIM, 0x20);
 8004906:	2537      	movs	r5, #55	@ 0x37
 8004908:	197c      	adds	r4, r7, r5
 800490a:	2120      	movs	r1, #32
 800490c:	2030      	movs	r0, #48	@ 0x30
 800490e:	f7fe faeb 	bl	8002ee8 <writeReg>
 8004912:	0003      	movs	r3, r0
 8004914:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 8004916:	002a      	movs	r2, r5
 8004918:	18bb      	adds	r3, r7, r2
 800491a:	781b      	ldrb	r3, [r3, #0]
 800491c:	b25b      	sxtb	r3, r3
 800491e:	2b00      	cmp	r3, #0
 8004920:	d003      	beq.n	800492a <vl53l0x_set_vcsel_pulse_period+0x3da>
 8004922:	18bb      	adds	r3, r7, r2
 8004924:	781b      	ldrb	r3, [r3, #0]
 8004926:	b25b      	sxtb	r3, r3
 8004928:	e19e      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(0xFF, 0x00);
 800492a:	2337      	movs	r3, #55	@ 0x37
 800492c:	18fc      	adds	r4, r7, r3
 800492e:	2100      	movs	r1, #0
 8004930:	20ff      	movs	r0, #255	@ 0xff
 8004932:	f7fe fad9 	bl	8002ee8 <writeReg>
 8004936:	0003      	movs	r3, r0
 8004938:	7023      	strb	r3, [r4, #0]
				break;
 800493a:	e0eb      	b.n	8004b14 <vl53l0x_set_vcsel_pulse_period+0x5c4>
			}
			case 12:
			{
				status = writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x38);
 800493c:	2537      	movs	r5, #55	@ 0x37
 800493e:	197c      	adds	r4, r7, r5
 8004940:	2138      	movs	r1, #56	@ 0x38
 8004942:	2048      	movs	r0, #72	@ 0x48
 8004944:	f7fe fad0 	bl	8002ee8 <writeReg>
 8004948:	0003      	movs	r3, r0
 800494a:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 800494c:	002a      	movs	r2, r5
 800494e:	18bb      	adds	r3, r7, r2
 8004950:	781b      	ldrb	r3, [r3, #0]
 8004952:	b25b      	sxtb	r3, r3
 8004954:	2b00      	cmp	r3, #0
 8004956:	d003      	beq.n	8004960 <vl53l0x_set_vcsel_pulse_period+0x410>
 8004958:	18bb      	adds	r3, r7, r2
 800495a:	781b      	ldrb	r3, [r3, #0]
 800495c:	b25b      	sxtb	r3, r3
 800495e:	e183      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8004960:	2537      	movs	r5, #55	@ 0x37
 8004962:	197c      	adds	r4, r7, r5
 8004964:	2108      	movs	r1, #8
 8004966:	2047      	movs	r0, #71	@ 0x47
 8004968:	f7fe fabe 	bl	8002ee8 <writeReg>
 800496c:	0003      	movs	r3, r0
 800496e:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 8004970:	002a      	movs	r2, r5
 8004972:	18bb      	adds	r3, r7, r2
 8004974:	781b      	ldrb	r3, [r3, #0]
 8004976:	b25b      	sxtb	r3, r3
 8004978:	2b00      	cmp	r3, #0
 800497a:	d003      	beq.n	8004984 <vl53l0x_set_vcsel_pulse_period+0x434>
 800497c:	18bb      	adds	r3, r7, r2
 800497e:	781b      	ldrb	r3, [r3, #0]
 8004980:	b25b      	sxtb	r3, r3
 8004982:	e171      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8004984:	2537      	movs	r5, #55	@ 0x37
 8004986:	197c      	adds	r4, r7, r5
 8004988:	2103      	movs	r1, #3
 800498a:	2032      	movs	r0, #50	@ 0x32
 800498c:	f7fe faac 	bl	8002ee8 <writeReg>
 8004990:	0003      	movs	r3, r0
 8004992:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 8004994:	002a      	movs	r2, r5
 8004996:	18bb      	adds	r3, r7, r2
 8004998:	781b      	ldrb	r3, [r3, #0]
 800499a:	b25b      	sxtb	r3, r3
 800499c:	2b00      	cmp	r3, #0
 800499e:	d003      	beq.n	80049a8 <vl53l0x_set_vcsel_pulse_period+0x458>
 80049a0:	18bb      	adds	r3, r7, r2
 80049a2:	781b      	ldrb	r3, [r3, #0]
 80049a4:	b25b      	sxtb	r3, r3
 80049a6:	e15f      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);
 80049a8:	2537      	movs	r5, #55	@ 0x37
 80049aa:	197c      	adds	r4, r7, r5
 80049ac:	2108      	movs	r1, #8
 80049ae:	2030      	movs	r0, #48	@ 0x30
 80049b0:	f7fe fa9a 	bl	8002ee8 <writeReg>
 80049b4:	0003      	movs	r3, r0
 80049b6:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 80049b8:	002a      	movs	r2, r5
 80049ba:	18bb      	adds	r3, r7, r2
 80049bc:	781b      	ldrb	r3, [r3, #0]
 80049be:	b25b      	sxtb	r3, r3
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d003      	beq.n	80049cc <vl53l0x_set_vcsel_pulse_period+0x47c>
 80049c4:	18bb      	adds	r3, r7, r2
 80049c6:	781b      	ldrb	r3, [r3, #0]
 80049c8:	b25b      	sxtb	r3, r3
 80049ca:	e14d      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(0xFF, 0x01);
 80049cc:	2537      	movs	r5, #55	@ 0x37
 80049ce:	197c      	adds	r4, r7, r5
 80049d0:	2101      	movs	r1, #1
 80049d2:	20ff      	movs	r0, #255	@ 0xff
 80049d4:	f7fe fa88 	bl	8002ee8 <writeReg>
 80049d8:	0003      	movs	r3, r0
 80049da:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 80049dc:	002a      	movs	r2, r5
 80049de:	18bb      	adds	r3, r7, r2
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	b25b      	sxtb	r3, r3
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d003      	beq.n	80049f0 <vl53l0x_set_vcsel_pulse_period+0x4a0>
 80049e8:	18bb      	adds	r3, r7, r2
 80049ea:	781b      	ldrb	r3, [r3, #0]
 80049ec:	b25b      	sxtb	r3, r3
 80049ee:	e13b      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(ALGO_PHASECAL_LIM, 0x20);
 80049f0:	2537      	movs	r5, #55	@ 0x37
 80049f2:	197c      	adds	r4, r7, r5
 80049f4:	2120      	movs	r1, #32
 80049f6:	2030      	movs	r0, #48	@ 0x30
 80049f8:	f7fe fa76 	bl	8002ee8 <writeReg>
 80049fc:	0003      	movs	r3, r0
 80049fe:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 8004a00:	002a      	movs	r2, r5
 8004a02:	18bb      	adds	r3, r7, r2
 8004a04:	781b      	ldrb	r3, [r3, #0]
 8004a06:	b25b      	sxtb	r3, r3
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d003      	beq.n	8004a14 <vl53l0x_set_vcsel_pulse_period+0x4c4>
 8004a0c:	18bb      	adds	r3, r7, r2
 8004a0e:	781b      	ldrb	r3, [r3, #0]
 8004a10:	b25b      	sxtb	r3, r3
 8004a12:	e129      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(0xFF, 0x00);
 8004a14:	2337      	movs	r3, #55	@ 0x37
 8004a16:	18fc      	adds	r4, r7, r3
 8004a18:	2100      	movs	r1, #0
 8004a1a:	20ff      	movs	r0, #255	@ 0xff
 8004a1c:	f7fe fa64 	bl	8002ee8 <writeReg>
 8004a20:	0003      	movs	r3, r0
 8004a22:	7023      	strb	r3, [r4, #0]
				break;
 8004a24:	e076      	b.n	8004b14 <vl53l0x_set_vcsel_pulse_period+0x5c4>
			}
			case 14:
			{
				status = writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x48);
 8004a26:	2537      	movs	r5, #55	@ 0x37
 8004a28:	197c      	adds	r4, r7, r5
 8004a2a:	2148      	movs	r1, #72	@ 0x48
 8004a2c:	2048      	movs	r0, #72	@ 0x48
 8004a2e:	f7fe fa5b 	bl	8002ee8 <writeReg>
 8004a32:	0003      	movs	r3, r0
 8004a34:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 8004a36:	002a      	movs	r2, r5
 8004a38:	18bb      	adds	r3, r7, r2
 8004a3a:	781b      	ldrb	r3, [r3, #0]
 8004a3c:	b25b      	sxtb	r3, r3
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d003      	beq.n	8004a4a <vl53l0x_set_vcsel_pulse_period+0x4fa>
 8004a42:	18bb      	adds	r3, r7, r2
 8004a44:	781b      	ldrb	r3, [r3, #0]
 8004a46:	b25b      	sxtb	r3, r3
 8004a48:	e10e      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8004a4a:	2537      	movs	r5, #55	@ 0x37
 8004a4c:	197c      	adds	r4, r7, r5
 8004a4e:	2108      	movs	r1, #8
 8004a50:	2047      	movs	r0, #71	@ 0x47
 8004a52:	f7fe fa49 	bl	8002ee8 <writeReg>
 8004a56:	0003      	movs	r3, r0
 8004a58:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 8004a5a:	002a      	movs	r2, r5
 8004a5c:	18bb      	adds	r3, r7, r2
 8004a5e:	781b      	ldrb	r3, [r3, #0]
 8004a60:	b25b      	sxtb	r3, r3
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d003      	beq.n	8004a6e <vl53l0x_set_vcsel_pulse_period+0x51e>
 8004a66:	18bb      	adds	r3, r7, r2
 8004a68:	781b      	ldrb	r3, [r3, #0]
 8004a6a:	b25b      	sxtb	r3, r3
 8004a6c:	e0fc      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8004a6e:	2537      	movs	r5, #55	@ 0x37
 8004a70:	197c      	adds	r4, r7, r5
 8004a72:	2103      	movs	r1, #3
 8004a74:	2032      	movs	r0, #50	@ 0x32
 8004a76:	f7fe fa37 	bl	8002ee8 <writeReg>
 8004a7a:	0003      	movs	r3, r0
 8004a7c:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 8004a7e:	002a      	movs	r2, r5
 8004a80:	18bb      	adds	r3, r7, r2
 8004a82:	781b      	ldrb	r3, [r3, #0]
 8004a84:	b25b      	sxtb	r3, r3
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d003      	beq.n	8004a92 <vl53l0x_set_vcsel_pulse_period+0x542>
 8004a8a:	18bb      	adds	r3, r7, r2
 8004a8c:	781b      	ldrb	r3, [r3, #0]
 8004a8e:	b25b      	sxtb	r3, r3
 8004a90:	e0ea      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);
 8004a92:	2537      	movs	r5, #55	@ 0x37
 8004a94:	197c      	adds	r4, r7, r5
 8004a96:	2107      	movs	r1, #7
 8004a98:	2030      	movs	r0, #48	@ 0x30
 8004a9a:	f7fe fa25 	bl	8002ee8 <writeReg>
 8004a9e:	0003      	movs	r3, r0
 8004aa0:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 8004aa2:	002a      	movs	r2, r5
 8004aa4:	18bb      	adds	r3, r7, r2
 8004aa6:	781b      	ldrb	r3, [r3, #0]
 8004aa8:	b25b      	sxtb	r3, r3
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d003      	beq.n	8004ab6 <vl53l0x_set_vcsel_pulse_period+0x566>
 8004aae:	18bb      	adds	r3, r7, r2
 8004ab0:	781b      	ldrb	r3, [r3, #0]
 8004ab2:	b25b      	sxtb	r3, r3
 8004ab4:	e0d8      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(0xFF, 0x01);
 8004ab6:	2537      	movs	r5, #55	@ 0x37
 8004ab8:	197c      	adds	r4, r7, r5
 8004aba:	2101      	movs	r1, #1
 8004abc:	20ff      	movs	r0, #255	@ 0xff
 8004abe:	f7fe fa13 	bl	8002ee8 <writeReg>
 8004ac2:	0003      	movs	r3, r0
 8004ac4:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 8004ac6:	002a      	movs	r2, r5
 8004ac8:	18bb      	adds	r3, r7, r2
 8004aca:	781b      	ldrb	r3, [r3, #0]
 8004acc:	b25b      	sxtb	r3, r3
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d003      	beq.n	8004ada <vl53l0x_set_vcsel_pulse_period+0x58a>
 8004ad2:	18bb      	adds	r3, r7, r2
 8004ad4:	781b      	ldrb	r3, [r3, #0]
 8004ad6:	b25b      	sxtb	r3, r3
 8004ad8:	e0c6      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(ALGO_PHASECAL_LIM, 0x20);
 8004ada:	2537      	movs	r5, #55	@ 0x37
 8004adc:	197c      	adds	r4, r7, r5
 8004ade:	2120      	movs	r1, #32
 8004ae0:	2030      	movs	r0, #48	@ 0x30
 8004ae2:	f7fe fa01 	bl	8002ee8 <writeReg>
 8004ae6:	0003      	movs	r3, r0
 8004ae8:	7023      	strb	r3, [r4, #0]
				if(status != HAL_OK){return status;}
 8004aea:	002a      	movs	r2, r5
 8004aec:	18bb      	adds	r3, r7, r2
 8004aee:	781b      	ldrb	r3, [r3, #0]
 8004af0:	b25b      	sxtb	r3, r3
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d003      	beq.n	8004afe <vl53l0x_set_vcsel_pulse_period+0x5ae>
 8004af6:	18bb      	adds	r3, r7, r2
 8004af8:	781b      	ldrb	r3, [r3, #0]
 8004afa:	b25b      	sxtb	r3, r3
 8004afc:	e0b4      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
				status = writeReg(0xFF, 0x00);
 8004afe:	2337      	movs	r3, #55	@ 0x37
 8004b00:	18fc      	adds	r4, r7, r3
 8004b02:	2100      	movs	r1, #0
 8004b04:	20ff      	movs	r0, #255	@ 0xff
 8004b06:	f7fe f9ef 	bl	8002ee8 <writeReg>
 8004b0a:	0003      	movs	r3, r0
 8004b0c:	7023      	strb	r3, [r4, #0]
				break;
 8004b0e:	e001      	b.n	8004b14 <vl53l0x_set_vcsel_pulse_period+0x5c4>
			}
			default:
			{
				// invalid period
				return HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	e0a9      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
			}
		}
		if(status != HAL_OK){return status;}
 8004b14:	2237      	movs	r2, #55	@ 0x37
 8004b16:	18bb      	adds	r3, r7, r2
 8004b18:	781b      	ldrb	r3, [r3, #0]
 8004b1a:	b25b      	sxtb	r3, r3
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d003      	beq.n	8004b28 <vl53l0x_set_vcsel_pulse_period+0x5d8>
 8004b20:	18bb      	adds	r3, r7, r2
 8004b22:	781b      	ldrb	r3, [r3, #0]
 8004b24:	b25b      	sxtb	r3, r3
 8004b26:	e09f      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>

		// apply new VCSEL period
		status = writeReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 8004b28:	2537      	movs	r5, #55	@ 0x37
 8004b2a:	197c      	adds	r4, r7, r5
 8004b2c:	2333      	movs	r3, #51	@ 0x33
 8004b2e:	18fb      	adds	r3, r7, r3
 8004b30:	781b      	ldrb	r3, [r3, #0]
 8004b32:	0019      	movs	r1, r3
 8004b34:	2070      	movs	r0, #112	@ 0x70
 8004b36:	f7fe f9d7 	bl	8002ee8 <writeReg>
 8004b3a:	0003      	movs	r3, r0
 8004b3c:	7023      	strb	r3, [r4, #0]
		if(status != HAL_OK){return status;}
 8004b3e:	197b      	adds	r3, r7, r5
 8004b40:	781b      	ldrb	r3, [r3, #0]
 8004b42:	b25b      	sxtb	r3, r3
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d003      	beq.n	8004b50 <vl53l0x_set_vcsel_pulse_period+0x600>
 8004b48:	197b      	adds	r3, r7, r5
 8004b4a:	781b      	ldrb	r3, [r3, #0]
 8004b4c:	b25b      	sxtb	r3, r3
 8004b4e:	e08b      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>

		// "For the final range timeout, the pre-range timeout
		//  must be added. To do this both final and pre-range
		//  timeouts must be expressed in macro periods MClks
		//  because they have different vcsel periods."
		uint16_t new_final_range_timeout_mclks = vl53l0x_timeout_us_to_mclks(timeouts.final_range_us, period_pclks);
 8004b50:	2410      	movs	r4, #16
 8004b52:	193b      	adds	r3, r7, r4
 8004b54:	695a      	ldr	r2, [r3, #20]
 8004b56:	1dbb      	adds	r3, r7, #6
 8004b58:	781b      	ldrb	r3, [r3, #0]
 8004b5a:	0019      	movs	r1, r3
 8004b5c:	0010      	movs	r0, r2
 8004b5e:	f000 fdf8 	bl	8005752 <vl53l0x_timeout_us_to_mclks>
 8004b62:	0002      	movs	r2, r0
 8004b64:	2034      	movs	r0, #52	@ 0x34
 8004b66:	183b      	adds	r3, r7, r0
 8004b68:	801a      	strh	r2, [r3, #0]

		if (enables.pre_range)
 8004b6a:	2328      	movs	r3, #40	@ 0x28
 8004b6c:	18fb      	adds	r3, r7, r3
 8004b6e:	78db      	ldrb	r3, [r3, #3]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d006      	beq.n	8004b82 <vl53l0x_set_vcsel_pulse_period+0x632>
		{
			new_final_range_timeout_mclks += timeouts.pre_range_mclks;
 8004b74:	193b      	adds	r3, r7, r4
 8004b76:	88d9      	ldrh	r1, [r3, #6]
 8004b78:	183b      	adds	r3, r7, r0
 8004b7a:	183a      	adds	r2, r7, r0
 8004b7c:	8812      	ldrh	r2, [r2, #0]
 8004b7e:	188a      	adds	r2, r1, r2
 8004b80:	801a      	strh	r2, [r3, #0]
		}
		status = writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI, vl53l0x_encode_timeout(new_final_range_timeout_mclks));
 8004b82:	2334      	movs	r3, #52	@ 0x34
 8004b84:	18fb      	adds	r3, r7, r3
 8004b86:	881b      	ldrh	r3, [r3, #0]
 8004b88:	0018      	movs	r0, r3
 8004b8a:	f000 fd80 	bl	800568e <vl53l0x_encode_timeout>
 8004b8e:	0003      	movs	r3, r0
 8004b90:	2537      	movs	r5, #55	@ 0x37
 8004b92:	197c      	adds	r4, r7, r5
 8004b94:	0019      	movs	r1, r3
 8004b96:	2071      	movs	r0, #113	@ 0x71
 8004b98:	f7fe f9d4 	bl	8002f44 <writeReg16Bit>
 8004b9c:	0003      	movs	r3, r0
 8004b9e:	7023      	strb	r3, [r4, #0]
		if(status != HAL_OK){return status;}
 8004ba0:	197b      	adds	r3, r7, r5
 8004ba2:	781b      	ldrb	r3, [r3, #0]
 8004ba4:	b25b      	sxtb	r3, r3
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d005      	beq.n	8004bb6 <vl53l0x_set_vcsel_pulse_period+0x666>
 8004baa:	197b      	adds	r3, r7, r5
 8004bac:	781b      	ldrb	r3, [r3, #0]
 8004bae:	b25b      	sxtb	r3, r3
 8004bb0:	e05a      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
		// set_sequence_step_timeout end
	}
	else
	{
		// invalid type
		return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e058      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
	}

	// "Finally, the timing budget must be re-applied"
	status = vl53l0x_set_measurement_timing_budget(g_measTimBudUs);
 8004bb6:	4b2e      	ldr	r3, [pc, #184]	@ (8004c70 <vl53l0x_set_vcsel_pulse_period+0x720>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2537      	movs	r5, #55	@ 0x37
 8004bbc:	197c      	adds	r4, r7, r5
 8004bbe:	0018      	movs	r0, r3
 8004bc0:	f7ff fbce 	bl	8004360 <vl53l0x_set_measurement_timing_budget>
 8004bc4:	0003      	movs	r3, r0
 8004bc6:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004bc8:	197b      	adds	r3, r7, r5
 8004bca:	781b      	ldrb	r3, [r3, #0]
 8004bcc:	b25b      	sxtb	r3, r3
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d003      	beq.n	8004bda <vl53l0x_set_vcsel_pulse_period+0x68a>
 8004bd2:	197b      	adds	r3, r7, r5
 8004bd4:	781b      	ldrb	r3, [r3, #0]
 8004bd6:	b25b      	sxtb	r3, r3
 8004bd8:	e046      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>


	// "Perform the phase calibration. This is needed after changing on vcsel period."
	// VL53L0X_perform_phase_calibration() begin

	uint8_t sequence_config = 0;
 8004bda:	210f      	movs	r1, #15
 8004bdc:	187b      	adds	r3, r7, r1
 8004bde:	2200      	movs	r2, #0
 8004be0:	701a      	strb	r2, [r3, #0]
	status = readReg(SYSTEM_SEQUENCE_CONFIG, &sequence_config);
 8004be2:	2537      	movs	r5, #55	@ 0x37
 8004be4:	197c      	adds	r4, r7, r5
 8004be6:	187b      	adds	r3, r7, r1
 8004be8:	0019      	movs	r1, r3
 8004bea:	2001      	movs	r0, #1
 8004bec:	f7fe f9d8 	bl	8002fa0 <readReg>
 8004bf0:	0003      	movs	r3, r0
 8004bf2:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004bf4:	197b      	adds	r3, r7, r5
 8004bf6:	781b      	ldrb	r3, [r3, #0]
 8004bf8:	b25b      	sxtb	r3, r3
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d003      	beq.n	8004c06 <vl53l0x_set_vcsel_pulse_period+0x6b6>
 8004bfe:	197b      	adds	r3, r7, r5
 8004c00:	781b      	ldrb	r3, [r3, #0]
 8004c02:	b25b      	sxtb	r3, r3
 8004c04:	e030      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
	status = writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8004c06:	2537      	movs	r5, #55	@ 0x37
 8004c08:	197c      	adds	r4, r7, r5
 8004c0a:	2102      	movs	r1, #2
 8004c0c:	2001      	movs	r0, #1
 8004c0e:	f7fe f96b 	bl	8002ee8 <writeReg>
 8004c12:	0003      	movs	r3, r0
 8004c14:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004c16:	002a      	movs	r2, r5
 8004c18:	18bb      	adds	r3, r7, r2
 8004c1a:	781b      	ldrb	r3, [r3, #0]
 8004c1c:	b25b      	sxtb	r3, r3
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d003      	beq.n	8004c2a <vl53l0x_set_vcsel_pulse_period+0x6da>
 8004c22:	18bb      	adds	r3, r7, r2
 8004c24:	781b      	ldrb	r3, [r3, #0]
 8004c26:	b25b      	sxtb	r3, r3
 8004c28:	e01e      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
	status = vl53l0x_single_reference_calibration(0x0);
 8004c2a:	2537      	movs	r5, #55	@ 0x37
 8004c2c:	197c      	adds	r4, r7, r5
 8004c2e:	2000      	movs	r0, #0
 8004c30:	f000 fdc0 	bl	80057b4 <vl53l0x_single_reference_calibration>
 8004c34:	0003      	movs	r3, r0
 8004c36:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004c38:	002a      	movs	r2, r5
 8004c3a:	18bb      	adds	r3, r7, r2
 8004c3c:	781b      	ldrb	r3, [r3, #0]
 8004c3e:	b25b      	sxtb	r3, r3
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d003      	beq.n	8004c4c <vl53l0x_set_vcsel_pulse_period+0x6fc>
 8004c44:	18bb      	adds	r3, r7, r2
 8004c46:	781b      	ldrb	r3, [r3, #0]
 8004c48:	b25b      	sxtb	r3, r3
 8004c4a:	e00d      	b.n	8004c68 <vl53l0x_set_vcsel_pulse_period+0x718>
	status = writeReg(SYSTEM_SEQUENCE_CONFIG, sequence_config);
 8004c4c:	230f      	movs	r3, #15
 8004c4e:	18fb      	adds	r3, r7, r3
 8004c50:	781b      	ldrb	r3, [r3, #0]
 8004c52:	2537      	movs	r5, #55	@ 0x37
 8004c54:	197c      	adds	r4, r7, r5
 8004c56:	0019      	movs	r1, r3
 8004c58:	2001      	movs	r0, #1
 8004c5a:	f7fe f945 	bl	8002ee8 <writeReg>
 8004c5e:	0003      	movs	r3, r0
 8004c60:	7023      	strb	r3, [r4, #0]
	// VL53L0X_perform_phase_calibration() end

	return status;
 8004c62:	197b      	adds	r3, r7, r5
 8004c64:	781b      	ldrb	r3, [r3, #0]
 8004c66:	b25b      	sxtb	r3, r3
}
 8004c68:	0018      	movs	r0, r3
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	b00e      	add	sp, #56	@ 0x38
 8004c6e:	bdb0      	pop	{r4, r5, r7, pc}
 8004c70:	20000598 	.word	0x20000598

08004c74 <vl53l0x_get_vcsel_pulse_period>:

// Get the VCSEL pulse period in PCLKs for the given period type.
// based on VL53L0X_get_vcsel_pulse_period()
int8_t vl53l0x_get_vcsel_pulse_period(vcselPeriodType type, uint8_t* period_pclks)
{
 8004c74:	b5b0      	push	{r4, r5, r7, lr}
 8004c76:	b084      	sub	sp, #16
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	0002      	movs	r2, r0
 8004c7c:	6039      	str	r1, [r7, #0]
 8004c7e:	1dfb      	adds	r3, r7, #7
 8004c80:	701a      	strb	r2, [r3, #0]
	int8_t status = HAL_OK;
 8004c82:	210f      	movs	r1, #15
 8004c84:	187b      	adds	r3, r7, r1
 8004c86:	2200      	movs	r2, #0
 8004c88:	701a      	strb	r2, [r3, #0]
	uint8_t reg_value = 0;
 8004c8a:	200e      	movs	r0, #14
 8004c8c:	183b      	adds	r3, r7, r0
 8004c8e:	2200      	movs	r2, #0
 8004c90:	701a      	strb	r2, [r3, #0]
	if (type == VcselPeriodPreRange)
 8004c92:	1dfb      	adds	r3, r7, #7
 8004c94:	781b      	ldrb	r3, [r3, #0]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d11b      	bne.n	8004cd2 <vl53l0x_get_vcsel_pulse_period+0x5e>
	{
		status = readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD, &reg_value);
 8004c9a:	000d      	movs	r5, r1
 8004c9c:	187c      	adds	r4, r7, r1
 8004c9e:	183b      	adds	r3, r7, r0
 8004ca0:	0019      	movs	r1, r3
 8004ca2:	2050      	movs	r0, #80	@ 0x50
 8004ca4:	f7fe f97c 	bl	8002fa0 <readReg>
 8004ca8:	0003      	movs	r3, r0
 8004caa:	7023      	strb	r3, [r4, #0]
		if(status != HAL_OK){return status;}
 8004cac:	197b      	adds	r3, r7, r5
 8004cae:	781b      	ldrb	r3, [r3, #0]
 8004cb0:	b25b      	sxtb	r3, r3
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d003      	beq.n	8004cbe <vl53l0x_get_vcsel_pulse_period+0x4a>
 8004cb6:	197b      	adds	r3, r7, r5
 8004cb8:	781b      	ldrb	r3, [r3, #0]
 8004cba:	b25b      	sxtb	r3, r3
 8004cbc:	e030      	b.n	8004d20 <vl53l0x_get_vcsel_pulse_period+0xac>
		(*period_pclks) = decodeVcselPeriod(reg_value);
 8004cbe:	230e      	movs	r3, #14
 8004cc0:	18fb      	adds	r3, r7, r3
 8004cc2:	781b      	ldrb	r3, [r3, #0]
 8004cc4:	3301      	adds	r3, #1
 8004cc6:	b2db      	uxtb	r3, r3
 8004cc8:	18db      	adds	r3, r3, r3
 8004cca:	b2da      	uxtb	r2, r3
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	701a      	strb	r2, [r3, #0]
 8004cd0:	e022      	b.n	8004d18 <vl53l0x_get_vcsel_pulse_period+0xa4>
	}
	else if (type == VcselPeriodFinalRange)
 8004cd2:	1dfb      	adds	r3, r7, #7
 8004cd4:	781b      	ldrb	r3, [r3, #0]
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	d11c      	bne.n	8004d14 <vl53l0x_get_vcsel_pulse_period+0xa0>
	{
		status = readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD, &reg_value);
 8004cda:	250f      	movs	r5, #15
 8004cdc:	197c      	adds	r4, r7, r5
 8004cde:	230e      	movs	r3, #14
 8004ce0:	18fb      	adds	r3, r7, r3
 8004ce2:	0019      	movs	r1, r3
 8004ce4:	2070      	movs	r0, #112	@ 0x70
 8004ce6:	f7fe f95b 	bl	8002fa0 <readReg>
 8004cea:	0003      	movs	r3, r0
 8004cec:	7023      	strb	r3, [r4, #0]
		if(status != HAL_OK){return status;}
 8004cee:	197b      	adds	r3, r7, r5
 8004cf0:	781b      	ldrb	r3, [r3, #0]
 8004cf2:	b25b      	sxtb	r3, r3
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d003      	beq.n	8004d00 <vl53l0x_get_vcsel_pulse_period+0x8c>
 8004cf8:	197b      	adds	r3, r7, r5
 8004cfa:	781b      	ldrb	r3, [r3, #0]
 8004cfc:	b25b      	sxtb	r3, r3
 8004cfe:	e00f      	b.n	8004d20 <vl53l0x_get_vcsel_pulse_period+0xac>
		(*period_pclks) = decodeVcselPeriod(reg_value);
 8004d00:	230e      	movs	r3, #14
 8004d02:	18fb      	adds	r3, r7, r3
 8004d04:	781b      	ldrb	r3, [r3, #0]
 8004d06:	3301      	adds	r3, #1
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	18db      	adds	r3, r3, r3
 8004d0c:	b2da      	uxtb	r2, r3
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	701a      	strb	r2, [r3, #0]
 8004d12:	e001      	b.n	8004d18 <vl53l0x_get_vcsel_pulse_period+0xa4>
	}
	else
	{
		return HAL_ERROR;
 8004d14:	2301      	movs	r3, #1
 8004d16:	e003      	b.n	8004d20 <vl53l0x_get_vcsel_pulse_period+0xac>
	}
	return status;
 8004d18:	230f      	movs	r3, #15
 8004d1a:	18fb      	adds	r3, r7, r3
 8004d1c:	781b      	ldrb	r3, [r3, #0]
 8004d1e:	b25b      	sxtb	r3, r3
}
 8004d20:	0018      	movs	r0, r3
 8004d22:	46bd      	mov	sp, r7
 8004d24:	b004      	add	sp, #16
 8004d26:	bdb0      	pop	{r4, r5, r7, pc}

08004d28 <vl53l0x_read_range_continuous>:
// Returns a range reading in millimeters when continuous mode is active
// (vl53l0x_read_range_single() also calls this function after starting a
// single-shot range measurement)
// extraStats provides additional info for this measurment. Set to 0 if not needed.
int8_t vl53l0x_read_range_continuous( statInfo_t_VL53L0X *extraStats, uint16_t* range_mm)
{
 8004d28:	b5b0      	push	{r4, r5, r7, lr}
 8004d2a:	b084      	sub	sp, #16
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
 8004d30:	6039      	str	r1, [r7, #0]
	int8_t status = HAL_OK;
 8004d32:	230f      	movs	r3, #15
 8004d34:	18fb      	adds	r3, r7, r3
 8004d36:	2200      	movs	r2, #0
 8004d38:	701a      	strb	r2, [r3, #0]
	uint8_t reg_val = 0;
 8004d3a:	230e      	movs	r3, #14
 8004d3c:	18fb      	adds	r3, r7, r3
 8004d3e:	2200      	movs	r2, #0
 8004d40:	701a      	strb	r2, [r3, #0]
	startTimeout();
 8004d42:	f000 fecd 	bl	8005ae0 <HAL_GetTick>
 8004d46:	0003      	movs	r3, r0
 8004d48:	b29a      	uxth	r2, r3
 8004d4a:	4b51      	ldr	r3, [pc, #324]	@ (8004e90 <vl53l0x_read_range_continuous+0x168>)
 8004d4c:	801a      	strh	r2, [r3, #0]
	while((reg_val & 0x07) == 0)
 8004d4e:	e027      	b.n	8004da0 <vl53l0x_read_range_continuous+0x78>
	{
		status = readReg(RESULT_INTERRUPT_STATUS, &reg_val);
 8004d50:	250f      	movs	r5, #15
 8004d52:	197c      	adds	r4, r7, r5
 8004d54:	230e      	movs	r3, #14
 8004d56:	18fb      	adds	r3, r7, r3
 8004d58:	0019      	movs	r1, r3
 8004d5a:	2013      	movs	r0, #19
 8004d5c:	f7fe f920 	bl	8002fa0 <readReg>
 8004d60:	0003      	movs	r3, r0
 8004d62:	7023      	strb	r3, [r4, #0]
		if(status != HAL_OK){return status;}
 8004d64:	197b      	adds	r3, r7, r5
 8004d66:	781b      	ldrb	r3, [r3, #0]
 8004d68:	b25b      	sxtb	r3, r3
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d003      	beq.n	8004d76 <vl53l0x_read_range_continuous+0x4e>
 8004d6e:	197b      	adds	r3, r7, r5
 8004d70:	781b      	ldrb	r3, [r3, #0]
 8004d72:	b25b      	sxtb	r3, r3
 8004d74:	e088      	b.n	8004e88 <vl53l0x_read_range_continuous+0x160>
		if(checkTimeoutExpired())
 8004d76:	4b47      	ldr	r3, [pc, #284]	@ (8004e94 <vl53l0x_read_range_continuous+0x16c>)
 8004d78:	881b      	ldrh	r3, [r3, #0]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d010      	beq.n	8004da0 <vl53l0x_read_range_continuous+0x78>
 8004d7e:	f000 feaf 	bl	8005ae0 <HAL_GetTick>
 8004d82:	0003      	movs	r3, r0
 8004d84:	b29b      	uxth	r3, r3
 8004d86:	001a      	movs	r2, r3
 8004d88:	4b41      	ldr	r3, [pc, #260]	@ (8004e90 <vl53l0x_read_range_continuous+0x168>)
 8004d8a:	881b      	ldrh	r3, [r3, #0]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	4a41      	ldr	r2, [pc, #260]	@ (8004e94 <vl53l0x_read_range_continuous+0x16c>)
 8004d90:	8812      	ldrh	r2, [r2, #0]
 8004d92:	4293      	cmp	r3, r2
 8004d94:	dd04      	ble.n	8004da0 <vl53l0x_read_range_continuous+0x78>
		{
			g_isTimeout = HAL_OK;
 8004d96:	4b40      	ldr	r3, [pc, #256]	@ (8004e98 <vl53l0x_read_range_continuous+0x170>)
 8004d98:	2200      	movs	r2, #0
 8004d9a:	701a      	strb	r2, [r3, #0]
			return HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e073      	b.n	8004e88 <vl53l0x_read_range_continuous+0x160>
	while((reg_val & 0x07) == 0)
 8004da0:	230e      	movs	r3, #14
 8004da2:	18fb      	adds	r3, r7, r3
 8004da4:	781b      	ldrb	r3, [r3, #0]
 8004da6:	001a      	movs	r2, r3
 8004da8:	2307      	movs	r3, #7
 8004daa:	4013      	ands	r3, r2
 8004dac:	d0d0      	beq.n	8004d50 <vl53l0x_read_range_continuous+0x28>
		}
	}
	if(extraStats == 0)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d111      	bne.n	8004dd8 <vl53l0x_read_range_continuous+0xb0>
	{
		// assumptions: Linearity Corrective Gain is 1000 (default);
		// fractional ranging is not enabled
		status = readReg16Bit(RESULT_RANGE_STATUS + 10, range_mm);
 8004db4:	250f      	movs	r5, #15
 8004db6:	197c      	adds	r4, r7, r5
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	0019      	movs	r1, r3
 8004dbc:	201e      	movs	r0, #30
 8004dbe:	f7fe f923 	bl	8003008 <readReg16Bit>
 8004dc2:	0003      	movs	r3, r0
 8004dc4:	7023      	strb	r3, [r4, #0]
		if(status != HAL_OK){return status;}
 8004dc6:	197b      	adds	r3, r7, r5
 8004dc8:	781b      	ldrb	r3, [r3, #0]
 8004dca:	b25b      	sxtb	r3, r3
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d050      	beq.n	8004e72 <vl53l0x_read_range_continuous+0x14a>
 8004dd0:	197b      	adds	r3, r7, r5
 8004dd2:	781b      	ldrb	r3, [r3, #0]
 8004dd4:	b25b      	sxtb	r3, r3
 8004dd6:	e057      	b.n	8004e88 <vl53l0x_read_range_continuous+0x160>
		//   4: 0 ?
		//   5: ???
		// 6,7: signal count rate [mcps], uint16_t, fixpoint9.7
		// 8,9: AmbientRateRtnMegaCps  [mcps], uint16_t, fixpoimt9.7
		// 10,11: uncorrected distance [mm], uint16_t
		status = readMulti(0x14, i2c_rx_buffer, 12);
 8004dd8:	250f      	movs	r5, #15
 8004dda:	197c      	adds	r4, r7, r5
 8004ddc:	4b2f      	ldr	r3, [pc, #188]	@ (8004e9c <vl53l0x_read_range_continuous+0x174>)
 8004dde:	220c      	movs	r2, #12
 8004de0:	0019      	movs	r1, r3
 8004de2:	2014      	movs	r0, #20
 8004de4:	f7fe f97c 	bl	80030e0 <readMulti>
 8004de8:	0003      	movs	r3, r0
 8004dea:	7023      	strb	r3, [r4, #0]
		if(status != HAL_OK){return status;}
 8004dec:	197b      	adds	r3, r7, r5
 8004dee:	781b      	ldrb	r3, [r3, #0]
 8004df0:	b25b      	sxtb	r3, r3
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d003      	beq.n	8004dfe <vl53l0x_read_range_continuous+0xd6>
 8004df6:	197b      	adds	r3, r7, r5
 8004df8:	781b      	ldrb	r3, [r3, #0]
 8004dfa:	b25b      	sxtb	r3, r3
 8004dfc:	e044      	b.n	8004e88 <vl53l0x_read_range_continuous+0x160>

		extraStats->rangeStatus =  i2c_rx_buffer[0]>>3;
 8004dfe:	4b27      	ldr	r3, [pc, #156]	@ (8004e9c <vl53l0x_read_range_continuous+0x174>)
 8004e00:	781b      	ldrb	r3, [r3, #0]
 8004e02:	08db      	lsrs	r3, r3, #3
 8004e04:	b2da      	uxtb	r2, r3
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	721a      	strb	r2, [r3, #8]
		extraStats->spadCnt     = (i2c_rx_buffer[2]<<8) | i2c_rx_buffer[3];
 8004e0a:	4b24      	ldr	r3, [pc, #144]	@ (8004e9c <vl53l0x_read_range_continuous+0x174>)
 8004e0c:	789b      	ldrb	r3, [r3, #2]
 8004e0e:	021b      	lsls	r3, r3, #8
 8004e10:	b21a      	sxth	r2, r3
 8004e12:	4b22      	ldr	r3, [pc, #136]	@ (8004e9c <vl53l0x_read_range_continuous+0x174>)
 8004e14:	78db      	ldrb	r3, [r3, #3]
 8004e16:	b21b      	sxth	r3, r3
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	b21b      	sxth	r3, r3
 8004e1c:	b29a      	uxth	r2, r3
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	80da      	strh	r2, [r3, #6]
		extraStats->signalCnt   = (i2c_rx_buffer[6]<<8) | i2c_rx_buffer[7];
 8004e22:	4b1e      	ldr	r3, [pc, #120]	@ (8004e9c <vl53l0x_read_range_continuous+0x174>)
 8004e24:	799b      	ldrb	r3, [r3, #6]
 8004e26:	021b      	lsls	r3, r3, #8
 8004e28:	b21a      	sxth	r2, r3
 8004e2a:	4b1c      	ldr	r3, [pc, #112]	@ (8004e9c <vl53l0x_read_range_continuous+0x174>)
 8004e2c:	79db      	ldrb	r3, [r3, #7]
 8004e2e:	b21b      	sxth	r3, r3
 8004e30:	4313      	orrs	r3, r2
 8004e32:	b21b      	sxth	r3, r3
 8004e34:	b29a      	uxth	r2, r3
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	805a      	strh	r2, [r3, #2]
		extraStats->ambientCnt  = (i2c_rx_buffer[8]<<8) | i2c_rx_buffer[9];
 8004e3a:	4b18      	ldr	r3, [pc, #96]	@ (8004e9c <vl53l0x_read_range_continuous+0x174>)
 8004e3c:	7a1b      	ldrb	r3, [r3, #8]
 8004e3e:	021b      	lsls	r3, r3, #8
 8004e40:	b21a      	sxth	r2, r3
 8004e42:	4b16      	ldr	r3, [pc, #88]	@ (8004e9c <vl53l0x_read_range_continuous+0x174>)
 8004e44:	7a5b      	ldrb	r3, [r3, #9]
 8004e46:	b21b      	sxth	r3, r3
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	b21b      	sxth	r3, r3
 8004e4c:	b29a      	uxth	r2, r3
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	809a      	strh	r2, [r3, #4]
		(*range_mm)             = (i2c_rx_buffer[10]<<8) | i2c_rx_buffer[11];
 8004e52:	4b12      	ldr	r3, [pc, #72]	@ (8004e9c <vl53l0x_read_range_continuous+0x174>)
 8004e54:	7a9b      	ldrb	r3, [r3, #10]
 8004e56:	021b      	lsls	r3, r3, #8
 8004e58:	b21a      	sxth	r2, r3
 8004e5a:	4b10      	ldr	r3, [pc, #64]	@ (8004e9c <vl53l0x_read_range_continuous+0x174>)
 8004e5c:	7adb      	ldrb	r3, [r3, #11]
 8004e5e:	b21b      	sxth	r3, r3
 8004e60:	4313      	orrs	r3, r2
 8004e62:	b21b      	sxth	r3, r3
 8004e64:	b29a      	uxth	r2, r3
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	801a      	strh	r2, [r3, #0]
		extraStats->rawDistance = (*range_mm);
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	881a      	ldrh	r2, [r3, #0]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	801a      	strh	r2, [r3, #0]
	}
	status = writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8004e72:	250f      	movs	r5, #15
 8004e74:	197c      	adds	r4, r7, r5
 8004e76:	2101      	movs	r1, #1
 8004e78:	200b      	movs	r0, #11
 8004e7a:	f7fe f835 	bl	8002ee8 <writeReg>
 8004e7e:	0003      	movs	r3, r0
 8004e80:	7023      	strb	r3, [r4, #0]
	return status;
 8004e82:	197b      	adds	r3, r7, r5
 8004e84:	781b      	ldrb	r3, [r3, #0]
 8004e86:	b25b      	sxtb	r3, r3
}
 8004e88:	0018      	movs	r0, r3
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	b004      	add	sp, #16
 8004e8e:	bdb0      	pop	{r4, r5, r7, pc}
 8004e90:	20000592 	.word	0x20000592
 8004e94:	2000058e 	.word	0x2000058e
 8004e98:	20000590 	.word	0x20000590
 8004e9c:	20000580 	.word	0x20000580

08004ea0 <vl53l0x_read_range_single>:
// Performs a single-shot range measurement and returns the reading in
// millimeters
// based on VL53L0X_PerformSingleRangingMeasurement()
// extraStats provides additional info for this measurment. Set to 0 if not needed.
int8_t vl53l0x_read_range_single(statInfo_t_VL53L0X *extraStats, uint16_t* range_mm)
{
 8004ea0:	b5b0      	push	{r4, r5, r7, lr}
 8004ea2:	b084      	sub	sp, #16
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	6039      	str	r1, [r7, #0]
	int8_t status = HAL_OK;
 8004eaa:	210f      	movs	r1, #15
 8004eac:	187b      	adds	r3, r7, r1
 8004eae:	2200      	movs	r2, #0
 8004eb0:	701a      	strb	r2, [r3, #0]
	uint8_t reg_val = 1;
 8004eb2:	230e      	movs	r3, #14
 8004eb4:	18fb      	adds	r3, r7, r3
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	701a      	strb	r2, [r3, #0]
	status = writeReg(0x80, 0x01);
 8004eba:	000d      	movs	r5, r1
 8004ebc:	187c      	adds	r4, r7, r1
 8004ebe:	2101      	movs	r1, #1
 8004ec0:	2080      	movs	r0, #128	@ 0x80
 8004ec2:	f7fe f811 	bl	8002ee8 <writeReg>
 8004ec6:	0003      	movs	r3, r0
 8004ec8:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004eca:	0029      	movs	r1, r5
 8004ecc:	187b      	adds	r3, r7, r1
 8004ece:	781b      	ldrb	r3, [r3, #0]
 8004ed0:	b25b      	sxtb	r3, r3
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d003      	beq.n	8004ede <vl53l0x_read_range_single+0x3e>
 8004ed6:	187b      	adds	r3, r7, r1
 8004ed8:	781b      	ldrb	r3, [r3, #0]
 8004eda:	b25b      	sxtb	r3, r3
 8004edc:	e0bb      	b.n	8005056 <vl53l0x_read_range_single+0x1b6>
	status = writeReg(0xFF, 0x01);
 8004ede:	250f      	movs	r5, #15
 8004ee0:	197c      	adds	r4, r7, r5
 8004ee2:	2101      	movs	r1, #1
 8004ee4:	20ff      	movs	r0, #255	@ 0xff
 8004ee6:	f7fd ffff 	bl	8002ee8 <writeReg>
 8004eea:	0003      	movs	r3, r0
 8004eec:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004eee:	002a      	movs	r2, r5
 8004ef0:	18bb      	adds	r3, r7, r2
 8004ef2:	781b      	ldrb	r3, [r3, #0]
 8004ef4:	b25b      	sxtb	r3, r3
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d003      	beq.n	8004f02 <vl53l0x_read_range_single+0x62>
 8004efa:	18bb      	adds	r3, r7, r2
 8004efc:	781b      	ldrb	r3, [r3, #0]
 8004efe:	b25b      	sxtb	r3, r3
 8004f00:	e0a9      	b.n	8005056 <vl53l0x_read_range_single+0x1b6>
	status = writeReg(0x00, 0x00);
 8004f02:	250f      	movs	r5, #15
 8004f04:	197c      	adds	r4, r7, r5
 8004f06:	2100      	movs	r1, #0
 8004f08:	2000      	movs	r0, #0
 8004f0a:	f7fd ffed 	bl	8002ee8 <writeReg>
 8004f0e:	0003      	movs	r3, r0
 8004f10:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004f12:	002a      	movs	r2, r5
 8004f14:	18bb      	adds	r3, r7, r2
 8004f16:	781b      	ldrb	r3, [r3, #0]
 8004f18:	b25b      	sxtb	r3, r3
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d003      	beq.n	8004f26 <vl53l0x_read_range_single+0x86>
 8004f1e:	18bb      	adds	r3, r7, r2
 8004f20:	781b      	ldrb	r3, [r3, #0]
 8004f22:	b25b      	sxtb	r3, r3
 8004f24:	e097      	b.n	8005056 <vl53l0x_read_range_single+0x1b6>
	status = writeReg(0x91, g_stopVariable);
 8004f26:	4b4e      	ldr	r3, [pc, #312]	@ (8005060 <vl53l0x_read_range_single+0x1c0>)
 8004f28:	781b      	ldrb	r3, [r3, #0]
 8004f2a:	250f      	movs	r5, #15
 8004f2c:	197c      	adds	r4, r7, r5
 8004f2e:	0019      	movs	r1, r3
 8004f30:	2091      	movs	r0, #145	@ 0x91
 8004f32:	f7fd ffd9 	bl	8002ee8 <writeReg>
 8004f36:	0003      	movs	r3, r0
 8004f38:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004f3a:	197b      	adds	r3, r7, r5
 8004f3c:	781b      	ldrb	r3, [r3, #0]
 8004f3e:	b25b      	sxtb	r3, r3
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d003      	beq.n	8004f4c <vl53l0x_read_range_single+0xac>
 8004f44:	197b      	adds	r3, r7, r5
 8004f46:	781b      	ldrb	r3, [r3, #0]
 8004f48:	b25b      	sxtb	r3, r3
 8004f4a:	e084      	b.n	8005056 <vl53l0x_read_range_single+0x1b6>
	status = writeReg(0x00, 0x01);
 8004f4c:	250f      	movs	r5, #15
 8004f4e:	197c      	adds	r4, r7, r5
 8004f50:	2101      	movs	r1, #1
 8004f52:	2000      	movs	r0, #0
 8004f54:	f7fd ffc8 	bl	8002ee8 <writeReg>
 8004f58:	0003      	movs	r3, r0
 8004f5a:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004f5c:	002a      	movs	r2, r5
 8004f5e:	18bb      	adds	r3, r7, r2
 8004f60:	781b      	ldrb	r3, [r3, #0]
 8004f62:	b25b      	sxtb	r3, r3
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d003      	beq.n	8004f70 <vl53l0x_read_range_single+0xd0>
 8004f68:	18bb      	adds	r3, r7, r2
 8004f6a:	781b      	ldrb	r3, [r3, #0]
 8004f6c:	b25b      	sxtb	r3, r3
 8004f6e:	e072      	b.n	8005056 <vl53l0x_read_range_single+0x1b6>
	status = writeReg(0xFF, 0x00);
 8004f70:	250f      	movs	r5, #15
 8004f72:	197c      	adds	r4, r7, r5
 8004f74:	2100      	movs	r1, #0
 8004f76:	20ff      	movs	r0, #255	@ 0xff
 8004f78:	f7fd ffb6 	bl	8002ee8 <writeReg>
 8004f7c:	0003      	movs	r3, r0
 8004f7e:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004f80:	002a      	movs	r2, r5
 8004f82:	18bb      	adds	r3, r7, r2
 8004f84:	781b      	ldrb	r3, [r3, #0]
 8004f86:	b25b      	sxtb	r3, r3
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d003      	beq.n	8004f94 <vl53l0x_read_range_single+0xf4>
 8004f8c:	18bb      	adds	r3, r7, r2
 8004f8e:	781b      	ldrb	r3, [r3, #0]
 8004f90:	b25b      	sxtb	r3, r3
 8004f92:	e060      	b.n	8005056 <vl53l0x_read_range_single+0x1b6>
	status = writeReg(0x80, 0x00);
 8004f94:	250f      	movs	r5, #15
 8004f96:	197c      	adds	r4, r7, r5
 8004f98:	2100      	movs	r1, #0
 8004f9a:	2080      	movs	r0, #128	@ 0x80
 8004f9c:	f7fd ffa4 	bl	8002ee8 <writeReg>
 8004fa0:	0003      	movs	r3, r0
 8004fa2:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004fa4:	002a      	movs	r2, r5
 8004fa6:	18bb      	adds	r3, r7, r2
 8004fa8:	781b      	ldrb	r3, [r3, #0]
 8004faa:	b25b      	sxtb	r3, r3
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d003      	beq.n	8004fb8 <vl53l0x_read_range_single+0x118>
 8004fb0:	18bb      	adds	r3, r7, r2
 8004fb2:	781b      	ldrb	r3, [r3, #0]
 8004fb4:	b25b      	sxtb	r3, r3
 8004fb6:	e04e      	b.n	8005056 <vl53l0x_read_range_single+0x1b6>
	status = writeReg(SYSRANGE_START, 0x01);
 8004fb8:	250f      	movs	r5, #15
 8004fba:	197c      	adds	r4, r7, r5
 8004fbc:	2101      	movs	r1, #1
 8004fbe:	2000      	movs	r0, #0
 8004fc0:	f7fd ff92 	bl	8002ee8 <writeReg>
 8004fc4:	0003      	movs	r3, r0
 8004fc6:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8004fc8:	002a      	movs	r2, r5
 8004fca:	18bb      	adds	r3, r7, r2
 8004fcc:	781b      	ldrb	r3, [r3, #0]
 8004fce:	b25b      	sxtb	r3, r3
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d003      	beq.n	8004fdc <vl53l0x_read_range_single+0x13c>
 8004fd4:	18bb      	adds	r3, r7, r2
 8004fd6:	781b      	ldrb	r3, [r3, #0]
 8004fd8:	b25b      	sxtb	r3, r3
 8004fda:	e03c      	b.n	8005056 <vl53l0x_read_range_single+0x1b6>

	// "Wait until start bit has been cleared"
	startTimeout();
 8004fdc:	f000 fd80 	bl	8005ae0 <HAL_GetTick>
 8004fe0:	0003      	movs	r3, r0
 8004fe2:	b29a      	uxth	r2, r3
 8004fe4:	4b1f      	ldr	r3, [pc, #124]	@ (8005064 <vl53l0x_read_range_single+0x1c4>)
 8004fe6:	801a      	strh	r2, [r3, #0]
	while(reg_val & 0x01)
 8004fe8:	e027      	b.n	800503a <vl53l0x_read_range_single+0x19a>
	{
		status = readReg(SYSRANGE_START, &reg_val);
 8004fea:	250f      	movs	r5, #15
 8004fec:	197c      	adds	r4, r7, r5
 8004fee:	230e      	movs	r3, #14
 8004ff0:	18fb      	adds	r3, r7, r3
 8004ff2:	0019      	movs	r1, r3
 8004ff4:	2000      	movs	r0, #0
 8004ff6:	f7fd ffd3 	bl	8002fa0 <readReg>
 8004ffa:	0003      	movs	r3, r0
 8004ffc:	7023      	strb	r3, [r4, #0]
		if(status != HAL_OK){return status;}
 8004ffe:	197b      	adds	r3, r7, r5
 8005000:	781b      	ldrb	r3, [r3, #0]
 8005002:	b25b      	sxtb	r3, r3
 8005004:	2b00      	cmp	r3, #0
 8005006:	d003      	beq.n	8005010 <vl53l0x_read_range_single+0x170>
 8005008:	197b      	adds	r3, r7, r5
 800500a:	781b      	ldrb	r3, [r3, #0]
 800500c:	b25b      	sxtb	r3, r3
 800500e:	e022      	b.n	8005056 <vl53l0x_read_range_single+0x1b6>
		if (checkTimeoutExpired())
 8005010:	4b15      	ldr	r3, [pc, #84]	@ (8005068 <vl53l0x_read_range_single+0x1c8>)
 8005012:	881b      	ldrh	r3, [r3, #0]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d010      	beq.n	800503a <vl53l0x_read_range_single+0x19a>
 8005018:	f000 fd62 	bl	8005ae0 <HAL_GetTick>
 800501c:	0003      	movs	r3, r0
 800501e:	b29b      	uxth	r3, r3
 8005020:	001a      	movs	r2, r3
 8005022:	4b10      	ldr	r3, [pc, #64]	@ (8005064 <vl53l0x_read_range_single+0x1c4>)
 8005024:	881b      	ldrh	r3, [r3, #0]
 8005026:	1ad3      	subs	r3, r2, r3
 8005028:	4a0f      	ldr	r2, [pc, #60]	@ (8005068 <vl53l0x_read_range_single+0x1c8>)
 800502a:	8812      	ldrh	r2, [r2, #0]
 800502c:	4293      	cmp	r3, r2
 800502e:	dd04      	ble.n	800503a <vl53l0x_read_range_single+0x19a>
		{
			g_isTimeout = HAL_OK;
 8005030:	4b0e      	ldr	r3, [pc, #56]	@ (800506c <vl53l0x_read_range_single+0x1cc>)
 8005032:	2200      	movs	r2, #0
 8005034:	701a      	strb	r2, [r3, #0]
			return HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	e00d      	b.n	8005056 <vl53l0x_read_range_single+0x1b6>
	while(reg_val & 0x01)
 800503a:	230e      	movs	r3, #14
 800503c:	18fb      	adds	r3, r7, r3
 800503e:	781b      	ldrb	r3, [r3, #0]
 8005040:	001a      	movs	r2, r3
 8005042:	2301      	movs	r3, #1
 8005044:	4013      	ands	r3, r2
 8005046:	d1d0      	bne.n	8004fea <vl53l0x_read_range_single+0x14a>
		}
	}
	return vl53l0x_read_range_continuous(extraStats, range_mm);
 8005048:	683a      	ldr	r2, [r7, #0]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	0011      	movs	r1, r2
 800504e:	0018      	movs	r0, r3
 8005050:	f7ff fe6a 	bl	8004d28 <vl53l0x_read_range_continuous>
 8005054:	0003      	movs	r3, r0
}
 8005056:	0018      	movs	r0, r3
 8005058:	46bd      	mov	sp, r7
 800505a:	b004      	add	sp, #16
 800505c:	bdb0      	pop	{r4, r5, r7, pc}
 800505e:	46c0      	nop			@ (mov r8, r8)
 8005060:	20000594 	.word	0x20000594
 8005064:	20000592 	.word	0x20000592
 8005068:	2000058e 	.word	0x2000058e
 800506c:	20000590 	.word	0x20000590

08005070 <vl53l0x_get_spad_info>:

// Get reference SPAD (single photon avalanche diode) count and type
// based on VL53L0X_get_info_from_device(),
// but only gets reference SPAD count and type
int8_t vl53l0x_get_spad_info(uint8_t * count, uint8_t * type_is_aperture)
{
 8005070:	b5b0      	push	{r4, r5, r7, lr}
 8005072:	b084      	sub	sp, #16
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
 8005078:	6039      	str	r1, [r7, #0]
	int8_t status = HAL_OK;
 800507a:	210f      	movs	r1, #15
 800507c:	187b      	adds	r3, r7, r1
 800507e:	2200      	movs	r2, #0
 8005080:	701a      	strb	r2, [r3, #0]
	uint8_t reg_val = 0;
 8005082:	230e      	movs	r3, #14
 8005084:	18fb      	adds	r3, r7, r3
 8005086:	2200      	movs	r2, #0
 8005088:	701a      	strb	r2, [r3, #0]

	status = writeReg(0x80, 0x01);
 800508a:	000d      	movs	r5, r1
 800508c:	187c      	adds	r4, r7, r1
 800508e:	2101      	movs	r1, #1
 8005090:	2080      	movs	r0, #128	@ 0x80
 8005092:	f7fd ff29 	bl	8002ee8 <writeReg>
 8005096:	0003      	movs	r3, r0
 8005098:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 800509a:	0029      	movs	r1, r5
 800509c:	187b      	adds	r3, r7, r1
 800509e:	781b      	ldrb	r3, [r3, #0]
 80050a0:	b25b      	sxtb	r3, r3
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d003      	beq.n	80050ae <vl53l0x_get_spad_info+0x3e>
 80050a6:	187b      	adds	r3, r7, r1
 80050a8:	781b      	ldrb	r3, [r3, #0]
 80050aa:	b25b      	sxtb	r3, r3
 80050ac:	e1b3      	b.n	8005416 <vl53l0x_get_spad_info+0x3a6>
	status = writeReg(0xFF, 0x01);
 80050ae:	250f      	movs	r5, #15
 80050b0:	197c      	adds	r4, r7, r5
 80050b2:	2101      	movs	r1, #1
 80050b4:	20ff      	movs	r0, #255	@ 0xff
 80050b6:	f7fd ff17 	bl	8002ee8 <writeReg>
 80050ba:	0003      	movs	r3, r0
 80050bc:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80050be:	002a      	movs	r2, r5
 80050c0:	18bb      	adds	r3, r7, r2
 80050c2:	781b      	ldrb	r3, [r3, #0]
 80050c4:	b25b      	sxtb	r3, r3
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d003      	beq.n	80050d2 <vl53l0x_get_spad_info+0x62>
 80050ca:	18bb      	adds	r3, r7, r2
 80050cc:	781b      	ldrb	r3, [r3, #0]
 80050ce:	b25b      	sxtb	r3, r3
 80050d0:	e1a1      	b.n	8005416 <vl53l0x_get_spad_info+0x3a6>
	status = writeReg(0x00, 0x00);
 80050d2:	250f      	movs	r5, #15
 80050d4:	197c      	adds	r4, r7, r5
 80050d6:	2100      	movs	r1, #0
 80050d8:	2000      	movs	r0, #0
 80050da:	f7fd ff05 	bl	8002ee8 <writeReg>
 80050de:	0003      	movs	r3, r0
 80050e0:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80050e2:	002a      	movs	r2, r5
 80050e4:	18bb      	adds	r3, r7, r2
 80050e6:	781b      	ldrb	r3, [r3, #0]
 80050e8:	b25b      	sxtb	r3, r3
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d003      	beq.n	80050f6 <vl53l0x_get_spad_info+0x86>
 80050ee:	18bb      	adds	r3, r7, r2
 80050f0:	781b      	ldrb	r3, [r3, #0]
 80050f2:	b25b      	sxtb	r3, r3
 80050f4:	e18f      	b.n	8005416 <vl53l0x_get_spad_info+0x3a6>

	status = writeReg(0xFF, 0x06);
 80050f6:	250f      	movs	r5, #15
 80050f8:	197c      	adds	r4, r7, r5
 80050fa:	2106      	movs	r1, #6
 80050fc:	20ff      	movs	r0, #255	@ 0xff
 80050fe:	f7fd fef3 	bl	8002ee8 <writeReg>
 8005102:	0003      	movs	r3, r0
 8005104:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8005106:	002a      	movs	r2, r5
 8005108:	18bb      	adds	r3, r7, r2
 800510a:	781b      	ldrb	r3, [r3, #0]
 800510c:	b25b      	sxtb	r3, r3
 800510e:	2b00      	cmp	r3, #0
 8005110:	d003      	beq.n	800511a <vl53l0x_get_spad_info+0xaa>
 8005112:	18bb      	adds	r3, r7, r2
 8005114:	781b      	ldrb	r3, [r3, #0]
 8005116:	b25b      	sxtb	r3, r3
 8005118:	e17d      	b.n	8005416 <vl53l0x_get_spad_info+0x3a6>
	status = readReg(0x83, &reg_val);
 800511a:	250f      	movs	r5, #15
 800511c:	197c      	adds	r4, r7, r5
 800511e:	230e      	movs	r3, #14
 8005120:	18fb      	adds	r3, r7, r3
 8005122:	0019      	movs	r1, r3
 8005124:	2083      	movs	r0, #131	@ 0x83
 8005126:	f7fd ff3b 	bl	8002fa0 <readReg>
 800512a:	0003      	movs	r3, r0
 800512c:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 800512e:	197b      	adds	r3, r7, r5
 8005130:	781b      	ldrb	r3, [r3, #0]
 8005132:	b25b      	sxtb	r3, r3
 8005134:	2b00      	cmp	r3, #0
 8005136:	d003      	beq.n	8005140 <vl53l0x_get_spad_info+0xd0>
 8005138:	197b      	adds	r3, r7, r5
 800513a:	781b      	ldrb	r3, [r3, #0]
 800513c:	b25b      	sxtb	r3, r3
 800513e:	e16a      	b.n	8005416 <vl53l0x_get_spad_info+0x3a6>
	status = writeReg(0x83, reg_val | 0x04);
 8005140:	230e      	movs	r3, #14
 8005142:	18fb      	adds	r3, r7, r3
 8005144:	781b      	ldrb	r3, [r3, #0]
 8005146:	2204      	movs	r2, #4
 8005148:	4313      	orrs	r3, r2
 800514a:	b2db      	uxtb	r3, r3
 800514c:	250f      	movs	r5, #15
 800514e:	197c      	adds	r4, r7, r5
 8005150:	0019      	movs	r1, r3
 8005152:	2083      	movs	r0, #131	@ 0x83
 8005154:	f7fd fec8 	bl	8002ee8 <writeReg>
 8005158:	0003      	movs	r3, r0
 800515a:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 800515c:	197b      	adds	r3, r7, r5
 800515e:	781b      	ldrb	r3, [r3, #0]
 8005160:	b25b      	sxtb	r3, r3
 8005162:	2b00      	cmp	r3, #0
 8005164:	d003      	beq.n	800516e <vl53l0x_get_spad_info+0xfe>
 8005166:	197b      	adds	r3, r7, r5
 8005168:	781b      	ldrb	r3, [r3, #0]
 800516a:	b25b      	sxtb	r3, r3
 800516c:	e153      	b.n	8005416 <vl53l0x_get_spad_info+0x3a6>
	reg_val = 0;
 800516e:	230e      	movs	r3, #14
 8005170:	18fb      	adds	r3, r7, r3
 8005172:	2200      	movs	r2, #0
 8005174:	701a      	strb	r2, [r3, #0]
	status = writeReg(0xFF, 0x07);
 8005176:	250f      	movs	r5, #15
 8005178:	197c      	adds	r4, r7, r5
 800517a:	2107      	movs	r1, #7
 800517c:	20ff      	movs	r0, #255	@ 0xff
 800517e:	f7fd feb3 	bl	8002ee8 <writeReg>
 8005182:	0003      	movs	r3, r0
 8005184:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8005186:	002a      	movs	r2, r5
 8005188:	18bb      	adds	r3, r7, r2
 800518a:	781b      	ldrb	r3, [r3, #0]
 800518c:	b25b      	sxtb	r3, r3
 800518e:	2b00      	cmp	r3, #0
 8005190:	d003      	beq.n	800519a <vl53l0x_get_spad_info+0x12a>
 8005192:	18bb      	adds	r3, r7, r2
 8005194:	781b      	ldrb	r3, [r3, #0]
 8005196:	b25b      	sxtb	r3, r3
 8005198:	e13d      	b.n	8005416 <vl53l0x_get_spad_info+0x3a6>
	status = writeReg(0x81, 0x01);
 800519a:	250f      	movs	r5, #15
 800519c:	197c      	adds	r4, r7, r5
 800519e:	2101      	movs	r1, #1
 80051a0:	2081      	movs	r0, #129	@ 0x81
 80051a2:	f7fd fea1 	bl	8002ee8 <writeReg>
 80051a6:	0003      	movs	r3, r0
 80051a8:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80051aa:	002a      	movs	r2, r5
 80051ac:	18bb      	adds	r3, r7, r2
 80051ae:	781b      	ldrb	r3, [r3, #0]
 80051b0:	b25b      	sxtb	r3, r3
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d003      	beq.n	80051be <vl53l0x_get_spad_info+0x14e>
 80051b6:	18bb      	adds	r3, r7, r2
 80051b8:	781b      	ldrb	r3, [r3, #0]
 80051ba:	b25b      	sxtb	r3, r3
 80051bc:	e12b      	b.n	8005416 <vl53l0x_get_spad_info+0x3a6>

	status = writeReg(0x80, 0x01);
 80051be:	250f      	movs	r5, #15
 80051c0:	197c      	adds	r4, r7, r5
 80051c2:	2101      	movs	r1, #1
 80051c4:	2080      	movs	r0, #128	@ 0x80
 80051c6:	f7fd fe8f 	bl	8002ee8 <writeReg>
 80051ca:	0003      	movs	r3, r0
 80051cc:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80051ce:	002a      	movs	r2, r5
 80051d0:	18bb      	adds	r3, r7, r2
 80051d2:	781b      	ldrb	r3, [r3, #0]
 80051d4:	b25b      	sxtb	r3, r3
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d003      	beq.n	80051e2 <vl53l0x_get_spad_info+0x172>
 80051da:	18bb      	adds	r3, r7, r2
 80051dc:	781b      	ldrb	r3, [r3, #0]
 80051de:	b25b      	sxtb	r3, r3
 80051e0:	e119      	b.n	8005416 <vl53l0x_get_spad_info+0x3a6>

	status = writeReg(0x94, 0x6b);
 80051e2:	250f      	movs	r5, #15
 80051e4:	197c      	adds	r4, r7, r5
 80051e6:	216b      	movs	r1, #107	@ 0x6b
 80051e8:	2094      	movs	r0, #148	@ 0x94
 80051ea:	f7fd fe7d 	bl	8002ee8 <writeReg>
 80051ee:	0003      	movs	r3, r0
 80051f0:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80051f2:	002a      	movs	r2, r5
 80051f4:	18bb      	adds	r3, r7, r2
 80051f6:	781b      	ldrb	r3, [r3, #0]
 80051f8:	b25b      	sxtb	r3, r3
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d003      	beq.n	8005206 <vl53l0x_get_spad_info+0x196>
 80051fe:	18bb      	adds	r3, r7, r2
 8005200:	781b      	ldrb	r3, [r3, #0]
 8005202:	b25b      	sxtb	r3, r3
 8005204:	e107      	b.n	8005416 <vl53l0x_get_spad_info+0x3a6>
	status = writeReg(0x83, 0x00);
 8005206:	250f      	movs	r5, #15
 8005208:	197c      	adds	r4, r7, r5
 800520a:	2100      	movs	r1, #0
 800520c:	2083      	movs	r0, #131	@ 0x83
 800520e:	f7fd fe6b 	bl	8002ee8 <writeReg>
 8005212:	0003      	movs	r3, r0
 8005214:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8005216:	002a      	movs	r2, r5
 8005218:	18bb      	adds	r3, r7, r2
 800521a:	781b      	ldrb	r3, [r3, #0]
 800521c:	b25b      	sxtb	r3, r3
 800521e:	2b00      	cmp	r3, #0
 8005220:	d003      	beq.n	800522a <vl53l0x_get_spad_info+0x1ba>
 8005222:	18bb      	adds	r3, r7, r2
 8005224:	781b      	ldrb	r3, [r3, #0]
 8005226:	b25b      	sxtb	r3, r3
 8005228:	e0f5      	b.n	8005416 <vl53l0x_get_spad_info+0x3a6>

	startTimeout();
 800522a:	f000 fc59 	bl	8005ae0 <HAL_GetTick>
 800522e:	0003      	movs	r3, r0
 8005230:	b29a      	uxth	r2, r3
 8005232:	4b7b      	ldr	r3, [pc, #492]	@ (8005420 <vl53l0x_get_spad_info+0x3b0>)
 8005234:	801a      	strh	r2, [r3, #0]
	while(reg_val == 0x00)
 8005236:	e024      	b.n	8005282 <vl53l0x_get_spad_info+0x212>
	{
		status = readReg(0x83, &reg_val);
 8005238:	250f      	movs	r5, #15
 800523a:	197c      	adds	r4, r7, r5
 800523c:	230e      	movs	r3, #14
 800523e:	18fb      	adds	r3, r7, r3
 8005240:	0019      	movs	r1, r3
 8005242:	2083      	movs	r0, #131	@ 0x83
 8005244:	f7fd feac 	bl	8002fa0 <readReg>
 8005248:	0003      	movs	r3, r0
 800524a:	7023      	strb	r3, [r4, #0]
		if(status != HAL_OK){return status;}
 800524c:	197b      	adds	r3, r7, r5
 800524e:	781b      	ldrb	r3, [r3, #0]
 8005250:	b25b      	sxtb	r3, r3
 8005252:	2b00      	cmp	r3, #0
 8005254:	d003      	beq.n	800525e <vl53l0x_get_spad_info+0x1ee>
 8005256:	197b      	adds	r3, r7, r5
 8005258:	781b      	ldrb	r3, [r3, #0]
 800525a:	b25b      	sxtb	r3, r3
 800525c:	e0db      	b.n	8005416 <vl53l0x_get_spad_info+0x3a6>
		if (checkTimeoutExpired())
 800525e:	4b71      	ldr	r3, [pc, #452]	@ (8005424 <vl53l0x_get_spad_info+0x3b4>)
 8005260:	881b      	ldrh	r3, [r3, #0]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d00d      	beq.n	8005282 <vl53l0x_get_spad_info+0x212>
 8005266:	f000 fc3b 	bl	8005ae0 <HAL_GetTick>
 800526a:	0003      	movs	r3, r0
 800526c:	b29b      	uxth	r3, r3
 800526e:	001a      	movs	r2, r3
 8005270:	4b6b      	ldr	r3, [pc, #428]	@ (8005420 <vl53l0x_get_spad_info+0x3b0>)
 8005272:	881b      	ldrh	r3, [r3, #0]
 8005274:	1ad3      	subs	r3, r2, r3
 8005276:	4a6b      	ldr	r2, [pc, #428]	@ (8005424 <vl53l0x_get_spad_info+0x3b4>)
 8005278:	8812      	ldrh	r2, [r2, #0]
 800527a:	4293      	cmp	r3, r2
 800527c:	dd01      	ble.n	8005282 <vl53l0x_get_spad_info+0x212>
		{
			return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e0c9      	b.n	8005416 <vl53l0x_get_spad_info+0x3a6>
	while(reg_val == 0x00)
 8005282:	230e      	movs	r3, #14
 8005284:	18fb      	adds	r3, r7, r3
 8005286:	781b      	ldrb	r3, [r3, #0]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d0d5      	beq.n	8005238 <vl53l0x_get_spad_info+0x1c8>
		}
	}
	status = writeReg(0x83, 0x01);
 800528c:	250f      	movs	r5, #15
 800528e:	197c      	adds	r4, r7, r5
 8005290:	2101      	movs	r1, #1
 8005292:	2083      	movs	r0, #131	@ 0x83
 8005294:	f7fd fe28 	bl	8002ee8 <writeReg>
 8005298:	0003      	movs	r3, r0
 800529a:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 800529c:	002a      	movs	r2, r5
 800529e:	18bb      	adds	r3, r7, r2
 80052a0:	781b      	ldrb	r3, [r3, #0]
 80052a2:	b25b      	sxtb	r3, r3
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d003      	beq.n	80052b0 <vl53l0x_get_spad_info+0x240>
 80052a8:	18bb      	adds	r3, r7, r2
 80052aa:	781b      	ldrb	r3, [r3, #0]
 80052ac:	b25b      	sxtb	r3, r3
 80052ae:	e0b2      	b.n	8005416 <vl53l0x_get_spad_info+0x3a6>
	status = readReg(0x92, &reg_val);
 80052b0:	250f      	movs	r5, #15
 80052b2:	197c      	adds	r4, r7, r5
 80052b4:	230e      	movs	r3, #14
 80052b6:	18fb      	adds	r3, r7, r3
 80052b8:	0019      	movs	r1, r3
 80052ba:	2092      	movs	r0, #146	@ 0x92
 80052bc:	f7fd fe70 	bl	8002fa0 <readReg>
 80052c0:	0003      	movs	r3, r0
 80052c2:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80052c4:	197b      	adds	r3, r7, r5
 80052c6:	781b      	ldrb	r3, [r3, #0]
 80052c8:	b25b      	sxtb	r3, r3
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d003      	beq.n	80052d6 <vl53l0x_get_spad_info+0x266>
 80052ce:	197b      	adds	r3, r7, r5
 80052d0:	781b      	ldrb	r3, [r3, #0]
 80052d2:	b25b      	sxtb	r3, r3
 80052d4:	e09f      	b.n	8005416 <vl53l0x_get_spad_info+0x3a6>

	*count = reg_val & 0x7f;
 80052d6:	210e      	movs	r1, #14
 80052d8:	187b      	adds	r3, r7, r1
 80052da:	781b      	ldrb	r3, [r3, #0]
 80052dc:	227f      	movs	r2, #127	@ 0x7f
 80052de:	4013      	ands	r3, r2
 80052e0:	b2da      	uxtb	r2, r3
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	701a      	strb	r2, [r3, #0]
	*type_is_aperture = (reg_val >> 7) & 0x01;
 80052e6:	187b      	adds	r3, r7, r1
 80052e8:	781b      	ldrb	r3, [r3, #0]
 80052ea:	09db      	lsrs	r3, r3, #7
 80052ec:	b2da      	uxtb	r2, r3
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	701a      	strb	r2, [r3, #0]
	reg_val = 0;
 80052f2:	187b      	adds	r3, r7, r1
 80052f4:	2200      	movs	r2, #0
 80052f6:	701a      	strb	r2, [r3, #0]

	status = writeReg(0x81, 0x00);
 80052f8:	250f      	movs	r5, #15
 80052fa:	197c      	adds	r4, r7, r5
 80052fc:	2100      	movs	r1, #0
 80052fe:	2081      	movs	r0, #129	@ 0x81
 8005300:	f7fd fdf2 	bl	8002ee8 <writeReg>
 8005304:	0003      	movs	r3, r0
 8005306:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8005308:	002a      	movs	r2, r5
 800530a:	18bb      	adds	r3, r7, r2
 800530c:	781b      	ldrb	r3, [r3, #0]
 800530e:	b25b      	sxtb	r3, r3
 8005310:	2b00      	cmp	r3, #0
 8005312:	d003      	beq.n	800531c <vl53l0x_get_spad_info+0x2ac>
 8005314:	18bb      	adds	r3, r7, r2
 8005316:	781b      	ldrb	r3, [r3, #0]
 8005318:	b25b      	sxtb	r3, r3
 800531a:	e07c      	b.n	8005416 <vl53l0x_get_spad_info+0x3a6>
	status = writeReg(0xFF, 0x06);
 800531c:	250f      	movs	r5, #15
 800531e:	197c      	adds	r4, r7, r5
 8005320:	2106      	movs	r1, #6
 8005322:	20ff      	movs	r0, #255	@ 0xff
 8005324:	f7fd fde0 	bl	8002ee8 <writeReg>
 8005328:	0003      	movs	r3, r0
 800532a:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 800532c:	002a      	movs	r2, r5
 800532e:	18bb      	adds	r3, r7, r2
 8005330:	781b      	ldrb	r3, [r3, #0]
 8005332:	b25b      	sxtb	r3, r3
 8005334:	2b00      	cmp	r3, #0
 8005336:	d003      	beq.n	8005340 <vl53l0x_get_spad_info+0x2d0>
 8005338:	18bb      	adds	r3, r7, r2
 800533a:	781b      	ldrb	r3, [r3, #0]
 800533c:	b25b      	sxtb	r3, r3
 800533e:	e06a      	b.n	8005416 <vl53l0x_get_spad_info+0x3a6>
	status = readReg(0x83, &reg_val);
 8005340:	250f      	movs	r5, #15
 8005342:	197c      	adds	r4, r7, r5
 8005344:	230e      	movs	r3, #14
 8005346:	18fb      	adds	r3, r7, r3
 8005348:	0019      	movs	r1, r3
 800534a:	2083      	movs	r0, #131	@ 0x83
 800534c:	f7fd fe28 	bl	8002fa0 <readReg>
 8005350:	0003      	movs	r3, r0
 8005352:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8005354:	197b      	adds	r3, r7, r5
 8005356:	781b      	ldrb	r3, [r3, #0]
 8005358:	b25b      	sxtb	r3, r3
 800535a:	2b00      	cmp	r3, #0
 800535c:	d003      	beq.n	8005366 <vl53l0x_get_spad_info+0x2f6>
 800535e:	197b      	adds	r3, r7, r5
 8005360:	781b      	ldrb	r3, [r3, #0]
 8005362:	b25b      	sxtb	r3, r3
 8005364:	e057      	b.n	8005416 <vl53l0x_get_spad_info+0x3a6>
	status = writeReg(0x83, reg_val & ~0x04);
 8005366:	230e      	movs	r3, #14
 8005368:	18fb      	adds	r3, r7, r3
 800536a:	781b      	ldrb	r3, [r3, #0]
 800536c:	2204      	movs	r2, #4
 800536e:	4393      	bics	r3, r2
 8005370:	b2db      	uxtb	r3, r3
 8005372:	250f      	movs	r5, #15
 8005374:	197c      	adds	r4, r7, r5
 8005376:	0019      	movs	r1, r3
 8005378:	2083      	movs	r0, #131	@ 0x83
 800537a:	f7fd fdb5 	bl	8002ee8 <writeReg>
 800537e:	0003      	movs	r3, r0
 8005380:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8005382:	197b      	adds	r3, r7, r5
 8005384:	781b      	ldrb	r3, [r3, #0]
 8005386:	b25b      	sxtb	r3, r3
 8005388:	2b00      	cmp	r3, #0
 800538a:	d003      	beq.n	8005394 <vl53l0x_get_spad_info+0x324>
 800538c:	197b      	adds	r3, r7, r5
 800538e:	781b      	ldrb	r3, [r3, #0]
 8005390:	b25b      	sxtb	r3, r3
 8005392:	e040      	b.n	8005416 <vl53l0x_get_spad_info+0x3a6>
	status = writeReg(0xFF, 0x01);
 8005394:	250f      	movs	r5, #15
 8005396:	197c      	adds	r4, r7, r5
 8005398:	2101      	movs	r1, #1
 800539a:	20ff      	movs	r0, #255	@ 0xff
 800539c:	f7fd fda4 	bl	8002ee8 <writeReg>
 80053a0:	0003      	movs	r3, r0
 80053a2:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80053a4:	002a      	movs	r2, r5
 80053a6:	18bb      	adds	r3, r7, r2
 80053a8:	781b      	ldrb	r3, [r3, #0]
 80053aa:	b25b      	sxtb	r3, r3
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d003      	beq.n	80053b8 <vl53l0x_get_spad_info+0x348>
 80053b0:	18bb      	adds	r3, r7, r2
 80053b2:	781b      	ldrb	r3, [r3, #0]
 80053b4:	b25b      	sxtb	r3, r3
 80053b6:	e02e      	b.n	8005416 <vl53l0x_get_spad_info+0x3a6>
	status = writeReg(0x00, 0x01);
 80053b8:	250f      	movs	r5, #15
 80053ba:	197c      	adds	r4, r7, r5
 80053bc:	2101      	movs	r1, #1
 80053be:	2000      	movs	r0, #0
 80053c0:	f7fd fd92 	bl	8002ee8 <writeReg>
 80053c4:	0003      	movs	r3, r0
 80053c6:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80053c8:	002a      	movs	r2, r5
 80053ca:	18bb      	adds	r3, r7, r2
 80053cc:	781b      	ldrb	r3, [r3, #0]
 80053ce:	b25b      	sxtb	r3, r3
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d003      	beq.n	80053dc <vl53l0x_get_spad_info+0x36c>
 80053d4:	18bb      	adds	r3, r7, r2
 80053d6:	781b      	ldrb	r3, [r3, #0]
 80053d8:	b25b      	sxtb	r3, r3
 80053da:	e01c      	b.n	8005416 <vl53l0x_get_spad_info+0x3a6>

	status = writeReg(0xFF, 0x00);
 80053dc:	250f      	movs	r5, #15
 80053de:	197c      	adds	r4, r7, r5
 80053e0:	2100      	movs	r1, #0
 80053e2:	20ff      	movs	r0, #255	@ 0xff
 80053e4:	f7fd fd80 	bl	8002ee8 <writeReg>
 80053e8:	0003      	movs	r3, r0
 80053ea:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80053ec:	002a      	movs	r2, r5
 80053ee:	18bb      	adds	r3, r7, r2
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	b25b      	sxtb	r3, r3
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d003      	beq.n	8005400 <vl53l0x_get_spad_info+0x390>
 80053f8:	18bb      	adds	r3, r7, r2
 80053fa:	781b      	ldrb	r3, [r3, #0]
 80053fc:	b25b      	sxtb	r3, r3
 80053fe:	e00a      	b.n	8005416 <vl53l0x_get_spad_info+0x3a6>
	status = writeReg(0x80, 0x00);
 8005400:	250f      	movs	r5, #15
 8005402:	197c      	adds	r4, r7, r5
 8005404:	2100      	movs	r1, #0
 8005406:	2080      	movs	r0, #128	@ 0x80
 8005408:	f7fd fd6e 	bl	8002ee8 <writeReg>
 800540c:	0003      	movs	r3, r0
 800540e:	7023      	strb	r3, [r4, #0]

	return status;
 8005410:	197b      	adds	r3, r7, r5
 8005412:	781b      	ldrb	r3, [r3, #0]
 8005414:	b25b      	sxtb	r3, r3
}
 8005416:	0018      	movs	r0, r3
 8005418:	46bd      	mov	sp, r7
 800541a:	b004      	add	sp, #16
 800541c:	bdb0      	pop	{r4, r5, r7, pc}
 800541e:	46c0      	nop			@ (mov r8, r8)
 8005420:	20000592 	.word	0x20000592
 8005424:	2000058e 	.word	0x2000058e

08005428 <vl53l0x_get_sequence_step_enables>:

// Get sequence step enables
// based on VL53L0X_vl53l0x_get_sequence_step_enables()
int8_t vl53l0x_get_sequence_step_enables(SequenceStepEnables * enables)
{
 8005428:	b5b0      	push	{r4, r5, r7, lr}
 800542a:	b084      	sub	sp, #16
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
	int8_t status = HAL_OK;
 8005430:	250f      	movs	r5, #15
 8005432:	197b      	adds	r3, r7, r5
 8005434:	2200      	movs	r2, #0
 8005436:	701a      	strb	r2, [r3, #0]
	uint8_t sequence_config = 0;
 8005438:	210e      	movs	r1, #14
 800543a:	187b      	adds	r3, r7, r1
 800543c:	2200      	movs	r2, #0
 800543e:	701a      	strb	r2, [r3, #0]
	status = readReg(SYSTEM_SEQUENCE_CONFIG, &sequence_config);
 8005440:	197c      	adds	r4, r7, r5
 8005442:	187b      	adds	r3, r7, r1
 8005444:	0019      	movs	r1, r3
 8005446:	2001      	movs	r0, #1
 8005448:	f7fd fdaa 	bl	8002fa0 <readReg>
 800544c:	0003      	movs	r3, r0
 800544e:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8005450:	197b      	adds	r3, r7, r5
 8005452:	781b      	ldrb	r3, [r3, #0]
 8005454:	b25b      	sxtb	r3, r3
 8005456:	2b00      	cmp	r3, #0
 8005458:	d003      	beq.n	8005462 <vl53l0x_get_sequence_step_enables+0x3a>
 800545a:	197b      	adds	r3, r7, r5
 800545c:	781b      	ldrb	r3, [r3, #0]
 800545e:	b25b      	sxtb	r3, r3
 8005460:	e02e      	b.n	80054c0 <vl53l0x_get_sequence_step_enables+0x98>

	enables->tcc          = (sequence_config >> 4) & 0x1;
 8005462:	210e      	movs	r1, #14
 8005464:	187b      	adds	r3, r7, r1
 8005466:	781b      	ldrb	r3, [r3, #0]
 8005468:	091b      	lsrs	r3, r3, #4
 800546a:	b2db      	uxtb	r3, r3
 800546c:	2201      	movs	r2, #1
 800546e:	4013      	ands	r3, r2
 8005470:	b2da      	uxtb	r2, r3
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	701a      	strb	r2, [r3, #0]
	enables->dss          = (sequence_config >> 3) & 0x1;
 8005476:	187b      	adds	r3, r7, r1
 8005478:	781b      	ldrb	r3, [r3, #0]
 800547a:	08db      	lsrs	r3, r3, #3
 800547c:	b2db      	uxtb	r3, r3
 800547e:	2201      	movs	r2, #1
 8005480:	4013      	ands	r3, r2
 8005482:	b2da      	uxtb	r2, r3
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	709a      	strb	r2, [r3, #2]
	enables->msrc         = (sequence_config >> 2) & 0x1;
 8005488:	187b      	adds	r3, r7, r1
 800548a:	781b      	ldrb	r3, [r3, #0]
 800548c:	089b      	lsrs	r3, r3, #2
 800548e:	b2db      	uxtb	r3, r3
 8005490:	2201      	movs	r2, #1
 8005492:	4013      	ands	r3, r2
 8005494:	b2da      	uxtb	r2, r3
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	705a      	strb	r2, [r3, #1]
	enables->pre_range    = (sequence_config >> 6) & 0x1;
 800549a:	187b      	adds	r3, r7, r1
 800549c:	781b      	ldrb	r3, [r3, #0]
 800549e:	099b      	lsrs	r3, r3, #6
 80054a0:	b2db      	uxtb	r3, r3
 80054a2:	2201      	movs	r2, #1
 80054a4:	4013      	ands	r3, r2
 80054a6:	b2da      	uxtb	r2, r3
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	70da      	strb	r2, [r3, #3]
	enables->final_range  = (sequence_config >> 7) & 0x1;
 80054ac:	187b      	adds	r3, r7, r1
 80054ae:	781b      	ldrb	r3, [r3, #0]
 80054b0:	09db      	lsrs	r3, r3, #7
 80054b2:	b2da      	uxtb	r2, r3
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	711a      	strb	r2, [r3, #4]

	return status;
 80054b8:	230f      	movs	r3, #15
 80054ba:	18fb      	adds	r3, r7, r3
 80054bc:	781b      	ldrb	r3, [r3, #0]
 80054be:	b25b      	sxtb	r3, r3
}
 80054c0:	0018      	movs	r0, r3
 80054c2:	46bd      	mov	sp, r7
 80054c4:	b004      	add	sp, #16
 80054c6:	bdb0      	pop	{r4, r5, r7, pc}

080054c8 <vl53l0x_get_sequence_step_timeouts>:
// Get sequence step timeouts
// based on get_sequence_step_timeout(),
// but gets all timeouts instead of just the requested one, and also stores
// intermediate values
int8_t vl53l0x_get_sequence_step_timeouts(SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 80054c8:	b5b0      	push	{r4, r5, r7, lr}
 80054ca:	b084      	sub	sp, #16
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	6039      	str	r1, [r7, #0]
	int8_t status = HAL_OK;
 80054d2:	210f      	movs	r1, #15
 80054d4:	187b      	adds	r3, r7, r1
 80054d6:	2200      	movs	r2, #0
 80054d8:	701a      	strb	r2, [r3, #0]
	uint8_t reg_val_8 = 0;
 80054da:	200e      	movs	r0, #14
 80054dc:	183b      	adds	r3, r7, r0
 80054de:	2200      	movs	r2, #0
 80054e0:	701a      	strb	r2, [r3, #0]
	uint16_t reg_val_16 = 0;
 80054e2:	230c      	movs	r3, #12
 80054e4:	18fb      	adds	r3, r7, r3
 80054e6:	2200      	movs	r2, #0
 80054e8:	801a      	strh	r2, [r3, #0]

	status = vl53l0x_get_vcsel_pulse_period(VcselPeriodPreRange, &reg_val_8);
 80054ea:	000d      	movs	r5, r1
 80054ec:	187c      	adds	r4, r7, r1
 80054ee:	183b      	adds	r3, r7, r0
 80054f0:	0019      	movs	r1, r3
 80054f2:	2000      	movs	r0, #0
 80054f4:	f7ff fbbe 	bl	8004c74 <vl53l0x_get_vcsel_pulse_period>
 80054f8:	0003      	movs	r3, r0
 80054fa:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80054fc:	197b      	adds	r3, r7, r5
 80054fe:	781b      	ldrb	r3, [r3, #0]
 8005500:	b25b      	sxtb	r3, r3
 8005502:	2b00      	cmp	r3, #0
 8005504:	d003      	beq.n	800550e <vl53l0x_get_sequence_step_timeouts+0x46>
 8005506:	197b      	adds	r3, r7, r5
 8005508:	781b      	ldrb	r3, [r3, #0]
 800550a:	b25b      	sxtb	r3, r3
 800550c:	e0a5      	b.n	800565a <vl53l0x_get_sequence_step_timeouts+0x192>
	timeouts->pre_range_vcsel_period_pclks = reg_val_8;
 800550e:	210e      	movs	r1, #14
 8005510:	187b      	adds	r3, r7, r1
 8005512:	781b      	ldrb	r3, [r3, #0]
 8005514:	001a      	movs	r2, r3
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	801a      	strh	r2, [r3, #0]

	status = readReg(MSRC_CONFIG_TIMEOUT_MACROP, &reg_val_8);
 800551a:	250f      	movs	r5, #15
 800551c:	197c      	adds	r4, r7, r5
 800551e:	187b      	adds	r3, r7, r1
 8005520:	0019      	movs	r1, r3
 8005522:	2046      	movs	r0, #70	@ 0x46
 8005524:	f7fd fd3c 	bl	8002fa0 <readReg>
 8005528:	0003      	movs	r3, r0
 800552a:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 800552c:	197b      	adds	r3, r7, r5
 800552e:	781b      	ldrb	r3, [r3, #0]
 8005530:	b25b      	sxtb	r3, r3
 8005532:	2b00      	cmp	r3, #0
 8005534:	d003      	beq.n	800553e <vl53l0x_get_sequence_step_timeouts+0x76>
 8005536:	197b      	adds	r3, r7, r5
 8005538:	781b      	ldrb	r3, [r3, #0]
 800553a:	b25b      	sxtb	r3, r3
 800553c:	e08d      	b.n	800565a <vl53l0x_get_sequence_step_timeouts+0x192>
	timeouts->msrc_dss_tcc_mclks = reg_val_8 + 1;
 800553e:	230e      	movs	r3, #14
 8005540:	18fb      	adds	r3, r7, r3
 8005542:	781b      	ldrb	r3, [r3, #0]
 8005544:	3301      	adds	r3, #1
 8005546:	b29a      	uxth	r2, r3
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	809a      	strh	r2, [r3, #4]
	timeouts->msrc_dss_tcc_us =
	vl53l0x_timeout_mclks_to_us(timeouts->msrc_dss_tcc_mclks,
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	889a      	ldrh	r2, [r3, #4]
						   timeouts->pre_range_vcsel_period_pclks);
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	881b      	ldrh	r3, [r3, #0]
	vl53l0x_timeout_mclks_to_us(timeouts->msrc_dss_tcc_mclks,
 8005554:	b2db      	uxtb	r3, r3
 8005556:	0019      	movs	r1, r3
 8005558:	0010      	movs	r0, r2
 800555a:	f000 f8cb 	bl	80056f4 <vl53l0x_timeout_mclks_to_us>
 800555e:	0002      	movs	r2, r0
	timeouts->msrc_dss_tcc_us =
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	60da      	str	r2, [r3, #12]

	status = readReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI, &reg_val_16);
 8005564:	250f      	movs	r5, #15
 8005566:	197c      	adds	r4, r7, r5
 8005568:	230c      	movs	r3, #12
 800556a:	18fb      	adds	r3, r7, r3
 800556c:	0019      	movs	r1, r3
 800556e:	2051      	movs	r0, #81	@ 0x51
 8005570:	f7fd fd4a 	bl	8003008 <readReg16Bit>
 8005574:	0003      	movs	r3, r0
 8005576:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8005578:	197b      	adds	r3, r7, r5
 800557a:	781b      	ldrb	r3, [r3, #0]
 800557c:	b25b      	sxtb	r3, r3
 800557e:	2b00      	cmp	r3, #0
 8005580:	d003      	beq.n	800558a <vl53l0x_get_sequence_step_timeouts+0xc2>
 8005582:	197b      	adds	r3, r7, r5
 8005584:	781b      	ldrb	r3, [r3, #0]
 8005586:	b25b      	sxtb	r3, r3
 8005588:	e067      	b.n	800565a <vl53l0x_get_sequence_step_timeouts+0x192>
	timeouts->pre_range_mclks = vl53l0x_decode_timeout(reg_val_16);
 800558a:	230c      	movs	r3, #12
 800558c:	18fb      	adds	r3, r7, r3
 800558e:	881b      	ldrh	r3, [r3, #0]
 8005590:	0018      	movs	r0, r3
 8005592:	f000 f866 	bl	8005662 <vl53l0x_decode_timeout>
 8005596:	0003      	movs	r3, r0
 8005598:	001a      	movs	r2, r3
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	80da      	strh	r2, [r3, #6]
	timeouts->pre_range_us =
	vl53l0x_timeout_mclks_to_us(timeouts->pre_range_mclks,
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	88da      	ldrh	r2, [r3, #6]
						   timeouts->pre_range_vcsel_period_pclks);
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	881b      	ldrh	r3, [r3, #0]
	vl53l0x_timeout_mclks_to_us(timeouts->pre_range_mclks,
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	0019      	movs	r1, r3
 80055aa:	0010      	movs	r0, r2
 80055ac:	f000 f8a2 	bl	80056f4 <vl53l0x_timeout_mclks_to_us>
 80055b0:	0002      	movs	r2, r0
	timeouts->pre_range_us =
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	611a      	str	r2, [r3, #16]

	status = vl53l0x_get_vcsel_pulse_period(VcselPeriodFinalRange, &reg_val_8);
 80055b6:	250f      	movs	r5, #15
 80055b8:	197c      	adds	r4, r7, r5
 80055ba:	230e      	movs	r3, #14
 80055bc:	18fb      	adds	r3, r7, r3
 80055be:	0019      	movs	r1, r3
 80055c0:	2001      	movs	r0, #1
 80055c2:	f7ff fb57 	bl	8004c74 <vl53l0x_get_vcsel_pulse_period>
 80055c6:	0003      	movs	r3, r0
 80055c8:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80055ca:	197b      	adds	r3, r7, r5
 80055cc:	781b      	ldrb	r3, [r3, #0]
 80055ce:	b25b      	sxtb	r3, r3
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d003      	beq.n	80055dc <vl53l0x_get_sequence_step_timeouts+0x114>
 80055d4:	197b      	adds	r3, r7, r5
 80055d6:	781b      	ldrb	r3, [r3, #0]
 80055d8:	b25b      	sxtb	r3, r3
 80055da:	e03e      	b.n	800565a <vl53l0x_get_sequence_step_timeouts+0x192>
	timeouts->final_range_vcsel_period_pclks = reg_val_8;
 80055dc:	230e      	movs	r3, #14
 80055de:	18fb      	adds	r3, r7, r3
 80055e0:	781b      	ldrb	r3, [r3, #0]
 80055e2:	001a      	movs	r2, r3
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	805a      	strh	r2, [r3, #2]

	status = readReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI, &reg_val_16);
 80055e8:	250f      	movs	r5, #15
 80055ea:	197c      	adds	r4, r7, r5
 80055ec:	230c      	movs	r3, #12
 80055ee:	18fb      	adds	r3, r7, r3
 80055f0:	0019      	movs	r1, r3
 80055f2:	2071      	movs	r0, #113	@ 0x71
 80055f4:	f7fd fd08 	bl	8003008 <readReg16Bit>
 80055f8:	0003      	movs	r3, r0
 80055fa:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80055fc:	197b      	adds	r3, r7, r5
 80055fe:	781b      	ldrb	r3, [r3, #0]
 8005600:	b25b      	sxtb	r3, r3
 8005602:	2b00      	cmp	r3, #0
 8005604:	d003      	beq.n	800560e <vl53l0x_get_sequence_step_timeouts+0x146>
 8005606:	197b      	adds	r3, r7, r5
 8005608:	781b      	ldrb	r3, [r3, #0]
 800560a:	b25b      	sxtb	r3, r3
 800560c:	e025      	b.n	800565a <vl53l0x_get_sequence_step_timeouts+0x192>
	timeouts->final_range_mclks = vl53l0x_decode_timeout(reg_val_16);
 800560e:	230c      	movs	r3, #12
 8005610:	18fb      	adds	r3, r7, r3
 8005612:	881b      	ldrh	r3, [r3, #0]
 8005614:	0018      	movs	r0, r3
 8005616:	f000 f824 	bl	8005662 <vl53l0x_decode_timeout>
 800561a:	0003      	movs	r3, r0
 800561c:	001a      	movs	r2, r3
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	811a      	strh	r2, [r3, #8]

	if (enables->pre_range)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	78db      	ldrb	r3, [r3, #3]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d007      	beq.n	800563a <vl53l0x_get_sequence_step_timeouts+0x172>
	{
		timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	891a      	ldrh	r2, [r3, #8]
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	88db      	ldrh	r3, [r3, #6]
 8005632:	1ad3      	subs	r3, r2, r3
 8005634:	b29a      	uxth	r2, r3
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	811a      	strh	r2, [r3, #8]
	}

	timeouts->final_range_us =
	vl53l0x_timeout_mclks_to_us(timeouts->final_range_mclks,
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	891a      	ldrh	r2, [r3, #8]
						   timeouts->final_range_vcsel_period_pclks);
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	885b      	ldrh	r3, [r3, #2]
	vl53l0x_timeout_mclks_to_us(timeouts->final_range_mclks,
 8005642:	b2db      	uxtb	r3, r3
 8005644:	0019      	movs	r1, r3
 8005646:	0010      	movs	r0, r2
 8005648:	f000 f854 	bl	80056f4 <vl53l0x_timeout_mclks_to_us>
 800564c:	0002      	movs	r2, r0
	timeouts->final_range_us =
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	615a      	str	r2, [r3, #20]
	return status;
 8005652:	230f      	movs	r3, #15
 8005654:	18fb      	adds	r3, r7, r3
 8005656:	781b      	ldrb	r3, [r3, #0]
 8005658:	b25b      	sxtb	r3, r3
}
 800565a:	0018      	movs	r0, r3
 800565c:	46bd      	mov	sp, r7
 800565e:	b004      	add	sp, #16
 8005660:	bdb0      	pop	{r4, r5, r7, pc}

08005662 <vl53l0x_decode_timeout>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
uint16_t vl53l0x_decode_timeout(uint16_t reg_val)
{
 8005662:	b580      	push	{r7, lr}
 8005664:	b082      	sub	sp, #8
 8005666:	af00      	add	r7, sp, #0
 8005668:	0002      	movs	r2, r0
 800566a:	1dbb      	adds	r3, r7, #6
 800566c:	801a      	strh	r2, [r3, #0]
	// format: "(LSByte * 2^MSByte) + 1"
	return (uint16_t)((reg_val & 0x00FF) <<
 800566e:	1dbb      	adds	r3, r7, #6
 8005670:	881b      	ldrh	r3, [r3, #0]
 8005672:	22ff      	movs	r2, #255	@ 0xff
 8005674:	4013      	ands	r3, r2
		 (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8005676:	1dba      	adds	r2, r7, #6
 8005678:	8812      	ldrh	r2, [r2, #0]
 800567a:	0a12      	lsrs	r2, r2, #8
 800567c:	b292      	uxth	r2, r2
	return (uint16_t)((reg_val & 0x00FF) <<
 800567e:	4093      	lsls	r3, r2
 8005680:	b29b      	uxth	r3, r3
		 (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8005682:	3301      	adds	r3, #1
 8005684:	b29b      	uxth	r3, r3
}
 8005686:	0018      	movs	r0, r3
 8005688:	46bd      	mov	sp, r7
 800568a:	b002      	add	sp, #8
 800568c:	bd80      	pop	{r7, pc}

0800568e <vl53l0x_encode_timeout>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
uint16_t vl53l0x_encode_timeout(uint16_t timeout_mclks)
{
 800568e:	b580      	push	{r7, lr}
 8005690:	b084      	sub	sp, #16
 8005692:	af00      	add	r7, sp, #0
 8005694:	0002      	movs	r2, r0
 8005696:	1dbb      	adds	r3, r7, #6
 8005698:	801a      	strh	r2, [r3, #0]
	// format: "(LSByte * 2^MSByte) + 1"
	uint32_t ls_byte = 0;
 800569a:	2300      	movs	r3, #0
 800569c:	60fb      	str	r3, [r7, #12]
	uint16_t ms_byte = 0;
 800569e:	230a      	movs	r3, #10
 80056a0:	18fb      	adds	r3, r7, r3
 80056a2:	2200      	movs	r2, #0
 80056a4:	801a      	strh	r2, [r3, #0]

	if(timeout_mclks > 0)
 80056a6:	1dbb      	adds	r3, r7, #6
 80056a8:	881b      	ldrh	r3, [r3, #0]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d01d      	beq.n	80056ea <vl53l0x_encode_timeout+0x5c>
	{
		ls_byte = timeout_mclks - 1;
 80056ae:	1dbb      	adds	r3, r7, #6
 80056b0:	881b      	ldrh	r3, [r3, #0]
 80056b2:	3b01      	subs	r3, #1
 80056b4:	60fb      	str	r3, [r7, #12]

		while((ls_byte & 0xFFFFFF00) > 0)
 80056b6:	e008      	b.n	80056ca <vl53l0x_encode_timeout+0x3c>
		{
			ls_byte >>= 1;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	085b      	lsrs	r3, r3, #1
 80056bc:	60fb      	str	r3, [r7, #12]
			ms_byte++;
 80056be:	210a      	movs	r1, #10
 80056c0:	187b      	adds	r3, r7, r1
 80056c2:	881a      	ldrh	r2, [r3, #0]
 80056c4:	187b      	adds	r3, r7, r1
 80056c6:	3201      	adds	r2, #1
 80056c8:	801a      	strh	r2, [r3, #0]
		while((ls_byte & 0xFFFFFF00) > 0)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2bff      	cmp	r3, #255	@ 0xff
 80056ce:	d8f3      	bhi.n	80056b8 <vl53l0x_encode_timeout+0x2a>
		}

		return (ms_byte << 8) | (ls_byte & 0xFF);
 80056d0:	230a      	movs	r3, #10
 80056d2:	18fb      	adds	r3, r7, r3
 80056d4:	881b      	ldrh	r3, [r3, #0]
 80056d6:	021b      	lsls	r3, r3, #8
 80056d8:	b29a      	uxth	r2, r3
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	b29b      	uxth	r3, r3
 80056de:	21ff      	movs	r1, #255	@ 0xff
 80056e0:	400b      	ands	r3, r1
 80056e2:	b29b      	uxth	r3, r3
 80056e4:	4313      	orrs	r3, r2
 80056e6:	b29b      	uxth	r3, r3
 80056e8:	e000      	b.n	80056ec <vl53l0x_encode_timeout+0x5e>
	}
	else
	{
		return 0;
 80056ea:	2300      	movs	r3, #0
	}
}
 80056ec:	0018      	movs	r0, r3
 80056ee:	46bd      	mov	sp, r7
 80056f0:	b004      	add	sp, #16
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <vl53l0x_timeout_mclks_to_us>:

// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
uint32_t vl53l0x_timeout_mclks_to_us(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b084      	sub	sp, #16
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	0002      	movs	r2, r0
 80056fc:	1dbb      	adds	r3, r7, #6
 80056fe:	801a      	strh	r2, [r3, #0]
 8005700:	1d7b      	adds	r3, r7, #5
 8005702:	1c0a      	adds	r2, r1, #0
 8005704:	701a      	strb	r2, [r3, #0]
	uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8005706:	1d7b      	adds	r3, r7, #5
 8005708:	781a      	ldrb	r2, [r3, #0]
 800570a:	0013      	movs	r3, r2
 800570c:	015b      	lsls	r3, r3, #5
 800570e:	1a9b      	subs	r3, r3, r2
 8005710:	015b      	lsls	r3, r3, #5
 8005712:	189b      	adds	r3, r3, r2
 8005714:	011a      	lsls	r2, r3, #4
 8005716:	1ad2      	subs	r2, r2, r3
 8005718:	0213      	lsls	r3, r2, #8
 800571a:	001a      	movs	r2, r3
 800571c:	0013      	movs	r3, r2
 800571e:	33f5      	adds	r3, #245	@ 0xf5
 8005720:	33ff      	adds	r3, #255	@ 0xff
 8005722:	22fa      	movs	r2, #250	@ 0xfa
 8005724:	0091      	lsls	r1, r2, #2
 8005726:	0018      	movs	r0, r3
 8005728:	f7fa fcee 	bl	8000108 <__udivsi3>
 800572c:	0003      	movs	r3, r0
 800572e:	60fb      	str	r3, [r7, #12]

	return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 8005730:	1dbb      	adds	r3, r7, #6
 8005732:	881b      	ldrh	r3, [r3, #0]
 8005734:	68fa      	ldr	r2, [r7, #12]
 8005736:	435a      	muls	r2, r3
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	085b      	lsrs	r3, r3, #1
 800573c:	18d3      	adds	r3, r2, r3
 800573e:	22fa      	movs	r2, #250	@ 0xfa
 8005740:	0091      	lsls	r1, r2, #2
 8005742:	0018      	movs	r0, r3
 8005744:	f7fa fce0 	bl	8000108 <__udivsi3>
 8005748:	0003      	movs	r3, r0
}
 800574a:	0018      	movs	r0, r3
 800574c:	46bd      	mov	sp, r7
 800574e:	b004      	add	sp, #16
 8005750:	bd80      	pop	{r7, pc}

08005752 <vl53l0x_timeout_us_to_mclks>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
uint32_t vl53l0x_timeout_us_to_mclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8005752:	b580      	push	{r7, lr}
 8005754:	b084      	sub	sp, #16
 8005756:	af00      	add	r7, sp, #0
 8005758:	6078      	str	r0, [r7, #4]
 800575a:	000a      	movs	r2, r1
 800575c:	1cfb      	adds	r3, r7, #3
 800575e:	701a      	strb	r2, [r3, #0]
	uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8005760:	1cfb      	adds	r3, r7, #3
 8005762:	781a      	ldrb	r2, [r3, #0]
 8005764:	0013      	movs	r3, r2
 8005766:	015b      	lsls	r3, r3, #5
 8005768:	1a9b      	subs	r3, r3, r2
 800576a:	015b      	lsls	r3, r3, #5
 800576c:	189b      	adds	r3, r3, r2
 800576e:	011a      	lsls	r2, r3, #4
 8005770:	1ad2      	subs	r2, r2, r3
 8005772:	0213      	lsls	r3, r2, #8
 8005774:	001a      	movs	r2, r3
 8005776:	0013      	movs	r3, r2
 8005778:	33f5      	adds	r3, #245	@ 0xf5
 800577a:	33ff      	adds	r3, #255	@ 0xff
 800577c:	22fa      	movs	r2, #250	@ 0xfa
 800577e:	0091      	lsls	r1, r2, #2
 8005780:	0018      	movs	r0, r3
 8005782:	f7fa fcc1 	bl	8000108 <__udivsi3>
 8005786:	0003      	movs	r3, r0
 8005788:	60fb      	str	r3, [r7, #12]

	return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 800578a:	687a      	ldr	r2, [r7, #4]
 800578c:	0013      	movs	r3, r2
 800578e:	015b      	lsls	r3, r3, #5
 8005790:	1a9b      	subs	r3, r3, r2
 8005792:	009b      	lsls	r3, r3, #2
 8005794:	189b      	adds	r3, r3, r2
 8005796:	00db      	lsls	r3, r3, #3
 8005798:	001a      	movs	r2, r3
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	085b      	lsrs	r3, r3, #1
 800579e:	18d3      	adds	r3, r2, r3
 80057a0:	68f9      	ldr	r1, [r7, #12]
 80057a2:	0018      	movs	r0, r3
 80057a4:	f7fa fcb0 	bl	8000108 <__udivsi3>
 80057a8:	0003      	movs	r3, r0
}
 80057aa:	0018      	movs	r0, r3
 80057ac:	46bd      	mov	sp, r7
 80057ae:	b004      	add	sp, #16
 80057b0:	bd80      	pop	{r7, pc}
	...

080057b4 <vl53l0x_single_reference_calibration>:


// based on VL53L0X_perform_single_ref_calibration()
int8_t vl53l0x_single_reference_calibration(uint8_t vhv_init_byte)
{
 80057b4:	b5b0      	push	{r4, r5, r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	0002      	movs	r2, r0
 80057bc:	1dfb      	adds	r3, r7, #7
 80057be:	701a      	strb	r2, [r3, #0]
	int8_t status = HAL_OK;
 80057c0:	210f      	movs	r1, #15
 80057c2:	187b      	adds	r3, r7, r1
 80057c4:	2200      	movs	r2, #0
 80057c6:	701a      	strb	r2, [r3, #0]
	uint8_t reg_val = 0;
 80057c8:	230e      	movs	r3, #14
 80057ca:	18fb      	adds	r3, r7, r3
 80057cc:	2200      	movs	r2, #0
 80057ce:	701a      	strb	r2, [r3, #0]

	status = writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 80057d0:	1dfb      	adds	r3, r7, #7
 80057d2:	781b      	ldrb	r3, [r3, #0]
 80057d4:	2201      	movs	r2, #1
 80057d6:	4313      	orrs	r3, r2
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	000d      	movs	r5, r1
 80057dc:	187c      	adds	r4, r7, r1
 80057de:	0019      	movs	r1, r3
 80057e0:	2000      	movs	r0, #0
 80057e2:	f7fd fb81 	bl	8002ee8 <writeReg>
 80057e6:	0003      	movs	r3, r0
 80057e8:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 80057ea:	197b      	adds	r3, r7, r5
 80057ec:	781b      	ldrb	r3, [r3, #0]
 80057ee:	b25b      	sxtb	r3, r3
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d003      	beq.n	80057fc <vl53l0x_single_reference_calibration+0x48>
 80057f4:	197b      	adds	r3, r7, r5
 80057f6:	781b      	ldrb	r3, [r3, #0]
 80057f8:	b25b      	sxtb	r3, r3
 80057fa:	e044      	b.n	8005886 <vl53l0x_single_reference_calibration+0xd2>

	startTimeout();
 80057fc:	f000 f970 	bl	8005ae0 <HAL_GetTick>
 8005800:	0003      	movs	r3, r0
 8005802:	b29a      	uxth	r2, r3
 8005804:	4b22      	ldr	r3, [pc, #136]	@ (8005890 <vl53l0x_single_reference_calibration+0xdc>)
 8005806:	801a      	strh	r2, [r3, #0]
	while((reg_val & 0x07) == 0)
 8005808:	e01b      	b.n	8005842 <vl53l0x_single_reference_calibration+0x8e>
	{
		status = readReg(RESULT_INTERRUPT_STATUS, &reg_val);
 800580a:	230f      	movs	r3, #15
 800580c:	18fc      	adds	r4, r7, r3
 800580e:	230e      	movs	r3, #14
 8005810:	18fb      	adds	r3, r7, r3
 8005812:	0019      	movs	r1, r3
 8005814:	2013      	movs	r0, #19
 8005816:	f7fd fbc3 	bl	8002fa0 <readReg>
 800581a:	0003      	movs	r3, r0
 800581c:	7023      	strb	r3, [r4, #0]
		if(checkTimeoutExpired())
 800581e:	4b1d      	ldr	r3, [pc, #116]	@ (8005894 <vl53l0x_single_reference_calibration+0xe0>)
 8005820:	881b      	ldrh	r3, [r3, #0]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d00d      	beq.n	8005842 <vl53l0x_single_reference_calibration+0x8e>
 8005826:	f000 f95b 	bl	8005ae0 <HAL_GetTick>
 800582a:	0003      	movs	r3, r0
 800582c:	b29b      	uxth	r3, r3
 800582e:	001a      	movs	r2, r3
 8005830:	4b17      	ldr	r3, [pc, #92]	@ (8005890 <vl53l0x_single_reference_calibration+0xdc>)
 8005832:	881b      	ldrh	r3, [r3, #0]
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	4a17      	ldr	r2, [pc, #92]	@ (8005894 <vl53l0x_single_reference_calibration+0xe0>)
 8005838:	8812      	ldrh	r2, [r2, #0]
 800583a:	4293      	cmp	r3, r2
 800583c:	dd01      	ble.n	8005842 <vl53l0x_single_reference_calibration+0x8e>
		{
			return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e021      	b.n	8005886 <vl53l0x_single_reference_calibration+0xd2>
	while((reg_val & 0x07) == 0)
 8005842:	230e      	movs	r3, #14
 8005844:	18fb      	adds	r3, r7, r3
 8005846:	781b      	ldrb	r3, [r3, #0]
 8005848:	001a      	movs	r2, r3
 800584a:	2307      	movs	r3, #7
 800584c:	4013      	ands	r3, r2
 800584e:	d0dc      	beq.n	800580a <vl53l0x_single_reference_calibration+0x56>
		}
	}

	status = writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8005850:	250f      	movs	r5, #15
 8005852:	197c      	adds	r4, r7, r5
 8005854:	2101      	movs	r1, #1
 8005856:	200b      	movs	r0, #11
 8005858:	f7fd fb46 	bl	8002ee8 <writeReg>
 800585c:	0003      	movs	r3, r0
 800585e:	7023      	strb	r3, [r4, #0]
	if(status != HAL_OK){return status;}
 8005860:	002a      	movs	r2, r5
 8005862:	18bb      	adds	r3, r7, r2
 8005864:	781b      	ldrb	r3, [r3, #0]
 8005866:	b25b      	sxtb	r3, r3
 8005868:	2b00      	cmp	r3, #0
 800586a:	d003      	beq.n	8005874 <vl53l0x_single_reference_calibration+0xc0>
 800586c:	18bb      	adds	r3, r7, r2
 800586e:	781b      	ldrb	r3, [r3, #0]
 8005870:	b25b      	sxtb	r3, r3
 8005872:	e008      	b.n	8005886 <vl53l0x_single_reference_calibration+0xd2>

	status = writeReg(SYSRANGE_START, 0x00);
 8005874:	230f      	movs	r3, #15
 8005876:	18fc      	adds	r4, r7, r3
 8005878:	2100      	movs	r1, #0
 800587a:	2000      	movs	r0, #0
 800587c:	f7fd fb34 	bl	8002ee8 <writeReg>
 8005880:	0003      	movs	r3, r0
 8005882:	7023      	strb	r3, [r4, #0]

	return HAL_OK;
 8005884:	2300      	movs	r3, #0
}
 8005886:	0018      	movs	r0, r3
 8005888:	46bd      	mov	sp, r7
 800588a:	b004      	add	sp, #16
 800588c:	bdb0      	pop	{r4, r5, r7, pc}
 800588e:	46c0      	nop			@ (mov r8, r8)
 8005890:	20000592 	.word	0x20000592
 8005894:	2000058e 	.word	0x2000058e

08005898 <handle_i2c_error>:

int8_t handle_i2c_error(int8_t status)
{
 8005898:	b5b0      	push	{r4, r5, r7, lr}
 800589a:	b084      	sub	sp, #16
 800589c:	af00      	add	r7, sp, #0
 800589e:	0002      	movs	r2, r0
 80058a0:	1dfb      	adds	r3, r7, #7
 80058a2:	701a      	strb	r2, [r3, #0]

	if(status != HAL_OK)
 80058a4:	1dfb      	adds	r3, r7, #7
 80058a6:	781b      	ldrb	r3, [r3, #0]
 80058a8:	b25b      	sxtb	r3, r3
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d022      	beq.n	80058f4 <handle_i2c_error+0x5c>
	{
		int8_t reset_status = HAL_OK;
 80058ae:	200f      	movs	r0, #15
 80058b0:	183b      	adds	r3, r7, r0
 80058b2:	2200      	movs	r2, #0
 80058b4:	701a      	strb	r2, [r3, #0]
		holding_register_database[I2C_ERRORS] |= hi2c1.ErrorCode;
 80058b6:	4b13      	ldr	r3, [pc, #76]	@ (8005904 <handle_i2c_error+0x6c>)
 80058b8:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80058ba:	4b13      	ldr	r3, [pc, #76]	@ (8005908 <handle_i2c_error+0x70>)
 80058bc:	899a      	ldrh	r2, [r3, #12]
 80058be:	b28b      	uxth	r3, r1
 80058c0:	4313      	orrs	r3, r2
 80058c2:	b29a      	uxth	r2, r3
 80058c4:	4b10      	ldr	r3, [pc, #64]	@ (8005908 <handle_i2c_error+0x70>)
 80058c6:	819a      	strh	r2, [r3, #12]
		// Attempt to reset the peripheral
		reset_status = i2c_reset();
 80058c8:	0005      	movs	r5, r0
 80058ca:	183c      	adds	r4, r7, r0
 80058cc:	f000 f81e 	bl	800590c <i2c_reset>
 80058d0:	0003      	movs	r3, r0
 80058d2:	7023      	strb	r3, [r4, #0]
		if(reset_status != HAL_OK)
 80058d4:	197b      	adds	r3, r7, r5
 80058d6:	781b      	ldrb	r3, [r3, #0]
 80058d8:	b25b      	sxtb	r3, r3
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d00a      	beq.n	80058f4 <handle_i2c_error+0x5c>
		{
			// I2C Fatal Error
			holding_register_database[I2C_ERRORS] |= 1U << 10U;
 80058de:	4b0a      	ldr	r3, [pc, #40]	@ (8005908 <handle_i2c_error+0x70>)
 80058e0:	899b      	ldrh	r3, [r3, #12]
 80058e2:	2280      	movs	r2, #128	@ 0x80
 80058e4:	00d2      	lsls	r2, r2, #3
 80058e6:	4313      	orrs	r3, r2
 80058e8:	b29a      	uxth	r2, r3
 80058ea:	4b07      	ldr	r3, [pc, #28]	@ (8005908 <handle_i2c_error+0x70>)
 80058ec:	819a      	strh	r2, [r3, #12]
			holding_register_database[I2C_SHUTDOWN] = 1;
 80058ee:	4b06      	ldr	r3, [pc, #24]	@ (8005908 <handle_i2c_error+0x70>)
 80058f0:	2201      	movs	r2, #1
 80058f2:	81da      	strh	r2, [r3, #14]
		}
	}
	return status;
 80058f4:	1dfb      	adds	r3, r7, #7
 80058f6:	781b      	ldrb	r3, [r3, #0]
 80058f8:	b25b      	sxtb	r3, r3
}
 80058fa:	0018      	movs	r0, r3
 80058fc:	46bd      	mov	sp, r7
 80058fe:	b004      	add	sp, #16
 8005900:	bdb0      	pop	{r4, r5, r7, pc}
 8005902:	46c0      	nop			@ (mov r8, r8)
 8005904:	2000010c 	.word	0x2000010c
 8005908:	20000000 	.word	0x20000000

0800590c <i2c_reset>:

int8_t i2c_reset()
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b082      	sub	sp, #8
 8005910:	af00      	add	r7, sp, #0
	int8_t status = HAL_OK;
 8005912:	1dfb      	adds	r3, r7, #7
 8005914:	2200      	movs	r2, #0
 8005916:	701a      	strb	r2, [r3, #0]
	status |= HAL_I2C_DeInit(&hi2c1);
 8005918:	4b20      	ldr	r3, [pc, #128]	@ (800599c <i2c_reset+0x90>)
 800591a:	0018      	movs	r0, r3
 800591c:	f002 f93c 	bl	8007b98 <HAL_I2C_DeInit>
 8005920:	0003      	movs	r3, r0
 8005922:	b259      	sxtb	r1, r3
 8005924:	1dfb      	adds	r3, r7, #7
 8005926:	1dfa      	adds	r2, r7, #7
 8005928:	7812      	ldrb	r2, [r2, #0]
 800592a:	430a      	orrs	r2, r1
 800592c:	701a      	strb	r2, [r3, #0]
	__I2C1_FORCE_RESET();
 800592e:	4b1c      	ldr	r3, [pc, #112]	@ (80059a0 <i2c_reset+0x94>)
 8005930:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005932:	4b1b      	ldr	r3, [pc, #108]	@ (80059a0 <i2c_reset+0x94>)
 8005934:	2180      	movs	r1, #128	@ 0x80
 8005936:	0389      	lsls	r1, r1, #14
 8005938:	430a      	orrs	r2, r1
 800593a:	62da      	str	r2, [r3, #44]	@ 0x2c
	HAL_Delay(100);
 800593c:	2064      	movs	r0, #100	@ 0x64
 800593e:	f000 f8d9 	bl	8005af4 <HAL_Delay>
	__I2C1_RELEASE_RESET();
 8005942:	4b17      	ldr	r3, [pc, #92]	@ (80059a0 <i2c_reset+0x94>)
 8005944:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005946:	4b16      	ldr	r3, [pc, #88]	@ (80059a0 <i2c_reset+0x94>)
 8005948:	4916      	ldr	r1, [pc, #88]	@ (80059a4 <i2c_reset+0x98>)
 800594a:	400a      	ands	r2, r1
 800594c:	62da      	str	r2, [r3, #44]	@ 0x2c
	status = HAL_I2C_Init(&hi2c1);
 800594e:	4b13      	ldr	r3, [pc, #76]	@ (800599c <i2c_reset+0x90>)
 8005950:	0018      	movs	r0, r3
 8005952:	f002 f87b 	bl	8007a4c <HAL_I2C_Init>
 8005956:	0003      	movs	r3, r0
 8005958:	001a      	movs	r2, r3
 800595a:	1dfb      	adds	r3, r7, #7
 800595c:	701a      	strb	r2, [r3, #0]
	status |= HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE);
 800595e:	4b0f      	ldr	r3, [pc, #60]	@ (800599c <i2c_reset+0x90>)
 8005960:	2100      	movs	r1, #0
 8005962:	0018      	movs	r0, r3
 8005964:	f002 fea6 	bl	80086b4 <HAL_I2CEx_ConfigAnalogFilter>
 8005968:	0003      	movs	r3, r0
 800596a:	b259      	sxtb	r1, r3
 800596c:	1dfb      	adds	r3, r7, #7
 800596e:	1dfa      	adds	r2, r7, #7
 8005970:	7812      	ldrb	r2, [r2, #0]
 8005972:	430a      	orrs	r2, r1
 8005974:	701a      	strb	r2, [r3, #0]
	status |= HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0);
 8005976:	4b09      	ldr	r3, [pc, #36]	@ (800599c <i2c_reset+0x90>)
 8005978:	2100      	movs	r1, #0
 800597a:	0018      	movs	r0, r3
 800597c:	f002 fee6 	bl	800874c <HAL_I2CEx_ConfigDigitalFilter>
 8005980:	0003      	movs	r3, r0
 8005982:	b259      	sxtb	r1, r3
 8005984:	1dfb      	adds	r3, r7, #7
 8005986:	1dfa      	adds	r2, r7, #7
 8005988:	7812      	ldrb	r2, [r2, #0]
 800598a:	430a      	orrs	r2, r1
 800598c:	701a      	strb	r2, [r3, #0]
	return status;
 800598e:	1dfb      	adds	r3, r7, #7
 8005990:	781b      	ldrb	r3, [r3, #0]
 8005992:	b25b      	sxtb	r3, r3
}
 8005994:	0018      	movs	r0, r3
 8005996:	46bd      	mov	sp, r7
 8005998:	b002      	add	sp, #8
 800599a:	bd80      	pop	{r7, pc}
 800599c:	2000010c 	.word	0x2000010c
 80059a0:	40021000 	.word	0x40021000
 80059a4:	ffdfffff 	.word	0xffdfffff

080059a8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80059a8:	480d      	ldr	r0, [pc, #52]	@ (80059e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80059aa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80059ac:	f7fd fa90 	bl	8002ed0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80059b0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80059b2:	e003      	b.n	80059bc <LoopCopyDataInit>

080059b4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80059b4:	4b0b      	ldr	r3, [pc, #44]	@ (80059e4 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80059b6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80059b8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80059ba:	3104      	adds	r1, #4

080059bc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80059bc:	480a      	ldr	r0, [pc, #40]	@ (80059e8 <LoopForever+0xa>)
  ldr r3, =_edata
 80059be:	4b0b      	ldr	r3, [pc, #44]	@ (80059ec <LoopForever+0xe>)
  adds r2, r0, r1
 80059c0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80059c2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80059c4:	d3f6      	bcc.n	80059b4 <CopyDataInit>
  ldr r2, =_sbss
 80059c6:	4a0a      	ldr	r2, [pc, #40]	@ (80059f0 <LoopForever+0x12>)
  b LoopFillZerobss
 80059c8:	e002      	b.n	80059d0 <LoopFillZerobss>

080059ca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80059ca:	2300      	movs	r3, #0
  str  r3, [r2]
 80059cc:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80059ce:	3204      	adds	r2, #4

080059d0 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80059d0:	4b08      	ldr	r3, [pc, #32]	@ (80059f4 <LoopForever+0x16>)
  cmp r2, r3
 80059d2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80059d4:	d3f9      	bcc.n	80059ca <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80059d6:	f005 f951 	bl	800ac7c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80059da:	f7fb fb8d 	bl	80010f8 <main>

080059de <LoopForever>:

LoopForever:
    b LoopForever
 80059de:	e7fe      	b.n	80059de <LoopForever>
  ldr   r0, =_estack
 80059e0:	20006000 	.word	0x20006000
  ldr r3, =_sidata
 80059e4:	0800afe8 	.word	0x0800afe8
  ldr r0, =_sdata
 80059e8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80059ec:	20000030 	.word	0x20000030
  ldr r2, =_sbss
 80059f0:	20000030 	.word	0x20000030
  ldr r3, = _ebss
 80059f4:	200005a4 	.word	0x200005a4

080059f8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80059f8:	e7fe      	b.n	80059f8 <ADC1_IRQHandler>

080059fa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80059fa:	b580      	push	{r7, lr}
 80059fc:	b082      	sub	sp, #8
 80059fe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005a00:	1dfb      	adds	r3, r7, #7
 8005a02:	2200      	movs	r2, #0
 8005a04:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005a06:	2003      	movs	r0, #3
 8005a08:	f000 f80e 	bl	8005a28 <HAL_InitTick>
 8005a0c:	1e03      	subs	r3, r0, #0
 8005a0e:	d003      	beq.n	8005a18 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8005a10:	1dfb      	adds	r3, r7, #7
 8005a12:	2201      	movs	r2, #1
 8005a14:	701a      	strb	r2, [r3, #0]
 8005a16:	e001      	b.n	8005a1c <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005a18:	f7fc fef0 	bl	80027fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005a1c:	1dfb      	adds	r3, r7, #7
 8005a1e:	781b      	ldrb	r3, [r3, #0]
}
 8005a20:	0018      	movs	r0, r3
 8005a22:	46bd      	mov	sp, r7
 8005a24:	b002      	add	sp, #8
 8005a26:	bd80      	pop	{r7, pc}

08005a28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005a28:	b590      	push	{r4, r7, lr}
 8005a2a:	b085      	sub	sp, #20
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005a30:	230f      	movs	r3, #15
 8005a32:	18fb      	adds	r3, r7, r3
 8005a34:	2200      	movs	r2, #0
 8005a36:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8005a38:	4b1d      	ldr	r3, [pc, #116]	@ (8005ab0 <HAL_InitTick+0x88>)
 8005a3a:	781b      	ldrb	r3, [r3, #0]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d02b      	beq.n	8005a98 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8005a40:	4b1c      	ldr	r3, [pc, #112]	@ (8005ab4 <HAL_InitTick+0x8c>)
 8005a42:	681c      	ldr	r4, [r3, #0]
 8005a44:	4b1a      	ldr	r3, [pc, #104]	@ (8005ab0 <HAL_InitTick+0x88>)
 8005a46:	781b      	ldrb	r3, [r3, #0]
 8005a48:	0019      	movs	r1, r3
 8005a4a:	23fa      	movs	r3, #250	@ 0xfa
 8005a4c:	0098      	lsls	r0, r3, #2
 8005a4e:	f7fa fb5b 	bl	8000108 <__udivsi3>
 8005a52:	0003      	movs	r3, r0
 8005a54:	0019      	movs	r1, r3
 8005a56:	0020      	movs	r0, r4
 8005a58:	f7fa fb56 	bl	8000108 <__udivsi3>
 8005a5c:	0003      	movs	r3, r0
 8005a5e:	0018      	movs	r0, r3
 8005a60:	f001 f9b1 	bl	8006dc6 <HAL_SYSTICK_Config>
 8005a64:	1e03      	subs	r3, r0, #0
 8005a66:	d112      	bne.n	8005a8e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2b03      	cmp	r3, #3
 8005a6c:	d80a      	bhi.n	8005a84 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005a6e:	6879      	ldr	r1, [r7, #4]
 8005a70:	2301      	movs	r3, #1
 8005a72:	425b      	negs	r3, r3
 8005a74:	2200      	movs	r2, #0
 8005a76:	0018      	movs	r0, r3
 8005a78:	f001 f970 	bl	8006d5c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005a7c:	4b0e      	ldr	r3, [pc, #56]	@ (8005ab8 <HAL_InitTick+0x90>)
 8005a7e:	687a      	ldr	r2, [r7, #4]
 8005a80:	601a      	str	r2, [r3, #0]
 8005a82:	e00d      	b.n	8005aa0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8005a84:	230f      	movs	r3, #15
 8005a86:	18fb      	adds	r3, r7, r3
 8005a88:	2201      	movs	r2, #1
 8005a8a:	701a      	strb	r2, [r3, #0]
 8005a8c:	e008      	b.n	8005aa0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005a8e:	230f      	movs	r3, #15
 8005a90:	18fb      	adds	r3, r7, r3
 8005a92:	2201      	movs	r2, #1
 8005a94:	701a      	strb	r2, [r3, #0]
 8005a96:	e003      	b.n	8005aa0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005a98:	230f      	movs	r3, #15
 8005a9a:	18fb      	adds	r3, r7, r3
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8005aa0:	230f      	movs	r3, #15
 8005aa2:	18fb      	adds	r3, r7, r3
 8005aa4:	781b      	ldrb	r3, [r3, #0]
}
 8005aa6:	0018      	movs	r0, r3
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	b005      	add	sp, #20
 8005aac:	bd90      	pop	{r4, r7, pc}
 8005aae:	46c0      	nop			@ (mov r8, r8)
 8005ab0:	2000002c 	.word	0x2000002c
 8005ab4:	20000024 	.word	0x20000024
 8005ab8:	20000028 	.word	0x20000028

08005abc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005ac0:	4b05      	ldr	r3, [pc, #20]	@ (8005ad8 <HAL_IncTick+0x1c>)
 8005ac2:	781b      	ldrb	r3, [r3, #0]
 8005ac4:	001a      	movs	r2, r3
 8005ac6:	4b05      	ldr	r3, [pc, #20]	@ (8005adc <HAL_IncTick+0x20>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	18d2      	adds	r2, r2, r3
 8005acc:	4b03      	ldr	r3, [pc, #12]	@ (8005adc <HAL_IncTick+0x20>)
 8005ace:	601a      	str	r2, [r3, #0]
}
 8005ad0:	46c0      	nop			@ (mov r8, r8)
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}
 8005ad6:	46c0      	nop			@ (mov r8, r8)
 8005ad8:	2000002c 	.word	0x2000002c
 8005adc:	200005a0 	.word	0x200005a0

08005ae0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	af00      	add	r7, sp, #0
  return uwTick;
 8005ae4:	4b02      	ldr	r3, [pc, #8]	@ (8005af0 <HAL_GetTick+0x10>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
}
 8005ae8:	0018      	movs	r0, r3
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	46c0      	nop			@ (mov r8, r8)
 8005af0:	200005a0 	.word	0x200005a0

08005af4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b084      	sub	sp, #16
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005afc:	f7ff fff0 	bl	8005ae0 <HAL_GetTick>
 8005b00:	0003      	movs	r3, r0
 8005b02:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	3301      	adds	r3, #1
 8005b0c:	d005      	beq.n	8005b1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005b0e:	4b0a      	ldr	r3, [pc, #40]	@ (8005b38 <HAL_Delay+0x44>)
 8005b10:	781b      	ldrb	r3, [r3, #0]
 8005b12:	001a      	movs	r2, r3
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	189b      	adds	r3, r3, r2
 8005b18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005b1a:	46c0      	nop			@ (mov r8, r8)
 8005b1c:	f7ff ffe0 	bl	8005ae0 <HAL_GetTick>
 8005b20:	0002      	movs	r2, r0
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	1ad3      	subs	r3, r2, r3
 8005b26:	68fa      	ldr	r2, [r7, #12]
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d8f7      	bhi.n	8005b1c <HAL_Delay+0x28>
  {
  }
}
 8005b2c:	46c0      	nop			@ (mov r8, r8)
 8005b2e:	46c0      	nop			@ (mov r8, r8)
 8005b30:	46bd      	mov	sp, r7
 8005b32:	b004      	add	sp, #16
 8005b34:	bd80      	pop	{r7, pc}
 8005b36:	46c0      	nop			@ (mov r8, r8)
 8005b38:	2000002c 	.word	0x2000002c

08005b3c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b082      	sub	sp, #8
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4a05      	ldr	r2, [pc, #20]	@ (8005b60 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8005b4c:	401a      	ands	r2, r3
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	431a      	orrs	r2, r3
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	601a      	str	r2, [r3, #0]
}
 8005b56:	46c0      	nop			@ (mov r8, r8)
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	b002      	add	sp, #8
 8005b5c:	bd80      	pop	{r7, pc}
 8005b5e:	46c0      	nop			@ (mov r8, r8)
 8005b60:	ff3fffff 	.word	0xff3fffff

08005b64 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b082      	sub	sp, #8
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	23c0      	movs	r3, #192	@ 0xc0
 8005b72:	041b      	lsls	r3, r3, #16
 8005b74:	4013      	ands	r3, r2
}
 8005b76:	0018      	movs	r0, r3
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	b002      	add	sp, #8
 8005b7c:	bd80      	pop	{r7, pc}

08005b7e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8005b7e:	b580      	push	{r7, lr}
 8005b80:	b084      	sub	sp, #16
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	60f8      	str	r0, [r7, #12]
 8005b86:	60b9      	str	r1, [r7, #8]
 8005b88:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	695b      	ldr	r3, [r3, #20]
 8005b8e:	68ba      	ldr	r2, [r7, #8]
 8005b90:	2104      	movs	r1, #4
 8005b92:	400a      	ands	r2, r1
 8005b94:	2107      	movs	r1, #7
 8005b96:	4091      	lsls	r1, r2
 8005b98:	000a      	movs	r2, r1
 8005b9a:	43d2      	mvns	r2, r2
 8005b9c:	401a      	ands	r2, r3
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	2104      	movs	r1, #4
 8005ba2:	400b      	ands	r3, r1
 8005ba4:	6879      	ldr	r1, [r7, #4]
 8005ba6:	4099      	lsls	r1, r3
 8005ba8:	000b      	movs	r3, r1
 8005baa:	431a      	orrs	r2, r3
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8005bb0:	46c0      	nop			@ (mov r8, r8)
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	b004      	add	sp, #16
 8005bb6:	bd80      	pop	{r7, pc}

08005bb8 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b082      	sub	sp, #8
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
 8005bc0:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	695b      	ldr	r3, [r3, #20]
 8005bc6:	683a      	ldr	r2, [r7, #0]
 8005bc8:	2104      	movs	r1, #4
 8005bca:	400a      	ands	r2, r1
 8005bcc:	2107      	movs	r1, #7
 8005bce:	4091      	lsls	r1, r2
 8005bd0:	000a      	movs	r2, r1
 8005bd2:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	2104      	movs	r1, #4
 8005bd8:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8005bda:	40da      	lsrs	r2, r3
 8005bdc:	0013      	movs	r3, r2
}
 8005bde:	0018      	movs	r0, r3
 8005be0:	46bd      	mov	sp, r7
 8005be2:	b002      	add	sp, #8
 8005be4:	bd80      	pop	{r7, pc}

08005be6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8005be6:	b580      	push	{r7, lr}
 8005be8:	b082      	sub	sp, #8
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	68da      	ldr	r2, [r3, #12]
 8005bf2:	23c0      	movs	r3, #192	@ 0xc0
 8005bf4:	011b      	lsls	r3, r3, #4
 8005bf6:	4013      	ands	r3, r2
 8005bf8:	d101      	bne.n	8005bfe <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	e000      	b.n	8005c00 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005bfe:	2300      	movs	r3, #0
}
 8005c00:	0018      	movs	r0, r3
 8005c02:	46bd      	mov	sp, r7
 8005c04:	b002      	add	sp, #8
 8005c06:	bd80      	pop	{r7, pc}

08005c08 <LL_ADC_REG_SetSequencerRanks>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b084      	sub	sp, #16
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	60f8      	str	r0, [r7, #12]
 8005c10:	60b9      	str	r1, [r7, #8]
 8005c12:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c18:	68ba      	ldr	r2, [r7, #8]
 8005c1a:	211f      	movs	r1, #31
 8005c1c:	400a      	ands	r2, r1
 8005c1e:	210f      	movs	r1, #15
 8005c20:	4091      	lsls	r1, r2
 8005c22:	000a      	movs	r2, r1
 8005c24:	43d2      	mvns	r2, r2
 8005c26:	401a      	ands	r2, r3
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	0e9b      	lsrs	r3, r3, #26
 8005c2c:	210f      	movs	r1, #15
 8005c2e:	4019      	ands	r1, r3
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	201f      	movs	r0, #31
 8005c34:	4003      	ands	r3, r0
 8005c36:	4099      	lsls	r1, r3
 8005c38:	000b      	movs	r3, r1
 8005c3a:	431a      	orrs	r2, r3
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005c40:	46c0      	nop			@ (mov r8, r8)
 8005c42:	46bd      	mov	sp, r7
 8005c44:	b004      	add	sp, #16
 8005c46:	bd80      	pop	{r7, pc}

08005c48 <LL_ADC_REG_SetSequencerChAdd>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b082      	sub	sp, #8
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
 8005c50:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	025b      	lsls	r3, r3, #9
 8005c5a:	0a5b      	lsrs	r3, r3, #9
 8005c5c:	431a      	orrs	r2, r3
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005c62:	46c0      	nop			@ (mov r8, r8)
 8005c64:	46bd      	mov	sp, r7
 8005c66:	b002      	add	sp, #8
 8005c68:	bd80      	pop	{r7, pc}

08005c6a <LL_ADC_REG_SetSequencerChRem>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8005c6a:	b580      	push	{r7, lr}
 8005c6c:	b082      	sub	sp, #8
 8005c6e:	af00      	add	r7, sp, #0
 8005c70:	6078      	str	r0, [r7, #4]
 8005c72:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c78:	683a      	ldr	r2, [r7, #0]
 8005c7a:	0252      	lsls	r2, r2, #9
 8005c7c:	0a52      	lsrs	r2, r2, #9
 8005c7e:	43d2      	mvns	r2, r2
 8005c80:	401a      	ands	r2, r3
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005c86:	46c0      	nop			@ (mov r8, r8)
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	b002      	add	sp, #8
 8005c8c:	bd80      	pop	{r7, pc}
	...

08005c90 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b084      	sub	sp, #16
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	60f8      	str	r0, [r7, #12]
 8005c98:	60b9      	str	r1, [r7, #8]
 8005c9a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	695b      	ldr	r3, [r3, #20]
 8005ca0:	68ba      	ldr	r2, [r7, #8]
 8005ca2:	0212      	lsls	r2, r2, #8
 8005ca4:	43d2      	mvns	r2, r2
 8005ca6:	401a      	ands	r2, r3
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	021b      	lsls	r3, r3, #8
 8005cac:	6879      	ldr	r1, [r7, #4]
 8005cae:	400b      	ands	r3, r1
 8005cb0:	4904      	ldr	r1, [pc, #16]	@ (8005cc4 <LL_ADC_SetChannelSamplingTime+0x34>)
 8005cb2:	400b      	ands	r3, r1
 8005cb4:	431a      	orrs	r2, r3
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8005cba:	46c0      	nop			@ (mov r8, r8)
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	b004      	add	sp, #16
 8005cc0:	bd80      	pop	{r7, pc}
 8005cc2:	46c0      	nop			@ (mov r8, r8)
 8005cc4:	7fffff00 	.word	0x7fffff00

08005cc8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b082      	sub	sp, #8
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	689b      	ldr	r3, [r3, #8]
 8005cd4:	4a05      	ldr	r2, [pc, #20]	@ (8005cec <LL_ADC_EnableInternalRegulator+0x24>)
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	2280      	movs	r2, #128	@ 0x80
 8005cda:	0552      	lsls	r2, r2, #21
 8005cdc:	431a      	orrs	r2, r3
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005ce2:	46c0      	nop			@ (mov r8, r8)
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	b002      	add	sp, #8
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	46c0      	nop			@ (mov r8, r8)
 8005cec:	6fffffe8 	.word	0x6fffffe8

08005cf0 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b082      	sub	sp, #8
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	4a03      	ldr	r2, [pc, #12]	@ (8005d0c <LL_ADC_DisableInternalRegulator+0x1c>)
 8005cfe:	401a      	ands	r2, r3
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	609a      	str	r2, [r3, #8]
}
 8005d04:	46c0      	nop			@ (mov r8, r8)
 8005d06:	46bd      	mov	sp, r7
 8005d08:	b002      	add	sp, #8
 8005d0a:	bd80      	pop	{r7, pc}
 8005d0c:	6fffffe8 	.word	0x6fffffe8

08005d10 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b082      	sub	sp, #8
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	689a      	ldr	r2, [r3, #8]
 8005d1c:	2380      	movs	r3, #128	@ 0x80
 8005d1e:	055b      	lsls	r3, r3, #21
 8005d20:	401a      	ands	r2, r3
 8005d22:	2380      	movs	r3, #128	@ 0x80
 8005d24:	055b      	lsls	r3, r3, #21
 8005d26:	429a      	cmp	r2, r3
 8005d28:	d101      	bne.n	8005d2e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e000      	b.n	8005d30 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8005d2e:	2300      	movs	r3, #0
}
 8005d30:	0018      	movs	r0, r3
 8005d32:	46bd      	mov	sp, r7
 8005d34:	b002      	add	sp, #8
 8005d36:	bd80      	pop	{r7, pc}

08005d38 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b082      	sub	sp, #8
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	689b      	ldr	r3, [r3, #8]
 8005d44:	4a04      	ldr	r2, [pc, #16]	@ (8005d58 <LL_ADC_Enable+0x20>)
 8005d46:	4013      	ands	r3, r2
 8005d48:	2201      	movs	r2, #1
 8005d4a:	431a      	orrs	r2, r3
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005d50:	46c0      	nop			@ (mov r8, r8)
 8005d52:	46bd      	mov	sp, r7
 8005d54:	b002      	add	sp, #8
 8005d56:	bd80      	pop	{r7, pc}
 8005d58:	7fffffe8 	.word	0x7fffffe8

08005d5c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b082      	sub	sp, #8
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	4a04      	ldr	r2, [pc, #16]	@ (8005d7c <LL_ADC_Disable+0x20>)
 8005d6a:	4013      	ands	r3, r2
 8005d6c:	2202      	movs	r2, #2
 8005d6e:	431a      	orrs	r2, r3
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8005d74:	46c0      	nop			@ (mov r8, r8)
 8005d76:	46bd      	mov	sp, r7
 8005d78:	b002      	add	sp, #8
 8005d7a:	bd80      	pop	{r7, pc}
 8005d7c:	7fffffe8 	.word	0x7fffffe8

08005d80 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b082      	sub	sp, #8
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	4013      	ands	r3, r2
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d101      	bne.n	8005d98 <LL_ADC_IsEnabled+0x18>
 8005d94:	2301      	movs	r3, #1
 8005d96:	e000      	b.n	8005d9a <LL_ADC_IsEnabled+0x1a>
 8005d98:	2300      	movs	r3, #0
}
 8005d9a:	0018      	movs	r0, r3
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	b002      	add	sp, #8
 8005da0:	bd80      	pop	{r7, pc}

08005da2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8005da2:	b580      	push	{r7, lr}
 8005da4:	b082      	sub	sp, #8
 8005da6:	af00      	add	r7, sp, #0
 8005da8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	2202      	movs	r2, #2
 8005db0:	4013      	ands	r3, r2
 8005db2:	2b02      	cmp	r3, #2
 8005db4:	d101      	bne.n	8005dba <LL_ADC_IsDisableOngoing+0x18>
 8005db6:	2301      	movs	r3, #1
 8005db8:	e000      	b.n	8005dbc <LL_ADC_IsDisableOngoing+0x1a>
 8005dba:	2300      	movs	r3, #0
}
 8005dbc:	0018      	movs	r0, r3
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	b002      	add	sp, #8
 8005dc2:	bd80      	pop	{r7, pc}

08005dc4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b082      	sub	sp, #8
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	4a04      	ldr	r2, [pc, #16]	@ (8005de4 <LL_ADC_REG_StartConversion+0x20>)
 8005dd2:	4013      	ands	r3, r2
 8005dd4:	2204      	movs	r2, #4
 8005dd6:	431a      	orrs	r2, r3
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005ddc:	46c0      	nop			@ (mov r8, r8)
 8005dde:	46bd      	mov	sp, r7
 8005de0:	b002      	add	sp, #8
 8005de2:	bd80      	pop	{r7, pc}
 8005de4:	7fffffe8 	.word	0x7fffffe8

08005de8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b082      	sub	sp, #8
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	4a04      	ldr	r2, [pc, #16]	@ (8005e08 <LL_ADC_REG_StopConversion+0x20>)
 8005df6:	4013      	ands	r3, r2
 8005df8:	2210      	movs	r2, #16
 8005dfa:	431a      	orrs	r2, r3
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8005e00:	46c0      	nop			@ (mov r8, r8)
 8005e02:	46bd      	mov	sp, r7
 8005e04:	b002      	add	sp, #8
 8005e06:	bd80      	pop	{r7, pc}
 8005e08:	7fffffe8 	.word	0x7fffffe8

08005e0c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b082      	sub	sp, #8
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	689b      	ldr	r3, [r3, #8]
 8005e18:	2204      	movs	r2, #4
 8005e1a:	4013      	ands	r3, r2
 8005e1c:	2b04      	cmp	r3, #4
 8005e1e:	d101      	bne.n	8005e24 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005e20:	2301      	movs	r3, #1
 8005e22:	e000      	b.n	8005e26 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005e24:	2300      	movs	r3, #0
}
 8005e26:	0018      	movs	r0, r3
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	b002      	add	sp, #8
 8005e2c:	bd80      	pop	{r7, pc}
	...

08005e30 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b088      	sub	sp, #32
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005e38:	231f      	movs	r3, #31
 8005e3a:	18fb      	adds	r3, r7, r3
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8005e40:	2300      	movs	r3, #0
 8005e42:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8005e44:	2300      	movs	r3, #0
 8005e46:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d101      	bne.n	8005e56 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e17e      	b.n	8006154 <HAL_ADC_Init+0x324>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d10a      	bne.n	8005e74 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	0018      	movs	r0, r3
 8005e62:	f7fc fcef 	bl	8002844 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2254      	movs	r2, #84	@ 0x54
 8005e70:	2100      	movs	r1, #0
 8005e72:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	0018      	movs	r0, r3
 8005e7a:	f7ff ff49 	bl	8005d10 <LL_ADC_IsInternalRegulatorEnabled>
 8005e7e:	1e03      	subs	r3, r0, #0
 8005e80:	d114      	bne.n	8005eac <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	0018      	movs	r0, r3
 8005e88:	f7ff ff1e 	bl	8005cc8 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8005e8c:	4bb3      	ldr	r3, [pc, #716]	@ (800615c <HAL_ADC_Init+0x32c>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	49b3      	ldr	r1, [pc, #716]	@ (8006160 <HAL_ADC_Init+0x330>)
 8005e92:	0018      	movs	r0, r3
 8005e94:	f7fa f938 	bl	8000108 <__udivsi3>
 8005e98:	0003      	movs	r3, r0
 8005e9a:	005b      	lsls	r3, r3, #1
 8005e9c:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005e9e:	e002      	b.n	8005ea6 <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	3b01      	subs	r3, #1
 8005ea4:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d1f9      	bne.n	8005ea0 <HAL_ADC_Init+0x70>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	0018      	movs	r0, r3
 8005eb2:	f7ff ff2d 	bl	8005d10 <LL_ADC_IsInternalRegulatorEnabled>
 8005eb6:	1e03      	subs	r3, r0, #0
 8005eb8:	d10f      	bne.n	8005eda <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ebe:	2210      	movs	r2, #16
 8005ec0:	431a      	orrs	r2, r3
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005eca:	2201      	movs	r2, #1
 8005ecc:	431a      	orrs	r2, r3
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005ed2:	231f      	movs	r3, #31
 8005ed4:	18fb      	adds	r3, r7, r3
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	0018      	movs	r0, r3
 8005ee0:	f7ff ff94 	bl	8005e0c <LL_ADC_REG_IsConversionOngoing>
 8005ee4:	0003      	movs	r3, r0
 8005ee6:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005eec:	2210      	movs	r2, #16
 8005eee:	4013      	ands	r3, r2
 8005ef0:	d000      	beq.n	8005ef4 <HAL_ADC_Init+0xc4>
 8005ef2:	e122      	b.n	800613a <HAL_ADC_Init+0x30a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d000      	beq.n	8005efc <HAL_ADC_Init+0xcc>
 8005efa:	e11e      	b.n	800613a <HAL_ADC_Init+0x30a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f00:	4a98      	ldr	r2, [pc, #608]	@ (8006164 <HAL_ADC_Init+0x334>)
 8005f02:	4013      	ands	r3, r2
 8005f04:	2202      	movs	r2, #2
 8005f06:	431a      	orrs	r2, r3
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	0018      	movs	r0, r3
 8005f12:	f7ff ff35 	bl	8005d80 <LL_ADC_IsEnabled>
 8005f16:	1e03      	subs	r3, r0, #0
 8005f18:	d000      	beq.n	8005f1c <HAL_ADC_Init+0xec>
 8005f1a:	e0ad      	b.n	8006078 <HAL_ADC_Init+0x248>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	7e1b      	ldrb	r3, [r3, #24]
 8005f24:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8005f26:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	7e5b      	ldrb	r3, [r3, #25]
 8005f2c:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8005f2e:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	7e9b      	ldrb	r3, [r3, #26]
 8005f34:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8005f36:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d002      	beq.n	8005f46 <HAL_ADC_Init+0x116>
 8005f40:	2380      	movs	r3, #128	@ 0x80
 8005f42:	015b      	lsls	r3, r3, #5
 8005f44:	e000      	b.n	8005f48 <HAL_ADC_Init+0x118>
 8005f46:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8005f48:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8005f4e:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	691b      	ldr	r3, [r3, #16]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	da04      	bge.n	8005f62 <HAL_ADC_Init+0x132>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	691b      	ldr	r3, [r3, #16]
 8005f5c:	005b      	lsls	r3, r3, #1
 8005f5e:	085b      	lsrs	r3, r3, #1
 8005f60:	e001      	b.n	8005f66 <HAL_ADC_Init+0x136>
 8005f62:	2380      	movs	r3, #128	@ 0x80
 8005f64:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8005f66:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	212c      	movs	r1, #44	@ 0x2c
 8005f6c:	5c5b      	ldrb	r3, [r3, r1]
 8005f6e:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8005f70:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8005f72:	69ba      	ldr	r2, [r7, #24]
 8005f74:	4313      	orrs	r3, r2
 8005f76:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2220      	movs	r2, #32
 8005f7c:	5c9b      	ldrb	r3, [r3, r2]
 8005f7e:	2b01      	cmp	r3, #1
 8005f80:	d115      	bne.n	8005fae <HAL_ADC_Init+0x17e>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	7e9b      	ldrb	r3, [r3, #26]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d105      	bne.n	8005f96 <HAL_ADC_Init+0x166>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8005f8a:	69bb      	ldr	r3, [r7, #24]
 8005f8c:	2280      	movs	r2, #128	@ 0x80
 8005f8e:	0252      	lsls	r2, r2, #9
 8005f90:	4313      	orrs	r3, r2
 8005f92:	61bb      	str	r3, [r7, #24]
 8005f94:	e00b      	b.n	8005fae <HAL_ADC_Init+0x17e>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f9a:	2220      	movs	r2, #32
 8005f9c:	431a      	orrs	r2, r3
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	431a      	orrs	r2, r3
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d00a      	beq.n	8005fcc <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005fba:	23e0      	movs	r3, #224	@ 0xe0
 8005fbc:	005b      	lsls	r3, r3, #1
 8005fbe:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	69ba      	ldr	r2, [r7, #24]
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	68db      	ldr	r3, [r3, #12]
 8005fd2:	4a65      	ldr	r2, [pc, #404]	@ (8006168 <HAL_ADC_Init+0x338>)
 8005fd4:	4013      	ands	r3, r2
 8005fd6:	0019      	movs	r1, r3
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	69ba      	ldr	r2, [r7, #24]
 8005fde:	430a      	orrs	r2, r1
 8005fe0:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	0f9b      	lsrs	r3, r3, #30
 8005fe8:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	697a      	ldr	r2, [r7, #20]
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	223c      	movs	r2, #60	@ 0x3c
 8005ffa:	5c9b      	ldrb	r3, [r3, r2]
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d111      	bne.n	8006024 <HAL_ADC_Init+0x1f4>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	0f9b      	lsrs	r3, r3, #30
 8006006:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800600c:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 8006012:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8006018:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	4313      	orrs	r3, r2
 800601e:	2201      	movs	r2, #1
 8006020:	4313      	orrs	r3, r2
 8006022:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	691b      	ldr	r3, [r3, #16]
 800602a:	4a50      	ldr	r2, [pc, #320]	@ (800616c <HAL_ADC_Init+0x33c>)
 800602c:	4013      	ands	r3, r2
 800602e:	0019      	movs	r1, r3
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	697a      	ldr	r2, [r7, #20]
 8006036:	430a      	orrs	r2, r1
 8006038:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	685a      	ldr	r2, [r3, #4]
 800603e:	23c0      	movs	r3, #192	@ 0xc0
 8006040:	061b      	lsls	r3, r3, #24
 8006042:	429a      	cmp	r2, r3
 8006044:	d018      	beq.n	8006078 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800604a:	2380      	movs	r3, #128	@ 0x80
 800604c:	05db      	lsls	r3, r3, #23
 800604e:	429a      	cmp	r2, r3
 8006050:	d012      	beq.n	8006078 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8006056:	2380      	movs	r3, #128	@ 0x80
 8006058:	061b      	lsls	r3, r3, #24
 800605a:	429a      	cmp	r2, r3
 800605c:	d00c      	beq.n	8006078 <HAL_ADC_Init+0x248>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800605e:	4b44      	ldr	r3, [pc, #272]	@ (8006170 <HAL_ADC_Init+0x340>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a44      	ldr	r2, [pc, #272]	@ (8006174 <HAL_ADC_Init+0x344>)
 8006064:	4013      	ands	r3, r2
 8006066:	0019      	movs	r1, r3
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	685a      	ldr	r2, [r3, #4]
 800606c:	23f0      	movs	r3, #240	@ 0xf0
 800606e:	039b      	lsls	r3, r3, #14
 8006070:	401a      	ands	r2, r3
 8006072:	4b3f      	ldr	r3, [pc, #252]	@ (8006170 <HAL_ADC_Init+0x340>)
 8006074:	430a      	orrs	r2, r1
 8006076:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6818      	ldr	r0, [r3, #0]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006080:	001a      	movs	r2, r3
 8006082:	2100      	movs	r1, #0
 8006084:	f7ff fd7b 	bl	8005b7e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6818      	ldr	r0, [r3, #0]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006090:	4939      	ldr	r1, [pc, #228]	@ (8006178 <HAL_ADC_Init+0x348>)
 8006092:	001a      	movs	r2, r3
 8006094:	f7ff fd73 	bl	8005b7e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	691b      	ldr	r3, [r3, #16]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d109      	bne.n	80060b4 <HAL_ADC_Init+0x284>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	2110      	movs	r1, #16
 80060ac:	4249      	negs	r1, r1
 80060ae:	430a      	orrs	r2, r1
 80060b0:	629a      	str	r2, [r3, #40]	@ 0x28
 80060b2:	e018      	b.n	80060e6 <HAL_ADC_Init+0x2b6>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	691a      	ldr	r2, [r3, #16]
 80060b8:	2380      	movs	r3, #128	@ 0x80
 80060ba:	039b      	lsls	r3, r3, #14
 80060bc:	429a      	cmp	r2, r3
 80060be:	d112      	bne.n	80060e6 <HAL_ADC_Init+0x2b6>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	69db      	ldr	r3, [r3, #28]
 80060ca:	3b01      	subs	r3, #1
 80060cc:	009b      	lsls	r3, r3, #2
 80060ce:	221c      	movs	r2, #28
 80060d0:	4013      	ands	r3, r2
 80060d2:	2210      	movs	r2, #16
 80060d4:	4252      	negs	r2, r2
 80060d6:	409a      	lsls	r2, r3
 80060d8:	0011      	movs	r1, r2
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	430a      	orrs	r2, r1
 80060e4:	629a      	str	r2, [r3, #40]	@ 0x28
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	2100      	movs	r1, #0
 80060ec:	0018      	movs	r0, r3
 80060ee:	f7ff fd63 	bl	8005bb8 <LL_ADC_GetSamplingTimeCommonChannels>
 80060f2:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80060f8:	429a      	cmp	r2, r3
 80060fa:	d10b      	bne.n	8006114 <HAL_ADC_Init+0x2e4>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2200      	movs	r2, #0
 8006100:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006106:	2203      	movs	r2, #3
 8006108:	4393      	bics	r3, r2
 800610a:	2201      	movs	r2, #1
 800610c:	431a      	orrs	r2, r3
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8006112:	e01c      	b.n	800614e <HAL_ADC_Init+0x31e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006118:	2212      	movs	r2, #18
 800611a:	4393      	bics	r3, r2
 800611c:	2210      	movs	r2, #16
 800611e:	431a      	orrs	r2, r3
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006128:	2201      	movs	r2, #1
 800612a:	431a      	orrs	r2, r3
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8006130:	231f      	movs	r3, #31
 8006132:	18fb      	adds	r3, r7, r3
 8006134:	2201      	movs	r2, #1
 8006136:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8006138:	e009      	b.n	800614e <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800613e:	2210      	movs	r2, #16
 8006140:	431a      	orrs	r2, r3
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8006146:	231f      	movs	r3, #31
 8006148:	18fb      	adds	r3, r7, r3
 800614a:	2201      	movs	r2, #1
 800614c:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 800614e:	231f      	movs	r3, #31
 8006150:	18fb      	adds	r3, r7, r3
 8006152:	781b      	ldrb	r3, [r3, #0]
}
 8006154:	0018      	movs	r0, r3
 8006156:	46bd      	mov	sp, r7
 8006158:	b008      	add	sp, #32
 800615a:	bd80      	pop	{r7, pc}
 800615c:	20000024 	.word	0x20000024
 8006160:	00030d40 	.word	0x00030d40
 8006164:	fffffefd 	.word	0xfffffefd
 8006168:	ffde0201 	.word	0xffde0201
 800616c:	1ffffc02 	.word	0x1ffffc02
 8006170:	40012708 	.word	0x40012708
 8006174:	ffc3ffff 	.word	0xffc3ffff
 8006178:	7fffff04 	.word	0x7fffff04

0800617c <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 800617c:	b5b0      	push	{r4, r5, r7, lr}
 800617e:	b084      	sub	sp, #16
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d101      	bne.n	800618e <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	e081      	b.n	8006292 <HAL_ADC_DeInit+0x116>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006192:	2202      	movs	r2, #2
 8006194:	431a      	orrs	r2, r3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800619a:	250f      	movs	r5, #15
 800619c:	197c      	adds	r4, r7, r5
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	0018      	movs	r0, r3
 80061a2:	f000 fb6d 	bl	8006880 <ADC_ConversionStop>
 80061a6:	0003      	movs	r3, r0
 80061a8:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80061aa:	197b      	adds	r3, r7, r5
 80061ac:	781b      	ldrb	r3, [r3, #0]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d112      	bne.n	80061d8 <HAL_ADC_DeInit+0x5c>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80061b2:	197c      	adds	r4, r7, r5
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	0018      	movs	r0, r3
 80061b8:	f000 fc1c 	bl	80069f4 <ADC_Disable>
 80061bc:	0003      	movs	r3, r0
 80061be:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80061c0:	197b      	adds	r3, r7, r5
 80061c2:	781b      	ldrb	r3, [r3, #0]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d102      	bne.n	80061ce <HAL_ADC_DeInit+0x52>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2201      	movs	r2, #1
 80061cc:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	0018      	movs	r0, r3
 80061d4:	f7ff fd8c 	bl	8005cf0 <LL_ADC_DisableInternalRegulator>
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */

  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	685a      	ldr	r2, [r3, #4]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	492e      	ldr	r1, [pc, #184]	@ (800629c <HAL_ADC_DeInit+0x120>)
 80061e4:	400a      	ands	r2, r1
 80061e6:	605a      	str	r2, [r3, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOCAL | ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a2c      	ldr	r2, [pc, #176]	@ (80062a0 <HAL_ADC_DeInit+0x124>)
 80061ee:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH  | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	68da      	ldr	r2, [r3, #12]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	492a      	ldr	r1, [pc, #168]	@ (80062a4 <HAL_ADC_DeInit+0x128>)
 80061fc:	400a      	ands	r2, r1
 80061fe:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	691a      	ldr	r2, [r3, #16]
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	0092      	lsls	r2, r2, #2
 800620c:	0892      	lsrs	r2, r2, #2
 800620e:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	695a      	ldr	r2, [r3, #20]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	2107      	movs	r1, #7
 800621c:	438a      	bics	r2, r1
 800621e:	615a      	str	r2, [r3, #20]

  /* Reset registers AWDxTR */
  hadc->Instance->AWD1TR &= ~(ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	6a1a      	ldr	r2, [r3, #32]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	491f      	ldr	r1, [pc, #124]	@ (80062a8 <HAL_ADC_DeInit+0x12c>)
 800622c:	400a      	ands	r2, r1
 800622e:	621a      	str	r2, [r3, #32]
  hadc->Instance->AWD2TR &= ~(ADC_AWD2TR_HT2 | ADC_AWD2TR_LT2);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	491b      	ldr	r1, [pc, #108]	@ (80062a8 <HAL_ADC_DeInit+0x12c>)
 800623c:	400a      	ands	r2, r1
 800623e:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc->Instance->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4917      	ldr	r1, [pc, #92]	@ (80062a8 <HAL_ADC_DeInit+0x12c>)
 800624c:	400a      	ands	r2, r1
 800624e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	2200      	movs	r2, #0
 800625c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC1_COMMON->CCR &= ~(ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 800625e:	4b13      	ldr	r3, [pc, #76]	@ (80062ac <HAL_ADC_DeInit+0x130>)
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	4b12      	ldr	r3, [pc, #72]	@ (80062ac <HAL_ADC_DeInit+0x130>)
 8006264:	4912      	ldr	r1, [pc, #72]	@ (80062b0 <HAL_ADC_DeInit+0x134>)
 8006266:	400a      	ands	r2, r1
 8006268:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	0018      	movs	r0, r3
 800626e:	f7fc fb73 	bl	8002958 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2200      	movs	r2, #0
 8006276:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2200      	movs	r2, #0
 800627c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2200      	movs	r2, #0
 8006282:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2254      	movs	r2, #84	@ 0x54
 8006288:	2100      	movs	r1, #0
 800628a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 800628c:	230f      	movs	r3, #15
 800628e:	18fb      	adds	r3, r7, r3
 8006290:	781b      	ldrb	r3, [r3, #0]
}
 8006292:	0018      	movs	r0, r3
 8006294:	46bd      	mov	sp, r7
 8006296:	b004      	add	sp, #16
 8006298:	bdb0      	pop	{r4, r5, r7, pc}
 800629a:	46c0      	nop			@ (mov r8, r8)
 800629c:	fffff460 	.word	0xfffff460
 80062a0:	00000b9f 	.word	0x00000b9f
 80062a4:	831e0200 	.word	0x831e0200
 80062a8:	f000f000 	.word	0xf000f000
 80062ac:	40012708 	.word	0x40012708
 80062b0:	ff03ffff 	.word	0xff03ffff

080062b4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80062b4:	b5b0      	push	{r4, r5, r7, lr}
 80062b6:	b086      	sub	sp, #24
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	60f8      	str	r0, [r7, #12]
 80062bc:	60b9      	str	r1, [r7, #8]
 80062be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	0018      	movs	r0, r3
 80062c6:	f7ff fda1 	bl	8005e0c <LL_ADC_REG_IsConversionOngoing>
 80062ca:	1e03      	subs	r3, r0, #0
 80062cc:	d16c      	bne.n	80063a8 <HAL_ADC_Start_DMA+0xf4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2254      	movs	r2, #84	@ 0x54
 80062d2:	5c9b      	ldrb	r3, [r3, r2]
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	d101      	bne.n	80062dc <HAL_ADC_Start_DMA+0x28>
 80062d8:	2302      	movs	r3, #2
 80062da:	e06c      	b.n	80063b6 <HAL_ADC_Start_DMA+0x102>
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2254      	movs	r2, #84	@ 0x54
 80062e0:	2101      	movs	r1, #1
 80062e2:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	68db      	ldr	r3, [r3, #12]
 80062ea:	2201      	movs	r2, #1
 80062ec:	4013      	ands	r3, r2
 80062ee:	d113      	bne.n	8006318 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	0018      	movs	r0, r3
 80062f6:	f7ff fd43 	bl	8005d80 <LL_ADC_IsEnabled>
 80062fa:	1e03      	subs	r3, r0, #0
 80062fc:	d004      	beq.n	8006308 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	0018      	movs	r0, r3
 8006304:	f7ff fd2a 	bl	8005d5c <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	68da      	ldr	r2, [r3, #12]
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	2101      	movs	r1, #1
 8006314:	430a      	orrs	r2, r1
 8006316:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006318:	2517      	movs	r5, #23
 800631a:	197c      	adds	r4, r7, r5
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	0018      	movs	r0, r3
 8006320:	f000 faea 	bl	80068f8 <ADC_Enable>
 8006324:	0003      	movs	r3, r0
 8006326:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006328:	002c      	movs	r4, r5
 800632a:	193b      	adds	r3, r7, r4
 800632c:	781b      	ldrb	r3, [r3, #0]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d13e      	bne.n	80063b0 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006336:	4a22      	ldr	r2, [pc, #136]	@ (80063c0 <HAL_ADC_Start_DMA+0x10c>)
 8006338:	4013      	ands	r3, r2
 800633a:	2280      	movs	r2, #128	@ 0x80
 800633c:	0052      	lsls	r2, r2, #1
 800633e:	431a      	orrs	r2, r3
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2200      	movs	r2, #0
 8006348:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800634e:	4a1d      	ldr	r2, [pc, #116]	@ (80063c4 <HAL_ADC_Start_DMA+0x110>)
 8006350:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006356:	4a1c      	ldr	r2, [pc, #112]	@ (80063c8 <HAL_ADC_Start_DMA+0x114>)
 8006358:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800635e:	4a1b      	ldr	r2, [pc, #108]	@ (80063cc <HAL_ADC_Start_DMA+0x118>)
 8006360:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	221c      	movs	r2, #28
 8006368:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	2254      	movs	r2, #84	@ 0x54
 800636e:	2100      	movs	r1, #0
 8006370:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	685a      	ldr	r2, [r3, #4]
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	2110      	movs	r1, #16
 800637e:	430a      	orrs	r2, r1
 8006380:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	3340      	adds	r3, #64	@ 0x40
 800638c:	0019      	movs	r1, r3
 800638e:	68ba      	ldr	r2, [r7, #8]
 8006390:	193c      	adds	r4, r7, r4
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	f000 fe26 	bl	8006fe4 <HAL_DMA_Start_IT>
 8006398:	0003      	movs	r3, r0
 800639a:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	0018      	movs	r0, r3
 80063a2:	f7ff fd0f 	bl	8005dc4 <LL_ADC_REG_StartConversion>
 80063a6:	e003      	b.n	80063b0 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80063a8:	2317      	movs	r3, #23
 80063aa:	18fb      	adds	r3, r7, r3
 80063ac:	2202      	movs	r2, #2
 80063ae:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 80063b0:	2317      	movs	r3, #23
 80063b2:	18fb      	adds	r3, r7, r3
 80063b4:	781b      	ldrb	r3, [r3, #0]
}
 80063b6:	0018      	movs	r0, r3
 80063b8:	46bd      	mov	sp, r7
 80063ba:	b006      	add	sp, #24
 80063bc:	bdb0      	pop	{r4, r5, r7, pc}
 80063be:	46c0      	nop			@ (mov r8, r8)
 80063c0:	fffff0fe 	.word	0xfffff0fe
 80063c4:	08006aa5 	.word	0x08006aa5
 80063c8:	08006b6d 	.word	0x08006b6d
 80063cc:	08006b8b 	.word	0x08006b8b

080063d0 <HAL_ADC_Stop_DMA>:
  *         ADC peripheral.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80063d0:	b5b0      	push	{r4, r5, r7, lr}
 80063d2:	b084      	sub	sp, #16
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2254      	movs	r2, #84	@ 0x54
 80063dc:	5c9b      	ldrb	r3, [r3, r2]
 80063de:	2b01      	cmp	r3, #1
 80063e0:	d101      	bne.n	80063e6 <HAL_ADC_Stop_DMA+0x16>
 80063e2:	2302      	movs	r3, #2
 80063e4:	e05f      	b.n	80064a6 <HAL_ADC_Stop_DMA+0xd6>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2254      	movs	r2, #84	@ 0x54
 80063ea:	2101      	movs	r1, #1
 80063ec:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80063ee:	250f      	movs	r5, #15
 80063f0:	197c      	adds	r4, r7, r5
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	0018      	movs	r0, r3
 80063f6:	f000 fa43 	bl	8006880 <ADC_ConversionStop>
 80063fa:	0003      	movs	r3, r0
 80063fc:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80063fe:	0029      	movs	r1, r5
 8006400:	187b      	adds	r3, r7, r1
 8006402:	781b      	ldrb	r3, [r3, #0]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d147      	bne.n	8006498 <HAL_ADC_Stop_DMA+0xc8>
  {
    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800640c:	2225      	movs	r2, #37	@ 0x25
 800640e:	5c9b      	ldrb	r3, [r3, r2]
 8006410:	b2db      	uxtb	r3, r3
 8006412:	2b02      	cmp	r3, #2
 8006414:	d112      	bne.n	800643c <HAL_ADC_Stop_DMA+0x6c>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800641a:	000d      	movs	r5, r1
 800641c:	187c      	adds	r4, r7, r1
 800641e:	0018      	movs	r0, r3
 8006420:	f000 fe68 	bl	80070f4 <HAL_DMA_Abort>
 8006424:	0003      	movs	r3, r0
 8006426:	7023      	strb	r3, [r4, #0]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8006428:	197b      	adds	r3, r7, r5
 800642a:	781b      	ldrb	r3, [r3, #0]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d005      	beq.n	800643c <HAL_ADC_Stop_DMA+0x6c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006434:	2240      	movs	r2, #64	@ 0x40
 8006436:	431a      	orrs	r2, r3
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	659a      	str	r2, [r3, #88]	@ 0x58
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	685a      	ldr	r2, [r3, #4]
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	2110      	movs	r1, #16
 8006448:	438a      	bics	r2, r1
 800644a:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 800644c:	220f      	movs	r2, #15
 800644e:	18bb      	adds	r3, r7, r2
 8006450:	781b      	ldrb	r3, [r3, #0]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d107      	bne.n	8006466 <HAL_ADC_Stop_DMA+0x96>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8006456:	18bc      	adds	r4, r7, r2
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	0018      	movs	r0, r3
 800645c:	f000 faca 	bl	80069f4 <ADC_Disable>
 8006460:	0003      	movs	r3, r0
 8006462:	7023      	strb	r3, [r4, #0]
 8006464:	e003      	b.n	800646e <HAL_ADC_Stop_DMA+0x9e>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	0018      	movs	r0, r3
 800646a:	f000 fac3 	bl	80069f4 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800646e:	230f      	movs	r3, #15
 8006470:	18fb      	adds	r3, r7, r3
 8006472:	781b      	ldrb	r3, [r3, #0]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d107      	bne.n	8006488 <HAL_ADC_Stop_DMA+0xb8>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800647c:	4a0c      	ldr	r2, [pc, #48]	@ (80064b0 <HAL_ADC_Stop_DMA+0xe0>)
 800647e:	4013      	ands	r3, r2
 8006480:	2201      	movs	r2, #1
 8006482:	431a      	orrs	r2, r3
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }

    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	68da      	ldr	r2, [r3, #12]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	2101      	movs	r1, #1
 8006494:	438a      	bics	r2, r1
 8006496:	60da      	str	r2, [r3, #12]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2254      	movs	r2, #84	@ 0x54
 800649c:	2100      	movs	r1, #0
 800649e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 80064a0:	230f      	movs	r3, #15
 80064a2:	18fb      	adds	r3, r7, r3
 80064a4:	781b      	ldrb	r3, [r3, #0]
}
 80064a6:	0018      	movs	r0, r3
 80064a8:	46bd      	mov	sp, r7
 80064aa:	b004      	add	sp, #16
 80064ac:	bdb0      	pop	{r4, r5, r7, pc}
 80064ae:	46c0      	nop			@ (mov r8, r8)
 80064b0:	fffffefe 	.word	0xfffffefe

080064b4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b082      	sub	sp, #8
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80064bc:	46c0      	nop			@ (mov r8, r8)
 80064be:	46bd      	mov	sp, r7
 80064c0:	b002      	add	sp, #8
 80064c2:	bd80      	pop	{r7, pc}

080064c4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b082      	sub	sp, #8
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80064cc:	46c0      	nop			@ (mov r8, r8)
 80064ce:	46bd      	mov	sp, r7
 80064d0:	b002      	add	sp, #8
 80064d2:	bd80      	pop	{r7, pc}

080064d4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b086      	sub	sp, #24
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
 80064dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80064de:	2317      	movs	r3, #23
 80064e0:	18fb      	adds	r3, r7, r3
 80064e2:	2200      	movs	r2, #0
 80064e4:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80064e6:	2300      	movs	r3, #0
 80064e8:	60fb      	str	r3, [r7, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2254      	movs	r2, #84	@ 0x54
 80064ee:	5c9b      	ldrb	r3, [r3, r2]
 80064f0:	2b01      	cmp	r3, #1
 80064f2:	d101      	bne.n	80064f8 <HAL_ADC_ConfigChannel+0x24>
 80064f4:	2302      	movs	r3, #2
 80064f6:	e1be      	b.n	8006876 <HAL_ADC_ConfigChannel+0x3a2>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2254      	movs	r2, #84	@ 0x54
 80064fc:	2101      	movs	r1, #1
 80064fe:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	0018      	movs	r0, r3
 8006506:	f7ff fc81 	bl	8005e0c <LL_ADC_REG_IsConversionOngoing>
 800650a:	1e03      	subs	r3, r0, #0
 800650c:	d000      	beq.n	8006510 <HAL_ADC_ConfigChannel+0x3c>
 800650e:	e1a1      	b.n	8006854 <HAL_ADC_ConfigChannel+0x380>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	685b      	ldr	r3, [r3, #4]
 8006514:	2b02      	cmp	r3, #2
 8006516:	d100      	bne.n	800651a <HAL_ADC_ConfigChannel+0x46>
 8006518:	e152      	b.n	80067c0 <HAL_ADC_ConfigChannel+0x2ec>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	691a      	ldr	r2, [r3, #16]
 800651e:	2380      	movs	r3, #128	@ 0x80
 8006520:	061b      	lsls	r3, r3, #24
 8006522:	429a      	cmp	r2, r3
 8006524:	d004      	beq.n	8006530 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800652a:	4ac2      	ldr	r2, [pc, #776]	@ (8006834 <HAL_ADC_ConfigChannel+0x360>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d108      	bne.n	8006542 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681a      	ldr	r2, [r3, #0]
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	0019      	movs	r1, r3
 800653a:	0010      	movs	r0, r2
 800653c:	f7ff fb84 	bl	8005c48 <LL_ADC_REG_SetSequencerChAdd>
 8006540:	e0ed      	b.n	800671e <HAL_ADC_ConfigChannel+0x24a>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	211f      	movs	r1, #31
 800654c:	400b      	ands	r3, r1
 800654e:	210f      	movs	r1, #15
 8006550:	4099      	lsls	r1, r3
 8006552:	000b      	movs	r3, r1
 8006554:	43db      	mvns	r3, r3
 8006556:	4013      	ands	r3, r2
 8006558:	0019      	movs	r1, r3
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	025b      	lsls	r3, r3, #9
 8006560:	0a5b      	lsrs	r3, r3, #9
 8006562:	d105      	bne.n	8006570 <HAL_ADC_ConfigChannel+0x9c>
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	0e9b      	lsrs	r3, r3, #26
 800656a:	221f      	movs	r2, #31
 800656c:	4013      	ands	r3, r2
 800656e:	e0bc      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	2201      	movs	r2, #1
 8006576:	4013      	ands	r3, r2
 8006578:	d000      	beq.n	800657c <HAL_ADC_ConfigChannel+0xa8>
 800657a:	e0b5      	b.n	80066e8 <HAL_ADC_ConfigChannel+0x214>
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	2202      	movs	r2, #2
 8006582:	4013      	ands	r3, r2
 8006584:	d000      	beq.n	8006588 <HAL_ADC_ConfigChannel+0xb4>
 8006586:	e0ad      	b.n	80066e4 <HAL_ADC_ConfigChannel+0x210>
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	2204      	movs	r2, #4
 800658e:	4013      	ands	r3, r2
 8006590:	d000      	beq.n	8006594 <HAL_ADC_ConfigChannel+0xc0>
 8006592:	e0a5      	b.n	80066e0 <HAL_ADC_ConfigChannel+0x20c>
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	2208      	movs	r2, #8
 800659a:	4013      	ands	r3, r2
 800659c:	d000      	beq.n	80065a0 <HAL_ADC_ConfigChannel+0xcc>
 800659e:	e09d      	b.n	80066dc <HAL_ADC_ConfigChannel+0x208>
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	2210      	movs	r2, #16
 80065a6:	4013      	ands	r3, r2
 80065a8:	d000      	beq.n	80065ac <HAL_ADC_ConfigChannel+0xd8>
 80065aa:	e095      	b.n	80066d8 <HAL_ADC_ConfigChannel+0x204>
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	2220      	movs	r2, #32
 80065b2:	4013      	ands	r3, r2
 80065b4:	d000      	beq.n	80065b8 <HAL_ADC_ConfigChannel+0xe4>
 80065b6:	e08d      	b.n	80066d4 <HAL_ADC_ConfigChannel+0x200>
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	2240      	movs	r2, #64	@ 0x40
 80065be:	4013      	ands	r3, r2
 80065c0:	d000      	beq.n	80065c4 <HAL_ADC_ConfigChannel+0xf0>
 80065c2:	e085      	b.n	80066d0 <HAL_ADC_ConfigChannel+0x1fc>
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	2280      	movs	r2, #128	@ 0x80
 80065ca:	4013      	ands	r3, r2
 80065cc:	d000      	beq.n	80065d0 <HAL_ADC_ConfigChannel+0xfc>
 80065ce:	e07d      	b.n	80066cc <HAL_ADC_ConfigChannel+0x1f8>
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	681a      	ldr	r2, [r3, #0]
 80065d4:	2380      	movs	r3, #128	@ 0x80
 80065d6:	005b      	lsls	r3, r3, #1
 80065d8:	4013      	ands	r3, r2
 80065da:	d000      	beq.n	80065de <HAL_ADC_ConfigChannel+0x10a>
 80065dc:	e074      	b.n	80066c8 <HAL_ADC_ConfigChannel+0x1f4>
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	681a      	ldr	r2, [r3, #0]
 80065e2:	2380      	movs	r3, #128	@ 0x80
 80065e4:	009b      	lsls	r3, r3, #2
 80065e6:	4013      	ands	r3, r2
 80065e8:	d000      	beq.n	80065ec <HAL_ADC_ConfigChannel+0x118>
 80065ea:	e06b      	b.n	80066c4 <HAL_ADC_ConfigChannel+0x1f0>
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	681a      	ldr	r2, [r3, #0]
 80065f0:	2380      	movs	r3, #128	@ 0x80
 80065f2:	00db      	lsls	r3, r3, #3
 80065f4:	4013      	ands	r3, r2
 80065f6:	d000      	beq.n	80065fa <HAL_ADC_ConfigChannel+0x126>
 80065f8:	e062      	b.n	80066c0 <HAL_ADC_ConfigChannel+0x1ec>
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	681a      	ldr	r2, [r3, #0]
 80065fe:	2380      	movs	r3, #128	@ 0x80
 8006600:	011b      	lsls	r3, r3, #4
 8006602:	4013      	ands	r3, r2
 8006604:	d000      	beq.n	8006608 <HAL_ADC_ConfigChannel+0x134>
 8006606:	e059      	b.n	80066bc <HAL_ADC_ConfigChannel+0x1e8>
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	681a      	ldr	r2, [r3, #0]
 800660c:	2380      	movs	r3, #128	@ 0x80
 800660e:	015b      	lsls	r3, r3, #5
 8006610:	4013      	ands	r3, r2
 8006612:	d151      	bne.n	80066b8 <HAL_ADC_ConfigChannel+0x1e4>
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	681a      	ldr	r2, [r3, #0]
 8006618:	2380      	movs	r3, #128	@ 0x80
 800661a:	019b      	lsls	r3, r3, #6
 800661c:	4013      	ands	r3, r2
 800661e:	d149      	bne.n	80066b4 <HAL_ADC_ConfigChannel+0x1e0>
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	681a      	ldr	r2, [r3, #0]
 8006624:	2380      	movs	r3, #128	@ 0x80
 8006626:	01db      	lsls	r3, r3, #7
 8006628:	4013      	ands	r3, r2
 800662a:	d141      	bne.n	80066b0 <HAL_ADC_ConfigChannel+0x1dc>
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	681a      	ldr	r2, [r3, #0]
 8006630:	2380      	movs	r3, #128	@ 0x80
 8006632:	021b      	lsls	r3, r3, #8
 8006634:	4013      	ands	r3, r2
 8006636:	d139      	bne.n	80066ac <HAL_ADC_ConfigChannel+0x1d8>
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	2380      	movs	r3, #128	@ 0x80
 800663e:	025b      	lsls	r3, r3, #9
 8006640:	4013      	ands	r3, r2
 8006642:	d131      	bne.n	80066a8 <HAL_ADC_ConfigChannel+0x1d4>
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	2380      	movs	r3, #128	@ 0x80
 800664a:	029b      	lsls	r3, r3, #10
 800664c:	4013      	ands	r3, r2
 800664e:	d129      	bne.n	80066a4 <HAL_ADC_ConfigChannel+0x1d0>
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	681a      	ldr	r2, [r3, #0]
 8006654:	2380      	movs	r3, #128	@ 0x80
 8006656:	02db      	lsls	r3, r3, #11
 8006658:	4013      	ands	r3, r2
 800665a:	d121      	bne.n	80066a0 <HAL_ADC_ConfigChannel+0x1cc>
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	681a      	ldr	r2, [r3, #0]
 8006660:	2380      	movs	r3, #128	@ 0x80
 8006662:	031b      	lsls	r3, r3, #12
 8006664:	4013      	ands	r3, r2
 8006666:	d119      	bne.n	800669c <HAL_ADC_ConfigChannel+0x1c8>
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	2380      	movs	r3, #128	@ 0x80
 800666e:	035b      	lsls	r3, r3, #13
 8006670:	4013      	ands	r3, r2
 8006672:	d111      	bne.n	8006698 <HAL_ADC_ConfigChannel+0x1c4>
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	2380      	movs	r3, #128	@ 0x80
 800667a:	039b      	lsls	r3, r3, #14
 800667c:	4013      	ands	r3, r2
 800667e:	d109      	bne.n	8006694 <HAL_ADC_ConfigChannel+0x1c0>
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	2380      	movs	r3, #128	@ 0x80
 8006686:	03db      	lsls	r3, r3, #15
 8006688:	4013      	ands	r3, r2
 800668a:	d001      	beq.n	8006690 <HAL_ADC_ConfigChannel+0x1bc>
 800668c:	2316      	movs	r3, #22
 800668e:	e02c      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 8006690:	2300      	movs	r3, #0
 8006692:	e02a      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 8006694:	2315      	movs	r3, #21
 8006696:	e028      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 8006698:	2314      	movs	r3, #20
 800669a:	e026      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 800669c:	2313      	movs	r3, #19
 800669e:	e024      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 80066a0:	2312      	movs	r3, #18
 80066a2:	e022      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 80066a4:	2311      	movs	r3, #17
 80066a6:	e020      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 80066a8:	2310      	movs	r3, #16
 80066aa:	e01e      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 80066ac:	230f      	movs	r3, #15
 80066ae:	e01c      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 80066b0:	230e      	movs	r3, #14
 80066b2:	e01a      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 80066b4:	230d      	movs	r3, #13
 80066b6:	e018      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 80066b8:	230c      	movs	r3, #12
 80066ba:	e016      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 80066bc:	230b      	movs	r3, #11
 80066be:	e014      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 80066c0:	230a      	movs	r3, #10
 80066c2:	e012      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 80066c4:	2309      	movs	r3, #9
 80066c6:	e010      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 80066c8:	2308      	movs	r3, #8
 80066ca:	e00e      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 80066cc:	2307      	movs	r3, #7
 80066ce:	e00c      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 80066d0:	2306      	movs	r3, #6
 80066d2:	e00a      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 80066d4:	2305      	movs	r3, #5
 80066d6:	e008      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 80066d8:	2304      	movs	r3, #4
 80066da:	e006      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 80066dc:	2303      	movs	r3, #3
 80066de:	e004      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 80066e0:	2302      	movs	r3, #2
 80066e2:	e002      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 80066e4:	2301      	movs	r3, #1
 80066e6:	e000      	b.n	80066ea <HAL_ADC_ConfigChannel+0x216>
 80066e8:	2300      	movs	r3, #0
 80066ea:	683a      	ldr	r2, [r7, #0]
 80066ec:	6852      	ldr	r2, [r2, #4]
 80066ee:	201f      	movs	r0, #31
 80066f0:	4002      	ands	r2, r0
 80066f2:	4093      	lsls	r3, r2
 80066f4:	000a      	movs	r2, r1
 80066f6:	431a      	orrs	r2, r3
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	089b      	lsrs	r3, r3, #2
 8006702:	1c5a      	adds	r2, r3, #1
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	69db      	ldr	r3, [r3, #28]
 8006708:	429a      	cmp	r2, r3
 800670a:	d808      	bhi.n	800671e <HAL_ADC_ConfigChannel+0x24a>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6818      	ldr	r0, [r3, #0]
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	6859      	ldr	r1, [r3, #4]
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	001a      	movs	r2, r3
 800671a:	f7ff fa75 	bl	8005c08 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6818      	ldr	r0, [r3, #0]
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	6819      	ldr	r1, [r3, #0]
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	689b      	ldr	r3, [r3, #8]
 800672a:	001a      	movs	r2, r3
 800672c:	f7ff fab0 	bl	8005c90 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	2b00      	cmp	r3, #0
 8006736:	db00      	blt.n	800673a <HAL_ADC_ConfigChannel+0x266>
 8006738:	e096      	b.n	8006868 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800673a:	4b3f      	ldr	r3, [pc, #252]	@ (8006838 <HAL_ADC_ConfigChannel+0x364>)
 800673c:	0018      	movs	r0, r3
 800673e:	f7ff fa11 	bl	8005b64 <LL_ADC_GetCommonPathInternalCh>
 8006742:	0003      	movs	r3, r0
 8006744:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a3c      	ldr	r2, [pc, #240]	@ (800683c <HAL_ADC_ConfigChannel+0x368>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d123      	bne.n	8006798 <HAL_ADC_ConfigChannel+0x2c4>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006750:	693a      	ldr	r2, [r7, #16]
 8006752:	2380      	movs	r3, #128	@ 0x80
 8006754:	041b      	lsls	r3, r3, #16
 8006756:	4013      	ands	r3, r2
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006758:	d11e      	bne.n	8006798 <HAL_ADC_ConfigChannel+0x2c4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	2280      	movs	r2, #128	@ 0x80
 800675e:	0412      	lsls	r2, r2, #16
 8006760:	4313      	orrs	r3, r2
 8006762:	4a35      	ldr	r2, [pc, #212]	@ (8006838 <HAL_ADC_ConfigChannel+0x364>)
 8006764:	0019      	movs	r1, r3
 8006766:	0010      	movs	r0, r2
 8006768:	f7ff f9e8 	bl	8005b3c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 800676c:	4b34      	ldr	r3, [pc, #208]	@ (8006840 <HAL_ADC_ConfigChannel+0x36c>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4934      	ldr	r1, [pc, #208]	@ (8006844 <HAL_ADC_ConfigChannel+0x370>)
 8006772:	0018      	movs	r0, r3
 8006774:	f7f9 fcc8 	bl	8000108 <__udivsi3>
 8006778:	0003      	movs	r3, r0
 800677a:	001a      	movs	r2, r3
 800677c:	0013      	movs	r3, r2
 800677e:	005b      	lsls	r3, r3, #1
 8006780:	189b      	adds	r3, r3, r2
 8006782:	009b      	lsls	r3, r3, #2
 8006784:	3301      	adds	r3, #1
 8006786:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006788:	e002      	b.n	8006790 <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	3b01      	subs	r3, #1
 800678e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d1f9      	bne.n	800678a <HAL_ADC_ConfigChannel+0x2b6>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006796:	e067      	b.n	8006868 <HAL_ADC_ConfigChannel+0x394>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	4a2a      	ldr	r2, [pc, #168]	@ (8006848 <HAL_ADC_ConfigChannel+0x374>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d162      	bne.n	8006868 <HAL_ADC_ConfigChannel+0x394>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80067a2:	693a      	ldr	r2, [r7, #16]
 80067a4:	2380      	movs	r3, #128	@ 0x80
 80067a6:	03db      	lsls	r3, r3, #15
 80067a8:	4013      	ands	r3, r2
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80067aa:	d15d      	bne.n	8006868 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80067ac:	693b      	ldr	r3, [r7, #16]
 80067ae:	2280      	movs	r2, #128	@ 0x80
 80067b0:	03d2      	lsls	r2, r2, #15
 80067b2:	4313      	orrs	r3, r2
 80067b4:	4a20      	ldr	r2, [pc, #128]	@ (8006838 <HAL_ADC_ConfigChannel+0x364>)
 80067b6:	0019      	movs	r1, r3
 80067b8:	0010      	movs	r0, r2
 80067ba:	f7ff f9bf 	bl	8005b3c <LL_ADC_SetCommonPathInternalCh>
 80067be:	e053      	b.n	8006868 <HAL_ADC_ConfigChannel+0x394>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	691a      	ldr	r2, [r3, #16]
 80067c4:	2380      	movs	r3, #128	@ 0x80
 80067c6:	061b      	lsls	r3, r3, #24
 80067c8:	429a      	cmp	r2, r3
 80067ca:	d004      	beq.n	80067d6 <HAL_ADC_ConfigChannel+0x302>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80067d0:	4a18      	ldr	r2, [pc, #96]	@ (8006834 <HAL_ADC_ConfigChannel+0x360>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d107      	bne.n	80067e6 <HAL_ADC_ConfigChannel+0x312>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681a      	ldr	r2, [r3, #0]
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	0019      	movs	r1, r3
 80067e0:	0010      	movs	r0, r2
 80067e2:	f7ff fa42 	bl	8005c6a <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: VrefInt/TempSensor.       */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	da3c      	bge.n	8006868 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80067ee:	4b12      	ldr	r3, [pc, #72]	@ (8006838 <HAL_ADC_ConfigChannel+0x364>)
 80067f0:	0018      	movs	r0, r3
 80067f2:	f7ff f9b7 	bl	8005b64 <LL_ADC_GetCommonPathInternalCh>
 80067f6:	0003      	movs	r3, r0
 80067f8:	613b      	str	r3, [r7, #16]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4a0f      	ldr	r2, [pc, #60]	@ (800683c <HAL_ADC_ConfigChannel+0x368>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d108      	bne.n	8006816 <HAL_ADC_ConfigChannel+0x342>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	4a11      	ldr	r2, [pc, #68]	@ (800684c <HAL_ADC_ConfigChannel+0x378>)
 8006808:	4013      	ands	r3, r2
 800680a:	4a0b      	ldr	r2, [pc, #44]	@ (8006838 <HAL_ADC_ConfigChannel+0x364>)
 800680c:	0019      	movs	r1, r3
 800680e:	0010      	movs	r0, r2
 8006810:	f7ff f994 	bl	8005b3c <LL_ADC_SetCommonPathInternalCh>
 8006814:	e028      	b.n	8006868 <HAL_ADC_ConfigChannel+0x394>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a0b      	ldr	r2, [pc, #44]	@ (8006848 <HAL_ADC_ConfigChannel+0x374>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d123      	bne.n	8006868 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006820:	693b      	ldr	r3, [r7, #16]
 8006822:	4a0b      	ldr	r2, [pc, #44]	@ (8006850 <HAL_ADC_ConfigChannel+0x37c>)
 8006824:	4013      	ands	r3, r2
 8006826:	4a04      	ldr	r2, [pc, #16]	@ (8006838 <HAL_ADC_ConfigChannel+0x364>)
 8006828:	0019      	movs	r1, r3
 800682a:	0010      	movs	r0, r2
 800682c:	f7ff f986 	bl	8005b3c <LL_ADC_SetCommonPathInternalCh>
 8006830:	e01a      	b.n	8006868 <HAL_ADC_ConfigChannel+0x394>
 8006832:	46c0      	nop			@ (mov r8, r8)
 8006834:	80000004 	.word	0x80000004
 8006838:	40012708 	.word	0x40012708
 800683c:	a4000200 	.word	0xa4000200
 8006840:	20000024 	.word	0x20000024
 8006844:	00030d40 	.word	0x00030d40
 8006848:	a8000400 	.word	0xa8000400
 800684c:	ff7fffff 	.word	0xff7fffff
 8006850:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006858:	2220      	movs	r2, #32
 800685a:	431a      	orrs	r2, r3
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8006860:	2317      	movs	r3, #23
 8006862:	18fb      	adds	r3, r7, r3
 8006864:	2201      	movs	r2, #1
 8006866:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2254      	movs	r2, #84	@ 0x54
 800686c:	2100      	movs	r1, #0
 800686e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8006870:	2317      	movs	r3, #23
 8006872:	18fb      	adds	r3, r7, r3
 8006874:	781b      	ldrb	r3, [r3, #0]
}
 8006876:	0018      	movs	r0, r3
 8006878:	46bd      	mov	sp, r7
 800687a:	b006      	add	sp, #24
 800687c:	bd80      	pop	{r7, pc}
 800687e:	46c0      	nop			@ (mov r8, r8)

08006880 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b084      	sub	sp, #16
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	0018      	movs	r0, r3
 800688e:	f7ff fabd 	bl	8005e0c <LL_ADC_REG_IsConversionOngoing>
 8006892:	1e03      	subs	r3, r0, #0
 8006894:	d02b      	beq.n	80068ee <ADC_ConversionStop+0x6e>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	0018      	movs	r0, r3
 800689c:	f7ff fa81 	bl	8005da2 <LL_ADC_IsDisableOngoing>
 80068a0:	1e03      	subs	r3, r0, #0
 80068a2:	d104      	bne.n	80068ae <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	0018      	movs	r0, r3
 80068aa:	f7ff fa9d 	bl	8005de8 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80068ae:	f7ff f917 	bl	8005ae0 <HAL_GetTick>
 80068b2:	0003      	movs	r3, r0
 80068b4:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80068b6:	e014      	b.n	80068e2 <ADC_ConversionStop+0x62>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80068b8:	f7ff f912 	bl	8005ae0 <HAL_GetTick>
 80068bc:	0002      	movs	r2, r0
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	1ad3      	subs	r3, r2, r3
 80068c2:	2b02      	cmp	r3, #2
 80068c4:	d90d      	bls.n	80068e2 <ADC_ConversionStop+0x62>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068ca:	2210      	movs	r2, #16
 80068cc:	431a      	orrs	r2, r3
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068d6:	2201      	movs	r2, #1
 80068d8:	431a      	orrs	r2, r3
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	e006      	b.n	80068f0 <ADC_ConversionStop+0x70>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	689b      	ldr	r3, [r3, #8]
 80068e8:	2204      	movs	r2, #4
 80068ea:	4013      	ands	r3, r2
 80068ec:	d1e4      	bne.n	80068b8 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80068ee:	2300      	movs	r3, #0
}
 80068f0:	0018      	movs	r0, r3
 80068f2:	46bd      	mov	sp, r7
 80068f4:	b004      	add	sp, #16
 80068f6:	bd80      	pop	{r7, pc}

080068f8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b084      	sub	sp, #16
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006900:	2300      	movs	r3, #0
 8006902:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	0018      	movs	r0, r3
 800690a:	f7ff fa39 	bl	8005d80 <LL_ADC_IsEnabled>
 800690e:	1e03      	subs	r3, r0, #0
 8006910:	d162      	bne.n	80069d8 <ADC_Enable+0xe0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	4a32      	ldr	r2, [pc, #200]	@ (80069e4 <ADC_Enable+0xec>)
 800691a:	4013      	ands	r3, r2
 800691c:	d00d      	beq.n	800693a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006922:	2210      	movs	r2, #16
 8006924:	431a      	orrs	r2, r3
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800692e:	2201      	movs	r2, #1
 8006930:	431a      	orrs	r2, r3
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8006936:	2301      	movs	r3, #1
 8006938:	e04f      	b.n	80069da <ADC_Enable+0xe2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	0018      	movs	r0, r3
 8006940:	f7ff f9fa 	bl	8005d38 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8006944:	4b28      	ldr	r3, [pc, #160]	@ (80069e8 <ADC_Enable+0xf0>)
 8006946:	0018      	movs	r0, r3
 8006948:	f7ff f90c 	bl	8005b64 <LL_ADC_GetCommonPathInternalCh>
 800694c:	0002      	movs	r2, r0
 800694e:	2380      	movs	r3, #128	@ 0x80
 8006950:	041b      	lsls	r3, r3, #16
 8006952:	4013      	ands	r3, r2
 8006954:	d00f      	beq.n	8006976 <ADC_Enable+0x7e>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006956:	4b25      	ldr	r3, [pc, #148]	@ (80069ec <ADC_Enable+0xf4>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4925      	ldr	r1, [pc, #148]	@ (80069f0 <ADC_Enable+0xf8>)
 800695c:	0018      	movs	r0, r3
 800695e:	f7f9 fbd3 	bl	8000108 <__udivsi3>
 8006962:	0003      	movs	r3, r0
 8006964:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8006966:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006968:	e002      	b.n	8006970 <ADC_Enable+0x78>
      {
        wait_loop_index--;
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	3b01      	subs	r3, #1
 800696e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d1f9      	bne.n	800696a <ADC_Enable+0x72>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	7e5b      	ldrb	r3, [r3, #25]
 800697a:	2b01      	cmp	r3, #1
 800697c:	d02c      	beq.n	80069d8 <ADC_Enable+0xe0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800697e:	f7ff f8af 	bl	8005ae0 <HAL_GetTick>
 8006982:	0003      	movs	r3, r0
 8006984:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006986:	e020      	b.n	80069ca <ADC_Enable+0xd2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	0018      	movs	r0, r3
 800698e:	f7ff f9f7 	bl	8005d80 <LL_ADC_IsEnabled>
 8006992:	1e03      	subs	r3, r0, #0
 8006994:	d104      	bne.n	80069a0 <ADC_Enable+0xa8>
        {
          LL_ADC_Enable(hadc->Instance);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	0018      	movs	r0, r3
 800699c:	f7ff f9cc 	bl	8005d38 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80069a0:	f7ff f89e 	bl	8005ae0 <HAL_GetTick>
 80069a4:	0002      	movs	r2, r0
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	1ad3      	subs	r3, r2, r3
 80069aa:	2b02      	cmp	r3, #2
 80069ac:	d90d      	bls.n	80069ca <ADC_Enable+0xd2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069b2:	2210      	movs	r2, #16
 80069b4:	431a      	orrs	r2, r3
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069be:	2201      	movs	r2, #1
 80069c0:	431a      	orrs	r2, r3
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80069c6:	2301      	movs	r3, #1
 80069c8:	e007      	b.n	80069da <ADC_Enable+0xe2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	2201      	movs	r2, #1
 80069d2:	4013      	ands	r3, r2
 80069d4:	2b01      	cmp	r3, #1
 80069d6:	d1d7      	bne.n	8006988 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80069d8:	2300      	movs	r3, #0
}
 80069da:	0018      	movs	r0, r3
 80069dc:	46bd      	mov	sp, r7
 80069de:	b004      	add	sp, #16
 80069e0:	bd80      	pop	{r7, pc}
 80069e2:	46c0      	nop			@ (mov r8, r8)
 80069e4:	80000017 	.word	0x80000017
 80069e8:	40012708 	.word	0x40012708
 80069ec:	20000024 	.word	0x20000024
 80069f0:	00030d40 	.word	0x00030d40

080069f4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b084      	sub	sp, #16
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	0018      	movs	r0, r3
 8006a02:	f7ff f9ce 	bl	8005da2 <LL_ADC_IsDisableOngoing>
 8006a06:	0003      	movs	r3, r0
 8006a08:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	0018      	movs	r0, r3
 8006a10:	f7ff f9b6 	bl	8005d80 <LL_ADC_IsEnabled>
 8006a14:	1e03      	subs	r3, r0, #0
 8006a16:	d040      	beq.n	8006a9a <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d13d      	bne.n	8006a9a <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	689b      	ldr	r3, [r3, #8]
 8006a24:	2205      	movs	r2, #5
 8006a26:	4013      	ands	r3, r2
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d10d      	bne.n	8006a48 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	0018      	movs	r0, r3
 8006a32:	f7ff f993 	bl	8005d5c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	2203      	movs	r2, #3
 8006a3c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006a3e:	f7ff f84f 	bl	8005ae0 <HAL_GetTick>
 8006a42:	0003      	movs	r3, r0
 8006a44:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006a46:	e022      	b.n	8006a8e <ADC_Disable+0x9a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a4c:	2210      	movs	r2, #16
 8006a4e:	431a      	orrs	r2, r3
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a58:	2201      	movs	r2, #1
 8006a5a:	431a      	orrs	r2, r3
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8006a60:	2301      	movs	r3, #1
 8006a62:	e01b      	b.n	8006a9c <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006a64:	f7ff f83c 	bl	8005ae0 <HAL_GetTick>
 8006a68:	0002      	movs	r2, r0
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	1ad3      	subs	r3, r2, r3
 8006a6e:	2b02      	cmp	r3, #2
 8006a70:	d90d      	bls.n	8006a8e <ADC_Disable+0x9a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a76:	2210      	movs	r2, #16
 8006a78:	431a      	orrs	r2, r3
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a82:	2201      	movs	r2, #1
 8006a84:	431a      	orrs	r2, r3
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	e006      	b.n	8006a9c <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	689b      	ldr	r3, [r3, #8]
 8006a94:	2201      	movs	r2, #1
 8006a96:	4013      	ands	r3, r2
 8006a98:	d1e4      	bne.n	8006a64 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006a9a:	2300      	movs	r3, #0
}
 8006a9c:	0018      	movs	r0, r3
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	b004      	add	sp, #16
 8006aa2:	bd80      	pop	{r7, pc}

08006aa4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b084      	sub	sp, #16
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ab0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ab6:	2250      	movs	r2, #80	@ 0x50
 8006ab8:	4013      	ands	r3, r2
 8006aba:	d141      	bne.n	8006b40 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ac0:	2280      	movs	r2, #128	@ 0x80
 8006ac2:	0092      	lsls	r2, r2, #2
 8006ac4:	431a      	orrs	r2, r3
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	0018      	movs	r0, r3
 8006ad0:	f7ff f889 	bl	8005be6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006ad4:	1e03      	subs	r3, r0, #0
 8006ad6:	d02e      	beq.n	8006b36 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	7e9b      	ldrb	r3, [r3, #26]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d12a      	bne.n	8006b36 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	2208      	movs	r2, #8
 8006ae8:	4013      	ands	r3, r2
 8006aea:	2b08      	cmp	r3, #8
 8006aec:	d123      	bne.n	8006b36 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	0018      	movs	r0, r3
 8006af4:	f7ff f98a 	bl	8005e0c <LL_ADC_REG_IsConversionOngoing>
 8006af8:	1e03      	subs	r3, r0, #0
 8006afa:	d110      	bne.n	8006b1e <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	685a      	ldr	r2, [r3, #4]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	210c      	movs	r1, #12
 8006b08:	438a      	bics	r2, r1
 8006b0a:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b10:	4a15      	ldr	r2, [pc, #84]	@ (8006b68 <ADC_DMAConvCplt+0xc4>)
 8006b12:	4013      	ands	r3, r2
 8006b14:	2201      	movs	r2, #1
 8006b16:	431a      	orrs	r2, r3
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	659a      	str	r2, [r3, #88]	@ 0x58
 8006b1c:	e00b      	b.n	8006b36 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b22:	2220      	movs	r2, #32
 8006b24:	431a      	orrs	r2, r3
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b2e:	2201      	movs	r2, #1
 8006b30:	431a      	orrs	r2, r3
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	0018      	movs	r0, r3
 8006b3a:	f7ff fcbb 	bl	80064b4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006b3e:	e00f      	b.n	8006b60 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b44:	2210      	movs	r2, #16
 8006b46:	4013      	ands	r3, r2
 8006b48:	d004      	beq.n	8006b54 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	0018      	movs	r0, r3
 8006b4e:	f7fa fac5 	bl	80010dc <HAL_ADC_ErrorCallback>
}
 8006b52:	e005      	b.n	8006b60 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b5a:	687a      	ldr	r2, [r7, #4]
 8006b5c:	0010      	movs	r0, r2
 8006b5e:	4798      	blx	r3
}
 8006b60:	46c0      	nop			@ (mov r8, r8)
 8006b62:	46bd      	mov	sp, r7
 8006b64:	b004      	add	sp, #16
 8006b66:	bd80      	pop	{r7, pc}
 8006b68:	fffffefe 	.word	0xfffffefe

08006b6c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b084      	sub	sp, #16
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b78:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	0018      	movs	r0, r3
 8006b7e:	f7ff fca1 	bl	80064c4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006b82:	46c0      	nop			@ (mov r8, r8)
 8006b84:	46bd      	mov	sp, r7
 8006b86:	b004      	add	sp, #16
 8006b88:	bd80      	pop	{r7, pc}

08006b8a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006b8a:	b580      	push	{r7, lr}
 8006b8c:	b084      	sub	sp, #16
 8006b8e:	af00      	add	r7, sp, #0
 8006b90:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b96:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b9c:	2240      	movs	r2, #64	@ 0x40
 8006b9e:	431a      	orrs	r2, r3
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ba8:	2204      	movs	r2, #4
 8006baa:	431a      	orrs	r2, r3
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	0018      	movs	r0, r3
 8006bb4:	f7fa fa92 	bl	80010dc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006bb8:	46c0      	nop			@ (mov r8, r8)
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	b004      	add	sp, #16
 8006bbe:	bd80      	pop	{r7, pc}

08006bc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b082      	sub	sp, #8
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	0002      	movs	r2, r0
 8006bc8:	1dfb      	adds	r3, r7, #7
 8006bca:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006bcc:	1dfb      	adds	r3, r7, #7
 8006bce:	781b      	ldrb	r3, [r3, #0]
 8006bd0:	2b7f      	cmp	r3, #127	@ 0x7f
 8006bd2:	d809      	bhi.n	8006be8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006bd4:	1dfb      	adds	r3, r7, #7
 8006bd6:	781b      	ldrb	r3, [r3, #0]
 8006bd8:	001a      	movs	r2, r3
 8006bda:	231f      	movs	r3, #31
 8006bdc:	401a      	ands	r2, r3
 8006bde:	4b04      	ldr	r3, [pc, #16]	@ (8006bf0 <__NVIC_EnableIRQ+0x30>)
 8006be0:	2101      	movs	r1, #1
 8006be2:	4091      	lsls	r1, r2
 8006be4:	000a      	movs	r2, r1
 8006be6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8006be8:	46c0      	nop			@ (mov r8, r8)
 8006bea:	46bd      	mov	sp, r7
 8006bec:	b002      	add	sp, #8
 8006bee:	bd80      	pop	{r7, pc}
 8006bf0:	e000e100 	.word	0xe000e100

08006bf4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b082      	sub	sp, #8
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	0002      	movs	r2, r0
 8006bfc:	1dfb      	adds	r3, r7, #7
 8006bfe:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006c00:	1dfb      	adds	r3, r7, #7
 8006c02:	781b      	ldrb	r3, [r3, #0]
 8006c04:	2b7f      	cmp	r3, #127	@ 0x7f
 8006c06:	d810      	bhi.n	8006c2a <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006c08:	1dfb      	adds	r3, r7, #7
 8006c0a:	781b      	ldrb	r3, [r3, #0]
 8006c0c:	001a      	movs	r2, r3
 8006c0e:	231f      	movs	r3, #31
 8006c10:	4013      	ands	r3, r2
 8006c12:	4908      	ldr	r1, [pc, #32]	@ (8006c34 <__NVIC_DisableIRQ+0x40>)
 8006c14:	2201      	movs	r2, #1
 8006c16:	409a      	lsls	r2, r3
 8006c18:	0013      	movs	r3, r2
 8006c1a:	2280      	movs	r2, #128	@ 0x80
 8006c1c:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006c1e:	f3bf 8f4f 	dsb	sy
}
 8006c22:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8006c24:	f3bf 8f6f 	isb	sy
}
 8006c28:	46c0      	nop			@ (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 8006c2a:	46c0      	nop			@ (mov r8, r8)
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	b002      	add	sp, #8
 8006c30:	bd80      	pop	{r7, pc}
 8006c32:	46c0      	nop			@ (mov r8, r8)
 8006c34:	e000e100 	.word	0xe000e100

08006c38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006c38:	b590      	push	{r4, r7, lr}
 8006c3a:	b083      	sub	sp, #12
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	0002      	movs	r2, r0
 8006c40:	6039      	str	r1, [r7, #0]
 8006c42:	1dfb      	adds	r3, r7, #7
 8006c44:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006c46:	1dfb      	adds	r3, r7, #7
 8006c48:	781b      	ldrb	r3, [r3, #0]
 8006c4a:	2b7f      	cmp	r3, #127	@ 0x7f
 8006c4c:	d828      	bhi.n	8006ca0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006c4e:	4a2f      	ldr	r2, [pc, #188]	@ (8006d0c <__NVIC_SetPriority+0xd4>)
 8006c50:	1dfb      	adds	r3, r7, #7
 8006c52:	781b      	ldrb	r3, [r3, #0]
 8006c54:	b25b      	sxtb	r3, r3
 8006c56:	089b      	lsrs	r3, r3, #2
 8006c58:	33c0      	adds	r3, #192	@ 0xc0
 8006c5a:	009b      	lsls	r3, r3, #2
 8006c5c:	589b      	ldr	r3, [r3, r2]
 8006c5e:	1dfa      	adds	r2, r7, #7
 8006c60:	7812      	ldrb	r2, [r2, #0]
 8006c62:	0011      	movs	r1, r2
 8006c64:	2203      	movs	r2, #3
 8006c66:	400a      	ands	r2, r1
 8006c68:	00d2      	lsls	r2, r2, #3
 8006c6a:	21ff      	movs	r1, #255	@ 0xff
 8006c6c:	4091      	lsls	r1, r2
 8006c6e:	000a      	movs	r2, r1
 8006c70:	43d2      	mvns	r2, r2
 8006c72:	401a      	ands	r2, r3
 8006c74:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	019b      	lsls	r3, r3, #6
 8006c7a:	22ff      	movs	r2, #255	@ 0xff
 8006c7c:	401a      	ands	r2, r3
 8006c7e:	1dfb      	adds	r3, r7, #7
 8006c80:	781b      	ldrb	r3, [r3, #0]
 8006c82:	0018      	movs	r0, r3
 8006c84:	2303      	movs	r3, #3
 8006c86:	4003      	ands	r3, r0
 8006c88:	00db      	lsls	r3, r3, #3
 8006c8a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006c8c:	481f      	ldr	r0, [pc, #124]	@ (8006d0c <__NVIC_SetPriority+0xd4>)
 8006c8e:	1dfb      	adds	r3, r7, #7
 8006c90:	781b      	ldrb	r3, [r3, #0]
 8006c92:	b25b      	sxtb	r3, r3
 8006c94:	089b      	lsrs	r3, r3, #2
 8006c96:	430a      	orrs	r2, r1
 8006c98:	33c0      	adds	r3, #192	@ 0xc0
 8006c9a:	009b      	lsls	r3, r3, #2
 8006c9c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8006c9e:	e031      	b.n	8006d04 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006ca0:	4a1b      	ldr	r2, [pc, #108]	@ (8006d10 <__NVIC_SetPriority+0xd8>)
 8006ca2:	1dfb      	adds	r3, r7, #7
 8006ca4:	781b      	ldrb	r3, [r3, #0]
 8006ca6:	0019      	movs	r1, r3
 8006ca8:	230f      	movs	r3, #15
 8006caa:	400b      	ands	r3, r1
 8006cac:	3b08      	subs	r3, #8
 8006cae:	089b      	lsrs	r3, r3, #2
 8006cb0:	3306      	adds	r3, #6
 8006cb2:	009b      	lsls	r3, r3, #2
 8006cb4:	18d3      	adds	r3, r2, r3
 8006cb6:	3304      	adds	r3, #4
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	1dfa      	adds	r2, r7, #7
 8006cbc:	7812      	ldrb	r2, [r2, #0]
 8006cbe:	0011      	movs	r1, r2
 8006cc0:	2203      	movs	r2, #3
 8006cc2:	400a      	ands	r2, r1
 8006cc4:	00d2      	lsls	r2, r2, #3
 8006cc6:	21ff      	movs	r1, #255	@ 0xff
 8006cc8:	4091      	lsls	r1, r2
 8006cca:	000a      	movs	r2, r1
 8006ccc:	43d2      	mvns	r2, r2
 8006cce:	401a      	ands	r2, r3
 8006cd0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	019b      	lsls	r3, r3, #6
 8006cd6:	22ff      	movs	r2, #255	@ 0xff
 8006cd8:	401a      	ands	r2, r3
 8006cda:	1dfb      	adds	r3, r7, #7
 8006cdc:	781b      	ldrb	r3, [r3, #0]
 8006cde:	0018      	movs	r0, r3
 8006ce0:	2303      	movs	r3, #3
 8006ce2:	4003      	ands	r3, r0
 8006ce4:	00db      	lsls	r3, r3, #3
 8006ce6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006ce8:	4809      	ldr	r0, [pc, #36]	@ (8006d10 <__NVIC_SetPriority+0xd8>)
 8006cea:	1dfb      	adds	r3, r7, #7
 8006cec:	781b      	ldrb	r3, [r3, #0]
 8006cee:	001c      	movs	r4, r3
 8006cf0:	230f      	movs	r3, #15
 8006cf2:	4023      	ands	r3, r4
 8006cf4:	3b08      	subs	r3, #8
 8006cf6:	089b      	lsrs	r3, r3, #2
 8006cf8:	430a      	orrs	r2, r1
 8006cfa:	3306      	adds	r3, #6
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	18c3      	adds	r3, r0, r3
 8006d00:	3304      	adds	r3, #4
 8006d02:	601a      	str	r2, [r3, #0]
}
 8006d04:	46c0      	nop			@ (mov r8, r8)
 8006d06:	46bd      	mov	sp, r7
 8006d08:	b003      	add	sp, #12
 8006d0a:	bd90      	pop	{r4, r7, pc}
 8006d0c:	e000e100 	.word	0xe000e100
 8006d10:	e000ed00 	.word	0xe000ed00

08006d14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b082      	sub	sp, #8
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	1e5a      	subs	r2, r3, #1
 8006d20:	2380      	movs	r3, #128	@ 0x80
 8006d22:	045b      	lsls	r3, r3, #17
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d301      	bcc.n	8006d2c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006d28:	2301      	movs	r3, #1
 8006d2a:	e010      	b.n	8006d4e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8006d58 <SysTick_Config+0x44>)
 8006d2e:	687a      	ldr	r2, [r7, #4]
 8006d30:	3a01      	subs	r2, #1
 8006d32:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006d34:	2301      	movs	r3, #1
 8006d36:	425b      	negs	r3, r3
 8006d38:	2103      	movs	r1, #3
 8006d3a:	0018      	movs	r0, r3
 8006d3c:	f7ff ff7c 	bl	8006c38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006d40:	4b05      	ldr	r3, [pc, #20]	@ (8006d58 <SysTick_Config+0x44>)
 8006d42:	2200      	movs	r2, #0
 8006d44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006d46:	4b04      	ldr	r3, [pc, #16]	@ (8006d58 <SysTick_Config+0x44>)
 8006d48:	2207      	movs	r2, #7
 8006d4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006d4c:	2300      	movs	r3, #0
}
 8006d4e:	0018      	movs	r0, r3
 8006d50:	46bd      	mov	sp, r7
 8006d52:	b002      	add	sp, #8
 8006d54:	bd80      	pop	{r7, pc}
 8006d56:	46c0      	nop			@ (mov r8, r8)
 8006d58:	e000e010 	.word	0xe000e010

08006d5c <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b084      	sub	sp, #16
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	60b9      	str	r1, [r7, #8]
 8006d64:	607a      	str	r2, [r7, #4]
 8006d66:	210f      	movs	r1, #15
 8006d68:	187b      	adds	r3, r7, r1
 8006d6a:	1c02      	adds	r2, r0, #0
 8006d6c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8006d6e:	68ba      	ldr	r2, [r7, #8]
 8006d70:	187b      	adds	r3, r7, r1
 8006d72:	781b      	ldrb	r3, [r3, #0]
 8006d74:	b25b      	sxtb	r3, r3
 8006d76:	0011      	movs	r1, r2
 8006d78:	0018      	movs	r0, r3
 8006d7a:	f7ff ff5d 	bl	8006c38 <__NVIC_SetPriority>
}
 8006d7e:	46c0      	nop			@ (mov r8, r8)
 8006d80:	46bd      	mov	sp, r7
 8006d82:	b004      	add	sp, #16
 8006d84:	bd80      	pop	{r7, pc}

08006d86 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006d86:	b580      	push	{r7, lr}
 8006d88:	b082      	sub	sp, #8
 8006d8a:	af00      	add	r7, sp, #0
 8006d8c:	0002      	movs	r2, r0
 8006d8e:	1dfb      	adds	r3, r7, #7
 8006d90:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006d92:	1dfb      	adds	r3, r7, #7
 8006d94:	781b      	ldrb	r3, [r3, #0]
 8006d96:	b25b      	sxtb	r3, r3
 8006d98:	0018      	movs	r0, r3
 8006d9a:	f7ff ff11 	bl	8006bc0 <__NVIC_EnableIRQ>
}
 8006d9e:	46c0      	nop			@ (mov r8, r8)
 8006da0:	46bd      	mov	sp, r7
 8006da2:	b002      	add	sp, #8
 8006da4:	bd80      	pop	{r7, pc}

08006da6 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006da6:	b580      	push	{r7, lr}
 8006da8:	b082      	sub	sp, #8
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	0002      	movs	r2, r0
 8006dae:	1dfb      	adds	r3, r7, #7
 8006db0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8006db2:	1dfb      	adds	r3, r7, #7
 8006db4:	781b      	ldrb	r3, [r3, #0]
 8006db6:	b25b      	sxtb	r3, r3
 8006db8:	0018      	movs	r0, r3
 8006dba:	f7ff ff1b 	bl	8006bf4 <__NVIC_DisableIRQ>
}
 8006dbe:	46c0      	nop			@ (mov r8, r8)
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	b002      	add	sp, #8
 8006dc4:	bd80      	pop	{r7, pc}

08006dc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006dc6:	b580      	push	{r7, lr}
 8006dc8:	b082      	sub	sp, #8
 8006dca:	af00      	add	r7, sp, #0
 8006dcc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	0018      	movs	r0, r3
 8006dd2:	f7ff ff9f 	bl	8006d14 <SysTick_Config>
 8006dd6:	0003      	movs	r3, r0
}
 8006dd8:	0018      	movs	r0, r3
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	b002      	add	sp, #8
 8006dde:	bd80      	pop	{r7, pc}

08006de0 <HAL_DMA_Init>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b082      	sub	sp, #8
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d101      	bne.n	8006df2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006dee:	2301      	movs	r3, #1
 8006df0:	e077      	b.n	8006ee2 <HAL_DMA_Init+0x102>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	4a3d      	ldr	r2, [pc, #244]	@ (8006eec <HAL_DMA_Init+0x10c>)
 8006df8:	4694      	mov	ip, r2
 8006dfa:	4463      	add	r3, ip
 8006dfc:	2114      	movs	r1, #20
 8006dfe:	0018      	movs	r0, r3
 8006e00:	f7f9 f982 	bl	8000108 <__udivsi3>
 8006e04:	0003      	movs	r3, r0
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 8006e06:	009a      	lsls	r2, r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2225      	movs	r2, #37	@ 0x25
 8006e10:	2102      	movs	r1, #2
 8006e12:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	681a      	ldr	r2, [r3, #0]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	4934      	ldr	r1, [pc, #208]	@ (8006ef0 <HAL_DMA_Init+0x110>)
 8006e20:	400a      	ands	r2, r1
 8006e22:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	6819      	ldr	r1, [r3, #0]
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	689a      	ldr	r2, [r3, #8]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	68db      	ldr	r3, [r3, #12]
 8006e32:	431a      	orrs	r2, r3
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	691b      	ldr	r3, [r3, #16]
 8006e38:	431a      	orrs	r2, r3
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	695b      	ldr	r3, [r3, #20]
 8006e3e:	431a      	orrs	r2, r3
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	699b      	ldr	r3, [r3, #24]
 8006e44:	431a      	orrs	r2, r3
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	69db      	ldr	r3, [r3, #28]
 8006e4a:	431a      	orrs	r2, r3
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6a1b      	ldr	r3, [r3, #32]
 8006e50:	431a      	orrs	r2, r3
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	430a      	orrs	r2, r1
 8006e58:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	0018      	movs	r0, r3
 8006e5e:	f000 fb21 	bl	80074a4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	689a      	ldr	r2, [r3, #8]
 8006e66:	2380      	movs	r3, #128	@ 0x80
 8006e68:	01db      	lsls	r3, r3, #7
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d102      	bne.n	8006e74 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2200      	movs	r2, #0
 8006e72:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	685a      	ldr	r2, [r3, #4]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e7c:	21ff      	movs	r1, #255	@ 0xff
 8006e7e:	400a      	ands	r2, r1
 8006e80:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e86:	687a      	ldr	r2, [r7, #4]
 8006e88:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006e8a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d011      	beq.n	8006eb8 <HAL_DMA_Init+0xd8>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	685b      	ldr	r3, [r3, #4]
 8006e98:	2b04      	cmp	r3, #4
 8006e9a:	d80d      	bhi.n	8006eb8 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	0018      	movs	r0, r3
 8006ea0:	f000 fb2c 	bl	80074fc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006eb0:	687a      	ldr	r2, [r7, #4]
 8006eb2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8006eb4:	605a      	str	r2, [r3, #4]
 8006eb6:	e008      	b.n	8006eca <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2225      	movs	r2, #37	@ 0x25
 8006ed4:	2101      	movs	r1, #1
 8006ed6:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2224      	movs	r2, #36	@ 0x24
 8006edc:	2100      	movs	r1, #0
 8006ede:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006ee0:	2300      	movs	r3, #0
}
 8006ee2:	0018      	movs	r0, r3
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	b002      	add	sp, #8
 8006ee8:	bd80      	pop	{r7, pc}
 8006eea:	46c0      	nop			@ (mov r8, r8)
 8006eec:	bffdfff8 	.word	0xbffdfff8
 8006ef0:	ffff800f 	.word	0xffff800f

08006ef4 <HAL_DMA_DeInit>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b082      	sub	sp, #8
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d101      	bne.n	8006f06 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8006f02:	2301      	movs	r3, #1
 8006f04:	e066      	b.n	8006fd4 <HAL_DMA_DeInit+0xe0>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	2101      	movs	r1, #1
 8006f12:	438a      	bics	r2, r1
 8006f14:	601a      	str	r2, [r3, #0]

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a30      	ldr	r2, [pc, #192]	@ (8006fdc <HAL_DMA_DeInit+0xe8>)
 8006f1c:	4694      	mov	ip, r2
 8006f1e:	4463      	add	r3, ip
 8006f20:	2114      	movs	r1, #20
 8006f22:	0018      	movs	r0, r3
 8006f24:	f7f9 f8f0 	bl	8000108 <__udivsi3>
 8006f28:	0003      	movs	r3, r0
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 8006f2a:	009a      	lsls	r2, r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	2200      	movs	r2, #0
 8006f36:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8006f38:	4b29      	ldr	r3, [pc, #164]	@ (8006fe0 <HAL_DMA_DeInit+0xec>)
 8006f3a:	6859      	ldr	r1, [r3, #4]
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f40:	221c      	movs	r2, #28
 8006f42:	4013      	ands	r3, r2
 8006f44:	2201      	movs	r2, #1
 8006f46:	409a      	lsls	r2, r3
 8006f48:	4b25      	ldr	r3, [pc, #148]	@ (8006fe0 <HAL_DMA_DeInit+0xec>)
 8006f4a:	430a      	orrs	r2, r1
 8006f4c:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	0018      	movs	r0, r3
 8006f52:	f000 faa7 	bl	80074a4 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f62:	687a      	ldr	r2, [r7, #4]
 8006f64:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006f66:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	685b      	ldr	r3, [r3, #4]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d010      	beq.n	8006f92 <HAL_DMA_DeInit+0x9e>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	685b      	ldr	r3, [r3, #4]
 8006f74:	2b04      	cmp	r3, #4
 8006f76:	d80c      	bhi.n	8006f92 <HAL_DMA_DeInit+0x9e>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	0018      	movs	r0, r3
 8006f7c:	f000 fabe 	bl	80074fc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f84:	2200      	movs	r2, #0
 8006f86:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f8c:	687a      	ldr	r2, [r7, #4]
 8006f8e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8006f90:	605a      	str	r2, [r3, #4]
  }

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	2200      	movs	r2, #0
 8006f96:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	639a      	str	r2, [r3, #56]	@ 0x38

  hdma->DMAmuxRequestGen = 0U;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2200      	movs	r2, #0
 8006fae:	651a      	str	r2, [r3, #80]	@ 0x50
  hdma->DMAmuxRequestGenStatus = 0U;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2225      	movs	r2, #37	@ 0x25
 8006fc6:	2100      	movs	r1, #0
 8006fc8:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2224      	movs	r2, #36	@ 0x24
 8006fce:	2100      	movs	r1, #0
 8006fd0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006fd2:	2300      	movs	r3, #0
}
 8006fd4:	0018      	movs	r0, r3
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	b002      	add	sp, #8
 8006fda:	bd80      	pop	{r7, pc}
 8006fdc:	bffdfff8 	.word	0xbffdfff8
 8006fe0:	40020000 	.word	0x40020000

08006fe4 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b086      	sub	sp, #24
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	60f8      	str	r0, [r7, #12]
 8006fec:	60b9      	str	r1, [r7, #8]
 8006fee:	607a      	str	r2, [r7, #4]
 8006ff0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006ff2:	2317      	movs	r3, #23
 8006ff4:	18fb      	adds	r3, r7, r3
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2224      	movs	r2, #36	@ 0x24
 8006ffe:	5c9b      	ldrb	r3, [r3, r2]
 8007000:	2b01      	cmp	r3, #1
 8007002:	d101      	bne.n	8007008 <HAL_DMA_Start_IT+0x24>
 8007004:	2302      	movs	r3, #2
 8007006:	e070      	b.n	80070ea <HAL_DMA_Start_IT+0x106>
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	2224      	movs	r2, #36	@ 0x24
 800700c:	2101      	movs	r1, #1
 800700e:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	2225      	movs	r2, #37	@ 0x25
 8007014:	5c9b      	ldrb	r3, [r3, r2]
 8007016:	b2db      	uxtb	r3, r3
 8007018:	2b01      	cmp	r3, #1
 800701a:	d157      	bne.n	80070cc <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	2225      	movs	r2, #37	@ 0x25
 8007020:	2102      	movs	r1, #2
 8007022:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	2200      	movs	r2, #0
 8007028:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	681a      	ldr	r2, [r3, #0]
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	2101      	movs	r1, #1
 8007036:	438a      	bics	r2, r1
 8007038:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	687a      	ldr	r2, [r7, #4]
 800703e:	68b9      	ldr	r1, [r7, #8]
 8007040:	68f8      	ldr	r0, [r7, #12]
 8007042:	f000 f9ef 	bl	8007424 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800704a:	2b00      	cmp	r3, #0
 800704c:	d008      	beq.n	8007060 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	681a      	ldr	r2, [r3, #0]
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	210e      	movs	r1, #14
 800705a:	430a      	orrs	r2, r1
 800705c:	601a      	str	r2, [r3, #0]
 800705e:	e00f      	b.n	8007080 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	681a      	ldr	r2, [r3, #0]
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	2104      	movs	r1, #4
 800706c:	438a      	bics	r2, r1
 800706e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	681a      	ldr	r2, [r3, #0]
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	210a      	movs	r1, #10
 800707c:	430a      	orrs	r2, r1
 800707e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007084:	681a      	ldr	r2, [r3, #0]
 8007086:	2380      	movs	r3, #128	@ 0x80
 8007088:	025b      	lsls	r3, r3, #9
 800708a:	4013      	ands	r3, r2
 800708c:	d008      	beq.n	80070a0 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007092:	681a      	ldr	r2, [r3, #0]
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007098:	2180      	movs	r1, #128	@ 0x80
 800709a:	0049      	lsls	r1, r1, #1
 800709c:	430a      	orrs	r2, r1
 800709e:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d008      	beq.n	80070ba <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070ac:	681a      	ldr	r2, [r3, #0]
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070b2:	2180      	movs	r1, #128	@ 0x80
 80070b4:	0049      	lsls	r1, r1, #1
 80070b6:	430a      	orrs	r2, r1
 80070b8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	681a      	ldr	r2, [r3, #0]
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	2101      	movs	r1, #1
 80070c6:	430a      	orrs	r2, r1
 80070c8:	601a      	str	r2, [r3, #0]
 80070ca:	e007      	b.n	80070dc <HAL_DMA_Start_IT+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	2224      	movs	r2, #36	@ 0x24
 80070d0:	2100      	movs	r1, #0
 80070d2:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80070d4:	2317      	movs	r3, #23
 80070d6:	18fb      	adds	r3, r7, r3
 80070d8:	2202      	movs	r2, #2
 80070da:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hdma);
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2224      	movs	r2, #36	@ 0x24
 80070e0:	2100      	movs	r1, #0
 80070e2:	5499      	strb	r1, [r3, r2]

  return status;
 80070e4:	2317      	movs	r3, #23
 80070e6:	18fb      	adds	r3, r7, r3
 80070e8:	781b      	ldrb	r3, [r3, #0]
}
 80070ea:	0018      	movs	r0, r3
 80070ec:	46bd      	mov	sp, r7
 80070ee:	b006      	add	sp, #24
 80070f0:	bd80      	pop	{r7, pc}
	...

080070f4 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b082      	sub	sp, #8
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d101      	bne.n	8007106 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8007102:	2301      	movs	r3, #1
 8007104:	e050      	b.n	80071a8 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2225      	movs	r2, #37	@ 0x25
 800710a:	5c9b      	ldrb	r3, [r3, r2]
 800710c:	b2db      	uxtb	r3, r3
 800710e:	2b02      	cmp	r3, #2
 8007110:	d008      	beq.n	8007124 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2204      	movs	r2, #4
 8007116:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2224      	movs	r2, #36	@ 0x24
 800711c:	2100      	movs	r1, #0
 800711e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8007120:	2301      	movs	r3, #1
 8007122:	e041      	b.n	80071a8 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	681a      	ldr	r2, [r3, #0]
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	210e      	movs	r1, #14
 8007130:	438a      	bics	r2, r1
 8007132:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007138:	681a      	ldr	r2, [r3, #0]
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800713e:	491c      	ldr	r1, [pc, #112]	@ (80071b0 <HAL_DMA_Abort+0xbc>)
 8007140:	400a      	ands	r2, r1
 8007142:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	2101      	movs	r1, #1
 8007150:	438a      	bics	r2, r1
 8007152:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1cU)));
 8007154:	4b17      	ldr	r3, [pc, #92]	@ (80071b4 <HAL_DMA_Abort+0xc0>)
 8007156:	6859      	ldr	r1, [r3, #4]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800715c:	221c      	movs	r2, #28
 800715e:	4013      	ands	r3, r2
 8007160:	2201      	movs	r2, #1
 8007162:	409a      	lsls	r2, r3
 8007164:	4b13      	ldr	r3, [pc, #76]	@ (80071b4 <HAL_DMA_Abort+0xc0>)
 8007166:	430a      	orrs	r2, r1
 8007168:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800716e:	687a      	ldr	r2, [r7, #4]
 8007170:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007172:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007178:	2b00      	cmp	r3, #0
 800717a:	d00c      	beq.n	8007196 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007180:	681a      	ldr	r2, [r3, #0]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007186:	490a      	ldr	r1, [pc, #40]	@ (80071b0 <HAL_DMA_Abort+0xbc>)
 8007188:	400a      	ands	r2, r1
 800718a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007190:	687a      	ldr	r2, [r7, #4]
 8007192:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8007194:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2225      	movs	r2, #37	@ 0x25
 800719a:	2101      	movs	r1, #1
 800719c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2224      	movs	r2, #36	@ 0x24
 80071a2:	2100      	movs	r1, #0
 80071a4:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 80071a6:	2300      	movs	r3, #0
}
 80071a8:	0018      	movs	r0, r3
 80071aa:	46bd      	mov	sp, r7
 80071ac:	b002      	add	sp, #8
 80071ae:	bd80      	pop	{r7, pc}
 80071b0:	fffffeff 	.word	0xfffffeff
 80071b4:	40020000 	.word	0x40020000

080071b8 <HAL_DMA_Abort_IT>:
  * @param  hdma    pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b084      	sub	sp, #16
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80071c0:	230f      	movs	r3, #15
 80071c2:	18fb      	adds	r3, r7, r3
 80071c4:	2200      	movs	r2, #0
 80071c6:	701a      	strb	r2, [r3, #0]

  /* Process Unlocked/locked */
  __HAL_UNLOCK(hdma);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2224      	movs	r2, #36	@ 0x24
 80071cc:	2100      	movs	r1, #0
 80071ce:	5499      	strb	r1, [r3, r2]
  __HAL_LOCK(hdma);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2224      	movs	r2, #36	@ 0x24
 80071d4:	5c9b      	ldrb	r3, [r3, r2]
 80071d6:	2b01      	cmp	r3, #1
 80071d8:	d101      	bne.n	80071de <HAL_DMA_Abort_IT+0x26>
 80071da:	2302      	movs	r3, #2
 80071dc:	e05e      	b.n	800729c <HAL_DMA_Abort_IT+0xe4>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2224      	movs	r2, #36	@ 0x24
 80071e2:	2101      	movs	r1, #1
 80071e4:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2225      	movs	r2, #37	@ 0x25
 80071ea:	5c9b      	ldrb	r3, [r3, r2]
 80071ec:	b2db      	uxtb	r3, r3
 80071ee:	2b02      	cmp	r3, #2
 80071f0:	d007      	beq.n	8007202 <HAL_DMA_Abort_IT+0x4a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2204      	movs	r2, #4
 80071f6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80071f8:	230f      	movs	r3, #15
 80071fa:	18fb      	adds	r3, r7, r3
 80071fc:	2201      	movs	r2, #1
 80071fe:	701a      	strb	r2, [r3, #0]
 8007200:	e049      	b.n	8007296 <HAL_DMA_Abort_IT+0xde>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	681a      	ldr	r2, [r3, #0]
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	210e      	movs	r1, #14
 800720e:	438a      	bics	r2, r1
 8007210:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	2101      	movs	r1, #1
 800721e:	438a      	bics	r2, r1
 8007220:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007226:	681a      	ldr	r2, [r3, #0]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800722c:	491d      	ldr	r1, [pc, #116]	@ (80072a4 <HAL_DMA_Abort_IT+0xec>)
 800722e:	400a      	ands	r2, r1
 8007230:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1cU)));
 8007232:	4b1d      	ldr	r3, [pc, #116]	@ (80072a8 <HAL_DMA_Abort_IT+0xf0>)
 8007234:	6859      	ldr	r1, [r3, #4]
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800723a:	221c      	movs	r2, #28
 800723c:	4013      	ands	r3, r2
 800723e:	2201      	movs	r2, #1
 8007240:	409a      	lsls	r2, r3
 8007242:	4b19      	ldr	r3, [pc, #100]	@ (80072a8 <HAL_DMA_Abort_IT+0xf0>)
 8007244:	430a      	orrs	r2, r1
 8007246:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800724c:	687a      	ldr	r2, [r7, #4]
 800724e:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007250:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007256:	2b00      	cmp	r3, #0
 8007258:	d00c      	beq.n	8007274 <HAL_DMA_Abort_IT+0xbc>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800725e:	681a      	ldr	r2, [r3, #0]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007264:	490f      	ldr	r1, [pc, #60]	@ (80072a4 <HAL_DMA_Abort_IT+0xec>)
 8007266:	400a      	ands	r2, r1
 8007268:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800726e:	687a      	ldr	r2, [r7, #4]
 8007270:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8007272:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2225      	movs	r2, #37	@ 0x25
 8007278:	2101      	movs	r1, #1
 800727a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2224      	movs	r2, #36	@ 0x24
 8007280:	2100      	movs	r1, #0
 8007282:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007288:	2b00      	cmp	r3, #0
 800728a:	d004      	beq.n	8007296 <HAL_DMA_Abort_IT+0xde>
    {
      hdma->XferAbortCallback(hdma);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007290:	687a      	ldr	r2, [r7, #4]
 8007292:	0010      	movs	r0, r2
 8007294:	4798      	blx	r3
    }
  }
  return status;
 8007296:	230f      	movs	r3, #15
 8007298:	18fb      	adds	r3, r7, r3
 800729a:	781b      	ldrb	r3, [r3, #0]
}
 800729c:	0018      	movs	r0, r3
 800729e:	46bd      	mov	sp, r7
 80072a0:	b004      	add	sp, #16
 80072a2:	bd80      	pop	{r7, pc}
 80072a4:	fffffeff 	.word	0xfffffeff
 80072a8:	40020000 	.word	0x40020000

080072ac <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b084      	sub	sp, #16
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = DMA1->ISR;
 80072b4:	4b55      	ldr	r3, [pc, #340]	@ (800740c <HAL_DMA_IRQHandler+0x160>)
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072c6:	221c      	movs	r2, #28
 80072c8:	4013      	ands	r3, r2
 80072ca:	2204      	movs	r2, #4
 80072cc:	409a      	lsls	r2, r3
 80072ce:	0013      	movs	r3, r2
 80072d0:	68fa      	ldr	r2, [r7, #12]
 80072d2:	4013      	ands	r3, r2
 80072d4:	d027      	beq.n	8007326 <HAL_DMA_IRQHandler+0x7a>
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	2204      	movs	r2, #4
 80072da:	4013      	ands	r3, r2
 80072dc:	d023      	beq.n	8007326 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	2220      	movs	r2, #32
 80072e6:	4013      	ands	r3, r2
 80072e8:	d107      	bne.n	80072fa <HAL_DMA_IRQHandler+0x4e>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	681a      	ldr	r2, [r3, #0]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	2104      	movs	r1, #4
 80072f6:	438a      	bics	r2, r1
 80072f8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 80072fa:	4b44      	ldr	r3, [pc, #272]	@ (800740c <HAL_DMA_IRQHandler+0x160>)
 80072fc:	6859      	ldr	r1, [r3, #4]
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007302:	221c      	movs	r2, #28
 8007304:	4013      	ands	r3, r2
 8007306:	2204      	movs	r2, #4
 8007308:	409a      	lsls	r2, r3
 800730a:	4b40      	ldr	r3, [pc, #256]	@ (800740c <HAL_DMA_IRQHandler+0x160>)
 800730c:	430a      	orrs	r2, r1
 800730e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007314:	2b00      	cmp	r3, #0
 8007316:	d100      	bne.n	800731a <HAL_DMA_IRQHandler+0x6e>
 8007318:	e073      	b.n	8007402 <HAL_DMA_IRQHandler+0x156>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800731e:	687a      	ldr	r2, [r7, #4]
 8007320:	0010      	movs	r0, r2
 8007322:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8007324:	e06d      	b.n	8007402 <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800732a:	221c      	movs	r2, #28
 800732c:	4013      	ands	r3, r2
 800732e:	2202      	movs	r2, #2
 8007330:	409a      	lsls	r2, r3
 8007332:	0013      	movs	r3, r2
 8007334:	68fa      	ldr	r2, [r7, #12]
 8007336:	4013      	ands	r3, r2
 8007338:	d02e      	beq.n	8007398 <HAL_DMA_IRQHandler+0xec>
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	2202      	movs	r2, #2
 800733e:	4013      	ands	r3, r2
 8007340:	d02a      	beq.n	8007398 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	2220      	movs	r2, #32
 800734a:	4013      	ands	r3, r2
 800734c:	d10b      	bne.n	8007366 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	681a      	ldr	r2, [r3, #0]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	210a      	movs	r1, #10
 800735a:	438a      	bics	r2, r1
 800735c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2225      	movs	r2, #37	@ 0x25
 8007362:	2101      	movs	r1, #1
 8007364:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 8007366:	4b29      	ldr	r3, [pc, #164]	@ (800740c <HAL_DMA_IRQHandler+0x160>)
 8007368:	6859      	ldr	r1, [r3, #4]
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800736e:	221c      	movs	r2, #28
 8007370:	4013      	ands	r3, r2
 8007372:	2202      	movs	r2, #2
 8007374:	409a      	lsls	r2, r3
 8007376:	4b25      	ldr	r3, [pc, #148]	@ (800740c <HAL_DMA_IRQHandler+0x160>)
 8007378:	430a      	orrs	r2, r1
 800737a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2224      	movs	r2, #36	@ 0x24
 8007380:	2100      	movs	r1, #0
 8007382:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007388:	2b00      	cmp	r3, #0
 800738a:	d03a      	beq.n	8007402 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007390:	687a      	ldr	r2, [r7, #4]
 8007392:	0010      	movs	r0, r2
 8007394:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007396:	e034      	b.n	8007402 <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800739c:	221c      	movs	r2, #28
 800739e:	4013      	ands	r3, r2
 80073a0:	2208      	movs	r2, #8
 80073a2:	409a      	lsls	r2, r3
 80073a4:	0013      	movs	r3, r2
 80073a6:	68fa      	ldr	r2, [r7, #12]
 80073a8:	4013      	ands	r3, r2
 80073aa:	d02b      	beq.n	8007404 <HAL_DMA_IRQHandler+0x158>
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	2208      	movs	r2, #8
 80073b0:	4013      	ands	r3, r2
 80073b2:	d027      	beq.n	8007404 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	681a      	ldr	r2, [r3, #0]
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	210e      	movs	r1, #14
 80073c0:	438a      	bics	r2, r1
 80073c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 80073c4:	4b11      	ldr	r3, [pc, #68]	@ (800740c <HAL_DMA_IRQHandler+0x160>)
 80073c6:	6859      	ldr	r1, [r3, #4]
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073cc:	221c      	movs	r2, #28
 80073ce:	4013      	ands	r3, r2
 80073d0:	2201      	movs	r2, #1
 80073d2:	409a      	lsls	r2, r3
 80073d4:	4b0d      	ldr	r3, [pc, #52]	@ (800740c <HAL_DMA_IRQHandler+0x160>)
 80073d6:	430a      	orrs	r2, r1
 80073d8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2201      	movs	r2, #1
 80073de:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2225      	movs	r2, #37	@ 0x25
 80073e4:	2101      	movs	r1, #1
 80073e6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2224      	movs	r2, #36	@ 0x24
 80073ec:	2100      	movs	r1, #0
 80073ee:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d005      	beq.n	8007404 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073fc:	687a      	ldr	r2, [r7, #4]
 80073fe:	0010      	movs	r0, r2
 8007400:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007402:	46c0      	nop			@ (mov r8, r8)
 8007404:	46c0      	nop			@ (mov r8, r8)
}
 8007406:	46bd      	mov	sp, r7
 8007408:	b004      	add	sp, #16
 800740a:	bd80      	pop	{r7, pc}
 800740c:	40020000 	.word	0x40020000

08007410 <HAL_DMA_GetError>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b082      	sub	sp, #8
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 800741c:	0018      	movs	r0, r3
 800741e:	46bd      	mov	sp, r7
 8007420:	b002      	add	sp, #8
 8007422:	bd80      	pop	{r7, pc}

08007424 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b084      	sub	sp, #16
 8007428:	af00      	add	r7, sp, #0
 800742a:	60f8      	str	r0, [r7, #12]
 800742c:	60b9      	str	r1, [r7, #8]
 800742e:	607a      	str	r2, [r7, #4]
 8007430:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007436:	68fa      	ldr	r2, [r7, #12]
 8007438:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800743a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007440:	2b00      	cmp	r3, #0
 8007442:	d004      	beq.n	800744e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007448:	68fa      	ldr	r2, [r7, #12]
 800744a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800744c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 800744e:	4b14      	ldr	r3, [pc, #80]	@ (80074a0 <DMA_SetConfig+0x7c>)
 8007450:	6859      	ldr	r1, [r3, #4]
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007456:	221c      	movs	r2, #28
 8007458:	4013      	ands	r3, r2
 800745a:	2201      	movs	r2, #1
 800745c:	409a      	lsls	r2, r3
 800745e:	4b10      	ldr	r3, [pc, #64]	@ (80074a0 <DMA_SetConfig+0x7c>)
 8007460:	430a      	orrs	r2, r1
 8007462:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	683a      	ldr	r2, [r7, #0]
 800746a:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	689b      	ldr	r3, [r3, #8]
 8007470:	2b10      	cmp	r3, #16
 8007472:	d108      	bne.n	8007486 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	687a      	ldr	r2, [r7, #4]
 800747a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	68ba      	ldr	r2, [r7, #8]
 8007482:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007484:	e007      	b.n	8007496 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	68ba      	ldr	r2, [r7, #8]
 800748c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	687a      	ldr	r2, [r7, #4]
 8007494:	60da      	str	r2, [r3, #12]
}
 8007496:	46c0      	nop			@ (mov r8, r8)
 8007498:	46bd      	mov	sp, r7
 800749a:	b004      	add	sp, #16
 800749c:	bd80      	pop	{r7, pc}
 800749e:	46c0      	nop			@ (mov r8, r8)
 80074a0:	40020000 	.word	0x40020000

080074a4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b084      	sub	sp, #16
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	001a      	movs	r2, r3
 80074b2:	23ff      	movs	r3, #255	@ 0xff
 80074b4:	4013      	ands	r3, r2
 80074b6:	3b08      	subs	r3, #8
 80074b8:	2114      	movs	r1, #20
 80074ba:	0018      	movs	r0, r3
 80074bc:	f7f8 fe24 	bl	8000108 <__udivsi3>
 80074c0:	0003      	movs	r3, r0
 80074c2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074c8:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 80074ca:	4a0a      	ldr	r2, [pc, #40]	@ (80074f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80074cc:	4694      	mov	ip, r2
 80074ce:	4463      	add	r3, ip
 80074d0:	009b      	lsls	r3, r3, #2
 80074d2:	001a      	movs	r2, r3
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	645a      	str	r2, [r3, #68]	@ 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	4a07      	ldr	r2, [pc, #28]	@ (80074f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80074dc:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	221c      	movs	r2, #28
 80074e2:	4013      	ands	r3, r2
 80074e4:	2201      	movs	r2, #1
 80074e6:	409a      	lsls	r2, r3
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 80074ec:	46c0      	nop			@ (mov r8, r8)
 80074ee:	46bd      	mov	sp, r7
 80074f0:	b004      	add	sp, #16
 80074f2:	bd80      	pop	{r7, pc}
 80074f4:	10008200 	.word	0x10008200
 80074f8:	40020880 	.word	0x40020880

080074fc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b084      	sub	sp, #16
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	22ff      	movs	r2, #255	@ 0xff
 800750a:	4013      	ands	r3, r2
 800750c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	4a0a      	ldr	r2, [pc, #40]	@ (800753c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007512:	4694      	mov	ip, r2
 8007514:	4463      	add	r3, ip
 8007516:	009b      	lsls	r3, r3, #2
 8007518:	001a      	movs	r2, r3
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	651a      	str	r2, [r3, #80]	@ 0x50
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	4a07      	ldr	r2, [pc, #28]	@ (8007540 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007522:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	3b01      	subs	r3, #1
 8007528:	2203      	movs	r2, #3
 800752a:	4013      	ands	r3, r2
 800752c:	2201      	movs	r2, #1
 800752e:	409a      	lsls	r2, r3
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8007534:	46c0      	nop			@ (mov r8, r8)
 8007536:	46bd      	mov	sp, r7
 8007538:	b004      	add	sp, #16
 800753a:	bd80      	pop	{r7, pc}
 800753c:	1000823f 	.word	0x1000823f
 8007540:	40020940 	.word	0x40020940

08007544 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b086      	sub	sp, #24
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
 800754c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800754e:	2300      	movs	r3, #0
 8007550:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8007552:	e153      	b.n	80077fc <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	2101      	movs	r1, #1
 800755a:	693a      	ldr	r2, [r7, #16]
 800755c:	4091      	lsls	r1, r2
 800755e:	000a      	movs	r2, r1
 8007560:	4013      	ands	r3, r2
 8007562:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d100      	bne.n	800756c <HAL_GPIO_Init+0x28>
 800756a:	e144      	b.n	80077f6 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	685b      	ldr	r3, [r3, #4]
 8007570:	2b02      	cmp	r3, #2
 8007572:	d003      	beq.n	800757c <HAL_GPIO_Init+0x38>
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	685b      	ldr	r3, [r3, #4]
 8007578:	2b12      	cmp	r3, #18
 800757a:	d125      	bne.n	80075c8 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	08da      	lsrs	r2, r3, #3
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	3208      	adds	r2, #8
 8007584:	0092      	lsls	r2, r2, #2
 8007586:	58d3      	ldr	r3, [r2, r3]
 8007588:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 800758a:	693b      	ldr	r3, [r7, #16]
 800758c:	2207      	movs	r2, #7
 800758e:	4013      	ands	r3, r2
 8007590:	009b      	lsls	r3, r3, #2
 8007592:	220f      	movs	r2, #15
 8007594:	409a      	lsls	r2, r3
 8007596:	0013      	movs	r3, r2
 8007598:	43da      	mvns	r2, r3
 800759a:	697b      	ldr	r3, [r7, #20]
 800759c:	4013      	ands	r3, r2
 800759e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	691b      	ldr	r3, [r3, #16]
 80075a4:	220f      	movs	r2, #15
 80075a6:	401a      	ands	r2, r3
 80075a8:	693b      	ldr	r3, [r7, #16]
 80075aa:	2107      	movs	r1, #7
 80075ac:	400b      	ands	r3, r1
 80075ae:	009b      	lsls	r3, r3, #2
 80075b0:	409a      	lsls	r2, r3
 80075b2:	0013      	movs	r3, r2
 80075b4:	697a      	ldr	r2, [r7, #20]
 80075b6:	4313      	orrs	r3, r2
 80075b8:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	08da      	lsrs	r2, r3, #3
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	3208      	adds	r2, #8
 80075c2:	0092      	lsls	r2, r2, #2
 80075c4:	6979      	ldr	r1, [r7, #20]
 80075c6:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80075ce:	693b      	ldr	r3, [r7, #16]
 80075d0:	005b      	lsls	r3, r3, #1
 80075d2:	2203      	movs	r2, #3
 80075d4:	409a      	lsls	r2, r3
 80075d6:	0013      	movs	r3, r2
 80075d8:	43da      	mvns	r2, r3
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	4013      	ands	r3, r2
 80075de:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	685b      	ldr	r3, [r3, #4]
 80075e4:	2203      	movs	r2, #3
 80075e6:	401a      	ands	r2, r3
 80075e8:	693b      	ldr	r3, [r7, #16]
 80075ea:	005b      	lsls	r3, r3, #1
 80075ec:	409a      	lsls	r2, r3
 80075ee:	0013      	movs	r3, r2
 80075f0:	697a      	ldr	r2, [r7, #20]
 80075f2:	4313      	orrs	r3, r2
 80075f4:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	697a      	ldr	r2, [r7, #20]
 80075fa:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	2b01      	cmp	r3, #1
 8007602:	d00b      	beq.n	800761c <HAL_GPIO_Init+0xd8>
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	2b02      	cmp	r3, #2
 800760a:	d007      	beq.n	800761c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007610:	2b11      	cmp	r3, #17
 8007612:	d003      	beq.n	800761c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	685b      	ldr	r3, [r3, #4]
 8007618:	2b12      	cmp	r3, #18
 800761a:	d130      	bne.n	800767e <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	689b      	ldr	r3, [r3, #8]
 8007620:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8007622:	693b      	ldr	r3, [r7, #16]
 8007624:	005b      	lsls	r3, r3, #1
 8007626:	2203      	movs	r2, #3
 8007628:	409a      	lsls	r2, r3
 800762a:	0013      	movs	r3, r2
 800762c:	43da      	mvns	r2, r3
 800762e:	697b      	ldr	r3, [r7, #20]
 8007630:	4013      	ands	r3, r2
 8007632:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	68da      	ldr	r2, [r3, #12]
 8007638:	693b      	ldr	r3, [r7, #16]
 800763a:	005b      	lsls	r3, r3, #1
 800763c:	409a      	lsls	r2, r3
 800763e:	0013      	movs	r3, r2
 8007640:	697a      	ldr	r2, [r7, #20]
 8007642:	4313      	orrs	r3, r2
 8007644:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	697a      	ldr	r2, [r7, #20]
 800764a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007652:	2201      	movs	r2, #1
 8007654:	693b      	ldr	r3, [r7, #16]
 8007656:	409a      	lsls	r2, r3
 8007658:	0013      	movs	r3, r2
 800765a:	43da      	mvns	r2, r3
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	4013      	ands	r3, r2
 8007660:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	685b      	ldr	r3, [r3, #4]
 8007666:	091b      	lsrs	r3, r3, #4
 8007668:	2201      	movs	r2, #1
 800766a:	401a      	ands	r2, r3
 800766c:	693b      	ldr	r3, [r7, #16]
 800766e:	409a      	lsls	r2, r3
 8007670:	0013      	movs	r3, r2
 8007672:	697a      	ldr	r2, [r7, #20]
 8007674:	4313      	orrs	r3, r2
 8007676:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	697a      	ldr	r2, [r7, #20]
 800767c:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	685b      	ldr	r3, [r3, #4]
 8007682:	2b03      	cmp	r3, #3
 8007684:	d017      	beq.n	80076b6 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	68db      	ldr	r3, [r3, #12]
 800768a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	005b      	lsls	r3, r3, #1
 8007690:	2203      	movs	r2, #3
 8007692:	409a      	lsls	r2, r3
 8007694:	0013      	movs	r3, r2
 8007696:	43da      	mvns	r2, r3
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	4013      	ands	r3, r2
 800769c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	689a      	ldr	r2, [r3, #8]
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	005b      	lsls	r3, r3, #1
 80076a6:	409a      	lsls	r2, r3
 80076a8:	0013      	movs	r3, r2
 80076aa:	697a      	ldr	r2, [r7, #20]
 80076ac:	4313      	orrs	r3, r2
 80076ae:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	697a      	ldr	r2, [r7, #20]
 80076b4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	685a      	ldr	r2, [r3, #4]
 80076ba:	2380      	movs	r3, #128	@ 0x80
 80076bc:	055b      	lsls	r3, r3, #21
 80076be:	4013      	ands	r3, r2
 80076c0:	d100      	bne.n	80076c4 <HAL_GPIO_Init+0x180>
 80076c2:	e098      	b.n	80077f6 <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80076c4:	4a53      	ldr	r2, [pc, #332]	@ (8007814 <HAL_GPIO_Init+0x2d0>)
 80076c6:	693b      	ldr	r3, [r7, #16]
 80076c8:	089b      	lsrs	r3, r3, #2
 80076ca:	3318      	adds	r3, #24
 80076cc:	009b      	lsls	r3, r3, #2
 80076ce:	589b      	ldr	r3, [r3, r2]
 80076d0:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	2203      	movs	r2, #3
 80076d6:	4013      	ands	r3, r2
 80076d8:	00db      	lsls	r3, r3, #3
 80076da:	220f      	movs	r2, #15
 80076dc:	409a      	lsls	r2, r3
 80076de:	0013      	movs	r3, r2
 80076e0:	43da      	mvns	r2, r3
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	4013      	ands	r3, r2
 80076e6:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80076e8:	687a      	ldr	r2, [r7, #4]
 80076ea:	23a0      	movs	r3, #160	@ 0xa0
 80076ec:	05db      	lsls	r3, r3, #23
 80076ee:	429a      	cmp	r2, r3
 80076f0:	d019      	beq.n	8007726 <HAL_GPIO_Init+0x1e2>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	4a48      	ldr	r2, [pc, #288]	@ (8007818 <HAL_GPIO_Init+0x2d4>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d013      	beq.n	8007722 <HAL_GPIO_Init+0x1de>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a47      	ldr	r2, [pc, #284]	@ (800781c <HAL_GPIO_Init+0x2d8>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d00d      	beq.n	800771e <HAL_GPIO_Init+0x1da>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a46      	ldr	r2, [pc, #280]	@ (8007820 <HAL_GPIO_Init+0x2dc>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d007      	beq.n	800771a <HAL_GPIO_Init+0x1d6>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	4a45      	ldr	r2, [pc, #276]	@ (8007824 <HAL_GPIO_Init+0x2e0>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d101      	bne.n	8007716 <HAL_GPIO_Init+0x1d2>
 8007712:	2305      	movs	r3, #5
 8007714:	e008      	b.n	8007728 <HAL_GPIO_Init+0x1e4>
 8007716:	2306      	movs	r3, #6
 8007718:	e006      	b.n	8007728 <HAL_GPIO_Init+0x1e4>
 800771a:	2303      	movs	r3, #3
 800771c:	e004      	b.n	8007728 <HAL_GPIO_Init+0x1e4>
 800771e:	2302      	movs	r3, #2
 8007720:	e002      	b.n	8007728 <HAL_GPIO_Init+0x1e4>
 8007722:	2301      	movs	r3, #1
 8007724:	e000      	b.n	8007728 <HAL_GPIO_Init+0x1e4>
 8007726:	2300      	movs	r3, #0
 8007728:	693a      	ldr	r2, [r7, #16]
 800772a:	2103      	movs	r1, #3
 800772c:	400a      	ands	r2, r1
 800772e:	00d2      	lsls	r2, r2, #3
 8007730:	4093      	lsls	r3, r2
 8007732:	697a      	ldr	r2, [r7, #20]
 8007734:	4313      	orrs	r3, r2
 8007736:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8007738:	4936      	ldr	r1, [pc, #216]	@ (8007814 <HAL_GPIO_Init+0x2d0>)
 800773a:	693b      	ldr	r3, [r7, #16]
 800773c:	089b      	lsrs	r3, r3, #2
 800773e:	3318      	adds	r3, #24
 8007740:	009b      	lsls	r3, r3, #2
 8007742:	697a      	ldr	r2, [r7, #20]
 8007744:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8007746:	4a33      	ldr	r2, [pc, #204]	@ (8007814 <HAL_GPIO_Init+0x2d0>)
 8007748:	2380      	movs	r3, #128	@ 0x80
 800774a:	58d3      	ldr	r3, [r2, r3]
 800774c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	43da      	mvns	r2, r3
 8007752:	697b      	ldr	r3, [r7, #20]
 8007754:	4013      	ands	r3, r2
 8007756:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	685a      	ldr	r2, [r3, #4]
 800775c:	2380      	movs	r3, #128	@ 0x80
 800775e:	025b      	lsls	r3, r3, #9
 8007760:	4013      	ands	r3, r2
 8007762:	d003      	beq.n	800776c <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 8007764:	697a      	ldr	r2, [r7, #20]
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	4313      	orrs	r3, r2
 800776a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 800776c:	4929      	ldr	r1, [pc, #164]	@ (8007814 <HAL_GPIO_Init+0x2d0>)
 800776e:	2280      	movs	r2, #128	@ 0x80
 8007770:	697b      	ldr	r3, [r7, #20]
 8007772:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8007774:	4a27      	ldr	r2, [pc, #156]	@ (8007814 <HAL_GPIO_Init+0x2d0>)
 8007776:	2384      	movs	r3, #132	@ 0x84
 8007778:	58d3      	ldr	r3, [r2, r3]
 800777a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	43da      	mvns	r2, r3
 8007780:	697b      	ldr	r3, [r7, #20]
 8007782:	4013      	ands	r3, r2
 8007784:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	685a      	ldr	r2, [r3, #4]
 800778a:	2380      	movs	r3, #128	@ 0x80
 800778c:	029b      	lsls	r3, r3, #10
 800778e:	4013      	ands	r3, r2
 8007790:	d003      	beq.n	800779a <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 8007792:	697a      	ldr	r2, [r7, #20]
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	4313      	orrs	r3, r2
 8007798:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800779a:	491e      	ldr	r1, [pc, #120]	@ (8007814 <HAL_GPIO_Init+0x2d0>)
 800779c:	2284      	movs	r2, #132	@ 0x84
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80077a2:	4b1c      	ldr	r3, [pc, #112]	@ (8007814 <HAL_GPIO_Init+0x2d0>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	43da      	mvns	r2, r3
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	4013      	ands	r3, r2
 80077b0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	685a      	ldr	r2, [r3, #4]
 80077b6:	2380      	movs	r3, #128	@ 0x80
 80077b8:	035b      	lsls	r3, r3, #13
 80077ba:	4013      	ands	r3, r2
 80077bc:	d003      	beq.n	80077c6 <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 80077be:	697a      	ldr	r2, [r7, #20]
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	4313      	orrs	r3, r2
 80077c4:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80077c6:	4b13      	ldr	r3, [pc, #76]	@ (8007814 <HAL_GPIO_Init+0x2d0>)
 80077c8:	697a      	ldr	r2, [r7, #20]
 80077ca:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 80077cc:	4b11      	ldr	r3, [pc, #68]	@ (8007814 <HAL_GPIO_Init+0x2d0>)
 80077ce:	685b      	ldr	r3, [r3, #4]
 80077d0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	43da      	mvns	r2, r3
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	4013      	ands	r3, r2
 80077da:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	685a      	ldr	r2, [r3, #4]
 80077e0:	2380      	movs	r3, #128	@ 0x80
 80077e2:	039b      	lsls	r3, r3, #14
 80077e4:	4013      	ands	r3, r2
 80077e6:	d003      	beq.n	80077f0 <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 80077e8:	697a      	ldr	r2, [r7, #20]
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	4313      	orrs	r3, r2
 80077ee:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80077f0:	4b08      	ldr	r3, [pc, #32]	@ (8007814 <HAL_GPIO_Init+0x2d0>)
 80077f2:	697a      	ldr	r2, [r7, #20]
 80077f4:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 80077f6:	693b      	ldr	r3, [r7, #16]
 80077f8:	3301      	adds	r3, #1
 80077fa:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	681a      	ldr	r2, [r3, #0]
 8007800:	693b      	ldr	r3, [r7, #16]
 8007802:	40da      	lsrs	r2, r3
 8007804:	1e13      	subs	r3, r2, #0
 8007806:	d000      	beq.n	800780a <HAL_GPIO_Init+0x2c6>
 8007808:	e6a4      	b.n	8007554 <HAL_GPIO_Init+0x10>
  }
}
 800780a:	46c0      	nop			@ (mov r8, r8)
 800780c:	46c0      	nop			@ (mov r8, r8)
 800780e:	46bd      	mov	sp, r7
 8007810:	b006      	add	sp, #24
 8007812:	bd80      	pop	{r7, pc}
 8007814:	40021800 	.word	0x40021800
 8007818:	50000400 	.word	0x50000400
 800781c:	50000800 	.word	0x50000800
 8007820:	50000c00 	.word	0x50000c00
 8007824:	50001400 	.word	0x50001400

08007828 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b086      	sub	sp, #24
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
 8007830:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8007832:	2300      	movs	r3, #0
 8007834:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8007836:	e0ba      	b.n	80079ae <HAL_GPIO_DeInit+0x186>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8007838:	2201      	movs	r2, #1
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	409a      	lsls	r2, r3
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	4013      	ands	r3, r2
 8007842:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
 8007844:	693b      	ldr	r3, [r7, #16]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d100      	bne.n	800784c <HAL_GPIO_DeInit+0x24>
 800784a:	e0ad      	b.n	80079a8 <HAL_GPIO_DeInit+0x180>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
 800784c:	4a5d      	ldr	r2, [pc, #372]	@ (80079c4 <HAL_GPIO_DeInit+0x19c>)
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	089b      	lsrs	r3, r3, #2
 8007852:	3318      	adds	r3, #24
 8007854:	009b      	lsls	r3, r3, #2
 8007856:	589b      	ldr	r3, [r3, r2]
 8007858:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	2203      	movs	r2, #3
 800785e:	4013      	ands	r3, r2
 8007860:	00db      	lsls	r3, r3, #3
 8007862:	220f      	movs	r2, #15
 8007864:	409a      	lsls	r2, r3
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	4013      	ands	r3, r2
 800786a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 800786c:	687a      	ldr	r2, [r7, #4]
 800786e:	23a0      	movs	r3, #160	@ 0xa0
 8007870:	05db      	lsls	r3, r3, #23
 8007872:	429a      	cmp	r2, r3
 8007874:	d019      	beq.n	80078aa <HAL_GPIO_DeInit+0x82>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	4a53      	ldr	r2, [pc, #332]	@ (80079c8 <HAL_GPIO_DeInit+0x1a0>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d013      	beq.n	80078a6 <HAL_GPIO_DeInit+0x7e>
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	4a52      	ldr	r2, [pc, #328]	@ (80079cc <HAL_GPIO_DeInit+0x1a4>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d00d      	beq.n	80078a2 <HAL_GPIO_DeInit+0x7a>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	4a51      	ldr	r2, [pc, #324]	@ (80079d0 <HAL_GPIO_DeInit+0x1a8>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d007      	beq.n	800789e <HAL_GPIO_DeInit+0x76>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	4a50      	ldr	r2, [pc, #320]	@ (80079d4 <HAL_GPIO_DeInit+0x1ac>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d101      	bne.n	800789a <HAL_GPIO_DeInit+0x72>
 8007896:	2305      	movs	r3, #5
 8007898:	e008      	b.n	80078ac <HAL_GPIO_DeInit+0x84>
 800789a:	2306      	movs	r3, #6
 800789c:	e006      	b.n	80078ac <HAL_GPIO_DeInit+0x84>
 800789e:	2303      	movs	r3, #3
 80078a0:	e004      	b.n	80078ac <HAL_GPIO_DeInit+0x84>
 80078a2:	2302      	movs	r3, #2
 80078a4:	e002      	b.n	80078ac <HAL_GPIO_DeInit+0x84>
 80078a6:	2301      	movs	r3, #1
 80078a8:	e000      	b.n	80078ac <HAL_GPIO_DeInit+0x84>
 80078aa:	2300      	movs	r3, #0
 80078ac:	697a      	ldr	r2, [r7, #20]
 80078ae:	2103      	movs	r1, #3
 80078b0:	400a      	ands	r2, r1
 80078b2:	00d2      	lsls	r2, r2, #3
 80078b4:	4093      	lsls	r3, r2
 80078b6:	68fa      	ldr	r2, [r7, #12]
 80078b8:	429a      	cmp	r2, r3
 80078ba:	d136      	bne.n	800792a <HAL_GPIO_DeInit+0x102>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80078bc:	4a41      	ldr	r2, [pc, #260]	@ (80079c4 <HAL_GPIO_DeInit+0x19c>)
 80078be:	2380      	movs	r3, #128	@ 0x80
 80078c0:	58d3      	ldr	r3, [r2, r3]
 80078c2:	693a      	ldr	r2, [r7, #16]
 80078c4:	43d2      	mvns	r2, r2
 80078c6:	493f      	ldr	r1, [pc, #252]	@ (80079c4 <HAL_GPIO_DeInit+0x19c>)
 80078c8:	4013      	ands	r3, r2
 80078ca:	2280      	movs	r2, #128	@ 0x80
 80078cc:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 80078ce:	4a3d      	ldr	r2, [pc, #244]	@ (80079c4 <HAL_GPIO_DeInit+0x19c>)
 80078d0:	2384      	movs	r3, #132	@ 0x84
 80078d2:	58d3      	ldr	r3, [r2, r3]
 80078d4:	693a      	ldr	r2, [r7, #16]
 80078d6:	43d2      	mvns	r2, r2
 80078d8:	493a      	ldr	r1, [pc, #232]	@ (80079c4 <HAL_GPIO_DeInit+0x19c>)
 80078da:	4013      	ands	r3, r2
 80078dc:	2284      	movs	r2, #132	@ 0x84
 80078de:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 80078e0:	4b38      	ldr	r3, [pc, #224]	@ (80079c4 <HAL_GPIO_DeInit+0x19c>)
 80078e2:	681a      	ldr	r2, [r3, #0]
 80078e4:	693b      	ldr	r3, [r7, #16]
 80078e6:	43d9      	mvns	r1, r3
 80078e8:	4b36      	ldr	r3, [pc, #216]	@ (80079c4 <HAL_GPIO_DeInit+0x19c>)
 80078ea:	400a      	ands	r2, r1
 80078ec:	601a      	str	r2, [r3, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 80078ee:	4b35      	ldr	r3, [pc, #212]	@ (80079c4 <HAL_GPIO_DeInit+0x19c>)
 80078f0:	685a      	ldr	r2, [r3, #4]
 80078f2:	693b      	ldr	r3, [r7, #16]
 80078f4:	43d9      	mvns	r1, r3
 80078f6:	4b33      	ldr	r3, [pc, #204]	@ (80079c4 <HAL_GPIO_DeInit+0x19c>)
 80078f8:	400a      	ands	r2, r1
 80078fa:	605a      	str	r2, [r3, #4]

        tmp = (0x0FUL) << (8U * (position & 0x03U));
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	2203      	movs	r2, #3
 8007900:	4013      	ands	r3, r2
 8007902:	00db      	lsls	r3, r3, #3
 8007904:	220f      	movs	r2, #15
 8007906:	409a      	lsls	r2, r3
 8007908:	0013      	movs	r3, r2
 800790a:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 800790c:	4a2d      	ldr	r2, [pc, #180]	@ (80079c4 <HAL_GPIO_DeInit+0x19c>)
 800790e:	697b      	ldr	r3, [r7, #20]
 8007910:	089b      	lsrs	r3, r3, #2
 8007912:	3318      	adds	r3, #24
 8007914:	009b      	lsls	r3, r3, #2
 8007916:	589a      	ldr	r2, [r3, r2]
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	43d9      	mvns	r1, r3
 800791c:	4829      	ldr	r0, [pc, #164]	@ (80079c4 <HAL_GPIO_DeInit+0x19c>)
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	089b      	lsrs	r3, r3, #2
 8007922:	400a      	ands	r2, r1
 8007924:	3318      	adds	r3, #24
 8007926:	009b      	lsls	r3, r3, #2
 8007928:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681a      	ldr	r2, [r3, #0]
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	005b      	lsls	r3, r3, #1
 8007932:	2103      	movs	r1, #3
 8007934:	4099      	lsls	r1, r3
 8007936:	000b      	movs	r3, r1
 8007938:	431a      	orrs	r2, r3
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	08da      	lsrs	r2, r3, #3
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	3208      	adds	r2, #8
 8007946:	0092      	lsls	r2, r2, #2
 8007948:	58d3      	ldr	r3, [r2, r3]
 800794a:	697a      	ldr	r2, [r7, #20]
 800794c:	2107      	movs	r1, #7
 800794e:	400a      	ands	r2, r1
 8007950:	0092      	lsls	r2, r2, #2
 8007952:	210f      	movs	r1, #15
 8007954:	4091      	lsls	r1, r2
 8007956:	000a      	movs	r2, r1
 8007958:	43d1      	mvns	r1, r2
 800795a:	697a      	ldr	r2, [r7, #20]
 800795c:	08d2      	lsrs	r2, r2, #3
 800795e:	4019      	ands	r1, r3
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	3208      	adds	r2, #8
 8007964:	0092      	lsls	r2, r2, #2
 8007966:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	689b      	ldr	r3, [r3, #8]
 800796c:	697a      	ldr	r2, [r7, #20]
 800796e:	0052      	lsls	r2, r2, #1
 8007970:	2103      	movs	r1, #3
 8007972:	4091      	lsls	r1, r2
 8007974:	000a      	movs	r2, r1
 8007976:	43d2      	mvns	r2, r2
 8007978:	401a      	ands	r2, r3
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	2101      	movs	r1, #1
 8007984:	697a      	ldr	r2, [r7, #20]
 8007986:	4091      	lsls	r1, r2
 8007988:	000a      	movs	r2, r1
 800798a:	43d2      	mvns	r2, r2
 800798c:	401a      	ands	r2, r3
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	68db      	ldr	r3, [r3, #12]
 8007996:	697a      	ldr	r2, [r7, #20]
 8007998:	0052      	lsls	r2, r2, #1
 800799a:	2103      	movs	r1, #3
 800799c:	4091      	lsls	r1, r2
 800799e:	000a      	movs	r2, r1
 80079a0:	43d2      	mvns	r2, r2
 80079a2:	401a      	ands	r2, r3
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	60da      	str	r2, [r3, #12]
    }

    position++;
 80079a8:	697b      	ldr	r3, [r7, #20]
 80079aa:	3301      	adds	r3, #1
 80079ac:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 80079ae:	683a      	ldr	r2, [r7, #0]
 80079b0:	697b      	ldr	r3, [r7, #20]
 80079b2:	40da      	lsrs	r2, r3
 80079b4:	1e13      	subs	r3, r2, #0
 80079b6:	d000      	beq.n	80079ba <HAL_GPIO_DeInit+0x192>
 80079b8:	e73e      	b.n	8007838 <HAL_GPIO_DeInit+0x10>
  }
}
 80079ba:	46c0      	nop			@ (mov r8, r8)
 80079bc:	46c0      	nop			@ (mov r8, r8)
 80079be:	46bd      	mov	sp, r7
 80079c0:	b006      	add	sp, #24
 80079c2:	bd80      	pop	{r7, pc}
 80079c4:	40021800 	.word	0x40021800
 80079c8:	50000400 	.word	0x50000400
 80079cc:	50000800 	.word	0x50000800
 80079d0:	50000c00 	.word	0x50000c00
 80079d4:	50001400 	.word	0x50001400

080079d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b084      	sub	sp, #16
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
 80079e0:	000a      	movs	r2, r1
 80079e2:	1cbb      	adds	r3, r7, #2
 80079e4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	691b      	ldr	r3, [r3, #16]
 80079ea:	1cba      	adds	r2, r7, #2
 80079ec:	8812      	ldrh	r2, [r2, #0]
 80079ee:	4013      	ands	r3, r2
 80079f0:	d004      	beq.n	80079fc <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80079f2:	230f      	movs	r3, #15
 80079f4:	18fb      	adds	r3, r7, r3
 80079f6:	2201      	movs	r2, #1
 80079f8:	701a      	strb	r2, [r3, #0]
 80079fa:	e003      	b.n	8007a04 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80079fc:	230f      	movs	r3, #15
 80079fe:	18fb      	adds	r3, r7, r3
 8007a00:	2200      	movs	r2, #0
 8007a02:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8007a04:	230f      	movs	r3, #15
 8007a06:	18fb      	adds	r3, r7, r3
 8007a08:	781b      	ldrb	r3, [r3, #0]
}
 8007a0a:	0018      	movs	r0, r3
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	b004      	add	sp, #16
 8007a10:	bd80      	pop	{r7, pc}

08007a12 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007a12:	b580      	push	{r7, lr}
 8007a14:	b082      	sub	sp, #8
 8007a16:	af00      	add	r7, sp, #0
 8007a18:	6078      	str	r0, [r7, #4]
 8007a1a:	0008      	movs	r0, r1
 8007a1c:	0011      	movs	r1, r2
 8007a1e:	1cbb      	adds	r3, r7, #2
 8007a20:	1c02      	adds	r2, r0, #0
 8007a22:	801a      	strh	r2, [r3, #0]
 8007a24:	1c7b      	adds	r3, r7, #1
 8007a26:	1c0a      	adds	r2, r1, #0
 8007a28:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007a2a:	1c7b      	adds	r3, r7, #1
 8007a2c:	781b      	ldrb	r3, [r3, #0]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d004      	beq.n	8007a3c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007a32:	1cbb      	adds	r3, r7, #2
 8007a34:	881a      	ldrh	r2, [r3, #0]
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007a3a:	e003      	b.n	8007a44 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007a3c:	1cbb      	adds	r3, r7, #2
 8007a3e:	881a      	ldrh	r2, [r3, #0]
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007a44:	46c0      	nop			@ (mov r8, r8)
 8007a46:	46bd      	mov	sp, r7
 8007a48:	b002      	add	sp, #8
 8007a4a:	bd80      	pop	{r7, pc}

08007a4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b082      	sub	sp, #8
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d101      	bne.n	8007a5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	e08f      	b.n	8007b7e <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2241      	movs	r2, #65	@ 0x41
 8007a62:	5c9b      	ldrb	r3, [r3, r2]
 8007a64:	b2db      	uxtb	r3, r3
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d107      	bne.n	8007a7a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2240      	movs	r2, #64	@ 0x40
 8007a6e:	2100      	movs	r1, #0
 8007a70:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	0018      	movs	r0, r3
 8007a76:	f7fa ff93 	bl	80029a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2241      	movs	r2, #65	@ 0x41
 8007a7e:	2124      	movs	r1, #36	@ 0x24
 8007a80:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	681a      	ldr	r2, [r3, #0]
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	2101      	movs	r1, #1
 8007a8e:	438a      	bics	r2, r1
 8007a90:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	685a      	ldr	r2, [r3, #4]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	493b      	ldr	r1, [pc, #236]	@ (8007b88 <HAL_I2C_Init+0x13c>)
 8007a9c:	400a      	ands	r2, r1
 8007a9e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	689a      	ldr	r2, [r3, #8]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	4938      	ldr	r1, [pc, #224]	@ (8007b8c <HAL_I2C_Init+0x140>)
 8007aac:	400a      	ands	r2, r1
 8007aae:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	68db      	ldr	r3, [r3, #12]
 8007ab4:	2b01      	cmp	r3, #1
 8007ab6:	d108      	bne.n	8007aca <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	689a      	ldr	r2, [r3, #8]
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	2180      	movs	r1, #128	@ 0x80
 8007ac2:	0209      	lsls	r1, r1, #8
 8007ac4:	430a      	orrs	r2, r1
 8007ac6:	609a      	str	r2, [r3, #8]
 8007ac8:	e007      	b.n	8007ada <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	689a      	ldr	r2, [r3, #8]
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	2184      	movs	r1, #132	@ 0x84
 8007ad4:	0209      	lsls	r1, r1, #8
 8007ad6:	430a      	orrs	r2, r1
 8007ad8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	68db      	ldr	r3, [r3, #12]
 8007ade:	2b02      	cmp	r3, #2
 8007ae0:	d109      	bne.n	8007af6 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	685a      	ldr	r2, [r3, #4]
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	2180      	movs	r1, #128	@ 0x80
 8007aee:	0109      	lsls	r1, r1, #4
 8007af0:	430a      	orrs	r2, r1
 8007af2:	605a      	str	r2, [r3, #4]
 8007af4:	e007      	b.n	8007b06 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	685a      	ldr	r2, [r3, #4]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4923      	ldr	r1, [pc, #140]	@ (8007b90 <HAL_I2C_Init+0x144>)
 8007b02:	400a      	ands	r2, r1
 8007b04:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	685a      	ldr	r2, [r3, #4]
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	4920      	ldr	r1, [pc, #128]	@ (8007b94 <HAL_I2C_Init+0x148>)
 8007b12:	430a      	orrs	r2, r1
 8007b14:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	68da      	ldr	r2, [r3, #12]
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	491a      	ldr	r1, [pc, #104]	@ (8007b8c <HAL_I2C_Init+0x140>)
 8007b22:	400a      	ands	r2, r1
 8007b24:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	691a      	ldr	r2, [r3, #16]
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	695b      	ldr	r3, [r3, #20]
 8007b2e:	431a      	orrs	r2, r3
 8007b30:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	699b      	ldr	r3, [r3, #24]
 8007b36:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	430a      	orrs	r2, r1
 8007b3e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	69d9      	ldr	r1, [r3, #28]
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6a1a      	ldr	r2, [r3, #32]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	430a      	orrs	r2, r1
 8007b4e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	681a      	ldr	r2, [r3, #0]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	2101      	movs	r1, #1
 8007b5c:	430a      	orrs	r2, r1
 8007b5e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2200      	movs	r2, #0
 8007b64:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2241      	movs	r2, #65	@ 0x41
 8007b6a:	2120      	movs	r1, #32
 8007b6c:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2200      	movs	r2, #0
 8007b72:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2242      	movs	r2, #66	@ 0x42
 8007b78:	2100      	movs	r1, #0
 8007b7a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007b7c:	2300      	movs	r3, #0
}
 8007b7e:	0018      	movs	r0, r3
 8007b80:	46bd      	mov	sp, r7
 8007b82:	b002      	add	sp, #8
 8007b84:	bd80      	pop	{r7, pc}
 8007b86:	46c0      	nop			@ (mov r8, r8)
 8007b88:	f0ffffff 	.word	0xf0ffffff
 8007b8c:	ffff7fff 	.word	0xffff7fff
 8007b90:	fffff7ff 	.word	0xfffff7ff
 8007b94:	02008000 	.word	0x02008000

08007b98 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b082      	sub	sp, #8
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d101      	bne.n	8007baa <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	e022      	b.n	8007bf0 <HAL_I2C_DeInit+0x58>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2241      	movs	r2, #65	@ 0x41
 8007bae:	2124      	movs	r1, #36	@ 0x24
 8007bb0:	5499      	strb	r1, [r3, r2]

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	681a      	ldr	r2, [r3, #0]
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	2101      	movs	r1, #1
 8007bbe:	438a      	bics	r2, r1
 8007bc0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	0018      	movs	r0, r3
 8007bc6:	f7fa ffa9 	bl	8002b1c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2241      	movs	r2, #65	@ 0x41
 8007bd4:	2100      	movs	r1, #0
 8007bd6:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2242      	movs	r2, #66	@ 0x42
 8007be2:	2100      	movs	r1, #0
 8007be4:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2240      	movs	r2, #64	@ 0x40
 8007bea:	2100      	movs	r1, #0
 8007bec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007bee:	2300      	movs	r3, #0
}
 8007bf0:	0018      	movs	r0, r3
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	b002      	add	sp, #8
 8007bf6:	bd80      	pop	{r7, pc}

08007bf8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007bf8:	b590      	push	{r4, r7, lr}
 8007bfa:	b089      	sub	sp, #36	@ 0x24
 8007bfc:	af02      	add	r7, sp, #8
 8007bfe:	60f8      	str	r0, [r7, #12]
 8007c00:	000c      	movs	r4, r1
 8007c02:	0010      	movs	r0, r2
 8007c04:	0019      	movs	r1, r3
 8007c06:	230a      	movs	r3, #10
 8007c08:	18fb      	adds	r3, r7, r3
 8007c0a:	1c22      	adds	r2, r4, #0
 8007c0c:	801a      	strh	r2, [r3, #0]
 8007c0e:	2308      	movs	r3, #8
 8007c10:	18fb      	adds	r3, r7, r3
 8007c12:	1c02      	adds	r2, r0, #0
 8007c14:	801a      	strh	r2, [r3, #0]
 8007c16:	1dbb      	adds	r3, r7, #6
 8007c18:	1c0a      	adds	r2, r1, #0
 8007c1a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2241      	movs	r2, #65	@ 0x41
 8007c20:	5c9b      	ldrb	r3, [r3, r2]
 8007c22:	b2db      	uxtb	r3, r3
 8007c24:	2b20      	cmp	r3, #32
 8007c26:	d000      	beq.n	8007c2a <HAL_I2C_Mem_Write+0x32>
 8007c28:	e10c      	b.n	8007e44 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d004      	beq.n	8007c3a <HAL_I2C_Mem_Write+0x42>
 8007c30:	232c      	movs	r3, #44	@ 0x2c
 8007c32:	18fb      	adds	r3, r7, r3
 8007c34:	881b      	ldrh	r3, [r3, #0]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d105      	bne.n	8007c46 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	2280      	movs	r2, #128	@ 0x80
 8007c3e:	0092      	lsls	r2, r2, #2
 8007c40:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007c42:	2301      	movs	r3, #1
 8007c44:	e0ff      	b.n	8007e46 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2240      	movs	r2, #64	@ 0x40
 8007c4a:	5c9b      	ldrb	r3, [r3, r2]
 8007c4c:	2b01      	cmp	r3, #1
 8007c4e:	d101      	bne.n	8007c54 <HAL_I2C_Mem_Write+0x5c>
 8007c50:	2302      	movs	r3, #2
 8007c52:	e0f8      	b.n	8007e46 <HAL_I2C_Mem_Write+0x24e>
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	2240      	movs	r2, #64	@ 0x40
 8007c58:	2101      	movs	r1, #1
 8007c5a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007c5c:	f7fd ff40 	bl	8005ae0 <HAL_GetTick>
 8007c60:	0003      	movs	r3, r0
 8007c62:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007c64:	2380      	movs	r3, #128	@ 0x80
 8007c66:	0219      	lsls	r1, r3, #8
 8007c68:	68f8      	ldr	r0, [r7, #12]
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	9300      	str	r3, [sp, #0]
 8007c6e:	2319      	movs	r3, #25
 8007c70:	2201      	movs	r2, #1
 8007c72:	f000 fb0b 	bl	800828c <I2C_WaitOnFlagUntilTimeout>
 8007c76:	1e03      	subs	r3, r0, #0
 8007c78:	d001      	beq.n	8007c7e <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	e0e3      	b.n	8007e46 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2241      	movs	r2, #65	@ 0x41
 8007c82:	2121      	movs	r1, #33	@ 0x21
 8007c84:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	2242      	movs	r2, #66	@ 0x42
 8007c8a:	2140      	movs	r1, #64	@ 0x40
 8007c8c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	2200      	movs	r2, #0
 8007c92:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c98:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	222c      	movs	r2, #44	@ 0x2c
 8007c9e:	18ba      	adds	r2, r7, r2
 8007ca0:	8812      	ldrh	r2, [r2, #0]
 8007ca2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007caa:	1dbb      	adds	r3, r7, #6
 8007cac:	881c      	ldrh	r4, [r3, #0]
 8007cae:	2308      	movs	r3, #8
 8007cb0:	18fb      	adds	r3, r7, r3
 8007cb2:	881a      	ldrh	r2, [r3, #0]
 8007cb4:	230a      	movs	r3, #10
 8007cb6:	18fb      	adds	r3, r7, r3
 8007cb8:	8819      	ldrh	r1, [r3, #0]
 8007cba:	68f8      	ldr	r0, [r7, #12]
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	9301      	str	r3, [sp, #4]
 8007cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cc2:	9300      	str	r3, [sp, #0]
 8007cc4:	0023      	movs	r3, r4
 8007cc6:	f000 f9f9 	bl	80080bc <I2C_RequestMemoryWrite>
 8007cca:	1e03      	subs	r3, r0, #0
 8007ccc:	d005      	beq.n	8007cda <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	2240      	movs	r2, #64	@ 0x40
 8007cd2:	2100      	movs	r1, #0
 8007cd4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	e0b5      	b.n	8007e46 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	2bff      	cmp	r3, #255	@ 0xff
 8007ce2:	d911      	bls.n	8007d08 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	22ff      	movs	r2, #255	@ 0xff
 8007ce8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cee:	b2da      	uxtb	r2, r3
 8007cf0:	2380      	movs	r3, #128	@ 0x80
 8007cf2:	045c      	lsls	r4, r3, #17
 8007cf4:	230a      	movs	r3, #10
 8007cf6:	18fb      	adds	r3, r7, r3
 8007cf8:	8819      	ldrh	r1, [r3, #0]
 8007cfa:	68f8      	ldr	r0, [r7, #12]
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	9300      	str	r3, [sp, #0]
 8007d00:	0023      	movs	r3, r4
 8007d02:	f000 fc9d 	bl	8008640 <I2C_TransferConfig>
 8007d06:	e012      	b.n	8007d2e <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d0c:	b29a      	uxth	r2, r3
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d16:	b2da      	uxtb	r2, r3
 8007d18:	2380      	movs	r3, #128	@ 0x80
 8007d1a:	049c      	lsls	r4, r3, #18
 8007d1c:	230a      	movs	r3, #10
 8007d1e:	18fb      	adds	r3, r7, r3
 8007d20:	8819      	ldrh	r1, [r3, #0]
 8007d22:	68f8      	ldr	r0, [r7, #12]
 8007d24:	2300      	movs	r3, #0
 8007d26:	9300      	str	r3, [sp, #0]
 8007d28:	0023      	movs	r3, r4
 8007d2a:	f000 fc89 	bl	8008640 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d2e:	697a      	ldr	r2, [r7, #20]
 8007d30:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	0018      	movs	r0, r3
 8007d36:	f000 fb01 	bl	800833c <I2C_WaitOnTXISFlagUntilTimeout>
 8007d3a:	1e03      	subs	r3, r0, #0
 8007d3c:	d001      	beq.n	8007d42 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8007d3e:	2301      	movs	r3, #1
 8007d40:	e081      	b.n	8007e46 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d46:	781a      	ldrb	r2, [r3, #0]
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d52:	1c5a      	adds	r2, r3, #1
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d5c:	b29b      	uxth	r3, r3
 8007d5e:	3b01      	subs	r3, #1
 8007d60:	b29a      	uxth	r2, r3
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d6a:	3b01      	subs	r3, #1
 8007d6c:	b29a      	uxth	r2, r3
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d76:	b29b      	uxth	r3, r3
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d03a      	beq.n	8007df2 <HAL_I2C_Mem_Write+0x1fa>
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d136      	bne.n	8007df2 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007d84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d86:	68f8      	ldr	r0, [r7, #12]
 8007d88:	697b      	ldr	r3, [r7, #20]
 8007d8a:	9300      	str	r3, [sp, #0]
 8007d8c:	0013      	movs	r3, r2
 8007d8e:	2200      	movs	r2, #0
 8007d90:	2180      	movs	r1, #128	@ 0x80
 8007d92:	f000 fa7b 	bl	800828c <I2C_WaitOnFlagUntilTimeout>
 8007d96:	1e03      	subs	r3, r0, #0
 8007d98:	d001      	beq.n	8007d9e <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	e053      	b.n	8007e46 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007da2:	b29b      	uxth	r3, r3
 8007da4:	2bff      	cmp	r3, #255	@ 0xff
 8007da6:	d911      	bls.n	8007dcc <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	22ff      	movs	r2, #255	@ 0xff
 8007dac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007db2:	b2da      	uxtb	r2, r3
 8007db4:	2380      	movs	r3, #128	@ 0x80
 8007db6:	045c      	lsls	r4, r3, #17
 8007db8:	230a      	movs	r3, #10
 8007dba:	18fb      	adds	r3, r7, r3
 8007dbc:	8819      	ldrh	r1, [r3, #0]
 8007dbe:	68f8      	ldr	r0, [r7, #12]
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	9300      	str	r3, [sp, #0]
 8007dc4:	0023      	movs	r3, r4
 8007dc6:	f000 fc3b 	bl	8008640 <I2C_TransferConfig>
 8007dca:	e012      	b.n	8007df2 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007dd0:	b29a      	uxth	r2, r3
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007dda:	b2da      	uxtb	r2, r3
 8007ddc:	2380      	movs	r3, #128	@ 0x80
 8007dde:	049c      	lsls	r4, r3, #18
 8007de0:	230a      	movs	r3, #10
 8007de2:	18fb      	adds	r3, r7, r3
 8007de4:	8819      	ldrh	r1, [r3, #0]
 8007de6:	68f8      	ldr	r0, [r7, #12]
 8007de8:	2300      	movs	r3, #0
 8007dea:	9300      	str	r3, [sp, #0]
 8007dec:	0023      	movs	r3, r4
 8007dee:	f000 fc27 	bl	8008640 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007df6:	b29b      	uxth	r3, r3
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d198      	bne.n	8007d2e <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007dfc:	697a      	ldr	r2, [r7, #20]
 8007dfe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	0018      	movs	r0, r3
 8007e04:	f000 fae0 	bl	80083c8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007e08:	1e03      	subs	r3, r0, #0
 8007e0a:	d001      	beq.n	8007e10 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	e01a      	b.n	8007e46 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	2220      	movs	r2, #32
 8007e16:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	685a      	ldr	r2, [r3, #4]
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	490b      	ldr	r1, [pc, #44]	@ (8007e50 <HAL_I2C_Mem_Write+0x258>)
 8007e24:	400a      	ands	r2, r1
 8007e26:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	2241      	movs	r2, #65	@ 0x41
 8007e2c:	2120      	movs	r1, #32
 8007e2e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	2242      	movs	r2, #66	@ 0x42
 8007e34:	2100      	movs	r1, #0
 8007e36:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	2240      	movs	r2, #64	@ 0x40
 8007e3c:	2100      	movs	r1, #0
 8007e3e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007e40:	2300      	movs	r3, #0
 8007e42:	e000      	b.n	8007e46 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8007e44:	2302      	movs	r3, #2
  }
}
 8007e46:	0018      	movs	r0, r3
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	b007      	add	sp, #28
 8007e4c:	bd90      	pop	{r4, r7, pc}
 8007e4e:	46c0      	nop			@ (mov r8, r8)
 8007e50:	fe00e800 	.word	0xfe00e800

08007e54 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e54:	b590      	push	{r4, r7, lr}
 8007e56:	b089      	sub	sp, #36	@ 0x24
 8007e58:	af02      	add	r7, sp, #8
 8007e5a:	60f8      	str	r0, [r7, #12]
 8007e5c:	000c      	movs	r4, r1
 8007e5e:	0010      	movs	r0, r2
 8007e60:	0019      	movs	r1, r3
 8007e62:	230a      	movs	r3, #10
 8007e64:	18fb      	adds	r3, r7, r3
 8007e66:	1c22      	adds	r2, r4, #0
 8007e68:	801a      	strh	r2, [r3, #0]
 8007e6a:	2308      	movs	r3, #8
 8007e6c:	18fb      	adds	r3, r7, r3
 8007e6e:	1c02      	adds	r2, r0, #0
 8007e70:	801a      	strh	r2, [r3, #0]
 8007e72:	1dbb      	adds	r3, r7, #6
 8007e74:	1c0a      	adds	r2, r1, #0
 8007e76:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2241      	movs	r2, #65	@ 0x41
 8007e7c:	5c9b      	ldrb	r3, [r3, r2]
 8007e7e:	b2db      	uxtb	r3, r3
 8007e80:	2b20      	cmp	r3, #32
 8007e82:	d000      	beq.n	8007e86 <HAL_I2C_Mem_Read+0x32>
 8007e84:	e110      	b.n	80080a8 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d004      	beq.n	8007e96 <HAL_I2C_Mem_Read+0x42>
 8007e8c:	232c      	movs	r3, #44	@ 0x2c
 8007e8e:	18fb      	adds	r3, r7, r3
 8007e90:	881b      	ldrh	r3, [r3, #0]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d105      	bne.n	8007ea2 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	2280      	movs	r2, #128	@ 0x80
 8007e9a:	0092      	lsls	r2, r2, #2
 8007e9c:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	e103      	b.n	80080aa <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	2240      	movs	r2, #64	@ 0x40
 8007ea6:	5c9b      	ldrb	r3, [r3, r2]
 8007ea8:	2b01      	cmp	r3, #1
 8007eaa:	d101      	bne.n	8007eb0 <HAL_I2C_Mem_Read+0x5c>
 8007eac:	2302      	movs	r3, #2
 8007eae:	e0fc      	b.n	80080aa <HAL_I2C_Mem_Read+0x256>
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	2240      	movs	r2, #64	@ 0x40
 8007eb4:	2101      	movs	r1, #1
 8007eb6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007eb8:	f7fd fe12 	bl	8005ae0 <HAL_GetTick>
 8007ebc:	0003      	movs	r3, r0
 8007ebe:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007ec0:	2380      	movs	r3, #128	@ 0x80
 8007ec2:	0219      	lsls	r1, r3, #8
 8007ec4:	68f8      	ldr	r0, [r7, #12]
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	9300      	str	r3, [sp, #0]
 8007eca:	2319      	movs	r3, #25
 8007ecc:	2201      	movs	r2, #1
 8007ece:	f000 f9dd 	bl	800828c <I2C_WaitOnFlagUntilTimeout>
 8007ed2:	1e03      	subs	r3, r0, #0
 8007ed4:	d001      	beq.n	8007eda <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	e0e7      	b.n	80080aa <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2241      	movs	r2, #65	@ 0x41
 8007ede:	2122      	movs	r1, #34	@ 0x22
 8007ee0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	2242      	movs	r2, #66	@ 0x42
 8007ee6:	2140      	movs	r1, #64	@ 0x40
 8007ee8:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	2200      	movs	r2, #0
 8007eee:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007ef4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	222c      	movs	r2, #44	@ 0x2c
 8007efa:	18ba      	adds	r2, r7, r2
 8007efc:	8812      	ldrh	r2, [r2, #0]
 8007efe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	2200      	movs	r2, #0
 8007f04:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007f06:	1dbb      	adds	r3, r7, #6
 8007f08:	881c      	ldrh	r4, [r3, #0]
 8007f0a:	2308      	movs	r3, #8
 8007f0c:	18fb      	adds	r3, r7, r3
 8007f0e:	881a      	ldrh	r2, [r3, #0]
 8007f10:	230a      	movs	r3, #10
 8007f12:	18fb      	adds	r3, r7, r3
 8007f14:	8819      	ldrh	r1, [r3, #0]
 8007f16:	68f8      	ldr	r0, [r7, #12]
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	9301      	str	r3, [sp, #4]
 8007f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f1e:	9300      	str	r3, [sp, #0]
 8007f20:	0023      	movs	r3, r4
 8007f22:	f000 f92f 	bl	8008184 <I2C_RequestMemoryRead>
 8007f26:	1e03      	subs	r3, r0, #0
 8007f28:	d005      	beq.n	8007f36 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	2240      	movs	r2, #64	@ 0x40
 8007f2e:	2100      	movs	r1, #0
 8007f30:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	e0b9      	b.n	80080aa <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f3a:	b29b      	uxth	r3, r3
 8007f3c:	2bff      	cmp	r3, #255	@ 0xff
 8007f3e:	d911      	bls.n	8007f64 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	22ff      	movs	r2, #255	@ 0xff
 8007f44:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f4a:	b2da      	uxtb	r2, r3
 8007f4c:	2380      	movs	r3, #128	@ 0x80
 8007f4e:	045c      	lsls	r4, r3, #17
 8007f50:	230a      	movs	r3, #10
 8007f52:	18fb      	adds	r3, r7, r3
 8007f54:	8819      	ldrh	r1, [r3, #0]
 8007f56:	68f8      	ldr	r0, [r7, #12]
 8007f58:	4b56      	ldr	r3, [pc, #344]	@ (80080b4 <HAL_I2C_Mem_Read+0x260>)
 8007f5a:	9300      	str	r3, [sp, #0]
 8007f5c:	0023      	movs	r3, r4
 8007f5e:	f000 fb6f 	bl	8008640 <I2C_TransferConfig>
 8007f62:	e012      	b.n	8007f8a <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f68:	b29a      	uxth	r2, r3
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f72:	b2da      	uxtb	r2, r3
 8007f74:	2380      	movs	r3, #128	@ 0x80
 8007f76:	049c      	lsls	r4, r3, #18
 8007f78:	230a      	movs	r3, #10
 8007f7a:	18fb      	adds	r3, r7, r3
 8007f7c:	8819      	ldrh	r1, [r3, #0]
 8007f7e:	68f8      	ldr	r0, [r7, #12]
 8007f80:	4b4c      	ldr	r3, [pc, #304]	@ (80080b4 <HAL_I2C_Mem_Read+0x260>)
 8007f82:	9300      	str	r3, [sp, #0]
 8007f84:	0023      	movs	r3, r4
 8007f86:	f000 fb5b 	bl	8008640 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007f8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f8c:	68f8      	ldr	r0, [r7, #12]
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	9300      	str	r3, [sp, #0]
 8007f92:	0013      	movs	r3, r2
 8007f94:	2200      	movs	r2, #0
 8007f96:	2104      	movs	r1, #4
 8007f98:	f000 f978 	bl	800828c <I2C_WaitOnFlagUntilTimeout>
 8007f9c:	1e03      	subs	r3, r0, #0
 8007f9e:	d001      	beq.n	8007fa4 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	e082      	b.n	80080aa <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fae:	b2d2      	uxtb	r2, r2
 8007fb0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fb6:	1c5a      	adds	r2, r3, #1
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fc0:	3b01      	subs	r3, #1
 8007fc2:	b29a      	uxth	r2, r3
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fcc:	b29b      	uxth	r3, r3
 8007fce:	3b01      	subs	r3, #1
 8007fd0:	b29a      	uxth	r2, r3
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fda:	b29b      	uxth	r3, r3
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d03a      	beq.n	8008056 <HAL_I2C_Mem_Read+0x202>
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d136      	bne.n	8008056 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007fe8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007fea:	68f8      	ldr	r0, [r7, #12]
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	9300      	str	r3, [sp, #0]
 8007ff0:	0013      	movs	r3, r2
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	2180      	movs	r1, #128	@ 0x80
 8007ff6:	f000 f949 	bl	800828c <I2C_WaitOnFlagUntilTimeout>
 8007ffa:	1e03      	subs	r3, r0, #0
 8007ffc:	d001      	beq.n	8008002 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8007ffe:	2301      	movs	r3, #1
 8008000:	e053      	b.n	80080aa <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008006:	b29b      	uxth	r3, r3
 8008008:	2bff      	cmp	r3, #255	@ 0xff
 800800a:	d911      	bls.n	8008030 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	22ff      	movs	r2, #255	@ 0xff
 8008010:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008016:	b2da      	uxtb	r2, r3
 8008018:	2380      	movs	r3, #128	@ 0x80
 800801a:	045c      	lsls	r4, r3, #17
 800801c:	230a      	movs	r3, #10
 800801e:	18fb      	adds	r3, r7, r3
 8008020:	8819      	ldrh	r1, [r3, #0]
 8008022:	68f8      	ldr	r0, [r7, #12]
 8008024:	2300      	movs	r3, #0
 8008026:	9300      	str	r3, [sp, #0]
 8008028:	0023      	movs	r3, r4
 800802a:	f000 fb09 	bl	8008640 <I2C_TransferConfig>
 800802e:	e012      	b.n	8008056 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008034:	b29a      	uxth	r2, r3
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800803e:	b2da      	uxtb	r2, r3
 8008040:	2380      	movs	r3, #128	@ 0x80
 8008042:	049c      	lsls	r4, r3, #18
 8008044:	230a      	movs	r3, #10
 8008046:	18fb      	adds	r3, r7, r3
 8008048:	8819      	ldrh	r1, [r3, #0]
 800804a:	68f8      	ldr	r0, [r7, #12]
 800804c:	2300      	movs	r3, #0
 800804e:	9300      	str	r3, [sp, #0]
 8008050:	0023      	movs	r3, r4
 8008052:	f000 faf5 	bl	8008640 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800805a:	b29b      	uxth	r3, r3
 800805c:	2b00      	cmp	r3, #0
 800805e:	d194      	bne.n	8007f8a <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008060:	697a      	ldr	r2, [r7, #20]
 8008062:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	0018      	movs	r0, r3
 8008068:	f000 f9ae 	bl	80083c8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800806c:	1e03      	subs	r3, r0, #0
 800806e:	d001      	beq.n	8008074 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8008070:	2301      	movs	r3, #1
 8008072:	e01a      	b.n	80080aa <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	2220      	movs	r2, #32
 800807a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	685a      	ldr	r2, [r3, #4]
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	490c      	ldr	r1, [pc, #48]	@ (80080b8 <HAL_I2C_Mem_Read+0x264>)
 8008088:	400a      	ands	r2, r1
 800808a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	2241      	movs	r2, #65	@ 0x41
 8008090:	2120      	movs	r1, #32
 8008092:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	2242      	movs	r2, #66	@ 0x42
 8008098:	2100      	movs	r1, #0
 800809a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	2240      	movs	r2, #64	@ 0x40
 80080a0:	2100      	movs	r1, #0
 80080a2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80080a4:	2300      	movs	r3, #0
 80080a6:	e000      	b.n	80080aa <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 80080a8:	2302      	movs	r3, #2
  }
}
 80080aa:	0018      	movs	r0, r3
 80080ac:	46bd      	mov	sp, r7
 80080ae:	b007      	add	sp, #28
 80080b0:	bd90      	pop	{r4, r7, pc}
 80080b2:	46c0      	nop			@ (mov r8, r8)
 80080b4:	80002400 	.word	0x80002400
 80080b8:	fe00e800 	.word	0xfe00e800

080080bc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80080bc:	b5b0      	push	{r4, r5, r7, lr}
 80080be:	b086      	sub	sp, #24
 80080c0:	af02      	add	r7, sp, #8
 80080c2:	60f8      	str	r0, [r7, #12]
 80080c4:	000c      	movs	r4, r1
 80080c6:	0010      	movs	r0, r2
 80080c8:	0019      	movs	r1, r3
 80080ca:	250a      	movs	r5, #10
 80080cc:	197b      	adds	r3, r7, r5
 80080ce:	1c22      	adds	r2, r4, #0
 80080d0:	801a      	strh	r2, [r3, #0]
 80080d2:	2308      	movs	r3, #8
 80080d4:	18fb      	adds	r3, r7, r3
 80080d6:	1c02      	adds	r2, r0, #0
 80080d8:	801a      	strh	r2, [r3, #0]
 80080da:	1dbb      	adds	r3, r7, #6
 80080dc:	1c0a      	adds	r2, r1, #0
 80080de:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80080e0:	1dbb      	adds	r3, r7, #6
 80080e2:	881b      	ldrh	r3, [r3, #0]
 80080e4:	b2da      	uxtb	r2, r3
 80080e6:	2380      	movs	r3, #128	@ 0x80
 80080e8:	045c      	lsls	r4, r3, #17
 80080ea:	197b      	adds	r3, r7, r5
 80080ec:	8819      	ldrh	r1, [r3, #0]
 80080ee:	68f8      	ldr	r0, [r7, #12]
 80080f0:	4b23      	ldr	r3, [pc, #140]	@ (8008180 <I2C_RequestMemoryWrite+0xc4>)
 80080f2:	9300      	str	r3, [sp, #0]
 80080f4:	0023      	movs	r3, r4
 80080f6:	f000 faa3 	bl	8008640 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80080fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080fc:	6a39      	ldr	r1, [r7, #32]
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	0018      	movs	r0, r3
 8008102:	f000 f91b 	bl	800833c <I2C_WaitOnTXISFlagUntilTimeout>
 8008106:	1e03      	subs	r3, r0, #0
 8008108:	d001      	beq.n	800810e <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 800810a:	2301      	movs	r3, #1
 800810c:	e033      	b.n	8008176 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800810e:	1dbb      	adds	r3, r7, #6
 8008110:	881b      	ldrh	r3, [r3, #0]
 8008112:	2b01      	cmp	r3, #1
 8008114:	d107      	bne.n	8008126 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008116:	2308      	movs	r3, #8
 8008118:	18fb      	adds	r3, r7, r3
 800811a:	881b      	ldrh	r3, [r3, #0]
 800811c:	b2da      	uxtb	r2, r3
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	629a      	str	r2, [r3, #40]	@ 0x28
 8008124:	e019      	b.n	800815a <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008126:	2308      	movs	r3, #8
 8008128:	18fb      	adds	r3, r7, r3
 800812a:	881b      	ldrh	r3, [r3, #0]
 800812c:	0a1b      	lsrs	r3, r3, #8
 800812e:	b29b      	uxth	r3, r3
 8008130:	b2da      	uxtb	r2, r3
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008138:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800813a:	6a39      	ldr	r1, [r7, #32]
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	0018      	movs	r0, r3
 8008140:	f000 f8fc 	bl	800833c <I2C_WaitOnTXISFlagUntilTimeout>
 8008144:	1e03      	subs	r3, r0, #0
 8008146:	d001      	beq.n	800814c <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8008148:	2301      	movs	r3, #1
 800814a:	e014      	b.n	8008176 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800814c:	2308      	movs	r3, #8
 800814e:	18fb      	adds	r3, r7, r3
 8008150:	881b      	ldrh	r3, [r3, #0]
 8008152:	b2da      	uxtb	r2, r3
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800815a:	6a3a      	ldr	r2, [r7, #32]
 800815c:	68f8      	ldr	r0, [r7, #12]
 800815e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008160:	9300      	str	r3, [sp, #0]
 8008162:	0013      	movs	r3, r2
 8008164:	2200      	movs	r2, #0
 8008166:	2180      	movs	r1, #128	@ 0x80
 8008168:	f000 f890 	bl	800828c <I2C_WaitOnFlagUntilTimeout>
 800816c:	1e03      	subs	r3, r0, #0
 800816e:	d001      	beq.n	8008174 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8008170:	2301      	movs	r3, #1
 8008172:	e000      	b.n	8008176 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8008174:	2300      	movs	r3, #0
}
 8008176:	0018      	movs	r0, r3
 8008178:	46bd      	mov	sp, r7
 800817a:	b004      	add	sp, #16
 800817c:	bdb0      	pop	{r4, r5, r7, pc}
 800817e:	46c0      	nop			@ (mov r8, r8)
 8008180:	80002000 	.word	0x80002000

08008184 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8008184:	b5b0      	push	{r4, r5, r7, lr}
 8008186:	b086      	sub	sp, #24
 8008188:	af02      	add	r7, sp, #8
 800818a:	60f8      	str	r0, [r7, #12]
 800818c:	000c      	movs	r4, r1
 800818e:	0010      	movs	r0, r2
 8008190:	0019      	movs	r1, r3
 8008192:	250a      	movs	r5, #10
 8008194:	197b      	adds	r3, r7, r5
 8008196:	1c22      	adds	r2, r4, #0
 8008198:	801a      	strh	r2, [r3, #0]
 800819a:	2308      	movs	r3, #8
 800819c:	18fb      	adds	r3, r7, r3
 800819e:	1c02      	adds	r2, r0, #0
 80081a0:	801a      	strh	r2, [r3, #0]
 80081a2:	1dbb      	adds	r3, r7, #6
 80081a4:	1c0a      	adds	r2, r1, #0
 80081a6:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80081a8:	1dbb      	adds	r3, r7, #6
 80081aa:	881b      	ldrh	r3, [r3, #0]
 80081ac:	b2da      	uxtb	r2, r3
 80081ae:	197b      	adds	r3, r7, r5
 80081b0:	8819      	ldrh	r1, [r3, #0]
 80081b2:	68f8      	ldr	r0, [r7, #12]
 80081b4:	4b23      	ldr	r3, [pc, #140]	@ (8008244 <I2C_RequestMemoryRead+0xc0>)
 80081b6:	9300      	str	r3, [sp, #0]
 80081b8:	2300      	movs	r3, #0
 80081ba:	f000 fa41 	bl	8008640 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80081be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081c0:	6a39      	ldr	r1, [r7, #32]
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	0018      	movs	r0, r3
 80081c6:	f000 f8b9 	bl	800833c <I2C_WaitOnTXISFlagUntilTimeout>
 80081ca:	1e03      	subs	r3, r0, #0
 80081cc:	d001      	beq.n	80081d2 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 80081ce:	2301      	movs	r3, #1
 80081d0:	e033      	b.n	800823a <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80081d2:	1dbb      	adds	r3, r7, #6
 80081d4:	881b      	ldrh	r3, [r3, #0]
 80081d6:	2b01      	cmp	r3, #1
 80081d8:	d107      	bne.n	80081ea <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80081da:	2308      	movs	r3, #8
 80081dc:	18fb      	adds	r3, r7, r3
 80081de:	881b      	ldrh	r3, [r3, #0]
 80081e0:	b2da      	uxtb	r2, r3
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	629a      	str	r2, [r3, #40]	@ 0x28
 80081e8:	e019      	b.n	800821e <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80081ea:	2308      	movs	r3, #8
 80081ec:	18fb      	adds	r3, r7, r3
 80081ee:	881b      	ldrh	r3, [r3, #0]
 80081f0:	0a1b      	lsrs	r3, r3, #8
 80081f2:	b29b      	uxth	r3, r3
 80081f4:	b2da      	uxtb	r2, r3
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80081fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081fe:	6a39      	ldr	r1, [r7, #32]
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	0018      	movs	r0, r3
 8008204:	f000 f89a 	bl	800833c <I2C_WaitOnTXISFlagUntilTimeout>
 8008208:	1e03      	subs	r3, r0, #0
 800820a:	d001      	beq.n	8008210 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 800820c:	2301      	movs	r3, #1
 800820e:	e014      	b.n	800823a <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008210:	2308      	movs	r3, #8
 8008212:	18fb      	adds	r3, r7, r3
 8008214:	881b      	ldrh	r3, [r3, #0]
 8008216:	b2da      	uxtb	r2, r3
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800821e:	6a3a      	ldr	r2, [r7, #32]
 8008220:	68f8      	ldr	r0, [r7, #12]
 8008222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008224:	9300      	str	r3, [sp, #0]
 8008226:	0013      	movs	r3, r2
 8008228:	2200      	movs	r2, #0
 800822a:	2140      	movs	r1, #64	@ 0x40
 800822c:	f000 f82e 	bl	800828c <I2C_WaitOnFlagUntilTimeout>
 8008230:	1e03      	subs	r3, r0, #0
 8008232:	d001      	beq.n	8008238 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8008234:	2301      	movs	r3, #1
 8008236:	e000      	b.n	800823a <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8008238:	2300      	movs	r3, #0
}
 800823a:	0018      	movs	r0, r3
 800823c:	46bd      	mov	sp, r7
 800823e:	b004      	add	sp, #16
 8008240:	bdb0      	pop	{r4, r5, r7, pc}
 8008242:	46c0      	nop			@ (mov r8, r8)
 8008244:	80002000 	.word	0x80002000

08008248 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b082      	sub	sp, #8
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	699b      	ldr	r3, [r3, #24]
 8008256:	2202      	movs	r2, #2
 8008258:	4013      	ands	r3, r2
 800825a:	2b02      	cmp	r3, #2
 800825c:	d103      	bne.n	8008266 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	2200      	movs	r2, #0
 8008264:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	699b      	ldr	r3, [r3, #24]
 800826c:	2201      	movs	r2, #1
 800826e:	4013      	ands	r3, r2
 8008270:	2b01      	cmp	r3, #1
 8008272:	d007      	beq.n	8008284 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	699a      	ldr	r2, [r3, #24]
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	2101      	movs	r1, #1
 8008280:	430a      	orrs	r2, r1
 8008282:	619a      	str	r2, [r3, #24]
  }
}
 8008284:	46c0      	nop			@ (mov r8, r8)
 8008286:	46bd      	mov	sp, r7
 8008288:	b002      	add	sp, #8
 800828a:	bd80      	pop	{r7, pc}

0800828c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b084      	sub	sp, #16
 8008290:	af00      	add	r7, sp, #0
 8008292:	60f8      	str	r0, [r7, #12]
 8008294:	60b9      	str	r1, [r7, #8]
 8008296:	603b      	str	r3, [r7, #0]
 8008298:	1dfb      	adds	r3, r7, #7
 800829a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800829c:	e03a      	b.n	8008314 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800829e:	69ba      	ldr	r2, [r7, #24]
 80082a0:	6839      	ldr	r1, [r7, #0]
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	0018      	movs	r0, r3
 80082a6:	f000 f8d3 	bl	8008450 <I2C_IsErrorOccurred>
 80082aa:	1e03      	subs	r3, r0, #0
 80082ac:	d001      	beq.n	80082b2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80082ae:	2301      	movs	r3, #1
 80082b0:	e040      	b.n	8008334 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	3301      	adds	r3, #1
 80082b6:	d02d      	beq.n	8008314 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082b8:	f7fd fc12 	bl	8005ae0 <HAL_GetTick>
 80082bc:	0002      	movs	r2, r0
 80082be:	69bb      	ldr	r3, [r7, #24]
 80082c0:	1ad3      	subs	r3, r2, r3
 80082c2:	683a      	ldr	r2, [r7, #0]
 80082c4:	429a      	cmp	r2, r3
 80082c6:	d302      	bcc.n	80082ce <I2C_WaitOnFlagUntilTimeout+0x42>
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d122      	bne.n	8008314 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	699b      	ldr	r3, [r3, #24]
 80082d4:	68ba      	ldr	r2, [r7, #8]
 80082d6:	4013      	ands	r3, r2
 80082d8:	68ba      	ldr	r2, [r7, #8]
 80082da:	1ad3      	subs	r3, r2, r3
 80082dc:	425a      	negs	r2, r3
 80082de:	4153      	adcs	r3, r2
 80082e0:	b2db      	uxtb	r3, r3
 80082e2:	001a      	movs	r2, r3
 80082e4:	1dfb      	adds	r3, r7, #7
 80082e6:	781b      	ldrb	r3, [r3, #0]
 80082e8:	429a      	cmp	r2, r3
 80082ea:	d113      	bne.n	8008314 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082f0:	2220      	movs	r2, #32
 80082f2:	431a      	orrs	r2, r3
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	2241      	movs	r2, #65	@ 0x41
 80082fc:	2120      	movs	r1, #32
 80082fe:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	2242      	movs	r2, #66	@ 0x42
 8008304:	2100      	movs	r1, #0
 8008306:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	2240      	movs	r2, #64	@ 0x40
 800830c:	2100      	movs	r1, #0
 800830e:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8008310:	2301      	movs	r3, #1
 8008312:	e00f      	b.n	8008334 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	699b      	ldr	r3, [r3, #24]
 800831a:	68ba      	ldr	r2, [r7, #8]
 800831c:	4013      	ands	r3, r2
 800831e:	68ba      	ldr	r2, [r7, #8]
 8008320:	1ad3      	subs	r3, r2, r3
 8008322:	425a      	negs	r2, r3
 8008324:	4153      	adcs	r3, r2
 8008326:	b2db      	uxtb	r3, r3
 8008328:	001a      	movs	r2, r3
 800832a:	1dfb      	adds	r3, r7, #7
 800832c:	781b      	ldrb	r3, [r3, #0]
 800832e:	429a      	cmp	r2, r3
 8008330:	d0b5      	beq.n	800829e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008332:	2300      	movs	r3, #0
}
 8008334:	0018      	movs	r0, r3
 8008336:	46bd      	mov	sp, r7
 8008338:	b004      	add	sp, #16
 800833a:	bd80      	pop	{r7, pc}

0800833c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b084      	sub	sp, #16
 8008340:	af00      	add	r7, sp, #0
 8008342:	60f8      	str	r0, [r7, #12]
 8008344:	60b9      	str	r1, [r7, #8]
 8008346:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008348:	e032      	b.n	80083b0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800834a:	687a      	ldr	r2, [r7, #4]
 800834c:	68b9      	ldr	r1, [r7, #8]
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	0018      	movs	r0, r3
 8008352:	f000 f87d 	bl	8008450 <I2C_IsErrorOccurred>
 8008356:	1e03      	subs	r3, r0, #0
 8008358:	d001      	beq.n	800835e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800835a:	2301      	movs	r3, #1
 800835c:	e030      	b.n	80083c0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	3301      	adds	r3, #1
 8008362:	d025      	beq.n	80083b0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008364:	f7fd fbbc 	bl	8005ae0 <HAL_GetTick>
 8008368:	0002      	movs	r2, r0
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	1ad3      	subs	r3, r2, r3
 800836e:	68ba      	ldr	r2, [r7, #8]
 8008370:	429a      	cmp	r2, r3
 8008372:	d302      	bcc.n	800837a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d11a      	bne.n	80083b0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	699b      	ldr	r3, [r3, #24]
 8008380:	2202      	movs	r2, #2
 8008382:	4013      	ands	r3, r2
 8008384:	2b02      	cmp	r3, #2
 8008386:	d013      	beq.n	80083b0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800838c:	2220      	movs	r2, #32
 800838e:	431a      	orrs	r2, r3
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	2241      	movs	r2, #65	@ 0x41
 8008398:	2120      	movs	r1, #32
 800839a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	2242      	movs	r2, #66	@ 0x42
 80083a0:	2100      	movs	r1, #0
 80083a2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	2240      	movs	r2, #64	@ 0x40
 80083a8:	2100      	movs	r1, #0
 80083aa:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80083ac:	2301      	movs	r3, #1
 80083ae:	e007      	b.n	80083c0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	699b      	ldr	r3, [r3, #24]
 80083b6:	2202      	movs	r2, #2
 80083b8:	4013      	ands	r3, r2
 80083ba:	2b02      	cmp	r3, #2
 80083bc:	d1c5      	bne.n	800834a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80083be:	2300      	movs	r3, #0
}
 80083c0:	0018      	movs	r0, r3
 80083c2:	46bd      	mov	sp, r7
 80083c4:	b004      	add	sp, #16
 80083c6:	bd80      	pop	{r7, pc}

080083c8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b084      	sub	sp, #16
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	60f8      	str	r0, [r7, #12]
 80083d0:	60b9      	str	r1, [r7, #8]
 80083d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80083d4:	e02f      	b.n	8008436 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80083d6:	687a      	ldr	r2, [r7, #4]
 80083d8:	68b9      	ldr	r1, [r7, #8]
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	0018      	movs	r0, r3
 80083de:	f000 f837 	bl	8008450 <I2C_IsErrorOccurred>
 80083e2:	1e03      	subs	r3, r0, #0
 80083e4:	d001      	beq.n	80083ea <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80083e6:	2301      	movs	r3, #1
 80083e8:	e02d      	b.n	8008446 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083ea:	f7fd fb79 	bl	8005ae0 <HAL_GetTick>
 80083ee:	0002      	movs	r2, r0
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	1ad3      	subs	r3, r2, r3
 80083f4:	68ba      	ldr	r2, [r7, #8]
 80083f6:	429a      	cmp	r2, r3
 80083f8:	d302      	bcc.n	8008400 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d11a      	bne.n	8008436 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	699b      	ldr	r3, [r3, #24]
 8008406:	2220      	movs	r2, #32
 8008408:	4013      	ands	r3, r2
 800840a:	2b20      	cmp	r3, #32
 800840c:	d013      	beq.n	8008436 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008412:	2220      	movs	r2, #32
 8008414:	431a      	orrs	r2, r3
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	2241      	movs	r2, #65	@ 0x41
 800841e:	2120      	movs	r1, #32
 8008420:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	2242      	movs	r2, #66	@ 0x42
 8008426:	2100      	movs	r1, #0
 8008428:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	2240      	movs	r2, #64	@ 0x40
 800842e:	2100      	movs	r1, #0
 8008430:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8008432:	2301      	movs	r3, #1
 8008434:	e007      	b.n	8008446 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	699b      	ldr	r3, [r3, #24]
 800843c:	2220      	movs	r2, #32
 800843e:	4013      	ands	r3, r2
 8008440:	2b20      	cmp	r3, #32
 8008442:	d1c8      	bne.n	80083d6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008444:	2300      	movs	r3, #0
}
 8008446:	0018      	movs	r0, r3
 8008448:	46bd      	mov	sp, r7
 800844a:	b004      	add	sp, #16
 800844c:	bd80      	pop	{r7, pc}
	...

08008450 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b08a      	sub	sp, #40	@ 0x28
 8008454:	af00      	add	r7, sp, #0
 8008456:	60f8      	str	r0, [r7, #12]
 8008458:	60b9      	str	r1, [r7, #8]
 800845a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800845c:	2327      	movs	r3, #39	@ 0x27
 800845e:	18fb      	adds	r3, r7, r3
 8008460:	2200      	movs	r2, #0
 8008462:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	699b      	ldr	r3, [r3, #24]
 800846a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800846c:	2300      	movs	r3, #0
 800846e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8008474:	69bb      	ldr	r3, [r7, #24]
 8008476:	2210      	movs	r2, #16
 8008478:	4013      	ands	r3, r2
 800847a:	d100      	bne.n	800847e <I2C_IsErrorOccurred+0x2e>
 800847c:	e079      	b.n	8008572 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	2210      	movs	r2, #16
 8008484:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008486:	e057      	b.n	8008538 <I2C_IsErrorOccurred+0xe8>
 8008488:	2227      	movs	r2, #39	@ 0x27
 800848a:	18bb      	adds	r3, r7, r2
 800848c:	18ba      	adds	r2, r7, r2
 800848e:	7812      	ldrb	r2, [r2, #0]
 8008490:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	3301      	adds	r3, #1
 8008496:	d04f      	beq.n	8008538 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008498:	f7fd fb22 	bl	8005ae0 <HAL_GetTick>
 800849c:	0002      	movs	r2, r0
 800849e:	69fb      	ldr	r3, [r7, #28]
 80084a0:	1ad3      	subs	r3, r2, r3
 80084a2:	68ba      	ldr	r2, [r7, #8]
 80084a4:	429a      	cmp	r2, r3
 80084a6:	d302      	bcc.n	80084ae <I2C_IsErrorOccurred+0x5e>
 80084a8:	68bb      	ldr	r3, [r7, #8]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d144      	bne.n	8008538 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	685a      	ldr	r2, [r3, #4]
 80084b4:	2380      	movs	r3, #128	@ 0x80
 80084b6:	01db      	lsls	r3, r3, #7
 80084b8:	4013      	ands	r3, r2
 80084ba:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80084bc:	2013      	movs	r0, #19
 80084be:	183b      	adds	r3, r7, r0
 80084c0:	68fa      	ldr	r2, [r7, #12]
 80084c2:	2142      	movs	r1, #66	@ 0x42
 80084c4:	5c52      	ldrb	r2, [r2, r1]
 80084c6:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	699a      	ldr	r2, [r3, #24]
 80084ce:	2380      	movs	r3, #128	@ 0x80
 80084d0:	021b      	lsls	r3, r3, #8
 80084d2:	401a      	ands	r2, r3
 80084d4:	2380      	movs	r3, #128	@ 0x80
 80084d6:	021b      	lsls	r3, r3, #8
 80084d8:	429a      	cmp	r2, r3
 80084da:	d126      	bne.n	800852a <I2C_IsErrorOccurred+0xda>
 80084dc:	697a      	ldr	r2, [r7, #20]
 80084de:	2380      	movs	r3, #128	@ 0x80
 80084e0:	01db      	lsls	r3, r3, #7
 80084e2:	429a      	cmp	r2, r3
 80084e4:	d021      	beq.n	800852a <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80084e6:	183b      	adds	r3, r7, r0
 80084e8:	781b      	ldrb	r3, [r3, #0]
 80084ea:	2b20      	cmp	r3, #32
 80084ec:	d01d      	beq.n	800852a <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	685a      	ldr	r2, [r3, #4]
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	2180      	movs	r1, #128	@ 0x80
 80084fa:	01c9      	lsls	r1, r1, #7
 80084fc:	430a      	orrs	r2, r1
 80084fe:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8008500:	f7fd faee 	bl	8005ae0 <HAL_GetTick>
 8008504:	0003      	movs	r3, r0
 8008506:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008508:	e00f      	b.n	800852a <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800850a:	f7fd fae9 	bl	8005ae0 <HAL_GetTick>
 800850e:	0002      	movs	r2, r0
 8008510:	69fb      	ldr	r3, [r7, #28]
 8008512:	1ad3      	subs	r3, r2, r3
 8008514:	2b19      	cmp	r3, #25
 8008516:	d908      	bls.n	800852a <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8008518:	6a3b      	ldr	r3, [r7, #32]
 800851a:	2220      	movs	r2, #32
 800851c:	4313      	orrs	r3, r2
 800851e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8008520:	2327      	movs	r3, #39	@ 0x27
 8008522:	18fb      	adds	r3, r7, r3
 8008524:	2201      	movs	r2, #1
 8008526:	701a      	strb	r2, [r3, #0]

              break;
 8008528:	e006      	b.n	8008538 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	699b      	ldr	r3, [r3, #24]
 8008530:	2220      	movs	r2, #32
 8008532:	4013      	ands	r3, r2
 8008534:	2b20      	cmp	r3, #32
 8008536:	d1e8      	bne.n	800850a <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	699b      	ldr	r3, [r3, #24]
 800853e:	2220      	movs	r2, #32
 8008540:	4013      	ands	r3, r2
 8008542:	2b20      	cmp	r3, #32
 8008544:	d004      	beq.n	8008550 <I2C_IsErrorOccurred+0x100>
 8008546:	2327      	movs	r3, #39	@ 0x27
 8008548:	18fb      	adds	r3, r7, r3
 800854a:	781b      	ldrb	r3, [r3, #0]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d09b      	beq.n	8008488 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008550:	2327      	movs	r3, #39	@ 0x27
 8008552:	18fb      	adds	r3, r7, r3
 8008554:	781b      	ldrb	r3, [r3, #0]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d103      	bne.n	8008562 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	2220      	movs	r2, #32
 8008560:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008562:	6a3b      	ldr	r3, [r7, #32]
 8008564:	2204      	movs	r2, #4
 8008566:	4313      	orrs	r3, r2
 8008568:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800856a:	2327      	movs	r3, #39	@ 0x27
 800856c:	18fb      	adds	r3, r7, r3
 800856e:	2201      	movs	r2, #1
 8008570:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	699b      	ldr	r3, [r3, #24]
 8008578:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800857a:	69ba      	ldr	r2, [r7, #24]
 800857c:	2380      	movs	r3, #128	@ 0x80
 800857e:	005b      	lsls	r3, r3, #1
 8008580:	4013      	ands	r3, r2
 8008582:	d00c      	beq.n	800859e <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008584:	6a3b      	ldr	r3, [r7, #32]
 8008586:	2201      	movs	r2, #1
 8008588:	4313      	orrs	r3, r2
 800858a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	2280      	movs	r2, #128	@ 0x80
 8008592:	0052      	lsls	r2, r2, #1
 8008594:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008596:	2327      	movs	r3, #39	@ 0x27
 8008598:	18fb      	adds	r3, r7, r3
 800859a:	2201      	movs	r2, #1
 800859c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800859e:	69ba      	ldr	r2, [r7, #24]
 80085a0:	2380      	movs	r3, #128	@ 0x80
 80085a2:	00db      	lsls	r3, r3, #3
 80085a4:	4013      	ands	r3, r2
 80085a6:	d00c      	beq.n	80085c2 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80085a8:	6a3b      	ldr	r3, [r7, #32]
 80085aa:	2208      	movs	r2, #8
 80085ac:	4313      	orrs	r3, r2
 80085ae:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	2280      	movs	r2, #128	@ 0x80
 80085b6:	00d2      	lsls	r2, r2, #3
 80085b8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80085ba:	2327      	movs	r3, #39	@ 0x27
 80085bc:	18fb      	adds	r3, r7, r3
 80085be:	2201      	movs	r2, #1
 80085c0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80085c2:	69ba      	ldr	r2, [r7, #24]
 80085c4:	2380      	movs	r3, #128	@ 0x80
 80085c6:	009b      	lsls	r3, r3, #2
 80085c8:	4013      	ands	r3, r2
 80085ca:	d00c      	beq.n	80085e6 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80085cc:	6a3b      	ldr	r3, [r7, #32]
 80085ce:	2202      	movs	r2, #2
 80085d0:	4313      	orrs	r3, r2
 80085d2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	2280      	movs	r2, #128	@ 0x80
 80085da:	0092      	lsls	r2, r2, #2
 80085dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80085de:	2327      	movs	r3, #39	@ 0x27
 80085e0:	18fb      	adds	r3, r7, r3
 80085e2:	2201      	movs	r2, #1
 80085e4:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80085e6:	2327      	movs	r3, #39	@ 0x27
 80085e8:	18fb      	adds	r3, r7, r3
 80085ea:	781b      	ldrb	r3, [r3, #0]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d01d      	beq.n	800862c <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	0018      	movs	r0, r3
 80085f4:	f7ff fe28 	bl	8008248 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	685a      	ldr	r2, [r3, #4]
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	490e      	ldr	r1, [pc, #56]	@ (800863c <I2C_IsErrorOccurred+0x1ec>)
 8008604:	400a      	ands	r2, r1
 8008606:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800860c:	6a3b      	ldr	r3, [r7, #32]
 800860e:	431a      	orrs	r2, r3
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	2241      	movs	r2, #65	@ 0x41
 8008618:	2120      	movs	r1, #32
 800861a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	2242      	movs	r2, #66	@ 0x42
 8008620:	2100      	movs	r1, #0
 8008622:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2240      	movs	r2, #64	@ 0x40
 8008628:	2100      	movs	r1, #0
 800862a:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800862c:	2327      	movs	r3, #39	@ 0x27
 800862e:	18fb      	adds	r3, r7, r3
 8008630:	781b      	ldrb	r3, [r3, #0]
}
 8008632:	0018      	movs	r0, r3
 8008634:	46bd      	mov	sp, r7
 8008636:	b00a      	add	sp, #40	@ 0x28
 8008638:	bd80      	pop	{r7, pc}
 800863a:	46c0      	nop			@ (mov r8, r8)
 800863c:	fe00e800 	.word	0xfe00e800

08008640 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008640:	b590      	push	{r4, r7, lr}
 8008642:	b087      	sub	sp, #28
 8008644:	af00      	add	r7, sp, #0
 8008646:	60f8      	str	r0, [r7, #12]
 8008648:	0008      	movs	r0, r1
 800864a:	0011      	movs	r1, r2
 800864c:	607b      	str	r3, [r7, #4]
 800864e:	240a      	movs	r4, #10
 8008650:	193b      	adds	r3, r7, r4
 8008652:	1c02      	adds	r2, r0, #0
 8008654:	801a      	strh	r2, [r3, #0]
 8008656:	2009      	movs	r0, #9
 8008658:	183b      	adds	r3, r7, r0
 800865a:	1c0a      	adds	r2, r1, #0
 800865c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800865e:	193b      	adds	r3, r7, r4
 8008660:	881b      	ldrh	r3, [r3, #0]
 8008662:	059b      	lsls	r3, r3, #22
 8008664:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008666:	183b      	adds	r3, r7, r0
 8008668:	781b      	ldrb	r3, [r3, #0]
 800866a:	0419      	lsls	r1, r3, #16
 800866c:	23ff      	movs	r3, #255	@ 0xff
 800866e:	041b      	lsls	r3, r3, #16
 8008670:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008672:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800867a:	4313      	orrs	r3, r2
 800867c:	005b      	lsls	r3, r3, #1
 800867e:	085b      	lsrs	r3, r3, #1
 8008680:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	685b      	ldr	r3, [r3, #4]
 8008688:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800868a:	0d51      	lsrs	r1, r2, #21
 800868c:	2280      	movs	r2, #128	@ 0x80
 800868e:	00d2      	lsls	r2, r2, #3
 8008690:	400a      	ands	r2, r1
 8008692:	4907      	ldr	r1, [pc, #28]	@ (80086b0 <I2C_TransferConfig+0x70>)
 8008694:	430a      	orrs	r2, r1
 8008696:	43d2      	mvns	r2, r2
 8008698:	401a      	ands	r2, r3
 800869a:	0011      	movs	r1, r2
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	697a      	ldr	r2, [r7, #20]
 80086a2:	430a      	orrs	r2, r1
 80086a4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80086a6:	46c0      	nop			@ (mov r8, r8)
 80086a8:	46bd      	mov	sp, r7
 80086aa:	b007      	add	sp, #28
 80086ac:	bd90      	pop	{r4, r7, pc}
 80086ae:	46c0      	nop			@ (mov r8, r8)
 80086b0:	03ff63ff 	.word	0x03ff63ff

080086b4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b082      	sub	sp, #8
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
 80086bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2241      	movs	r2, #65	@ 0x41
 80086c2:	5c9b      	ldrb	r3, [r3, r2]
 80086c4:	b2db      	uxtb	r3, r3
 80086c6:	2b20      	cmp	r3, #32
 80086c8:	d138      	bne.n	800873c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2240      	movs	r2, #64	@ 0x40
 80086ce:	5c9b      	ldrb	r3, [r3, r2]
 80086d0:	2b01      	cmp	r3, #1
 80086d2:	d101      	bne.n	80086d8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80086d4:	2302      	movs	r3, #2
 80086d6:	e032      	b.n	800873e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2240      	movs	r2, #64	@ 0x40
 80086dc:	2101      	movs	r1, #1
 80086de:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2241      	movs	r2, #65	@ 0x41
 80086e4:	2124      	movs	r1, #36	@ 0x24
 80086e6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	681a      	ldr	r2, [r3, #0]
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	2101      	movs	r1, #1
 80086f4:	438a      	bics	r2, r1
 80086f6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	681a      	ldr	r2, [r3, #0]
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	4911      	ldr	r1, [pc, #68]	@ (8008748 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8008704:	400a      	ands	r2, r1
 8008706:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	6819      	ldr	r1, [r3, #0]
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	683a      	ldr	r2, [r7, #0]
 8008714:	430a      	orrs	r2, r1
 8008716:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	681a      	ldr	r2, [r3, #0]
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	2101      	movs	r1, #1
 8008724:	430a      	orrs	r2, r1
 8008726:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	2241      	movs	r2, #65	@ 0x41
 800872c:	2120      	movs	r1, #32
 800872e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2240      	movs	r2, #64	@ 0x40
 8008734:	2100      	movs	r1, #0
 8008736:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8008738:	2300      	movs	r3, #0
 800873a:	e000      	b.n	800873e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800873c:	2302      	movs	r3, #2
  }
}
 800873e:	0018      	movs	r0, r3
 8008740:	46bd      	mov	sp, r7
 8008742:	b002      	add	sp, #8
 8008744:	bd80      	pop	{r7, pc}
 8008746:	46c0      	nop			@ (mov r8, r8)
 8008748:	ffffefff 	.word	0xffffefff

0800874c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b084      	sub	sp, #16
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
 8008754:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2241      	movs	r2, #65	@ 0x41
 800875a:	5c9b      	ldrb	r3, [r3, r2]
 800875c:	b2db      	uxtb	r3, r3
 800875e:	2b20      	cmp	r3, #32
 8008760:	d139      	bne.n	80087d6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2240      	movs	r2, #64	@ 0x40
 8008766:	5c9b      	ldrb	r3, [r3, r2]
 8008768:	2b01      	cmp	r3, #1
 800876a:	d101      	bne.n	8008770 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800876c:	2302      	movs	r3, #2
 800876e:	e033      	b.n	80087d8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2240      	movs	r2, #64	@ 0x40
 8008774:	2101      	movs	r1, #1
 8008776:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2241      	movs	r2, #65	@ 0x41
 800877c:	2124      	movs	r1, #36	@ 0x24
 800877e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	681a      	ldr	r2, [r3, #0]
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	2101      	movs	r1, #1
 800878c:	438a      	bics	r2, r1
 800878e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	4a11      	ldr	r2, [pc, #68]	@ (80087e0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800879c:	4013      	ands	r3, r2
 800879e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80087a0:	683b      	ldr	r3, [r7, #0]
 80087a2:	021b      	lsls	r3, r3, #8
 80087a4:	68fa      	ldr	r2, [r7, #12]
 80087a6:	4313      	orrs	r3, r2
 80087a8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	68fa      	ldr	r2, [r7, #12]
 80087b0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	681a      	ldr	r2, [r3, #0]
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	2101      	movs	r1, #1
 80087be:	430a      	orrs	r2, r1
 80087c0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2241      	movs	r2, #65	@ 0x41
 80087c6:	2120      	movs	r1, #32
 80087c8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2240      	movs	r2, #64	@ 0x40
 80087ce:	2100      	movs	r1, #0
 80087d0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80087d2:	2300      	movs	r3, #0
 80087d4:	e000      	b.n	80087d8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80087d6:	2302      	movs	r3, #2
  }
}
 80087d8:	0018      	movs	r0, r3
 80087da:	46bd      	mov	sp, r7
 80087dc:	b004      	add	sp, #16
 80087de:	bd80      	pop	{r7, pc}
 80087e0:	fffff0ff 	.word	0xfffff0ff

080087e4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b086      	sub	sp, #24
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d101      	bne.n	80087f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80087f2:	2301      	movs	r3, #1
 80087f4:	e20f      	b.n	8008c16 <HAL_RCC_OscConfig+0x432>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	2201      	movs	r2, #1
 80087fc:	4013      	ands	r3, r2
 80087fe:	d100      	bne.n	8008802 <HAL_RCC_OscConfig+0x1e>
 8008800:	e069      	b.n	80088d6 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008802:	4bc8      	ldr	r3, [pc, #800]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008804:	689b      	ldr	r3, [r3, #8]
 8008806:	2238      	movs	r2, #56	@ 0x38
 8008808:	4013      	ands	r3, r2
 800880a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 800880c:	697b      	ldr	r3, [r7, #20]
 800880e:	2b08      	cmp	r3, #8
 8008810:	d105      	bne.n	800881e <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	685b      	ldr	r3, [r3, #4]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d15d      	bne.n	80088d6 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 800881a:	2301      	movs	r3, #1
 800881c:	e1fb      	b.n	8008c16 <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	685a      	ldr	r2, [r3, #4]
 8008822:	2380      	movs	r3, #128	@ 0x80
 8008824:	025b      	lsls	r3, r3, #9
 8008826:	429a      	cmp	r2, r3
 8008828:	d107      	bne.n	800883a <HAL_RCC_OscConfig+0x56>
 800882a:	4bbe      	ldr	r3, [pc, #760]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 800882c:	681a      	ldr	r2, [r3, #0]
 800882e:	4bbd      	ldr	r3, [pc, #756]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008830:	2180      	movs	r1, #128	@ 0x80
 8008832:	0249      	lsls	r1, r1, #9
 8008834:	430a      	orrs	r2, r1
 8008836:	601a      	str	r2, [r3, #0]
 8008838:	e020      	b.n	800887c <HAL_RCC_OscConfig+0x98>
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	685a      	ldr	r2, [r3, #4]
 800883e:	23a0      	movs	r3, #160	@ 0xa0
 8008840:	02db      	lsls	r3, r3, #11
 8008842:	429a      	cmp	r2, r3
 8008844:	d10e      	bne.n	8008864 <HAL_RCC_OscConfig+0x80>
 8008846:	4bb7      	ldr	r3, [pc, #732]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008848:	681a      	ldr	r2, [r3, #0]
 800884a:	4bb6      	ldr	r3, [pc, #728]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 800884c:	2180      	movs	r1, #128	@ 0x80
 800884e:	02c9      	lsls	r1, r1, #11
 8008850:	430a      	orrs	r2, r1
 8008852:	601a      	str	r2, [r3, #0]
 8008854:	4bb3      	ldr	r3, [pc, #716]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008856:	681a      	ldr	r2, [r3, #0]
 8008858:	4bb2      	ldr	r3, [pc, #712]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 800885a:	2180      	movs	r1, #128	@ 0x80
 800885c:	0249      	lsls	r1, r1, #9
 800885e:	430a      	orrs	r2, r1
 8008860:	601a      	str	r2, [r3, #0]
 8008862:	e00b      	b.n	800887c <HAL_RCC_OscConfig+0x98>
 8008864:	4baf      	ldr	r3, [pc, #700]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008866:	681a      	ldr	r2, [r3, #0]
 8008868:	4bae      	ldr	r3, [pc, #696]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 800886a:	49af      	ldr	r1, [pc, #700]	@ (8008b28 <HAL_RCC_OscConfig+0x344>)
 800886c:	400a      	ands	r2, r1
 800886e:	601a      	str	r2, [r3, #0]
 8008870:	4bac      	ldr	r3, [pc, #688]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008872:	681a      	ldr	r2, [r3, #0]
 8008874:	4bab      	ldr	r3, [pc, #684]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008876:	49ad      	ldr	r1, [pc, #692]	@ (8008b2c <HAL_RCC_OscConfig+0x348>)
 8008878:	400a      	ands	r2, r1
 800887a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	685b      	ldr	r3, [r3, #4]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d014      	beq.n	80088ae <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008884:	f7fd f92c 	bl	8005ae0 <HAL_GetTick>
 8008888:	0003      	movs	r3, r0
 800888a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800888c:	e008      	b.n	80088a0 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800888e:	f7fd f927 	bl	8005ae0 <HAL_GetTick>
 8008892:	0002      	movs	r2, r0
 8008894:	693b      	ldr	r3, [r7, #16]
 8008896:	1ad3      	subs	r3, r2, r3
 8008898:	2b64      	cmp	r3, #100	@ 0x64
 800889a:	d901      	bls.n	80088a0 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 800889c:	2303      	movs	r3, #3
 800889e:	e1ba      	b.n	8008c16 <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80088a0:	4ba0      	ldr	r3, [pc, #640]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 80088a2:	681a      	ldr	r2, [r3, #0]
 80088a4:	2380      	movs	r3, #128	@ 0x80
 80088a6:	029b      	lsls	r3, r3, #10
 80088a8:	4013      	ands	r3, r2
 80088aa:	d0f0      	beq.n	800888e <HAL_RCC_OscConfig+0xaa>
 80088ac:	e013      	b.n	80088d6 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088ae:	f7fd f917 	bl	8005ae0 <HAL_GetTick>
 80088b2:	0003      	movs	r3, r0
 80088b4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80088b6:	e008      	b.n	80088ca <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80088b8:	f7fd f912 	bl	8005ae0 <HAL_GetTick>
 80088bc:	0002      	movs	r2, r0
 80088be:	693b      	ldr	r3, [r7, #16]
 80088c0:	1ad3      	subs	r3, r2, r3
 80088c2:	2b64      	cmp	r3, #100	@ 0x64
 80088c4:	d901      	bls.n	80088ca <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 80088c6:	2303      	movs	r3, #3
 80088c8:	e1a5      	b.n	8008c16 <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80088ca:	4b96      	ldr	r3, [pc, #600]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 80088cc:	681a      	ldr	r2, [r3, #0]
 80088ce:	2380      	movs	r3, #128	@ 0x80
 80088d0:	029b      	lsls	r3, r3, #10
 80088d2:	4013      	ands	r3, r2
 80088d4:	d1f0      	bne.n	80088b8 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	2202      	movs	r2, #2
 80088dc:	4013      	ands	r3, r2
 80088de:	d100      	bne.n	80088e2 <HAL_RCC_OscConfig+0xfe>
 80088e0:	e086      	b.n	80089f0 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80088e2:	4b90      	ldr	r3, [pc, #576]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 80088e4:	689b      	ldr	r3, [r3, #8]
 80088e6:	2238      	movs	r2, #56	@ 0x38
 80088e8:	4013      	ands	r3, r2
 80088ea:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80088ec:	697b      	ldr	r3, [r7, #20]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d12f      	bne.n	8008952 <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	68db      	ldr	r3, [r3, #12]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d101      	bne.n	80088fe <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 80088fa:	2301      	movs	r3, #1
 80088fc:	e18b      	b.n	8008c16 <HAL_RCC_OscConfig+0x432>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80088fe:	4b89      	ldr	r3, [pc, #548]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008900:	685b      	ldr	r3, [r3, #4]
 8008902:	4a8b      	ldr	r2, [pc, #556]	@ (8008b30 <HAL_RCC_OscConfig+0x34c>)
 8008904:	4013      	ands	r3, r2
 8008906:	0019      	movs	r1, r3
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	695b      	ldr	r3, [r3, #20]
 800890c:	021a      	lsls	r2, r3, #8
 800890e:	4b85      	ldr	r3, [pc, #532]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008910:	430a      	orrs	r2, r1
 8008912:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8008914:	697b      	ldr	r3, [r7, #20]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d112      	bne.n	8008940 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800891a:	4b82      	ldr	r3, [pc, #520]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4a85      	ldr	r2, [pc, #532]	@ (8008b34 <HAL_RCC_OscConfig+0x350>)
 8008920:	4013      	ands	r3, r2
 8008922:	0019      	movs	r1, r3
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	691a      	ldr	r2, [r3, #16]
 8008928:	4b7e      	ldr	r3, [pc, #504]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 800892a:	430a      	orrs	r2, r1
 800892c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800892e:	4b7d      	ldr	r3, [pc, #500]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	0adb      	lsrs	r3, r3, #11
 8008934:	2207      	movs	r2, #7
 8008936:	4013      	ands	r3, r2
 8008938:	4a7f      	ldr	r2, [pc, #508]	@ (8008b38 <HAL_RCC_OscConfig+0x354>)
 800893a:	40da      	lsrs	r2, r3
 800893c:	4b7f      	ldr	r3, [pc, #508]	@ (8008b3c <HAL_RCC_OscConfig+0x358>)
 800893e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008940:	4b7f      	ldr	r3, [pc, #508]	@ (8008b40 <HAL_RCC_OscConfig+0x35c>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	0018      	movs	r0, r3
 8008946:	f7fd f86f 	bl	8005a28 <HAL_InitTick>
 800894a:	1e03      	subs	r3, r0, #0
 800894c:	d050      	beq.n	80089f0 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 800894e:	2301      	movs	r3, #1
 8008950:	e161      	b.n	8008c16 <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	68db      	ldr	r3, [r3, #12]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d030      	beq.n	80089bc <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800895a:	4b72      	ldr	r3, [pc, #456]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	4a75      	ldr	r2, [pc, #468]	@ (8008b34 <HAL_RCC_OscConfig+0x350>)
 8008960:	4013      	ands	r3, r2
 8008962:	0019      	movs	r1, r3
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	691a      	ldr	r2, [r3, #16]
 8008968:	4b6e      	ldr	r3, [pc, #440]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 800896a:	430a      	orrs	r2, r1
 800896c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 800896e:	4b6d      	ldr	r3, [pc, #436]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008970:	681a      	ldr	r2, [r3, #0]
 8008972:	4b6c      	ldr	r3, [pc, #432]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008974:	2180      	movs	r1, #128	@ 0x80
 8008976:	0049      	lsls	r1, r1, #1
 8008978:	430a      	orrs	r2, r1
 800897a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800897c:	f7fd f8b0 	bl	8005ae0 <HAL_GetTick>
 8008980:	0003      	movs	r3, r0
 8008982:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008984:	e008      	b.n	8008998 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8008986:	f7fd f8ab 	bl	8005ae0 <HAL_GetTick>
 800898a:	0002      	movs	r2, r0
 800898c:	693b      	ldr	r3, [r7, #16]
 800898e:	1ad3      	subs	r3, r2, r3
 8008990:	2b02      	cmp	r3, #2
 8008992:	d901      	bls.n	8008998 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8008994:	2303      	movs	r3, #3
 8008996:	e13e      	b.n	8008c16 <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008998:	4b62      	ldr	r3, [pc, #392]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 800899a:	681a      	ldr	r2, [r3, #0]
 800899c:	2380      	movs	r3, #128	@ 0x80
 800899e:	00db      	lsls	r3, r3, #3
 80089a0:	4013      	ands	r3, r2
 80089a2:	d0f0      	beq.n	8008986 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80089a4:	4b5f      	ldr	r3, [pc, #380]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 80089a6:	685b      	ldr	r3, [r3, #4]
 80089a8:	4a61      	ldr	r2, [pc, #388]	@ (8008b30 <HAL_RCC_OscConfig+0x34c>)
 80089aa:	4013      	ands	r3, r2
 80089ac:	0019      	movs	r1, r3
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	695b      	ldr	r3, [r3, #20]
 80089b2:	021a      	lsls	r2, r3, #8
 80089b4:	4b5b      	ldr	r3, [pc, #364]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 80089b6:	430a      	orrs	r2, r1
 80089b8:	605a      	str	r2, [r3, #4]
 80089ba:	e019      	b.n	80089f0 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 80089bc:	4b59      	ldr	r3, [pc, #356]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 80089be:	681a      	ldr	r2, [r3, #0]
 80089c0:	4b58      	ldr	r3, [pc, #352]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 80089c2:	4960      	ldr	r1, [pc, #384]	@ (8008b44 <HAL_RCC_OscConfig+0x360>)
 80089c4:	400a      	ands	r2, r1
 80089c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089c8:	f7fd f88a 	bl	8005ae0 <HAL_GetTick>
 80089cc:	0003      	movs	r3, r0
 80089ce:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80089d0:	e008      	b.n	80089e4 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80089d2:	f7fd f885 	bl	8005ae0 <HAL_GetTick>
 80089d6:	0002      	movs	r2, r0
 80089d8:	693b      	ldr	r3, [r7, #16]
 80089da:	1ad3      	subs	r3, r2, r3
 80089dc:	2b02      	cmp	r3, #2
 80089de:	d901      	bls.n	80089e4 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80089e0:	2303      	movs	r3, #3
 80089e2:	e118      	b.n	8008c16 <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80089e4:	4b4f      	ldr	r3, [pc, #316]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	2380      	movs	r3, #128	@ 0x80
 80089ea:	00db      	lsls	r3, r3, #3
 80089ec:	4013      	ands	r3, r2
 80089ee:	d1f0      	bne.n	80089d2 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	2208      	movs	r2, #8
 80089f6:	4013      	ands	r3, r2
 80089f8:	d042      	beq.n	8008a80 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80089fa:	4b4a      	ldr	r3, [pc, #296]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 80089fc:	689b      	ldr	r3, [r3, #8]
 80089fe:	2238      	movs	r2, #56	@ 0x38
 8008a00:	4013      	ands	r3, r2
 8008a02:	2b18      	cmp	r3, #24
 8008a04:	d105      	bne.n	8008a12 <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	699b      	ldr	r3, [r3, #24]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d138      	bne.n	8008a80 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8008a0e:	2301      	movs	r3, #1
 8008a10:	e101      	b.n	8008c16 <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	699b      	ldr	r3, [r3, #24]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d019      	beq.n	8008a4e <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8008a1a:	4b42      	ldr	r3, [pc, #264]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008a1c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008a1e:	4b41      	ldr	r3, [pc, #260]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008a20:	2101      	movs	r1, #1
 8008a22:	430a      	orrs	r2, r1
 8008a24:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a26:	f7fd f85b 	bl	8005ae0 <HAL_GetTick>
 8008a2a:	0003      	movs	r3, r0
 8008a2c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8008a2e:	e008      	b.n	8008a42 <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8008a30:	f7fd f856 	bl	8005ae0 <HAL_GetTick>
 8008a34:	0002      	movs	r2, r0
 8008a36:	693b      	ldr	r3, [r7, #16]
 8008a38:	1ad3      	subs	r3, r2, r3
 8008a3a:	2b02      	cmp	r3, #2
 8008a3c:	d901      	bls.n	8008a42 <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8008a3e:	2303      	movs	r3, #3
 8008a40:	e0e9      	b.n	8008c16 <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8008a42:	4b38      	ldr	r3, [pc, #224]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008a44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a46:	2202      	movs	r2, #2
 8008a48:	4013      	ands	r3, r2
 8008a4a:	d0f1      	beq.n	8008a30 <HAL_RCC_OscConfig+0x24c>
 8008a4c:	e018      	b.n	8008a80 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8008a4e:	4b35      	ldr	r3, [pc, #212]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008a50:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008a52:	4b34      	ldr	r3, [pc, #208]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008a54:	2101      	movs	r1, #1
 8008a56:	438a      	bics	r2, r1
 8008a58:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a5a:	f7fd f841 	bl	8005ae0 <HAL_GetTick>
 8008a5e:	0003      	movs	r3, r0
 8008a60:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8008a62:	e008      	b.n	8008a76 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8008a64:	f7fd f83c 	bl	8005ae0 <HAL_GetTick>
 8008a68:	0002      	movs	r2, r0
 8008a6a:	693b      	ldr	r3, [r7, #16]
 8008a6c:	1ad3      	subs	r3, r2, r3
 8008a6e:	2b02      	cmp	r3, #2
 8008a70:	d901      	bls.n	8008a76 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8008a72:	2303      	movs	r3, #3
 8008a74:	e0cf      	b.n	8008c16 <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8008a76:	4b2b      	ldr	r3, [pc, #172]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008a78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a7a:	2202      	movs	r2, #2
 8008a7c:	4013      	ands	r3, r2
 8008a7e:	d1f1      	bne.n	8008a64 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	2204      	movs	r2, #4
 8008a86:	4013      	ands	r3, r2
 8008a88:	d100      	bne.n	8008a8c <HAL_RCC_OscConfig+0x2a8>
 8008a8a:	e084      	b.n	8008b96 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008a8c:	230f      	movs	r3, #15
 8008a8e:	18fb      	adds	r3, r7, r3
 8008a90:	2200      	movs	r2, #0
 8008a92:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8008a94:	4b23      	ldr	r3, [pc, #140]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008a96:	689b      	ldr	r3, [r3, #8]
 8008a98:	2238      	movs	r2, #56	@ 0x38
 8008a9a:	4013      	ands	r3, r2
 8008a9c:	2b20      	cmp	r3, #32
 8008a9e:	d106      	bne.n	8008aae <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	689b      	ldr	r3, [r3, #8]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d000      	beq.n	8008aaa <HAL_RCC_OscConfig+0x2c6>
 8008aa8:	e075      	b.n	8008b96 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8008aaa:	2301      	movs	r3, #1
 8008aac:	e0b3      	b.n	8008c16 <HAL_RCC_OscConfig+0x432>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	689b      	ldr	r3, [r3, #8]
 8008ab2:	2b01      	cmp	r3, #1
 8008ab4:	d106      	bne.n	8008ac4 <HAL_RCC_OscConfig+0x2e0>
 8008ab6:	4b1b      	ldr	r3, [pc, #108]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008ab8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008aba:	4b1a      	ldr	r3, [pc, #104]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008abc:	2101      	movs	r1, #1
 8008abe:	430a      	orrs	r2, r1
 8008ac0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008ac2:	e01c      	b.n	8008afe <HAL_RCC_OscConfig+0x31a>
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	689b      	ldr	r3, [r3, #8]
 8008ac8:	2b05      	cmp	r3, #5
 8008aca:	d10c      	bne.n	8008ae6 <HAL_RCC_OscConfig+0x302>
 8008acc:	4b15      	ldr	r3, [pc, #84]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008ace:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008ad0:	4b14      	ldr	r3, [pc, #80]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008ad2:	2104      	movs	r1, #4
 8008ad4:	430a      	orrs	r2, r1
 8008ad6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008ad8:	4b12      	ldr	r3, [pc, #72]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008ada:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008adc:	4b11      	ldr	r3, [pc, #68]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008ade:	2101      	movs	r1, #1
 8008ae0:	430a      	orrs	r2, r1
 8008ae2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008ae4:	e00b      	b.n	8008afe <HAL_RCC_OscConfig+0x31a>
 8008ae6:	4b0f      	ldr	r3, [pc, #60]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008ae8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008aea:	4b0e      	ldr	r3, [pc, #56]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008aec:	2101      	movs	r1, #1
 8008aee:	438a      	bics	r2, r1
 8008af0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008af2:	4b0c      	ldr	r3, [pc, #48]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008af4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008af6:	4b0b      	ldr	r3, [pc, #44]	@ (8008b24 <HAL_RCC_OscConfig+0x340>)
 8008af8:	2104      	movs	r1, #4
 8008afa:	438a      	bics	r2, r1
 8008afc:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	689b      	ldr	r3, [r3, #8]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d028      	beq.n	8008b58 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b06:	f7fc ffeb 	bl	8005ae0 <HAL_GetTick>
 8008b0a:	0003      	movs	r3, r0
 8008b0c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8008b0e:	e01d      	b.n	8008b4c <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b10:	f7fc ffe6 	bl	8005ae0 <HAL_GetTick>
 8008b14:	0002      	movs	r2, r0
 8008b16:	693b      	ldr	r3, [r7, #16]
 8008b18:	1ad3      	subs	r3, r2, r3
 8008b1a:	4a0b      	ldr	r2, [pc, #44]	@ (8008b48 <HAL_RCC_OscConfig+0x364>)
 8008b1c:	4293      	cmp	r3, r2
 8008b1e:	d915      	bls.n	8008b4c <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8008b20:	2303      	movs	r3, #3
 8008b22:	e078      	b.n	8008c16 <HAL_RCC_OscConfig+0x432>
 8008b24:	40021000 	.word	0x40021000
 8008b28:	fffeffff 	.word	0xfffeffff
 8008b2c:	fffbffff 	.word	0xfffbffff
 8008b30:	ffff80ff 	.word	0xffff80ff
 8008b34:	ffffc7ff 	.word	0xffffc7ff
 8008b38:	02dc6c00 	.word	0x02dc6c00
 8008b3c:	20000024 	.word	0x20000024
 8008b40:	20000028 	.word	0x20000028
 8008b44:	fffffeff 	.word	0xfffffeff
 8008b48:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8008b4c:	4b34      	ldr	r3, [pc, #208]	@ (8008c20 <HAL_RCC_OscConfig+0x43c>)
 8008b4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b50:	2202      	movs	r2, #2
 8008b52:	4013      	ands	r3, r2
 8008b54:	d0dc      	beq.n	8008b10 <HAL_RCC_OscConfig+0x32c>
 8008b56:	e013      	b.n	8008b80 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b58:	f7fc ffc2 	bl	8005ae0 <HAL_GetTick>
 8008b5c:	0003      	movs	r3, r0
 8008b5e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8008b60:	e009      	b.n	8008b76 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b62:	f7fc ffbd 	bl	8005ae0 <HAL_GetTick>
 8008b66:	0002      	movs	r2, r0
 8008b68:	693b      	ldr	r3, [r7, #16]
 8008b6a:	1ad3      	subs	r3, r2, r3
 8008b6c:	4a2d      	ldr	r2, [pc, #180]	@ (8008c24 <HAL_RCC_OscConfig+0x440>)
 8008b6e:	4293      	cmp	r3, r2
 8008b70:	d901      	bls.n	8008b76 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8008b72:	2303      	movs	r3, #3
 8008b74:	e04f      	b.n	8008c16 <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8008b76:	4b2a      	ldr	r3, [pc, #168]	@ (8008c20 <HAL_RCC_OscConfig+0x43c>)
 8008b78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b7a:	2202      	movs	r2, #2
 8008b7c:	4013      	ands	r3, r2
 8008b7e:	d1f0      	bne.n	8008b62 <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8008b80:	230f      	movs	r3, #15
 8008b82:	18fb      	adds	r3, r7, r3
 8008b84:	781b      	ldrb	r3, [r3, #0]
 8008b86:	2b01      	cmp	r3, #1
 8008b88:	d105      	bne.n	8008b96 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8008b8a:	4b25      	ldr	r3, [pc, #148]	@ (8008c20 <HAL_RCC_OscConfig+0x43c>)
 8008b8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008b8e:	4b24      	ldr	r3, [pc, #144]	@ (8008c20 <HAL_RCC_OscConfig+0x43c>)
 8008b90:	4925      	ldr	r1, [pc, #148]	@ (8008c28 <HAL_RCC_OscConfig+0x444>)
 8008b92:	400a      	ands	r2, r1
 8008b94:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_CR_HSIUSB48ON)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	2210      	movs	r2, #16
 8008b9c:	4013      	ands	r3, r2
 8008b9e:	d039      	beq.n	8008c14 <HAL_RCC_OscConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	69db      	ldr	r3, [r3, #28]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d01b      	beq.n	8008be0 <HAL_RCC_OscConfig+0x3fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008ba8:	4b1d      	ldr	r3, [pc, #116]	@ (8008c20 <HAL_RCC_OscConfig+0x43c>)
 8008baa:	681a      	ldr	r2, [r3, #0]
 8008bac:	4b1c      	ldr	r3, [pc, #112]	@ (8008c20 <HAL_RCC_OscConfig+0x43c>)
 8008bae:	2180      	movs	r1, #128	@ 0x80
 8008bb0:	03c9      	lsls	r1, r1, #15
 8008bb2:	430a      	orrs	r2, r1
 8008bb4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bb6:	f7fc ff93 	bl	8005ae0 <HAL_GetTick>
 8008bba:	0003      	movs	r3, r0
 8008bbc:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSIUSB48RDY) == 0U)
 8008bbe:	e008      	b.n	8008bd2 <HAL_RCC_OscConfig+0x3ee>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008bc0:	f7fc ff8e 	bl	8005ae0 <HAL_GetTick>
 8008bc4:	0002      	movs	r2, r0
 8008bc6:	693b      	ldr	r3, [r7, #16]
 8008bc8:	1ad3      	subs	r3, r2, r3
 8008bca:	2b02      	cmp	r3, #2
 8008bcc:	d901      	bls.n	8008bd2 <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 8008bce:	2303      	movs	r3, #3
 8008bd0:	e021      	b.n	8008c16 <HAL_RCC_OscConfig+0x432>
      while (READ_BIT(RCC->CR, RCC_CR_HSIUSB48RDY) == 0U)
 8008bd2:	4b13      	ldr	r3, [pc, #76]	@ (8008c20 <HAL_RCC_OscConfig+0x43c>)
 8008bd4:	681a      	ldr	r2, [r3, #0]
 8008bd6:	2380      	movs	r3, #128	@ 0x80
 8008bd8:	041b      	lsls	r3, r3, #16
 8008bda:	4013      	ands	r3, r2
 8008bdc:	d0f0      	beq.n	8008bc0 <HAL_RCC_OscConfig+0x3dc>
 8008bde:	e019      	b.n	8008c14 <HAL_RCC_OscConfig+0x430>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008be0:	4b0f      	ldr	r3, [pc, #60]	@ (8008c20 <HAL_RCC_OscConfig+0x43c>)
 8008be2:	681a      	ldr	r2, [r3, #0]
 8008be4:	4b0e      	ldr	r3, [pc, #56]	@ (8008c20 <HAL_RCC_OscConfig+0x43c>)
 8008be6:	4911      	ldr	r1, [pc, #68]	@ (8008c2c <HAL_RCC_OscConfig+0x448>)
 8008be8:	400a      	ands	r2, r1
 8008bea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bec:	f7fc ff78 	bl	8005ae0 <HAL_GetTick>
 8008bf0:	0003      	movs	r3, r0
 8008bf2:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSIUSB48RDY) != 0U)
 8008bf4:	e008      	b.n	8008c08 <HAL_RCC_OscConfig+0x424>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008bf6:	f7fc ff73 	bl	8005ae0 <HAL_GetTick>
 8008bfa:	0002      	movs	r2, r0
 8008bfc:	693b      	ldr	r3, [r7, #16]
 8008bfe:	1ad3      	subs	r3, r2, r3
 8008c00:	2b02      	cmp	r3, #2
 8008c02:	d901      	bls.n	8008c08 <HAL_RCC_OscConfig+0x424>
        {
          return HAL_TIMEOUT;
 8008c04:	2303      	movs	r3, #3
 8008c06:	e006      	b.n	8008c16 <HAL_RCC_OscConfig+0x432>
      while (READ_BIT(RCC->CR, RCC_CR_HSIUSB48RDY) != 0U)
 8008c08:	4b05      	ldr	r3, [pc, #20]	@ (8008c20 <HAL_RCC_OscConfig+0x43c>)
 8008c0a:	681a      	ldr	r2, [r3, #0]
 8008c0c:	2380      	movs	r3, #128	@ 0x80
 8008c0e:	041b      	lsls	r3, r3, #16
 8008c10:	4013      	ands	r3, r2
 8008c12:	d1f0      	bne.n	8008bf6 <HAL_RCC_OscConfig+0x412>
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 8008c14:	2300      	movs	r3, #0
}
 8008c16:	0018      	movs	r0, r3
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	b006      	add	sp, #24
 8008c1c:	bd80      	pop	{r7, pc}
 8008c1e:	46c0      	nop			@ (mov r8, r8)
 8008c20:	40021000 	.word	0x40021000
 8008c24:	00001388 	.word	0x00001388
 8008c28:	efffffff 	.word	0xefffffff
 8008c2c:	ffbfffff 	.word	0xffbfffff

08008c30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008c30:	b580      	push	{r7, lr}
 8008c32:	b084      	sub	sp, #16
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
 8008c38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d101      	bne.n	8008c44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008c40:	2301      	movs	r3, #1
 8008c42:	e0f6      	b.n	8008e32 <HAL_RCC_ClockConfig+0x202>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008c44:	4b7d      	ldr	r3, [pc, #500]	@ (8008e3c <HAL_RCC_ClockConfig+0x20c>)
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	2207      	movs	r2, #7
 8008c4a:	4013      	ands	r3, r2
 8008c4c:	683a      	ldr	r2, [r7, #0]
 8008c4e:	429a      	cmp	r2, r3
 8008c50:	d91e      	bls.n	8008c90 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008c52:	4b7a      	ldr	r3, [pc, #488]	@ (8008e3c <HAL_RCC_ClockConfig+0x20c>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	2207      	movs	r2, #7
 8008c58:	4393      	bics	r3, r2
 8008c5a:	0019      	movs	r1, r3
 8008c5c:	4b77      	ldr	r3, [pc, #476]	@ (8008e3c <HAL_RCC_ClockConfig+0x20c>)
 8008c5e:	683a      	ldr	r2, [r7, #0]
 8008c60:	430a      	orrs	r2, r1
 8008c62:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008c64:	f7fc ff3c 	bl	8005ae0 <HAL_GetTick>
 8008c68:	0003      	movs	r3, r0
 8008c6a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008c6c:	e009      	b.n	8008c82 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8008c6e:	f7fc ff37 	bl	8005ae0 <HAL_GetTick>
 8008c72:	0002      	movs	r2, r0
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	1ad3      	subs	r3, r2, r3
 8008c78:	4a71      	ldr	r2, [pc, #452]	@ (8008e40 <HAL_RCC_ClockConfig+0x210>)
 8008c7a:	4293      	cmp	r3, r2
 8008c7c:	d901      	bls.n	8008c82 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8008c7e:	2303      	movs	r3, #3
 8008c80:	e0d7      	b.n	8008e32 <HAL_RCC_ClockConfig+0x202>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008c82:	4b6e      	ldr	r3, [pc, #440]	@ (8008e3c <HAL_RCC_ClockConfig+0x20c>)
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	2207      	movs	r2, #7
 8008c88:	4013      	ands	r3, r2
 8008c8a:	683a      	ldr	r2, [r7, #0]
 8008c8c:	429a      	cmp	r2, r3
 8008c8e:	d1ee      	bne.n	8008c6e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	2202      	movs	r2, #2
 8008c96:	4013      	ands	r3, r2
 8008c98:	d017      	beq.n	8008cca <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	2204      	movs	r2, #4
 8008ca0:	4013      	ands	r3, r2
 8008ca2:	d008      	beq.n	8008cb6 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8008ca4:	4b67      	ldr	r3, [pc, #412]	@ (8008e44 <HAL_RCC_ClockConfig+0x214>)
 8008ca6:	689b      	ldr	r3, [r3, #8]
 8008ca8:	4a67      	ldr	r2, [pc, #412]	@ (8008e48 <HAL_RCC_ClockConfig+0x218>)
 8008caa:	401a      	ands	r2, r3
 8008cac:	4b65      	ldr	r3, [pc, #404]	@ (8008e44 <HAL_RCC_ClockConfig+0x214>)
 8008cae:	21b0      	movs	r1, #176	@ 0xb0
 8008cb0:	0109      	lsls	r1, r1, #4
 8008cb2:	430a      	orrs	r2, r1
 8008cb4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008cb6:	4b63      	ldr	r3, [pc, #396]	@ (8008e44 <HAL_RCC_ClockConfig+0x214>)
 8008cb8:	689b      	ldr	r3, [r3, #8]
 8008cba:	4a64      	ldr	r2, [pc, #400]	@ (8008e4c <HAL_RCC_ClockConfig+0x21c>)
 8008cbc:	4013      	ands	r3, r2
 8008cbe:	0019      	movs	r1, r3
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	68da      	ldr	r2, [r3, #12]
 8008cc4:	4b5f      	ldr	r3, [pc, #380]	@ (8008e44 <HAL_RCC_ClockConfig+0x214>)
 8008cc6:	430a      	orrs	r2, r1
 8008cc8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	2201      	movs	r2, #1
 8008cd0:	4013      	ands	r3, r2
 8008cd2:	d100      	bne.n	8008cd6 <HAL_RCC_ClockConfig+0xa6>
 8008cd4:	e061      	b.n	8008d9a <HAL_RCC_ClockConfig+0x16a>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 8008cd6:	4b5b      	ldr	r3, [pc, #364]	@ (8008e44 <HAL_RCC_ClockConfig+0x214>)
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	221c      	movs	r2, #28
 8008cdc:	4393      	bics	r3, r2
 8008cde:	0019      	movs	r1, r3
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	689a      	ldr	r2, [r3, #8]
 8008ce4:	4b57      	ldr	r3, [pc, #348]	@ (8008e44 <HAL_RCC_ClockConfig+0x214>)
 8008ce6:	430a      	orrs	r2, r1
 8008ce8:	601a      	str	r2, [r3, #0]
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	685b      	ldr	r3, [r3, #4]
 8008cee:	2b01      	cmp	r3, #1
 8008cf0:	d107      	bne.n	8008d02 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008cf2:	4b54      	ldr	r3, [pc, #336]	@ (8008e44 <HAL_RCC_ClockConfig+0x214>)
 8008cf4:	681a      	ldr	r2, [r3, #0]
 8008cf6:	2380      	movs	r3, #128	@ 0x80
 8008cf8:	029b      	lsls	r3, r3, #10
 8008cfa:	4013      	ands	r3, r2
 8008cfc:	d12b      	bne.n	8008d56 <HAL_RCC_ClockConfig+0x126>
      {
        return HAL_ERROR;
 8008cfe:	2301      	movs	r3, #1
 8008d00:	e097      	b.n	8008e32 <HAL_RCC_ClockConfig+0x202>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	685b      	ldr	r3, [r3, #4]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d107      	bne.n	8008d1a <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008d0a:	4b4e      	ldr	r3, [pc, #312]	@ (8008e44 <HAL_RCC_ClockConfig+0x214>)
 8008d0c:	681a      	ldr	r2, [r3, #0]
 8008d0e:	2380      	movs	r3, #128	@ 0x80
 8008d10:	00db      	lsls	r3, r3, #3
 8008d12:	4013      	ands	r3, r2
 8008d14:	d11f      	bne.n	8008d56 <HAL_RCC_ClockConfig+0x126>
      {
        return HAL_ERROR;
 8008d16:	2301      	movs	r3, #1
 8008d18:	e08b      	b.n	8008e32 <HAL_RCC_ClockConfig+0x202>
      }
    }
#if defined(RCC_HSI48_SUPPORT)
    /* HSIUSB48 is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSIUSB48)
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	685b      	ldr	r3, [r3, #4]
 8008d1e:	2b02      	cmp	r3, #2
 8008d20:	d107      	bne.n	8008d32 <HAL_RCC_ClockConfig+0x102>
    {
      /* Check the HSIUSB48 ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIUSB48RDY) == 0U)
 8008d22:	4b48      	ldr	r3, [pc, #288]	@ (8008e44 <HAL_RCC_ClockConfig+0x214>)
 8008d24:	681a      	ldr	r2, [r3, #0]
 8008d26:	2380      	movs	r3, #128	@ 0x80
 8008d28:	041b      	lsls	r3, r3, #16
 8008d2a:	4013      	ands	r3, r2
 8008d2c:	d113      	bne.n	8008d56 <HAL_RCC_ClockConfig+0x126>
      {
        return HAL_ERROR;
 8008d2e:	2301      	movs	r3, #1
 8008d30:	e07f      	b.n	8008e32 <HAL_RCC_ClockConfig+0x202>
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	685b      	ldr	r3, [r3, #4]
 8008d36:	2b03      	cmp	r3, #3
 8008d38:	d106      	bne.n	8008d48 <HAL_RCC_ClockConfig+0x118>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8008d3a:	4b42      	ldr	r3, [pc, #264]	@ (8008e44 <HAL_RCC_ClockConfig+0x214>)
 8008d3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d3e:	2202      	movs	r2, #2
 8008d40:	4013      	ands	r3, r2
 8008d42:	d108      	bne.n	8008d56 <HAL_RCC_ClockConfig+0x126>
      {
        return HAL_ERROR;
 8008d44:	2301      	movs	r3, #1
 8008d46:	e074      	b.n	8008e32 <HAL_RCC_ClockConfig+0x202>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8008d48:	4b3e      	ldr	r3, [pc, #248]	@ (8008e44 <HAL_RCC_ClockConfig+0x214>)
 8008d4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d4c:	2202      	movs	r2, #2
 8008d4e:	4013      	ands	r3, r2
 8008d50:	d101      	bne.n	8008d56 <HAL_RCC_ClockConfig+0x126>
      {
        return HAL_ERROR;
 8008d52:	2301      	movs	r3, #1
 8008d54:	e06d      	b.n	8008e32 <HAL_RCC_ClockConfig+0x202>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008d56:	4b3b      	ldr	r3, [pc, #236]	@ (8008e44 <HAL_RCC_ClockConfig+0x214>)
 8008d58:	689b      	ldr	r3, [r3, #8]
 8008d5a:	2207      	movs	r2, #7
 8008d5c:	4393      	bics	r3, r2
 8008d5e:	0019      	movs	r1, r3
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	685a      	ldr	r2, [r3, #4]
 8008d64:	4b37      	ldr	r3, [pc, #220]	@ (8008e44 <HAL_RCC_ClockConfig+0x214>)
 8008d66:	430a      	orrs	r2, r1
 8008d68:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008d6a:	f7fc feb9 	bl	8005ae0 <HAL_GetTick>
 8008d6e:	0003      	movs	r3, r0
 8008d70:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008d72:	e009      	b.n	8008d88 <HAL_RCC_ClockConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8008d74:	f7fc feb4 	bl	8005ae0 <HAL_GetTick>
 8008d78:	0002      	movs	r2, r0
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	1ad3      	subs	r3, r2, r3
 8008d7e:	4a30      	ldr	r2, [pc, #192]	@ (8008e40 <HAL_RCC_ClockConfig+0x210>)
 8008d80:	4293      	cmp	r3, r2
 8008d82:	d901      	bls.n	8008d88 <HAL_RCC_ClockConfig+0x158>
      {
        return HAL_TIMEOUT;
 8008d84:	2303      	movs	r3, #3
 8008d86:	e054      	b.n	8008e32 <HAL_RCC_ClockConfig+0x202>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008d88:	4b2e      	ldr	r3, [pc, #184]	@ (8008e44 <HAL_RCC_ClockConfig+0x214>)
 8008d8a:	689b      	ldr	r3, [r3, #8]
 8008d8c:	2238      	movs	r2, #56	@ 0x38
 8008d8e:	401a      	ands	r2, r3
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	685b      	ldr	r3, [r3, #4]
 8008d94:	00db      	lsls	r3, r3, #3
 8008d96:	429a      	cmp	r2, r3
 8008d98:	d1ec      	bne.n	8008d74 <HAL_RCC_ClockConfig+0x144>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008d9a:	4b28      	ldr	r3, [pc, #160]	@ (8008e3c <HAL_RCC_ClockConfig+0x20c>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	2207      	movs	r2, #7
 8008da0:	4013      	ands	r3, r2
 8008da2:	683a      	ldr	r2, [r7, #0]
 8008da4:	429a      	cmp	r2, r3
 8008da6:	d21e      	bcs.n	8008de6 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008da8:	4b24      	ldr	r3, [pc, #144]	@ (8008e3c <HAL_RCC_ClockConfig+0x20c>)
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	2207      	movs	r2, #7
 8008dae:	4393      	bics	r3, r2
 8008db0:	0019      	movs	r1, r3
 8008db2:	4b22      	ldr	r3, [pc, #136]	@ (8008e3c <HAL_RCC_ClockConfig+0x20c>)
 8008db4:	683a      	ldr	r2, [r7, #0]
 8008db6:	430a      	orrs	r2, r1
 8008db8:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008dba:	f7fc fe91 	bl	8005ae0 <HAL_GetTick>
 8008dbe:	0003      	movs	r3, r0
 8008dc0:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008dc2:	e009      	b.n	8008dd8 <HAL_RCC_ClockConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8008dc4:	f7fc fe8c 	bl	8005ae0 <HAL_GetTick>
 8008dc8:	0002      	movs	r2, r0
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	1ad3      	subs	r3, r2, r3
 8008dce:	4a1c      	ldr	r2, [pc, #112]	@ (8008e40 <HAL_RCC_ClockConfig+0x210>)
 8008dd0:	4293      	cmp	r3, r2
 8008dd2:	d901      	bls.n	8008dd8 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_TIMEOUT;
 8008dd4:	2303      	movs	r3, #3
 8008dd6:	e02c      	b.n	8008e32 <HAL_RCC_ClockConfig+0x202>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008dd8:	4b18      	ldr	r3, [pc, #96]	@ (8008e3c <HAL_RCC_ClockConfig+0x20c>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	2207      	movs	r2, #7
 8008dde:	4013      	ands	r3, r2
 8008de0:	683a      	ldr	r2, [r7, #0]
 8008de2:	429a      	cmp	r2, r3
 8008de4:	d1ee      	bne.n	8008dc4 <HAL_RCC_ClockConfig+0x194>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	2204      	movs	r2, #4
 8008dec:	4013      	ands	r3, r2
 8008dee:	d009      	beq.n	8008e04 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8008df0:	4b14      	ldr	r3, [pc, #80]	@ (8008e44 <HAL_RCC_ClockConfig+0x214>)
 8008df2:	689b      	ldr	r3, [r3, #8]
 8008df4:	4a16      	ldr	r2, [pc, #88]	@ (8008e50 <HAL_RCC_ClockConfig+0x220>)
 8008df6:	4013      	ands	r3, r2
 8008df8:	0019      	movs	r1, r3
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	691a      	ldr	r2, [r3, #16]
 8008dfe:	4b11      	ldr	r3, [pc, #68]	@ (8008e44 <HAL_RCC_ClockConfig+0x214>)
 8008e00:	430a      	orrs	r2, r1
 8008e02:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8008e04:	f000 f82c 	bl	8008e60 <HAL_RCC_GetSysClockFreq>
 8008e08:	0001      	movs	r1, r0
 8008e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8008e44 <HAL_RCC_ClockConfig+0x214>)
 8008e0c:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8008e0e:	0a1b      	lsrs	r3, r3, #8
 8008e10:	220f      	movs	r2, #15
 8008e12:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8008e14:	4b0f      	ldr	r3, [pc, #60]	@ (8008e54 <HAL_RCC_ClockConfig+0x224>)
 8008e16:	0092      	lsls	r2, r2, #2
 8008e18:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8008e1a:	221f      	movs	r2, #31
 8008e1c:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8008e1e:	000a      	movs	r2, r1
 8008e20:	40da      	lsrs	r2, r3
 8008e22:	4b0d      	ldr	r3, [pc, #52]	@ (8008e58 <HAL_RCC_ClockConfig+0x228>)
 8008e24:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008e26:	4b0d      	ldr	r3, [pc, #52]	@ (8008e5c <HAL_RCC_ClockConfig+0x22c>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	0018      	movs	r0, r3
 8008e2c:	f7fc fdfc 	bl	8005a28 <HAL_InitTick>
 8008e30:	0003      	movs	r3, r0
}
 8008e32:	0018      	movs	r0, r3
 8008e34:	46bd      	mov	sp, r7
 8008e36:	b004      	add	sp, #16
 8008e38:	bd80      	pop	{r7, pc}
 8008e3a:	46c0      	nop			@ (mov r8, r8)
 8008e3c:	40022000 	.word	0x40022000
 8008e40:	00001388 	.word	0x00001388
 8008e44:	40021000 	.word	0x40021000
 8008e48:	ffff84ff 	.word	0xffff84ff
 8008e4c:	fffff0ff 	.word	0xfffff0ff
 8008e50:	ffff8fff 	.word	0xffff8fff
 8008e54:	0800af58 	.word	0x0800af58
 8008e58:	20000024 	.word	0x20000024
 8008e5c:	20000028 	.word	0x20000028

08008e60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b084      	sub	sp, #16
 8008e64:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
 8008e66:	4b27      	ldr	r3, [pc, #156]	@ (8008f04 <HAL_RCC_GetSysClockFreq+0xa4>)
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	089b      	lsrs	r3, r3, #2
 8008e6c:	2207      	movs	r2, #7
 8008e6e:	4013      	ands	r3, r2
 8008e70:	3301      	adds	r3, #1
 8008e72:	60bb      	str	r3, [r7, #8]
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008e74:	4b23      	ldr	r3, [pc, #140]	@ (8008f04 <HAL_RCC_GetSysClockFreq+0xa4>)
 8008e76:	689b      	ldr	r3, [r3, #8]
 8008e78:	2238      	movs	r2, #56	@ 0x38
 8008e7a:	4013      	ands	r3, r2
 8008e7c:	d10f      	bne.n	8008e9e <HAL_RCC_GetSysClockFreq+0x3e>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8008e7e:	4b21      	ldr	r3, [pc, #132]	@ (8008f04 <HAL_RCC_GetSysClockFreq+0xa4>)
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	0adb      	lsrs	r3, r3, #11
 8008e84:	2207      	movs	r2, #7
 8008e86:	4013      	ands	r3, r2
 8008e88:	2201      	movs	r2, #1
 8008e8a:	409a      	lsls	r2, r3
 8008e8c:	0013      	movs	r3, r2
 8008e8e:	607b      	str	r3, [r7, #4]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8008e90:	6879      	ldr	r1, [r7, #4]
 8008e92:	481d      	ldr	r0, [pc, #116]	@ (8008f08 <HAL_RCC_GetSysClockFreq+0xa8>)
 8008e94:	f7f7 f938 	bl	8000108 <__udivsi3>
 8008e98:	0003      	movs	r3, r0
 8008e9a:	60fb      	str	r3, [r7, #12]
 8008e9c:	e027      	b.n	8008eee <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008e9e:	4b19      	ldr	r3, [pc, #100]	@ (8008f04 <HAL_RCC_GetSysClockFreq+0xa4>)
 8008ea0:	689b      	ldr	r3, [r3, #8]
 8008ea2:	2238      	movs	r2, #56	@ 0x38
 8008ea4:	4013      	ands	r3, r2
 8008ea6:	2b08      	cmp	r3, #8
 8008ea8:	d102      	bne.n	8008eb0 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008eaa:	4b18      	ldr	r3, [pc, #96]	@ (8008f0c <HAL_RCC_GetSysClockFreq+0xac>)
 8008eac:	60fb      	str	r3, [r7, #12]
 8008eae:	e01e      	b.n	8008eee <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8008eb0:	4b14      	ldr	r3, [pc, #80]	@ (8008f04 <HAL_RCC_GetSysClockFreq+0xa4>)
 8008eb2:	689b      	ldr	r3, [r3, #8]
 8008eb4:	2238      	movs	r2, #56	@ 0x38
 8008eb6:	4013      	ands	r3, r2
 8008eb8:	2b20      	cmp	r3, #32
 8008eba:	d103      	bne.n	8008ec4 <HAL_RCC_GetSysClockFreq+0x64>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8008ebc:	2380      	movs	r3, #128	@ 0x80
 8008ebe:	021b      	lsls	r3, r3, #8
 8008ec0:	60fb      	str	r3, [r7, #12]
 8008ec2:	e014      	b.n	8008eee <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8008ec4:	4b0f      	ldr	r3, [pc, #60]	@ (8008f04 <HAL_RCC_GetSysClockFreq+0xa4>)
 8008ec6:	689b      	ldr	r3, [r3, #8]
 8008ec8:	2238      	movs	r2, #56	@ 0x38
 8008eca:	4013      	ands	r3, r2
 8008ecc:	2b18      	cmp	r3, #24
 8008ece:	d103      	bne.n	8008ed8 <HAL_RCC_GetSysClockFreq+0x78>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8008ed0:	23fa      	movs	r3, #250	@ 0xfa
 8008ed2:	01db      	lsls	r3, r3, #7
 8008ed4:	60fb      	str	r3, [r7, #12]
 8008ed6:	e00a      	b.n	8008eee <HAL_RCC_GetSysClockFreq+0x8e>
  }
#if defined(RCC_HSI48_SUPPORT)
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI48)
 8008ed8:	4b0a      	ldr	r3, [pc, #40]	@ (8008f04 <HAL_RCC_GetSysClockFreq+0xa4>)
 8008eda:	689b      	ldr	r3, [r3, #8]
 8008edc:	2238      	movs	r2, #56	@ 0x38
 8008ede:	4013      	ands	r3, r2
 8008ee0:	2b10      	cmp	r3, #16
 8008ee2:	d102      	bne.n	8008eea <HAL_RCC_GetSysClockFreq+0x8a>
  {
    /* HSI48 used as system clock source */
    sysclockfreq = HSI48_VALUE;
 8008ee4:	4b08      	ldr	r3, [pc, #32]	@ (8008f08 <HAL_RCC_GetSysClockFreq+0xa8>)
 8008ee6:	60fb      	str	r3, [r7, #12]
 8008ee8:	e001      	b.n	8008eee <HAL_RCC_GetSysClockFreq+0x8e>
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 8008eea:	2300      	movs	r3, #0
 8008eec:	60fb      	str	r3, [r7, #12]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
 8008eee:	68b9      	ldr	r1, [r7, #8]
 8008ef0:	68f8      	ldr	r0, [r7, #12]
 8008ef2:	f7f7 f909 	bl	8000108 <__udivsi3>
 8008ef6:	0003      	movs	r3, r0
 8008ef8:	60fb      	str	r3, [r7, #12]
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 8008efa:	68fb      	ldr	r3, [r7, #12]
}
 8008efc:	0018      	movs	r0, r3
 8008efe:	46bd      	mov	sp, r7
 8008f00:	b004      	add	sp, #16
 8008f02:	bd80      	pop	{r7, pc}
 8008f04:	40021000 	.word	0x40021000
 8008f08:	02dc6c00 	.word	0x02dc6c00
 8008f0c:	007a1200 	.word	0x007a1200

08008f10 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8008f14:	f7ff ffa4 	bl	8008e60 <HAL_RCC_GetSysClockFreq>
 8008f18:	0001      	movs	r1, r0
 8008f1a:	4b09      	ldr	r3, [pc, #36]	@ (8008f40 <HAL_RCC_GetHCLKFreq+0x30>)
 8008f1c:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8008f1e:	0a1b      	lsrs	r3, r3, #8
 8008f20:	220f      	movs	r2, #15
 8008f22:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8008f24:	4b07      	ldr	r3, [pc, #28]	@ (8008f44 <HAL_RCC_GetHCLKFreq+0x34>)
 8008f26:	0092      	lsls	r2, r2, #2
 8008f28:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8008f2a:	221f      	movs	r2, #31
 8008f2c:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8008f2e:	000a      	movs	r2, r1
 8008f30:	40da      	lsrs	r2, r3
 8008f32:	4b05      	ldr	r3, [pc, #20]	@ (8008f48 <HAL_RCC_GetHCLKFreq+0x38>)
 8008f34:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 8008f36:	4b04      	ldr	r3, [pc, #16]	@ (8008f48 <HAL_RCC_GetHCLKFreq+0x38>)
 8008f38:	681b      	ldr	r3, [r3, #0]
}
 8008f3a:	0018      	movs	r0, r3
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}
 8008f40:	40021000 	.word	0x40021000
 8008f44:	0800af58 	.word	0x0800af58
 8008f48:	20000024 	.word	0x20000024

08008f4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 8008f50:	f7ff ffde 	bl	8008f10 <HAL_RCC_GetHCLKFreq>
 8008f54:	0001      	movs	r1, r0
 8008f56:	4b07      	ldr	r3, [pc, #28]	@ (8008f74 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008f58:	689b      	ldr	r3, [r3, #8]
 8008f5a:	0b1b      	lsrs	r3, r3, #12
 8008f5c:	2207      	movs	r2, #7
 8008f5e:	401a      	ands	r2, r3
 8008f60:	4b05      	ldr	r3, [pc, #20]	@ (8008f78 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8008f62:	0092      	lsls	r2, r2, #2
 8008f64:	58d3      	ldr	r3, [r2, r3]
 8008f66:	221f      	movs	r2, #31
 8008f68:	4013      	ands	r3, r2
 8008f6a:	40d9      	lsrs	r1, r3
 8008f6c:	000b      	movs	r3, r1
}
 8008f6e:	0018      	movs	r0, r3
 8008f70:	46bd      	mov	sp, r7
 8008f72:	bd80      	pop	{r7, pc}
 8008f74:	40021000 	.word	0x40021000
 8008f78:	0800af98 	.word	0x0800af98

08008f7c <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b086      	sub	sp, #24
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8008f84:	2313      	movs	r3, #19
 8008f86:	18fb      	adds	r3, r7, r3
 8008f88:	2200      	movs	r2, #0
 8008f8a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008f8c:	2312      	movs	r3, #18
 8008f8e:	18fb      	adds	r3, r7, r3
 8008f90:	2200      	movs	r2, #0
 8008f92:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	2240      	movs	r2, #64	@ 0x40
 8008f9a:	4013      	ands	r3, r2
 8008f9c:	d100      	bne.n	8008fa0 <HAL_RCCEx_PeriphCLKConfig+0x24>
 8008f9e:	e079      	b.n	8009094 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008fa0:	2011      	movs	r0, #17
 8008fa2:	183b      	adds	r3, r7, r0
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008fa8:	4b6a      	ldr	r3, [pc, #424]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008faa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008fac:	2380      	movs	r3, #128	@ 0x80
 8008fae:	055b      	lsls	r3, r3, #21
 8008fb0:	4013      	ands	r3, r2
 8008fb2:	d110      	bne.n	8008fd6 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008fb4:	4b67      	ldr	r3, [pc, #412]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008fb6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008fb8:	4b66      	ldr	r3, [pc, #408]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008fba:	2180      	movs	r1, #128	@ 0x80
 8008fbc:	0549      	lsls	r1, r1, #21
 8008fbe:	430a      	orrs	r2, r1
 8008fc0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008fc2:	4b64      	ldr	r3, [pc, #400]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008fc4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008fc6:	2380      	movs	r3, #128	@ 0x80
 8008fc8:	055b      	lsls	r3, r3, #21
 8008fca:	4013      	ands	r3, r2
 8008fcc:	60bb      	str	r3, [r7, #8]
 8008fce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008fd0:	183b      	adds	r3, r7, r0
 8008fd2:	2201      	movs	r2, #1
 8008fd4:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8008fd6:	4b5f      	ldr	r3, [pc, #380]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008fd8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008fda:	23c0      	movs	r3, #192	@ 0xc0
 8008fdc:	009b      	lsls	r3, r3, #2
 8008fde:	4013      	ands	r3, r2
 8008fe0:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d019      	beq.n	800901c <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	69db      	ldr	r3, [r3, #28]
 8008fec:	697a      	ldr	r2, [r7, #20]
 8008fee:	429a      	cmp	r2, r3
 8008ff0:	d014      	beq.n	800901c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8008ff2:	4b58      	ldr	r3, [pc, #352]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008ff4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ff6:	4a58      	ldr	r2, [pc, #352]	@ (8009158 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8008ff8:	4013      	ands	r3, r2
 8008ffa:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008ffc:	4b55      	ldr	r3, [pc, #340]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008ffe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009000:	4b54      	ldr	r3, [pc, #336]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8009002:	2180      	movs	r1, #128	@ 0x80
 8009004:	0249      	lsls	r1, r1, #9
 8009006:	430a      	orrs	r2, r1
 8009008:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 800900a:	4b52      	ldr	r3, [pc, #328]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800900c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800900e:	4b51      	ldr	r3, [pc, #324]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8009010:	4952      	ldr	r1, [pc, #328]	@ (800915c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8009012:	400a      	ands	r2, r1
 8009014:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8009016:	4b4f      	ldr	r3, [pc, #316]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8009018:	697a      	ldr	r2, [r7, #20]
 800901a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 800901c:	697b      	ldr	r3, [r7, #20]
 800901e:	2201      	movs	r2, #1
 8009020:	4013      	ands	r3, r2
 8009022:	d016      	beq.n	8009052 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009024:	f7fc fd5c 	bl	8005ae0 <HAL_GetTick>
 8009028:	0003      	movs	r3, r0
 800902a:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800902c:	e00c      	b.n	8009048 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800902e:	f7fc fd57 	bl	8005ae0 <HAL_GetTick>
 8009032:	0002      	movs	r2, r0
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	1ad3      	subs	r3, r2, r3
 8009038:	4a49      	ldr	r2, [pc, #292]	@ (8009160 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800903a:	4293      	cmp	r3, r2
 800903c:	d904      	bls.n	8009048 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 800903e:	2313      	movs	r3, #19
 8009040:	18fb      	adds	r3, r7, r3
 8009042:	2203      	movs	r2, #3
 8009044:	701a      	strb	r2, [r3, #0]
          break;
 8009046:	e004      	b.n	8009052 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8009048:	4b42      	ldr	r3, [pc, #264]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800904a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800904c:	2202      	movs	r2, #2
 800904e:	4013      	ands	r3, r2
 8009050:	d0ed      	beq.n	800902e <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 8009052:	2313      	movs	r3, #19
 8009054:	18fb      	adds	r3, r7, r3
 8009056:	781b      	ldrb	r3, [r3, #0]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d10a      	bne.n	8009072 <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800905c:	4b3d      	ldr	r3, [pc, #244]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800905e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009060:	4a3d      	ldr	r2, [pc, #244]	@ (8009158 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8009062:	4013      	ands	r3, r2
 8009064:	0019      	movs	r1, r3
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	69da      	ldr	r2, [r3, #28]
 800906a:	4b3a      	ldr	r3, [pc, #232]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800906c:	430a      	orrs	r2, r1
 800906e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009070:	e005      	b.n	800907e <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009072:	2312      	movs	r3, #18
 8009074:	18fb      	adds	r3, r7, r3
 8009076:	2213      	movs	r2, #19
 8009078:	18ba      	adds	r2, r7, r2
 800907a:	7812      	ldrb	r2, [r2, #0]
 800907c:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800907e:	2311      	movs	r3, #17
 8009080:	18fb      	adds	r3, r7, r3
 8009082:	781b      	ldrb	r3, [r3, #0]
 8009084:	2b01      	cmp	r3, #1
 8009086:	d105      	bne.n	8009094 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009088:	4b32      	ldr	r3, [pc, #200]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800908a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800908c:	4b31      	ldr	r3, [pc, #196]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800908e:	4935      	ldr	r1, [pc, #212]	@ (8009164 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8009090:	400a      	ands	r2, r1
 8009092:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	2201      	movs	r2, #1
 800909a:	4013      	ands	r3, r2
 800909c:	d009      	beq.n	80090b2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800909e:	4b2d      	ldr	r3, [pc, #180]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80090a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090a2:	2203      	movs	r2, #3
 80090a4:	4393      	bics	r3, r2
 80090a6:	0019      	movs	r1, r3
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	689a      	ldr	r2, [r3, #8]
 80090ac:	4b29      	ldr	r3, [pc, #164]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80090ae:	430a      	orrs	r2, r1
 80090b0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	2202      	movs	r2, #2
 80090b8:	4013      	ands	r3, r2
 80090ba:	d009      	beq.n	80090d0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80090bc:	4b25      	ldr	r3, [pc, #148]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80090be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090c0:	4a29      	ldr	r2, [pc, #164]	@ (8009168 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 80090c2:	4013      	ands	r3, r2
 80090c4:	0019      	movs	r1, r3
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	68da      	ldr	r2, [r3, #12]
 80090ca:	4b22      	ldr	r3, [pc, #136]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80090cc:	430a      	orrs	r2, r1
 80090ce:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	2220      	movs	r2, #32
 80090d6:	4013      	ands	r3, r2
 80090d8:	d008      	beq.n	80090ec <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80090da:	4b1e      	ldr	r3, [pc, #120]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80090dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090de:	009b      	lsls	r3, r3, #2
 80090e0:	0899      	lsrs	r1, r3, #2
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	699a      	ldr	r2, [r3, #24]
 80090e6:	4b1b      	ldr	r3, [pc, #108]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80090e8:	430a      	orrs	r2, r1
 80090ea:	655a      	str	r2, [r3, #84]	@ 0x54

  }
#if defined (USB_DRD_FS)
  /*-------------------------- USB clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	2208      	movs	r2, #8
 80090f2:	4013      	ands	r3, r2
 80090f4:	d009      	beq.n	800910a <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80090f6:	4b17      	ldr	r3, [pc, #92]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80090f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090fa:	4a1c      	ldr	r2, [pc, #112]	@ (800916c <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80090fc:	4013      	ands	r3, r2
 80090fe:	0019      	movs	r1, r3
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	695a      	ldr	r2, [r3, #20]
 8009104:	4b13      	ldr	r3, [pc, #76]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8009106:	430a      	orrs	r2, r1
 8009108:	659a      	str	r2, [r3, #88]	@ 0x58

  }
#endif /* USB_DRD_FS */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	2204      	movs	r2, #4
 8009110:	4013      	ands	r3, r2
 8009112:	d009      	beq.n	8009128 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8009114:	4b0f      	ldr	r3, [pc, #60]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8009116:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009118:	4a15      	ldr	r2, [pc, #84]	@ (8009170 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 800911a:	4013      	ands	r3, r2
 800911c:	0019      	movs	r1, r3
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	691a      	ldr	r2, [r3, #16]
 8009122:	4b0c      	ldr	r3, [pc, #48]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8009124:	430a      	orrs	r2, r1
 8009126:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	2280      	movs	r2, #128	@ 0x80
 800912e:	4013      	ands	r3, r2
 8009130:	d009      	beq.n	8009146 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8009132:	4b08      	ldr	r3, [pc, #32]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	22e0      	movs	r2, #224	@ 0xe0
 8009138:	4393      	bics	r3, r2
 800913a:	0019      	movs	r1, r3
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	685a      	ldr	r2, [r3, #4]
 8009140:	4b04      	ldr	r3, [pc, #16]	@ (8009154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8009142:	430a      	orrs	r2, r1
 8009144:	601a      	str	r2, [r3, #0]
  }
  return status;
 8009146:	2312      	movs	r3, #18
 8009148:	18fb      	adds	r3, r7, r3
 800914a:	781b      	ldrb	r3, [r3, #0]
}
 800914c:	0018      	movs	r0, r3
 800914e:	46bd      	mov	sp, r7
 8009150:	b006      	add	sp, #24
 8009152:	bd80      	pop	{r7, pc}
 8009154:	40021000 	.word	0x40021000
 8009158:	fffffcff 	.word	0xfffffcff
 800915c:	fffeffff 	.word	0xfffeffff
 8009160:	00001388 	.word	0x00001388
 8009164:	efffffff 	.word	0xefffffff
 8009168:	ffffcfff 	.word	0xffffcfff
 800916c:	ffffefff 	.word	0xffffefff
 8009170:	ffff3fff 	.word	0xffff3fff

08009174 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b082      	sub	sp, #8
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d101      	bne.n	8009186 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8009182:	2301      	movs	r3, #1
 8009184:	e032      	b.n	80091ec <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	2288      	movs	r2, #136	@ 0x88
 800918a:	2124      	movs	r1, #36	@ 0x24
 800918c:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	681a      	ldr	r2, [r3, #0]
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	2101      	movs	r1, #1
 800919a:	438a      	bics	r2, r1
 800919c:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	2200      	movs	r2, #0
 80091a4:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	2200      	movs	r2, #0
 80091ac:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	2200      	movs	r2, #0
 80091b4:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	0018      	movs	r0, r3
 80091ba:	f7f9 fdf3 	bl	8002da4 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2290      	movs	r2, #144	@ 0x90
 80091c2:	2100      	movs	r1, #0
 80091c4:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2288      	movs	r2, #136	@ 0x88
 80091ca:	2100      	movs	r1, #0
 80091cc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	228c      	movs	r2, #140	@ 0x8c
 80091d2:	2100      	movs	r1, #0
 80091d4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	2200      	movs	r2, #0
 80091da:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2200      	movs	r2, #0
 80091e0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2284      	movs	r2, #132	@ 0x84
 80091e6:	2100      	movs	r1, #0
 80091e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80091ea:	2300      	movs	r3, #0
}
 80091ec:	0018      	movs	r0, r3
 80091ee:	46bd      	mov	sp, r7
 80091f0:	b002      	add	sp, #8
 80091f2:	bd80      	pop	{r7, pc}

080091f4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b088      	sub	sp, #32
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	60f8      	str	r0, [r7, #12]
 80091fc:	60b9      	str	r1, [r7, #8]
 80091fe:	1dbb      	adds	r3, r7, #6
 8009200:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	2288      	movs	r2, #136	@ 0x88
 8009206:	589b      	ldr	r3, [r3, r2]
 8009208:	2b20      	cmp	r3, #32
 800920a:	d000      	beq.n	800920e <HAL_UART_Transmit_DMA+0x1a>
 800920c:	e079      	b.n	8009302 <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d003      	beq.n	800921c <HAL_UART_Transmit_DMA+0x28>
 8009214:	1dbb      	adds	r3, r7, #6
 8009216:	881b      	ldrh	r3, [r3, #0]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d101      	bne.n	8009220 <HAL_UART_Transmit_DMA+0x2c>
    {
      return HAL_ERROR;
 800921c:	2301      	movs	r3, #1
 800921e:	e071      	b.n	8009304 <HAL_UART_Transmit_DMA+0x110>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	689a      	ldr	r2, [r3, #8]
 8009224:	2380      	movs	r3, #128	@ 0x80
 8009226:	015b      	lsls	r3, r3, #5
 8009228:	429a      	cmp	r2, r3
 800922a:	d109      	bne.n	8009240 <HAL_UART_Transmit_DMA+0x4c>
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	691b      	ldr	r3, [r3, #16]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d105      	bne.n	8009240 <HAL_UART_Transmit_DMA+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8009234:	68bb      	ldr	r3, [r7, #8]
 8009236:	2201      	movs	r2, #1
 8009238:	4013      	ands	r3, r2
 800923a:	d001      	beq.n	8009240 <HAL_UART_Transmit_DMA+0x4c>
      {
        return  HAL_ERROR;
 800923c:	2301      	movs	r3, #1
 800923e:	e061      	b.n	8009304 <HAL_UART_Transmit_DMA+0x110>
      }
    }

    huart->pTxBuffPtr  = pData;
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	68ba      	ldr	r2, [r7, #8]
 8009244:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	1dba      	adds	r2, r7, #6
 800924a:	2154      	movs	r1, #84	@ 0x54
 800924c:	8812      	ldrh	r2, [r2, #0]
 800924e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	1dba      	adds	r2, r7, #6
 8009254:	2156      	movs	r1, #86	@ 0x56
 8009256:	8812      	ldrh	r2, [r2, #0]
 8009258:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	2290      	movs	r2, #144	@ 0x90
 800925e:	2100      	movs	r1, #0
 8009260:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	2288      	movs	r2, #136	@ 0x88
 8009266:	2121      	movs	r1, #33	@ 0x21
 8009268:	5099      	str	r1, [r3, r2]

    if (huart->hdmatx != NULL)
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800926e:	2b00      	cmp	r3, #0
 8009270:	d028      	beq.n	80092c4 <HAL_UART_Transmit_DMA+0xd0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009276:	4a25      	ldr	r2, [pc, #148]	@ (800930c <HAL_UART_Transmit_DMA+0x118>)
 8009278:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800927e:	4a24      	ldr	r2, [pc, #144]	@ (8009310 <HAL_UART_Transmit_DMA+0x11c>)
 8009280:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009286:	4a23      	ldr	r2, [pc, #140]	@ (8009314 <HAL_UART_Transmit_DMA+0x120>)
 8009288:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800928e:	2200      	movs	r2, #0
 8009290:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800929a:	0019      	movs	r1, r3
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	3328      	adds	r3, #40	@ 0x28
 80092a2:	001a      	movs	r2, r3
 80092a4:	1dbb      	adds	r3, r7, #6
 80092a6:	881b      	ldrh	r3, [r3, #0]
 80092a8:	f7fd fe9c 	bl	8006fe4 <HAL_DMA_Start_IT>
 80092ac:	1e03      	subs	r3, r0, #0
 80092ae:	d009      	beq.n	80092c4 <HAL_UART_Transmit_DMA+0xd0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	2290      	movs	r2, #144	@ 0x90
 80092b4:	2110      	movs	r1, #16
 80092b6:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	2288      	movs	r2, #136	@ 0x88
 80092bc:	2120      	movs	r1, #32
 80092be:	5099      	str	r1, [r3, r2]

        return HAL_ERROR;
 80092c0:	2301      	movs	r3, #1
 80092c2:	e01f      	b.n	8009304 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	2240      	movs	r2, #64	@ 0x40
 80092ca:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80092cc:	f3ef 8310 	mrs	r3, PRIMASK
 80092d0:	613b      	str	r3, [r7, #16]
  return(result);
 80092d2:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80092d4:	61fb      	str	r3, [r7, #28]
 80092d6:	2301      	movs	r3, #1
 80092d8:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092da:	697b      	ldr	r3, [r7, #20]
 80092dc:	f383 8810 	msr	PRIMASK, r3
}
 80092e0:	46c0      	nop			@ (mov r8, r8)
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	689a      	ldr	r2, [r3, #8]
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	2180      	movs	r1, #128	@ 0x80
 80092ee:	430a      	orrs	r2, r1
 80092f0:	609a      	str	r2, [r3, #8]
 80092f2:	69fb      	ldr	r3, [r7, #28]
 80092f4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092f6:	69bb      	ldr	r3, [r7, #24]
 80092f8:	f383 8810 	msr	PRIMASK, r3
}
 80092fc:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 80092fe:	2300      	movs	r3, #0
 8009300:	e000      	b.n	8009304 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 8009302:	2302      	movs	r3, #2
  }
}
 8009304:	0018      	movs	r0, r3
 8009306:	46bd      	mov	sp, r7
 8009308:	b008      	add	sp, #32
 800930a:	bd80      	pop	{r7, pc}
 800930c:	0800a51d 	.word	0x0800a51d
 8009310:	0800a5b5 	.word	0x0800a5b5
 8009314:	0800a747 	.word	0x0800a747

08009318 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b096      	sub	sp, #88	@ 0x58
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009320:	f3ef 8310 	mrs	r3, PRIMASK
 8009324:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8009326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009328:	657b      	str	r3, [r7, #84]	@ 0x54
 800932a:	2301      	movs	r3, #1
 800932c:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800932e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009330:	f383 8810 	msr	PRIMASK, r3
}
 8009334:	46c0      	nop			@ (mov r8, r8)
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	681a      	ldr	r2, [r3, #0]
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	4979      	ldr	r1, [pc, #484]	@ (8009528 <HAL_UART_Abort+0x210>)
 8009342:	400a      	ands	r2, r1
 8009344:	601a      	str	r2, [r3, #0]
 8009346:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009348:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800934a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800934c:	f383 8810 	msr	PRIMASK, r3
}
 8009350:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009352:	f3ef 8310 	mrs	r3, PRIMASK
 8009356:	63bb      	str	r3, [r7, #56]	@ 0x38
  return(result);
 8009358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 800935a:	653b      	str	r3, [r7, #80]	@ 0x50
 800935c:	2301      	movs	r3, #1
 800935e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009360:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009362:	f383 8810 	msr	PRIMASK, r3
}
 8009366:	46c0      	nop			@ (mov r8, r8)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	689a      	ldr	r2, [r3, #8]
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	496e      	ldr	r1, [pc, #440]	@ (800952c <HAL_UART_Abort+0x214>)
 8009374:	400a      	ands	r2, r1
 8009376:	609a      	str	r2, [r3, #8]
 8009378:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800937a:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800937c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800937e:	f383 8810 	msr	PRIMASK, r3
}
 8009382:	46c0      	nop			@ (mov r8, r8)

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009388:	2b01      	cmp	r3, #1
 800938a:	d118      	bne.n	80093be <HAL_UART_Abort+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800938c:	f3ef 8310 	mrs	r3, PRIMASK
 8009390:	623b      	str	r3, [r7, #32]
  return(result);
 8009392:	6a3b      	ldr	r3, [r7, #32]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8009394:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009396:	2301      	movs	r3, #1
 8009398:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800939a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800939c:	f383 8810 	msr	PRIMASK, r3
}
 80093a0:	46c0      	nop			@ (mov r8, r8)
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	681a      	ldr	r2, [r3, #0]
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	2110      	movs	r1, #16
 80093ae:	438a      	bics	r2, r1
 80093b0:	601a      	str	r2, [r3, #0]
 80093b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80093b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093b8:	f383 8810 	msr	PRIMASK, r3
}
 80093bc:	46c0      	nop			@ (mov r8, r8)
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	689b      	ldr	r3, [r3, #8]
 80093c4:	2280      	movs	r2, #128	@ 0x80
 80093c6:	4013      	ands	r3, r2
 80093c8:	2b80      	cmp	r3, #128	@ 0x80
 80093ca:	d135      	bne.n	8009438 <HAL_UART_Abort+0x120>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80093cc:	f3ef 8310 	mrs	r3, PRIMASK
 80093d0:	617b      	str	r3, [r7, #20]
  return(result);
 80093d2:	697b      	ldr	r3, [r7, #20]
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80093d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80093d6:	2301      	movs	r3, #1
 80093d8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80093da:	69bb      	ldr	r3, [r7, #24]
 80093dc:	f383 8810 	msr	PRIMASK, r3
}
 80093e0:	46c0      	nop			@ (mov r8, r8)
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	689a      	ldr	r2, [r3, #8]
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	2180      	movs	r1, #128	@ 0x80
 80093ee:	438a      	bics	r2, r1
 80093f0:	609a      	str	r2, [r3, #8]
 80093f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80093f4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80093f6:	69fb      	ldr	r3, [r7, #28]
 80093f8:	f383 8810 	msr	PRIMASK, r3
}
 80093fc:	46c0      	nop			@ (mov r8, r8)

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009402:	2b00      	cmp	r3, #0
 8009404:	d018      	beq.n	8009438 <HAL_UART_Abort+0x120>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800940a:	2200      	movs	r2, #0
 800940c:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009412:	0018      	movs	r0, r3
 8009414:	f7fd fe6e 	bl	80070f4 <HAL_DMA_Abort>
 8009418:	1e03      	subs	r3, r0, #0
 800941a:	d00d      	beq.n	8009438 <HAL_UART_Abort+0x120>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009420:	0018      	movs	r0, r3
 8009422:	f7fd fff5 	bl	8007410 <HAL_DMA_GetError>
 8009426:	0003      	movs	r3, r0
 8009428:	2b20      	cmp	r3, #32
 800942a:	d105      	bne.n	8009438 <HAL_UART_Abort+0x120>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2290      	movs	r2, #144	@ 0x90
 8009430:	2110      	movs	r1, #16
 8009432:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 8009434:	2303      	movs	r3, #3
 8009436:	e072      	b.n	800951e <HAL_UART_Abort+0x206>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	689b      	ldr	r3, [r3, #8]
 800943e:	2240      	movs	r2, #64	@ 0x40
 8009440:	4013      	ands	r3, r2
 8009442:	2b40      	cmp	r3, #64	@ 0x40
 8009444:	d139      	bne.n	80094ba <HAL_UART_Abort+0x1a2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009446:	f3ef 8310 	mrs	r3, PRIMASK
 800944a:	60bb      	str	r3, [r7, #8]
  return(result);
 800944c:	68bb      	ldr	r3, [r7, #8]
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800944e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009450:	2301      	movs	r3, #1
 8009452:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	f383 8810 	msr	PRIMASK, r3
}
 800945a:	46c0      	nop			@ (mov r8, r8)
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	689a      	ldr	r2, [r3, #8]
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	2140      	movs	r1, #64	@ 0x40
 8009468:	438a      	bics	r2, r1
 800946a:	609a      	str	r2, [r3, #8]
 800946c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800946e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009470:	693b      	ldr	r3, [r7, #16]
 8009472:	f383 8810 	msr	PRIMASK, r3
}
 8009476:	46c0      	nop			@ (mov r8, r8)

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2280      	movs	r2, #128	@ 0x80
 800947c:	589b      	ldr	r3, [r3, r2]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d01b      	beq.n	80094ba <HAL_UART_Abort+0x1a2>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	2280      	movs	r2, #128	@ 0x80
 8009486:	589b      	ldr	r3, [r3, r2]
 8009488:	2200      	movs	r2, #0
 800948a:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2280      	movs	r2, #128	@ 0x80
 8009490:	589b      	ldr	r3, [r3, r2]
 8009492:	0018      	movs	r0, r3
 8009494:	f7fd fe2e 	bl	80070f4 <HAL_DMA_Abort>
 8009498:	1e03      	subs	r3, r0, #0
 800949a:	d00e      	beq.n	80094ba <HAL_UART_Abort+0x1a2>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2280      	movs	r2, #128	@ 0x80
 80094a0:	589b      	ldr	r3, [r3, r2]
 80094a2:	0018      	movs	r0, r3
 80094a4:	f7fd ffb4 	bl	8007410 <HAL_DMA_GetError>
 80094a8:	0003      	movs	r3, r0
 80094aa:	2b20      	cmp	r3, #32
 80094ac:	d105      	bne.n	80094ba <HAL_UART_Abort+0x1a2>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	2290      	movs	r2, #144	@ 0x90
 80094b2:	2110      	movs	r1, #16
 80094b4:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 80094b6:	2303      	movs	r3, #3
 80094b8:	e031      	b.n	800951e <HAL_UART_Abort+0x206>
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2256      	movs	r2, #86	@ 0x56
 80094be:	2100      	movs	r1, #0
 80094c0:	5299      	strh	r1, [r3, r2]
  huart->RxXferCount = 0U;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	225e      	movs	r2, #94	@ 0x5e
 80094c6:	2100      	movs	r1, #0
 80094c8:	5299      	strh	r1, [r3, r2]

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	220f      	movs	r2, #15
 80094d0:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80094d6:	2380      	movs	r3, #128	@ 0x80
 80094d8:	059b      	lsls	r3, r3, #22
 80094da:	429a      	cmp	r2, r3
 80094dc:	d107      	bne.n	80094ee <HAL_UART_Abort+0x1d6>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	699a      	ldr	r2, [r3, #24]
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	2110      	movs	r1, #16
 80094ea:	430a      	orrs	r2, r1
 80094ec:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	699a      	ldr	r2, [r3, #24]
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	2108      	movs	r1, #8
 80094fa:	430a      	orrs	r2, r1
 80094fc:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2288      	movs	r2, #136	@ 0x88
 8009502:	2120      	movs	r1, #32
 8009504:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	228c      	movs	r2, #140	@ 0x8c
 800950a:	2120      	movs	r1, #32
 800950c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2200      	movs	r2, #0
 8009512:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2290      	movs	r2, #144	@ 0x90
 8009518:	2100      	movs	r1, #0
 800951a:	5099      	str	r1, [r3, r2]

  return HAL_OK;
 800951c:	2300      	movs	r3, #0
}
 800951e:	0018      	movs	r0, r3
 8009520:	46bd      	mov	sp, r7
 8009522:	b016      	add	sp, #88	@ 0x58
 8009524:	bd80      	pop	{r7, pc}
 8009526:	46c0      	nop			@ (mov r8, r8)
 8009528:	fffffe1f 	.word	0xfffffe1f
 800952c:	ef7ffffe 	.word	0xef7ffffe

08009530 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009530:	b5b0      	push	{r4, r5, r7, lr}
 8009532:	b0aa      	sub	sp, #168	@ 0xa8
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	69db      	ldr	r3, [r3, #28]
 800953e:	22a4      	movs	r2, #164	@ 0xa4
 8009540:	18b9      	adds	r1, r7, r2
 8009542:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	20a0      	movs	r0, #160	@ 0xa0
 800954c:	1839      	adds	r1, r7, r0
 800954e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	689b      	ldr	r3, [r3, #8]
 8009556:	249c      	movs	r4, #156	@ 0x9c
 8009558:	1939      	adds	r1, r7, r4
 800955a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800955c:	0011      	movs	r1, r2
 800955e:	18bb      	adds	r3, r7, r2
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	4aa2      	ldr	r2, [pc, #648]	@ (80097ec <HAL_UART_IRQHandler+0x2bc>)
 8009564:	4013      	ands	r3, r2
 8009566:	2298      	movs	r2, #152	@ 0x98
 8009568:	18bd      	adds	r5, r7, r2
 800956a:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 800956c:	18bb      	adds	r3, r7, r2
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d11a      	bne.n	80095aa <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009574:	187b      	adds	r3, r7, r1
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	2220      	movs	r2, #32
 800957a:	4013      	ands	r3, r2
 800957c:	d015      	beq.n	80095aa <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800957e:	183b      	adds	r3, r7, r0
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	2220      	movs	r2, #32
 8009584:	4013      	ands	r3, r2
 8009586:	d105      	bne.n	8009594 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009588:	193b      	adds	r3, r7, r4
 800958a:	681a      	ldr	r2, [r3, #0]
 800958c:	2380      	movs	r3, #128	@ 0x80
 800958e:	055b      	lsls	r3, r3, #21
 8009590:	4013      	ands	r3, r2
 8009592:	d00a      	beq.n	80095aa <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009598:	2b00      	cmp	r3, #0
 800959a:	d100      	bne.n	800959e <HAL_UART_IRQHandler+0x6e>
 800959c:	e2fb      	b.n	8009b96 <HAL_UART_IRQHandler+0x666>
      {
        huart->RxISR(huart);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80095a2:	687a      	ldr	r2, [r7, #4]
 80095a4:	0010      	movs	r0, r2
 80095a6:	4798      	blx	r3
      }
      return;
 80095a8:	e2f5      	b.n	8009b96 <HAL_UART_IRQHandler+0x666>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80095aa:	2398      	movs	r3, #152	@ 0x98
 80095ac:	18fb      	adds	r3, r7, r3
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d100      	bne.n	80095b6 <HAL_UART_IRQHandler+0x86>
 80095b4:	e122      	b.n	80097fc <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80095b6:	239c      	movs	r3, #156	@ 0x9c
 80095b8:	18fb      	adds	r3, r7, r3
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	4a8c      	ldr	r2, [pc, #560]	@ (80097f0 <HAL_UART_IRQHandler+0x2c0>)
 80095be:	4013      	ands	r3, r2
 80095c0:	d106      	bne.n	80095d0 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80095c2:	23a0      	movs	r3, #160	@ 0xa0
 80095c4:	18fb      	adds	r3, r7, r3
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	4a8a      	ldr	r2, [pc, #552]	@ (80097f4 <HAL_UART_IRQHandler+0x2c4>)
 80095ca:	4013      	ands	r3, r2
 80095cc:	d100      	bne.n	80095d0 <HAL_UART_IRQHandler+0xa0>
 80095ce:	e115      	b.n	80097fc <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80095d0:	23a4      	movs	r3, #164	@ 0xa4
 80095d2:	18fb      	adds	r3, r7, r3
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	2201      	movs	r2, #1
 80095d8:	4013      	ands	r3, r2
 80095da:	d012      	beq.n	8009602 <HAL_UART_IRQHandler+0xd2>
 80095dc:	23a0      	movs	r3, #160	@ 0xa0
 80095de:	18fb      	adds	r3, r7, r3
 80095e0:	681a      	ldr	r2, [r3, #0]
 80095e2:	2380      	movs	r3, #128	@ 0x80
 80095e4:	005b      	lsls	r3, r3, #1
 80095e6:	4013      	ands	r3, r2
 80095e8:	d00b      	beq.n	8009602 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	2201      	movs	r2, #1
 80095f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2290      	movs	r2, #144	@ 0x90
 80095f6:	589b      	ldr	r3, [r3, r2]
 80095f8:	2201      	movs	r2, #1
 80095fa:	431a      	orrs	r2, r3
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2190      	movs	r1, #144	@ 0x90
 8009600:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009602:	23a4      	movs	r3, #164	@ 0xa4
 8009604:	18fb      	adds	r3, r7, r3
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	2202      	movs	r2, #2
 800960a:	4013      	ands	r3, r2
 800960c:	d011      	beq.n	8009632 <HAL_UART_IRQHandler+0x102>
 800960e:	239c      	movs	r3, #156	@ 0x9c
 8009610:	18fb      	adds	r3, r7, r3
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	2201      	movs	r2, #1
 8009616:	4013      	ands	r3, r2
 8009618:	d00b      	beq.n	8009632 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	2202      	movs	r2, #2
 8009620:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	2290      	movs	r2, #144	@ 0x90
 8009626:	589b      	ldr	r3, [r3, r2]
 8009628:	2204      	movs	r2, #4
 800962a:	431a      	orrs	r2, r3
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2190      	movs	r1, #144	@ 0x90
 8009630:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009632:	23a4      	movs	r3, #164	@ 0xa4
 8009634:	18fb      	adds	r3, r7, r3
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	2204      	movs	r2, #4
 800963a:	4013      	ands	r3, r2
 800963c:	d011      	beq.n	8009662 <HAL_UART_IRQHandler+0x132>
 800963e:	239c      	movs	r3, #156	@ 0x9c
 8009640:	18fb      	adds	r3, r7, r3
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	2201      	movs	r2, #1
 8009646:	4013      	ands	r3, r2
 8009648:	d00b      	beq.n	8009662 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	2204      	movs	r2, #4
 8009650:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	2290      	movs	r2, #144	@ 0x90
 8009656:	589b      	ldr	r3, [r3, r2]
 8009658:	2202      	movs	r2, #2
 800965a:	431a      	orrs	r2, r3
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	2190      	movs	r1, #144	@ 0x90
 8009660:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009662:	23a4      	movs	r3, #164	@ 0xa4
 8009664:	18fb      	adds	r3, r7, r3
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	2208      	movs	r2, #8
 800966a:	4013      	ands	r3, r2
 800966c:	d017      	beq.n	800969e <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800966e:	23a0      	movs	r3, #160	@ 0xa0
 8009670:	18fb      	adds	r3, r7, r3
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	2220      	movs	r2, #32
 8009676:	4013      	ands	r3, r2
 8009678:	d105      	bne.n	8009686 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800967a:	239c      	movs	r3, #156	@ 0x9c
 800967c:	18fb      	adds	r3, r7, r3
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	4a5b      	ldr	r2, [pc, #364]	@ (80097f0 <HAL_UART_IRQHandler+0x2c0>)
 8009682:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009684:	d00b      	beq.n	800969e <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	2208      	movs	r2, #8
 800968c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	2290      	movs	r2, #144	@ 0x90
 8009692:	589b      	ldr	r3, [r3, r2]
 8009694:	2208      	movs	r2, #8
 8009696:	431a      	orrs	r2, r3
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2190      	movs	r1, #144	@ 0x90
 800969c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800969e:	23a4      	movs	r3, #164	@ 0xa4
 80096a0:	18fb      	adds	r3, r7, r3
 80096a2:	681a      	ldr	r2, [r3, #0]
 80096a4:	2380      	movs	r3, #128	@ 0x80
 80096a6:	011b      	lsls	r3, r3, #4
 80096a8:	4013      	ands	r3, r2
 80096aa:	d013      	beq.n	80096d4 <HAL_UART_IRQHandler+0x1a4>
 80096ac:	23a0      	movs	r3, #160	@ 0xa0
 80096ae:	18fb      	adds	r3, r7, r3
 80096b0:	681a      	ldr	r2, [r3, #0]
 80096b2:	2380      	movs	r3, #128	@ 0x80
 80096b4:	04db      	lsls	r3, r3, #19
 80096b6:	4013      	ands	r3, r2
 80096b8:	d00c      	beq.n	80096d4 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	2280      	movs	r2, #128	@ 0x80
 80096c0:	0112      	lsls	r2, r2, #4
 80096c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2290      	movs	r2, #144	@ 0x90
 80096c8:	589b      	ldr	r3, [r3, r2]
 80096ca:	2220      	movs	r2, #32
 80096cc:	431a      	orrs	r2, r3
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	2190      	movs	r1, #144	@ 0x90
 80096d2:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	2290      	movs	r2, #144	@ 0x90
 80096d8:	589b      	ldr	r3, [r3, r2]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d100      	bne.n	80096e0 <HAL_UART_IRQHandler+0x1b0>
 80096de:	e25c      	b.n	8009b9a <HAL_UART_IRQHandler+0x66a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80096e0:	23a4      	movs	r3, #164	@ 0xa4
 80096e2:	18fb      	adds	r3, r7, r3
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	2220      	movs	r2, #32
 80096e8:	4013      	ands	r3, r2
 80096ea:	d015      	beq.n	8009718 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80096ec:	23a0      	movs	r3, #160	@ 0xa0
 80096ee:	18fb      	adds	r3, r7, r3
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	2220      	movs	r2, #32
 80096f4:	4013      	ands	r3, r2
 80096f6:	d106      	bne.n	8009706 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80096f8:	239c      	movs	r3, #156	@ 0x9c
 80096fa:	18fb      	adds	r3, r7, r3
 80096fc:	681a      	ldr	r2, [r3, #0]
 80096fe:	2380      	movs	r3, #128	@ 0x80
 8009700:	055b      	lsls	r3, r3, #21
 8009702:	4013      	ands	r3, r2
 8009704:	d008      	beq.n	8009718 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800970a:	2b00      	cmp	r3, #0
 800970c:	d004      	beq.n	8009718 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009712:	687a      	ldr	r2, [r7, #4]
 8009714:	0010      	movs	r0, r2
 8009716:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2290      	movs	r2, #144	@ 0x90
 800971c:	589b      	ldr	r3, [r3, r2]
 800971e:	2194      	movs	r1, #148	@ 0x94
 8009720:	187a      	adds	r2, r7, r1
 8009722:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	689b      	ldr	r3, [r3, #8]
 800972a:	2240      	movs	r2, #64	@ 0x40
 800972c:	4013      	ands	r3, r2
 800972e:	2b40      	cmp	r3, #64	@ 0x40
 8009730:	d004      	beq.n	800973c <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009732:	187b      	adds	r3, r7, r1
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	2228      	movs	r2, #40	@ 0x28
 8009738:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800973a:	d04c      	beq.n	80097d6 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	0018      	movs	r0, r3
 8009740:	f000 fe86 	bl	800a450 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	689b      	ldr	r3, [r3, #8]
 800974a:	2240      	movs	r2, #64	@ 0x40
 800974c:	4013      	ands	r3, r2
 800974e:	2b40      	cmp	r3, #64	@ 0x40
 8009750:	d13c      	bne.n	80097cc <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009752:	f3ef 8310 	mrs	r3, PRIMASK
 8009756:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8009758:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800975a:	2090      	movs	r0, #144	@ 0x90
 800975c:	183a      	adds	r2, r7, r0
 800975e:	6013      	str	r3, [r2, #0]
 8009760:	2301      	movs	r3, #1
 8009762:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009764:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009766:	f383 8810 	msr	PRIMASK, r3
}
 800976a:	46c0      	nop			@ (mov r8, r8)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	689a      	ldr	r2, [r3, #8]
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	2140      	movs	r1, #64	@ 0x40
 8009778:	438a      	bics	r2, r1
 800977a:	609a      	str	r2, [r3, #8]
 800977c:	183b      	adds	r3, r7, r0
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009782:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009784:	f383 8810 	msr	PRIMASK, r3
}
 8009788:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2280      	movs	r2, #128	@ 0x80
 800978e:	589b      	ldr	r3, [r3, r2]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d016      	beq.n	80097c2 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2280      	movs	r2, #128	@ 0x80
 8009798:	589b      	ldr	r3, [r3, r2]
 800979a:	4a17      	ldr	r2, [pc, #92]	@ (80097f8 <HAL_UART_IRQHandler+0x2c8>)
 800979c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2280      	movs	r2, #128	@ 0x80
 80097a2:	589b      	ldr	r3, [r3, r2]
 80097a4:	0018      	movs	r0, r3
 80097a6:	f7fd fd07 	bl	80071b8 <HAL_DMA_Abort_IT>
 80097aa:	1e03      	subs	r3, r0, #0
 80097ac:	d01c      	beq.n	80097e8 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2280      	movs	r2, #128	@ 0x80
 80097b2:	589b      	ldr	r3, [r3, r2]
 80097b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097b6:	687a      	ldr	r2, [r7, #4]
 80097b8:	2180      	movs	r1, #128	@ 0x80
 80097ba:	5852      	ldr	r2, [r2, r1]
 80097bc:	0010      	movs	r0, r2
 80097be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097c0:	e012      	b.n	80097e8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	0018      	movs	r0, r3
 80097c6:	f7f8 fac7 	bl	8001d58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097ca:	e00d      	b.n	80097e8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	0018      	movs	r0, r3
 80097d0:	f7f8 fac2 	bl	8001d58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097d4:	e008      	b.n	80097e8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	0018      	movs	r0, r3
 80097da:	f7f8 fabd 	bl	8001d58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2290      	movs	r2, #144	@ 0x90
 80097e2:	2100      	movs	r1, #0
 80097e4:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80097e6:	e1d8      	b.n	8009b9a <HAL_UART_IRQHandler+0x66a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097e8:	46c0      	nop			@ (mov r8, r8)
    return;
 80097ea:	e1d6      	b.n	8009b9a <HAL_UART_IRQHandler+0x66a>
 80097ec:	0000080f 	.word	0x0000080f
 80097f0:	10000001 	.word	0x10000001
 80097f4:	04000120 	.word	0x04000120
 80097f8:	0800a7cd 	.word	0x0800a7cd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009800:	2b01      	cmp	r3, #1
 8009802:	d000      	beq.n	8009806 <HAL_UART_IRQHandler+0x2d6>
 8009804:	e15d      	b.n	8009ac2 <HAL_UART_IRQHandler+0x592>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009806:	23a4      	movs	r3, #164	@ 0xa4
 8009808:	18fb      	adds	r3, r7, r3
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	2210      	movs	r2, #16
 800980e:	4013      	ands	r3, r2
 8009810:	d100      	bne.n	8009814 <HAL_UART_IRQHandler+0x2e4>
 8009812:	e156      	b.n	8009ac2 <HAL_UART_IRQHandler+0x592>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009814:	23a0      	movs	r3, #160	@ 0xa0
 8009816:	18fb      	adds	r3, r7, r3
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	2210      	movs	r2, #16
 800981c:	4013      	ands	r3, r2
 800981e:	d100      	bne.n	8009822 <HAL_UART_IRQHandler+0x2f2>
 8009820:	e14f      	b.n	8009ac2 <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	2210      	movs	r2, #16
 8009828:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	689b      	ldr	r3, [r3, #8]
 8009830:	2240      	movs	r2, #64	@ 0x40
 8009832:	4013      	ands	r3, r2
 8009834:	2b40      	cmp	r3, #64	@ 0x40
 8009836:	d000      	beq.n	800983a <HAL_UART_IRQHandler+0x30a>
 8009838:	e0c3      	b.n	80099c2 <HAL_UART_IRQHandler+0x492>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2280      	movs	r2, #128	@ 0x80
 800983e:	589b      	ldr	r3, [r3, r2]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	685a      	ldr	r2, [r3, #4]
 8009844:	217e      	movs	r1, #126	@ 0x7e
 8009846:	187b      	adds	r3, r7, r1
 8009848:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800984a:	187b      	adds	r3, r7, r1
 800984c:	881b      	ldrh	r3, [r3, #0]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d100      	bne.n	8009854 <HAL_UART_IRQHandler+0x324>
 8009852:	e097      	b.n	8009984 <HAL_UART_IRQHandler+0x454>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	225c      	movs	r2, #92	@ 0x5c
 8009858:	5a9b      	ldrh	r3, [r3, r2]
 800985a:	187a      	adds	r2, r7, r1
 800985c:	8812      	ldrh	r2, [r2, #0]
 800985e:	429a      	cmp	r2, r3
 8009860:	d300      	bcc.n	8009864 <HAL_UART_IRQHandler+0x334>
 8009862:	e08f      	b.n	8009984 <HAL_UART_IRQHandler+0x454>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	187a      	adds	r2, r7, r1
 8009868:	215e      	movs	r1, #94	@ 0x5e
 800986a:	8812      	ldrh	r2, [r2, #0]
 800986c:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	2280      	movs	r2, #128	@ 0x80
 8009872:	589b      	ldr	r3, [r3, r2]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	2220      	movs	r2, #32
 800987a:	4013      	ands	r3, r2
 800987c:	d170      	bne.n	8009960 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800987e:	f3ef 8310 	mrs	r3, PRIMASK
 8009882:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8009884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009886:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009888:	2301      	movs	r3, #1
 800988a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800988c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800988e:	f383 8810 	msr	PRIMASK, r3
}
 8009892:	46c0      	nop			@ (mov r8, r8)
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	681a      	ldr	r2, [r3, #0]
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	49c4      	ldr	r1, [pc, #784]	@ (8009bb0 <HAL_UART_IRQHandler+0x680>)
 80098a0:	400a      	ands	r2, r1
 80098a2:	601a      	str	r2, [r3, #0]
 80098a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80098a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098aa:	f383 8810 	msr	PRIMASK, r3
}
 80098ae:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80098b0:	f3ef 8310 	mrs	r3, PRIMASK
 80098b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80098b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098b8:	677b      	str	r3, [r7, #116]	@ 0x74
 80098ba:	2301      	movs	r3, #1
 80098bc:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80098c0:	f383 8810 	msr	PRIMASK, r3
}
 80098c4:	46c0      	nop			@ (mov r8, r8)
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	689a      	ldr	r2, [r3, #8]
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	2101      	movs	r1, #1
 80098d2:	438a      	bics	r2, r1
 80098d4:	609a      	str	r2, [r3, #8]
 80098d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80098d8:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80098dc:	f383 8810 	msr	PRIMASK, r3
}
 80098e0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80098e2:	f3ef 8310 	mrs	r3, PRIMASK
 80098e6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80098e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80098ea:	673b      	str	r3, [r7, #112]	@ 0x70
 80098ec:	2301      	movs	r3, #1
 80098ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098f2:	f383 8810 	msr	PRIMASK, r3
}
 80098f6:	46c0      	nop			@ (mov r8, r8)
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	689a      	ldr	r2, [r3, #8]
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	2140      	movs	r1, #64	@ 0x40
 8009904:	438a      	bics	r2, r1
 8009906:	609a      	str	r2, [r3, #8]
 8009908:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800990a:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800990c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800990e:	f383 8810 	msr	PRIMASK, r3
}
 8009912:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	228c      	movs	r2, #140	@ 0x8c
 8009918:	2120      	movs	r1, #32
 800991a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2200      	movs	r2, #0
 8009920:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009922:	f3ef 8310 	mrs	r3, PRIMASK
 8009926:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8009928:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800992a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800992c:	2301      	movs	r3, #1
 800992e:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009930:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009932:	f383 8810 	msr	PRIMASK, r3
}
 8009936:	46c0      	nop			@ (mov r8, r8)
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	681a      	ldr	r2, [r3, #0]
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	2110      	movs	r1, #16
 8009944:	438a      	bics	r2, r1
 8009946:	601a      	str	r2, [r3, #0]
 8009948:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800994a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800994c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800994e:	f383 8810 	msr	PRIMASK, r3
}
 8009952:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2280      	movs	r2, #128	@ 0x80
 8009958:	589b      	ldr	r3, [r3, r2]
 800995a:	0018      	movs	r0, r3
 800995c:	f7fd fbca 	bl	80070f4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	2202      	movs	r2, #2
 8009964:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	225c      	movs	r2, #92	@ 0x5c
 800996a:	5a9a      	ldrh	r2, [r3, r2]
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	215e      	movs	r1, #94	@ 0x5e
 8009970:	5a5b      	ldrh	r3, [r3, r1]
 8009972:	b29b      	uxth	r3, r3
 8009974:	1ad3      	subs	r3, r2, r3
 8009976:	b29a      	uxth	r2, r3
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	0011      	movs	r1, r2
 800997c:	0018      	movs	r0, r3
 800997e:	f7f8 f981 	bl	8001c84 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009982:	e10c      	b.n	8009b9e <HAL_UART_IRQHandler+0x66e>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	225c      	movs	r2, #92	@ 0x5c
 8009988:	5a9b      	ldrh	r3, [r3, r2]
 800998a:	227e      	movs	r2, #126	@ 0x7e
 800998c:	18ba      	adds	r2, r7, r2
 800998e:	8812      	ldrh	r2, [r2, #0]
 8009990:	429a      	cmp	r2, r3
 8009992:	d000      	beq.n	8009996 <HAL_UART_IRQHandler+0x466>
 8009994:	e103      	b.n	8009b9e <HAL_UART_IRQHandler+0x66e>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	2280      	movs	r2, #128	@ 0x80
 800999a:	589b      	ldr	r3, [r3, r2]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	2220      	movs	r2, #32
 80099a2:	4013      	ands	r3, r2
 80099a4:	2b20      	cmp	r3, #32
 80099a6:	d000      	beq.n	80099aa <HAL_UART_IRQHandler+0x47a>
 80099a8:	e0f9      	b.n	8009b9e <HAL_UART_IRQHandler+0x66e>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	2202      	movs	r2, #2
 80099ae:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	225c      	movs	r2, #92	@ 0x5c
 80099b4:	5a9a      	ldrh	r2, [r3, r2]
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	0011      	movs	r1, r2
 80099ba:	0018      	movs	r0, r3
 80099bc:	f7f8 f962 	bl	8001c84 <HAL_UARTEx_RxEventCallback>
      return;
 80099c0:	e0ed      	b.n	8009b9e <HAL_UART_IRQHandler+0x66e>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	225c      	movs	r2, #92	@ 0x5c
 80099c6:	5a99      	ldrh	r1, [r3, r2]
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	225e      	movs	r2, #94	@ 0x5e
 80099cc:	5a9b      	ldrh	r3, [r3, r2]
 80099ce:	b29a      	uxth	r2, r3
 80099d0:	208e      	movs	r0, #142	@ 0x8e
 80099d2:	183b      	adds	r3, r7, r0
 80099d4:	1a8a      	subs	r2, r1, r2
 80099d6:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	225e      	movs	r2, #94	@ 0x5e
 80099dc:	5a9b      	ldrh	r3, [r3, r2]
 80099de:	b29b      	uxth	r3, r3
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d100      	bne.n	80099e6 <HAL_UART_IRQHandler+0x4b6>
 80099e4:	e0dd      	b.n	8009ba2 <HAL_UART_IRQHandler+0x672>
          && (nb_rx_data > 0U))
 80099e6:	183b      	adds	r3, r7, r0
 80099e8:	881b      	ldrh	r3, [r3, #0]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d100      	bne.n	80099f0 <HAL_UART_IRQHandler+0x4c0>
 80099ee:	e0d8      	b.n	8009ba2 <HAL_UART_IRQHandler+0x672>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80099f0:	f3ef 8310 	mrs	r3, PRIMASK
 80099f4:	60fb      	str	r3, [r7, #12]
  return(result);
 80099f6:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80099f8:	2488      	movs	r4, #136	@ 0x88
 80099fa:	193a      	adds	r2, r7, r4
 80099fc:	6013      	str	r3, [r2, #0]
 80099fe:	2301      	movs	r3, #1
 8009a00:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a02:	693b      	ldr	r3, [r7, #16]
 8009a04:	f383 8810 	msr	PRIMASK, r3
}
 8009a08:	46c0      	nop			@ (mov r8, r8)
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	681a      	ldr	r2, [r3, #0]
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	4967      	ldr	r1, [pc, #412]	@ (8009bb4 <HAL_UART_IRQHandler+0x684>)
 8009a16:	400a      	ands	r2, r1
 8009a18:	601a      	str	r2, [r3, #0]
 8009a1a:	193b      	adds	r3, r7, r4
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a20:	697b      	ldr	r3, [r7, #20]
 8009a22:	f383 8810 	msr	PRIMASK, r3
}
 8009a26:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009a28:	f3ef 8310 	mrs	r3, PRIMASK
 8009a2c:	61bb      	str	r3, [r7, #24]
  return(result);
 8009a2e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009a30:	2484      	movs	r4, #132	@ 0x84
 8009a32:	193a      	adds	r2, r7, r4
 8009a34:	6013      	str	r3, [r2, #0]
 8009a36:	2301      	movs	r3, #1
 8009a38:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a3a:	69fb      	ldr	r3, [r7, #28]
 8009a3c:	f383 8810 	msr	PRIMASK, r3
}
 8009a40:	46c0      	nop			@ (mov r8, r8)
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	689a      	ldr	r2, [r3, #8]
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	495a      	ldr	r1, [pc, #360]	@ (8009bb8 <HAL_UART_IRQHandler+0x688>)
 8009a4e:	400a      	ands	r2, r1
 8009a50:	609a      	str	r2, [r3, #8]
 8009a52:	193b      	adds	r3, r7, r4
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a58:	6a3b      	ldr	r3, [r7, #32]
 8009a5a:	f383 8810 	msr	PRIMASK, r3
}
 8009a5e:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	228c      	movs	r2, #140	@ 0x8c
 8009a64:	2120      	movs	r1, #32
 8009a66:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2200      	movs	r2, #0
 8009a72:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009a74:	f3ef 8310 	mrs	r3, PRIMASK
 8009a78:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8009a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a7c:	2480      	movs	r4, #128	@ 0x80
 8009a7e:	193a      	adds	r2, r7, r4
 8009a80:	6013      	str	r3, [r2, #0]
 8009a82:	2301      	movs	r3, #1
 8009a84:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a88:	f383 8810 	msr	PRIMASK, r3
}
 8009a8c:	46c0      	nop			@ (mov r8, r8)
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	681a      	ldr	r2, [r3, #0]
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	2110      	movs	r1, #16
 8009a9a:	438a      	bics	r2, r1
 8009a9c:	601a      	str	r2, [r3, #0]
 8009a9e:	193b      	adds	r3, r7, r4
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009aa6:	f383 8810 	msr	PRIMASK, r3
}
 8009aaa:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2202      	movs	r2, #2
 8009ab0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009ab2:	183b      	adds	r3, r7, r0
 8009ab4:	881a      	ldrh	r2, [r3, #0]
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	0011      	movs	r1, r2
 8009aba:	0018      	movs	r0, r3
 8009abc:	f7f8 f8e2 	bl	8001c84 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009ac0:	e06f      	b.n	8009ba2 <HAL_UART_IRQHandler+0x672>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009ac2:	23a4      	movs	r3, #164	@ 0xa4
 8009ac4:	18fb      	adds	r3, r7, r3
 8009ac6:	681a      	ldr	r2, [r3, #0]
 8009ac8:	2380      	movs	r3, #128	@ 0x80
 8009aca:	035b      	lsls	r3, r3, #13
 8009acc:	4013      	ands	r3, r2
 8009ace:	d010      	beq.n	8009af2 <HAL_UART_IRQHandler+0x5c2>
 8009ad0:	239c      	movs	r3, #156	@ 0x9c
 8009ad2:	18fb      	adds	r3, r7, r3
 8009ad4:	681a      	ldr	r2, [r3, #0]
 8009ad6:	2380      	movs	r3, #128	@ 0x80
 8009ad8:	03db      	lsls	r3, r3, #15
 8009ada:	4013      	ands	r3, r2
 8009adc:	d009      	beq.n	8009af2 <HAL_UART_IRQHandler+0x5c2>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	2280      	movs	r2, #128	@ 0x80
 8009ae4:	0352      	lsls	r2, r2, #13
 8009ae6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	0018      	movs	r0, r3
 8009aec:	f000 ff24 	bl	800a938 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009af0:	e05a      	b.n	8009ba8 <HAL_UART_IRQHandler+0x678>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009af2:	23a4      	movs	r3, #164	@ 0xa4
 8009af4:	18fb      	adds	r3, r7, r3
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	2280      	movs	r2, #128	@ 0x80
 8009afa:	4013      	ands	r3, r2
 8009afc:	d016      	beq.n	8009b2c <HAL_UART_IRQHandler+0x5fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009afe:	23a0      	movs	r3, #160	@ 0xa0
 8009b00:	18fb      	adds	r3, r7, r3
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	2280      	movs	r2, #128	@ 0x80
 8009b06:	4013      	ands	r3, r2
 8009b08:	d106      	bne.n	8009b18 <HAL_UART_IRQHandler+0x5e8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009b0a:	239c      	movs	r3, #156	@ 0x9c
 8009b0c:	18fb      	adds	r3, r7, r3
 8009b0e:	681a      	ldr	r2, [r3, #0]
 8009b10:	2380      	movs	r3, #128	@ 0x80
 8009b12:	041b      	lsls	r3, r3, #16
 8009b14:	4013      	ands	r3, r2
 8009b16:	d009      	beq.n	8009b2c <HAL_UART_IRQHandler+0x5fc>
  {
    if (huart->TxISR != NULL)
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d042      	beq.n	8009ba6 <HAL_UART_IRQHandler+0x676>
    {
      huart->TxISR(huart);
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009b24:	687a      	ldr	r2, [r7, #4]
 8009b26:	0010      	movs	r0, r2
 8009b28:	4798      	blx	r3
    }
    return;
 8009b2a:	e03c      	b.n	8009ba6 <HAL_UART_IRQHandler+0x676>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009b2c:	23a4      	movs	r3, #164	@ 0xa4
 8009b2e:	18fb      	adds	r3, r7, r3
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	2240      	movs	r2, #64	@ 0x40
 8009b34:	4013      	ands	r3, r2
 8009b36:	d00a      	beq.n	8009b4e <HAL_UART_IRQHandler+0x61e>
 8009b38:	23a0      	movs	r3, #160	@ 0xa0
 8009b3a:	18fb      	adds	r3, r7, r3
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	2240      	movs	r2, #64	@ 0x40
 8009b40:	4013      	ands	r3, r2
 8009b42:	d004      	beq.n	8009b4e <HAL_UART_IRQHandler+0x61e>
  {
    UART_EndTransmit_IT(huart);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	0018      	movs	r0, r3
 8009b48:	f000 fe57 	bl	800a7fa <UART_EndTransmit_IT>
    return;
 8009b4c:	e02c      	b.n	8009ba8 <HAL_UART_IRQHandler+0x678>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009b4e:	23a4      	movs	r3, #164	@ 0xa4
 8009b50:	18fb      	adds	r3, r7, r3
 8009b52:	681a      	ldr	r2, [r3, #0]
 8009b54:	2380      	movs	r3, #128	@ 0x80
 8009b56:	041b      	lsls	r3, r3, #16
 8009b58:	4013      	ands	r3, r2
 8009b5a:	d00b      	beq.n	8009b74 <HAL_UART_IRQHandler+0x644>
 8009b5c:	23a0      	movs	r3, #160	@ 0xa0
 8009b5e:	18fb      	adds	r3, r7, r3
 8009b60:	681a      	ldr	r2, [r3, #0]
 8009b62:	2380      	movs	r3, #128	@ 0x80
 8009b64:	05db      	lsls	r3, r3, #23
 8009b66:	4013      	ands	r3, r2
 8009b68:	d004      	beq.n	8009b74 <HAL_UART_IRQHandler+0x644>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	0018      	movs	r0, r3
 8009b6e:	f000 fef3 	bl	800a958 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009b72:	e019      	b.n	8009ba8 <HAL_UART_IRQHandler+0x678>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009b74:	23a4      	movs	r3, #164	@ 0xa4
 8009b76:	18fb      	adds	r3, r7, r3
 8009b78:	681a      	ldr	r2, [r3, #0]
 8009b7a:	2380      	movs	r3, #128	@ 0x80
 8009b7c:	045b      	lsls	r3, r3, #17
 8009b7e:	4013      	ands	r3, r2
 8009b80:	d012      	beq.n	8009ba8 <HAL_UART_IRQHandler+0x678>
 8009b82:	23a0      	movs	r3, #160	@ 0xa0
 8009b84:	18fb      	adds	r3, r7, r3
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	da0d      	bge.n	8009ba8 <HAL_UART_IRQHandler+0x678>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	0018      	movs	r0, r3
 8009b90:	f000 feda 	bl	800a948 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009b94:	e008      	b.n	8009ba8 <HAL_UART_IRQHandler+0x678>
      return;
 8009b96:	46c0      	nop			@ (mov r8, r8)
 8009b98:	e006      	b.n	8009ba8 <HAL_UART_IRQHandler+0x678>
    return;
 8009b9a:	46c0      	nop			@ (mov r8, r8)
 8009b9c:	e004      	b.n	8009ba8 <HAL_UART_IRQHandler+0x678>
      return;
 8009b9e:	46c0      	nop			@ (mov r8, r8)
 8009ba0:	e002      	b.n	8009ba8 <HAL_UART_IRQHandler+0x678>
      return;
 8009ba2:	46c0      	nop			@ (mov r8, r8)
 8009ba4:	e000      	b.n	8009ba8 <HAL_UART_IRQHandler+0x678>
    return;
 8009ba6:	46c0      	nop			@ (mov r8, r8)
  }
}
 8009ba8:	46bd      	mov	sp, r7
 8009baa:	b02a      	add	sp, #168	@ 0xa8
 8009bac:	bdb0      	pop	{r4, r5, r7, pc}
 8009bae:	46c0      	nop			@ (mov r8, r8)
 8009bb0:	fffffeff 	.word	0xfffffeff
 8009bb4:	fffffedf 	.word	0xfffffedf
 8009bb8:	effffffe 	.word	0xeffffffe

08009bbc <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b082      	sub	sp, #8
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8009bc4:	46c0      	nop			@ (mov r8, r8)
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	b002      	add	sp, #8
 8009bca:	bd80      	pop	{r7, pc}

08009bcc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	b082      	sub	sp, #8
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8009bd4:	46c0      	nop			@ (mov r8, r8)
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	b002      	add	sp, #8
 8009bda:	bd80      	pop	{r7, pc}

08009bdc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b082      	sub	sp, #8
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009be4:	46c0      	nop			@ (mov r8, r8)
 8009be6:	46bd      	mov	sp, r7
 8009be8:	b002      	add	sp, #8
 8009bea:	bd80      	pop	{r7, pc}

08009bec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009bec:	b580      	push	{r7, lr}
 8009bee:	b088      	sub	sp, #32
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009bf4:	231e      	movs	r3, #30
 8009bf6:	18fb      	adds	r3, r7, r3
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	689a      	ldr	r2, [r3, #8]
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	691b      	ldr	r3, [r3, #16]
 8009c04:	431a      	orrs	r2, r3
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	695b      	ldr	r3, [r3, #20]
 8009c0a:	431a      	orrs	r2, r3
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	69db      	ldr	r3, [r3, #28]
 8009c10:	4313      	orrs	r3, r2
 8009c12:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	4aab      	ldr	r2, [pc, #684]	@ (8009ec8 <UART_SetConfig+0x2dc>)
 8009c1c:	4013      	ands	r3, r2
 8009c1e:	0019      	movs	r1, r3
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	697a      	ldr	r2, [r7, #20]
 8009c26:	430a      	orrs	r2, r1
 8009c28:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	685b      	ldr	r3, [r3, #4]
 8009c30:	4aa6      	ldr	r2, [pc, #664]	@ (8009ecc <UART_SetConfig+0x2e0>)
 8009c32:	4013      	ands	r3, r2
 8009c34:	0019      	movs	r1, r3
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	68da      	ldr	r2, [r3, #12]
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	430a      	orrs	r2, r1
 8009c40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	699b      	ldr	r3, [r3, #24]
 8009c46:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	6a1b      	ldr	r3, [r3, #32]
 8009c4c:	697a      	ldr	r2, [r7, #20]
 8009c4e:	4313      	orrs	r3, r2
 8009c50:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	689b      	ldr	r3, [r3, #8]
 8009c58:	4a9d      	ldr	r2, [pc, #628]	@ (8009ed0 <UART_SetConfig+0x2e4>)
 8009c5a:	4013      	ands	r3, r2
 8009c5c:	0019      	movs	r1, r3
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	697a      	ldr	r2, [r7, #20]
 8009c64:	430a      	orrs	r2, r1
 8009c66:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c6e:	220f      	movs	r2, #15
 8009c70:	4393      	bics	r3, r2
 8009c72:	0019      	movs	r1, r3
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	430a      	orrs	r2, r1
 8009c7e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	4a93      	ldr	r2, [pc, #588]	@ (8009ed4 <UART_SetConfig+0x2e8>)
 8009c86:	4293      	cmp	r3, r2
 8009c88:	d127      	bne.n	8009cda <UART_SetConfig+0xee>
 8009c8a:	4b93      	ldr	r3, [pc, #588]	@ (8009ed8 <UART_SetConfig+0x2ec>)
 8009c8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c8e:	2203      	movs	r2, #3
 8009c90:	4013      	ands	r3, r2
 8009c92:	2b03      	cmp	r3, #3
 8009c94:	d017      	beq.n	8009cc6 <UART_SetConfig+0xda>
 8009c96:	d81b      	bhi.n	8009cd0 <UART_SetConfig+0xe4>
 8009c98:	2b02      	cmp	r3, #2
 8009c9a:	d00a      	beq.n	8009cb2 <UART_SetConfig+0xc6>
 8009c9c:	d818      	bhi.n	8009cd0 <UART_SetConfig+0xe4>
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d002      	beq.n	8009ca8 <UART_SetConfig+0xbc>
 8009ca2:	2b01      	cmp	r3, #1
 8009ca4:	d00a      	beq.n	8009cbc <UART_SetConfig+0xd0>
 8009ca6:	e013      	b.n	8009cd0 <UART_SetConfig+0xe4>
 8009ca8:	231f      	movs	r3, #31
 8009caa:	18fb      	adds	r3, r7, r3
 8009cac:	2200      	movs	r2, #0
 8009cae:	701a      	strb	r2, [r3, #0]
 8009cb0:	e021      	b.n	8009cf6 <UART_SetConfig+0x10a>
 8009cb2:	231f      	movs	r3, #31
 8009cb4:	18fb      	adds	r3, r7, r3
 8009cb6:	2202      	movs	r2, #2
 8009cb8:	701a      	strb	r2, [r3, #0]
 8009cba:	e01c      	b.n	8009cf6 <UART_SetConfig+0x10a>
 8009cbc:	231f      	movs	r3, #31
 8009cbe:	18fb      	adds	r3, r7, r3
 8009cc0:	2204      	movs	r2, #4
 8009cc2:	701a      	strb	r2, [r3, #0]
 8009cc4:	e017      	b.n	8009cf6 <UART_SetConfig+0x10a>
 8009cc6:	231f      	movs	r3, #31
 8009cc8:	18fb      	adds	r3, r7, r3
 8009cca:	2208      	movs	r2, #8
 8009ccc:	701a      	strb	r2, [r3, #0]
 8009cce:	e012      	b.n	8009cf6 <UART_SetConfig+0x10a>
 8009cd0:	231f      	movs	r3, #31
 8009cd2:	18fb      	adds	r3, r7, r3
 8009cd4:	2210      	movs	r2, #16
 8009cd6:	701a      	strb	r2, [r3, #0]
 8009cd8:	e00d      	b.n	8009cf6 <UART_SetConfig+0x10a>
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	4a7f      	ldr	r2, [pc, #508]	@ (8009edc <UART_SetConfig+0x2f0>)
 8009ce0:	4293      	cmp	r3, r2
 8009ce2:	d104      	bne.n	8009cee <UART_SetConfig+0x102>
 8009ce4:	231f      	movs	r3, #31
 8009ce6:	18fb      	adds	r3, r7, r3
 8009ce8:	2200      	movs	r2, #0
 8009cea:	701a      	strb	r2, [r3, #0]
 8009cec:	e003      	b.n	8009cf6 <UART_SetConfig+0x10a>
 8009cee:	231f      	movs	r3, #31
 8009cf0:	18fb      	adds	r3, r7, r3
 8009cf2:	2210      	movs	r2, #16
 8009cf4:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	69da      	ldr	r2, [r3, #28]
 8009cfa:	2380      	movs	r3, #128	@ 0x80
 8009cfc:	021b      	lsls	r3, r3, #8
 8009cfe:	429a      	cmp	r2, r3
 8009d00:	d000      	beq.n	8009d04 <UART_SetConfig+0x118>
 8009d02:	e06f      	b.n	8009de4 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8009d04:	231f      	movs	r3, #31
 8009d06:	18fb      	adds	r3, r7, r3
 8009d08:	781b      	ldrb	r3, [r3, #0]
 8009d0a:	2b08      	cmp	r3, #8
 8009d0c:	d01f      	beq.n	8009d4e <UART_SetConfig+0x162>
 8009d0e:	dc22      	bgt.n	8009d56 <UART_SetConfig+0x16a>
 8009d10:	2b04      	cmp	r3, #4
 8009d12:	d017      	beq.n	8009d44 <UART_SetConfig+0x158>
 8009d14:	dc1f      	bgt.n	8009d56 <UART_SetConfig+0x16a>
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d002      	beq.n	8009d20 <UART_SetConfig+0x134>
 8009d1a:	2b02      	cmp	r3, #2
 8009d1c:	d005      	beq.n	8009d2a <UART_SetConfig+0x13e>
 8009d1e:	e01a      	b.n	8009d56 <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d20:	f7ff f914 	bl	8008f4c <HAL_RCC_GetPCLK1Freq>
 8009d24:	0003      	movs	r3, r0
 8009d26:	61bb      	str	r3, [r7, #24]
        break;
 8009d28:	e01c      	b.n	8009d64 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8009d2a:	4b6b      	ldr	r3, [pc, #428]	@ (8009ed8 <UART_SetConfig+0x2ec>)
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	095b      	lsrs	r3, r3, #5
 8009d30:	2207      	movs	r2, #7
 8009d32:	4013      	ands	r3, r2
 8009d34:	3301      	adds	r3, #1
 8009d36:	0019      	movs	r1, r3
 8009d38:	4869      	ldr	r0, [pc, #420]	@ (8009ee0 <UART_SetConfig+0x2f4>)
 8009d3a:	f7f6 f9e5 	bl	8000108 <__udivsi3>
 8009d3e:	0003      	movs	r3, r0
 8009d40:	61bb      	str	r3, [r7, #24]
        break;
 8009d42:	e00f      	b.n	8009d64 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009d44:	f7ff f88c 	bl	8008e60 <HAL_RCC_GetSysClockFreq>
 8009d48:	0003      	movs	r3, r0
 8009d4a:	61bb      	str	r3, [r7, #24]
        break;
 8009d4c:	e00a      	b.n	8009d64 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009d4e:	2380      	movs	r3, #128	@ 0x80
 8009d50:	021b      	lsls	r3, r3, #8
 8009d52:	61bb      	str	r3, [r7, #24]
        break;
 8009d54:	e006      	b.n	8009d64 <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 8009d56:	2300      	movs	r3, #0
 8009d58:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009d5a:	231e      	movs	r3, #30
 8009d5c:	18fb      	adds	r3, r7, r3
 8009d5e:	2201      	movs	r2, #1
 8009d60:	701a      	strb	r2, [r3, #0]
        break;
 8009d62:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009d64:	69bb      	ldr	r3, [r7, #24]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d100      	bne.n	8009d6c <UART_SetConfig+0x180>
 8009d6a:	e097      	b.n	8009e9c <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009d70:	4b5c      	ldr	r3, [pc, #368]	@ (8009ee4 <UART_SetConfig+0x2f8>)
 8009d72:	0052      	lsls	r2, r2, #1
 8009d74:	5ad3      	ldrh	r3, [r2, r3]
 8009d76:	0019      	movs	r1, r3
 8009d78:	69b8      	ldr	r0, [r7, #24]
 8009d7a:	f7f6 f9c5 	bl	8000108 <__udivsi3>
 8009d7e:	0003      	movs	r3, r0
 8009d80:	005a      	lsls	r2, r3, #1
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	685b      	ldr	r3, [r3, #4]
 8009d86:	085b      	lsrs	r3, r3, #1
 8009d88:	18d2      	adds	r2, r2, r3
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	685b      	ldr	r3, [r3, #4]
 8009d8e:	0019      	movs	r1, r3
 8009d90:	0010      	movs	r0, r2
 8009d92:	f7f6 f9b9 	bl	8000108 <__udivsi3>
 8009d96:	0003      	movs	r3, r0
 8009d98:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009d9a:	693b      	ldr	r3, [r7, #16]
 8009d9c:	2b0f      	cmp	r3, #15
 8009d9e:	d91c      	bls.n	8009dda <UART_SetConfig+0x1ee>
 8009da0:	693a      	ldr	r2, [r7, #16]
 8009da2:	2380      	movs	r3, #128	@ 0x80
 8009da4:	025b      	lsls	r3, r3, #9
 8009da6:	429a      	cmp	r2, r3
 8009da8:	d217      	bcs.n	8009dda <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009daa:	693b      	ldr	r3, [r7, #16]
 8009dac:	b29a      	uxth	r2, r3
 8009dae:	200e      	movs	r0, #14
 8009db0:	183b      	adds	r3, r7, r0
 8009db2:	210f      	movs	r1, #15
 8009db4:	438a      	bics	r2, r1
 8009db6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009db8:	693b      	ldr	r3, [r7, #16]
 8009dba:	085b      	lsrs	r3, r3, #1
 8009dbc:	b29b      	uxth	r3, r3
 8009dbe:	2207      	movs	r2, #7
 8009dc0:	4013      	ands	r3, r2
 8009dc2:	b299      	uxth	r1, r3
 8009dc4:	183b      	adds	r3, r7, r0
 8009dc6:	183a      	adds	r2, r7, r0
 8009dc8:	8812      	ldrh	r2, [r2, #0]
 8009dca:	430a      	orrs	r2, r1
 8009dcc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	183a      	adds	r2, r7, r0
 8009dd4:	8812      	ldrh	r2, [r2, #0]
 8009dd6:	60da      	str	r2, [r3, #12]
 8009dd8:	e060      	b.n	8009e9c <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8009dda:	231e      	movs	r3, #30
 8009ddc:	18fb      	adds	r3, r7, r3
 8009dde:	2201      	movs	r2, #1
 8009de0:	701a      	strb	r2, [r3, #0]
 8009de2:	e05b      	b.n	8009e9c <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009de4:	231f      	movs	r3, #31
 8009de6:	18fb      	adds	r3, r7, r3
 8009de8:	781b      	ldrb	r3, [r3, #0]
 8009dea:	2b08      	cmp	r3, #8
 8009dec:	d01f      	beq.n	8009e2e <UART_SetConfig+0x242>
 8009dee:	dc22      	bgt.n	8009e36 <UART_SetConfig+0x24a>
 8009df0:	2b04      	cmp	r3, #4
 8009df2:	d017      	beq.n	8009e24 <UART_SetConfig+0x238>
 8009df4:	dc1f      	bgt.n	8009e36 <UART_SetConfig+0x24a>
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d002      	beq.n	8009e00 <UART_SetConfig+0x214>
 8009dfa:	2b02      	cmp	r3, #2
 8009dfc:	d005      	beq.n	8009e0a <UART_SetConfig+0x21e>
 8009dfe:	e01a      	b.n	8009e36 <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009e00:	f7ff f8a4 	bl	8008f4c <HAL_RCC_GetPCLK1Freq>
 8009e04:	0003      	movs	r3, r0
 8009e06:	61bb      	str	r3, [r7, #24]
        break;
 8009e08:	e01c      	b.n	8009e44 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8009e0a:	4b33      	ldr	r3, [pc, #204]	@ (8009ed8 <UART_SetConfig+0x2ec>)
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	095b      	lsrs	r3, r3, #5
 8009e10:	2207      	movs	r2, #7
 8009e12:	4013      	ands	r3, r2
 8009e14:	3301      	adds	r3, #1
 8009e16:	0019      	movs	r1, r3
 8009e18:	4831      	ldr	r0, [pc, #196]	@ (8009ee0 <UART_SetConfig+0x2f4>)
 8009e1a:	f7f6 f975 	bl	8000108 <__udivsi3>
 8009e1e:	0003      	movs	r3, r0
 8009e20:	61bb      	str	r3, [r7, #24]
        break;
 8009e22:	e00f      	b.n	8009e44 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009e24:	f7ff f81c 	bl	8008e60 <HAL_RCC_GetSysClockFreq>
 8009e28:	0003      	movs	r3, r0
 8009e2a:	61bb      	str	r3, [r7, #24]
        break;
 8009e2c:	e00a      	b.n	8009e44 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009e2e:	2380      	movs	r3, #128	@ 0x80
 8009e30:	021b      	lsls	r3, r3, #8
 8009e32:	61bb      	str	r3, [r7, #24]
        break;
 8009e34:	e006      	b.n	8009e44 <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 8009e36:	2300      	movs	r3, #0
 8009e38:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009e3a:	231e      	movs	r3, #30
 8009e3c:	18fb      	adds	r3, r7, r3
 8009e3e:	2201      	movs	r2, #1
 8009e40:	701a      	strb	r2, [r3, #0]
        break;
 8009e42:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8009e44:	69bb      	ldr	r3, [r7, #24]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d028      	beq.n	8009e9c <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009e4e:	4b25      	ldr	r3, [pc, #148]	@ (8009ee4 <UART_SetConfig+0x2f8>)
 8009e50:	0052      	lsls	r2, r2, #1
 8009e52:	5ad3      	ldrh	r3, [r2, r3]
 8009e54:	0019      	movs	r1, r3
 8009e56:	69b8      	ldr	r0, [r7, #24]
 8009e58:	f7f6 f956 	bl	8000108 <__udivsi3>
 8009e5c:	0003      	movs	r3, r0
 8009e5e:	001a      	movs	r2, r3
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	685b      	ldr	r3, [r3, #4]
 8009e64:	085b      	lsrs	r3, r3, #1
 8009e66:	18d2      	adds	r2, r2, r3
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	685b      	ldr	r3, [r3, #4]
 8009e6c:	0019      	movs	r1, r3
 8009e6e:	0010      	movs	r0, r2
 8009e70:	f7f6 f94a 	bl	8000108 <__udivsi3>
 8009e74:	0003      	movs	r3, r0
 8009e76:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009e78:	693b      	ldr	r3, [r7, #16]
 8009e7a:	2b0f      	cmp	r3, #15
 8009e7c:	d90a      	bls.n	8009e94 <UART_SetConfig+0x2a8>
 8009e7e:	693a      	ldr	r2, [r7, #16]
 8009e80:	2380      	movs	r3, #128	@ 0x80
 8009e82:	025b      	lsls	r3, r3, #9
 8009e84:	429a      	cmp	r2, r3
 8009e86:	d205      	bcs.n	8009e94 <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009e88:	693b      	ldr	r3, [r7, #16]
 8009e8a:	b29a      	uxth	r2, r3
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	60da      	str	r2, [r3, #12]
 8009e92:	e003      	b.n	8009e9c <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8009e94:	231e      	movs	r3, #30
 8009e96:	18fb      	adds	r3, r7, r3
 8009e98:	2201      	movs	r2, #1
 8009e9a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	226a      	movs	r2, #106	@ 0x6a
 8009ea0:	2101      	movs	r1, #1
 8009ea2:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	2268      	movs	r2, #104	@ 0x68
 8009ea8:	2101      	movs	r1, #1
 8009eaa:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2200      	movs	r2, #0
 8009eb0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009eb8:	231e      	movs	r3, #30
 8009eba:	18fb      	adds	r3, r7, r3
 8009ebc:	781b      	ldrb	r3, [r3, #0]
}
 8009ebe:	0018      	movs	r0, r3
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	b008      	add	sp, #32
 8009ec4:	bd80      	pop	{r7, pc}
 8009ec6:	46c0      	nop			@ (mov r8, r8)
 8009ec8:	cfff69f3 	.word	0xcfff69f3
 8009ecc:	ffffcfff 	.word	0xffffcfff
 8009ed0:	11fff4ff 	.word	0x11fff4ff
 8009ed4:	40013800 	.word	0x40013800
 8009ed8:	40021000 	.word	0x40021000
 8009edc:	40004400 	.word	0x40004400
 8009ee0:	02dc6c00 	.word	0x02dc6c00
 8009ee4:	0800afb8 	.word	0x0800afb8

08009ee8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b082      	sub	sp, #8
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ef4:	2208      	movs	r2, #8
 8009ef6:	4013      	ands	r3, r2
 8009ef8:	d00b      	beq.n	8009f12 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	685b      	ldr	r3, [r3, #4]
 8009f00:	4a4a      	ldr	r2, [pc, #296]	@ (800a02c <UART_AdvFeatureConfig+0x144>)
 8009f02:	4013      	ands	r3, r2
 8009f04:	0019      	movs	r1, r3
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	430a      	orrs	r2, r1
 8009f10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f16:	2201      	movs	r2, #1
 8009f18:	4013      	ands	r3, r2
 8009f1a:	d00b      	beq.n	8009f34 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	685b      	ldr	r3, [r3, #4]
 8009f22:	4a43      	ldr	r2, [pc, #268]	@ (800a030 <UART_AdvFeatureConfig+0x148>)
 8009f24:	4013      	ands	r3, r2
 8009f26:	0019      	movs	r1, r3
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	430a      	orrs	r2, r1
 8009f32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f38:	2202      	movs	r2, #2
 8009f3a:	4013      	ands	r3, r2
 8009f3c:	d00b      	beq.n	8009f56 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	685b      	ldr	r3, [r3, #4]
 8009f44:	4a3b      	ldr	r2, [pc, #236]	@ (800a034 <UART_AdvFeatureConfig+0x14c>)
 8009f46:	4013      	ands	r3, r2
 8009f48:	0019      	movs	r1, r3
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	430a      	orrs	r2, r1
 8009f54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f5a:	2204      	movs	r2, #4
 8009f5c:	4013      	ands	r3, r2
 8009f5e:	d00b      	beq.n	8009f78 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	685b      	ldr	r3, [r3, #4]
 8009f66:	4a34      	ldr	r2, [pc, #208]	@ (800a038 <UART_AdvFeatureConfig+0x150>)
 8009f68:	4013      	ands	r3, r2
 8009f6a:	0019      	movs	r1, r3
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	430a      	orrs	r2, r1
 8009f76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f7c:	2210      	movs	r2, #16
 8009f7e:	4013      	ands	r3, r2
 8009f80:	d00b      	beq.n	8009f9a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	689b      	ldr	r3, [r3, #8]
 8009f88:	4a2c      	ldr	r2, [pc, #176]	@ (800a03c <UART_AdvFeatureConfig+0x154>)
 8009f8a:	4013      	ands	r3, r2
 8009f8c:	0019      	movs	r1, r3
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	430a      	orrs	r2, r1
 8009f98:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f9e:	2220      	movs	r2, #32
 8009fa0:	4013      	ands	r3, r2
 8009fa2:	d00b      	beq.n	8009fbc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	689b      	ldr	r3, [r3, #8]
 8009faa:	4a25      	ldr	r2, [pc, #148]	@ (800a040 <UART_AdvFeatureConfig+0x158>)
 8009fac:	4013      	ands	r3, r2
 8009fae:	0019      	movs	r1, r3
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	430a      	orrs	r2, r1
 8009fba:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fc0:	2240      	movs	r2, #64	@ 0x40
 8009fc2:	4013      	ands	r3, r2
 8009fc4:	d01d      	beq.n	800a002 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	685b      	ldr	r3, [r3, #4]
 8009fcc:	4a1d      	ldr	r2, [pc, #116]	@ (800a044 <UART_AdvFeatureConfig+0x15c>)
 8009fce:	4013      	ands	r3, r2
 8009fd0:	0019      	movs	r1, r3
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	430a      	orrs	r2, r1
 8009fdc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009fe2:	2380      	movs	r3, #128	@ 0x80
 8009fe4:	035b      	lsls	r3, r3, #13
 8009fe6:	429a      	cmp	r2, r3
 8009fe8:	d10b      	bne.n	800a002 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	685b      	ldr	r3, [r3, #4]
 8009ff0:	4a15      	ldr	r2, [pc, #84]	@ (800a048 <UART_AdvFeatureConfig+0x160>)
 8009ff2:	4013      	ands	r3, r2
 8009ff4:	0019      	movs	r1, r3
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	430a      	orrs	r2, r1
 800a000:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a006:	2280      	movs	r2, #128	@ 0x80
 800a008:	4013      	ands	r3, r2
 800a00a:	d00b      	beq.n	800a024 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	685b      	ldr	r3, [r3, #4]
 800a012:	4a0e      	ldr	r2, [pc, #56]	@ (800a04c <UART_AdvFeatureConfig+0x164>)
 800a014:	4013      	ands	r3, r2
 800a016:	0019      	movs	r1, r3
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	430a      	orrs	r2, r1
 800a022:	605a      	str	r2, [r3, #4]
  }
}
 800a024:	46c0      	nop			@ (mov r8, r8)
 800a026:	46bd      	mov	sp, r7
 800a028:	b002      	add	sp, #8
 800a02a:	bd80      	pop	{r7, pc}
 800a02c:	ffff7fff 	.word	0xffff7fff
 800a030:	fffdffff 	.word	0xfffdffff
 800a034:	fffeffff 	.word	0xfffeffff
 800a038:	fffbffff 	.word	0xfffbffff
 800a03c:	ffffefff 	.word	0xffffefff
 800a040:	ffffdfff 	.word	0xffffdfff
 800a044:	ffefffff 	.word	0xffefffff
 800a048:	ff9fffff 	.word	0xff9fffff
 800a04c:	fff7ffff 	.word	0xfff7ffff

0800a050 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b092      	sub	sp, #72	@ 0x48
 800a054:	af02      	add	r7, sp, #8
 800a056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2290      	movs	r2, #144	@ 0x90
 800a05c:	2100      	movs	r1, #0
 800a05e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a060:	f7fb fd3e 	bl	8005ae0 <HAL_GetTick>
 800a064:	0003      	movs	r3, r0
 800a066:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	2208      	movs	r2, #8
 800a070:	4013      	ands	r3, r2
 800a072:	2b08      	cmp	r3, #8
 800a074:	d12d      	bne.n	800a0d2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a076:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a078:	2280      	movs	r2, #128	@ 0x80
 800a07a:	0391      	lsls	r1, r2, #14
 800a07c:	6878      	ldr	r0, [r7, #4]
 800a07e:	4a47      	ldr	r2, [pc, #284]	@ (800a19c <UART_CheckIdleState+0x14c>)
 800a080:	9200      	str	r2, [sp, #0]
 800a082:	2200      	movs	r2, #0
 800a084:	f000 f88e 	bl	800a1a4 <UART_WaitOnFlagUntilTimeout>
 800a088:	1e03      	subs	r3, r0, #0
 800a08a:	d022      	beq.n	800a0d2 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a08c:	f3ef 8310 	mrs	r3, PRIMASK
 800a090:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800a092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a094:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a096:	2301      	movs	r3, #1
 800a098:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a09a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a09c:	f383 8810 	msr	PRIMASK, r3
}
 800a0a0:	46c0      	nop			@ (mov r8, r8)
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	681a      	ldr	r2, [r3, #0]
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	2180      	movs	r1, #128	@ 0x80
 800a0ae:	438a      	bics	r2, r1
 800a0b0:	601a      	str	r2, [r3, #0]
 800a0b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a0b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0b8:	f383 8810 	msr	PRIMASK, r3
}
 800a0bc:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	2288      	movs	r2, #136	@ 0x88
 800a0c2:	2120      	movs	r1, #32
 800a0c4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2284      	movs	r2, #132	@ 0x84
 800a0ca:	2100      	movs	r1, #0
 800a0cc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a0ce:	2303      	movs	r3, #3
 800a0d0:	e060      	b.n	800a194 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	2204      	movs	r2, #4
 800a0da:	4013      	ands	r3, r2
 800a0dc:	2b04      	cmp	r3, #4
 800a0de:	d146      	bne.n	800a16e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a0e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0e2:	2280      	movs	r2, #128	@ 0x80
 800a0e4:	03d1      	lsls	r1, r2, #15
 800a0e6:	6878      	ldr	r0, [r7, #4]
 800a0e8:	4a2c      	ldr	r2, [pc, #176]	@ (800a19c <UART_CheckIdleState+0x14c>)
 800a0ea:	9200      	str	r2, [sp, #0]
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	f000 f859 	bl	800a1a4 <UART_WaitOnFlagUntilTimeout>
 800a0f2:	1e03      	subs	r3, r0, #0
 800a0f4:	d03b      	beq.n	800a16e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a0f6:	f3ef 8310 	mrs	r3, PRIMASK
 800a0fa:	60fb      	str	r3, [r7, #12]
  return(result);
 800a0fc:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a0fe:	637b      	str	r3, [r7, #52]	@ 0x34
 800a100:	2301      	movs	r3, #1
 800a102:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a104:	693b      	ldr	r3, [r7, #16]
 800a106:	f383 8810 	msr	PRIMASK, r3
}
 800a10a:	46c0      	nop			@ (mov r8, r8)
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	681a      	ldr	r2, [r3, #0]
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	4922      	ldr	r1, [pc, #136]	@ (800a1a0 <UART_CheckIdleState+0x150>)
 800a118:	400a      	ands	r2, r1
 800a11a:	601a      	str	r2, [r3, #0]
 800a11c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a11e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a120:	697b      	ldr	r3, [r7, #20]
 800a122:	f383 8810 	msr	PRIMASK, r3
}
 800a126:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a128:	f3ef 8310 	mrs	r3, PRIMASK
 800a12c:	61bb      	str	r3, [r7, #24]
  return(result);
 800a12e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a130:	633b      	str	r3, [r7, #48]	@ 0x30
 800a132:	2301      	movs	r3, #1
 800a134:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a136:	69fb      	ldr	r3, [r7, #28]
 800a138:	f383 8810 	msr	PRIMASK, r3
}
 800a13c:	46c0      	nop			@ (mov r8, r8)
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	689a      	ldr	r2, [r3, #8]
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	2101      	movs	r1, #1
 800a14a:	438a      	bics	r2, r1
 800a14c:	609a      	str	r2, [r3, #8]
 800a14e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a150:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a152:	6a3b      	ldr	r3, [r7, #32]
 800a154:	f383 8810 	msr	PRIMASK, r3
}
 800a158:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	228c      	movs	r2, #140	@ 0x8c
 800a15e:	2120      	movs	r1, #32
 800a160:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	2284      	movs	r2, #132	@ 0x84
 800a166:	2100      	movs	r1, #0
 800a168:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a16a:	2303      	movs	r3, #3
 800a16c:	e012      	b.n	800a194 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	2288      	movs	r2, #136	@ 0x88
 800a172:	2120      	movs	r1, #32
 800a174:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	228c      	movs	r2, #140	@ 0x8c
 800a17a:	2120      	movs	r1, #32
 800a17c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	2200      	movs	r2, #0
 800a182:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2200      	movs	r2, #0
 800a188:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	2284      	movs	r2, #132	@ 0x84
 800a18e:	2100      	movs	r1, #0
 800a190:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a192:	2300      	movs	r3, #0
}
 800a194:	0018      	movs	r0, r3
 800a196:	46bd      	mov	sp, r7
 800a198:	b010      	add	sp, #64	@ 0x40
 800a19a:	bd80      	pop	{r7, pc}
 800a19c:	01ffffff 	.word	0x01ffffff
 800a1a0:	fffffedf 	.word	0xfffffedf

0800a1a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a1a4:	b580      	push	{r7, lr}
 800a1a6:	b084      	sub	sp, #16
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	60f8      	str	r0, [r7, #12]
 800a1ac:	60b9      	str	r1, [r7, #8]
 800a1ae:	603b      	str	r3, [r7, #0]
 800a1b0:	1dfb      	adds	r3, r7, #7
 800a1b2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a1b4:	e051      	b.n	800a25a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a1b6:	69bb      	ldr	r3, [r7, #24]
 800a1b8:	3301      	adds	r3, #1
 800a1ba:	d04e      	beq.n	800a25a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a1bc:	f7fb fc90 	bl	8005ae0 <HAL_GetTick>
 800a1c0:	0002      	movs	r2, r0
 800a1c2:	683b      	ldr	r3, [r7, #0]
 800a1c4:	1ad3      	subs	r3, r2, r3
 800a1c6:	69ba      	ldr	r2, [r7, #24]
 800a1c8:	429a      	cmp	r2, r3
 800a1ca:	d302      	bcc.n	800a1d2 <UART_WaitOnFlagUntilTimeout+0x2e>
 800a1cc:	69bb      	ldr	r3, [r7, #24]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d101      	bne.n	800a1d6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800a1d2:	2303      	movs	r3, #3
 800a1d4:	e051      	b.n	800a27a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	2204      	movs	r2, #4
 800a1de:	4013      	ands	r3, r2
 800a1e0:	d03b      	beq.n	800a25a <UART_WaitOnFlagUntilTimeout+0xb6>
 800a1e2:	68bb      	ldr	r3, [r7, #8]
 800a1e4:	2b80      	cmp	r3, #128	@ 0x80
 800a1e6:	d038      	beq.n	800a25a <UART_WaitOnFlagUntilTimeout+0xb6>
 800a1e8:	68bb      	ldr	r3, [r7, #8]
 800a1ea:	2b40      	cmp	r3, #64	@ 0x40
 800a1ec:	d035      	beq.n	800a25a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	69db      	ldr	r3, [r3, #28]
 800a1f4:	2208      	movs	r2, #8
 800a1f6:	4013      	ands	r3, r2
 800a1f8:	2b08      	cmp	r3, #8
 800a1fa:	d111      	bne.n	800a220 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	2208      	movs	r2, #8
 800a202:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	0018      	movs	r0, r3
 800a208:	f000 f922 	bl	800a450 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	2290      	movs	r2, #144	@ 0x90
 800a210:	2108      	movs	r1, #8
 800a212:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	2284      	movs	r2, #132	@ 0x84
 800a218:	2100      	movs	r1, #0
 800a21a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800a21c:	2301      	movs	r3, #1
 800a21e:	e02c      	b.n	800a27a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	69da      	ldr	r2, [r3, #28]
 800a226:	2380      	movs	r3, #128	@ 0x80
 800a228:	011b      	lsls	r3, r3, #4
 800a22a:	401a      	ands	r2, r3
 800a22c:	2380      	movs	r3, #128	@ 0x80
 800a22e:	011b      	lsls	r3, r3, #4
 800a230:	429a      	cmp	r2, r3
 800a232:	d112      	bne.n	800a25a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	2280      	movs	r2, #128	@ 0x80
 800a23a:	0112      	lsls	r2, r2, #4
 800a23c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	0018      	movs	r0, r3
 800a242:	f000 f905 	bl	800a450 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	2290      	movs	r2, #144	@ 0x90
 800a24a:	2120      	movs	r1, #32
 800a24c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	2284      	movs	r2, #132	@ 0x84
 800a252:	2100      	movs	r1, #0
 800a254:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800a256:	2303      	movs	r3, #3
 800a258:	e00f      	b.n	800a27a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	69db      	ldr	r3, [r3, #28]
 800a260:	68ba      	ldr	r2, [r7, #8]
 800a262:	4013      	ands	r3, r2
 800a264:	68ba      	ldr	r2, [r7, #8]
 800a266:	1ad3      	subs	r3, r2, r3
 800a268:	425a      	negs	r2, r3
 800a26a:	4153      	adcs	r3, r2
 800a26c:	b2db      	uxtb	r3, r3
 800a26e:	001a      	movs	r2, r3
 800a270:	1dfb      	adds	r3, r7, #7
 800a272:	781b      	ldrb	r3, [r3, #0]
 800a274:	429a      	cmp	r2, r3
 800a276:	d09e      	beq.n	800a1b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a278:	2300      	movs	r3, #0
}
 800a27a:	0018      	movs	r0, r3
 800a27c:	46bd      	mov	sp, r7
 800a27e:	b004      	add	sp, #16
 800a280:	bd80      	pop	{r7, pc}
	...

0800a284 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a284:	b580      	push	{r7, lr}
 800a286:	b090      	sub	sp, #64	@ 0x40
 800a288:	af00      	add	r7, sp, #0
 800a28a:	60f8      	str	r0, [r7, #12]
 800a28c:	60b9      	str	r1, [r7, #8]
 800a28e:	1dbb      	adds	r3, r7, #6
 800a290:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	68ba      	ldr	r2, [r7, #8]
 800a296:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	1dba      	adds	r2, r7, #6
 800a29c:	215c      	movs	r1, #92	@ 0x5c
 800a29e:	8812      	ldrh	r2, [r2, #0]
 800a2a0:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	2290      	movs	r2, #144	@ 0x90
 800a2a6:	2100      	movs	r1, #0
 800a2a8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	228c      	movs	r2, #140	@ 0x8c
 800a2ae:	2122      	movs	r1, #34	@ 0x22
 800a2b0:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	2280      	movs	r2, #128	@ 0x80
 800a2b6:	589b      	ldr	r3, [r3, r2]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d02d      	beq.n	800a318 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	2280      	movs	r2, #128	@ 0x80
 800a2c0:	589b      	ldr	r3, [r3, r2]
 800a2c2:	4a40      	ldr	r2, [pc, #256]	@ (800a3c4 <UART_Start_Receive_DMA+0x140>)
 800a2c4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	2280      	movs	r2, #128	@ 0x80
 800a2ca:	589b      	ldr	r3, [r3, r2]
 800a2cc:	4a3e      	ldr	r2, [pc, #248]	@ (800a3c8 <UART_Start_Receive_DMA+0x144>)
 800a2ce:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	2280      	movs	r2, #128	@ 0x80
 800a2d4:	589b      	ldr	r3, [r3, r2]
 800a2d6:	4a3d      	ldr	r2, [pc, #244]	@ (800a3cc <UART_Start_Receive_DMA+0x148>)
 800a2d8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	2280      	movs	r2, #128	@ 0x80
 800a2de:	589b      	ldr	r3, [r3, r2]
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	2280      	movs	r2, #128	@ 0x80
 800a2e8:	5898      	ldr	r0, [r3, r2]
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	3324      	adds	r3, #36	@ 0x24
 800a2f0:	0019      	movs	r1, r3
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2f6:	001a      	movs	r2, r3
 800a2f8:	1dbb      	adds	r3, r7, #6
 800a2fa:	881b      	ldrh	r3, [r3, #0]
 800a2fc:	f7fc fe72 	bl	8006fe4 <HAL_DMA_Start_IT>
 800a300:	1e03      	subs	r3, r0, #0
 800a302:	d009      	beq.n	800a318 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	2290      	movs	r2, #144	@ 0x90
 800a308:	2110      	movs	r1, #16
 800a30a:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	228c      	movs	r2, #140	@ 0x8c
 800a310:	2120      	movs	r1, #32
 800a312:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 800a314:	2301      	movs	r3, #1
 800a316:	e050      	b.n	800a3ba <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	691b      	ldr	r3, [r3, #16]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d019      	beq.n	800a354 <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a320:	f3ef 8310 	mrs	r3, PRIMASK
 800a324:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 800a326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a328:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a32a:	2301      	movs	r3, #1
 800a32c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a32e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a330:	f383 8810 	msr	PRIMASK, r3
}
 800a334:	46c0      	nop			@ (mov r8, r8)
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	681a      	ldr	r2, [r3, #0]
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	2180      	movs	r1, #128	@ 0x80
 800a342:	0049      	lsls	r1, r1, #1
 800a344:	430a      	orrs	r2, r1
 800a346:	601a      	str	r2, [r3, #0]
 800a348:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a34a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a34c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a34e:	f383 8810 	msr	PRIMASK, r3
}
 800a352:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a354:	f3ef 8310 	mrs	r3, PRIMASK
 800a358:	613b      	str	r3, [r7, #16]
  return(result);
 800a35a:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a35c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a35e:	2301      	movs	r3, #1
 800a360:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a362:	697b      	ldr	r3, [r7, #20]
 800a364:	f383 8810 	msr	PRIMASK, r3
}
 800a368:	46c0      	nop			@ (mov r8, r8)
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	689a      	ldr	r2, [r3, #8]
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	2101      	movs	r1, #1
 800a376:	430a      	orrs	r2, r1
 800a378:	609a      	str	r2, [r3, #8]
 800a37a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a37c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a37e:	69bb      	ldr	r3, [r7, #24]
 800a380:	f383 8810 	msr	PRIMASK, r3
}
 800a384:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a386:	f3ef 8310 	mrs	r3, PRIMASK
 800a38a:	61fb      	str	r3, [r7, #28]
  return(result);
 800a38c:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a38e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a390:	2301      	movs	r3, #1
 800a392:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a394:	6a3b      	ldr	r3, [r7, #32]
 800a396:	f383 8810 	msr	PRIMASK, r3
}
 800a39a:	46c0      	nop			@ (mov r8, r8)
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	689a      	ldr	r2, [r3, #8]
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	2140      	movs	r1, #64	@ 0x40
 800a3a8:	430a      	orrs	r2, r1
 800a3aa:	609a      	str	r2, [r3, #8]
 800a3ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3ae:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a3b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3b2:	f383 8810 	msr	PRIMASK, r3
}
 800a3b6:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 800a3b8:	2300      	movs	r3, #0
}
 800a3ba:	0018      	movs	r0, r3
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	b010      	add	sp, #64	@ 0x40
 800a3c0:	bd80      	pop	{r7, pc}
 800a3c2:	46c0      	nop			@ (mov r8, r8)
 800a3c4:	0800a5d5 	.word	0x0800a5d5
 800a3c8:	0800a705 	.word	0x0800a705
 800a3cc:	0800a747 	.word	0x0800a747

0800a3d0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a3d0:	b580      	push	{r7, lr}
 800a3d2:	b08a      	sub	sp, #40	@ 0x28
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a3d8:	f3ef 8310 	mrs	r3, PRIMASK
 800a3dc:	60bb      	str	r3, [r7, #8]
  return(result);
 800a3de:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800a3e0:	627b      	str	r3, [r7, #36]	@ 0x24
 800a3e2:	2301      	movs	r3, #1
 800a3e4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	f383 8810 	msr	PRIMASK, r3
}
 800a3ec:	46c0      	nop			@ (mov r8, r8)
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	681a      	ldr	r2, [r3, #0]
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	21c0      	movs	r1, #192	@ 0xc0
 800a3fa:	438a      	bics	r2, r1
 800a3fc:	601a      	str	r2, [r3, #0]
 800a3fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a400:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a402:	693b      	ldr	r3, [r7, #16]
 800a404:	f383 8810 	msr	PRIMASK, r3
}
 800a408:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a40a:	f3ef 8310 	mrs	r3, PRIMASK
 800a40e:	617b      	str	r3, [r7, #20]
  return(result);
 800a410:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800a412:	623b      	str	r3, [r7, #32]
 800a414:	2301      	movs	r3, #1
 800a416:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a418:	69bb      	ldr	r3, [r7, #24]
 800a41a:	f383 8810 	msr	PRIMASK, r3
}
 800a41e:	46c0      	nop			@ (mov r8, r8)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	689a      	ldr	r2, [r3, #8]
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	4908      	ldr	r1, [pc, #32]	@ (800a44c <UART_EndTxTransfer+0x7c>)
 800a42c:	400a      	ands	r2, r1
 800a42e:	609a      	str	r2, [r3, #8]
 800a430:	6a3b      	ldr	r3, [r7, #32]
 800a432:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a434:	69fb      	ldr	r3, [r7, #28]
 800a436:	f383 8810 	msr	PRIMASK, r3
}
 800a43a:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	2288      	movs	r2, #136	@ 0x88
 800a440:	2120      	movs	r1, #32
 800a442:	5099      	str	r1, [r3, r2]
}
 800a444:	46c0      	nop			@ (mov r8, r8)
 800a446:	46bd      	mov	sp, r7
 800a448:	b00a      	add	sp, #40	@ 0x28
 800a44a:	bd80      	pop	{r7, pc}
 800a44c:	ff7fffff 	.word	0xff7fffff

0800a450 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a450:	b580      	push	{r7, lr}
 800a452:	b08e      	sub	sp, #56	@ 0x38
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a458:	f3ef 8310 	mrs	r3, PRIMASK
 800a45c:	617b      	str	r3, [r7, #20]
  return(result);
 800a45e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a460:	637b      	str	r3, [r7, #52]	@ 0x34
 800a462:	2301      	movs	r3, #1
 800a464:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a466:	69bb      	ldr	r3, [r7, #24]
 800a468:	f383 8810 	msr	PRIMASK, r3
}
 800a46c:	46c0      	nop			@ (mov r8, r8)
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	681a      	ldr	r2, [r3, #0]
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	4926      	ldr	r1, [pc, #152]	@ (800a514 <UART_EndRxTransfer+0xc4>)
 800a47a:	400a      	ands	r2, r1
 800a47c:	601a      	str	r2, [r3, #0]
 800a47e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a480:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a482:	69fb      	ldr	r3, [r7, #28]
 800a484:	f383 8810 	msr	PRIMASK, r3
}
 800a488:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a48a:	f3ef 8310 	mrs	r3, PRIMASK
 800a48e:	623b      	str	r3, [r7, #32]
  return(result);
 800a490:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a492:	633b      	str	r3, [r7, #48]	@ 0x30
 800a494:	2301      	movs	r3, #1
 800a496:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a49a:	f383 8810 	msr	PRIMASK, r3
}
 800a49e:	46c0      	nop			@ (mov r8, r8)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	689a      	ldr	r2, [r3, #8]
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	491b      	ldr	r1, [pc, #108]	@ (800a518 <UART_EndRxTransfer+0xc8>)
 800a4ac:	400a      	ands	r2, r1
 800a4ae:	609a      	str	r2, [r3, #8]
 800a4b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a4b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4b6:	f383 8810 	msr	PRIMASK, r3
}
 800a4ba:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a4c0:	2b01      	cmp	r3, #1
 800a4c2:	d118      	bne.n	800a4f6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a4c4:	f3ef 8310 	mrs	r3, PRIMASK
 800a4c8:	60bb      	str	r3, [r7, #8]
  return(result);
 800a4ca:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a4ce:	2301      	movs	r3, #1
 800a4d0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	f383 8810 	msr	PRIMASK, r3
}
 800a4d8:	46c0      	nop			@ (mov r8, r8)
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	681a      	ldr	r2, [r3, #0]
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	2110      	movs	r1, #16
 800a4e6:	438a      	bics	r2, r1
 800a4e8:	601a      	str	r2, [r3, #0]
 800a4ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a4ee:	693b      	ldr	r3, [r7, #16]
 800a4f0:	f383 8810 	msr	PRIMASK, r3
}
 800a4f4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	228c      	movs	r2, #140	@ 0x8c
 800a4fa:	2120      	movs	r1, #32
 800a4fc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	2200      	movs	r2, #0
 800a502:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	2200      	movs	r2, #0
 800a508:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a50a:	46c0      	nop			@ (mov r8, r8)
 800a50c:	46bd      	mov	sp, r7
 800a50e:	b00e      	add	sp, #56	@ 0x38
 800a510:	bd80      	pop	{r7, pc}
 800a512:	46c0      	nop			@ (mov r8, r8)
 800a514:	fffffedf 	.word	0xfffffedf
 800a518:	effffffe 	.word	0xeffffffe

0800a51c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b08c      	sub	sp, #48	@ 0x30
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a528:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	2220      	movs	r2, #32
 800a532:	4013      	ands	r3, r2
 800a534:	d135      	bne.n	800a5a2 <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 800a536:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a538:	2256      	movs	r2, #86	@ 0x56
 800a53a:	2100      	movs	r1, #0
 800a53c:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a53e:	f3ef 8310 	mrs	r3, PRIMASK
 800a542:	60fb      	str	r3, [r7, #12]
  return(result);
 800a544:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a546:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a548:	2301      	movs	r3, #1
 800a54a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a54c:	693b      	ldr	r3, [r7, #16]
 800a54e:	f383 8810 	msr	PRIMASK, r3
}
 800a552:	46c0      	nop			@ (mov r8, r8)
 800a554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	689a      	ldr	r2, [r3, #8]
 800a55a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	2180      	movs	r1, #128	@ 0x80
 800a560:	438a      	bics	r2, r1
 800a562:	609a      	str	r2, [r3, #8]
 800a564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a566:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a568:	697b      	ldr	r3, [r7, #20]
 800a56a:	f383 8810 	msr	PRIMASK, r3
}
 800a56e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a570:	f3ef 8310 	mrs	r3, PRIMASK
 800a574:	61bb      	str	r3, [r7, #24]
  return(result);
 800a576:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a578:	627b      	str	r3, [r7, #36]	@ 0x24
 800a57a:	2301      	movs	r3, #1
 800a57c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a57e:	69fb      	ldr	r3, [r7, #28]
 800a580:	f383 8810 	msr	PRIMASK, r3
}
 800a584:	46c0      	nop			@ (mov r8, r8)
 800a586:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	681a      	ldr	r2, [r3, #0]
 800a58c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	2140      	movs	r1, #64	@ 0x40
 800a592:	430a      	orrs	r2, r1
 800a594:	601a      	str	r2, [r3, #0]
 800a596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a598:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a59a:	6a3b      	ldr	r3, [r7, #32]
 800a59c:	f383 8810 	msr	PRIMASK, r3
}
 800a5a0:	e004      	b.n	800a5ac <UART_DMATransmitCplt+0x90>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 800a5a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5a4:	0018      	movs	r0, r3
 800a5a6:	f7f7 fbc9 	bl	8001d3c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a5aa:	46c0      	nop			@ (mov r8, r8)
 800a5ac:	46c0      	nop			@ (mov r8, r8)
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	b00c      	add	sp, #48	@ 0x30
 800a5b2:	bd80      	pop	{r7, pc}

0800a5b4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b084      	sub	sp, #16
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5c0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	0018      	movs	r0, r3
 800a5c6:	f7ff faf9 	bl	8009bbc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a5ca:	46c0      	nop			@ (mov r8, r8)
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	b004      	add	sp, #16
 800a5d0:	bd80      	pop	{r7, pc}
	...

0800a5d4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b094      	sub	sp, #80	@ 0x50
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5e0:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	2220      	movs	r2, #32
 800a5ea:	4013      	ands	r3, r2
 800a5ec:	d16f      	bne.n	800a6ce <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 800a5ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a5f0:	225e      	movs	r2, #94	@ 0x5e
 800a5f2:	2100      	movs	r1, #0
 800a5f4:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a5f6:	f3ef 8310 	mrs	r3, PRIMASK
 800a5fa:	61bb      	str	r3, [r7, #24]
  return(result);
 800a5fc:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a5fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a600:	2301      	movs	r3, #1
 800a602:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a604:	69fb      	ldr	r3, [r7, #28]
 800a606:	f383 8810 	msr	PRIMASK, r3
}
 800a60a:	46c0      	nop			@ (mov r8, r8)
 800a60c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	681a      	ldr	r2, [r3, #0]
 800a612:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	493a      	ldr	r1, [pc, #232]	@ (800a700 <UART_DMAReceiveCplt+0x12c>)
 800a618:	400a      	ands	r2, r1
 800a61a:	601a      	str	r2, [r3, #0]
 800a61c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a61e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a620:	6a3b      	ldr	r3, [r7, #32]
 800a622:	f383 8810 	msr	PRIMASK, r3
}
 800a626:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a628:	f3ef 8310 	mrs	r3, PRIMASK
 800a62c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800a62e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a630:	647b      	str	r3, [r7, #68]	@ 0x44
 800a632:	2301      	movs	r3, #1
 800a634:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a638:	f383 8810 	msr	PRIMASK, r3
}
 800a63c:	46c0      	nop			@ (mov r8, r8)
 800a63e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	689a      	ldr	r2, [r3, #8]
 800a644:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	2101      	movs	r1, #1
 800a64a:	438a      	bics	r2, r1
 800a64c:	609a      	str	r2, [r3, #8]
 800a64e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a650:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a654:	f383 8810 	msr	PRIMASK, r3
}
 800a658:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a65a:	f3ef 8310 	mrs	r3, PRIMASK
 800a65e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800a660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a662:	643b      	str	r3, [r7, #64]	@ 0x40
 800a664:	2301      	movs	r3, #1
 800a666:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a66a:	f383 8810 	msr	PRIMASK, r3
}
 800a66e:	46c0      	nop			@ (mov r8, r8)
 800a670:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	689a      	ldr	r2, [r3, #8]
 800a676:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	2140      	movs	r1, #64	@ 0x40
 800a67c:	438a      	bics	r2, r1
 800a67e:	609a      	str	r2, [r3, #8]
 800a680:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a682:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a686:	f383 8810 	msr	PRIMASK, r3
}
 800a68a:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a68c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a68e:	228c      	movs	r2, #140	@ 0x8c
 800a690:	2120      	movs	r1, #32
 800a692:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a694:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a696:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a698:	2b01      	cmp	r3, #1
 800a69a:	d118      	bne.n	800a6ce <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a69c:	f3ef 8310 	mrs	r3, PRIMASK
 800a6a0:	60fb      	str	r3, [r7, #12]
  return(result);
 800a6a2:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a6a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a6a6:	2301      	movs	r3, #1
 800a6a8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a6aa:	693b      	ldr	r3, [r7, #16]
 800a6ac:	f383 8810 	msr	PRIMASK, r3
}
 800a6b0:	46c0      	nop			@ (mov r8, r8)
 800a6b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	681a      	ldr	r2, [r3, #0]
 800a6b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	2110      	movs	r1, #16
 800a6be:	438a      	bics	r2, r1
 800a6c0:	601a      	str	r2, [r3, #0]
 800a6c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a6c4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a6c6:	697b      	ldr	r3, [r7, #20]
 800a6c8:	f383 8810 	msr	PRIMASK, r3
}
 800a6cc:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a6ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a6d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a6d8:	2b01      	cmp	r3, #1
 800a6da:	d108      	bne.n	800a6ee <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a6dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6de:	225c      	movs	r2, #92	@ 0x5c
 800a6e0:	5a9a      	ldrh	r2, [r3, r2]
 800a6e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6e4:	0011      	movs	r1, r2
 800a6e6:	0018      	movs	r0, r3
 800a6e8:	f7f7 facc 	bl	8001c84 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a6ec:	e003      	b.n	800a6f6 <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 800a6ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6f0:	0018      	movs	r0, r3
 800a6f2:	f7ff fa6b 	bl	8009bcc <HAL_UART_RxCpltCallback>
}
 800a6f6:	46c0      	nop			@ (mov r8, r8)
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	b014      	add	sp, #80	@ 0x50
 800a6fc:	bd80      	pop	{r7, pc}
 800a6fe:	46c0      	nop			@ (mov r8, r8)
 800a700:	fffffeff 	.word	0xfffffeff

0800a704 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b084      	sub	sp, #16
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a710:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	2201      	movs	r2, #1
 800a716:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a71c:	2b01      	cmp	r3, #1
 800a71e:	d10a      	bne.n	800a736 <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	225c      	movs	r2, #92	@ 0x5c
 800a724:	5a9b      	ldrh	r3, [r3, r2]
 800a726:	085b      	lsrs	r3, r3, #1
 800a728:	b29a      	uxth	r2, r3
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	0011      	movs	r1, r2
 800a72e:	0018      	movs	r0, r3
 800a730:	f7f7 faa8 	bl	8001c84 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a734:	e003      	b.n	800a73e <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	0018      	movs	r0, r3
 800a73a:	f7ff fa4f 	bl	8009bdc <HAL_UART_RxHalfCpltCallback>
}
 800a73e:	46c0      	nop			@ (mov r8, r8)
 800a740:	46bd      	mov	sp, r7
 800a742:	b004      	add	sp, #16
 800a744:	bd80      	pop	{r7, pc}

0800a746 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a746:	b580      	push	{r7, lr}
 800a748:	b086      	sub	sp, #24
 800a74a:	af00      	add	r7, sp, #0
 800a74c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a752:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a754:	697b      	ldr	r3, [r7, #20]
 800a756:	2288      	movs	r2, #136	@ 0x88
 800a758:	589b      	ldr	r3, [r3, r2]
 800a75a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a75c:	697b      	ldr	r3, [r7, #20]
 800a75e:	228c      	movs	r2, #140	@ 0x8c
 800a760:	589b      	ldr	r3, [r3, r2]
 800a762:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a764:	697b      	ldr	r3, [r7, #20]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	689b      	ldr	r3, [r3, #8]
 800a76a:	2280      	movs	r2, #128	@ 0x80
 800a76c:	4013      	ands	r3, r2
 800a76e:	2b80      	cmp	r3, #128	@ 0x80
 800a770:	d10a      	bne.n	800a788 <UART_DMAError+0x42>
 800a772:	693b      	ldr	r3, [r7, #16]
 800a774:	2b21      	cmp	r3, #33	@ 0x21
 800a776:	d107      	bne.n	800a788 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a778:	697b      	ldr	r3, [r7, #20]
 800a77a:	2256      	movs	r2, #86	@ 0x56
 800a77c:	2100      	movs	r1, #0
 800a77e:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 800a780:	697b      	ldr	r3, [r7, #20]
 800a782:	0018      	movs	r0, r3
 800a784:	f7ff fe24 	bl	800a3d0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a788:	697b      	ldr	r3, [r7, #20]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	689b      	ldr	r3, [r3, #8]
 800a78e:	2240      	movs	r2, #64	@ 0x40
 800a790:	4013      	ands	r3, r2
 800a792:	2b40      	cmp	r3, #64	@ 0x40
 800a794:	d10a      	bne.n	800a7ac <UART_DMAError+0x66>
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	2b22      	cmp	r3, #34	@ 0x22
 800a79a:	d107      	bne.n	800a7ac <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a79c:	697b      	ldr	r3, [r7, #20]
 800a79e:	225e      	movs	r2, #94	@ 0x5e
 800a7a0:	2100      	movs	r1, #0
 800a7a2:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 800a7a4:	697b      	ldr	r3, [r7, #20]
 800a7a6:	0018      	movs	r0, r3
 800a7a8:	f7ff fe52 	bl	800a450 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a7ac:	697b      	ldr	r3, [r7, #20]
 800a7ae:	2290      	movs	r2, #144	@ 0x90
 800a7b0:	589b      	ldr	r3, [r3, r2]
 800a7b2:	2210      	movs	r2, #16
 800a7b4:	431a      	orrs	r2, r3
 800a7b6:	697b      	ldr	r3, [r7, #20]
 800a7b8:	2190      	movs	r1, #144	@ 0x90
 800a7ba:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a7bc:	697b      	ldr	r3, [r7, #20]
 800a7be:	0018      	movs	r0, r3
 800a7c0:	f7f7 faca 	bl	8001d58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a7c4:	46c0      	nop			@ (mov r8, r8)
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	b006      	add	sp, #24
 800a7ca:	bd80      	pop	{r7, pc}

0800a7cc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b084      	sub	sp, #16
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7d8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	225e      	movs	r2, #94	@ 0x5e
 800a7de:	2100      	movs	r1, #0
 800a7e0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	2256      	movs	r2, #86	@ 0x56
 800a7e6:	2100      	movs	r1, #0
 800a7e8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	0018      	movs	r0, r3
 800a7ee:	f7f7 fab3 	bl	8001d58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a7f2:	46c0      	nop			@ (mov r8, r8)
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	b004      	add	sp, #16
 800a7f8:	bd80      	pop	{r7, pc}

0800a7fa <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a7fa:	b580      	push	{r7, lr}
 800a7fc:	b086      	sub	sp, #24
 800a7fe:	af00      	add	r7, sp, #0
 800a800:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a802:	f3ef 8310 	mrs	r3, PRIMASK
 800a806:	60bb      	str	r3, [r7, #8]
  return(result);
 800a808:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a80a:	617b      	str	r3, [r7, #20]
 800a80c:	2301      	movs	r3, #1
 800a80e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	f383 8810 	msr	PRIMASK, r3
}
 800a816:	46c0      	nop			@ (mov r8, r8)
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	681a      	ldr	r2, [r3, #0]
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	2140      	movs	r1, #64	@ 0x40
 800a824:	438a      	bics	r2, r1
 800a826:	601a      	str	r2, [r3, #0]
 800a828:	697b      	ldr	r3, [r7, #20]
 800a82a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a82c:	693b      	ldr	r3, [r7, #16]
 800a82e:	f383 8810 	msr	PRIMASK, r3
}
 800a832:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	2288      	movs	r2, #136	@ 0x88
 800a838:	2120      	movs	r1, #32
 800a83a:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2200      	movs	r2, #0
 800a840:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	0018      	movs	r0, r3
 800a846:	f7f7 fa79 	bl	8001d3c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a84a:	46c0      	nop			@ (mov r8, r8)
 800a84c:	46bd      	mov	sp, r7
 800a84e:	b006      	add	sp, #24
 800a850:	bd80      	pop	{r7, pc}
	...

0800a854 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b086      	sub	sp, #24
 800a858:	af00      	add	r7, sp, #0
 800a85a:	60f8      	str	r0, [r7, #12]
 800a85c:	60b9      	str	r1, [r7, #8]
 800a85e:	607a      	str	r2, [r7, #4]
 800a860:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d101      	bne.n	800a86c <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 800a868:	2301      	movs	r3, #1
 800a86a:	e05d      	b.n	800a928 <HAL_RS485Ex_Init+0xd4>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	2288      	movs	r2, #136	@ 0x88
 800a870:	589b      	ldr	r3, [r3, r2]
 800a872:	2b00      	cmp	r3, #0
 800a874:	d107      	bne.n	800a886 <HAL_RS485Ex_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	2284      	movs	r2, #132	@ 0x84
 800a87a:	2100      	movs	r1, #0
 800a87c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	0018      	movs	r0, r3
 800a882:	f7f8 f97f 	bl	8002b84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	2288      	movs	r2, #136	@ 0x88
 800a88a:	2124      	movs	r1, #36	@ 0x24
 800a88c:	5099      	str	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	681a      	ldr	r2, [r3, #0]
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	2101      	movs	r1, #1
 800a89a:	438a      	bics	r2, r1
 800a89c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d003      	beq.n	800a8ae <HAL_RS485Ex_Init+0x5a>
  {
    UART_AdvFeatureConfig(huart);
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	0018      	movs	r0, r3
 800a8aa:	f7ff fb1d 	bl	8009ee8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	0018      	movs	r0, r3
 800a8b2:	f7ff f99b 	bl	8009bec <UART_SetConfig>
 800a8b6:	0003      	movs	r3, r0
 800a8b8:	2b01      	cmp	r3, #1
 800a8ba:	d101      	bne.n	800a8c0 <HAL_RS485Ex_Init+0x6c>
  {
    return HAL_ERROR;
 800a8bc:	2301      	movs	r3, #1
 800a8be:	e033      	b.n	800a928 <HAL_RS485Ex_Init+0xd4>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	689a      	ldr	r2, [r3, #8]
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	2180      	movs	r1, #128	@ 0x80
 800a8cc:	01c9      	lsls	r1, r1, #7
 800a8ce:	430a      	orrs	r2, r1
 800a8d0:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	689b      	ldr	r3, [r3, #8]
 800a8d8:	4a15      	ldr	r2, [pc, #84]	@ (800a930 <HAL_RS485Ex_Init+0xdc>)
 800a8da:	4013      	ands	r3, r2
 800a8dc:	0019      	movs	r1, r3
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	68ba      	ldr	r2, [r7, #8]
 800a8e4:	430a      	orrs	r2, r1
 800a8e6:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	055b      	lsls	r3, r3, #21
 800a8ec:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 800a8ee:	683b      	ldr	r3, [r7, #0]
 800a8f0:	041b      	lsls	r3, r3, #16
 800a8f2:	697a      	ldr	r2, [r7, #20]
 800a8f4:	4313      	orrs	r3, r2
 800a8f6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	4a0d      	ldr	r2, [pc, #52]	@ (800a934 <HAL_RS485Ex_Init+0xe0>)
 800a900:	4013      	ands	r3, r2
 800a902:	0019      	movs	r1, r3
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	697a      	ldr	r2, [r7, #20]
 800a90a:	430a      	orrs	r2, r1
 800a90c:	601a      	str	r2, [r3, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	681a      	ldr	r2, [r3, #0]
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	2101      	movs	r1, #1
 800a91a:	430a      	orrs	r2, r1
 800a91c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	0018      	movs	r0, r3
 800a922:	f7ff fb95 	bl	800a050 <UART_CheckIdleState>
 800a926:	0003      	movs	r3, r0
}
 800a928:	0018      	movs	r0, r3
 800a92a:	46bd      	mov	sp, r7
 800a92c:	b006      	add	sp, #24
 800a92e:	bd80      	pop	{r7, pc}
 800a930:	ffff7fff 	.word	0xffff7fff
 800a934:	fc00ffff 	.word	0xfc00ffff

0800a938 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b082      	sub	sp, #8
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a940:	46c0      	nop			@ (mov r8, r8)
 800a942:	46bd      	mov	sp, r7
 800a944:	b002      	add	sp, #8
 800a946:	bd80      	pop	{r7, pc}

0800a948 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a948:	b580      	push	{r7, lr}
 800a94a:	b082      	sub	sp, #8
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a950:	46c0      	nop			@ (mov r8, r8)
 800a952:	46bd      	mov	sp, r7
 800a954:	b002      	add	sp, #8
 800a956:	bd80      	pop	{r7, pc}

0800a958 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a958:	b580      	push	{r7, lr}
 800a95a:	b082      	sub	sp, #8
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a960:	46c0      	nop			@ (mov r8, r8)
 800a962:	46bd      	mov	sp, r7
 800a964:	b002      	add	sp, #8
 800a966:	bd80      	pop	{r7, pc}

0800a968 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a968:	b580      	push	{r7, lr}
 800a96a:	b084      	sub	sp, #16
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	2284      	movs	r2, #132	@ 0x84
 800a974:	5c9b      	ldrb	r3, [r3, r2]
 800a976:	2b01      	cmp	r3, #1
 800a978:	d101      	bne.n	800a97e <HAL_UARTEx_DisableFifoMode+0x16>
 800a97a:	2302      	movs	r3, #2
 800a97c:	e027      	b.n	800a9ce <HAL_UARTEx_DisableFifoMode+0x66>
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	2284      	movs	r2, #132	@ 0x84
 800a982:	2101      	movs	r1, #1
 800a984:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	2288      	movs	r2, #136	@ 0x88
 800a98a:	2124      	movs	r1, #36	@ 0x24
 800a98c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	681a      	ldr	r2, [r3, #0]
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	2101      	movs	r1, #1
 800a9a2:	438a      	bics	r2, r1
 800a9a4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	4a0b      	ldr	r2, [pc, #44]	@ (800a9d8 <HAL_UARTEx_DisableFifoMode+0x70>)
 800a9aa:	4013      	ands	r3, r2
 800a9ac:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	68fa      	ldr	r2, [r7, #12]
 800a9ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	2288      	movs	r2, #136	@ 0x88
 800a9c0:	2120      	movs	r1, #32
 800a9c2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	2284      	movs	r2, #132	@ 0x84
 800a9c8:	2100      	movs	r1, #0
 800a9ca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a9cc:	2300      	movs	r3, #0
}
 800a9ce:	0018      	movs	r0, r3
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	b004      	add	sp, #16
 800a9d4:	bd80      	pop	{r7, pc}
 800a9d6:	46c0      	nop			@ (mov r8, r8)
 800a9d8:	dfffffff 	.word	0xdfffffff

0800a9dc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b084      	sub	sp, #16
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
 800a9e4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	2284      	movs	r2, #132	@ 0x84
 800a9ea:	5c9b      	ldrb	r3, [r3, r2]
 800a9ec:	2b01      	cmp	r3, #1
 800a9ee:	d101      	bne.n	800a9f4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a9f0:	2302      	movs	r3, #2
 800a9f2:	e02e      	b.n	800aa52 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	2284      	movs	r2, #132	@ 0x84
 800a9f8:	2101      	movs	r1, #1
 800a9fa:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	2288      	movs	r2, #136	@ 0x88
 800aa00:	2124      	movs	r1, #36	@ 0x24
 800aa02:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	681a      	ldr	r2, [r3, #0]
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	2101      	movs	r1, #1
 800aa18:	438a      	bics	r2, r1
 800aa1a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	689b      	ldr	r3, [r3, #8]
 800aa22:	00db      	lsls	r3, r3, #3
 800aa24:	08d9      	lsrs	r1, r3, #3
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	683a      	ldr	r2, [r7, #0]
 800aa2c:	430a      	orrs	r2, r1
 800aa2e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	0018      	movs	r0, r3
 800aa34:	f000 f8bc 	bl	800abb0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	68fa      	ldr	r2, [r7, #12]
 800aa3e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	2288      	movs	r2, #136	@ 0x88
 800aa44:	2120      	movs	r1, #32
 800aa46:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2284      	movs	r2, #132	@ 0x84
 800aa4c:	2100      	movs	r1, #0
 800aa4e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800aa50:	2300      	movs	r3, #0
}
 800aa52:	0018      	movs	r0, r3
 800aa54:	46bd      	mov	sp, r7
 800aa56:	b004      	add	sp, #16
 800aa58:	bd80      	pop	{r7, pc}
	...

0800aa5c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800aa5c:	b580      	push	{r7, lr}
 800aa5e:	b084      	sub	sp, #16
 800aa60:	af00      	add	r7, sp, #0
 800aa62:	6078      	str	r0, [r7, #4]
 800aa64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	2284      	movs	r2, #132	@ 0x84
 800aa6a:	5c9b      	ldrb	r3, [r3, r2]
 800aa6c:	2b01      	cmp	r3, #1
 800aa6e:	d101      	bne.n	800aa74 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800aa70:	2302      	movs	r3, #2
 800aa72:	e02f      	b.n	800aad4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	2284      	movs	r2, #132	@ 0x84
 800aa78:	2101      	movs	r1, #1
 800aa7a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	2288      	movs	r2, #136	@ 0x88
 800aa80:	2124      	movs	r1, #36	@ 0x24
 800aa82:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	681a      	ldr	r2, [r3, #0]
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	2101      	movs	r1, #1
 800aa98:	438a      	bics	r2, r1
 800aa9a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	689b      	ldr	r3, [r3, #8]
 800aaa2:	4a0e      	ldr	r2, [pc, #56]	@ (800aadc <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800aaa4:	4013      	ands	r3, r2
 800aaa6:	0019      	movs	r1, r3
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	683a      	ldr	r2, [r7, #0]
 800aaae:	430a      	orrs	r2, r1
 800aab0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	0018      	movs	r0, r3
 800aab6:	f000 f87b 	bl	800abb0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	68fa      	ldr	r2, [r7, #12]
 800aac0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	2288      	movs	r2, #136	@ 0x88
 800aac6:	2120      	movs	r1, #32
 800aac8:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	2284      	movs	r2, #132	@ 0x84
 800aace:	2100      	movs	r1, #0
 800aad0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800aad2:	2300      	movs	r3, #0
}
 800aad4:	0018      	movs	r0, r3
 800aad6:	46bd      	mov	sp, r7
 800aad8:	b004      	add	sp, #16
 800aada:	bd80      	pop	{r7, pc}
 800aadc:	f1ffffff 	.word	0xf1ffffff

0800aae0 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aae0:	b5b0      	push	{r4, r5, r7, lr}
 800aae2:	b08a      	sub	sp, #40	@ 0x28
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	60f8      	str	r0, [r7, #12]
 800aae8:	60b9      	str	r1, [r7, #8]
 800aaea:	1dbb      	adds	r3, r7, #6
 800aaec:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	228c      	movs	r2, #140	@ 0x8c
 800aaf2:	589b      	ldr	r3, [r3, r2]
 800aaf4:	2b20      	cmp	r3, #32
 800aaf6:	d156      	bne.n	800aba6 <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 800aaf8:	68bb      	ldr	r3, [r7, #8]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d003      	beq.n	800ab06 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800aafe:	1dbb      	adds	r3, r7, #6
 800ab00:	881b      	ldrh	r3, [r3, #0]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d101      	bne.n	800ab0a <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800ab06:	2301      	movs	r3, #1
 800ab08:	e04e      	b.n	800aba8 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	689a      	ldr	r2, [r3, #8]
 800ab0e:	2380      	movs	r3, #128	@ 0x80
 800ab10:	015b      	lsls	r3, r3, #5
 800ab12:	429a      	cmp	r2, r3
 800ab14:	d109      	bne.n	800ab2a <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	691b      	ldr	r3, [r3, #16]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d105      	bne.n	800ab2a <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800ab1e:	68bb      	ldr	r3, [r7, #8]
 800ab20:	2201      	movs	r2, #1
 800ab22:	4013      	ands	r3, r2
 800ab24:	d001      	beq.n	800ab2a <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 800ab26:	2301      	movs	r3, #1
 800ab28:	e03e      	b.n	800aba8 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	2201      	movs	r2, #1
 800ab2e:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	2200      	movs	r2, #0
 800ab34:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800ab36:	2527      	movs	r5, #39	@ 0x27
 800ab38:	197c      	adds	r4, r7, r5
 800ab3a:	1dbb      	adds	r3, r7, #6
 800ab3c:	881a      	ldrh	r2, [r3, #0]
 800ab3e:	68b9      	ldr	r1, [r7, #8]
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	0018      	movs	r0, r3
 800ab44:	f7ff fb9e 	bl	800a284 <UART_Start_Receive_DMA>
 800ab48:	0003      	movs	r3, r0
 800ab4a:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800ab4c:	197b      	adds	r3, r7, r5
 800ab4e:	781b      	ldrb	r3, [r3, #0]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d124      	bne.n	800ab9e <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ab58:	2b01      	cmp	r3, #1
 800ab5a:	d11c      	bne.n	800ab96 <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	2210      	movs	r2, #16
 800ab62:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800ab64:	f3ef 8310 	mrs	r3, PRIMASK
 800ab68:	617b      	str	r3, [r7, #20]
  return(result);
 800ab6a:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab6c:	623b      	str	r3, [r7, #32]
 800ab6e:	2301      	movs	r3, #1
 800ab70:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab72:	69bb      	ldr	r3, [r7, #24]
 800ab74:	f383 8810 	msr	PRIMASK, r3
}
 800ab78:	46c0      	nop			@ (mov r8, r8)
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	681a      	ldr	r2, [r3, #0]
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	2110      	movs	r1, #16
 800ab86:	430a      	orrs	r2, r1
 800ab88:	601a      	str	r2, [r3, #0]
 800ab8a:	6a3b      	ldr	r3, [r7, #32]
 800ab8c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab8e:	69fb      	ldr	r3, [r7, #28]
 800ab90:	f383 8810 	msr	PRIMASK, r3
}
 800ab94:	e003      	b.n	800ab9e <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800ab96:	2327      	movs	r3, #39	@ 0x27
 800ab98:	18fb      	adds	r3, r7, r3
 800ab9a:	2201      	movs	r2, #1
 800ab9c:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 800ab9e:	2327      	movs	r3, #39	@ 0x27
 800aba0:	18fb      	adds	r3, r7, r3
 800aba2:	781b      	ldrb	r3, [r3, #0]
 800aba4:	e000      	b.n	800aba8 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 800aba6:	2302      	movs	r3, #2
  }
}
 800aba8:	0018      	movs	r0, r3
 800abaa:	46bd      	mov	sp, r7
 800abac:	b00a      	add	sp, #40	@ 0x28
 800abae:	bdb0      	pop	{r4, r5, r7, pc}

0800abb0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800abb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800abb2:	b085      	sub	sp, #20
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d108      	bne.n	800abd2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	226a      	movs	r2, #106	@ 0x6a
 800abc4:	2101      	movs	r1, #1
 800abc6:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	2268      	movs	r2, #104	@ 0x68
 800abcc:	2101      	movs	r1, #1
 800abce:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800abd0:	e043      	b.n	800ac5a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800abd2:	260f      	movs	r6, #15
 800abd4:	19bb      	adds	r3, r7, r6
 800abd6:	2208      	movs	r2, #8
 800abd8:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800abda:	200e      	movs	r0, #14
 800abdc:	183b      	adds	r3, r7, r0
 800abde:	2208      	movs	r2, #8
 800abe0:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	689b      	ldr	r3, [r3, #8]
 800abe8:	0e5b      	lsrs	r3, r3, #25
 800abea:	b2da      	uxtb	r2, r3
 800abec:	240d      	movs	r4, #13
 800abee:	193b      	adds	r3, r7, r4
 800abf0:	2107      	movs	r1, #7
 800abf2:	400a      	ands	r2, r1
 800abf4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	689b      	ldr	r3, [r3, #8]
 800abfc:	0f5b      	lsrs	r3, r3, #29
 800abfe:	b2da      	uxtb	r2, r3
 800ac00:	250c      	movs	r5, #12
 800ac02:	197b      	adds	r3, r7, r5
 800ac04:	2107      	movs	r1, #7
 800ac06:	400a      	ands	r2, r1
 800ac08:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ac0a:	183b      	adds	r3, r7, r0
 800ac0c:	781b      	ldrb	r3, [r3, #0]
 800ac0e:	197a      	adds	r2, r7, r5
 800ac10:	7812      	ldrb	r2, [r2, #0]
 800ac12:	4914      	ldr	r1, [pc, #80]	@ (800ac64 <UARTEx_SetNbDataToProcess+0xb4>)
 800ac14:	5c8a      	ldrb	r2, [r1, r2]
 800ac16:	435a      	muls	r2, r3
 800ac18:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800ac1a:	197b      	adds	r3, r7, r5
 800ac1c:	781b      	ldrb	r3, [r3, #0]
 800ac1e:	4a12      	ldr	r2, [pc, #72]	@ (800ac68 <UARTEx_SetNbDataToProcess+0xb8>)
 800ac20:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ac22:	0019      	movs	r1, r3
 800ac24:	f7f5 fafa 	bl	800021c <__divsi3>
 800ac28:	0003      	movs	r3, r0
 800ac2a:	b299      	uxth	r1, r3
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	226a      	movs	r2, #106	@ 0x6a
 800ac30:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ac32:	19bb      	adds	r3, r7, r6
 800ac34:	781b      	ldrb	r3, [r3, #0]
 800ac36:	193a      	adds	r2, r7, r4
 800ac38:	7812      	ldrb	r2, [r2, #0]
 800ac3a:	490a      	ldr	r1, [pc, #40]	@ (800ac64 <UARTEx_SetNbDataToProcess+0xb4>)
 800ac3c:	5c8a      	ldrb	r2, [r1, r2]
 800ac3e:	435a      	muls	r2, r3
 800ac40:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800ac42:	193b      	adds	r3, r7, r4
 800ac44:	781b      	ldrb	r3, [r3, #0]
 800ac46:	4a08      	ldr	r2, [pc, #32]	@ (800ac68 <UARTEx_SetNbDataToProcess+0xb8>)
 800ac48:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ac4a:	0019      	movs	r1, r3
 800ac4c:	f7f5 fae6 	bl	800021c <__divsi3>
 800ac50:	0003      	movs	r3, r0
 800ac52:	b299      	uxth	r1, r3
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	2268      	movs	r2, #104	@ 0x68
 800ac58:	5299      	strh	r1, [r3, r2]
}
 800ac5a:	46c0      	nop			@ (mov r8, r8)
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	b005      	add	sp, #20
 800ac60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac62:	46c0      	nop			@ (mov r8, r8)
 800ac64:	0800afd0 	.word	0x0800afd0
 800ac68:	0800afd8 	.word	0x0800afd8

0800ac6c <memset>:
 800ac6c:	0003      	movs	r3, r0
 800ac6e:	1882      	adds	r2, r0, r2
 800ac70:	4293      	cmp	r3, r2
 800ac72:	d100      	bne.n	800ac76 <memset+0xa>
 800ac74:	4770      	bx	lr
 800ac76:	7019      	strb	r1, [r3, #0]
 800ac78:	3301      	adds	r3, #1
 800ac7a:	e7f9      	b.n	800ac70 <memset+0x4>

0800ac7c <__libc_init_array>:
 800ac7c:	b570      	push	{r4, r5, r6, lr}
 800ac7e:	2600      	movs	r6, #0
 800ac80:	4c0c      	ldr	r4, [pc, #48]	@ (800acb4 <__libc_init_array+0x38>)
 800ac82:	4d0d      	ldr	r5, [pc, #52]	@ (800acb8 <__libc_init_array+0x3c>)
 800ac84:	1b64      	subs	r4, r4, r5
 800ac86:	10a4      	asrs	r4, r4, #2
 800ac88:	42a6      	cmp	r6, r4
 800ac8a:	d109      	bne.n	800aca0 <__libc_init_array+0x24>
 800ac8c:	2600      	movs	r6, #0
 800ac8e:	f000 f823 	bl	800acd8 <_init>
 800ac92:	4c0a      	ldr	r4, [pc, #40]	@ (800acbc <__libc_init_array+0x40>)
 800ac94:	4d0a      	ldr	r5, [pc, #40]	@ (800acc0 <__libc_init_array+0x44>)
 800ac96:	1b64      	subs	r4, r4, r5
 800ac98:	10a4      	asrs	r4, r4, #2
 800ac9a:	42a6      	cmp	r6, r4
 800ac9c:	d105      	bne.n	800acaa <__libc_init_array+0x2e>
 800ac9e:	bd70      	pop	{r4, r5, r6, pc}
 800aca0:	00b3      	lsls	r3, r6, #2
 800aca2:	58eb      	ldr	r3, [r5, r3]
 800aca4:	4798      	blx	r3
 800aca6:	3601      	adds	r6, #1
 800aca8:	e7ee      	b.n	800ac88 <__libc_init_array+0xc>
 800acaa:	00b3      	lsls	r3, r6, #2
 800acac:	58eb      	ldr	r3, [r5, r3]
 800acae:	4798      	blx	r3
 800acb0:	3601      	adds	r6, #1
 800acb2:	e7f2      	b.n	800ac9a <__libc_init_array+0x1e>
 800acb4:	0800afe0 	.word	0x0800afe0
 800acb8:	0800afe0 	.word	0x0800afe0
 800acbc:	0800afe4 	.word	0x0800afe4
 800acc0:	0800afe0 	.word	0x0800afe0

0800acc4 <memcpy>:
 800acc4:	2300      	movs	r3, #0
 800acc6:	b510      	push	{r4, lr}
 800acc8:	429a      	cmp	r2, r3
 800acca:	d100      	bne.n	800acce <memcpy+0xa>
 800accc:	bd10      	pop	{r4, pc}
 800acce:	5ccc      	ldrb	r4, [r1, r3]
 800acd0:	54c4      	strb	r4, [r0, r3]
 800acd2:	3301      	adds	r3, #1
 800acd4:	e7f8      	b.n	800acc8 <memcpy+0x4>
	...

0800acd8 <_init>:
 800acd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acda:	46c0      	nop			@ (mov r8, r8)
 800acdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acde:	bc08      	pop	{r3}
 800ace0:	469e      	mov	lr, r3
 800ace2:	4770      	bx	lr

0800ace4 <_fini>:
 800ace4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ace6:	46c0      	nop			@ (mov r8, r8)
 800ace8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acea:	bc08      	pop	{r3}
 800acec:	469e      	mov	lr, r3
 800acee:	4770      	bx	lr
