EN risingedge_dflipflop_syncreset NULL //feit-nas-user/userdata/studenten/2017/tnguye14/FPGA_Schaltkreisentwurf/FIR_filter_2/Filter/D-FlipFlop.vhd sub00/vhpl02 1583844935
PB fir_coeff fir_coeff //feit-nas-user/userdata/studenten/2017/tnguye14/FPGA_Schaltkreisentwurf/FIR_filter_2/Filter/FIR_COEFF.vhd sub00/vhpl01 1583844934
PH fir_coeff NULL //feit-nas-user/userdata/studenten/2017/tnguye14/FPGA_Schaltkreisentwurf/FIR_filter_2/Filter/FIR_COEFF.vhd sub00/vhpl00 1583844933
AR risingedge_dflipflop_syncreset behavioral //feit-nas-user/userdata/studenten/2017/tnguye14/FPGA_Schaltkreisentwurf/FIR_filter_2/Filter/D-FlipFlop.vhd sub00/vhpl03 1583844936
