

================================================================
== Vitis HLS Report for 'local_scan_1'
================================================================
* Date:           Sat Oct  4 15:13:03 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6913|     6913|  69.130 us|  69.130 us|  6913|  6913|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_local_scan_1_Pipeline_local_2_fu_44  |local_scan_1_Pipeline_local_2  |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- local_1  |     6912|     6912|        54|          -|          -|   128|        no|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      26|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     661|    3980|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      26|    -|
|Register         |        -|     -|      30|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     691|    4032|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |                 Instance                |             Module            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |grp_local_scan_1_Pipeline_local_2_fu_44  |local_scan_1_Pipeline_local_2  |        0|   0|  661|  3980|    0|
    +-----------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |Total                                    |                               |        0|   0|  661|  3980|    0|
    +-----------------------------------------+-------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_69_p2   |         +|   0|  0|  15|           8|           1|
    |icmp_ln13_fu_63_p2  |      icmp|   0|  0|  11|           8|           9|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  26|          16|          10|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  17|          4|    1|          4|
    |radixID_fu_40  |   9|          2|    8|         16|
    +---------------+----+-----------+-----+-----------+
    |Total          |  26|          6|    9|         20|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                             |  3|   0|    3|          0|
    |grp_local_scan_1_Pipeline_local_2_fu_44_ap_start_reg  |  1|   0|    1|          0|
    |radixID_fu_40                                         |  8|   0|    8|          0|
    |tmp_s_reg_129                                         |  7|   0|   11|          4|
    |trunc_ln15_2_reg_139                                  |  5|   0|    9|          4|
    |trunc_ln_reg_134                                      |  6|   0|   10|          4|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 | 30|   0|   42|         12|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  local_scan.1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  local_scan.1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  local_scan.1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  local_scan.1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  local_scan.1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  local_scan.1|  return value|
|bucket_0_address0  |  out|    9|   ap_memory|      bucket_0|         array|
|bucket_0_ce0       |  out|    1|   ap_memory|      bucket_0|         array|
|bucket_0_we0       |  out|    1|   ap_memory|      bucket_0|         array|
|bucket_0_d0        |  out|   64|   ap_memory|      bucket_0|         array|
|bucket_0_q0        |   in|   64|   ap_memory|      bucket_0|         array|
|bucket_0_address1  |  out|    9|   ap_memory|      bucket_0|         array|
|bucket_0_ce1       |  out|    1|   ap_memory|      bucket_0|         array|
|bucket_0_q1        |   in|   64|   ap_memory|      bucket_0|         array|
|bucket_1_address0  |  out|    9|   ap_memory|      bucket_1|         array|
|bucket_1_ce0       |  out|    1|   ap_memory|      bucket_1|         array|
|bucket_1_we0       |  out|    1|   ap_memory|      bucket_1|         array|
|bucket_1_d0        |  out|   64|   ap_memory|      bucket_1|         array|
|bucket_1_q0        |   in|   64|   ap_memory|      bucket_1|         array|
|bucket_1_address1  |  out|    9|   ap_memory|      bucket_1|         array|
|bucket_1_ce1       |  out|    1|   ap_memory|      bucket_1|         array|
|bucket_1_q1        |   in|   64|   ap_memory|      bucket_1|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%radixID = alloca i32 1"   --->   Operation 4 'alloca' 'radixID' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.84ns)   --->   "%store_ln13 = store i8 0, i8 %radixID" [sort.c:13]   --->   Operation 7 'store' 'store_ln13' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln13 = br void %local_2" [sort.c:13]   --->   Operation 8 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%radixID_1 = load i8 %radixID" [sort.c:15]   --->   Operation 9 'load' 'radixID_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.86ns)   --->   "%icmp_ln13 = icmp_eq  i8 %radixID_1, i8 128" [sort.c:13]   --->   Operation 10 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.35ns)   --->   "%add_ln13 = add i8 %radixID_1, i8 1" [sort.c:13]   --->   Operation 12 'add' 'add_ln13' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %local_2.split, void %for.end9" [sort.c:13]   --->   Operation 13 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty_23 = trunc i8 %radixID_1" [sort.c:15]   --->   Operation 14 'trunc' 'empty_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_23, i4 0" [sort.c:15]   --->   Operation 15 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i8 %radixID_1" [sort.c:15]   --->   Operation 16 'trunc' 'trunc_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln15, i4 0" [sort.c:15]   --->   Operation 17 'bitconcatenate' 'trunc_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln15_3 = trunc i8 %radixID_1" [sort.c:15]   --->   Operation 18 'trunc' 'trunc_ln15_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln15_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln15_3, i4 0" [sort.c:15]   --->   Operation 19 'bitconcatenate' 'trunc_ln15_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln15 = call void @local_scan.1_Pipeline_local_2, i11 %tmp_s, i9 %trunc_ln15_2, i10 %trunc_ln, i64 %bucket_0, i64 %bucket_1" [sort.c:15]   --->   Operation 20 'call' 'call_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/1] (0.84ns)   --->   "%store_ln13 = store i8 %add_ln13, i8 %radixID" [sort.c:13]   --->   Operation 21 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.84>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [sort.c:19]   --->   Operation 22 'ret' 'ret_ln19' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [sort.c:12]   --->   Operation 23 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln15 = call void @local_scan.1_Pipeline_local_2, i11 %tmp_s, i9 %trunc_ln15_2, i10 %trunc_ln, i64 %bucket_0, i64 %bucket_1" [sort.c:15]   --->   Operation 24 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln13 = br void %local_2" [sort.c:13]   --->   Operation 25 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bucket_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ bucket_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
radixID           (alloca           ) [ 0111]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln13        (store            ) [ 0000]
br_ln13           (br               ) [ 0000]
radixID_1         (load             ) [ 0000]
icmp_ln13         (icmp             ) [ 0011]
empty             (speclooptripcount) [ 0000]
add_ln13          (add              ) [ 0000]
br_ln13           (br               ) [ 0000]
empty_23          (trunc            ) [ 0000]
tmp_s             (bitconcatenate   ) [ 0001]
trunc_ln15        (trunc            ) [ 0000]
trunc_ln          (bitconcatenate   ) [ 0001]
trunc_ln15_3      (trunc            ) [ 0000]
trunc_ln15_2      (bitconcatenate   ) [ 0001]
store_ln13        (store            ) [ 0000]
ret_ln19          (ret              ) [ 0000]
specloopname_ln12 (specloopname     ) [ 0000]
call_ln15         (call             ) [ 0000]
br_ln13           (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bucket_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bucket_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_scan.1_Pipeline_local_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="radixID_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="radixID/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_local_scan_1_Pipeline_local_2_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="11" slack="0"/>
<pin id="47" dir="0" index="2" bw="9" slack="0"/>
<pin id="48" dir="0" index="3" bw="10" slack="0"/>
<pin id="49" dir="0" index="4" bw="64" slack="0"/>
<pin id="50" dir="0" index="5" bw="64" slack="0"/>
<pin id="51" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="store_ln13_store_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="1" slack="0"/>
<pin id="57" dir="0" index="1" bw="8" slack="0"/>
<pin id="58" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="radixID_1_load_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="1"/>
<pin id="62" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="radixID_1/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="icmp_ln13_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8" slack="0"/>
<pin id="65" dir="0" index="1" bw="8" slack="0"/>
<pin id="66" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="add_ln13_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="empty_23_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="0"/>
<pin id="77" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_23/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="tmp_s_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="11" slack="0"/>
<pin id="81" dir="0" index="1" bw="7" slack="0"/>
<pin id="82" dir="0" index="2" bw="1" slack="0"/>
<pin id="83" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="trunc_ln15_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="trunc_ln_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="0" index="1" bw="6" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="trunc_ln15_3_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15_3/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="trunc_ln15_2_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="9" slack="0"/>
<pin id="107" dir="0" index="1" bw="5" slack="0"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln15_2/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln13_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="1"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="radixID_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="radixID "/>
</bind>
</comp>

<comp id="129" class="1005" name="tmp_s_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="1"/>
<pin id="131" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="134" class="1005" name="trunc_ln_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="1"/>
<pin id="136" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="139" class="1005" name="trunc_ln15_2_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="1"/>
<pin id="141" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln15_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="52"><net_src comp="34" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="44" pin=4"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="44" pin=5"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="67"><net_src comp="60" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="73"><net_src comp="60" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="78"><net_src comp="60" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="75" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="87"><net_src comp="79" pin="3"/><net_sink comp="44" pin=1"/></net>

<net id="91"><net_src comp="60" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="100"><net_src comp="92" pin="3"/><net_sink comp="44" pin=3"/></net>

<net id="104"><net_src comp="60" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="113"><net_src comp="105" pin="3"/><net_sink comp="44" pin=2"/></net>

<net id="118"><net_src comp="69" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="40" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="124"><net_src comp="119" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="125"><net_src comp="119" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="132"><net_src comp="79" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="137"><net_src comp="92" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="44" pin=3"/></net>

<net id="142"><net_src comp="105" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="44" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bucket_0 | {2 3 }
	Port: bucket_1 | {2 3 }
 - Input state : 
	Port: local_scan.1 : bucket_0 | {2 3 }
	Port: local_scan.1 : bucket_1 | {2 3 }
  - Chain level:
	State 1
		store_ln13 : 1
	State 2
		icmp_ln13 : 1
		add_ln13 : 1
		br_ln13 : 2
		empty_23 : 1
		tmp_s : 2
		trunc_ln15 : 1
		trunc_ln : 2
		trunc_ln15_3 : 1
		trunc_ln15_2 : 2
		call_ln15 : 3
		store_ln13 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|   call   | grp_local_scan_1_Pipeline_local_2_fu_44 | 6.86514 |   878   |   3318  |
|----------|-----------------------------------------|---------|---------|---------|
|    add   |              add_ln13_fu_69             |    0    |    0    |    15   |
|----------|-----------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln13_fu_63             |    0    |    0    |    11   |
|----------|-----------------------------------------|---------|---------|---------|
|          |              empty_23_fu_75             |    0    |    0    |    0    |
|   trunc  |             trunc_ln15_fu_88            |    0    |    0    |    0    |
|          |           trunc_ln15_3_fu_101           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |               tmp_s_fu_79               |    0    |    0    |    0    |
|bitconcatenate|              trunc_ln_fu_92             |    0    |    0    |    0    |
|          |           trunc_ln15_2_fu_105           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         | 6.86514 |   878   |   3344  |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   radixID_reg_119  |    8   |
|    tmp_s_reg_129   |   11   |
|trunc_ln15_2_reg_139|    9   |
|  trunc_ln_reg_134  |   10   |
+--------------------+--------+
|        Total       |   38   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------|------|------|------|--------||---------||---------|
| grp_local_scan_1_Pipeline_local_2_fu_44 |  p1  |   2  |  11  |   22   ||    9    |
| grp_local_scan_1_Pipeline_local_2_fu_44 |  p2  |   2  |   9  |   18   ||    9    |
| grp_local_scan_1_Pipeline_local_2_fu_44 |  p3  |   2  |  10  |   20   ||    9    |
|-----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                  |      |      |      |   60   ||  2.532  ||    27   |
|-----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |   878  |  3344  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   27   |
|  Register |    -   |   38   |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   916  |  3371  |
+-----------+--------+--------+--------+
