Classic Timing Analyzer report for Projeto_Hard
Mon Oct 22 10:23:02 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. Clock Hold: 'Clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------+---------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                         ; To                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------+---------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.024 ns                         ; Reset                        ; Controle:inst18|Shift[2]        ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 18.473 ns                        ; MuxALUSourceB:inst|MuxOut[2] ; outData[0]                      ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.104 ns                        ; Reset                        ; Controle:inst18|State.SHIFT_SRL ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A                                      ; None          ; 35.78 MHz ( period = 27.952 ns ) ; MuxALUSourceB:inst|MuxOut[2] ; Registrador:Reg_PC|Saida[18]    ; Clock      ; Clock    ; 0            ;
; Clock Hold: 'Clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:Reg_A|Saida[10]  ; MuxALUSourceA:inst20|MuxOut[10] ; Clock      ; Clock    ; 661          ;
; Total number of failed paths ;                                          ;               ;                                  ;                              ;                                 ;            ;          ; 661          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------+---------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 35.78 MHz ( period = 27.952 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[18] ; Clock      ; Clock    ; None                        ; None                      ; 10.315 ns               ;
; N/A                                     ; 35.84 MHz ( period = 27.902 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[18] ; Clock      ; Clock    ; None                        ; None                      ; 9.757 ns                ;
; N/A                                     ; 35.97 MHz ( period = 27.798 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[18] ; Clock      ; Clock    ; None                        ; None                      ; 9.714 ns                ;
; N/A                                     ; 36.03 MHz ( period = 27.756 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[18] ; Clock      ; Clock    ; None                        ; None                      ; 9.838 ns                ;
; N/A                                     ; 36.05 MHz ( period = 27.736 ns )                    ; MuxALUSourceB:inst|MuxOut[7]   ; Registrador:Reg_PC|Saida[18] ; Clock      ; Clock    ; None                        ; None                      ; 10.037 ns               ;
; N/A                                     ; 36.07 MHz ( period = 27.722 ns )                    ; MuxALUSourceA:inst20|MuxOut[6] ; Registrador:Reg_PC|Saida[18] ; Clock      ; Clock    ; None                        ; None                      ; 9.663 ns                ;
; N/A                                     ; 36.11 MHz ( period = 27.690 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[10] ; Clock      ; Clock    ; None                        ; None                      ; 10.162 ns               ;
; N/A                                     ; 36.17 MHz ( period = 27.644 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[9]  ; Clock      ; Clock    ; None                        ; None                      ; 10.154 ns               ;
; N/A                                     ; 36.18 MHz ( period = 27.640 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[10] ; Clock      ; Clock    ; None                        ; None                      ; 9.604 ns                ;
; N/A                                     ; 36.20 MHz ( period = 27.628 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[5]  ; Clock      ; Clock    ; None                        ; None                      ; 10.145 ns               ;
; N/A                                     ; 36.24 MHz ( period = 27.594 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[9]  ; Clock      ; Clock    ; None                        ; None                      ; 9.596 ns                ;
; N/A                                     ; 36.26 MHz ( period = 27.580 ns )                    ; MuxALUSourceA:inst20|MuxOut[1] ; Registrador:Reg_PC|Saida[18] ; Clock      ; Clock    ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 36.26 MHz ( period = 27.578 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[5]  ; Clock      ; Clock    ; None                        ; None                      ; 9.587 ns                ;
; N/A                                     ; 36.30 MHz ( period = 27.552 ns )                    ; MuxALUSourceB:inst|MuxOut[0]   ; Registrador:Reg_PC|Saida[18] ; Clock      ; Clock    ; None                        ; None                      ; 10.114 ns               ;
; N/A                                     ; 36.32 MHz ( period = 27.536 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[10] ; Clock      ; Clock    ; None                        ; None                      ; 9.561 ns                ;
; N/A                                     ; 36.35 MHz ( period = 27.510 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[4]  ; Clock      ; Clock    ; None                        ; None                      ; 10.060 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.494 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[10] ; Clock      ; Clock    ; None                        ; None                      ; 9.685 ns                ;
; N/A                                     ; 36.38 MHz ( period = 27.490 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[9]  ; Clock      ; Clock    ; None                        ; None                      ; 9.553 ns                ;
; N/A                                     ; 36.39 MHz ( period = 27.480 ns )                    ; MuxALUSourceA:inst20|MuxOut[3] ; Registrador:Reg_PC|Saida[18] ; Clock      ; Clock    ; None                        ; None                      ; 9.551 ns                ;
; N/A                                     ; 36.40 MHz ( period = 27.474 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[5]  ; Clock      ; Clock    ; None                        ; None                      ; 9.544 ns                ;
; N/A                                     ; 36.40 MHz ( period = 27.474 ns )                    ; MuxALUSourceB:inst|MuxOut[7]   ; Registrador:Reg_PC|Saida[10] ; Clock      ; Clock    ; None                        ; None                      ; 9.884 ns                ;
; N/A                                     ; 36.42 MHz ( period = 27.460 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[4]  ; Clock      ; Clock    ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 36.42 MHz ( period = 27.460 ns )                    ; MuxALUSourceA:inst20|MuxOut[6] ; Registrador:Reg_PC|Saida[10] ; Clock      ; Clock    ; None                        ; None                      ; 9.510 ns                ;
; N/A                                     ; 36.43 MHz ( period = 27.448 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[9]  ; Clock      ; Clock    ; None                        ; None                      ; 9.677 ns                ;
; N/A                                     ; 36.44 MHz ( period = 27.446 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[6]  ; Clock      ; Clock    ; None                        ; None                      ; 10.054 ns               ;
; N/A                                     ; 36.45 MHz ( period = 27.432 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[5]  ; Clock      ; Clock    ; None                        ; None                      ; 9.668 ns                ;
; N/A                                     ; 36.46 MHz ( period = 27.428 ns )                    ; MuxALUSourceB:inst|MuxOut[7]   ; Registrador:Reg_PC|Saida[9]  ; Clock      ; Clock    ; None                        ; None                      ; 9.876 ns                ;
; N/A                                     ; 36.48 MHz ( period = 27.414 ns )                    ; MuxALUSourceA:inst20|MuxOut[6] ; Registrador:Reg_PC|Saida[9]  ; Clock      ; Clock    ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 36.48 MHz ( period = 27.412 ns )                    ; MuxALUSourceB:inst|MuxOut[7]   ; Registrador:Reg_PC|Saida[5]  ; Clock      ; Clock    ; None                        ; None                      ; 9.867 ns                ;
; N/A                                     ; 36.50 MHz ( period = 27.398 ns )                    ; MuxALUSourceA:inst20|MuxOut[6] ; Registrador:Reg_PC|Saida[5]  ; Clock      ; Clock    ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 36.50 MHz ( period = 27.396 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[6]  ; Clock      ; Clock    ; None                        ; None                      ; 9.496 ns                ;
; N/A                                     ; 36.53 MHz ( period = 27.378 ns )                    ; MuxALUSourceB:inst|MuxOut[1]   ; Registrador:Reg_PC|Saida[18] ; Clock      ; Clock    ; None                        ; None                      ; 10.033 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.374 ns )                    ; MuxALUSourceA:inst20|MuxOut[5] ; Registrador:Reg_PC|Saida[18] ; Clock      ; Clock    ; None                        ; None                      ; 9.657 ns                ;
; N/A                                     ; 36.55 MHz ( period = 27.362 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[21] ; Clock      ; Clock    ; None                        ; None                      ; 9.981 ns                ;
; N/A                                     ; 36.55 MHz ( period = 27.362 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[19] ; Clock      ; Clock    ; None                        ; None                      ; 9.981 ns                ;
; N/A                                     ; 36.56 MHz ( period = 27.356 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[4]  ; Clock      ; Clock    ; None                        ; None                      ; 9.459 ns                ;
; N/A                                     ; 36.56 MHz ( period = 27.350 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[24] ; Clock      ; Clock    ; None                        ; None                      ; 9.985 ns                ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[11] ; Clock      ; Clock    ; None                        ; None                      ; 9.965 ns                ;
; N/A                                     ; 36.61 MHz ( period = 27.318 ns )                    ; MuxALUSourceA:inst20|MuxOut[1] ; Registrador:Reg_PC|Saida[10] ; Clock      ; Clock    ; None                        ; None                      ; 9.596 ns                ;
; N/A                                     ; 36.61 MHz ( period = 27.314 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[4]  ; Clock      ; Clock    ; None                        ; None                      ; 9.583 ns                ;
; N/A                                     ; 36.61 MHz ( period = 27.312 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[21] ; Clock      ; Clock    ; None                        ; None                      ; 9.423 ns                ;
; N/A                                     ; 36.61 MHz ( period = 27.312 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[19] ; Clock      ; Clock    ; None                        ; None                      ; 9.423 ns                ;
; N/A                                     ; 36.63 MHz ( period = 27.300 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[24] ; Clock      ; Clock    ; None                        ; None                      ; 9.427 ns                ;
; N/A                                     ; 36.63 MHz ( period = 27.298 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[12] ; Clock      ; Clock    ; None                        ; None                      ; 9.953 ns                ;
; N/A                                     ; 36.64 MHz ( period = 27.294 ns )                    ; MuxALUSourceB:inst|MuxOut[7]   ; Registrador:Reg_PC|Saida[4]  ; Clock      ; Clock    ; None                        ; None                      ; 9.782 ns                ;
; N/A                                     ; 36.64 MHz ( period = 27.292 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[6]  ; Clock      ; Clock    ; None                        ; None                      ; 9.453 ns                ;
; N/A                                     ; 36.64 MHz ( period = 27.290 ns )                    ; MuxALUSourceB:inst|MuxOut[0]   ; Registrador:Reg_PC|Saida[10] ; Clock      ; Clock    ; None                        ; None                      ; 9.961 ns                ;
; N/A                                     ; 36.65 MHz ( period = 27.282 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[20] ; Clock      ; Clock    ; None                        ; None                      ; 9.948 ns                ;
; N/A                                     ; 36.66 MHz ( period = 27.280 ns )                    ; MuxALUSourceA:inst20|MuxOut[6] ; Registrador:Reg_PC|Saida[4]  ; Clock      ; Clock    ; None                        ; None                      ; 9.408 ns                ;
; N/A                                     ; 36.67 MHz ( period = 27.272 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[0]  ; Clock      ; Clock    ; None                        ; None                      ; 9.943 ns                ;
; N/A                                     ; 36.67 MHz ( period = 27.272 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[11] ; Clock      ; Clock    ; None                        ; None                      ; 9.407 ns                ;
; N/A                                     ; 36.67 MHz ( period = 27.272 ns )                    ; MuxALUSourceA:inst20|MuxOut[1] ; Registrador:Reg_PC|Saida[9]  ; Clock      ; Clock    ; None                        ; None                      ; 9.588 ns                ;
; N/A                                     ; 36.69 MHz ( period = 27.256 ns )                    ; MuxALUSourceA:inst20|MuxOut[1] ; Registrador:Reg_PC|Saida[5]  ; Clock      ; Clock    ; None                        ; None                      ; 9.579 ns                ;
; N/A                                     ; 36.69 MHz ( period = 27.256 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[8]  ; Clock      ; Clock    ; None                        ; None                      ; 9.935 ns                ;
; N/A                                     ; 36.70 MHz ( period = 27.250 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[6]  ; Clock      ; Clock    ; None                        ; None                      ; 9.577 ns                ;
; N/A                                     ; 36.70 MHz ( period = 27.248 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[12] ; Clock      ; Clock    ; None                        ; None                      ; 9.395 ns                ;
; N/A                                     ; 36.71 MHz ( period = 27.244 ns )                    ; MuxALUSourceB:inst|MuxOut[0]   ; Registrador:Reg_PC|Saida[9]  ; Clock      ; Clock    ; None                        ; None                      ; 9.953 ns                ;
; N/A                                     ; 36.71 MHz ( period = 27.238 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[17] ; Clock      ; Clock    ; None                        ; None                      ; 9.923 ns                ;
; N/A                                     ; 36.71 MHz ( period = 27.238 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[16] ; Clock      ; Clock    ; None                        ; None                      ; 9.923 ns                ;
; N/A                                     ; 36.72 MHz ( period = 27.232 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[20] ; Clock      ; Clock    ; None                        ; None                      ; 9.390 ns                ;
; N/A                                     ; 36.72 MHz ( period = 27.230 ns )                    ; MuxALUSourceB:inst|MuxOut[7]   ; Registrador:Reg_PC|Saida[6]  ; Clock      ; Clock    ; None                        ; None                      ; 9.776 ns                ;
; N/A                                     ; 36.73 MHz ( period = 27.228 ns )                    ; MuxALUSourceB:inst|MuxOut[0]   ; Registrador:Reg_PC|Saida[5]  ; Clock      ; Clock    ; None                        ; None                      ; 9.944 ns                ;
; N/A                                     ; 36.73 MHz ( period = 27.222 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[0]  ; Clock      ; Clock    ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 36.74 MHz ( period = 27.218 ns )                    ; MuxALUSourceA:inst20|MuxOut[3] ; Registrador:Reg_PC|Saida[10] ; Clock      ; Clock    ; None                        ; None                      ; 9.398 ns                ;
; N/A                                     ; 36.74 MHz ( period = 27.216 ns )                    ; MuxALUSourceA:inst20|MuxOut[6] ; Registrador:Reg_PC|Saida[6]  ; Clock      ; Clock    ; None                        ; None                      ; 9.402 ns                ;
; N/A                                     ; 36.75 MHz ( period = 27.214 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[13] ; Clock      ; Clock    ; None                        ; None                      ; 9.918 ns                ;
; N/A                                     ; 36.75 MHz ( period = 27.208 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[21] ; Clock      ; Clock    ; None                        ; None                      ; 9.380 ns                ;
; N/A                                     ; 36.75 MHz ( period = 27.208 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[19] ; Clock      ; Clock    ; None                        ; None                      ; 9.380 ns                ;
; N/A                                     ; 36.76 MHz ( period = 27.206 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[8]  ; Clock      ; Clock    ; None                        ; None                      ; 9.377 ns                ;
; N/A                                     ; 36.77 MHz ( period = 27.196 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[24] ; Clock      ; Clock    ; None                        ; None                      ; 9.384 ns                ;
; N/A                                     ; 36.78 MHz ( period = 27.188 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[17] ; Clock      ; Clock    ; None                        ; None                      ; 9.365 ns                ;
; N/A                                     ; 36.78 MHz ( period = 27.188 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[16] ; Clock      ; Clock    ; None                        ; None                      ; 9.365 ns                ;
; N/A                                     ; 36.80 MHz ( period = 27.176 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[22] ; Clock      ; Clock    ; None                        ; None                      ; 9.905 ns                ;
; N/A                                     ; 36.80 MHz ( period = 27.172 ns )                    ; MuxALUSourceA:inst20|MuxOut[3] ; Registrador:Reg_PC|Saida[9]  ; Clock      ; Clock    ; None                        ; None                      ; 9.390 ns                ;
; N/A                                     ; 36.81 MHz ( period = 27.168 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[11] ; Clock      ; Clock    ; None                        ; None                      ; 9.364 ns                ;
; N/A                                     ; 36.81 MHz ( period = 27.166 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[21] ; Clock      ; Clock    ; None                        ; None                      ; 9.504 ns                ;
; N/A                                     ; 36.81 MHz ( period = 27.166 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[19] ; Clock      ; Clock    ; None                        ; None                      ; 9.504 ns                ;
; N/A                                     ; 36.81 MHz ( period = 27.164 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[13] ; Clock      ; Clock    ; None                        ; None                      ; 9.360 ns                ;
; N/A                                     ; 36.82 MHz ( period = 27.156 ns )                    ; MuxALUSourceA:inst20|MuxOut[3] ; Registrador:Reg_PC|Saida[5]  ; Clock      ; Clock    ; None                        ; None                      ; 9.381 ns                ;
; N/A                                     ; 36.83 MHz ( period = 27.154 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[24] ; Clock      ; Clock    ; None                        ; None                      ; 9.508 ns                ;
; N/A                                     ; 36.84 MHz ( period = 27.146 ns )                    ; MuxALUSourceB:inst|MuxOut[7]   ; Registrador:Reg_PC|Saida[21] ; Clock      ; Clock    ; None                        ; None                      ; 9.703 ns                ;
; N/A                                     ; 36.84 MHz ( period = 27.146 ns )                    ; MuxALUSourceB:inst|MuxOut[7]   ; Registrador:Reg_PC|Saida[19] ; Clock      ; Clock    ; None                        ; None                      ; 9.703 ns                ;
; N/A                                     ; 36.84 MHz ( period = 27.144 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[12] ; Clock      ; Clock    ; None                        ; None                      ; 9.352 ns                ;
; N/A                                     ; 36.84 MHz ( period = 27.142 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[14] ; Clock      ; Clock    ; None                        ; None                      ; 9.882 ns                ;
; N/A                                     ; 36.85 MHz ( period = 27.138 ns )                    ; MuxALUSourceA:inst20|MuxOut[1] ; Registrador:Reg_PC|Saida[4]  ; Clock      ; Clock    ; None                        ; None                      ; 9.494 ns                ;
; N/A                                     ; 36.85 MHz ( period = 27.134 ns )                    ; MuxALUSourceB:inst|MuxOut[7]   ; Registrador:Reg_PC|Saida[24] ; Clock      ; Clock    ; None                        ; None                      ; 9.707 ns                ;
; N/A                                     ; 36.86 MHz ( period = 27.132 ns )                    ; MuxALUSourceA:inst20|MuxOut[6] ; Registrador:Reg_PC|Saida[21] ; Clock      ; Clock    ; None                        ; None                      ; 9.329 ns                ;
; N/A                                     ; 36.86 MHz ( period = 27.132 ns )                    ; MuxALUSourceA:inst20|MuxOut[6] ; Registrador:Reg_PC|Saida[19] ; Clock      ; Clock    ; None                        ; None                      ; 9.329 ns                ;
; N/A                                     ; 36.86 MHz ( period = 27.130 ns )                    ; MuxALUSourceB:inst|MuxOut[3]   ; Registrador:Reg_PC|Saida[18] ; Clock      ; Clock    ; None                        ; None                      ; 9.912 ns                ;
; N/A                                     ; 36.86 MHz ( period = 27.128 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[20] ; Clock      ; Clock    ; None                        ; None                      ; 9.347 ns                ;
; N/A                                     ; 36.87 MHz ( period = 27.126 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[22] ; Clock      ; Clock    ; None                        ; None                      ; 9.347 ns                ;
; N/A                                     ; 36.87 MHz ( period = 27.126 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[11] ; Clock      ; Clock    ; None                        ; None                      ; 9.488 ns                ;
; N/A                                     ; 36.87 MHz ( period = 27.124 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[1]  ; Clock      ; Clock    ; None                        ; None                      ; 9.880 ns                ;
; N/A                                     ; 36.87 MHz ( period = 27.120 ns )                    ; MuxALUSourceA:inst20|MuxOut[6] ; Registrador:Reg_PC|Saida[24] ; Clock      ; Clock    ; None                        ; None                      ; 9.333 ns                ;
; N/A                                     ; 36.88 MHz ( period = 27.118 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[0]  ; Clock      ; Clock    ; None                        ; None                      ; 9.342 ns                ;
; N/A                                     ; 36.88 MHz ( period = 27.116 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[25] ; Clock      ; Clock    ; None                        ; None                      ; 9.876 ns                ;
; N/A                                     ; 36.88 MHz ( period = 27.116 ns )                    ; MuxALUSourceB:inst|MuxOut[1]   ; Registrador:Reg_PC|Saida[10] ; Clock      ; Clock    ; None                        ; None                      ; 9.880 ns                ;
; N/A                                     ; 36.88 MHz ( period = 27.112 ns )                    ; MuxALUSourceA:inst20|MuxOut[5] ; Registrador:Reg_PC|Saida[10] ; Clock      ; Clock    ; None                        ; None                      ; 9.504 ns                ;
; N/A                                     ; 36.89 MHz ( period = 27.110 ns )                    ; MuxALUSourceB:inst|MuxOut[0]   ; Registrador:Reg_PC|Saida[4]  ; Clock      ; Clock    ; None                        ; None                      ; 9.859 ns                ;
; N/A                                     ; 36.89 MHz ( period = 27.106 ns )                    ; MuxALUSourceB:inst|MuxOut[7]   ; Registrador:Reg_PC|Saida[11] ; Clock      ; Clock    ; None                        ; None                      ; 9.687 ns                ;
; N/A                                     ; 36.90 MHz ( period = 27.102 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[12] ; Clock      ; Clock    ; None                        ; None                      ; 9.476 ns                ;
; N/A                                     ; 36.90 MHz ( period = 27.102 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[8]  ; Clock      ; Clock    ; None                        ; None                      ; 9.334 ns                ;
; N/A                                     ; 36.90 MHz ( period = 27.100 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[23] ; Clock      ; Clock    ; None                        ; None                      ; 9.861 ns                ;
; N/A                                     ; 36.91 MHz ( period = 27.092 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[14] ; Clock      ; Clock    ; None                        ; None                      ; 9.324 ns                ;
; N/A                                     ; 36.91 MHz ( period = 27.092 ns )                    ; MuxALUSourceA:inst20|MuxOut[6] ; Registrador:Reg_PC|Saida[11] ; Clock      ; Clock    ; None                        ; None                      ; 9.313 ns                ;
; N/A                                     ; 36.91 MHz ( period = 27.090 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[15] ; Clock      ; Clock    ; None                        ; None                      ; 9.858 ns                ;
; N/A                                     ; 36.92 MHz ( period = 27.086 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[20] ; Clock      ; Clock    ; None                        ; None                      ; 9.471 ns                ;
; N/A                                     ; 36.92 MHz ( period = 27.084 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[17] ; Clock      ; Clock    ; None                        ; None                      ; 9.322 ns                ;
; N/A                                     ; 36.92 MHz ( period = 27.084 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[16] ; Clock      ; Clock    ; None                        ; None                      ; 9.322 ns                ;
; N/A                                     ; 36.92 MHz ( period = 27.082 ns )                    ; MuxALUSourceB:inst|MuxOut[7]   ; Registrador:Reg_PC|Saida[12] ; Clock      ; Clock    ; None                        ; None                      ; 9.675 ns                ;
; N/A                                     ; 36.93 MHz ( period = 27.078 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[2]  ; Clock      ; Clock    ; None                        ; None                      ; 9.867 ns                ;
; N/A                                     ; 36.93 MHz ( period = 27.078 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[3]  ; Clock      ; Clock    ; None                        ; None                      ; 9.867 ns                ;
; N/A                                     ; 36.93 MHz ( period = 27.076 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[0]  ; Clock      ; Clock    ; None                        ; None                      ; 9.466 ns                ;
; N/A                                     ; 36.94 MHz ( period = 27.074 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[1]  ; Clock      ; Clock    ; None                        ; None                      ; 9.322 ns                ;
; N/A                                     ; 36.94 MHz ( period = 27.074 ns )                    ; MuxALUSourceA:inst20|MuxOut[1] ; Registrador:Reg_PC|Saida[6]  ; Clock      ; Clock    ; None                        ; None                      ; 9.488 ns                ;
; N/A                                     ; 36.94 MHz ( period = 27.070 ns )                    ; MuxALUSourceB:inst|MuxOut[1]   ; Registrador:Reg_PC|Saida[9]  ; Clock      ; Clock    ; None                        ; None                      ; 9.872 ns                ;
; N/A                                     ; 36.94 MHz ( period = 27.068 ns )                    ; MuxALUSourceA:inst20|MuxOut[6] ; Registrador:Reg_PC|Saida[12] ; Clock      ; Clock    ; None                        ; None                      ; 9.301 ns                ;
; N/A                                     ; 36.95 MHz ( period = 27.066 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[25] ; Clock      ; Clock    ; None                        ; None                      ; 9.318 ns                ;
; N/A                                     ; 36.95 MHz ( period = 27.066 ns )                    ; MuxALUSourceB:inst|MuxOut[7]   ; Registrador:Reg_PC|Saida[20] ; Clock      ; Clock    ; None                        ; None                      ; 9.670 ns                ;
; N/A                                     ; 36.95 MHz ( period = 27.066 ns )                    ; MuxALUSourceA:inst20|MuxOut[5] ; Registrador:Reg_PC|Saida[9]  ; Clock      ; Clock    ; None                        ; None                      ; 9.496 ns                ;
; N/A                                     ; 36.95 MHz ( period = 27.060 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[13] ; Clock      ; Clock    ; None                        ; None                      ; 9.317 ns                ;
; N/A                                     ; 36.95 MHz ( period = 27.060 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[8]  ; Clock      ; Clock    ; None                        ; None                      ; 9.458 ns                ;
; N/A                                     ; 36.96 MHz ( period = 27.058 ns )                    ; MuxALUSourceB:inst|MuxOut[5]   ; Registrador:Reg_PC|Saida[18] ; Clock      ; Clock    ; None                        ; None                      ; 9.862 ns                ;
; N/A                                     ; 36.96 MHz ( period = 27.056 ns )                    ; MuxALUSourceB:inst|MuxOut[7]   ; Registrador:Reg_PC|Saida[0]  ; Clock      ; Clock    ; None                        ; None                      ; 9.665 ns                ;
; N/A                                     ; 36.96 MHz ( period = 27.054 ns )                    ; MuxALUSourceB:inst|MuxOut[1]   ; Registrador:Reg_PC|Saida[5]  ; Clock      ; Clock    ; None                        ; None                      ; 9.863 ns                ;
; N/A                                     ; 36.97 MHz ( period = 27.052 ns )                    ; MuxALUSourceA:inst20|MuxOut[6] ; Registrador:Reg_PC|Saida[20] ; Clock      ; Clock    ; None                        ; None                      ; 9.296 ns                ;
; N/A                                     ; 36.97 MHz ( period = 27.050 ns )                    ; MuxALUSourceA:inst20|MuxOut[5] ; Registrador:Reg_PC|Saida[5]  ; Clock      ; Clock    ; None                        ; None                      ; 9.487 ns                ;
; N/A                                     ; 36.97 MHz ( period = 27.050 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[23] ; Clock      ; Clock    ; None                        ; None                      ; 9.303 ns                ;
; N/A                                     ; 36.97 MHz ( period = 27.046 ns )                    ; MuxALUSourceB:inst|MuxOut[0]   ; Registrador:Reg_PC|Saida[6]  ; Clock      ; Clock    ; None                        ; None                      ; 9.853 ns                ;
; N/A                                     ; 36.98 MHz ( period = 27.042 ns )                    ; MuxALUSourceA:inst20|MuxOut[6] ; Registrador:Reg_PC|Saida[0]  ; Clock      ; Clock    ; None                        ; None                      ; 9.291 ns                ;
; N/A                                     ; 36.98 MHz ( period = 27.042 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[17] ; Clock      ; Clock    ; None                        ; None                      ; 9.446 ns                ;
; N/A                                     ; 36.98 MHz ( period = 27.042 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[16] ; Clock      ; Clock    ; None                        ; None                      ; 9.446 ns                ;
; N/A                                     ; 36.98 MHz ( period = 27.040 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[15] ; Clock      ; Clock    ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 36.98 MHz ( period = 27.040 ns )                    ; MuxALUSourceB:inst|MuxOut[7]   ; Registrador:Reg_PC|Saida[8]  ; Clock      ; Clock    ; None                        ; None                      ; 9.657 ns                ;
; N/A                                     ; 36.98 MHz ( period = 27.038 ns )                    ; MuxALUSourceA:inst20|MuxOut[3] ; Registrador:Reg_PC|Saida[4]  ; Clock      ; Clock    ; None                        ; None                      ; 9.296 ns                ;
; N/A                                     ; 37.00 MHz ( period = 27.028 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[2]  ; Clock      ; Clock    ; None                        ; None                      ; 9.309 ns                ;
; N/A                                     ; 37.00 MHz ( period = 27.028 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[3]  ; Clock      ; Clock    ; None                        ; None                      ; 9.309 ns                ;
; N/A                                     ; 37.00 MHz ( period = 27.026 ns )                    ; MuxALUSourceA:inst20|MuxOut[6] ; Registrador:Reg_PC|Saida[8]  ; Clock      ; Clock    ; None                        ; None                      ; 9.283 ns                ;
; N/A                                     ; 37.01 MHz ( period = 27.022 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[22] ; Clock      ; Clock    ; None                        ; None                      ; 9.304 ns                ;
; N/A                                     ; 37.01 MHz ( period = 27.022 ns )                    ; MuxALUSourceB:inst|MuxOut[7]   ; Registrador:Reg_PC|Saida[17] ; Clock      ; Clock    ; None                        ; None                      ; 9.645 ns                ;
; N/A                                     ; 37.01 MHz ( period = 27.022 ns )                    ; MuxALUSourceB:inst|MuxOut[7]   ; Registrador:Reg_PC|Saida[16] ; Clock      ; Clock    ; None                        ; None                      ; 9.645 ns                ;
; N/A                                     ; 37.01 MHz ( period = 27.018 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[7]  ; Clock      ; Clock    ; None                        ; None                      ; 9.838 ns                ;
; N/A                                     ; 37.01 MHz ( period = 27.018 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[13] ; Clock      ; Clock    ; None                        ; None                      ; 9.441 ns                ;
; N/A                                     ; 37.03 MHz ( period = 27.008 ns )                    ; MuxALUSourceA:inst20|MuxOut[6] ; Registrador:Reg_PC|Saida[17] ; Clock      ; Clock    ; None                        ; None                      ; 9.271 ns                ;
; N/A                                     ; 37.03 MHz ( period = 27.008 ns )                    ; MuxALUSourceA:inst20|MuxOut[6] ; Registrador:Reg_PC|Saida[16] ; Clock      ; Clock    ; None                        ; None                      ; 9.271 ns                ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; MuxALUSourceB:inst|MuxOut[7]   ; Registrador:Reg_PC|Saida[13] ; Clock      ; Clock    ; None                        ; None                      ; 9.640 ns                ;
; N/A                                     ; 37.05 MHz ( period = 26.990 ns )                    ; MuxALUSourceA:inst20|MuxOut[1] ; Registrador:Reg_PC|Saida[21] ; Clock      ; Clock    ; None                        ; None                      ; 9.415 ns                ;
; N/A                                     ; 37.05 MHz ( period = 26.990 ns )                    ; MuxALUSourceA:inst20|MuxOut[1] ; Registrador:Reg_PC|Saida[19] ; Clock      ; Clock    ; None                        ; None                      ; 9.415 ns                ;
; N/A                                     ; 37.05 MHz ( period = 26.988 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[14] ; Clock      ; Clock    ; None                        ; None                      ; 9.281 ns                ;
; N/A                                     ; 37.06 MHz ( period = 26.984 ns )                    ; MuxALUSourceA:inst20|MuxOut[6] ; Registrador:Reg_PC|Saida[13] ; Clock      ; Clock    ; None                        ; None                      ; 9.266 ns                ;
; N/A                                     ; 37.06 MHz ( period = 26.980 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[22] ; Clock      ; Clock    ; None                        ; None                      ; 9.428 ns                ;
; N/A                                     ; 37.07 MHz ( period = 26.978 ns )                    ; MuxALUSourceA:inst20|MuxOut[1] ; Registrador:Reg_PC|Saida[24] ; Clock      ; Clock    ; None                        ; None                      ; 9.419 ns                ;
; N/A                                     ; 37.07 MHz ( period = 26.974 ns )                    ; MuxALUSourceA:inst20|MuxOut[3] ; Registrador:Reg_PC|Saida[6]  ; Clock      ; Clock    ; None                        ; None                      ; 9.290 ns                ;
; N/A                                     ; 37.08 MHz ( period = 26.970 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[1]  ; Clock      ; Clock    ; None                        ; None                      ; 9.279 ns                ;
; N/A                                     ; 37.08 MHz ( period = 26.968 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[7]  ; Clock      ; Clock    ; None                        ; None                      ; 9.280 ns                ;
; N/A                                     ; 37.08 MHz ( period = 26.966 ns )                    ; MuxALUSourceB:inst|MuxOut[4]   ; Registrador:Reg_PC|Saida[18] ; Clock      ; Clock    ; None                        ; None                      ; 9.831 ns                ;
; N/A                                     ; 37.09 MHz ( period = 26.962 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[25] ; Clock      ; Clock    ; None                        ; None                      ; 9.275 ns                ;
; N/A                                     ; 37.09 MHz ( period = 26.962 ns )                    ; MuxALUSourceB:inst|MuxOut[0]   ; Registrador:Reg_PC|Saida[21] ; Clock      ; Clock    ; None                        ; None                      ; 9.780 ns                ;
; N/A                                     ; 37.09 MHz ( period = 26.962 ns )                    ; MuxALUSourceB:inst|MuxOut[0]   ; Registrador:Reg_PC|Saida[19] ; Clock      ; Clock    ; None                        ; None                      ; 9.780 ns                ;
; N/A                                     ; 37.09 MHz ( period = 26.960 ns )                    ; MuxALUSourceB:inst|MuxOut[7]   ; Registrador:Reg_PC|Saida[22] ; Clock      ; Clock    ; None                        ; None                      ; 9.627 ns                ;
; N/A                                     ; 37.09 MHz ( period = 26.958 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[30] ; Clock      ; Clock    ; None                        ; None                      ; 9.790 ns                ;
; N/A                                     ; 37.09 MHz ( period = 26.958 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[31] ; Clock      ; Clock    ; None                        ; None                      ; 9.790 ns                ;
; N/A                                     ; 37.09 MHz ( period = 26.958 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[29] ; Clock      ; Clock    ; None                        ; None                      ; 9.790 ns                ;
; N/A                                     ; 37.09 MHz ( period = 26.958 ns )                    ; MuxALUSourceB:inst|MuxOut[2]   ; Registrador:Reg_PC|Saida[28] ; Clock      ; Clock    ; None                        ; None                      ; 9.790 ns                ;
; N/A                                     ; 37.11 MHz ( period = 26.950 ns )                    ; MuxALUSourceB:inst|MuxOut[0]   ; Registrador:Reg_PC|Saida[24] ; Clock      ; Clock    ; None                        ; None                      ; 9.784 ns                ;
; N/A                                     ; 37.11 MHz ( period = 26.950 ns )                    ; MuxALUSourceA:inst20|MuxOut[1] ; Registrador:Reg_PC|Saida[11] ; Clock      ; Clock    ; None                        ; None                      ; 9.399 ns                ;
; N/A                                     ; 37.11 MHz ( period = 26.946 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[23] ; Clock      ; Clock    ; None                        ; None                      ; 9.260 ns                ;
; N/A                                     ; 37.11 MHz ( period = 26.946 ns )                    ; MuxALUSourceA:inst20|MuxOut[6] ; Registrador:Reg_PC|Saida[22] ; Clock      ; Clock    ; None                        ; None                      ; 9.253 ns                ;
; N/A                                     ; 37.11 MHz ( period = 26.946 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[14] ; Clock      ; Clock    ; None                        ; None                      ; 9.405 ns                ;
; N/A                                     ; 37.13 MHz ( period = 26.936 ns )                    ; MuxALUSourceB:inst|MuxOut[1]   ; Registrador:Reg_PC|Saida[4]  ; Clock      ; Clock    ; None                        ; None                      ; 9.778 ns                ;
; N/A                                     ; 37.13 MHz ( period = 26.936 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[15] ; Clock      ; Clock    ; None                        ; None                      ; 9.257 ns                ;
; N/A                                     ; 37.13 MHz ( period = 26.932 ns )                    ; MuxALUSourceA:inst20|MuxOut[5] ; Registrador:Reg_PC|Saida[4]  ; Clock      ; Clock    ; None                        ; None                      ; 9.402 ns                ;
; N/A                                     ; 37.14 MHz ( period = 26.928 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[1]  ; Clock      ; Clock    ; None                        ; None                      ; 9.403 ns                ;
; N/A                                     ; 37.14 MHz ( period = 26.926 ns )                    ; MuxALUSourceB:inst|MuxOut[7]   ; Registrador:Reg_PC|Saida[14] ; Clock      ; Clock    ; None                        ; None                      ; 9.604 ns                ;
; N/A                                     ; 37.14 MHz ( period = 26.926 ns )                    ; MuxALUSourceA:inst20|MuxOut[1] ; Registrador:Reg_PC|Saida[12] ; Clock      ; Clock    ; None                        ; None                      ; 9.387 ns                ;
; N/A                                     ; 37.14 MHz ( period = 26.924 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[2]  ; Clock      ; Clock    ; None                        ; None                      ; 9.266 ns                ;
; N/A                                     ; 37.14 MHz ( period = 26.924 ns )                    ; MuxALUSourceA:inst20|MuxOut[2] ; Registrador:Reg_PC|Saida[3]  ; Clock      ; Clock    ; None                        ; None                      ; 9.266 ns                ;
; N/A                                     ; 37.14 MHz ( period = 26.922 ns )                    ; MuxALUSourceB:inst|MuxOut[0]   ; Registrador:Reg_PC|Saida[11] ; Clock      ; Clock    ; None                        ; None                      ; 9.764 ns                ;
; N/A                                     ; 37.15 MHz ( period = 26.920 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[25] ; Clock      ; Clock    ; None                        ; None                      ; 9.399 ns                ;
; N/A                                     ; 37.16 MHz ( period = 26.912 ns )                    ; MuxALUSourceA:inst20|MuxOut[6] ; Registrador:Reg_PC|Saida[14] ; Clock      ; Clock    ; None                        ; None                      ; 9.230 ns                ;
; N/A                                     ; 37.16 MHz ( period = 26.910 ns )                    ; MuxALUSourceA:inst20|MuxOut[1] ; Registrador:Reg_PC|Saida[20] ; Clock      ; Clock    ; None                        ; None                      ; 9.382 ns                ;
; N/A                                     ; 37.16 MHz ( period = 26.908 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[30] ; Clock      ; Clock    ; None                        ; None                      ; 9.232 ns                ;
; N/A                                     ; 37.16 MHz ( period = 26.908 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[31] ; Clock      ; Clock    ; None                        ; None                      ; 9.232 ns                ;
; N/A                                     ; 37.16 MHz ( period = 26.908 ns )                    ; MuxALUSourceB:inst|MuxOut[7]   ; Registrador:Reg_PC|Saida[1]  ; Clock      ; Clock    ; None                        ; None                      ; 9.602 ns                ;
; N/A                                     ; 37.16 MHz ( period = 26.908 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[29] ; Clock      ; Clock    ; None                        ; None                      ; 9.232 ns                ;
; N/A                                     ; 37.16 MHz ( period = 26.908 ns )                    ; MuxALUSourceA:inst20|MuxOut[7] ; Registrador:Reg_PC|Saida[28] ; Clock      ; Clock    ; None                        ; None                      ; 9.232 ns                ;
; N/A                                     ; 37.17 MHz ( period = 26.904 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[23] ; Clock      ; Clock    ; None                        ; None                      ; 9.384 ns                ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; MuxALUSourceA:inst20|MuxOut[1] ; Registrador:Reg_PC|Saida[0]  ; Clock      ; Clock    ; None                        ; None                      ; 9.377 ns                ;
; N/A                                     ; 37.17 MHz ( period = 26.900 ns )                    ; MuxALUSourceB:inst|MuxOut[7]   ; Registrador:Reg_PC|Saida[25] ; Clock      ; Clock    ; None                        ; None                      ; 9.598 ns                ;
; N/A                                     ; 37.18 MHz ( period = 26.898 ns )                    ; MuxALUSourceB:inst|MuxOut[0]   ; Registrador:Reg_PC|Saida[12] ; Clock      ; Clock    ; None                        ; None                      ; 9.752 ns                ;
; N/A                                     ; 37.18 MHz ( period = 26.894 ns )                    ; MuxALUSourceA:inst20|MuxOut[6] ; Registrador:Reg_PC|Saida[1]  ; Clock      ; Clock    ; None                        ; None                      ; 9.228 ns                ;
; N/A                                     ; 37.18 MHz ( period = 26.894 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[15] ; Clock      ; Clock    ; None                        ; None                      ; 9.381 ns                ;
; N/A                                     ; 37.19 MHz ( period = 26.890 ns )                    ; MuxALUSourceA:inst20|MuxOut[3] ; Registrador:Reg_PC|Saida[21] ; Clock      ; Clock    ; None                        ; None                      ; 9.217 ns                ;
; N/A                                     ; 37.19 MHz ( period = 26.890 ns )                    ; MuxALUSourceA:inst20|MuxOut[3] ; Registrador:Reg_PC|Saida[19] ; Clock      ; Clock    ; None                        ; None                      ; 9.217 ns                ;
; N/A                                     ; 37.19 MHz ( period = 26.886 ns )                    ; MuxALUSourceA:inst20|MuxOut[6] ; Registrador:Reg_PC|Saida[25] ; Clock      ; Clock    ; None                        ; None                      ; 9.224 ns                ;
; N/A                                     ; 37.20 MHz ( period = 26.884 ns )                    ; MuxALUSourceB:inst|MuxOut[7]   ; Registrador:Reg_PC|Saida[23] ; Clock      ; Clock    ; None                        ; None                      ; 9.583 ns                ;
; N/A                                     ; 37.20 MHz ( period = 26.884 ns )                    ; MuxALUSourceA:inst20|MuxOut[1] ; Registrador:Reg_PC|Saida[8]  ; Clock      ; Clock    ; None                        ; None                      ; 9.369 ns                ;
; N/A                                     ; 37.20 MHz ( period = 26.882 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[2]  ; Clock      ; Clock    ; None                        ; None                      ; 9.390 ns                ;
; N/A                                     ; 37.20 MHz ( period = 26.882 ns )                    ; MuxALUSourceA:inst20|MuxOut[0] ; Registrador:Reg_PC|Saida[3]  ; Clock      ; Clock    ; None                        ; None                      ; 9.390 ns                ;
; N/A                                     ; 37.20 MHz ( period = 26.882 ns )                    ; MuxALUSourceB:inst|MuxOut[0]   ; Registrador:Reg_PC|Saida[20] ; Clock      ; Clock    ; None                        ; None                      ; 9.747 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Clock'                                                                                                                                                                                                                           ;
+------------------------------------------+-----------------------------------------------------+---------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+---------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[10]                         ; MuxALUSourceA:inst20|MuxOut[10] ; Clock      ; Clock    ; None                       ; None                       ; 0.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[30]                       ; MuxALUSourceA:inst20|MuxOut[30] ; Clock      ; Clock    ; None                       ; None                       ; 0.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[10]                       ; MuxALUSourceA:inst20|MuxOut[10] ; Clock      ; Clock    ; None                       ; None                       ; 0.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[26]                       ; MuxALUSourceA:inst20|MuxOut[26] ; Clock      ; Clock    ; None                       ; None                       ; 0.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[6]                          ; Store:inst6|StoreOut[6]         ; Clock      ; Clock    ; None                       ; None                       ; 0.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[4]                          ; Store:inst6|StoreOut[4]         ; Clock      ; Clock    ; None                       ; None                       ; 0.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[3]                        ; MuxALUSourceA:inst20|MuxOut[3]  ; Clock      ; Clock    ; None                       ; None                       ; 0.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[0]                          ; Store:inst6|StoreOut[0]         ; Clock      ; Clock    ; None                       ; None                       ; 0.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[21]                         ; MuxALUSourceA:inst20|MuxOut[21] ; Clock      ; Clock    ; None                       ; None                       ; 0.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[5]                          ; Store:inst6|StoreOut[5]         ; Clock      ; Clock    ; None                       ; None                       ; 0.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[27]                       ; MuxALUSourceA:inst20|MuxOut[27] ; Clock      ; Clock    ; None                       ; None                       ; 0.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[0]                        ; MuxALUSourceA:inst20|MuxOut[0]  ; Clock      ; Clock    ; None                       ; None                       ; 0.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[2]                        ; MuxALUSourceA:inst20|MuxOut[2]  ; Clock      ; Clock    ; None                       ; None                       ; 0.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[22]                       ; MuxALUSourceA:inst20|MuxOut[22] ; Clock      ; Clock    ; None                       ; None                       ; 0.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[21]                       ; MuxALUSourceA:inst20|MuxOut[21] ; Clock      ; Clock    ; None                       ; None                       ; 0.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[10]                       ; Store:inst6|StoreOut[10]        ; Clock      ; Clock    ; None                       ; None                       ; 1.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[10]                         ; Store:inst6|StoreOut[10]        ; Clock      ; Clock    ; None                       ; None                       ; 1.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[3]                          ; MuxALUSourceA:inst20|MuxOut[3]  ; Clock      ; Clock    ; None                       ; None                       ; 1.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[7]                          ; Store:inst6|StoreOut[7]         ; Clock      ; Clock    ; None                       ; None                       ; 0.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[31]                       ; MuxALUSourceA:inst20|MuxOut[31] ; Clock      ; Clock    ; None                       ; None                       ; 0.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[2]                          ; MuxALUSourceA:inst20|MuxOut[2]  ; Clock      ; Clock    ; None                       ; None                       ; 1.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_PC|Saida[3]                         ; MuxALUSourceA:inst20|MuxOut[3]  ; Clock      ; Clock    ; None                       ; None                       ; 1.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[27]                       ; Store:inst6|StoreOut[27]        ; Clock      ; Clock    ; None                       ; None                       ; 1.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[9]                        ; MuxSelEntDesl:inst30|MuxOut[9]  ; Clock      ; Clock    ; None                       ; None                       ; 0.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[21]                         ; Store:inst6|StoreOut[21]        ; Clock      ; Clock    ; None                       ; None                       ; 0.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[22]                         ; MuxALUSourceA:inst20|MuxOut[22] ; Clock      ; Clock    ; None                       ; None                       ; 1.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[24]                       ; Store:inst6|StoreOut[24]        ; Clock      ; Clock    ; None                       ; None                       ; 0.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[26]                       ; Store:inst6|StoreOut[26]        ; Clock      ; Clock    ; None                       ; None                       ; 0.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[18]                         ; Store:inst6|StoreOut[18]        ; Clock      ; Clock    ; None                       ; None                       ; 1.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[9]                        ; Store:inst6|StoreOut[9]         ; Clock      ; Clock    ; None                       ; None                       ; 0.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[24]                       ; MuxALUSourceA:inst20|MuxOut[24] ; Clock      ; Clock    ; None                       ; None                       ; 1.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[2]                        ; Load:inst7|LoadOut[2]           ; Clock      ; Clock    ; None                       ; None                       ; 0.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[7]                        ; Load:inst7|LoadOut[7]           ; Clock      ; Clock    ; None                       ; None                       ; 0.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[28]                       ; Store:inst6|StoreOut[28]        ; Clock      ; Clock    ; None                       ; None                       ; 1.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[9]                          ; Store:inst6|StoreOut[9]         ; Clock      ; Clock    ; None                       ; None                       ; 0.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[16]                         ; Store:inst6|StoreOut[16]        ; Clock      ; Clock    ; None                       ; None                       ; 1.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[11]                       ; MuxALUSourceA:inst20|MuxOut[11] ; Clock      ; Clock    ; None                       ; None                       ; 1.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[19]                       ; MuxALUSourceA:inst20|MuxOut[19] ; Clock      ; Clock    ; None                       ; None                       ; 1.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[5]                        ; MuxALUSourceA:inst20|MuxOut[5]  ; Clock      ; Clock    ; None                       ; None                       ; 1.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[9]                          ; MuxSelEntDesl:inst30|MuxOut[9]  ; Clock      ; Clock    ; None                       ; None                       ; 0.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[10]                       ; MuxSelEntDesl:inst30|MuxOut[10] ; Clock      ; Clock    ; None                       ; None                       ; 0.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[3]                          ; MuxSelEntDesl:inst30|MuxOut[3]  ; Clock      ; Clock    ; None                       ; None                       ; 0.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[31]                         ; Store:inst6|StoreOut[31]        ; Clock      ; Clock    ; None                       ; None                       ; 1.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[28]                         ; MuxSelEntDesl:inst30|MuxOut[28] ; Clock      ; Clock    ; None                       ; None                       ; 0.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[8]                        ; Store:inst6|StoreOut[8]         ; Clock      ; Clock    ; None                       ; None                       ; 1.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[9]                        ; MuxALUSourceA:inst20|MuxOut[9]  ; Clock      ; Clock    ; None                       ; None                       ; 1.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[19]                       ; Store:inst6|StoreOut[19]        ; Clock      ; Clock    ; None                       ; None                       ; 1.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[2]                          ; MuxSelEntDesl:inst30|MuxOut[2]  ; Clock      ; Clock    ; None                       ; None                       ; 0.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[16]                       ; Store:inst6|StoreOut[16]        ; Clock      ; Clock    ; None                       ; None                       ; 1.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[8]                          ; Store:inst6|StoreOut[8]         ; Clock      ; Clock    ; None                       ; None                       ; 1.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[2]                          ; Store:inst6|StoreOut[2]         ; Clock      ; Clock    ; None                       ; None                       ; 1.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[23]                       ; Store:inst6|StoreOut[23]        ; Clock      ; Clock    ; None                       ; None                       ; 1.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[7]                        ; MuxALUSourceB:inst|MuxOut[7]    ; Clock      ; Clock    ; None                       ; None                       ; 1.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[29]                       ; MuxALUSourceA:inst20|MuxOut[29] ; Clock      ; Clock    ; None                       ; None                       ; 1.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[8]                        ; MuxALUSourceA:inst20|MuxOut[8]  ; Clock      ; Clock    ; None                       ; None                       ; 1.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[13]                       ; MuxALUSourceB:inst|MuxOut[13]   ; Clock      ; Clock    ; None                       ; None                       ; 1.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[15]                       ; MuxALUSourceA:inst20|MuxOut[15] ; Clock      ; Clock    ; None                       ; None                       ; 1.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[21]                       ; Store:inst6|StoreOut[21]        ; Clock      ; Clock    ; None                       ; None                       ; 1.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[23]                         ; Store:inst6|StoreOut[23]        ; Clock      ; Clock    ; None                       ; None                       ; 1.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[10]                         ; MuxSelEntDesl:inst30|MuxOut[10] ; Clock      ; Clock    ; None                       ; None                       ; 1.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[17]                       ; MuxALUSourceA:inst20|MuxOut[17] ; Clock      ; Clock    ; None                       ; None                       ; 1.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[19]                         ; MuxSelEntDesl:inst30|MuxOut[19] ; Clock      ; Clock    ; None                       ; None                       ; 1.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[30]                       ; Store:inst6|StoreOut[30]        ; Clock      ; Clock    ; None                       ; None                       ; 1.175 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[9]                          ; MuxSelEntDesl:inst30|MuxOut[9]  ; Clock      ; Clock    ; None                       ; None                       ; 1.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_PC|Saida[26]                        ; MuxALUSourceA:inst20|MuxOut[26] ; Clock      ; Clock    ; None                       ; None                       ; 1.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[17]                         ; MuxSelEntDesl:inst30|MuxOut[17] ; Clock      ; Clock    ; None                       ; None                       ; 1.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[10]                         ; MuxSelEntDesl:inst30|MuxOut[10] ; Clock      ; Clock    ; None                       ; None                       ; 1.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[7]                          ; MuxSelEntDesl:inst30|MuxOut[7]  ; Clock      ; Clock    ; None                       ; None                       ; 1.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst18|SelStore[1]                         ; Store:inst6|StoreOut[18]        ; Clock      ; Clock    ; None                       ; None                       ; 1.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[0]                          ; MuxSelEntDesl:inst30|MuxOut[0]  ; Clock      ; Clock    ; None                       ; None                       ; 1.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[7]                          ; MuxSelEntDesl:inst30|MuxOut[7]  ; Clock      ; Clock    ; None                       ; None                       ; 1.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[13]                       ; MuxALUSourceA:inst20|MuxOut[13] ; Clock      ; Clock    ; None                       ; None                       ; 1.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[8]                          ; MuxALUSourceA:inst20|MuxOut[8]  ; Clock      ; Clock    ; None                       ; None                       ; 1.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[19]                         ; MuxALUSourceA:inst20|MuxOut[19] ; Clock      ; Clock    ; None                       ; None                       ; 1.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[27]                       ; Load:inst7|LoadOut[27]          ; Clock      ; Clock    ; None                       ; None                       ; 1.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[14]                       ; MuxALUSourceA:inst20|MuxOut[14] ; Clock      ; Clock    ; None                       ; None                       ; 1.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst18|ALUSourceA[1]                       ; MuxALUSourceA:inst20|MuxOut[27] ; Clock      ; Clock    ; None                       ; None                       ; 1.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_PC|Saida[2]                         ; MuxALUSourceA:inst20|MuxOut[2]  ; Clock      ; Clock    ; None                       ; None                       ; 1.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[16]                       ; Load:inst7|LoadOut[16]          ; Clock      ; Clock    ; None                       ; None                       ; 0.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[11]                         ; MuxALUSourceA:inst20|MuxOut[11] ; Clock      ; Clock    ; None                       ; None                       ; 1.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[27]                         ; MuxALUSourceB:inst|MuxOut[27]   ; Clock      ; Clock    ; None                       ; None                       ; 1.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[14]                       ; Store:inst6|StoreOut[14]        ; Clock      ; Clock    ; None                       ; None                       ; 1.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_PC|Saida[30]                        ; MuxALUSourceA:inst20|MuxOut[30] ; Clock      ; Clock    ; None                       ; None                       ; 1.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[15]                         ; MuxALUSourceA:inst20|MuxOut[15] ; Clock      ; Clock    ; None                       ; None                       ; 1.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[8]                        ; MuxSelEntDesl:inst30|MuxOut[8]  ; Clock      ; Clock    ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[16]                         ; MuxSelEntDesl:inst30|MuxOut[16] ; Clock      ; Clock    ; None                       ; None                       ; 1.275 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst18|SelEntDesl[0]                       ; MuxSelEntDesl:inst30|MuxOut[10] ; Clock      ; Clock    ; None                       ; None                       ; 1.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[25]                       ; MuxALUSourceA:inst20|MuxOut[25] ; Clock      ; Clock    ; None                       ; None                       ; 1.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[29]                       ; Store:inst6|StoreOut[29]        ; Clock      ; Clock    ; None                       ; None                       ; 1.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[4]                        ; Load:inst7|LoadOut[4]           ; Clock      ; Clock    ; None                       ; None                       ; 0.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[15]                       ; MuxALUSourceB:inst|MuxOut[27]   ; Clock      ; Clock    ; None                       ; None                       ; 1.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[29]                       ; Load:inst7|LoadOut[29]          ; Clock      ; Clock    ; None                       ; None                       ; 0.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[16]                       ; MuxALUSourceA:inst20|MuxOut[16] ; Clock      ; Clock    ; None                       ; None                       ; 1.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[6]                        ; MuxALUSourceA:inst20|MuxOut[6]  ; Clock      ; Clock    ; None                       ; None                       ; 1.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[12]                         ; MuxALUSourceA:inst20|MuxOut[12] ; Clock      ; Clock    ; None                       ; None                       ; 1.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[9]                        ; MuxALUSourceB:inst|MuxOut[9]    ; Clock      ; Clock    ; None                       ; None                       ; 1.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_PC|Saida[15]                        ; MuxALUSourceA:inst20|MuxOut[15] ; Clock      ; Clock    ; None                       ; None                       ; 1.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[9]                          ; MuxALUSourceA:inst20|MuxOut[9]  ; Clock      ; Clock    ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[17]                         ; MuxALUSourceA:inst20|MuxOut[17] ; Clock      ; Clock    ; None                       ; None                       ; 1.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[11]                       ; MuxALUSourceB:inst|MuxOut[13]   ; Clock      ; Clock    ; None                       ; None                       ; 1.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[5]                        ; MuxALUSourceB:inst|MuxOut[7]    ; Clock      ; Clock    ; None                       ; None                       ; 1.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[17]                         ; MuxALUSourceB:inst|MuxOut[17]   ; Clock      ; Clock    ; None                       ; None                       ; 1.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[26]                         ; MuxALUSourceA:inst20|MuxOut[26] ; Clock      ; Clock    ; None                       ; None                       ; 1.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst18|SelStore[1]                         ; Store:inst6|StoreOut[16]        ; Clock      ; Clock    ; None                       ; None                       ; 1.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst18|ALUSourceA[1]                       ; MuxALUSourceA:inst20|MuxOut[10] ; Clock      ; Clock    ; None                       ; None                       ; 1.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[3]                        ; Load:inst7|LoadOut[3]           ; Clock      ; Clock    ; None                       ; None                       ; 1.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_PC|Saida[27]                        ; MuxALUSourceA:inst20|MuxOut[27] ; Clock      ; Clock    ; None                       ; None                       ; 1.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[12]                       ; MuxALUSourceA:inst20|MuxOut[12] ; Clock      ; Clock    ; None                       ; None                       ; 1.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[7]                          ; MuxALUSourceB:inst|MuxOut[7]    ; Clock      ; Clock    ; None                       ; None                       ; 1.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst18|ALUSourceA[0]                       ; MuxALUSourceA:inst20|MuxOut[22] ; Clock      ; Clock    ; None                       ; None                       ; 1.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[5]                        ; Load:inst7|LoadOut[5]           ; Clock      ; Clock    ; None                       ; None                       ; 1.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[12]                         ; Store:inst6|StoreOut[12]        ; Clock      ; Clock    ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[31]                       ; Store:inst6|StoreOut[31]        ; Clock      ; Clock    ; None                       ; None                       ; 1.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst18|ALUSourceB[2]                       ; MuxALUSourceB:inst|MuxOut[18]   ; Clock      ; Clock    ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[14]                         ; Store:inst6|StoreOut[14]        ; Clock      ; Clock    ; None                       ; None                       ; 1.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[7]                        ; MuxALUSourceA:inst20|MuxOut[7]  ; Clock      ; Clock    ; None                       ; None                       ; 1.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[25]                         ; MuxALUSourceA:inst20|MuxOut[25] ; Clock      ; Clock    ; None                       ; None                       ; 1.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[23]                       ; MuxALUSourceA:inst20|MuxOut[23] ; Clock      ; Clock    ; None                       ; None                       ; 1.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_PC|Saida[17]                        ; MuxALUSourceA:inst20|MuxOut[17] ; Clock      ; Clock    ; None                       ; None                       ; 1.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst18|ALUSourceB[0]                       ; MuxALUSourceB:inst|MuxOut[18]   ; Clock      ; Clock    ; None                       ; None                       ; 1.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[20]                       ; MuxALUSourceA:inst20|MuxOut[20] ; Clock      ; Clock    ; None                       ; None                       ; 1.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[21]                         ; MuxALUSourceB:inst|MuxOut[21]   ; Clock      ; Clock    ; None                       ; None                       ; 1.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_PC|Saida[10]                        ; MuxALUSourceA:inst20|MuxOut[10] ; Clock      ; Clock    ; None                       ; None                       ; 1.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[14]                       ; MuxSelEntDesl:inst30|MuxOut[14] ; Clock      ; Clock    ; None                       ; None                       ; 1.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[12]                       ; MuxALUSourceB:inst|MuxOut[14]   ; Clock      ; Clock    ; None                       ; None                       ; 1.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[24]                       ; Load:inst7|LoadOut[24]          ; Clock      ; Clock    ; None                       ; None                       ; 1.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[4]                        ; MuxALUSourceA:inst20|MuxOut[4]  ; Clock      ; Clock    ; None                       ; None                       ; 1.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[5]                        ; MuxALUSourceB:inst|MuxOut[5]    ; Clock      ; Clock    ; None                       ; None                       ; 1.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_PC|Saida[24]                        ; MuxALUSourceA:inst20|MuxOut[24] ; Clock      ; Clock    ; None                       ; None                       ; 1.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[23]                         ; MuxSelEntDesl:inst30|MuxOut[23] ; Clock      ; Clock    ; None                       ; None                       ; 1.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[14]                         ; MuxALUSourceA:inst20|MuxOut[14] ; Clock      ; Clock    ; None                       ; None                       ; 1.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[28]                       ; MuxALUSourceA:inst20|MuxOut[28] ; Clock      ; Clock    ; None                       ; None                       ; 1.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_PC|Saida[11]                        ; MuxALUSourceA:inst20|MuxOut[11] ; Clock      ; Clock    ; None                       ; None                       ; 1.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst18|SelLoad[0]                          ; Load:inst7|LoadOut[18]          ; Clock      ; Clock    ; None                       ; None                       ; 0.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[14]                       ; Load:inst7|LoadOut[14]          ; Clock      ; Clock    ; None                       ; None                       ; 1.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_PC|Saida[14]                        ; MuxALUSourceA:inst20|MuxOut[14] ; Clock      ; Clock    ; None                       ; None                       ; 1.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[9]                          ; MuxALUSourceB:inst|MuxOut[9]    ; Clock      ; Clock    ; None                       ; None                       ; 1.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[18]                         ; MuxALUSourceB:inst|MuxOut[18]   ; Clock      ; Clock    ; None                       ; None                       ; 1.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[15]                       ; MuxSelEntDesl:inst30|MuxOut[15] ; Clock      ; Clock    ; None                       ; None                       ; 1.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst18|ALUSourceA[1]                       ; MuxALUSourceA:inst20|MuxOut[31] ; Clock      ; Clock    ; None                       ; None                       ; 1.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst18|SelLoad[1]                          ; Load:inst7|LoadOut[18]          ; Clock      ; Clock    ; None                       ; None                       ; 1.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst18|SelEntDesl[1]                       ; MuxSelEntDesl:inst30|MuxOut[1]  ; Clock      ; Clock    ; None                       ; None                       ; 1.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[7]                        ; MuxSelEntDesl:inst30|MuxOut[7]  ; Clock      ; Clock    ; None                       ; None                       ; 1.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[25]                         ; MuxSelEntDesl:inst30|MuxOut[25] ; Clock      ; Clock    ; None                       ; None                       ; 1.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[1]                          ; Store:inst6|StoreOut[1]         ; Clock      ; Clock    ; None                       ; None                       ; 1.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[16]                         ; MuxALUSourceB:inst|MuxOut[16]   ; Clock      ; Clock    ; None                       ; None                       ; 1.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[6]                        ; MuxALUSourceB:inst|MuxOut[6]    ; Clock      ; Clock    ; None                       ; None                       ; 1.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[31]                         ; MuxSelEntDesl:inst30|MuxOut[31] ; Clock      ; Clock    ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[22]                       ; Store:inst6|StoreOut[22]        ; Clock      ; Clock    ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[15]                       ; Load:inst7|LoadOut[15]          ; Clock      ; Clock    ; None                       ; None                       ; 1.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[22]                         ; Store:inst6|StoreOut[22]        ; Clock      ; Clock    ; None                       ; None                       ; 1.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[13]                         ; MuxALUSourceA:inst20|MuxOut[13] ; Clock      ; Clock    ; None                       ; None                       ; 1.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst18|SelEntDesl[1]                       ; MuxSelectShift:inst31|MuxOut[1] ; Clock      ; Clock    ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[25]                         ; Store:inst6|StoreOut[25]        ; Clock      ; Clock    ; None                       ; None                       ; 1.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[12]                       ; Load:inst7|LoadOut[12]          ; Clock      ; Clock    ; None                       ; None                       ; 1.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[21]                       ; Load:inst7|LoadOut[21]          ; Clock      ; Clock    ; None                       ; None                       ; 1.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[14]                         ; MuxSelEntDesl:inst30|MuxOut[14] ; Clock      ; Clock    ; None                       ; None                       ; 1.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_PC|Saida[19]                        ; MuxALUSourceA:inst20|MuxOut[19] ; Clock      ; Clock    ; None                       ; None                       ; 1.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_PC|Saida[22]                        ; MuxALUSourceA:inst20|MuxOut[22] ; Clock      ; Clock    ; None                       ; None                       ; 2.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_PC|Saida[21]                        ; MuxALUSourceA:inst20|MuxOut[21] ; Clock      ; Clock    ; None                       ; None                       ; 1.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[3]                          ; Store:inst6|StoreOut[3]         ; Clock      ; Clock    ; None                       ; None                       ; 1.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[11]                         ; MuxSelEntDesl:inst30|MuxOut[11] ; Clock      ; Clock    ; None                       ; None                       ; 1.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[31]                         ; MuxALUSourceB:inst|MuxOut[31]   ; Clock      ; Clock    ; None                       ; None                       ; 1.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst18|SelEntDesl[0]                       ; MuxSelEntDesl:inst30|MuxOut[24] ; Clock      ; Clock    ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[13]                       ; MuxALUSourceB:inst|MuxOut[15]   ; Clock      ; Clock    ; None                       ; None                       ; 1.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[24]                         ; MuxALUSourceB:inst|MuxOut[24]   ; Clock      ; Clock    ; None                       ; None                       ; 1.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[16]                         ; MuxALUSourceA:inst20|MuxOut[16] ; Clock      ; Clock    ; None                       ; None                       ; 1.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[23]                         ; MuxALUSourceB:inst|MuxOut[23]   ; Clock      ; Clock    ; None                       ; None                       ; 1.523 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[14]                       ; MuxALUSourceB:inst|MuxOut[14]   ; Clock      ; Clock    ; None                       ; None                       ; 1.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_PC|Saida[25]                        ; MuxALUSourceA:inst20|MuxOut[25] ; Clock      ; Clock    ; None                       ; None                       ; 2.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_PC|Saida[9]                         ; MuxALUSourceA:inst20|MuxOut[9]  ; Clock      ; Clock    ; None                       ; None                       ; 2.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_PC|Saida[31]                        ; MuxALUSourceA:inst20|MuxOut[31] ; Clock      ; Clock    ; None                       ; None                       ; 1.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[29]                         ; MuxSelEntDesl:inst30|MuxOut[29] ; Clock      ; Clock    ; None                       ; None                       ; 1.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[8]                        ; MuxALUSourceB:inst|MuxOut[8]    ; Clock      ; Clock    ; None                       ; None                       ; 1.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[28]                       ; Load:inst7|LoadOut[28]          ; Clock      ; Clock    ; None                       ; None                       ; 1.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst18|SelEntDesl[0]                       ; MuxSelEntDesl:inst30|MuxOut[8]  ; Clock      ; Clock    ; None                       ; None                       ; 1.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst18|ALUSourceA[1]                       ; MuxALUSourceA:inst20|MuxOut[22] ; Clock      ; Clock    ; None                       ; None                       ; 1.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[24]                         ; Store:inst6|StoreOut[24]        ; Clock      ; Clock    ; None                       ; None                       ; 1.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[31]                         ; MuxALUSourceA:inst20|MuxOut[31] ; Clock      ; Clock    ; None                       ; None                       ; 1.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[22]                       ; Load:inst7|LoadOut[22]          ; Clock      ; Clock    ; None                       ; None                       ; 1.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[16]                         ; MuxSelEntDesl:inst30|MuxOut[16] ; Clock      ; Clock    ; None                       ; None                       ; 1.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst18|ALUSourceB[0]                       ; MuxALUSourceB:inst|MuxOut[16]   ; Clock      ; Clock    ; None                       ; None                       ; 1.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[27]                         ; Store:inst6|StoreOut[27]        ; Clock      ; Clock    ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[15]                       ; MuxSelEntDesl:inst30|MuxOut[28] ; Clock      ; Clock    ; None                       ; None                       ; 1.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[21]                         ; MuxSelEntDesl:inst30|MuxOut[21] ; Clock      ; Clock    ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[14]                         ; MuxSelEntDesl:inst30|MuxOut[14] ; Clock      ; Clock    ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[17]                       ; Store:inst6|StoreOut[17]        ; Clock      ; Clock    ; None                       ; None                       ; 1.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[4]                        ; MuxSelEntDesl:inst30|MuxOut[4]  ; Clock      ; Clock    ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[1]                        ; MuxALUSourceA:inst20|MuxOut[1]  ; Clock      ; Clock    ; None                       ; None                       ; 2.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[15]                       ; MuxSelEntDesl:inst30|MuxOut[29] ; Clock      ; Clock    ; None                       ; None                       ; 1.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[4]                          ; MuxALUSourceB:inst|MuxOut[4]    ; Clock      ; Clock    ; None                       ; None                       ; 1.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_B|Saida[19]                         ; MuxALUSourceB:inst|MuxOut[19]   ; Clock      ; Clock    ; None                       ; None                       ; 1.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[15]                       ; MuxALUSourceB:inst|MuxOut[30]   ; Clock      ; Clock    ; None                       ; None                       ; 1.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_A|Saida[0]                          ; MuxSelEntDesl:inst30|MuxOut[0]  ; Clock      ; Clock    ; None                       ; None                       ; 1.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[11]                       ; Store:inst6|StoreOut[11]        ; Clock      ; Clock    ; None                       ; None                       ; 1.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[10]                       ; MuxALUSourceB:inst|MuxOut[10]   ; Clock      ; Clock    ; None                       ; None                       ; 1.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[25]                       ; Store:inst6|StoreOut[25]        ; Clock      ; Clock    ; None                       ; None                       ; 2.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_MDR|Saida[0]                        ; Load:inst7|LoadOut[0]           ; Clock      ; Clock    ; None                       ; None                       ; 1.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:Reg_PC|Saida[7]                         ; MuxALUSourceA:inst20|MuxOut[7]  ; Clock      ; Clock    ; None                       ; None                       ; 2.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:inst1|Instr15_0[15]                       ; MuxALUSourceB:inst|MuxOut[31]   ; Clock      ; Clock    ; None                       ; None                       ; 1.654 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                 ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+---------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------+
; tsu                                                                                               ;
+-------+--------------+------------+-------+--------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                         ; To Clock ;
+-------+--------------+------------+-------+--------------------------------------------+----------+
; N/A   ; None         ; 4.024 ns   ; Reset ; Controle:inst18|Shift[0]                   ; Clock    ;
; N/A   ; None         ; 4.024 ns   ; Reset ; Controle:inst18|Shift[1]                   ; Clock    ;
; N/A   ; None         ; 4.024 ns   ; Reset ; Controle:inst18|Shift[2]                   ; Clock    ;
; N/A   ; None         ; 3.979 ns   ; Reset ; Controle:inst18|SelEntDesl[1]              ; Clock    ;
; N/A   ; None         ; 3.675 ns   ; Reset ; Controle:inst18|State.RESET                ; Clock    ;
; N/A   ; None         ; 3.675 ns   ; Reset ; Controle:inst18|State.BNE                  ; Clock    ;
; N/A   ; None         ; 3.675 ns   ; Reset ; Controle:inst18|State.BGT                  ; Clock    ;
; N/A   ; None         ; 3.675 ns   ; Reset ; Controle:inst18|State.BLE                  ; Clock    ;
; N/A   ; None         ; 3.675 ns   ; Reset ; Controle:inst18|State.BEQ                  ; Clock    ;
; N/A   ; None         ; 3.675 ns   ; Reset ; Controle:inst18|State.JAL                  ; Clock    ;
; N/A   ; None         ; 3.675 ns   ; Reset ; Controle:inst18|State.ADDI                 ; Clock    ;
; N/A   ; None         ; 3.675 ns   ; Reset ; Controle:inst18|State.WRITE_DEST_LUI       ; Clock    ;
; N/A   ; None         ; 3.675 ns   ; Reset ; Controle:inst18|State.WRITE_DEST_SHIFT     ; Clock    ;
; N/A   ; None         ; 3.472 ns   ; Reset ; Controle:inst18|RegDst[1]                  ; Clock    ;
; N/A   ; None         ; 3.317 ns   ; Reset ; Controle:inst18|State.BRANCH               ; Clock    ;
; N/A   ; None         ; 3.317 ns   ; Reset ; Controle:inst18|State.MULT_2               ; Clock    ;
; N/A   ; None         ; 3.317 ns   ; Reset ; Controle:inst18|State.MULT                 ; Clock    ;
; N/A   ; None         ; 3.294 ns   ; Reset ; Controle:inst18|State.DIV_2                ; Clock    ;
; N/A   ; None         ; 3.294 ns   ; Reset ; Controle:inst18|State.AND                  ; Clock    ;
; N/A   ; None         ; 3.294 ns   ; Reset ; Controle:inst18|State.ADD                  ; Clock    ;
; N/A   ; None         ; 3.294 ns   ; Reset ; Controle:inst18|State.DIV                  ; Clock    ;
; N/A   ; None         ; 3.294 ns   ; Reset ; Controle:inst18|State.MFHI                 ; Clock    ;
; N/A   ; None         ; 3.294 ns   ; Reset ; Controle:inst18|State.SHIFT_SLL            ; Clock    ;
; N/A   ; None         ; 3.294 ns   ; Reset ; Controle:inst18|State.SHIFT_SLLV           ; Clock    ;
; N/A   ; None         ; 3.211 ns   ; Reset ; Controle:inst18|State.SEARCH               ; Clock    ;
; N/A   ; None         ; 3.211 ns   ; Reset ; Controle:inst18|State.SHIFT_RIGHT_L        ; Clock    ;
; N/A   ; None         ; 3.206 ns   ; Reset ; Controle:inst18|SelEntDesl[0]              ; Clock    ;
; N/A   ; None         ; 3.029 ns   ; Reset ; Controle:inst18|State.RTE                  ; Clock    ;
; N/A   ; None         ; 3.029 ns   ; Reset ; Controle:inst18|State.BREAK                ; Clock    ;
; N/A   ; None         ; 3.029 ns   ; Reset ; Controle:inst18|State.SHIFT_LEFT           ; Clock    ;
; N/A   ; None         ; 3.029 ns   ; Reset ; Controle:inst18|State.SHIFT_RIGHT_A        ; Clock    ;
; N/A   ; None         ; 3.029 ns   ; Reset ; Controle:inst18|State.SHIFT_SRA            ; Clock    ;
; N/A   ; None         ; 3.029 ns   ; Reset ; Controle:inst18|State.SHIFT_SRAV           ; Clock    ;
; N/A   ; None         ; 2.398 ns   ; Reset ; Controle:inst18|State.STORE_WORD           ; Clock    ;
; N/A   ; None         ; 2.395 ns   ; Reset ; Controle:inst18|State.MEMORY_READ          ; Clock    ;
; N/A   ; None         ; 1.117 ns   ; Reset ; Controle:inst18|SelStore[0]                ; Clock    ;
; N/A   ; None         ; 1.117 ns   ; Reset ; Controle:inst18|SelStore[1]                ; Clock    ;
; N/A   ; None         ; 1.098 ns   ; Reset ; Controle:inst18|MemWrite                   ; Clock    ;
; N/A   ; None         ; 1.091 ns   ; Reset ; Controle:inst18|PCWriteCond                ; Clock    ;
; N/A   ; None         ; 1.079 ns   ; Reset ; Controle:inst18|MemToReg[2]                ; Clock    ;
; N/A   ; None         ; 1.079 ns   ; Reset ; Controle:inst18|RegDst[0]                  ; Clock    ;
; N/A   ; None         ; 0.871 ns   ; Reset ; Controle:inst18|IorE                       ; Clock    ;
; N/A   ; None         ; 0.871 ns   ; Reset ; Controle:inst18|ALUOp[1]                   ; Clock    ;
; N/A   ; None         ; 0.871 ns   ; Reset ; Controle:inst18|ALUOp[2]                   ; Clock    ;
; N/A   ; None         ; 0.749 ns   ; Reset ; Controle:inst18|State.LOAD_WORD            ; Clock    ;
; N/A   ; None         ; 0.749 ns   ; Reset ; Controle:inst18|State.LOAD_BYTE            ; Clock    ;
; N/A   ; None         ; 0.749 ns   ; Reset ; Controle:inst18|State.LOAD_HALF            ; Clock    ;
; N/A   ; None         ; 0.749 ns   ; Reset ; Controle:inst18|State.WAIT_WRITE           ; Clock    ;
; N/A   ; None         ; 0.749 ns   ; Reset ; Controle:inst18|State.STORE_HALF           ; Clock    ;
; N/A   ; None         ; 0.749 ns   ; Reset ; Controle:inst18|State.STORE_BYTE           ; Clock    ;
; N/A   ; None         ; 0.742 ns   ; Reset ; Controle:inst18|State.JUMP                 ; Clock    ;
; N/A   ; None         ; 0.742 ns   ; Reset ; Controle:inst18|State.WRITE_PC_ALUResult   ; Clock    ;
; N/A   ; None         ; 0.742 ns   ; Reset ; Controle:inst18|State.BEQM_COMP            ; Clock    ;
; N/A   ; None         ; 0.730 ns   ; Reset ; Controle:inst18|State.WAIT_WRITE_2         ; Clock    ;
; N/A   ; None         ; 0.730 ns   ; Reset ; Controle:inst18|State.WRITE_DEST_SLTI      ; Clock    ;
; N/A   ; None         ; 0.730 ns   ; Reset ; Controle:inst18|State.WRITE_DEST_SLT       ; Clock    ;
; N/A   ; None         ; 0.725 ns   ; Reset ; Controle:inst18|SelLoad[0]                 ; Clock    ;
; N/A   ; None         ; 0.725 ns   ; Reset ; Controle:inst18|SelLoad[1]                 ; Clock    ;
; N/A   ; None         ; 0.725 ns   ; Reset ; Controle:inst18|ALUSourceB[1]              ; Clock    ;
; N/A   ; None         ; 0.725 ns   ; Reset ; Controle:inst18|ALUSourceB[2]              ; Clock    ;
; N/A   ; None         ; 0.725 ns   ; Reset ; Controle:inst18|ALUSourceB[0]              ; Clock    ;
; N/A   ; None         ; 0.716 ns   ; Reset ; Controle:inst18|PCSource[0]                ; Clock    ;
; N/A   ; None         ; 0.716 ns   ; Reset ; Controle:inst18|PCSource[1]                ; Clock    ;
; N/A   ; None         ; 0.716 ns   ; Reset ; Controle:inst18|JumpCond[0]                ; Clock    ;
; N/A   ; None         ; 0.716 ns   ; Reset ; Controle:inst18|ALUOutWrite                ; Clock    ;
; N/A   ; None         ; 0.716 ns   ; Reset ; Controle:inst18|IRWrite                    ; Clock    ;
; N/A   ; None         ; 0.716 ns   ; Reset ; Controle:inst18|JumpCond[1]                ; Clock    ;
; N/A   ; None         ; 0.716 ns   ; Reset ; Controle:inst18|MemToReg[1]                ; Clock    ;
; N/A   ; None         ; 0.716 ns   ; Reset ; Controle:inst18|MemToReg[0]                ; Clock    ;
; N/A   ; None         ; 0.716 ns   ; Reset ; Controle:inst18|RegWrite                   ; Clock    ;
; N/A   ; None         ; 0.705 ns   ; Reset ; Controle:inst18|EPCWrite                   ; Clock    ;
; N/A   ; None         ; 0.705 ns   ; Reset ; Controle:inst18|PCWrite                    ; Clock    ;
; N/A   ; None         ; 0.705 ns   ; Reset ; Controle:inst18|IorD[1]                    ; Clock    ;
; N/A   ; None         ; 0.705 ns   ; Reset ; Controle:inst18|IorD[0]                    ; Clock    ;
; N/A   ; None         ; 0.705 ns   ; Reset ; Controle:inst18|MemRead                    ; Clock    ;
; N/A   ; None         ; 0.692 ns   ; Reset ; Controle:inst18|ALUOp[0]                   ; Clock    ;
; N/A   ; None         ; 0.569 ns   ; Reset ; Controle:inst18|ALUSourceA[0]              ; Clock    ;
; N/A   ; None         ; 0.569 ns   ; Reset ; Controle:inst18|ALUSourceA[1]              ; Clock    ;
; N/A   ; None         ; 0.522 ns   ; Reset ; Controle:inst18|State.WRITE_PC_ERROR       ; Clock    ;
; N/A   ; None         ; 0.522 ns   ; Reset ; Controle:inst18|State.OP_BRANCH            ; Clock    ;
; N/A   ; None         ; 0.522 ns   ; Reset ; Controle:inst18|State.STORES_LOADS         ; Clock    ;
; N/A   ; None         ; 0.522 ns   ; Reset ; Controle:inst18|State.ADDIU                ; Clock    ;
; N/A   ; None         ; 0.522 ns   ; Reset ; Controle:inst18|State.LUI                  ; Clock    ;
; N/A   ; None         ; 0.495 ns   ; Reset ; Controle:inst18|State.WAIT_WRITE_3         ; Clock    ;
; N/A   ; None         ; 0.495 ns   ; Reset ; Controle:inst18|State.SLT                  ; Clock    ;
; N/A   ; None         ; 0.367 ns   ; Reset ; Controle:inst18|State.DECODE               ; Clock    ;
; N/A   ; None         ; 0.367 ns   ; Reset ; Controle:inst18|State.WRITE_DEST_31        ; Clock    ;
; N/A   ; None         ; 0.356 ns   ; Reset ; Controle:inst18|State.START                ; Clock    ;
; N/A   ; None         ; 0.356 ns   ; Reset ; Controle:inst18|State.WAIT_READ            ; Clock    ;
; N/A   ; None         ; 0.356 ns   ; Reset ; Controle:inst18|State.SLTI                 ; Clock    ;
; N/A   ; None         ; 0.356 ns   ; Reset ; Controle:inst18|State.WRITE_DEST_RESULT_RT ; Clock    ;
; N/A   ; None         ; 0.356 ns   ; Reset ; Controle:inst18|State.BEQM                 ; Clock    ;
; N/A   ; None         ; 0.356 ns   ; Reset ; Controle:inst18|State.OVERFLOW_ALU         ; Clock    ;
; N/A   ; None         ; 0.343 ns   ; Reset ; Controle:inst18|State.WRITE_DEST_RESULT_RD ; Clock    ;
; N/A   ; None         ; 0.343 ns   ; Reset ; Controle:inst18|State.JR                   ; Clock    ;
; N/A   ; None         ; 0.343 ns   ; Reset ; Controle:inst18|State.SUB                  ; Clock    ;
; N/A   ; None         ; 0.343 ns   ; Reset ; Controle:inst18|State.MFLO                 ; Clock    ;
; N/A   ; None         ; 0.343 ns   ; Reset ; Controle:inst18|State.SHIFT_SRL            ; Clock    ;
+-------+--------------+------------+-------+--------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------+--------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                            ; To           ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------+--------------+------------+
; N/A                                     ; None                                                ; 18.473 ns  ; MuxALUSourceB:inst|MuxOut[2]    ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 18.448 ns  ; MuxALUSourceA:inst20|MuxOut[7]  ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 18.396 ns  ; MuxALUSourceA:inst20|MuxOut[2]  ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 18.375 ns  ; MuxALUSourceA:inst20|MuxOut[0]  ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 18.365 ns  ; MuxALUSourceB:inst|MuxOut[7]    ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 18.358 ns  ; MuxALUSourceA:inst20|MuxOut[6]  ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 18.287 ns  ; MuxALUSourceA:inst20|MuxOut[1]  ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 18.273 ns  ; MuxALUSourceB:inst|MuxOut[0]    ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 18.237 ns  ; MuxALUSourceA:inst20|MuxOut[3]  ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 18.186 ns  ; MuxALUSourceB:inst|MuxOut[1]    ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 18.184 ns  ; MuxALUSourceA:inst20|MuxOut[5]  ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 18.062 ns  ; MuxALUSourceB:inst|MuxOut[3]    ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 18.026 ns  ; MuxALUSourceB:inst|MuxOut[5]    ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 17.980 ns  ; MuxALUSourceB:inst|MuxOut[4]    ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 17.891 ns  ; MuxALUSourceA:inst20|MuxOut[4]  ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 17.872 ns  ; MuxALUSourceB:inst|MuxOut[6]    ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 17.215 ns  ; MuxALUSourceA:inst20|MuxOut[9]  ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 17.172 ns  ; MuxALUSourceA:inst20|MuxOut[8]  ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 16.920 ns  ; MuxALUSourceB:inst|MuxOut[11]   ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 16.834 ns  ; MuxALUSourceA:inst20|MuxOut[10] ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 16.691 ns  ; MuxALUSourceB:inst|MuxOut[8]    ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 16.473 ns  ; MuxALUSourceB:inst|MuxOut[9]    ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 16.401 ns  ; MuxALUSourceB:inst|MuxOut[14]   ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 16.237 ns  ; MuxALUSourceB:inst|MuxOut[10]   ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 16.212 ns  ; Controle:inst18|ALUOp[1]        ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 16.155 ns  ; Controle:inst18|ALUOp[0]        ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 16.127 ns  ; MuxALUSourceB:inst|MuxOut[13]   ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 16.081 ns  ; Controle:inst18|ALUOp[2]        ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 16.044 ns  ; MuxALUSourceB:inst|MuxOut[15]   ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 15.930 ns  ; MuxALUSourceA:inst20|MuxOut[11] ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 15.825 ns  ; MuxALUSourceA:inst20|MuxOut[15] ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 15.677 ns  ; MuxALUSourceA:inst20|MuxOut[12] ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 15.622 ns  ; MuxALUSourceB:inst|MuxOut[17]   ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 15.526 ns  ; MuxALUSourceA:inst20|MuxOut[13] ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 15.479 ns  ; MuxALUSourceB:inst|MuxOut[16]   ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 15.410 ns  ; MuxALUSourceB:inst|MuxOut[18]   ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 15.377 ns  ; MuxALUSourceB:inst|MuxOut[12]   ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 15.367 ns  ; MuxALUSourceA:inst20|MuxOut[17] ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 15.260 ns  ; MuxALUSourceB:inst|MuxOut[19]   ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 15.192 ns  ; MuxALUSourceA:inst20|MuxOut[14] ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 14.849 ns  ; MuxALUSourceB:inst|MuxOut[21]   ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 14.807 ns  ; MuxALUSourceA:inst20|MuxOut[16] ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 14.691 ns  ; MuxALUSourceA:inst20|MuxOut[21] ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 14.488 ns  ; MuxALUSourceA:inst20|MuxOut[18] ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 14.428 ns  ; MuxALUSourceA:inst20|MuxOut[20] ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 14.422 ns  ; MuxALUSourceA:inst20|MuxOut[19] ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 14.353 ns  ; MuxALUSourceB:inst|MuxOut[20]   ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 13.988 ns  ; MuxALUSourceA:inst20|MuxOut[30] ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 13.860 ns  ; MuxALUSourceA:inst20|MuxOut[23] ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 13.767 ns  ; MuxALUSourceA:inst20|MuxOut[22] ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 13.731 ns  ; MuxALUSourceB:inst|MuxOut[22]   ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 13.630 ns  ; MuxALUSourceB:inst|MuxOut[28]   ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 13.598 ns  ; MuxALUSourceA:inst20|MuxOut[25] ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 13.580 ns  ; MuxALUSourceB:inst|MuxOut[23]   ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 13.402 ns  ; MuxALUSourceA:inst20|MuxOut[26] ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 13.389 ns  ; MuxALUSourceA:inst20|MuxOut[24] ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 13.314 ns  ; MuxALUSourceA:inst20|MuxOut[27] ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 13.312 ns  ; MuxALUSourceB:inst|MuxOut[30]   ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 13.280 ns  ; MuxALUSourceB:inst|MuxOut[24]   ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 13.182 ns  ; MuxALUSourceB:inst|MuxOut[25]   ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 13.125 ns  ; MuxALUSourceB:inst|MuxOut[27]   ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 13.057 ns  ; MuxALUSourceA:inst20|MuxOut[29] ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 13.038 ns  ; MuxALUSourceB:inst|MuxOut[29]   ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 13.034 ns  ; MuxALUSourceA:inst20|MuxOut[28] ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 12.857 ns  ; MuxALUSourceA:inst20|MuxOut[31] ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 12.608 ns  ; MuxALUSourceB:inst|MuxOut[26]   ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 12.366 ns  ; MuxALUSourceB:inst|MuxOut[31]   ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 12.202 ns  ; Load:inst7|LoadOut[31]          ; outData[31]  ; Clock      ;
; N/A                                     ; None                                                ; 12.152 ns  ; Load:inst7|LoadOut[0]           ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 11.813 ns  ; Store:inst6|StoreOut[21]        ; outStore[21] ; Clock      ;
; N/A                                     ; None                                                ; 11.799 ns  ; Store:inst6|StoreOut[27]        ; outStore[27] ; Clock      ;
; N/A                                     ; None                                                ; 11.575 ns  ; Controle:inst18|MemToReg[1]     ; outData[6]   ; Clock      ;
; N/A                                     ; None                                                ; 11.350 ns  ; Controle:inst18|MemToReg[1]     ; outData[11]  ; Clock      ;
; N/A                                     ; None                                                ; 11.338 ns  ; Load:inst7|LoadOut[28]          ; outData[28]  ; Clock      ;
; N/A                                     ; None                                                ; 11.285 ns  ; Store:inst6|StoreOut[17]        ; outStore[17] ; Clock      ;
; N/A                                     ; None                                                ; 11.142 ns  ; Store:inst6|StoreOut[20]        ; outStore[20] ; Clock      ;
; N/A                                     ; None                                                ; 11.096 ns  ; Load:inst7|LoadOut[2]           ; outData[2]   ; Clock      ;
; N/A                                     ; None                                                ; 11.081 ns  ; Load:inst7|LoadOut[9]           ; outData[9]   ; Clock      ;
; N/A                                     ; None                                                ; 11.064 ns  ; Load:inst7|LoadOut[4]           ; outData[4]   ; Clock      ;
; N/A                                     ; None                                                ; 11.021 ns  ; Load:inst7|LoadOut[7]           ; outData[7]   ; Clock      ;
; N/A                                     ; None                                                ; 11.013 ns  ; Load:inst7|LoadOut[12]          ; outData[12]  ; Clock      ;
; N/A                                     ; None                                                ; 10.987 ns  ; Load:inst7|LoadOut[20]          ; outData[20]  ; Clock      ;
; N/A                                     ; None                                                ; 10.986 ns  ; Controle:inst18|MemToReg[1]     ; outData[13]  ; Clock      ;
; N/A                                     ; None                                                ; 10.935 ns  ; Load:inst7|LoadOut[27]          ; outData[27]  ; Clock      ;
; N/A                                     ; None                                                ; 10.924 ns  ; Load:inst7|LoadOut[13]          ; outData[13]  ; Clock      ;
; N/A                                     ; None                                                ; 10.859 ns  ; Load:inst7|LoadOut[26]          ; outData[26]  ; Clock      ;
; N/A                                     ; None                                                ; 10.855 ns  ; Store:inst6|StoreOut[28]        ; outStore[28] ; Clock      ;
; N/A                                     ; None                                                ; 10.855 ns  ; Load:inst7|LoadOut[11]          ; outData[11]  ; Clock      ;
; N/A                                     ; None                                                ; 10.829 ns  ; Controle:inst18|MemToReg[1]     ; outData[8]   ; Clock      ;
; N/A                                     ; None                                                ; 10.804 ns  ; Load:inst7|LoadOut[5]           ; outLoad[5]   ; Clock      ;
; N/A                                     ; None                                                ; 10.793 ns  ; Controle:inst18|MemToReg[1]     ; outData[14]  ; Clock      ;
; N/A                                     ; None                                                ; 10.789 ns  ; Store:inst6|StoreOut[7]         ; outStore[7]  ; Clock      ;
; N/A                                     ; None                                                ; 10.779 ns  ; Store:inst6|StoreOut[25]        ; outStore[25] ; Clock      ;
; N/A                                     ; None                                                ; 10.739 ns  ; Controle:inst18|MemToReg[1]     ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 10.730 ns  ; Load:inst7|LoadOut[8]           ; outData[8]   ; Clock      ;
; N/A                                     ; None                                                ; 10.728 ns  ; Controle:inst18|MemToReg[2]     ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 10.712 ns  ; Load:inst7|LoadOut[17]          ; outData[17]  ; Clock      ;
; N/A                                     ; None                                                ; 10.707 ns  ; Store:inst6|StoreOut[10]        ; outStore[10] ; Clock      ;
; N/A                                     ; None                                                ; 10.706 ns  ; Load:inst7|LoadOut[25]          ; outData[25]  ; Clock      ;
; N/A                                     ; None                                                ; 10.669 ns  ; Controle:inst18|MemToReg[1]     ; outData[17]  ; Clock      ;
; N/A                                     ; None                                                ; 10.622 ns  ; Load:inst7|LoadOut[14]          ; outData[14]  ; Clock      ;
; N/A                                     ; None                                                ; 10.600 ns  ; Store:inst6|StoreOut[5]         ; outStore[5]  ; Clock      ;
; N/A                                     ; None                                                ; 10.575 ns  ; Load:inst7|LoadOut[21]          ; outLoad[21]  ; Clock      ;
; N/A                                     ; None                                                ; 10.561 ns  ; Controle:inst18|MemToReg[1]     ; outData[20]  ; Clock      ;
; N/A                                     ; None                                                ; 10.537 ns  ; Load:inst7|LoadOut[16]          ; outLoad[16]  ; Clock      ;
; N/A                                     ; None                                                ; 10.528 ns  ; Load:inst7|LoadOut[13]          ; outLoad[13]  ; Clock      ;
; N/A                                     ; None                                                ; 10.526 ns  ; Load:inst7|LoadOut[6]           ; outData[6]   ; Clock      ;
; N/A                                     ; None                                                ; 10.499 ns  ; Store:inst6|StoreOut[19]        ; outStore[19] ; Clock      ;
; N/A                                     ; None                                                ; 10.496 ns  ; Store:inst6|StoreOut[18]        ; outStore[18] ; Clock      ;
; N/A                                     ; None                                                ; 10.488 ns  ; Load:inst7|LoadOut[23]          ; outData[23]  ; Clock      ;
; N/A                                     ; None                                                ; 10.469 ns  ; Store:inst6|StoreOut[4]         ; outStore[4]  ; Clock      ;
; N/A                                     ; None                                                ; 10.469 ns  ; Load:inst7|LoadOut[29]          ; outData[29]  ; Clock      ;
; N/A                                     ; None                                                ; 10.436 ns  ; Store:inst6|StoreOut[29]        ; outStore[29] ; Clock      ;
; N/A                                     ; None                                                ; 10.427 ns  ; Load:inst7|LoadOut[19]          ; outData[19]  ; Clock      ;
; N/A                                     ; None                                                ; 10.404 ns  ; Load:inst7|LoadOut[1]           ; outData[1]   ; Clock      ;
; N/A                                     ; None                                                ; 10.399 ns  ; Store:inst6|StoreOut[1]         ; outStore[1]  ; Clock      ;
; N/A                                     ; None                                                ; 10.375 ns  ; Controle:inst18|MemToReg[1]     ; outData[12]  ; Clock      ;
; N/A                                     ; None                                                ; 10.359 ns  ; Store:inst6|StoreOut[16]        ; outStore[16] ; Clock      ;
; N/A                                     ; None                                                ; 10.346 ns  ; Load:inst7|LoadOut[15]          ; outLoad[15]  ; Clock      ;
; N/A                                     ; None                                                ; 10.342 ns  ; Store:inst6|StoreOut[3]         ; outStore[3]  ; Clock      ;
; N/A                                     ; None                                                ; 10.308 ns  ; Load:inst7|LoadOut[29]          ; outLoad[29]  ; Clock      ;
; N/A                                     ; None                                                ; 10.298 ns  ; Store:inst6|StoreOut[0]         ; outStore[0]  ; Clock      ;
; N/A                                     ; None                                                ; 10.272 ns  ; Store:inst6|StoreOut[8]         ; outStore[8]  ; Clock      ;
; N/A                                     ; None                                                ; 10.253 ns  ; Controle:inst18|MemToReg[1]     ; outData[2]   ; Clock      ;
; N/A                                     ; None                                                ; 10.210 ns  ; Store:inst6|StoreOut[13]        ; outStore[13] ; Clock      ;
; N/A                                     ; None                                                ; 10.203 ns  ; Load:inst7|LoadOut[21]          ; outData[21]  ; Clock      ;
; N/A                                     ; None                                                ; 10.195 ns  ; Store:inst6|StoreOut[24]        ; outStore[24] ; Clock      ;
; N/A                                     ; None                                                ; 10.180 ns  ; Controle:inst18|MemToReg[1]     ; outData[31]  ; Clock      ;
; N/A                                     ; None                                                ; 10.175 ns  ; Load:inst7|LoadOut[14]          ; outLoad[14]  ; Clock      ;
; N/A                                     ; None                                                ; 10.165 ns  ; Load:inst7|LoadOut[18]          ; outData[18]  ; Clock      ;
; N/A                                     ; None                                                ; 10.161 ns  ; Load:inst7|LoadOut[16]          ; outData[16]  ; Clock      ;
; N/A                                     ; None                                                ; 10.151 ns  ; Load:inst7|LoadOut[24]          ; outData[24]  ; Clock      ;
; N/A                                     ; None                                                ; 10.139 ns  ; Load:inst7|LoadOut[30]          ; outData[30]  ; Clock      ;
; N/A                                     ; None                                                ; 10.134 ns  ; Store:inst6|StoreOut[12]        ; outStore[12] ; Clock      ;
; N/A                                     ; None                                                ; 10.129 ns  ; Load:inst7|LoadOut[11]          ; outLoad[11]  ; Clock      ;
; N/A                                     ; None                                                ; 10.109 ns  ; Store:inst6|StoreOut[2]         ; outStore[2]  ; Clock      ;
; N/A                                     ; None                                                ; 10.098 ns  ; Store:inst6|StoreOut[9]         ; outStore[9]  ; Clock      ;
; N/A                                     ; None                                                ; 10.089 ns  ; Controle:inst18|MemToReg[0]     ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 10.064 ns  ; Load:inst7|LoadOut[5]           ; outData[5]   ; Clock      ;
; N/A                                     ; None                                                ; 10.046 ns  ; Store:inst6|StoreOut[23]        ; outStore[23] ; Clock      ;
; N/A                                     ; None                                                ; 10.042 ns  ; Load:inst7|LoadOut[1]           ; outLoad[1]   ; Clock      ;
; N/A                                     ; None                                                ; 10.010 ns  ; Controle:inst18|IorD[0]         ; Address[3]   ; Clock      ;
; N/A                                     ; None                                                ; 10.007 ns  ; Load:inst7|LoadOut[3]           ; outData[3]   ; Clock      ;
; N/A                                     ; None                                                ; 9.997 ns   ; Load:inst7|LoadOut[22]          ; outData[22]  ; Clock      ;
; N/A                                     ; None                                                ; 9.984 ns   ; Load:inst7|LoadOut[8]           ; outLoad[8]   ; Clock      ;
; N/A                                     ; None                                                ; 9.975 ns   ; Load:inst7|LoadOut[4]           ; outLoad[4]   ; Clock      ;
; N/A                                     ; None                                                ; 9.961 ns   ; Load:inst7|LoadOut[10]          ; outData[10]  ; Clock      ;
; N/A                                     ; None                                                ; 9.934 ns   ; Load:inst7|LoadOut[6]           ; outLoad[6]   ; Clock      ;
; N/A                                     ; None                                                ; 9.930 ns   ; Controle:inst18|MemToReg[2]     ; outData[31]  ; Clock      ;
; N/A                                     ; None                                                ; 9.925 ns   ; Store:inst6|StoreOut[14]        ; outStore[14] ; Clock      ;
; N/A                                     ; None                                                ; 9.921 ns   ; Load:inst7|LoadOut[15]          ; outData[15]  ; Clock      ;
; N/A                                     ; None                                                ; 9.903 ns   ; Controle:inst18|MemToReg[1]     ; outData[3]   ; Clock      ;
; N/A                                     ; None                                                ; 9.868 ns   ; Store:inst6|StoreOut[26]        ; outStore[26] ; Clock      ;
; N/A                                     ; None                                                ; 9.821 ns   ; Controle:inst18|MemToReg[1]     ; outData[28]  ; Clock      ;
; N/A                                     ; None                                                ; 9.791 ns   ; Load:inst7|LoadOut[0]           ; outLoad[0]   ; Clock      ;
; N/A                                     ; None                                                ; 9.775 ns   ; Load:inst7|LoadOut[20]          ; outLoad[20]  ; Clock      ;
; N/A                                     ; None                                                ; 9.774 ns   ; Load:inst7|LoadOut[12]          ; outLoad[12]  ; Clock      ;
; N/A                                     ; None                                                ; 9.770 ns   ; Store:inst6|StoreOut[15]        ; outStore[15] ; Clock      ;
; N/A                                     ; None                                                ; 9.762 ns   ; Load:inst7|LoadOut[30]          ; outLoad[30]  ; Clock      ;
; N/A                                     ; None                                                ; 9.756 ns   ; Load:inst7|LoadOut[9]           ; outLoad[9]   ; Clock      ;
; N/A                                     ; None                                                ; 9.751 ns   ; Store:inst6|StoreOut[11]        ; outStore[11] ; Clock      ;
; N/A                                     ; None                                                ; 9.732 ns   ; Load:inst7|LoadOut[7]           ; outLoad[7]   ; Clock      ;
; N/A                                     ; None                                                ; 9.716 ns   ; Load:inst7|LoadOut[28]          ; outLoad[28]  ; Clock      ;
; N/A                                     ; None                                                ; 9.668 ns   ; Controle:inst18|MemToReg[1]     ; outData[7]   ; Clock      ;
; N/A                                     ; None                                                ; 9.666 ns   ; Load:inst7|LoadOut[23]          ; outLoad[23]  ; Clock      ;
; N/A                                     ; None                                                ; 9.649 ns   ; Store:inst6|StoreOut[30]        ; outStore[30] ; Clock      ;
; N/A                                     ; None                                                ; 9.648 ns   ; Load:inst7|LoadOut[27]          ; outLoad[27]  ; Clock      ;
; N/A                                     ; None                                                ; 9.634 ns   ; Store:inst6|StoreOut[22]        ; outStore[22] ; Clock      ;
; N/A                                     ; None                                                ; 9.604 ns   ; Controle:inst18|MemToReg[1]     ; outData[1]   ; Clock      ;
; N/A                                     ; None                                                ; 9.602 ns   ; Load:inst7|LoadOut[3]           ; outLoad[3]   ; Clock      ;
; N/A                                     ; None                                                ; 9.586 ns   ; Controle:inst18|MemToReg[2]     ; outData[12]  ; Clock      ;
; N/A                                     ; None                                                ; 9.582 ns   ; Load:inst7|LoadOut[17]          ; outLoad[17]  ; Clock      ;
; N/A                                     ; None                                                ; 9.569 ns   ; Controle:inst18|MemToReg[2]     ; outData[7]   ; Clock      ;
; N/A                                     ; None                                                ; 9.546 ns   ; Load:inst7|LoadOut[31]          ; outLoad[31]  ; Clock      ;
; N/A                                     ; None                                                ; 9.545 ns   ; Load:inst7|LoadOut[22]          ; outLoad[22]  ; Clock      ;
; N/A                                     ; None                                                ; 9.518 ns   ; Controle:inst18|IorD[0]         ; Address[25]  ; Clock      ;
; N/A                                     ; None                                                ; 9.481 ns   ; Controle:inst18|MemToReg[2]     ; outData[2]   ; Clock      ;
; N/A                                     ; None                                                ; 9.446 ns   ; Controle:inst18|MemToReg[2]     ; outData[11]  ; Clock      ;
; N/A                                     ; None                                                ; 9.438 ns   ; Controle:inst18|IorD[0]         ; Address[2]   ; Clock      ;
; N/A                                     ; None                                                ; 9.416 ns   ; Store:inst6|StoreOut[31]        ; outStore[31] ; Clock      ;
; N/A                                     ; None                                                ; 9.414 ns   ; Controle:inst18|MemToReg[2]     ; outData[20]  ; Clock      ;
; N/A                                     ; None                                                ; 9.406 ns   ; Load:inst7|LoadOut[26]          ; outLoad[26]  ; Clock      ;
; N/A                                     ; None                                                ; 9.404 ns   ; RegDesloc:inst5|temp[0]         ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 9.404 ns   ; Controle:inst18|MemToReg[1]     ; outData[4]   ; Clock      ;
; N/A                                     ; None                                                ; 9.372 ns   ; Controle:inst18|MemToReg[2]     ; outData[4]   ; Clock      ;
; N/A                                     ; None                                                ; 9.359 ns   ; Controle:inst18|MemToReg[2]     ; outData[17]  ; Clock      ;
; N/A                                     ; None                                                ; 9.358 ns   ; Controle:inst18|IorD[0]         ; Address[13]  ; Clock      ;
; N/A                                     ; None                                                ; 9.351 ns   ; Load:inst7|LoadOut[2]           ; outLoad[2]   ; Clock      ;
; N/A                                     ; None                                                ; 9.340 ns   ; Registrador:Reg_A|Saida[30]     ; Address[30]  ; Clock      ;
; N/A                                     ; None                                                ; 9.323 ns   ; Registrador:ALUOut|Saida[0]     ; outData[0]   ; Clock      ;
; N/A                                     ; None                                                ; 9.318 ns   ; Controle:inst18|IorD[1]         ; Address[30]  ; Clock      ;
; N/A                                     ; None                                                ; 9.304 ns   ; Controle:inst18|MemToReg[0]     ; outData[31]  ; Clock      ;
; N/A                                     ; None                                                ; 9.292 ns   ; Load:inst7|LoadOut[19]          ; outLoad[19]  ; Clock      ;
; N/A                                     ; None                                                ; 9.284 ns   ; Load:inst7|LoadOut[10]          ; outLoad[10]  ; Clock      ;
; N/A                                     ; None                                                ; 9.284 ns   ; Controle:inst18|MemToReg[1]     ; outData[10]  ; Clock      ;
; N/A                                     ; None                                                ; 9.273 ns   ; Controle:inst18|IorD[0]         ; Address[10]  ; Clock      ;
; N/A                                     ; None                                                ; 9.233 ns   ; Controle:inst18|IorD[0]         ; Address[1]   ; Clock      ;
; N/A                                     ; None                                                ; 9.229 ns   ; Controle:inst18|IorD[0]         ; Address[8]   ; Clock      ;
; N/A                                     ; None                                                ; 9.227 ns   ; Load:inst7|LoadOut[18]          ; outLoad[18]  ; Clock      ;
; N/A                                     ; None                                                ; 9.224 ns   ; Controle:inst18|MemToReg[1]     ; outData[24]  ; Clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                 ;              ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------+--------------+------------+


+---------------------------------------------------------------------------------------------------------+
; th                                                                                                      ;
+---------------+-------------+-----------+-------+--------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                         ; To Clock ;
+---------------+-------------+-----------+-------+--------------------------------------------+----------+
; N/A           ; None        ; -0.104 ns ; Reset ; Controle:inst18|State.WRITE_DEST_RESULT_RD ; Clock    ;
; N/A           ; None        ; -0.104 ns ; Reset ; Controle:inst18|State.JR                   ; Clock    ;
; N/A           ; None        ; -0.104 ns ; Reset ; Controle:inst18|State.SUB                  ; Clock    ;
; N/A           ; None        ; -0.104 ns ; Reset ; Controle:inst18|State.MFLO                 ; Clock    ;
; N/A           ; None        ; -0.104 ns ; Reset ; Controle:inst18|State.SHIFT_SRL            ; Clock    ;
; N/A           ; None        ; -0.117 ns ; Reset ; Controle:inst18|State.START                ; Clock    ;
; N/A           ; None        ; -0.117 ns ; Reset ; Controle:inst18|State.WAIT_READ            ; Clock    ;
; N/A           ; None        ; -0.117 ns ; Reset ; Controle:inst18|State.SLTI                 ; Clock    ;
; N/A           ; None        ; -0.117 ns ; Reset ; Controle:inst18|State.WRITE_DEST_RESULT_RT ; Clock    ;
; N/A           ; None        ; -0.117 ns ; Reset ; Controle:inst18|State.BEQM                 ; Clock    ;
; N/A           ; None        ; -0.117 ns ; Reset ; Controle:inst18|State.OVERFLOW_ALU         ; Clock    ;
; N/A           ; None        ; -0.128 ns ; Reset ; Controle:inst18|State.DECODE               ; Clock    ;
; N/A           ; None        ; -0.128 ns ; Reset ; Controle:inst18|State.WRITE_DEST_31        ; Clock    ;
; N/A           ; None        ; -0.256 ns ; Reset ; Controle:inst18|State.WAIT_WRITE_3         ; Clock    ;
; N/A           ; None        ; -0.256 ns ; Reset ; Controle:inst18|State.SLT                  ; Clock    ;
; N/A           ; None        ; -0.283 ns ; Reset ; Controle:inst18|State.WRITE_PC_ERROR       ; Clock    ;
; N/A           ; None        ; -0.283 ns ; Reset ; Controle:inst18|State.OP_BRANCH            ; Clock    ;
; N/A           ; None        ; -0.283 ns ; Reset ; Controle:inst18|State.STORES_LOADS         ; Clock    ;
; N/A           ; None        ; -0.283 ns ; Reset ; Controle:inst18|State.ADDIU                ; Clock    ;
; N/A           ; None        ; -0.283 ns ; Reset ; Controle:inst18|State.LUI                  ; Clock    ;
; N/A           ; None        ; -0.330 ns ; Reset ; Controle:inst18|ALUSourceA[0]              ; Clock    ;
; N/A           ; None        ; -0.330 ns ; Reset ; Controle:inst18|ALUSourceA[1]              ; Clock    ;
; N/A           ; None        ; -0.453 ns ; Reset ; Controle:inst18|ALUOp[0]                   ; Clock    ;
; N/A           ; None        ; -0.466 ns ; Reset ; Controle:inst18|EPCWrite                   ; Clock    ;
; N/A           ; None        ; -0.466 ns ; Reset ; Controle:inst18|PCWrite                    ; Clock    ;
; N/A           ; None        ; -0.466 ns ; Reset ; Controle:inst18|IorD[1]                    ; Clock    ;
; N/A           ; None        ; -0.466 ns ; Reset ; Controle:inst18|IorD[0]                    ; Clock    ;
; N/A           ; None        ; -0.466 ns ; Reset ; Controle:inst18|MemRead                    ; Clock    ;
; N/A           ; None        ; -0.477 ns ; Reset ; Controle:inst18|PCSource[0]                ; Clock    ;
; N/A           ; None        ; -0.477 ns ; Reset ; Controle:inst18|PCSource[1]                ; Clock    ;
; N/A           ; None        ; -0.477 ns ; Reset ; Controle:inst18|JumpCond[0]                ; Clock    ;
; N/A           ; None        ; -0.477 ns ; Reset ; Controle:inst18|ALUOutWrite                ; Clock    ;
; N/A           ; None        ; -0.477 ns ; Reset ; Controle:inst18|IRWrite                    ; Clock    ;
; N/A           ; None        ; -0.477 ns ; Reset ; Controle:inst18|JumpCond[1]                ; Clock    ;
; N/A           ; None        ; -0.477 ns ; Reset ; Controle:inst18|MemToReg[1]                ; Clock    ;
; N/A           ; None        ; -0.477 ns ; Reset ; Controle:inst18|MemToReg[0]                ; Clock    ;
; N/A           ; None        ; -0.477 ns ; Reset ; Controle:inst18|RegWrite                   ; Clock    ;
; N/A           ; None        ; -0.486 ns ; Reset ; Controle:inst18|SelLoad[0]                 ; Clock    ;
; N/A           ; None        ; -0.486 ns ; Reset ; Controle:inst18|SelLoad[1]                 ; Clock    ;
; N/A           ; None        ; -0.486 ns ; Reset ; Controle:inst18|ALUSourceB[1]              ; Clock    ;
; N/A           ; None        ; -0.486 ns ; Reset ; Controle:inst18|ALUSourceB[2]              ; Clock    ;
; N/A           ; None        ; -0.486 ns ; Reset ; Controle:inst18|ALUSourceB[0]              ; Clock    ;
; N/A           ; None        ; -0.491 ns ; Reset ; Controle:inst18|State.WAIT_WRITE_2         ; Clock    ;
; N/A           ; None        ; -0.491 ns ; Reset ; Controle:inst18|State.WRITE_DEST_SLTI      ; Clock    ;
; N/A           ; None        ; -0.491 ns ; Reset ; Controle:inst18|State.WRITE_DEST_SLT       ; Clock    ;
; N/A           ; None        ; -0.503 ns ; Reset ; Controle:inst18|State.JUMP                 ; Clock    ;
; N/A           ; None        ; -0.503 ns ; Reset ; Controle:inst18|State.WRITE_PC_ALUResult   ; Clock    ;
; N/A           ; None        ; -0.503 ns ; Reset ; Controle:inst18|State.BEQM_COMP            ; Clock    ;
; N/A           ; None        ; -0.510 ns ; Reset ; Controle:inst18|State.LOAD_WORD            ; Clock    ;
; N/A           ; None        ; -0.510 ns ; Reset ; Controle:inst18|State.LOAD_BYTE            ; Clock    ;
; N/A           ; None        ; -0.510 ns ; Reset ; Controle:inst18|State.LOAD_HALF            ; Clock    ;
; N/A           ; None        ; -0.510 ns ; Reset ; Controle:inst18|State.WAIT_WRITE           ; Clock    ;
; N/A           ; None        ; -0.510 ns ; Reset ; Controle:inst18|State.STORE_HALF           ; Clock    ;
; N/A           ; None        ; -0.510 ns ; Reset ; Controle:inst18|State.STORE_BYTE           ; Clock    ;
; N/A           ; None        ; -0.632 ns ; Reset ; Controle:inst18|IorE                       ; Clock    ;
; N/A           ; None        ; -0.632 ns ; Reset ; Controle:inst18|ALUOp[1]                   ; Clock    ;
; N/A           ; None        ; -0.632 ns ; Reset ; Controle:inst18|ALUOp[2]                   ; Clock    ;
; N/A           ; None        ; -0.840 ns ; Reset ; Controle:inst18|MemToReg[2]                ; Clock    ;
; N/A           ; None        ; -0.840 ns ; Reset ; Controle:inst18|RegDst[0]                  ; Clock    ;
; N/A           ; None        ; -0.852 ns ; Reset ; Controle:inst18|PCWriteCond                ; Clock    ;
; N/A           ; None        ; -0.859 ns ; Reset ; Controle:inst18|MemWrite                   ; Clock    ;
; N/A           ; None        ; -0.878 ns ; Reset ; Controle:inst18|SelStore[0]                ; Clock    ;
; N/A           ; None        ; -0.878 ns ; Reset ; Controle:inst18|SelStore[1]                ; Clock    ;
; N/A           ; None        ; -2.156 ns ; Reset ; Controle:inst18|State.MEMORY_READ          ; Clock    ;
; N/A           ; None        ; -2.159 ns ; Reset ; Controle:inst18|State.STORE_WORD           ; Clock    ;
; N/A           ; None        ; -2.790 ns ; Reset ; Controle:inst18|State.RTE                  ; Clock    ;
; N/A           ; None        ; -2.790 ns ; Reset ; Controle:inst18|State.BREAK                ; Clock    ;
; N/A           ; None        ; -2.790 ns ; Reset ; Controle:inst18|State.SHIFT_LEFT           ; Clock    ;
; N/A           ; None        ; -2.790 ns ; Reset ; Controle:inst18|State.SHIFT_RIGHT_A        ; Clock    ;
; N/A           ; None        ; -2.790 ns ; Reset ; Controle:inst18|State.SHIFT_SRA            ; Clock    ;
; N/A           ; None        ; -2.790 ns ; Reset ; Controle:inst18|State.SHIFT_SRAV           ; Clock    ;
; N/A           ; None        ; -2.967 ns ; Reset ; Controle:inst18|SelEntDesl[0]              ; Clock    ;
; N/A           ; None        ; -2.972 ns ; Reset ; Controle:inst18|State.SEARCH               ; Clock    ;
; N/A           ; None        ; -2.972 ns ; Reset ; Controle:inst18|State.SHIFT_RIGHT_L        ; Clock    ;
; N/A           ; None        ; -3.055 ns ; Reset ; Controle:inst18|State.DIV_2                ; Clock    ;
; N/A           ; None        ; -3.055 ns ; Reset ; Controle:inst18|State.AND                  ; Clock    ;
; N/A           ; None        ; -3.055 ns ; Reset ; Controle:inst18|State.ADD                  ; Clock    ;
; N/A           ; None        ; -3.055 ns ; Reset ; Controle:inst18|State.DIV                  ; Clock    ;
; N/A           ; None        ; -3.055 ns ; Reset ; Controle:inst18|State.MFHI                 ; Clock    ;
; N/A           ; None        ; -3.055 ns ; Reset ; Controle:inst18|State.SHIFT_SLL            ; Clock    ;
; N/A           ; None        ; -3.055 ns ; Reset ; Controle:inst18|State.SHIFT_SLLV           ; Clock    ;
; N/A           ; None        ; -3.078 ns ; Reset ; Controle:inst18|State.BRANCH               ; Clock    ;
; N/A           ; None        ; -3.078 ns ; Reset ; Controle:inst18|State.MULT_2               ; Clock    ;
; N/A           ; None        ; -3.078 ns ; Reset ; Controle:inst18|State.MULT                 ; Clock    ;
; N/A           ; None        ; -3.233 ns ; Reset ; Controle:inst18|RegDst[1]                  ; Clock    ;
; N/A           ; None        ; -3.436 ns ; Reset ; Controle:inst18|State.RESET                ; Clock    ;
; N/A           ; None        ; -3.436 ns ; Reset ; Controle:inst18|State.BNE                  ; Clock    ;
; N/A           ; None        ; -3.436 ns ; Reset ; Controle:inst18|State.BGT                  ; Clock    ;
; N/A           ; None        ; -3.436 ns ; Reset ; Controle:inst18|State.BLE                  ; Clock    ;
; N/A           ; None        ; -3.436 ns ; Reset ; Controle:inst18|State.BEQ                  ; Clock    ;
; N/A           ; None        ; -3.436 ns ; Reset ; Controle:inst18|State.JAL                  ; Clock    ;
; N/A           ; None        ; -3.436 ns ; Reset ; Controle:inst18|State.ADDI                 ; Clock    ;
; N/A           ; None        ; -3.436 ns ; Reset ; Controle:inst18|State.WRITE_DEST_LUI       ; Clock    ;
; N/A           ; None        ; -3.436 ns ; Reset ; Controle:inst18|State.WRITE_DEST_SHIFT     ; Clock    ;
; N/A           ; None        ; -3.740 ns ; Reset ; Controle:inst18|SelEntDesl[1]              ; Clock    ;
; N/A           ; None        ; -3.785 ns ; Reset ; Controle:inst18|Shift[0]                   ; Clock    ;
; N/A           ; None        ; -3.785 ns ; Reset ; Controle:inst18|Shift[1]                   ; Clock    ;
; N/A           ; None        ; -3.785 ns ; Reset ; Controle:inst18|Shift[2]                   ; Clock    ;
+---------------+-------------+-----------+-------+--------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Oct 22 10:23:01 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Projeto_Hard -c Projeto_Hard --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Load:inst7|LoadOut[27]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[26]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[30]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[31]" is a latch
    Warning: Node "Store:inst6|StoreOut[24]" is a latch
    Warning: Node "Store:inst6|StoreOut[25]" is a latch
    Warning: Node "Store:inst6|StoreOut[26]" is a latch
    Warning: Node "Store:inst6|StoreOut[27]" is a latch
    Warning: Node "Store:inst6|StoreOut[28]" is a latch
    Warning: Node "Store:inst6|StoreOut[29]" is a latch
    Warning: Node "Store:inst6|StoreOut[30]" is a latch
    Warning: Node "Store:inst6|StoreOut[31]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[26]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[27]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[27]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[25]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[24]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[30]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[31]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[29]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[28]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[24]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[25]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[23]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[22]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[29]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[28]" is a latch
    Warning: Node "Load:inst7|LoadOut[26]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[23]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[22]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[20]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[21]" is a latch
    Warning: Node "Load:inst7|LoadOut[0]" is a latch
    Warning: Node "Load:inst7|LoadOut[1]" is a latch
    Warning: Node "Load:inst7|LoadOut[2]" is a latch
    Warning: Node "Load:inst7|LoadOut[3]" is a latch
    Warning: Node "Load:inst7|LoadOut[4]" is a latch
    Warning: Node "Load:inst7|LoadOut[5]" is a latch
    Warning: Node "Load:inst7|LoadOut[6]" is a latch
    Warning: Node "Load:inst7|LoadOut[7]" is a latch
    Warning: Node "Load:inst7|LoadOut[25]" is a latch
    Warning: Node "Load:inst7|LoadOut[24]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[21]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[20]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[19]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[18]" is a latch
    Warning: Node "Load:inst7|LoadOut[30]" is a latch
    Warning: Node "Load:inst7|LoadOut[31]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[0]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[0]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[1]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[1]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[2]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[2]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[3]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[3]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[4]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[4]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[5]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[6]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[6]" is a latch
    Warning: Node "Store:inst6|StoreOut[8]" is a latch
    Warning: Node "Store:inst6|StoreOut[9]" is a latch
    Warning: Node "Store:inst6|StoreOut[10]" is a latch
    Warning: Node "Store:inst6|StoreOut[11]" is a latch
    Warning: Node "Store:inst6|StoreOut[12]" is a latch
    Warning: Node "Store:inst6|StoreOut[13]" is a latch
    Warning: Node "Store:inst6|StoreOut[14]" is a latch
    Warning: Node "Store:inst6|StoreOut[15]" is a latch
    Warning: Node "Load:inst7|LoadOut[23]" is a latch
    Warning: Node "Load:inst7|LoadOut[22]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[19]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[18]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[17]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[16]" is a latch
    Warning: Node "Load:inst7|LoadOut[29]" is a latch
    Warning: Node "Load:inst7|LoadOut[28]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[5]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[7]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[7]" is a latch
    Warning: Node "Store:inst6|StoreOut[0]" is a latch
    Warning: Node "Store:inst6|StoreOut[1]" is a latch
    Warning: Node "Store:inst6|StoreOut[2]" is a latch
    Warning: Node "Store:inst6|StoreOut[3]" is a latch
    Warning: Node "Store:inst6|StoreOut[4]" is a latch
    Warning: Node "Store:inst6|StoreOut[5]" is a latch
    Warning: Node "Store:inst6|StoreOut[6]" is a latch
    Warning: Node "Store:inst6|StoreOut[7]" is a latch
    Warning: Node "Store:inst6|StoreOut[16]" is a latch
    Warning: Node "Store:inst6|StoreOut[17]" is a latch
    Warning: Node "Store:inst6|StoreOut[18]" is a latch
    Warning: Node "Store:inst6|StoreOut[19]" is a latch
    Warning: Node "Store:inst6|StoreOut[20]" is a latch
    Warning: Node "Store:inst6|StoreOut[21]" is a latch
    Warning: Node "Store:inst6|StoreOut[22]" is a latch
    Warning: Node "Store:inst6|StoreOut[23]" is a latch
    Warning: Node "Load:inst7|LoadOut[20]" is a latch
    Warning: Node "Load:inst7|LoadOut[21]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[17]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[16]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[15]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[14]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[12]" is a latch
    Warning: Node "Load:inst7|LoadOut[19]" is a latch
    Warning: Node "Load:inst7|LoadOut[18]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[15]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[14]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[13]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[12]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[13]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[11]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[10]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[8]" is a latch
    Warning: Node "Load:inst7|LoadOut[17]" is a latch
    Warning: Node "Load:inst7|LoadOut[16]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[10]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[11]" is a latch
    Warning: Node "MuxALUSourceA:inst20|MuxOut[9]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[8]" is a latch
    Warning: Node "MuxALUSourceB:inst|MuxOut[9]" is a latch
    Warning: Node "Load:inst7|LoadOut[15]" is a latch
    Warning: Node "Load:inst7|LoadOut[14]" is a latch
    Warning: Node "Load:inst7|LoadOut[12]" is a latch
    Warning: Node "MuxSelectShift:inst31|MuxOut[4]" is a latch
    Warning: Node "Load:inst7|LoadOut[13]" is a latch
    Warning: Node "Load:inst7|LoadOut[11]" is a latch
    Warning: Node "Load:inst7|LoadOut[10]" is a latch
    Warning: Node "Load:inst7|LoadOut[8]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[1]" is a latch
    Warning: Node "MuxSelectShift:inst31|MuxOut[2]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[2]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[3]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[4]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[5]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[6]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[7]" is a latch
    Warning: Node "MuxSelectShift:inst31|MuxOut[3]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[26]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[30]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[31]" is a latch
    Warning: Node "MuxSelectShift:inst31|MuxOut[1]" is a latch
    Warning: Node "MuxSelectShift:inst31|MuxOut[0]" is a latch
    Warning: Node "Load:inst7|LoadOut[9]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[24]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[25]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[27]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[28]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[29]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[0]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[23]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[22]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[20]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[21]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[8]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[13]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[11]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[10]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[9]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[12]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[19]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[18]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[14]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[16]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[15]" is a latch
    Warning: Node "MuxSelEntDesl:inst30|MuxOut[17]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MuxSelectShift:inst31|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:inst18|SelEntDesl[0]" as buffer
    Info: Detected ripple clock "Controle:inst18|SelEntDesl[1]" as buffer
    Info: Detected gated clock "MuxALUSourceB:inst|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:inst18|ALUSourceB[0]" as buffer
    Info: Detected ripple clock "Controle:inst18|ALUSourceB[2]" as buffer
    Info: Detected ripple clock "Controle:inst18|ALUSourceB[1]" as buffer
    Info: Detected gated clock "Store:inst6|Mux24~0" as buffer
    Info: Detected ripple clock "Controle:inst18|SelStore[1]" as buffer
    Info: Detected ripple clock "Controle:inst18|SelStore[0]" as buffer
    Info: Detected ripple clock "Controle:inst18|ALUSourceA[1]" as buffer
    Info: Detected ripple clock "Controle:inst18|ALUSourceA[0]" as buffer
    Info: Detected gated clock "MuxALUSourceA:inst20|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:inst18|SelLoad[1]" as buffer
    Info: Detected ripple clock "Controle:inst18|SelLoad[0]" as buffer
    Info: Detected gated clock "Load:inst7|Mux24~0" as buffer
Info: Clock "Clock" has Internal fmax of 35.78 MHz between source register "MuxALUSourceB:inst|MuxOut[2]" and destination register "Registrador:Reg_PC|Saida[18]" (period= 27.952 ns)
    Info: + Longest register to register delay is 10.315 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 2; REG Node = 'MuxALUSourceB:inst|MuxOut[2]'
        Info: 2: + IC(0.465 ns) + CELL(0.053 ns) = 0.518 ns; Loc. = LCCOMB_X23_Y13_N28; Fanout = 6; COMB Node = 'Ula32:ULA|Mux61~0'
        Info: 3: + IC(0.516 ns) + CELL(0.272 ns) = 1.306 ns; Loc. = LCCOMB_X22_Y13_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[2]~4'
        Info: 4: + IC(0.219 ns) + CELL(0.154 ns) = 1.679 ns; Loc. = LCCOMB_X22_Y13_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~7DUPLICATE'
        Info: 5: + IC(0.236 ns) + CELL(0.272 ns) = 2.187 ns; Loc. = LCCOMB_X22_Y13_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~9'
        Info: 6: + IC(0.664 ns) + CELL(0.053 ns) = 2.904 ns; Loc. = LCCOMB_X21_Y17_N26; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~10'
        Info: 7: + IC(0.540 ns) + CELL(0.053 ns) = 3.497 ns; Loc. = LCCOMB_X19_Y17_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[11]~11'
        Info: 8: + IC(0.233 ns) + CELL(0.053 ns) = 3.783 ns; Loc. = LCCOMB_X19_Y17_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[13]~12'
        Info: 9: + IC(0.334 ns) + CELL(0.053 ns) = 4.170 ns; Loc. = LCCOMB_X18_Y17_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[15]~13'
        Info: 10: + IC(0.219 ns) + CELL(0.053 ns) = 4.442 ns; Loc. = LCCOMB_X18_Y17_N8; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[17]~14'
        Info: 11: + IC(0.591 ns) + CELL(0.053 ns) = 5.086 ns; Loc. = LCCOMB_X17_Y18_N14; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[19]~15'
        Info: 12: + IC(0.234 ns) + CELL(0.053 ns) = 5.373 ns; Loc. = LCCOMB_X17_Y18_N18; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[21]~16'
        Info: 13: + IC(0.621 ns) + CELL(0.053 ns) = 6.047 ns; Loc. = LCCOMB_X17_Y14_N14; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[23]~17'
        Info: 14: + IC(0.228 ns) + CELL(0.053 ns) = 6.328 ns; Loc. = LCCOMB_X17_Y14_N2; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[25]~18'
        Info: 15: + IC(0.605 ns) + CELL(0.053 ns) = 6.986 ns; Loc. = LCCOMB_X18_Y11_N0; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[27]~19'
        Info: 16: + IC(0.246 ns) + CELL(0.053 ns) = 7.285 ns; Loc. = LCCOMB_X18_Y11_N20; Fanout = 10; COMB Node = 'Ula32:ULA|carry_temp[29]~20'
        Info: 17: + IC(0.654 ns) + CELL(0.154 ns) = 8.093 ns; Loc. = LCCOMB_X18_Y14_N6; Fanout = 2; COMB Node = 'Ula32:ULA|Igual~9'
        Info: 18: + IC(0.215 ns) + CELL(0.225 ns) = 8.533 ns; Loc. = LCCOMB_X18_Y14_N28; Fanout = 28; COMB Node = 'inst10~2'
        Info: 19: + IC(1.036 ns) + CELL(0.746 ns) = 10.315 ns; Loc. = LCFF_X10_Y11_N21; Fanout = 3; REG Node = 'Registrador:Reg_PC|Saida[18]'
        Info: Total cell delay = 2.459 ns ( 23.84 % )
        Info: Total interconnect delay = 7.856 ns ( 76.16 % )
    Info: - Smallest clock skew is -3.571 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 2.491 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'Clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1499; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X10_Y11_N21; Fanout = 3; REG Node = 'Registrador:Reg_PC|Saida[18]'
            Info: Total cell delay = 1.472 ns ( 59.09 % )
            Info: Total interconnect delay = 1.019 ns ( 40.91 % )
        Info: - Longest clock path from clock "Clock" to source register is 6.062 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'Clock'
            Info: 2: + IC(1.164 ns) + CELL(0.712 ns) = 2.730 ns; Loc. = LCFF_X9_Y11_N5; Fanout = 23; REG Node = 'Controle:inst18|ALUSourceB[1]'
            Info: 3: + IC(0.557 ns) + CELL(0.228 ns) = 3.515 ns; Loc. = LCCOMB_X10_Y11_N26; Fanout = 1; COMB Node = 'MuxALUSourceB:inst|Mux32~0'
            Info: 4: + IC(1.586 ns) + CELL(0.000 ns) = 5.101 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'MuxALUSourceB:inst|Mux32~0clkctrl'
            Info: 5: + IC(0.908 ns) + CELL(0.053 ns) = 6.062 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 2; REG Node = 'MuxALUSourceB:inst|MuxOut[2]'
            Info: Total cell delay = 1.847 ns ( 30.47 % )
            Info: Total interconnect delay = 4.215 ns ( 69.53 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "Clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:Reg_A|Saida[10]" and destination pin or register "MuxALUSourceA:inst20|MuxOut[10]" for clock "Clock" (Hold time is 3.333 ns)
    Info: + Largest clock skew is 4.151 ns
        Info: + Longest clock path from clock "Clock" to destination register is 6.617 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'Clock'
            Info: 2: + IC(1.142 ns) + CELL(0.712 ns) = 2.708 ns; Loc. = LCFF_X11_Y11_N17; Fanout = 34; REG Node = 'Controle:inst18|ALUSourceA[1]'
            Info: 3: + IC(0.622 ns) + CELL(0.228 ns) = 3.558 ns; Loc. = LCCOMB_X11_Y10_N8; Fanout = 1; COMB Node = 'MuxALUSourceA:inst20|Mux32~0'
            Info: 4: + IC(1.908 ns) + CELL(0.000 ns) = 5.466 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'MuxALUSourceA:inst20|Mux32~0clkctrl'
            Info: 5: + IC(0.923 ns) + CELL(0.228 ns) = 6.617 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 5; REG Node = 'MuxALUSourceA:inst20|MuxOut[10]'
            Info: Total cell delay = 2.022 ns ( 30.56 % )
            Info: Total interconnect delay = 4.595 ns ( 69.44 % )
        Info: - Shortest clock path from clock "Clock" to source register is 2.466 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'Clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1499; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X14_Y13_N17; Fanout = 4; REG Node = 'Registrador:Reg_A|Saida[10]'
            Info: Total cell delay = 1.472 ns ( 59.69 % )
            Info: Total interconnect delay = 0.994 ns ( 40.31 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.724 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y13_N17; Fanout = 4; REG Node = 'Registrador:Reg_A|Saida[10]'
        Info: 2: + IC(0.236 ns) + CELL(0.053 ns) = 0.289 ns; Loc. = LCCOMB_X14_Y13_N12; Fanout = 1; COMB Node = 'MuxALUSourceA:inst20|Mux10~0'
        Info: 3: + IC(0.210 ns) + CELL(0.225 ns) = 0.724 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 5; REG Node = 'MuxALUSourceA:inst20|MuxOut[10]'
        Info: Total cell delay = 0.278 ns ( 38.40 % )
        Info: Total interconnect delay = 0.446 ns ( 61.60 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "Controle:inst18|Shift[0]" (data pin = "Reset", clock pin = "Clock") is 4.024 ns
    Info: + Longest pin to register delay is 6.395 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 98; PIN Node = 'Reset'
        Info: 2: + IC(4.775 ns) + CELL(0.746 ns) = 6.395 ns; Loc. = LCFF_X13_Y10_N13; Fanout = 20; REG Node = 'Controle:inst18|Shift[0]'
        Info: Total cell delay = 1.620 ns ( 25.33 % )
        Info: Total interconnect delay = 4.775 ns ( 74.67 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.461 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1499; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X13_Y10_N13; Fanout = 20; REG Node = 'Controle:inst18|Shift[0]'
        Info: Total cell delay = 1.472 ns ( 59.81 % )
        Info: Total interconnect delay = 0.989 ns ( 40.19 % )
Info: tco from clock "Clock" to destination pin "outData[0]" through register "MuxALUSourceB:inst|MuxOut[2]" is 18.473 ns
    Info: + Longest clock path from clock "Clock" to source register is 6.062 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'Clock'
        Info: 2: + IC(1.164 ns) + CELL(0.712 ns) = 2.730 ns; Loc. = LCFF_X9_Y11_N5; Fanout = 23; REG Node = 'Controle:inst18|ALUSourceB[1]'
        Info: 3: + IC(0.557 ns) + CELL(0.228 ns) = 3.515 ns; Loc. = LCCOMB_X10_Y11_N26; Fanout = 1; COMB Node = 'MuxALUSourceB:inst|Mux32~0'
        Info: 4: + IC(1.586 ns) + CELL(0.000 ns) = 5.101 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'MuxALUSourceB:inst|Mux32~0clkctrl'
        Info: 5: + IC(0.908 ns) + CELL(0.053 ns) = 6.062 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 2; REG Node = 'MuxALUSourceB:inst|MuxOut[2]'
        Info: Total cell delay = 1.847 ns ( 30.47 % )
        Info: Total interconnect delay = 4.215 ns ( 69.53 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 12.411 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 2; REG Node = 'MuxALUSourceB:inst|MuxOut[2]'
        Info: 2: + IC(0.465 ns) + CELL(0.053 ns) = 0.518 ns; Loc. = LCCOMB_X23_Y13_N28; Fanout = 6; COMB Node = 'Ula32:ULA|Mux61~0'
        Info: 3: + IC(0.516 ns) + CELL(0.272 ns) = 1.306 ns; Loc. = LCCOMB_X22_Y13_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[2]~4'
        Info: 4: + IC(0.219 ns) + CELL(0.154 ns) = 1.679 ns; Loc. = LCCOMB_X22_Y13_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~7DUPLICATE'
        Info: 5: + IC(0.236 ns) + CELL(0.272 ns) = 2.187 ns; Loc. = LCCOMB_X22_Y13_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~9'
        Info: 6: + IC(0.664 ns) + CELL(0.053 ns) = 2.904 ns; Loc. = LCCOMB_X21_Y17_N26; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~10'
        Info: 7: + IC(0.540 ns) + CELL(0.053 ns) = 3.497 ns; Loc. = LCCOMB_X19_Y17_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[11]~11'
        Info: 8: + IC(0.233 ns) + CELL(0.053 ns) = 3.783 ns; Loc. = LCCOMB_X19_Y17_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[13]~12'
        Info: 9: + IC(0.334 ns) + CELL(0.053 ns) = 4.170 ns; Loc. = LCCOMB_X18_Y17_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[15]~13'
        Info: 10: + IC(0.219 ns) + CELL(0.053 ns) = 4.442 ns; Loc. = LCCOMB_X18_Y17_N8; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[17]~14'
        Info: 11: + IC(0.591 ns) + CELL(0.053 ns) = 5.086 ns; Loc. = LCCOMB_X17_Y18_N14; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[19]~15'
        Info: 12: + IC(0.234 ns) + CELL(0.053 ns) = 5.373 ns; Loc. = LCCOMB_X17_Y18_N18; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[21]~16'
        Info: 13: + IC(0.621 ns) + CELL(0.053 ns) = 6.047 ns; Loc. = LCCOMB_X17_Y14_N14; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[23]~17'
        Info: 14: + IC(0.228 ns) + CELL(0.053 ns) = 6.328 ns; Loc. = LCCOMB_X17_Y14_N2; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[25]~18'
        Info: 15: + IC(0.605 ns) + CELL(0.053 ns) = 6.986 ns; Loc. = LCCOMB_X18_Y11_N0; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[27]~19'
        Info: 16: + IC(0.246 ns) + CELL(0.053 ns) = 7.285 ns; Loc. = LCCOMB_X18_Y11_N20; Fanout = 10; COMB Node = 'Ula32:ULA|carry_temp[29]~20'
        Info: 17: + IC(0.244 ns) + CELL(0.053 ns) = 7.582 ns; Loc. = LCCOMB_X18_Y11_N26; Fanout = 36; COMB Node = 'Ula32:ULA|carry_temp[31]~21'
        Info: 18: + IC(0.234 ns) + CELL(0.053 ns) = 7.869 ns; Loc. = LCCOMB_X18_Y11_N12; Fanout = 33; COMB Node = 'MuxMemToReg:inst15|MuxOut[0]'
        Info: 19: + IC(2.408 ns) + CELL(2.134 ns) = 12.411 ns; Loc. = PIN_U6; Fanout = 0; PIN Node = 'outData[0]'
        Info: Total cell delay = 3.574 ns ( 28.80 % )
        Info: Total interconnect delay = 8.837 ns ( 71.20 % )
Info: th for register "Controle:inst18|State.WRITE_DEST_RESULT_RD" (data pin = "Reset", clock pin = "Clock") is -0.104 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.491 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1499; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X11_Y11_N21; Fanout = 2; REG Node = 'Controle:inst18|State.WRITE_DEST_RESULT_RD'
        Info: Total cell delay = 1.472 ns ( 59.09 % )
        Info: Total interconnect delay = 1.019 ns ( 40.91 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 2.744 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 98; PIN Node = 'Reset'
        Info: 2: + IC(1.473 ns) + CELL(0.397 ns) = 2.744 ns; Loc. = LCFF_X11_Y11_N21; Fanout = 2; REG Node = 'Controle:inst18|State.WRITE_DEST_RESULT_RD'
        Info: Total cell delay = 1.271 ns ( 46.32 % )
        Info: Total interconnect delay = 1.473 ns ( 53.68 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 169 warnings
    Info: Peak virtual memory: 255 megabytes
    Info: Processing ended: Mon Oct 22 10:23:02 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


