// Seed: 2032884222
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  reg id_2;
  always @(1, 1) begin
    @(1 or posedge id_2) begin
      id_2 <= id_2;
    end
    $display(id_2, id_1);
    if (id_2) id_2 = id_1;
    else id_2 <= id_2 ^ 'b0 - 1'b0;
    $display(1 - 1);
    wait (1);
  end
  assign id_2 = id_1;
  tri1 id_4;
  assign id_4 = 1;
  module_0();
  reg id_5 = 1'b0 ? 1 : 1 ? 1 : id_1;
endmodule
