<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.0" vendor="numato.com" name="Aller_200T" display_name="Aller_200T" url="www.numato.com/" preset_file="preset.xml" >
<images>
  <image name="Aller.png" display_name="Aller Artix7 BOARD" sub_type="board">
    <description>Aller Artix7 Board File Image</description>
  </image>
</images>
<compatible_board_revisions>
  <revision id="0">1.0</revision>
</compatible_board_revisions>
<file_version>1.0</file_version>
<description>Aller_200T</description>
<components>
  <component name="part0" display_name="Aller_200T" type="fpga" part_name="xc7a200tfbg484-2" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.numato.com/">
    <interfaces>
      <interface mode="master" name="ddr3_sdram" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram" preset_proc="ddr3_sdram_preset"> 
		<description>DDR3 board interface.</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
	  </preferred_ips>
	  </interface>
      	  <interface mode="master" name="rgb_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="rgb_led" preset_proc="rgb_led_preset">
        <description>Onboard RGB LED</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="TRI_O" physical_port="rgb_led" dir="out" left="2" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="rgb_led_0"/> 
              <pin_map port_index="1" component_pin="rgb_led_1"/> 
              <pin_map port_index="2" component_pin="rgb_led_2"/>      
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="tpm" type="xilinx.com:interface:spi_rtl:1.0" of_component="tpm" preset_proc="tpm_preset">
        <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="IO0_I" physical_port="tpm_mosi_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="tpm_mosi"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_O" physical_port="tpm_mosi_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="tpm_mosi"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_T" physical_port="tpm_mosi_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="tpm_mosi"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_I" physical_port="tpm_miso_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="tpm_miso"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_O" physical_port="tpm_miso_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="tpm_miso"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_T" physical_port="tpm_miso_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="tpm_miso"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_I" physical_port="tpm_sclk_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="tpm_sclk"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_O" physical_port="tpm_sclk_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="tpm_sclk"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_T" physical_port="tpm_sclk_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="tpm_sclk"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_I" physical_port="tpm_ss_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="tpm_ss"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_O" physical_port="tpm_ss_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="tpm_ss"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_T" physical_port="tpm_ss_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="tpm_ss"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>   
      <interface mode="master" name="tpm_rst" type="xilinx.com:interface:gpio_rtl:1.0" of_component="tpm_rst" preset_proc="tpm_rst_preset">
        <description>TPM Reset</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="TRI_O" physical_port="tpm_reset_o" dir="out" > 
            <pin_maps>
              <pin_map port_index="0" component_pin="tpm_reset"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>   	  
      <interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="sys_clock" preset_proc="sys_clock_preset">
        <parameters>
          <parameter name="frequency" value="100000000"/>
        </parameters>
        <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
        </preferred_ips>
		<port_maps>
          <port_map logical_port="clk" physical_port="clk" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="clk"/> 
            </pin_maps>
          </port_map>
        </port_maps>
        <parameters>
          <parameter name="frequency" value="100000000" />
       </parameters>
      </interface>
	  <interface mode="slave" name="pcie_refclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_refclk" preset_proc="pcie_refclk_preset">
	  <parameters>
	    <parameter name="frequency" value="100000000"/>
	  </parameters>
	  <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
	  </preferred_ips>
	  <port_maps>
	    <port_map logical_port="CLK_P" physical_port="pcie_mgt_clkp" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_mgt_clkp"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="CLK_N" physical_port="pcie_mgt_clkn" dir="in">
	      <pin_maps>
		<pin_map port_index="0" component_pin="pcie_mgt_clkn"/>
	      </pin_maps>
	    </port_map>
	  </port_maps>
	</interface>

<interface mode="master" name="pci_express_x1" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex1_preset">
          <preferred_ips>
		  <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_p" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y0" />
          </parameters>
        </interface>
		<interface mode="master" name="pci_express_x2" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex2_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y0" />
          </parameters>
        </interface>
		<interface mode="master" name="pci_express_x4" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex4_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx_nx4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n"/>
				<pin_map port_index="1" component_pin="pcie_tx1_n"/>
				<pin_map port_index="2" component_pin="pcie_tx2_n"/>
				<pin_map port_index="3" component_pin="pcie_tx3_n"/>				
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx_nx4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_n"/>
				<pin_map port_index="2" component_pin="pcie_rx2_n"/>
				<pin_map port_index="3" component_pin="pcie_rx3_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx_px4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p"/>
				<pin_map port_index="1" component_pin="pcie_tx1_p"/>
				<pin_map port_index="2" component_pin="pcie_tx2_p"/>
				<pin_map port_index="3" component_pin="pcie_tx3_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx_px4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p"/> 
				<pin_map port_index="1" component_pin="pcie_rx1_p"/>
				<pin_map port_index="2" component_pin="pcie_rx2_p"/>
				<pin_map port_index="3" component_pin="pcie_rx3_p"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y0" />
          </parameters>
        </interface>
        <interface mode="slave" name="pcie_perstn" type="xilinx.com:signal:reset_rtl:1.0" of_component="pci_express">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="pcie_perstn_rst" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_perstn_rst"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="0" />
            <parameter name="type" value="PCIE_PERST" />
          </parameters>
        </interface>

    </interfaces>
</component>
  
  <component name="ddr3_sdram" display_name="DDR3 SDRAM" type="chip" sub_type="ddr" major_group="External Memory">
	<description>DDR3 memory</description>
	<parameters>
        <parameter name="ddr_type" value="ddr3"/>
        <parameter name="size" value="256MB"/>
	</parameters>
  </component>
  <component name="sys_clock" display_name="System Clock" type="chip" sub_type="system_clock" major_group="Clocks">
  	<description>3.3V Single-Ended 100MHz oscillator used as system clock on the board</description>
  </component>
    <component name="rgb_led" display_name="Onboard RGB LED" type="chip" sub_type="led" major_group="GPIO">
  	<description>RGB leds 2 to 0 (3 per LED)</description>
  </component>
  <component name="tpm" display_name="TPM Interface" type="chip" sub_type="mux" major_group="SPI">
  	<description>TPM Interface</description>
  </component> 
    <component name="tpm_rst" display_name="TPM Reset" type="chip" sub_type="led" major_group="GPIO">
  <description>TPM Reset</description>
  </component>
  <component name="pcie_refclk" display_name="PCIe MGT reference Clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="pcie_8lane_edge" vendor="Clock" spec_url="">
      <description>Clock input from PCI Express edge connector</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>
  <component name="pci_express" display_name="PCI Express" type="chip" sub_type="chip" major_group="Miscellaneous">
      <description>PCI Express</description>
      <component_modes>
        <component_mode name="pci_express_x1" display_name="pci_express x1 ">
          <interfaces>
            <interface name="pci_express_x1"/>
            <interface name="pcie_perstn" optional="true"/>
            <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="pci_express_x2" display_name="pci_express x2 ">
          <interfaces>
            <interface name="pci_express_x2"/>
            <interface name="pcie_perstn" optional="true"/>
            <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
          </preferred_ips>
        </component_mode>
		<component_mode name="pci_express_x4" display_name="pci_express x4 ">
          <interfaces>
            <interface name="pci_express_x4"/>
            <interface name="pcie_perstn" optional="true"/>
            <interface name="pcie_refclk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
</components>

<jtag_chains>
  <jtag_chain name="chain1">
    <position name="0" component="part0"/>
  </jtag_chain>
</jtag_chains>
<connections>
  <connection name="part0_sys_clock" component1="part0" component2="sys_clock">
    <connection_map name="part0_sys_clock_1" c1_st_index="0" c1_end_index="0" c2_st_index="0" c2_end_index="0"/>
  </connection> 
    <connection name="part0_rgb_led" component1="part0" component2="rgb_led">
    <connection_map name="part0_rgb_led_1" c1_st_index="1" c1_end_index="3" c2_st_index="0" c2_end_index="2"/>
  </connection> 
    <connection name="part0_tpm" component1="part0" component2="tpm">
    <connection_map name="part0_tpm_1" c1_st_index="4" c1_end_index="7" c2_st_index="0" c2_end_index="3"/>
  </connection>  
  <connection name="part0_tpm_rst" component1="part0" component2="tpm_rst">
    <connection_map name="part0_tpm_rst_1" c1_st_index="8" c1_end_index="8" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_pcie" component1="part0" component2="pci_express">
      <connection_map name="part0_pciexpress" typical_delay="5" c1_st_index="181" c1_end_index="199" c2_st_index="0" c2_end_index="18"/>
  </connection>
  
</connections>
</board>
