

================================================================
== Vitis HLS Report for 'bandwidth'
================================================================
* Date:           Thu Sep  5 01:28:55 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        bandwidth
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu47p-fsvh2892-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_bandwidth_Pipeline_bandwidth_large_1_bandwidth_large_2_fu_116  |bandwidth_Pipeline_bandwidth_large_1_bandwidth_large_2  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_bandwidth_Pipeline_bandwidth_small_1_bandwidth_small_2_fu_127  |bandwidth_Pipeline_bandwidth_small_1_bandwidth_small_2  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      197|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       30|    19|     9761|     6894|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      228|    -|
|Register             |        -|     -|      602|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       30|    19|    10363|     7319|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|    ~0|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |grp_bandwidth_Pipeline_bandwidth_large_1_bandwidth_large_2_fu_116  |bandwidth_Pipeline_bandwidth_large_1_bandwidth_large_2  |        0|   0|  1284|   649|    0|
    |grp_bandwidth_Pipeline_bandwidth_small_1_bandwidth_small_2_fu_127  |bandwidth_Pipeline_bandwidth_small_1_bandwidth_small_2  |        0|   0|  3758|  2506|    0|
    |control_s_axi_U                                                    |control_s_axi                                           |        0|   0|   316|   552|    0|
    |gmem_m_axi_U                                                       |gmem_m_axi                                              |       30|   0|  3521|  2689|    0|
    |mul_32ns_64s_64_5_1_U14                                            |mul_32ns_64s_64_5_1                                     |        0|   7|   441|   249|    0|
    |mul_64ns_58ns_121_5_1_U15                                          |mul_64ns_58ns_121_5_1                                   |        0|  12|   441|   249|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                              |                                                        |       30|  19|  9761|  6894|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |sub_ln41_1_fu_184_p2             |         -|   0|  0|  39|           1|          32|
    |sub_ln41_fu_158_p2               |         -|   0|  0|  51|           1|          44|
    |icmp_ln45_fu_195_p2              |      icmp|   0|  0|  71|          64|          14|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |factor_fu_189_p3                 |    select|   0|  0|  32|           1|          32|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 197|          69|         124|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  65|         13|    1|         13|
    |ap_done       |   9|          2|    1|          2|
    |gmem_ARADDR   |  14|          3|   64|        192|
    |gmem_ARLEN    |  14|          3|   32|         96|
    |gmem_ARVALID  |  14|          3|    1|          3|
    |gmem_AWADDR   |  14|          3|   64|        192|
    |gmem_AWLEN    |  14|          3|   32|         96|
    |gmem_AWVALID  |  14|          3|    1|          3|
    |gmem_BREADY   |  14|          3|    1|          3|
    |gmem_RREADY   |  14|          3|    1|          3|
    |gmem_WDATA    |  14|          3|  512|       1536|
    |gmem_WSTRB    |  14|          3|   64|        192|
    |gmem_WVALID   |  14|          3|    1|          3|
    +--------------+----+-----------+-----+-----------+
    |Total         | 228|         48|  775|       2334|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                      Name                                      |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                       |   12|   0|   12|          0|
    |ap_done_reg                                                                     |    1|   0|    1|          0|
    |ap_rst_n_inv                                                                    |    1|   0|    1|          0|
    |ap_rst_reg_1                                                                    |    1|   0|    1|          0|
    |ap_rst_reg_2                                                                    |    1|   0|    1|          0|
    |bound5_reg_341                                                                  |  121|   0|  121|          0|
    |buf_size_assign_cast_reg_310                                                    |   57|   0|   57|          0|
    |factor_reg_288                                                                  |   32|   0|   32|          0|
    |grp_bandwidth_Pipeline_bandwidth_large_1_bandwidth_large_2_fu_116_ap_start_reg  |    1|   0|    1|          0|
    |grp_bandwidth_Pipeline_bandwidth_small_1_bandwidth_small_2_fu_127_ap_start_reg  |    1|   0|    1|          0|
    |icmp_ln45_reg_306                                                               |    1|   0|    1|          0|
    |input0_read_reg_300                                                             |   64|   0|   64|          0|
    |output0_read_reg_294                                                            |   64|   0|   64|          0|
    |p_cast1_reg_336                                                                 |   58|   0|   58|          0|
    |p_cast_reg_331                                                                  |   58|   0|   58|          0|
    |tmp_1_reg_267                                                                   |    1|   0|    1|          0|
    |tmp_reg_346                                                                     |   64|   0|   70|          6|
    |trunc_ln41_1_reg_272                                                            |   32|   0|   32|          0|
    |trunc_ln41_2_reg_277                                                            |   32|   0|   32|          0|
    +--------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                           |  602|   0|  608|          6|
    +--------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|     bandwidth|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|     bandwidth|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|     bandwidth|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

