/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [6:0] _02_;
  wire [3:0] _03_;
  reg [5:0] _04_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [19:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_0z[3] & in_data[36]);
  assign celloutsig_0_10z = ~(celloutsig_0_0z[7] & celloutsig_0_1z);
  assign celloutsig_0_21z = ~(_00_ & celloutsig_0_7z);
  assign celloutsig_0_17z = ~((celloutsig_0_0z[9] | celloutsig_0_15z) & celloutsig_0_0z[8]);
  assign celloutsig_0_3z = ~(celloutsig_0_1z ^ in_data[50]);
  assign celloutsig_0_7z = ~(in_data[28] ^ celloutsig_0_2z);
  assign celloutsig_0_13z = ~(celloutsig_0_6z ^ celloutsig_0_10z);
  assign celloutsig_1_5z = ~(celloutsig_1_3z ^ celloutsig_1_0z[0]);
  assign celloutsig_1_19z = _01_ + celloutsig_1_0z[3:1];
  assign celloutsig_1_6z = { celloutsig_1_0z[1], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z } + { celloutsig_1_1z[12:10], celloutsig_1_2z };
  reg [6:0] _15_;
  always_ff @(negedge clkin_data[96], negedge clkin_data[128])
    if (!clkin_data[128]) _15_ <= 7'h00;
    else _15_ <= celloutsig_1_1z[19:13];
  assign { _02_[6], _01_, _02_[2:0] } = _15_;
  reg [3:0] _16_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _16_ <= 4'h0;
    else _16_ <= { in_data[41:39], celloutsig_0_10z };
  assign { _03_[3:2], _00_, _03_[0] } = _16_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _04_ <= 6'h00;
    else _04_ <= { in_data[41:38], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_8z = celloutsig_1_1z[17:15] === { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_18z = celloutsig_1_6z[6:2] === { celloutsig_1_2z[3:2], celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_17z };
  assign celloutsig_0_5z = in_data[24:21] === { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_3z = { celloutsig_1_0z[2:1], celloutsig_1_2z } === { celloutsig_1_0z[1:0], celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_8z[5:1], celloutsig_0_1z, celloutsig_0_0z } > { celloutsig_0_0z[4], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[45:33] > { in_data[18:16], celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_0z[1:0], celloutsig_0_2z, celloutsig_0_0z } <= { in_data[79:69], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_22z = { in_data[86:80], celloutsig_0_3z, _04_, celloutsig_0_21z, _04_, celloutsig_0_21z } || { celloutsig_0_8z[8:2], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_0_23z = { celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_22z } < { celloutsig_0_14z[1:0], _03_[3:2], _00_, _03_[0], celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_1_17z = celloutsig_1_6z[1] & ~(celloutsig_1_5z);
  assign celloutsig_1_2z = celloutsig_1_0z % { 1'h1, celloutsig_1_0z[2:1], in_data[96] };
  assign celloutsig_1_9z = { _01_[0], _02_[2:1] } % { 1'h1, _01_[1:0] };
  assign celloutsig_0_14z = { celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z } | { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_15z = celloutsig_0_8z[7] & celloutsig_0_10z;
  assign celloutsig_0_2z = celloutsig_0_0z[7] & celloutsig_0_1z;
  assign celloutsig_1_13z = ^ { celloutsig_1_9z, _02_[6], _01_, _02_[2:0], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_1z = { in_data[167:164], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } << { in_data[124:109], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[34:25] >> in_data[94:85];
  assign celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z } >> { in_data[45], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[177:174] >> in_data[135:132];
  assign celloutsig_0_20z = ~((in_data[61] & celloutsig_0_13z) | _00_);
  assign celloutsig_1_12z = ~((in_data[178] & celloutsig_1_3z) | (celloutsig_1_8z & _01_[2]));
  assign celloutsig_0_19z = ~((_03_[2] & in_data[65]) | (celloutsig_0_7z & celloutsig_0_6z));
  assign _02_[5:3] = _01_;
  assign _03_[1] = _00_;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
