//
// Generated by Bluespec Compiler (build 9f4a447)
//
// On Fri Apr 30 00:40:37 IST 2021
//
//
// Ports:
// Name                         I/O  size props
// RDY_ma_start_compression       O     1
// RDY_ma_get_input               O     1
// mav_send_compressed_value      O    64
// RDY_mav_send_compressed_value  O     1
// RDY_ma_end_compression         O     1 const
// mv_compression_done            O     1 const
// RDY_mv_compression_done        O     1
// CLK                            I     1 clock
// RST_N                          I     1 reset
// ma_start_compression_word_width  I     4
// ma_start_compression_index_width  I     4
// ma_get_input_val               I    64
// EN_ma_start_compression        I     1
// EN_ma_get_input                I     1
// EN_ma_end_compression          I     1
// EN_mav_send_compressed_value   I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkcoo_compression(CLK,
			 RST_N,

			 ma_start_compression_word_width,
			 ma_start_compression_index_width,
			 EN_ma_start_compression,
			 RDY_ma_start_compression,

			 ma_get_input_val,
			 EN_ma_get_input,
			 RDY_ma_get_input,

			 EN_mav_send_compressed_value,
			 mav_send_compressed_value,
			 RDY_mav_send_compressed_value,

			 EN_ma_end_compression,
			 RDY_ma_end_compression,

			 mv_compression_done,
			 RDY_mv_compression_done);
  input  CLK;
  input  RST_N;

  // action method ma_start_compression
  input  [3 : 0] ma_start_compression_word_width;
  input  [3 : 0] ma_start_compression_index_width;
  input  EN_ma_start_compression;
  output RDY_ma_start_compression;

  // action method ma_get_input
  input  [63 : 0] ma_get_input_val;
  input  EN_ma_get_input;
  output RDY_ma_get_input;

  // actionvalue method mav_send_compressed_value
  input  EN_mav_send_compressed_value;
  output [63 : 0] mav_send_compressed_value;
  output RDY_mav_send_compressed_value;

  // action method ma_end_compression
  input  EN_ma_end_compression;
  output RDY_ma_end_compression;

  // value method mv_compression_done
  output mv_compression_done;
  output RDY_mv_compression_done;

  // signals for module outputs
  wire [63 : 0] mav_send_compressed_value;
  wire RDY_ma_end_compression,
       RDY_ma_get_input,
       RDY_ma_start_compression,
       RDY_mav_send_compressed_value,
       RDY_mv_compression_done,
       mv_compression_done;

  // register rg_append_input
  reg rg_append_input;
  wire rg_append_input$D_IN, rg_append_input$EN;

  // register rg_block_counter
  reg [4 : 0] rg_block_counter;
  reg [4 : 0] rg_block_counter$D_IN;
  wire rg_block_counter$EN;

  // register rg_block_length
  reg [4 : 0] rg_block_length;
  wire [4 : 0] rg_block_length$D_IN;
  wire rg_block_length$EN;

  // register rg_compressed_block_0
  reg [3 : 0] rg_compressed_block_0;
  reg [3 : 0] rg_compressed_block_0$D_IN;
  wire rg_compressed_block_0$EN;

  // register rg_compressed_block_1
  reg [3 : 0] rg_compressed_block_1;
  reg [3 : 0] rg_compressed_block_1$D_IN;
  wire rg_compressed_block_1$EN;

  // register rg_compressed_block_10
  reg [3 : 0] rg_compressed_block_10;
  wire [3 : 0] rg_compressed_block_10$D_IN;
  wire rg_compressed_block_10$EN;

  // register rg_compressed_block_11
  reg [3 : 0] rg_compressed_block_11;
  wire [3 : 0] rg_compressed_block_11$D_IN;
  wire rg_compressed_block_11$EN;

  // register rg_compressed_block_12
  reg [3 : 0] rg_compressed_block_12;
  wire [3 : 0] rg_compressed_block_12$D_IN;
  wire rg_compressed_block_12$EN;

  // register rg_compressed_block_13
  reg [3 : 0] rg_compressed_block_13;
  wire [3 : 0] rg_compressed_block_13$D_IN;
  wire rg_compressed_block_13$EN;

  // register rg_compressed_block_14
  reg [3 : 0] rg_compressed_block_14;
  wire [3 : 0] rg_compressed_block_14$D_IN;
  wire rg_compressed_block_14$EN;

  // register rg_compressed_block_15
  reg [3 : 0] rg_compressed_block_15;
  wire [3 : 0] rg_compressed_block_15$D_IN;
  wire rg_compressed_block_15$EN;

  // register rg_compressed_block_2
  reg [3 : 0] rg_compressed_block_2;
  wire [3 : 0] rg_compressed_block_2$D_IN;
  wire rg_compressed_block_2$EN;

  // register rg_compressed_block_3
  reg [3 : 0] rg_compressed_block_3;
  wire [3 : 0] rg_compressed_block_3$D_IN;
  wire rg_compressed_block_3$EN;

  // register rg_compressed_block_4
  reg [3 : 0] rg_compressed_block_4;
  wire [3 : 0] rg_compressed_block_4$D_IN;
  wire rg_compressed_block_4$EN;

  // register rg_compressed_block_5
  reg [3 : 0] rg_compressed_block_5;
  wire [3 : 0] rg_compressed_block_5$D_IN;
  wire rg_compressed_block_5$EN;

  // register rg_compressed_block_6
  reg [3 : 0] rg_compressed_block_6;
  wire [3 : 0] rg_compressed_block_6$D_IN;
  wire rg_compressed_block_6$EN;

  // register rg_compressed_block_7
  reg [3 : 0] rg_compressed_block_7;
  wire [3 : 0] rg_compressed_block_7$D_IN;
  wire rg_compressed_block_7$EN;

  // register rg_compressed_block_8
  reg [3 : 0] rg_compressed_block_8;
  wire [3 : 0] rg_compressed_block_8$D_IN;
  wire rg_compressed_block_8$EN;

  // register rg_compressed_block_9
  reg [3 : 0] rg_compressed_block_9;
  wire [3 : 0] rg_compressed_block_9$D_IN;
  wire rg_compressed_block_9$EN;

  // register rg_data_0
  reg [3 : 0] rg_data_0;
  wire [3 : 0] rg_data_0$D_IN;
  wire rg_data_0$EN;

  // register rg_data_1
  reg [3 : 0] rg_data_1;
  wire [3 : 0] rg_data_1$D_IN;
  wire rg_data_1$EN;

  // register rg_data_10
  reg [3 : 0] rg_data_10;
  wire [3 : 0] rg_data_10$D_IN;
  wire rg_data_10$EN;

  // register rg_data_11
  reg [3 : 0] rg_data_11;
  wire [3 : 0] rg_data_11$D_IN;
  wire rg_data_11$EN;

  // register rg_data_12
  reg [3 : 0] rg_data_12;
  wire [3 : 0] rg_data_12$D_IN;
  wire rg_data_12$EN;

  // register rg_data_13
  reg [3 : 0] rg_data_13;
  wire [3 : 0] rg_data_13$D_IN;
  wire rg_data_13$EN;

  // register rg_data_14
  reg [3 : 0] rg_data_14;
  wire [3 : 0] rg_data_14$D_IN;
  wire rg_data_14$EN;

  // register rg_data_15
  reg [3 : 0] rg_data_15;
  wire [3 : 0] rg_data_15$D_IN;
  wire rg_data_15$EN;

  // register rg_data_2
  reg [3 : 0] rg_data_2;
  wire [3 : 0] rg_data_2$D_IN;
  wire rg_data_2$EN;

  // register rg_data_3
  reg [3 : 0] rg_data_3;
  wire [3 : 0] rg_data_3$D_IN;
  wire rg_data_3$EN;

  // register rg_data_4
  reg [3 : 0] rg_data_4;
  wire [3 : 0] rg_data_4$D_IN;
  wire rg_data_4$EN;

  // register rg_data_5
  reg [3 : 0] rg_data_5;
  wire [3 : 0] rg_data_5$D_IN;
  wire rg_data_5$EN;

  // register rg_data_6
  reg [3 : 0] rg_data_6;
  wire [3 : 0] rg_data_6$D_IN;
  wire rg_data_6$EN;

  // register rg_data_7
  reg [3 : 0] rg_data_7;
  wire [3 : 0] rg_data_7$D_IN;
  wire rg_data_7$EN;

  // register rg_data_8
  reg [3 : 0] rg_data_8;
  wire [3 : 0] rg_data_8$D_IN;
  wire rg_data_8$EN;

  // register rg_data_9
  reg [3 : 0] rg_data_9;
  wire [3 : 0] rg_data_9$D_IN;
  wire rg_data_9$EN;

  // register rg_index_width
  reg [3 : 0] rg_index_width;
  wire [3 : 0] rg_index_width$D_IN;
  wire rg_index_width$EN;

  // register rg_next_count
  reg [4 : 0] rg_next_count;
  wire [4 : 0] rg_next_count$D_IN;
  wire rg_next_count$EN;

  // register rg_word_width
  reg [3 : 0] rg_word_width;
  wire [3 : 0] rg_word_width$D_IN;
  wire rg_word_width$EN;

  // rule scheduling signals
  wire WILL_FIRE_RL_rl_append_data;

  // inputs to muxes for submodule ports
  wire [3 : 0] MUX_rg_compressed_block_0$write_1__VAL_1,
	       MUX_rg_compressed_block_1$write_1__VAL_1,
	       MUX_rg_compressed_block_10$write_1__VAL_1,
	       MUX_rg_compressed_block_11$write_1__VAL_1,
	       MUX_rg_compressed_block_12$write_1__VAL_1,
	       MUX_rg_compressed_block_13$write_1__VAL_1,
	       MUX_rg_compressed_block_14$write_1__VAL_1,
	       MUX_rg_compressed_block_15$write_1__VAL_1,
	       MUX_rg_compressed_block_2$write_1__VAL_1,
	       MUX_rg_compressed_block_3$write_1__VAL_1,
	       MUX_rg_compressed_block_4$write_1__VAL_1,
	       MUX_rg_compressed_block_5$write_1__VAL_1,
	       MUX_rg_compressed_block_6$write_1__VAL_1,
	       MUX_rg_compressed_block_7$write_1__VAL_1,
	       MUX_rg_compressed_block_8$write_1__VAL_1,
	       MUX_rg_compressed_block_9$write_1__VAL_1;
  wire MUX_rg_block_counter$write_1__SEL_1,
       MUX_rg_block_counter$write_1__SEL_2,
       MUX_rg_compressed_block_0$write_1__SEL_1,
       MUX_rg_compressed_block_1$write_1__SEL_1,
       MUX_rg_compressed_block_10$write_1__SEL_1,
       MUX_rg_compressed_block_11$write_1__SEL_1,
       MUX_rg_compressed_block_12$write_1__SEL_1,
       MUX_rg_compressed_block_13$write_1__SEL_1,
       MUX_rg_compressed_block_14$write_1__SEL_1,
       MUX_rg_compressed_block_15$write_1__SEL_1,
       MUX_rg_compressed_block_2$write_1__SEL_1,
       MUX_rg_compressed_block_3$write_1__SEL_1,
       MUX_rg_compressed_block_4$write_1__SEL_1,
       MUX_rg_compressed_block_5$write_1__SEL_1,
       MUX_rg_compressed_block_6$write_1__SEL_1,
       MUX_rg_compressed_block_7$write_1__SEL_1,
       MUX_rg_compressed_block_8$write_1__SEL_1,
       MUX_rg_compressed_block_9$write_1__SEL_1;

  // remaining internal signals
  reg [3 : 0] x__h10074,
	      x__h10811,
	      x__h11548,
	      x__h12285,
	      x__h13022,
	      x__h13759,
	      x__h14496,
	      x__h16117,
	      x__h16649,
	      x__h16892,
	      x__h17135,
	      x__h17378,
	      x__h17621,
	      x__h17864,
	      x__h18107,
	      x__h18350,
	      x__h18593,
	      x__h18836,
	      x__h19079,
	      x__h19322,
	      x__h19565,
	      x__h19808,
	      x__h20051,
	      x__h3006,
	      x__h4178,
	      x__h4915,
	      x__h5652,
	      x__h6389,
	      x__h7126,
	      x__h7863,
	      x__h8600,
	      x__h9337;
  wire [55 : 0] IF_rg_block_counter_ULE_15_13_THEN_0_ELSE_rg_c_ETC___d761;
  wire [47 : 0] IF_rg_block_counter_ULE_15_13_THEN_0_ELSE_rg_c_ETC___d754;
  wire [39 : 0] IF_rg_block_counter_ULE_15_13_THEN_0_ELSE_rg_c_ETC___d747;
  wire [31 : 0] IF_rg_block_counter_ULE_15_13_THEN_0_ELSE_rg_c_ETC___d740;
  wire [23 : 0] IF_rg_block_counter_ULE_15_13_THEN_0_ELSE_rg_c_ETC___d733;
  wire [15 : 0] IF_rg_block_counter_ULE_15_13_THEN_0_ELSE_rg_c_ETC___d726;
  wire [7 : 0] IF_rg_block_counter_ULE_15_13_THEN_0_ELSE_rg_c_ETC___d719;
  wire [4 : 0] lv_update_count__h2338,
	       lv_update_count__h2360,
	       lv_word_count__h2336,
	       v__h2344,
	       x__h10015,
	       x__h10752,
	       x__h11489,
	       x__h12226,
	       x__h12963,
	       x__h13700,
	       x__h14437,
	       x__h16127,
	       x__h16659,
	       x__h16902,
	       x__h17145,
	       x__h17388,
	       x__h17631,
	       x__h17874,
	       x__h18117,
	       x__h18360,
	       x__h18603,
	       x__h18846,
	       x__h19089,
	       x__h19332,
	       x__h19575,
	       x__h19818,
	       x__h20061,
	       x__h2466,
	       x__h3176,
	       x__h4119,
	       x__h4856,
	       x__h5593,
	       x__h6330,
	       x__h7067,
	       x__h7804,
	       x__h8541,
	       x__h9278;
  wire [3 : 0] _dfoo10,
	       _dfoo100,
	       _dfoo102,
	       _dfoo104,
	       _dfoo106,
	       _dfoo108,
	       _dfoo110,
	       _dfoo112,
	       _dfoo114,
	       _dfoo116,
	       _dfoo118,
	       _dfoo12,
	       _dfoo120,
	       _dfoo122,
	       _dfoo124,
	       _dfoo126,
	       _dfoo128,
	       _dfoo130,
	       _dfoo132,
	       _dfoo134,
	       _dfoo136,
	       _dfoo138,
	       _dfoo14,
	       _dfoo140,
	       _dfoo142,
	       _dfoo144,
	       _dfoo146,
	       _dfoo148,
	       _dfoo150,
	       _dfoo152,
	       _dfoo154,
	       _dfoo156,
	       _dfoo158,
	       _dfoo16,
	       _dfoo160,
	       _dfoo162,
	       _dfoo164,
	       _dfoo166,
	       _dfoo168,
	       _dfoo170,
	       _dfoo172,
	       _dfoo174,
	       _dfoo176,
	       _dfoo178,
	       _dfoo18,
	       _dfoo180,
	       _dfoo182,
	       _dfoo184,
	       _dfoo186,
	       _dfoo188,
	       _dfoo190,
	       _dfoo192,
	       _dfoo194,
	       _dfoo196,
	       _dfoo198,
	       _dfoo2,
	       _dfoo20,
	       _dfoo200,
	       _dfoo202,
	       _dfoo204,
	       _dfoo206,
	       _dfoo208,
	       _dfoo210,
	       _dfoo212,
	       _dfoo214,
	       _dfoo216,
	       _dfoo218,
	       _dfoo22,
	       _dfoo220,
	       _dfoo222,
	       _dfoo224,
	       _dfoo226,
	       _dfoo228,
	       _dfoo230,
	       _dfoo232,
	       _dfoo234,
	       _dfoo236,
	       _dfoo238,
	       _dfoo24,
	       _dfoo240,
	       _dfoo242,
	       _dfoo244,
	       _dfoo246,
	       _dfoo248,
	       _dfoo250,
	       _dfoo252,
	       _dfoo254,
	       _dfoo256,
	       _dfoo258,
	       _dfoo26,
	       _dfoo260,
	       _dfoo262,
	       _dfoo264,
	       _dfoo266,
	       _dfoo268,
	       _dfoo270,
	       _dfoo272,
	       _dfoo274,
	       _dfoo276,
	       _dfoo278,
	       _dfoo28,
	       _dfoo280,
	       _dfoo282,
	       _dfoo284,
	       _dfoo286,
	       _dfoo288,
	       _dfoo290,
	       _dfoo292,
	       _dfoo294,
	       _dfoo296,
	       _dfoo298,
	       _dfoo30,
	       _dfoo300,
	       _dfoo302,
	       _dfoo304,
	       _dfoo306,
	       _dfoo308,
	       _dfoo310,
	       _dfoo312,
	       _dfoo314,
	       _dfoo316,
	       _dfoo318,
	       _dfoo32,
	       _dfoo320,
	       _dfoo322,
	       _dfoo324,
	       _dfoo326,
	       _dfoo328,
	       _dfoo330,
	       _dfoo332,
	       _dfoo334,
	       _dfoo336,
	       _dfoo338,
	       _dfoo34,
	       _dfoo340,
	       _dfoo342,
	       _dfoo344,
	       _dfoo346,
	       _dfoo348,
	       _dfoo350,
	       _dfoo352,
	       _dfoo354,
	       _dfoo356,
	       _dfoo358,
	       _dfoo36,
	       _dfoo360,
	       _dfoo362,
	       _dfoo364,
	       _dfoo366,
	       _dfoo368,
	       _dfoo370,
	       _dfoo372,
	       _dfoo374,
	       _dfoo376,
	       _dfoo378,
	       _dfoo38,
	       _dfoo380,
	       _dfoo382,
	       _dfoo384,
	       _dfoo386,
	       _dfoo388,
	       _dfoo390,
	       _dfoo392,
	       _dfoo394,
	       _dfoo396,
	       _dfoo398,
	       _dfoo4,
	       _dfoo40,
	       _dfoo400,
	       _dfoo402,
	       _dfoo404,
	       _dfoo406,
	       _dfoo408,
	       _dfoo410,
	       _dfoo412,
	       _dfoo414,
	       _dfoo416,
	       _dfoo418,
	       _dfoo42,
	       _dfoo420,
	       _dfoo422,
	       _dfoo424,
	       _dfoo426,
	       _dfoo428,
	       _dfoo430,
	       _dfoo432,
	       _dfoo434,
	       _dfoo436,
	       _dfoo438,
	       _dfoo44,
	       _dfoo440,
	       _dfoo442,
	       _dfoo444,
	       _dfoo446,
	       _dfoo448,
	       _dfoo46,
	       _dfoo48,
	       _dfoo50,
	       _dfoo52,
	       _dfoo54,
	       _dfoo56,
	       _dfoo58,
	       _dfoo6,
	       _dfoo60,
	       _dfoo62,
	       _dfoo64,
	       _dfoo66,
	       _dfoo68,
	       _dfoo70,
	       _dfoo72,
	       _dfoo74,
	       _dfoo76,
	       _dfoo78,
	       _dfoo8,
	       _dfoo80,
	       _dfoo82,
	       _dfoo84,
	       _dfoo86,
	       _dfoo88,
	       _dfoo90,
	       _dfoo92,
	       _dfoo94,
	       _dfoo96,
	       _dfoo98,
	       lv_index_count__h2339,
	       x__h10236,
	       x__h10973,
	       x__h11710,
	       x__h12447,
	       x__h13184,
	       x__h13921,
	       x__h14658,
	       x__h4340,
	       x__h5077,
	       x__h5814,
	       x__h6551,
	       x__h7288,
	       x__h8025,
	       x__h8762,
	       x__h9499;
  wire IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124,
       IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160,
       IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196,
       IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232,
       IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268,
       IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304,
       IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340,
       IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376,
       IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412,
       IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448,
       IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484,
       IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52,
       IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520,
       IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d556,
       IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88,
       IF_rg_next_count_EQ_0_THEN_rg_block_counter_PL_ETC___d8,
       _dfoo101,
       _dfoo103,
       _dfoo105,
       _dfoo107,
       _dfoo109,
       _dfoo111,
       _dfoo113,
       _dfoo115,
       _dfoo117,
       _dfoo119,
       _dfoo121,
       _dfoo123,
       _dfoo125,
       _dfoo127,
       _dfoo161,
       _dfoo163,
       _dfoo165,
       _dfoo167,
       _dfoo169,
       _dfoo171,
       _dfoo173,
       _dfoo175,
       _dfoo177,
       _dfoo179,
       _dfoo181,
       _dfoo183,
       _dfoo185,
       _dfoo187,
       _dfoo189,
       _dfoo191,
       _dfoo225,
       _dfoo227,
       _dfoo229,
       _dfoo231,
       _dfoo233,
       _dfoo235,
       _dfoo237,
       _dfoo239,
       _dfoo241,
       _dfoo243,
       _dfoo245,
       _dfoo247,
       _dfoo249,
       _dfoo251,
       _dfoo253,
       _dfoo255,
       _dfoo289,
       _dfoo291,
       _dfoo293,
       _dfoo295,
       _dfoo297,
       _dfoo299,
       _dfoo301,
       _dfoo303,
       _dfoo305,
       _dfoo307,
       _dfoo309,
       _dfoo311,
       _dfoo313,
       _dfoo315,
       _dfoo317,
       _dfoo319,
       _dfoo33,
       _dfoo35,
       _dfoo353,
       _dfoo355,
       _dfoo357,
       _dfoo359,
       _dfoo361,
       _dfoo363,
       _dfoo365,
       _dfoo367,
       _dfoo369,
       _dfoo37,
       _dfoo371,
       _dfoo373,
       _dfoo375,
       _dfoo377,
       _dfoo379,
       _dfoo381,
       _dfoo383,
       _dfoo39,
       _dfoo41,
       _dfoo417,
       _dfoo419,
       _dfoo421,
       _dfoo423,
       _dfoo425,
       _dfoo427,
       _dfoo429,
       _dfoo43,
       _dfoo431,
       _dfoo433,
       _dfoo435,
       _dfoo437,
       _dfoo439,
       _dfoo441,
       _dfoo443,
       _dfoo445,
       _dfoo447,
       _dfoo449,
       _dfoo45,
       _dfoo451,
       _dfoo453,
       _dfoo455,
       _dfoo457,
       _dfoo459,
       _dfoo461,
       _dfoo463,
       _dfoo465,
       _dfoo467,
       _dfoo469,
       _dfoo47,
       _dfoo471,
       _dfoo473,
       _dfoo475,
       _dfoo477,
       _dfoo479,
       _dfoo49,
       _dfoo51,
       _dfoo53,
       _dfoo55,
       _dfoo57,
       _dfoo59,
       _dfoo61,
       _dfoo63,
       _dfoo97,
       _dfoo99;

  // action method ma_start_compression
  assign RDY_ma_start_compression =
	     rg_block_counter == 5'd0 && !rg_append_input ;

  // action method ma_get_input
  assign RDY_ma_get_input = rg_block_counter != 5'd16 && !rg_append_input ;

  // actionvalue method mav_send_compressed_value
  assign mav_send_compressed_value =
	     { IF_rg_block_counter_ULE_15_13_THEN_0_ELSE_rg_c_ETC___d761,
	       (rg_block_counter <= 5'd1) ? 4'd0 : rg_compressed_block_1,
	       (rg_block_counter == 5'd0) ? 4'd0 : rg_compressed_block_0 } ;
  assign RDY_mav_send_compressed_value =
	     rg_block_counter == 5'd16 && !rg_append_input ;

  // action method ma_end_compression
  assign RDY_ma_end_compression = 1'd1 ;

  // value method mv_compression_done
  assign mv_compression_done = 1'd1 ;
  assign RDY_mv_compression_done = rg_block_counter == 5'd0 ;

  // rule RL_rl_append_data
  assign WILL_FIRE_RL_rl_append_data =
	     rg_append_input && !EN_ma_end_compression ;

  // inputs to muxes for submodule ports
  assign MUX_rg_block_counter$write_1__SEL_1 =
	     EN_mav_send_compressed_value && rg_next_count == 5'd0 ;
  assign MUX_rg_block_counter$write_1__SEL_2 =
	     EN_ma_end_compression && rg_block_counter != 5'd0 ;
  assign MUX_rg_compressed_block_0$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_append_data && _dfoo479 ;
  assign MUX_rg_compressed_block_1$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_append_data && _dfoo477 ;
  assign MUX_rg_compressed_block_10$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_append_data && _dfoo459 ;
  assign MUX_rg_compressed_block_11$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_append_data && _dfoo457 ;
  assign MUX_rg_compressed_block_12$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_append_data && _dfoo455 ;
  assign MUX_rg_compressed_block_13$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_append_data && _dfoo453 ;
  assign MUX_rg_compressed_block_14$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_append_data && _dfoo451 ;
  assign MUX_rg_compressed_block_15$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_append_data && _dfoo449 ;
  assign MUX_rg_compressed_block_2$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_append_data && _dfoo475 ;
  assign MUX_rg_compressed_block_3$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_append_data && _dfoo473 ;
  assign MUX_rg_compressed_block_4$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_append_data && _dfoo471 ;
  assign MUX_rg_compressed_block_5$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_append_data && _dfoo469 ;
  assign MUX_rg_compressed_block_6$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_append_data && _dfoo467 ;
  assign MUX_rg_compressed_block_7$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_append_data && _dfoo465 ;
  assign MUX_rg_compressed_block_8$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_append_data && _dfoo463 ;
  assign MUX_rg_compressed_block_9$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_append_data && _dfoo461 ;
  assign MUX_rg_compressed_block_0$write_1__VAL_1 =
	     (lv_word_count__h2336 == 5'd0) ? x__h3006 : _dfoo448 ;
  assign MUX_rg_compressed_block_1$write_1__VAL_1 =
	     (lv_word_count__h2336 == 5'd1) ? x__h3006 : _dfoo446 ;
  assign MUX_rg_compressed_block_10$write_1__VAL_1 =
	     (lv_word_count__h2336 == 5'd10) ? x__h3006 : _dfoo428 ;
  assign MUX_rg_compressed_block_11$write_1__VAL_1 =
	     (lv_word_count__h2336 == 5'd11) ? x__h3006 : _dfoo426 ;
  assign MUX_rg_compressed_block_12$write_1__VAL_1 =
	     (lv_word_count__h2336 == 5'd12) ? x__h3006 : _dfoo424 ;
  assign MUX_rg_compressed_block_13$write_1__VAL_1 =
	     (lv_word_count__h2336 == 5'd13) ? x__h3006 : _dfoo422 ;
  assign MUX_rg_compressed_block_14$write_1__VAL_1 =
	     (lv_word_count__h2336 == 5'd14) ? x__h3006 : _dfoo420 ;
  assign MUX_rg_compressed_block_15$write_1__VAL_1 =
	     (lv_word_count__h2336 == 5'd15) ? x__h3006 : _dfoo418 ;
  assign MUX_rg_compressed_block_2$write_1__VAL_1 =
	     (lv_word_count__h2336 == 5'd2) ? x__h3006 : _dfoo444 ;
  assign MUX_rg_compressed_block_3$write_1__VAL_1 =
	     (lv_word_count__h2336 == 5'd3) ? x__h3006 : _dfoo442 ;
  assign MUX_rg_compressed_block_4$write_1__VAL_1 =
	     (lv_word_count__h2336 == 5'd4) ? x__h3006 : _dfoo440 ;
  assign MUX_rg_compressed_block_5$write_1__VAL_1 =
	     (lv_word_count__h2336 == 5'd5) ? x__h3006 : _dfoo438 ;
  assign MUX_rg_compressed_block_6$write_1__VAL_1 =
	     (lv_word_count__h2336 == 5'd6) ? x__h3006 : _dfoo436 ;
  assign MUX_rg_compressed_block_7$write_1__VAL_1 =
	     (lv_word_count__h2336 == 5'd7) ? x__h3006 : _dfoo434 ;
  assign MUX_rg_compressed_block_8$write_1__VAL_1 =
	     (lv_word_count__h2336 == 5'd8) ? x__h3006 : _dfoo432 ;
  assign MUX_rg_compressed_block_9$write_1__VAL_1 =
	     (lv_word_count__h2336 == 5'd9) ? x__h3006 : _dfoo430 ;

  // register rg_append_input
  assign rg_append_input$D_IN = !WILL_FIRE_RL_rl_append_data ;
  assign rg_append_input$EN =
	     EN_mav_send_compressed_value && rg_next_count != 5'd0 ||
	     WILL_FIRE_RL_rl_append_data ||
	     EN_ma_get_input ;

  // register rg_block_counter
  always@(MUX_rg_block_counter$write_1__SEL_1 or
	  MUX_rg_block_counter$write_1__SEL_2 or
	  WILL_FIRE_RL_rl_append_data or v__h2344 or EN_ma_start_compression)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_rg_block_counter$write_1__SEL_1: rg_block_counter$D_IN = 5'd0;
      MUX_rg_block_counter$write_1__SEL_2: rg_block_counter$D_IN = 5'd16;
      WILL_FIRE_RL_rl_append_data: rg_block_counter$D_IN = v__h2344;
      EN_ma_start_compression: rg_block_counter$D_IN = 5'd2;
      default: rg_block_counter$D_IN = 5'b01010 /* unspecified value */ ;
    endcase
  end
  assign rg_block_counter$EN =
	     EN_mav_send_compressed_value && rg_next_count == 5'd0 ||
	     EN_ma_end_compression && rg_block_counter != 5'd0 ||
	     WILL_FIRE_RL_rl_append_data ||
	     EN_ma_start_compression ;

  // register rg_block_length
  assign rg_block_length$D_IN =
	     { 1'd0, ma_start_compression_word_width } +
	     { 1'd0, ma_start_compression_index_width } ;
  assign rg_block_length$EN = EN_ma_start_compression ;

  // register rg_compressed_block_0
  always@(MUX_rg_compressed_block_0$write_1__SEL_1 or
	  MUX_rg_compressed_block_0$write_1__VAL_1 or
	  EN_ma_start_compression or
	  ma_start_compression_word_width or EN_mav_send_compressed_value)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_rg_compressed_block_0$write_1__SEL_1:
	  rg_compressed_block_0$D_IN =
	      MUX_rg_compressed_block_0$write_1__VAL_1;
      EN_ma_start_compression:
	  rg_compressed_block_0$D_IN = ma_start_compression_word_width;
      EN_mav_send_compressed_value: rg_compressed_block_0$D_IN = 4'd0;
      default: rg_compressed_block_0$D_IN = 4'b1010 /* unspecified value */ ;
    endcase
  end
  assign rg_compressed_block_0$EN =
	     WILL_FIRE_RL_rl_append_data && _dfoo479 ||
	     EN_ma_start_compression ||
	     EN_mav_send_compressed_value ;

  // register rg_compressed_block_1
  always@(MUX_rg_compressed_block_1$write_1__SEL_1 or
	  MUX_rg_compressed_block_1$write_1__VAL_1 or
	  EN_ma_start_compression or
	  ma_start_compression_index_width or EN_mav_send_compressed_value)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_rg_compressed_block_1$write_1__SEL_1:
	  rg_compressed_block_1$D_IN =
	      MUX_rg_compressed_block_1$write_1__VAL_1;
      EN_ma_start_compression:
	  rg_compressed_block_1$D_IN = ma_start_compression_index_width;
      EN_mav_send_compressed_value: rg_compressed_block_1$D_IN = 4'd0;
      default: rg_compressed_block_1$D_IN = 4'b1010 /* unspecified value */ ;
    endcase
  end
  assign rg_compressed_block_1$EN =
	     WILL_FIRE_RL_rl_append_data && _dfoo477 ||
	     EN_ma_start_compression ||
	     EN_mav_send_compressed_value ;

  // register rg_compressed_block_10
  assign rg_compressed_block_10$D_IN =
	     MUX_rg_compressed_block_10$write_1__SEL_1 ?
	       MUX_rg_compressed_block_10$write_1__VAL_1 :
	       4'd0 ;
  assign rg_compressed_block_10$EN =
	     WILL_FIRE_RL_rl_append_data && _dfoo459 ||
	     EN_mav_send_compressed_value ;

  // register rg_compressed_block_11
  assign rg_compressed_block_11$D_IN =
	     MUX_rg_compressed_block_11$write_1__SEL_1 ?
	       MUX_rg_compressed_block_11$write_1__VAL_1 :
	       4'd0 ;
  assign rg_compressed_block_11$EN =
	     WILL_FIRE_RL_rl_append_data && _dfoo457 ||
	     EN_mav_send_compressed_value ;

  // register rg_compressed_block_12
  assign rg_compressed_block_12$D_IN =
	     MUX_rg_compressed_block_12$write_1__SEL_1 ?
	       MUX_rg_compressed_block_12$write_1__VAL_1 :
	       4'd0 ;
  assign rg_compressed_block_12$EN =
	     WILL_FIRE_RL_rl_append_data && _dfoo455 ||
	     EN_mav_send_compressed_value ;

  // register rg_compressed_block_13
  assign rg_compressed_block_13$D_IN =
	     MUX_rg_compressed_block_13$write_1__SEL_1 ?
	       MUX_rg_compressed_block_13$write_1__VAL_1 :
	       4'd0 ;
  assign rg_compressed_block_13$EN =
	     WILL_FIRE_RL_rl_append_data && _dfoo453 ||
	     EN_mav_send_compressed_value ;

  // register rg_compressed_block_14
  assign rg_compressed_block_14$D_IN =
	     MUX_rg_compressed_block_14$write_1__SEL_1 ?
	       MUX_rg_compressed_block_14$write_1__VAL_1 :
	       4'd0 ;
  assign rg_compressed_block_14$EN =
	     WILL_FIRE_RL_rl_append_data && _dfoo451 ||
	     EN_mav_send_compressed_value ;

  // register rg_compressed_block_15
  assign rg_compressed_block_15$D_IN =
	     MUX_rg_compressed_block_15$write_1__SEL_1 ?
	       MUX_rg_compressed_block_15$write_1__VAL_1 :
	       4'd0 ;
  assign rg_compressed_block_15$EN =
	     WILL_FIRE_RL_rl_append_data && _dfoo449 ||
	     EN_mav_send_compressed_value ;

  // register rg_compressed_block_2
  assign rg_compressed_block_2$D_IN =
	     MUX_rg_compressed_block_2$write_1__SEL_1 ?
	       MUX_rg_compressed_block_2$write_1__VAL_1 :
	       4'd0 ;
  assign rg_compressed_block_2$EN =
	     WILL_FIRE_RL_rl_append_data && _dfoo475 ||
	     EN_mav_send_compressed_value ;

  // register rg_compressed_block_3
  assign rg_compressed_block_3$D_IN =
	     MUX_rg_compressed_block_3$write_1__SEL_1 ?
	       MUX_rg_compressed_block_3$write_1__VAL_1 :
	       4'd0 ;
  assign rg_compressed_block_3$EN =
	     WILL_FIRE_RL_rl_append_data && _dfoo473 ||
	     EN_mav_send_compressed_value ;

  // register rg_compressed_block_4
  assign rg_compressed_block_4$D_IN =
	     MUX_rg_compressed_block_4$write_1__SEL_1 ?
	       MUX_rg_compressed_block_4$write_1__VAL_1 :
	       4'd0 ;
  assign rg_compressed_block_4$EN =
	     WILL_FIRE_RL_rl_append_data && _dfoo471 ||
	     EN_mav_send_compressed_value ;

  // register rg_compressed_block_5
  assign rg_compressed_block_5$D_IN =
	     MUX_rg_compressed_block_5$write_1__SEL_1 ?
	       MUX_rg_compressed_block_5$write_1__VAL_1 :
	       4'd0 ;
  assign rg_compressed_block_5$EN =
	     WILL_FIRE_RL_rl_append_data && _dfoo469 ||
	     EN_mav_send_compressed_value ;

  // register rg_compressed_block_6
  assign rg_compressed_block_6$D_IN =
	     MUX_rg_compressed_block_6$write_1__SEL_1 ?
	       MUX_rg_compressed_block_6$write_1__VAL_1 :
	       4'd0 ;
  assign rg_compressed_block_6$EN =
	     WILL_FIRE_RL_rl_append_data && _dfoo467 ||
	     EN_mav_send_compressed_value ;

  // register rg_compressed_block_7
  assign rg_compressed_block_7$D_IN =
	     MUX_rg_compressed_block_7$write_1__SEL_1 ?
	       MUX_rg_compressed_block_7$write_1__VAL_1 :
	       4'd0 ;
  assign rg_compressed_block_7$EN =
	     WILL_FIRE_RL_rl_append_data && _dfoo465 ||
	     EN_mav_send_compressed_value ;

  // register rg_compressed_block_8
  assign rg_compressed_block_8$D_IN =
	     MUX_rg_compressed_block_8$write_1__SEL_1 ?
	       MUX_rg_compressed_block_8$write_1__VAL_1 :
	       4'd0 ;
  assign rg_compressed_block_8$EN =
	     WILL_FIRE_RL_rl_append_data && _dfoo463 ||
	     EN_mav_send_compressed_value ;

  // register rg_compressed_block_9
  assign rg_compressed_block_9$D_IN =
	     MUX_rg_compressed_block_9$write_1__SEL_1 ?
	       MUX_rg_compressed_block_9$write_1__VAL_1 :
	       4'd0 ;
  assign rg_compressed_block_9$EN =
	     WILL_FIRE_RL_rl_append_data && _dfoo461 ||
	     EN_mav_send_compressed_value ;

  // register rg_data_0
  assign rg_data_0$D_IN =
	     (rg_index_width == 4'd0) ?
	       ((rg_block_length == 5'd0) ? 4'd0 : x__h16117) :
	       ma_get_input_val[3:0] ;
  assign rg_data_0$EN = EN_ma_get_input ;

  // register rg_data_1
  assign rg_data_1$D_IN =
	     ({ 1'd0, rg_index_width } <= 5'd1) ?
	       ((rg_block_length <= 5'd1) ? 4'd0 : x__h16649) :
	       ma_get_input_val[7:4] ;
  assign rg_data_1$EN = EN_ma_get_input ;

  // register rg_data_10
  assign rg_data_10$D_IN =
	     ({ 1'd0, rg_index_width } <= 5'd10) ?
	       ((rg_block_length <= 5'd10) ? 4'd0 : x__h18836) :
	       ma_get_input_val[43:40] ;
  assign rg_data_10$EN = EN_ma_get_input ;

  // register rg_data_11
  assign rg_data_11$D_IN =
	     ({ 1'd0, rg_index_width } <= 5'd11) ?
	       ((rg_block_length <= 5'd11) ? 4'd0 : x__h19079) :
	       ma_get_input_val[47:44] ;
  assign rg_data_11$EN = EN_ma_get_input ;

  // register rg_data_12
  assign rg_data_12$D_IN =
	     ({ 1'd0, rg_index_width } <= 5'd12) ?
	       ((rg_block_length <= 5'd12) ? 4'd0 : x__h19322) :
	       ma_get_input_val[51:48] ;
  assign rg_data_12$EN = EN_ma_get_input ;

  // register rg_data_13
  assign rg_data_13$D_IN =
	     ({ 1'd0, rg_index_width } <= 5'd13) ?
	       ((rg_block_length <= 5'd13) ? 4'd0 : x__h19565) :
	       ma_get_input_val[55:52] ;
  assign rg_data_13$EN = EN_ma_get_input ;

  // register rg_data_14
  assign rg_data_14$D_IN =
	     ({ 1'd0, rg_index_width } <= 5'd14) ?
	       ((rg_block_length <= 5'd14) ? 4'd0 : x__h19808) :
	       ma_get_input_val[59:56] ;
  assign rg_data_14$EN = EN_ma_get_input ;

  // register rg_data_15
  assign rg_data_15$D_IN =
	     ({ 1'd0, rg_index_width } <= 5'd15) ?
	       ((rg_block_length <= 5'd15) ? 4'd0 : x__h20051) :
	       ma_get_input_val[63:60] ;
  assign rg_data_15$EN = EN_ma_get_input ;

  // register rg_data_2
  assign rg_data_2$D_IN =
	     ({ 1'd0, rg_index_width } <= 5'd2) ?
	       ((rg_block_length <= 5'd2) ? 4'd0 : x__h16892) :
	       ma_get_input_val[11:8] ;
  assign rg_data_2$EN = EN_ma_get_input ;

  // register rg_data_3
  assign rg_data_3$D_IN =
	     ({ 1'd0, rg_index_width } <= 5'd3) ?
	       ((rg_block_length <= 5'd3) ? 4'd0 : x__h17135) :
	       ma_get_input_val[15:12] ;
  assign rg_data_3$EN = EN_ma_get_input ;

  // register rg_data_4
  assign rg_data_4$D_IN =
	     ({ 1'd0, rg_index_width } <= 5'd4) ?
	       ((rg_block_length <= 5'd4) ? 4'd0 : x__h17378) :
	       ma_get_input_val[19:16] ;
  assign rg_data_4$EN = EN_ma_get_input ;

  // register rg_data_5
  assign rg_data_5$D_IN =
	     ({ 1'd0, rg_index_width } <= 5'd5) ?
	       ((rg_block_length <= 5'd5) ? 4'd0 : x__h17621) :
	       ma_get_input_val[23:20] ;
  assign rg_data_5$EN = EN_ma_get_input ;

  // register rg_data_6
  assign rg_data_6$D_IN =
	     ({ 1'd0, rg_index_width } <= 5'd6) ?
	       ((rg_block_length <= 5'd6) ? 4'd0 : x__h17864) :
	       ma_get_input_val[27:24] ;
  assign rg_data_6$EN = EN_ma_get_input ;

  // register rg_data_7
  assign rg_data_7$D_IN =
	     ({ 1'd0, rg_index_width } <= 5'd7) ?
	       ((rg_block_length <= 5'd7) ? 4'd0 : x__h18107) :
	       ma_get_input_val[31:28] ;
  assign rg_data_7$EN = EN_ma_get_input ;

  // register rg_data_8
  assign rg_data_8$D_IN =
	     ({ 1'd0, rg_index_width } <= 5'd8) ?
	       ((rg_block_length <= 5'd8) ? 4'd0 : x__h18350) :
	       ma_get_input_val[35:32] ;
  assign rg_data_8$EN = EN_ma_get_input ;

  // register rg_data_9
  assign rg_data_9$D_IN =
	     ({ 1'd0, rg_index_width } <= 5'd9) ?
	       ((rg_block_length <= 5'd9) ? 4'd0 : x__h18593) :
	       ma_get_input_val[39:36] ;
  assign rg_data_9$EN = EN_ma_get_input ;

  // register rg_index_width
  assign rg_index_width$D_IN = ma_start_compression_index_width ;
  assign rg_index_width$EN = EN_ma_start_compression ;

  // register rg_next_count
  assign rg_next_count$D_IN =
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_PL_ETC___d8 ?
	       5'd0 :
	       x__h2466 ;
  assign rg_next_count$EN = WILL_FIRE_RL_rl_append_data ;

  // register rg_word_width
  assign rg_word_width$D_IN = ma_start_compression_word_width ;
  assign rg_word_width$EN = EN_ma_start_compression ;

  // remaining internal signals
  assign IF_rg_block_counter_ULE_15_13_THEN_0_ELSE_rg_c_ETC___d719 =
	     { (rg_block_counter <= 5'd15) ? 4'd0 : rg_compressed_block_15,
	       (rg_block_counter <= 5'd14) ? 4'd0 : rg_compressed_block_14 } ;
  assign IF_rg_block_counter_ULE_15_13_THEN_0_ELSE_rg_c_ETC___d726 =
	     { IF_rg_block_counter_ULE_15_13_THEN_0_ELSE_rg_c_ETC___d719,
	       (rg_block_counter <= 5'd13) ? 4'd0 : rg_compressed_block_13,
	       (rg_block_counter <= 5'd12) ? 4'd0 : rg_compressed_block_12 } ;
  assign IF_rg_block_counter_ULE_15_13_THEN_0_ELSE_rg_c_ETC___d733 =
	     { IF_rg_block_counter_ULE_15_13_THEN_0_ELSE_rg_c_ETC___d726,
	       (rg_block_counter <= 5'd11) ? 4'd0 : rg_compressed_block_11,
	       (rg_block_counter <= 5'd10) ? 4'd0 : rg_compressed_block_10 } ;
  assign IF_rg_block_counter_ULE_15_13_THEN_0_ELSE_rg_c_ETC___d740 =
	     { IF_rg_block_counter_ULE_15_13_THEN_0_ELSE_rg_c_ETC___d733,
	       (rg_block_counter <= 5'd9) ? 4'd0 : rg_compressed_block_9,
	       (rg_block_counter <= 5'd8) ? 4'd0 : rg_compressed_block_8 } ;
  assign IF_rg_block_counter_ULE_15_13_THEN_0_ELSE_rg_c_ETC___d747 =
	     { IF_rg_block_counter_ULE_15_13_THEN_0_ELSE_rg_c_ETC___d740,
	       (rg_block_counter <= 5'd7) ? 4'd0 : rg_compressed_block_7,
	       (rg_block_counter <= 5'd6) ? 4'd0 : rg_compressed_block_6 } ;
  assign IF_rg_block_counter_ULE_15_13_THEN_0_ELSE_rg_c_ETC___d754 =
	     { IF_rg_block_counter_ULE_15_13_THEN_0_ELSE_rg_c_ETC___d747,
	       (rg_block_counter <= 5'd5) ? 4'd0 : rg_compressed_block_5,
	       (rg_block_counter <= 5'd4) ? 4'd0 : rg_compressed_block_4 } ;
  assign IF_rg_block_counter_ULE_15_13_THEN_0_ELSE_rg_c_ETC___d761 =
	     { IF_rg_block_counter_ULE_15_13_THEN_0_ELSE_rg_c_ETC___d754,
	       (rg_block_counter <= 5'd3) ? 4'd0 : rg_compressed_block_3,
	       (rg_block_counter <= 5'd2) ? 4'd0 : rg_compressed_block_2 } ;
  assign IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124 =
	     x__h5593 < v__h2344 ;
  assign IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160 =
	     x__h6330 < v__h2344 ;
  assign IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196 =
	     x__h7067 < v__h2344 ;
  assign IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232 =
	     x__h7804 < v__h2344 ;
  assign IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268 =
	     x__h8541 < v__h2344 ;
  assign IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304 =
	     x__h9278 < v__h2344 ;
  assign IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340 =
	     x__h10015 < v__h2344 ;
  assign IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376 =
	     x__h10752 < v__h2344 ;
  assign IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412 =
	     x__h11489 < v__h2344 ;
  assign IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448 =
	     x__h12226 < v__h2344 ;
  assign IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484 =
	     x__h12963 < v__h2344 ;
  assign IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52 =
	     x__h4119 < v__h2344 ;
  assign IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520 =
	     x__h13700 < v__h2344 ;
  assign IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d556 =
	     x__h14437 < v__h2344 ;
  assign IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88 =
	     x__h4856 < v__h2344 ;
  assign IF_rg_next_count_EQ_0_THEN_rg_block_counter_PL_ETC___d8 =
	     lv_update_count__h2338 <= 5'd16 ;
  assign _dfoo10 =
	     (x__h13700 == 5'd11 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520) ?
	       x__h13759 :
	       x__h14496 ;
  assign _dfoo100 =
	     (x__h11489 == 5'd14 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412) ?
	       x__h11548 :
	       _dfoo68 ;
  assign _dfoo101 =
	     x__h11489 == 5'd13 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412 ||
	     x__h12226 == 5'd13 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448 ||
	     _dfoo37 ;
  assign _dfoo102 =
	     (x__h11489 == 5'd13 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412) ?
	       x__h11548 :
	       _dfoo70 ;
  assign _dfoo103 =
	     x__h11489 == 5'd12 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412 ||
	     x__h12226 == 5'd12 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448 ||
	     _dfoo39 ;
  assign _dfoo104 =
	     (x__h11489 == 5'd12 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412) ?
	       x__h11548 :
	       _dfoo72 ;
  assign _dfoo105 =
	     x__h11489 == 5'd11 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412 ||
	     x__h12226 == 5'd11 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448 ||
	     _dfoo41 ;
  assign _dfoo106 =
	     (x__h11489 == 5'd11 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412) ?
	       x__h11548 :
	       _dfoo74 ;
  assign _dfoo107 =
	     x__h11489 == 5'd10 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412 ||
	     x__h12226 == 5'd10 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448 ||
	     _dfoo43 ;
  assign _dfoo108 =
	     (x__h11489 == 5'd10 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412) ?
	       x__h11548 :
	       _dfoo76 ;
  assign _dfoo109 =
	     x__h11489 == 5'd9 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412 ||
	     x__h12226 == 5'd9 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448 ||
	     _dfoo45 ;
  assign _dfoo110 =
	     (x__h11489 == 5'd9 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412) ?
	       x__h11548 :
	       _dfoo78 ;
  assign _dfoo111 =
	     x__h11489 == 5'd8 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412 ||
	     x__h12226 == 5'd8 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448 ||
	     _dfoo47 ;
  assign _dfoo112 =
	     (x__h11489 == 5'd8 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412) ?
	       x__h11548 :
	       _dfoo80 ;
  assign _dfoo113 =
	     x__h11489 == 5'd7 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412 ||
	     x__h12226 == 5'd7 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448 ||
	     _dfoo49 ;
  assign _dfoo114 =
	     (x__h11489 == 5'd7 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412) ?
	       x__h11548 :
	       _dfoo82 ;
  assign _dfoo115 =
	     x__h11489 == 5'd6 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412 ||
	     x__h12226 == 5'd6 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448 ||
	     _dfoo51 ;
  assign _dfoo116 =
	     (x__h11489 == 5'd6 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412) ?
	       x__h11548 :
	       _dfoo84 ;
  assign _dfoo117 =
	     x__h11489 == 5'd5 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412 ||
	     x__h12226 == 5'd5 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448 ||
	     _dfoo53 ;
  assign _dfoo118 =
	     (x__h11489 == 5'd5 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412) ?
	       x__h11548 :
	       _dfoo86 ;
  assign _dfoo119 =
	     x__h11489 == 5'd4 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412 ||
	     x__h12226 == 5'd4 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448 ||
	     _dfoo55 ;
  assign _dfoo12 =
	     (x__h13700 == 5'd10 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520) ?
	       x__h13759 :
	       x__h14496 ;
  assign _dfoo120 =
	     (x__h11489 == 5'd4 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412) ?
	       x__h11548 :
	       _dfoo88 ;
  assign _dfoo121 =
	     x__h11489 == 5'd3 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412 ||
	     x__h12226 == 5'd3 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448 ||
	     _dfoo57 ;
  assign _dfoo122 =
	     (x__h11489 == 5'd3 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412) ?
	       x__h11548 :
	       _dfoo90 ;
  assign _dfoo123 =
	     x__h11489 == 5'd2 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412 ||
	     x__h12226 == 5'd2 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448 ||
	     _dfoo59 ;
  assign _dfoo124 =
	     (x__h11489 == 5'd2 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412) ?
	       x__h11548 :
	       _dfoo92 ;
  assign _dfoo125 =
	     x__h11489 == 5'd1 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412 ||
	     x__h12226 == 5'd1 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448 ||
	     _dfoo61 ;
  assign _dfoo126 =
	     (x__h11489 == 5'd1 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412) ?
	       x__h11548 :
	       _dfoo94 ;
  assign _dfoo127 =
	     x__h11489 == 5'd0 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412 ||
	     x__h12226 == 5'd0 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448 ||
	     _dfoo63 ;
  assign _dfoo128 =
	     (x__h11489 == 5'd0 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412) ?
	       x__h11548 :
	       _dfoo96 ;
  assign _dfoo130 =
	     (x__h10752 == 5'd15 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376) ?
	       x__h10811 :
	       _dfoo98 ;
  assign _dfoo132 =
	     (x__h10752 == 5'd14 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376) ?
	       x__h10811 :
	       _dfoo100 ;
  assign _dfoo134 =
	     (x__h10752 == 5'd13 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376) ?
	       x__h10811 :
	       _dfoo102 ;
  assign _dfoo136 =
	     (x__h10752 == 5'd12 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376) ?
	       x__h10811 :
	       _dfoo104 ;
  assign _dfoo138 =
	     (x__h10752 == 5'd11 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376) ?
	       x__h10811 :
	       _dfoo106 ;
  assign _dfoo14 =
	     (x__h13700 == 5'd9 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520) ?
	       x__h13759 :
	       x__h14496 ;
  assign _dfoo140 =
	     (x__h10752 == 5'd10 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376) ?
	       x__h10811 :
	       _dfoo108 ;
  assign _dfoo142 =
	     (x__h10752 == 5'd9 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376) ?
	       x__h10811 :
	       _dfoo110 ;
  assign _dfoo144 =
	     (x__h10752 == 5'd8 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376) ?
	       x__h10811 :
	       _dfoo112 ;
  assign _dfoo146 =
	     (x__h10752 == 5'd7 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376) ?
	       x__h10811 :
	       _dfoo114 ;
  assign _dfoo148 =
	     (x__h10752 == 5'd6 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376) ?
	       x__h10811 :
	       _dfoo116 ;
  assign _dfoo150 =
	     (x__h10752 == 5'd5 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376) ?
	       x__h10811 :
	       _dfoo118 ;
  assign _dfoo152 =
	     (x__h10752 == 5'd4 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376) ?
	       x__h10811 :
	       _dfoo120 ;
  assign _dfoo154 =
	     (x__h10752 == 5'd3 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376) ?
	       x__h10811 :
	       _dfoo122 ;
  assign _dfoo156 =
	     (x__h10752 == 5'd2 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376) ?
	       x__h10811 :
	       _dfoo124 ;
  assign _dfoo158 =
	     (x__h10752 == 5'd1 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376) ?
	       x__h10811 :
	       _dfoo126 ;
  assign _dfoo16 =
	     (x__h13700 == 5'd8 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520) ?
	       x__h13759 :
	       x__h14496 ;
  assign _dfoo160 =
	     (x__h10752 == 5'd0 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376) ?
	       x__h10811 :
	       _dfoo128 ;
  assign _dfoo161 =
	     x__h10015 == 5'd15 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340 ||
	     x__h10752 == 5'd15 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376 ||
	     _dfoo97 ;
  assign _dfoo162 =
	     (x__h10015 == 5'd15 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340) ?
	       x__h10074 :
	       _dfoo130 ;
  assign _dfoo163 =
	     x__h10015 == 5'd14 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340 ||
	     x__h10752 == 5'd14 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376 ||
	     _dfoo99 ;
  assign _dfoo164 =
	     (x__h10015 == 5'd14 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340) ?
	       x__h10074 :
	       _dfoo132 ;
  assign _dfoo165 =
	     x__h10015 == 5'd13 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340 ||
	     x__h10752 == 5'd13 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376 ||
	     _dfoo101 ;
  assign _dfoo166 =
	     (x__h10015 == 5'd13 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340) ?
	       x__h10074 :
	       _dfoo134 ;
  assign _dfoo167 =
	     x__h10015 == 5'd12 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340 ||
	     x__h10752 == 5'd12 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376 ||
	     _dfoo103 ;
  assign _dfoo168 =
	     (x__h10015 == 5'd12 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340) ?
	       x__h10074 :
	       _dfoo136 ;
  assign _dfoo169 =
	     x__h10015 == 5'd11 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340 ||
	     x__h10752 == 5'd11 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376 ||
	     _dfoo105 ;
  assign _dfoo170 =
	     (x__h10015 == 5'd11 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340) ?
	       x__h10074 :
	       _dfoo138 ;
  assign _dfoo171 =
	     x__h10015 == 5'd10 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340 ||
	     x__h10752 == 5'd10 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376 ||
	     _dfoo107 ;
  assign _dfoo172 =
	     (x__h10015 == 5'd10 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340) ?
	       x__h10074 :
	       _dfoo140 ;
  assign _dfoo173 =
	     x__h10015 == 5'd9 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340 ||
	     x__h10752 == 5'd9 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376 ||
	     _dfoo109 ;
  assign _dfoo174 =
	     (x__h10015 == 5'd9 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340) ?
	       x__h10074 :
	       _dfoo142 ;
  assign _dfoo175 =
	     x__h10015 == 5'd8 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340 ||
	     x__h10752 == 5'd8 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376 ||
	     _dfoo111 ;
  assign _dfoo176 =
	     (x__h10015 == 5'd8 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340) ?
	       x__h10074 :
	       _dfoo144 ;
  assign _dfoo177 =
	     x__h10015 == 5'd7 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340 ||
	     x__h10752 == 5'd7 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376 ||
	     _dfoo113 ;
  assign _dfoo178 =
	     (x__h10015 == 5'd7 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340) ?
	       x__h10074 :
	       _dfoo146 ;
  assign _dfoo179 =
	     x__h10015 == 5'd6 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340 ||
	     x__h10752 == 5'd6 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376 ||
	     _dfoo115 ;
  assign _dfoo18 =
	     (x__h13700 == 5'd7 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520) ?
	       x__h13759 :
	       x__h14496 ;
  assign _dfoo180 =
	     (x__h10015 == 5'd6 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340) ?
	       x__h10074 :
	       _dfoo148 ;
  assign _dfoo181 =
	     x__h10015 == 5'd5 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340 ||
	     x__h10752 == 5'd5 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376 ||
	     _dfoo117 ;
  assign _dfoo182 =
	     (x__h10015 == 5'd5 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340) ?
	       x__h10074 :
	       _dfoo150 ;
  assign _dfoo183 =
	     x__h10015 == 5'd4 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340 ||
	     x__h10752 == 5'd4 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376 ||
	     _dfoo119 ;
  assign _dfoo184 =
	     (x__h10015 == 5'd4 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340) ?
	       x__h10074 :
	       _dfoo152 ;
  assign _dfoo185 =
	     x__h10015 == 5'd3 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340 ||
	     x__h10752 == 5'd3 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376 ||
	     _dfoo121 ;
  assign _dfoo186 =
	     (x__h10015 == 5'd3 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340) ?
	       x__h10074 :
	       _dfoo154 ;
  assign _dfoo187 =
	     x__h10015 == 5'd2 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340 ||
	     x__h10752 == 5'd2 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376 ||
	     _dfoo123 ;
  assign _dfoo188 =
	     (x__h10015 == 5'd2 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340) ?
	       x__h10074 :
	       _dfoo156 ;
  assign _dfoo189 =
	     x__h10015 == 5'd1 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340 ||
	     x__h10752 == 5'd1 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376 ||
	     _dfoo125 ;
  assign _dfoo190 =
	     (x__h10015 == 5'd1 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340) ?
	       x__h10074 :
	       _dfoo158 ;
  assign _dfoo191 =
	     x__h10015 == 5'd0 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340 ||
	     x__h10752 == 5'd0 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d376 ||
	     _dfoo127 ;
  assign _dfoo192 =
	     (x__h10015 == 5'd0 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d340) ?
	       x__h10074 :
	       _dfoo160 ;
  assign _dfoo194 =
	     (x__h9278 == 5'd15 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304) ?
	       x__h9337 :
	       _dfoo162 ;
  assign _dfoo196 =
	     (x__h9278 == 5'd14 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304) ?
	       x__h9337 :
	       _dfoo164 ;
  assign _dfoo198 =
	     (x__h9278 == 5'd13 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304) ?
	       x__h9337 :
	       _dfoo166 ;
  assign _dfoo2 =
	     (x__h13700 == 5'd15 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520) ?
	       x__h13759 :
	       x__h14496 ;
  assign _dfoo20 =
	     (x__h13700 == 5'd6 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520) ?
	       x__h13759 :
	       x__h14496 ;
  assign _dfoo200 =
	     (x__h9278 == 5'd12 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304) ?
	       x__h9337 :
	       _dfoo168 ;
  assign _dfoo202 =
	     (x__h9278 == 5'd11 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304) ?
	       x__h9337 :
	       _dfoo170 ;
  assign _dfoo204 =
	     (x__h9278 == 5'd10 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304) ?
	       x__h9337 :
	       _dfoo172 ;
  assign _dfoo206 =
	     (x__h9278 == 5'd9 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304) ?
	       x__h9337 :
	       _dfoo174 ;
  assign _dfoo208 =
	     (x__h9278 == 5'd8 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304) ?
	       x__h9337 :
	       _dfoo176 ;
  assign _dfoo210 =
	     (x__h9278 == 5'd7 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304) ?
	       x__h9337 :
	       _dfoo178 ;
  assign _dfoo212 =
	     (x__h9278 == 5'd6 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304) ?
	       x__h9337 :
	       _dfoo180 ;
  assign _dfoo214 =
	     (x__h9278 == 5'd5 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304) ?
	       x__h9337 :
	       _dfoo182 ;
  assign _dfoo216 =
	     (x__h9278 == 5'd4 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304) ?
	       x__h9337 :
	       _dfoo184 ;
  assign _dfoo218 =
	     (x__h9278 == 5'd3 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304) ?
	       x__h9337 :
	       _dfoo186 ;
  assign _dfoo22 =
	     (x__h13700 == 5'd5 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520) ?
	       x__h13759 :
	       x__h14496 ;
  assign _dfoo220 =
	     (x__h9278 == 5'd2 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304) ?
	       x__h9337 :
	       _dfoo188 ;
  assign _dfoo222 =
	     (x__h9278 == 5'd1 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304) ?
	       x__h9337 :
	       _dfoo190 ;
  assign _dfoo224 =
	     (x__h9278 == 5'd0 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304) ?
	       x__h9337 :
	       _dfoo192 ;
  assign _dfoo225 =
	     x__h8541 == 5'd15 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268 ||
	     x__h9278 == 5'd15 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304 ||
	     _dfoo161 ;
  assign _dfoo226 =
	     (x__h8541 == 5'd15 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268) ?
	       x__h8600 :
	       _dfoo194 ;
  assign _dfoo227 =
	     x__h8541 == 5'd14 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268 ||
	     x__h9278 == 5'd14 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304 ||
	     _dfoo163 ;
  assign _dfoo228 =
	     (x__h8541 == 5'd14 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268) ?
	       x__h8600 :
	       _dfoo196 ;
  assign _dfoo229 =
	     x__h8541 == 5'd13 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268 ||
	     x__h9278 == 5'd13 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304 ||
	     _dfoo165 ;
  assign _dfoo230 =
	     (x__h8541 == 5'd13 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268) ?
	       x__h8600 :
	       _dfoo198 ;
  assign _dfoo231 =
	     x__h8541 == 5'd12 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268 ||
	     x__h9278 == 5'd12 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304 ||
	     _dfoo167 ;
  assign _dfoo232 =
	     (x__h8541 == 5'd12 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268) ?
	       x__h8600 :
	       _dfoo200 ;
  assign _dfoo233 =
	     x__h8541 == 5'd11 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268 ||
	     x__h9278 == 5'd11 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304 ||
	     _dfoo169 ;
  assign _dfoo234 =
	     (x__h8541 == 5'd11 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268) ?
	       x__h8600 :
	       _dfoo202 ;
  assign _dfoo235 =
	     x__h8541 == 5'd10 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268 ||
	     x__h9278 == 5'd10 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304 ||
	     _dfoo171 ;
  assign _dfoo236 =
	     (x__h8541 == 5'd10 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268) ?
	       x__h8600 :
	       _dfoo204 ;
  assign _dfoo237 =
	     x__h8541 == 5'd9 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268 ||
	     x__h9278 == 5'd9 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304 ||
	     _dfoo173 ;
  assign _dfoo238 =
	     (x__h8541 == 5'd9 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268) ?
	       x__h8600 :
	       _dfoo206 ;
  assign _dfoo239 =
	     x__h8541 == 5'd8 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268 ||
	     x__h9278 == 5'd8 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304 ||
	     _dfoo175 ;
  assign _dfoo24 =
	     (x__h13700 == 5'd4 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520) ?
	       x__h13759 :
	       x__h14496 ;
  assign _dfoo240 =
	     (x__h8541 == 5'd8 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268) ?
	       x__h8600 :
	       _dfoo208 ;
  assign _dfoo241 =
	     x__h8541 == 5'd7 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268 ||
	     x__h9278 == 5'd7 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304 ||
	     _dfoo177 ;
  assign _dfoo242 =
	     (x__h8541 == 5'd7 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268) ?
	       x__h8600 :
	       _dfoo210 ;
  assign _dfoo243 =
	     x__h8541 == 5'd6 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268 ||
	     x__h9278 == 5'd6 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304 ||
	     _dfoo179 ;
  assign _dfoo244 =
	     (x__h8541 == 5'd6 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268) ?
	       x__h8600 :
	       _dfoo212 ;
  assign _dfoo245 =
	     x__h8541 == 5'd5 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268 ||
	     x__h9278 == 5'd5 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304 ||
	     _dfoo181 ;
  assign _dfoo246 =
	     (x__h8541 == 5'd5 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268) ?
	       x__h8600 :
	       _dfoo214 ;
  assign _dfoo247 =
	     x__h8541 == 5'd4 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268 ||
	     x__h9278 == 5'd4 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304 ||
	     _dfoo183 ;
  assign _dfoo248 =
	     (x__h8541 == 5'd4 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268) ?
	       x__h8600 :
	       _dfoo216 ;
  assign _dfoo249 =
	     x__h8541 == 5'd3 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268 ||
	     x__h9278 == 5'd3 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304 ||
	     _dfoo185 ;
  assign _dfoo250 =
	     (x__h8541 == 5'd3 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268) ?
	       x__h8600 :
	       _dfoo218 ;
  assign _dfoo251 =
	     x__h8541 == 5'd2 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268 ||
	     x__h9278 == 5'd2 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304 ||
	     _dfoo187 ;
  assign _dfoo252 =
	     (x__h8541 == 5'd2 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268) ?
	       x__h8600 :
	       _dfoo220 ;
  assign _dfoo253 =
	     x__h8541 == 5'd1 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268 ||
	     x__h9278 == 5'd1 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304 ||
	     _dfoo189 ;
  assign _dfoo254 =
	     (x__h8541 == 5'd1 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268) ?
	       x__h8600 :
	       _dfoo222 ;
  assign _dfoo255 =
	     x__h8541 == 5'd0 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268 ||
	     x__h9278 == 5'd0 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d304 ||
	     _dfoo191 ;
  assign _dfoo256 =
	     (x__h8541 == 5'd0 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d268) ?
	       x__h8600 :
	       _dfoo224 ;
  assign _dfoo258 =
	     (x__h7804 == 5'd15 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232) ?
	       x__h7863 :
	       _dfoo226 ;
  assign _dfoo26 =
	     (x__h13700 == 5'd3 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520) ?
	       x__h13759 :
	       x__h14496 ;
  assign _dfoo260 =
	     (x__h7804 == 5'd14 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232) ?
	       x__h7863 :
	       _dfoo228 ;
  assign _dfoo262 =
	     (x__h7804 == 5'd13 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232) ?
	       x__h7863 :
	       _dfoo230 ;
  assign _dfoo264 =
	     (x__h7804 == 5'd12 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232) ?
	       x__h7863 :
	       _dfoo232 ;
  assign _dfoo266 =
	     (x__h7804 == 5'd11 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232) ?
	       x__h7863 :
	       _dfoo234 ;
  assign _dfoo268 =
	     (x__h7804 == 5'd10 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232) ?
	       x__h7863 :
	       _dfoo236 ;
  assign _dfoo270 =
	     (x__h7804 == 5'd9 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232) ?
	       x__h7863 :
	       _dfoo238 ;
  assign _dfoo272 =
	     (x__h7804 == 5'd8 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232) ?
	       x__h7863 :
	       _dfoo240 ;
  assign _dfoo274 =
	     (x__h7804 == 5'd7 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232) ?
	       x__h7863 :
	       _dfoo242 ;
  assign _dfoo276 =
	     (x__h7804 == 5'd6 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232) ?
	       x__h7863 :
	       _dfoo244 ;
  assign _dfoo278 =
	     (x__h7804 == 5'd5 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232) ?
	       x__h7863 :
	       _dfoo246 ;
  assign _dfoo28 =
	     (x__h13700 == 5'd2 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520) ?
	       x__h13759 :
	       x__h14496 ;
  assign _dfoo280 =
	     (x__h7804 == 5'd4 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232) ?
	       x__h7863 :
	       _dfoo248 ;
  assign _dfoo282 =
	     (x__h7804 == 5'd3 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232) ?
	       x__h7863 :
	       _dfoo250 ;
  assign _dfoo284 =
	     (x__h7804 == 5'd2 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232) ?
	       x__h7863 :
	       _dfoo252 ;
  assign _dfoo286 =
	     (x__h7804 == 5'd1 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232) ?
	       x__h7863 :
	       _dfoo254 ;
  assign _dfoo288 =
	     (x__h7804 == 5'd0 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232) ?
	       x__h7863 :
	       _dfoo256 ;
  assign _dfoo289 =
	     x__h7067 == 5'd15 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196 ||
	     x__h7804 == 5'd15 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232 ||
	     _dfoo225 ;
  assign _dfoo290 =
	     (x__h7067 == 5'd15 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196) ?
	       x__h7126 :
	       _dfoo258 ;
  assign _dfoo291 =
	     x__h7067 == 5'd14 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196 ||
	     x__h7804 == 5'd14 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232 ||
	     _dfoo227 ;
  assign _dfoo292 =
	     (x__h7067 == 5'd14 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196) ?
	       x__h7126 :
	       _dfoo260 ;
  assign _dfoo293 =
	     x__h7067 == 5'd13 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196 ||
	     x__h7804 == 5'd13 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232 ||
	     _dfoo229 ;
  assign _dfoo294 =
	     (x__h7067 == 5'd13 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196) ?
	       x__h7126 :
	       _dfoo262 ;
  assign _dfoo295 =
	     x__h7067 == 5'd12 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196 ||
	     x__h7804 == 5'd12 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232 ||
	     _dfoo231 ;
  assign _dfoo296 =
	     (x__h7067 == 5'd12 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196) ?
	       x__h7126 :
	       _dfoo264 ;
  assign _dfoo297 =
	     x__h7067 == 5'd11 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196 ||
	     x__h7804 == 5'd11 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232 ||
	     _dfoo233 ;
  assign _dfoo298 =
	     (x__h7067 == 5'd11 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196) ?
	       x__h7126 :
	       _dfoo266 ;
  assign _dfoo299 =
	     x__h7067 == 5'd10 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196 ||
	     x__h7804 == 5'd10 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232 ||
	     _dfoo235 ;
  assign _dfoo30 =
	     (x__h13700 == 5'd1 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520) ?
	       x__h13759 :
	       x__h14496 ;
  assign _dfoo300 =
	     (x__h7067 == 5'd10 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196) ?
	       x__h7126 :
	       _dfoo268 ;
  assign _dfoo301 =
	     x__h7067 == 5'd9 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196 ||
	     x__h7804 == 5'd9 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232 ||
	     _dfoo237 ;
  assign _dfoo302 =
	     (x__h7067 == 5'd9 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196) ?
	       x__h7126 :
	       _dfoo270 ;
  assign _dfoo303 =
	     x__h7067 == 5'd8 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196 ||
	     x__h7804 == 5'd8 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232 ||
	     _dfoo239 ;
  assign _dfoo304 =
	     (x__h7067 == 5'd8 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196) ?
	       x__h7126 :
	       _dfoo272 ;
  assign _dfoo305 =
	     x__h7067 == 5'd7 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196 ||
	     x__h7804 == 5'd7 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232 ||
	     _dfoo241 ;
  assign _dfoo306 =
	     (x__h7067 == 5'd7 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196) ?
	       x__h7126 :
	       _dfoo274 ;
  assign _dfoo307 =
	     x__h7067 == 5'd6 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196 ||
	     x__h7804 == 5'd6 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232 ||
	     _dfoo243 ;
  assign _dfoo308 =
	     (x__h7067 == 5'd6 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196) ?
	       x__h7126 :
	       _dfoo276 ;
  assign _dfoo309 =
	     x__h7067 == 5'd5 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196 ||
	     x__h7804 == 5'd5 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232 ||
	     _dfoo245 ;
  assign _dfoo310 =
	     (x__h7067 == 5'd5 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196) ?
	       x__h7126 :
	       _dfoo278 ;
  assign _dfoo311 =
	     x__h7067 == 5'd4 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196 ||
	     x__h7804 == 5'd4 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232 ||
	     _dfoo247 ;
  assign _dfoo312 =
	     (x__h7067 == 5'd4 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196) ?
	       x__h7126 :
	       _dfoo280 ;
  assign _dfoo313 =
	     x__h7067 == 5'd3 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196 ||
	     x__h7804 == 5'd3 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232 ||
	     _dfoo249 ;
  assign _dfoo314 =
	     (x__h7067 == 5'd3 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196) ?
	       x__h7126 :
	       _dfoo282 ;
  assign _dfoo315 =
	     x__h7067 == 5'd2 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196 ||
	     x__h7804 == 5'd2 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232 ||
	     _dfoo251 ;
  assign _dfoo316 =
	     (x__h7067 == 5'd2 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196) ?
	       x__h7126 :
	       _dfoo284 ;
  assign _dfoo317 =
	     x__h7067 == 5'd1 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196 ||
	     x__h7804 == 5'd1 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232 ||
	     _dfoo253 ;
  assign _dfoo318 =
	     (x__h7067 == 5'd1 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196) ?
	       x__h7126 :
	       _dfoo286 ;
  assign _dfoo319 =
	     x__h7067 == 5'd0 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196 ||
	     x__h7804 == 5'd0 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d232 ||
	     _dfoo255 ;
  assign _dfoo32 =
	     (x__h13700 == 5'd0 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520) ?
	       x__h13759 :
	       x__h14496 ;
  assign _dfoo320 =
	     (x__h7067 == 5'd0 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d196) ?
	       x__h7126 :
	       _dfoo288 ;
  assign _dfoo322 =
	     (x__h6330 == 5'd15 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160) ?
	       x__h6389 :
	       _dfoo290 ;
  assign _dfoo324 =
	     (x__h6330 == 5'd14 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160) ?
	       x__h6389 :
	       _dfoo292 ;
  assign _dfoo326 =
	     (x__h6330 == 5'd13 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160) ?
	       x__h6389 :
	       _dfoo294 ;
  assign _dfoo328 =
	     (x__h6330 == 5'd12 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160) ?
	       x__h6389 :
	       _dfoo296 ;
  assign _dfoo33 =
	     x__h12963 == 5'd15 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484 ||
	     x__h13700 == 5'd15 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520 ||
	     x__h14437 == 5'd15 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d556 ;
  assign _dfoo330 =
	     (x__h6330 == 5'd11 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160) ?
	       x__h6389 :
	       _dfoo298 ;
  assign _dfoo332 =
	     (x__h6330 == 5'd10 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160) ?
	       x__h6389 :
	       _dfoo300 ;
  assign _dfoo334 =
	     (x__h6330 == 5'd9 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160) ?
	       x__h6389 :
	       _dfoo302 ;
  assign _dfoo336 =
	     (x__h6330 == 5'd8 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160) ?
	       x__h6389 :
	       _dfoo304 ;
  assign _dfoo338 =
	     (x__h6330 == 5'd7 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160) ?
	       x__h6389 :
	       _dfoo306 ;
  assign _dfoo34 =
	     (x__h12963 == 5'd15 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484) ?
	       x__h13022 :
	       _dfoo2 ;
  assign _dfoo340 =
	     (x__h6330 == 5'd6 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160) ?
	       x__h6389 :
	       _dfoo308 ;
  assign _dfoo342 =
	     (x__h6330 == 5'd5 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160) ?
	       x__h6389 :
	       _dfoo310 ;
  assign _dfoo344 =
	     (x__h6330 == 5'd4 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160) ?
	       x__h6389 :
	       _dfoo312 ;
  assign _dfoo346 =
	     (x__h6330 == 5'd3 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160) ?
	       x__h6389 :
	       _dfoo314 ;
  assign _dfoo348 =
	     (x__h6330 == 5'd2 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160) ?
	       x__h6389 :
	       _dfoo316 ;
  assign _dfoo35 =
	     x__h12963 == 5'd14 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484 ||
	     x__h13700 == 5'd14 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520 ||
	     x__h14437 == 5'd14 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d556 ;
  assign _dfoo350 =
	     (x__h6330 == 5'd1 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160) ?
	       x__h6389 :
	       _dfoo318 ;
  assign _dfoo352 =
	     (x__h6330 == 5'd0 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160) ?
	       x__h6389 :
	       _dfoo320 ;
  assign _dfoo353 =
	     x__h5593 == 5'd15 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124 ||
	     x__h6330 == 5'd15 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160 ||
	     _dfoo289 ;
  assign _dfoo354 =
	     (x__h5593 == 5'd15 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124) ?
	       x__h5652 :
	       _dfoo322 ;
  assign _dfoo355 =
	     x__h5593 == 5'd14 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124 ||
	     x__h6330 == 5'd14 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160 ||
	     _dfoo291 ;
  assign _dfoo356 =
	     (x__h5593 == 5'd14 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124) ?
	       x__h5652 :
	       _dfoo324 ;
  assign _dfoo357 =
	     x__h5593 == 5'd13 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124 ||
	     x__h6330 == 5'd13 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160 ||
	     _dfoo293 ;
  assign _dfoo358 =
	     (x__h5593 == 5'd13 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124) ?
	       x__h5652 :
	       _dfoo326 ;
  assign _dfoo359 =
	     x__h5593 == 5'd12 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124 ||
	     x__h6330 == 5'd12 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160 ||
	     _dfoo295 ;
  assign _dfoo36 =
	     (x__h12963 == 5'd14 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484) ?
	       x__h13022 :
	       _dfoo4 ;
  assign _dfoo360 =
	     (x__h5593 == 5'd12 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124) ?
	       x__h5652 :
	       _dfoo328 ;
  assign _dfoo361 =
	     x__h5593 == 5'd11 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124 ||
	     x__h6330 == 5'd11 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160 ||
	     _dfoo297 ;
  assign _dfoo362 =
	     (x__h5593 == 5'd11 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124) ?
	       x__h5652 :
	       _dfoo330 ;
  assign _dfoo363 =
	     x__h5593 == 5'd10 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124 ||
	     x__h6330 == 5'd10 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160 ||
	     _dfoo299 ;
  assign _dfoo364 =
	     (x__h5593 == 5'd10 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124) ?
	       x__h5652 :
	       _dfoo332 ;
  assign _dfoo365 =
	     x__h5593 == 5'd9 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124 ||
	     x__h6330 == 5'd9 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160 ||
	     _dfoo301 ;
  assign _dfoo366 =
	     (x__h5593 == 5'd9 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124) ?
	       x__h5652 :
	       _dfoo334 ;
  assign _dfoo367 =
	     x__h5593 == 5'd8 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124 ||
	     x__h6330 == 5'd8 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160 ||
	     _dfoo303 ;
  assign _dfoo368 =
	     (x__h5593 == 5'd8 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124) ?
	       x__h5652 :
	       _dfoo336 ;
  assign _dfoo369 =
	     x__h5593 == 5'd7 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124 ||
	     x__h6330 == 5'd7 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160 ||
	     _dfoo305 ;
  assign _dfoo37 =
	     x__h12963 == 5'd13 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484 ||
	     x__h13700 == 5'd13 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520 ||
	     x__h14437 == 5'd13 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d556 ;
  assign _dfoo370 =
	     (x__h5593 == 5'd7 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124) ?
	       x__h5652 :
	       _dfoo338 ;
  assign _dfoo371 =
	     x__h5593 == 5'd6 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124 ||
	     x__h6330 == 5'd6 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160 ||
	     _dfoo307 ;
  assign _dfoo372 =
	     (x__h5593 == 5'd6 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124) ?
	       x__h5652 :
	       _dfoo340 ;
  assign _dfoo373 =
	     x__h5593 == 5'd5 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124 ||
	     x__h6330 == 5'd5 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160 ||
	     _dfoo309 ;
  assign _dfoo374 =
	     (x__h5593 == 5'd5 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124) ?
	       x__h5652 :
	       _dfoo342 ;
  assign _dfoo375 =
	     x__h5593 == 5'd4 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124 ||
	     x__h6330 == 5'd4 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160 ||
	     _dfoo311 ;
  assign _dfoo376 =
	     (x__h5593 == 5'd4 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124) ?
	       x__h5652 :
	       _dfoo344 ;
  assign _dfoo377 =
	     x__h5593 == 5'd3 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124 ||
	     x__h6330 == 5'd3 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160 ||
	     _dfoo313 ;
  assign _dfoo378 =
	     (x__h5593 == 5'd3 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124) ?
	       x__h5652 :
	       _dfoo346 ;
  assign _dfoo379 =
	     x__h5593 == 5'd2 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124 ||
	     x__h6330 == 5'd2 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160 ||
	     _dfoo315 ;
  assign _dfoo38 =
	     (x__h12963 == 5'd13 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484) ?
	       x__h13022 :
	       _dfoo6 ;
  assign _dfoo380 =
	     (x__h5593 == 5'd2 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124) ?
	       x__h5652 :
	       _dfoo348 ;
  assign _dfoo381 =
	     x__h5593 == 5'd1 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124 ||
	     x__h6330 == 5'd1 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160 ||
	     _dfoo317 ;
  assign _dfoo382 =
	     (x__h5593 == 5'd1 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124) ?
	       x__h5652 :
	       _dfoo350 ;
  assign _dfoo383 =
	     x__h5593 == 5'd0 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124 ||
	     x__h6330 == 5'd0 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d160 ||
	     _dfoo319 ;
  assign _dfoo384 =
	     (x__h5593 == 5'd0 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d124) ?
	       x__h5652 :
	       _dfoo352 ;
  assign _dfoo386 =
	     (x__h4856 == 5'd15 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88) ?
	       x__h4915 :
	       _dfoo354 ;
  assign _dfoo388 =
	     (x__h4856 == 5'd14 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88) ?
	       x__h4915 :
	       _dfoo356 ;
  assign _dfoo39 =
	     x__h12963 == 5'd12 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484 ||
	     x__h13700 == 5'd12 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520 ||
	     x__h14437 == 5'd12 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d556 ;
  assign _dfoo390 =
	     (x__h4856 == 5'd13 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88) ?
	       x__h4915 :
	       _dfoo358 ;
  assign _dfoo392 =
	     (x__h4856 == 5'd12 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88) ?
	       x__h4915 :
	       _dfoo360 ;
  assign _dfoo394 =
	     (x__h4856 == 5'd11 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88) ?
	       x__h4915 :
	       _dfoo362 ;
  assign _dfoo396 =
	     (x__h4856 == 5'd10 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88) ?
	       x__h4915 :
	       _dfoo364 ;
  assign _dfoo398 =
	     (x__h4856 == 5'd9 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88) ?
	       x__h4915 :
	       _dfoo366 ;
  assign _dfoo4 =
	     (x__h13700 == 5'd14 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520) ?
	       x__h13759 :
	       x__h14496 ;
  assign _dfoo40 =
	     (x__h12963 == 5'd12 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484) ?
	       x__h13022 :
	       _dfoo8 ;
  assign _dfoo400 =
	     (x__h4856 == 5'd8 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88) ?
	       x__h4915 :
	       _dfoo368 ;
  assign _dfoo402 =
	     (x__h4856 == 5'd7 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88) ?
	       x__h4915 :
	       _dfoo370 ;
  assign _dfoo404 =
	     (x__h4856 == 5'd6 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88) ?
	       x__h4915 :
	       _dfoo372 ;
  assign _dfoo406 =
	     (x__h4856 == 5'd5 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88) ?
	       x__h4915 :
	       _dfoo374 ;
  assign _dfoo408 =
	     (x__h4856 == 5'd4 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88) ?
	       x__h4915 :
	       _dfoo376 ;
  assign _dfoo41 =
	     x__h12963 == 5'd11 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484 ||
	     x__h13700 == 5'd11 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520 ||
	     x__h14437 == 5'd11 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d556 ;
  assign _dfoo410 =
	     (x__h4856 == 5'd3 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88) ?
	       x__h4915 :
	       _dfoo378 ;
  assign _dfoo412 =
	     (x__h4856 == 5'd2 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88) ?
	       x__h4915 :
	       _dfoo380 ;
  assign _dfoo414 =
	     (x__h4856 == 5'd1 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88) ?
	       x__h4915 :
	       _dfoo382 ;
  assign _dfoo416 =
	     (x__h4856 == 5'd0 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88) ?
	       x__h4915 :
	       _dfoo384 ;
  assign _dfoo417 =
	     x__h4119 == 5'd15 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52 ||
	     x__h4856 == 5'd15 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88 ||
	     _dfoo353 ;
  assign _dfoo418 =
	     (x__h4119 == 5'd15 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52) ?
	       x__h4178 :
	       _dfoo386 ;
  assign _dfoo419 =
	     x__h4119 == 5'd14 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52 ||
	     x__h4856 == 5'd14 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88 ||
	     _dfoo355 ;
  assign _dfoo42 =
	     (x__h12963 == 5'd11 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484) ?
	       x__h13022 :
	       _dfoo10 ;
  assign _dfoo420 =
	     (x__h4119 == 5'd14 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52) ?
	       x__h4178 :
	       _dfoo388 ;
  assign _dfoo421 =
	     x__h4119 == 5'd13 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52 ||
	     x__h4856 == 5'd13 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88 ||
	     _dfoo357 ;
  assign _dfoo422 =
	     (x__h4119 == 5'd13 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52) ?
	       x__h4178 :
	       _dfoo390 ;
  assign _dfoo423 =
	     x__h4119 == 5'd12 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52 ||
	     x__h4856 == 5'd12 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88 ||
	     _dfoo359 ;
  assign _dfoo424 =
	     (x__h4119 == 5'd12 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52) ?
	       x__h4178 :
	       _dfoo392 ;
  assign _dfoo425 =
	     x__h4119 == 5'd11 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52 ||
	     x__h4856 == 5'd11 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88 ||
	     _dfoo361 ;
  assign _dfoo426 =
	     (x__h4119 == 5'd11 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52) ?
	       x__h4178 :
	       _dfoo394 ;
  assign _dfoo427 =
	     x__h4119 == 5'd10 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52 ||
	     x__h4856 == 5'd10 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88 ||
	     _dfoo363 ;
  assign _dfoo428 =
	     (x__h4119 == 5'd10 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52) ?
	       x__h4178 :
	       _dfoo396 ;
  assign _dfoo429 =
	     x__h4119 == 5'd9 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52 ||
	     x__h4856 == 5'd9 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88 ||
	     _dfoo365 ;
  assign _dfoo43 =
	     x__h12963 == 5'd10 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484 ||
	     x__h13700 == 5'd10 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520 ||
	     x__h14437 == 5'd10 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d556 ;
  assign _dfoo430 =
	     (x__h4119 == 5'd9 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52) ?
	       x__h4178 :
	       _dfoo398 ;
  assign _dfoo431 =
	     x__h4119 == 5'd8 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52 ||
	     x__h4856 == 5'd8 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88 ||
	     _dfoo367 ;
  assign _dfoo432 =
	     (x__h4119 == 5'd8 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52) ?
	       x__h4178 :
	       _dfoo400 ;
  assign _dfoo433 =
	     x__h4119 == 5'd7 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52 ||
	     x__h4856 == 5'd7 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88 ||
	     _dfoo369 ;
  assign _dfoo434 =
	     (x__h4119 == 5'd7 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52) ?
	       x__h4178 :
	       _dfoo402 ;
  assign _dfoo435 =
	     x__h4119 == 5'd6 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52 ||
	     x__h4856 == 5'd6 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88 ||
	     _dfoo371 ;
  assign _dfoo436 =
	     (x__h4119 == 5'd6 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52) ?
	       x__h4178 :
	       _dfoo404 ;
  assign _dfoo437 =
	     x__h4119 == 5'd5 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52 ||
	     x__h4856 == 5'd5 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88 ||
	     _dfoo373 ;
  assign _dfoo438 =
	     (x__h4119 == 5'd5 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52) ?
	       x__h4178 :
	       _dfoo406 ;
  assign _dfoo439 =
	     x__h4119 == 5'd4 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52 ||
	     x__h4856 == 5'd4 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88 ||
	     _dfoo375 ;
  assign _dfoo44 =
	     (x__h12963 == 5'd10 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484) ?
	       x__h13022 :
	       _dfoo12 ;
  assign _dfoo440 =
	     (x__h4119 == 5'd4 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52) ?
	       x__h4178 :
	       _dfoo408 ;
  assign _dfoo441 =
	     x__h4119 == 5'd3 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52 ||
	     x__h4856 == 5'd3 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88 ||
	     _dfoo377 ;
  assign _dfoo442 =
	     (x__h4119 == 5'd3 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52) ?
	       x__h4178 :
	       _dfoo410 ;
  assign _dfoo443 =
	     x__h4119 == 5'd2 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52 ||
	     x__h4856 == 5'd2 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88 ||
	     _dfoo379 ;
  assign _dfoo444 =
	     (x__h4119 == 5'd2 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52) ?
	       x__h4178 :
	       _dfoo412 ;
  assign _dfoo445 =
	     x__h4119 == 5'd1 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52 ||
	     x__h4856 == 5'd1 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88 ||
	     _dfoo381 ;
  assign _dfoo446 =
	     (x__h4119 == 5'd1 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52) ?
	       x__h4178 :
	       _dfoo414 ;
  assign _dfoo447 =
	     x__h4119 == 5'd0 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52 ||
	     x__h4856 == 5'd0 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d88 ||
	     _dfoo383 ;
  assign _dfoo448 =
	     (x__h4119 == 5'd0 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d52) ?
	       x__h4178 :
	       _dfoo416 ;
  assign _dfoo449 = lv_word_count__h2336 == 5'd15 || _dfoo417 ;
  assign _dfoo45 =
	     x__h12963 == 5'd9 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484 ||
	     x__h13700 == 5'd9 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520 ||
	     x__h14437 == 5'd9 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d556 ;
  assign _dfoo451 = lv_word_count__h2336 == 5'd14 || _dfoo419 ;
  assign _dfoo453 = lv_word_count__h2336 == 5'd13 || _dfoo421 ;
  assign _dfoo455 = lv_word_count__h2336 == 5'd12 || _dfoo423 ;
  assign _dfoo457 = lv_word_count__h2336 == 5'd11 || _dfoo425 ;
  assign _dfoo459 = lv_word_count__h2336 == 5'd10 || _dfoo427 ;
  assign _dfoo46 =
	     (x__h12963 == 5'd9 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484) ?
	       x__h13022 :
	       _dfoo14 ;
  assign _dfoo461 = lv_word_count__h2336 == 5'd9 || _dfoo429 ;
  assign _dfoo463 = lv_word_count__h2336 == 5'd8 || _dfoo431 ;
  assign _dfoo465 = lv_word_count__h2336 == 5'd7 || _dfoo433 ;
  assign _dfoo467 = lv_word_count__h2336 == 5'd6 || _dfoo435 ;
  assign _dfoo469 = lv_word_count__h2336 == 5'd5 || _dfoo437 ;
  assign _dfoo47 =
	     x__h12963 == 5'd8 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484 ||
	     x__h13700 == 5'd8 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520 ||
	     x__h14437 == 5'd8 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d556 ;
  assign _dfoo471 = lv_word_count__h2336 == 5'd4 || _dfoo439 ;
  assign _dfoo473 = lv_word_count__h2336 == 5'd3 || _dfoo441 ;
  assign _dfoo475 = lv_word_count__h2336 == 5'd2 || _dfoo443 ;
  assign _dfoo477 = lv_word_count__h2336 == 5'd1 || _dfoo445 ;
  assign _dfoo479 = lv_word_count__h2336 == 5'd0 || _dfoo447 ;
  assign _dfoo48 =
	     (x__h12963 == 5'd8 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484) ?
	       x__h13022 :
	       _dfoo16 ;
  assign _dfoo49 =
	     x__h12963 == 5'd7 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484 ||
	     x__h13700 == 5'd7 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520 ||
	     x__h14437 == 5'd7 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d556 ;
  assign _dfoo50 =
	     (x__h12963 == 5'd7 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484) ?
	       x__h13022 :
	       _dfoo18 ;
  assign _dfoo51 =
	     x__h12963 == 5'd6 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484 ||
	     x__h13700 == 5'd6 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520 ||
	     x__h14437 == 5'd6 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d556 ;
  assign _dfoo52 =
	     (x__h12963 == 5'd6 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484) ?
	       x__h13022 :
	       _dfoo20 ;
  assign _dfoo53 =
	     x__h12963 == 5'd5 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484 ||
	     x__h13700 == 5'd5 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520 ||
	     x__h14437 == 5'd5 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d556 ;
  assign _dfoo54 =
	     (x__h12963 == 5'd5 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484) ?
	       x__h13022 :
	       _dfoo22 ;
  assign _dfoo55 =
	     x__h12963 == 5'd4 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484 ||
	     x__h13700 == 5'd4 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520 ||
	     x__h14437 == 5'd4 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d556 ;
  assign _dfoo56 =
	     (x__h12963 == 5'd4 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484) ?
	       x__h13022 :
	       _dfoo24 ;
  assign _dfoo57 =
	     x__h12963 == 5'd3 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484 ||
	     x__h13700 == 5'd3 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520 ||
	     x__h14437 == 5'd3 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d556 ;
  assign _dfoo58 =
	     (x__h12963 == 5'd3 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484) ?
	       x__h13022 :
	       _dfoo26 ;
  assign _dfoo59 =
	     x__h12963 == 5'd2 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484 ||
	     x__h13700 == 5'd2 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520 ||
	     x__h14437 == 5'd2 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d556 ;
  assign _dfoo6 =
	     (x__h13700 == 5'd13 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520) ?
	       x__h13759 :
	       x__h14496 ;
  assign _dfoo60 =
	     (x__h12963 == 5'd2 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484) ?
	       x__h13022 :
	       _dfoo28 ;
  assign _dfoo61 =
	     x__h12963 == 5'd1 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484 ||
	     x__h13700 == 5'd1 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520 ||
	     x__h14437 == 5'd1 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d556 ;
  assign _dfoo62 =
	     (x__h12963 == 5'd1 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484) ?
	       x__h13022 :
	       _dfoo30 ;
  assign _dfoo63 =
	     x__h12963 == 5'd0 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484 ||
	     x__h13700 == 5'd0 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520 ||
	     x__h14437 == 5'd0 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d556 ;
  assign _dfoo64 =
	     (x__h12963 == 5'd0 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d484) ?
	       x__h13022 :
	       _dfoo32 ;
  assign _dfoo66 =
	     (x__h12226 == 5'd15 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448) ?
	       x__h12285 :
	       _dfoo34 ;
  assign _dfoo68 =
	     (x__h12226 == 5'd14 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448) ?
	       x__h12285 :
	       _dfoo36 ;
  assign _dfoo70 =
	     (x__h12226 == 5'd13 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448) ?
	       x__h12285 :
	       _dfoo38 ;
  assign _dfoo72 =
	     (x__h12226 == 5'd12 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448) ?
	       x__h12285 :
	       _dfoo40 ;
  assign _dfoo74 =
	     (x__h12226 == 5'd11 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448) ?
	       x__h12285 :
	       _dfoo42 ;
  assign _dfoo76 =
	     (x__h12226 == 5'd10 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448) ?
	       x__h12285 :
	       _dfoo44 ;
  assign _dfoo78 =
	     (x__h12226 == 5'd9 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448) ?
	       x__h12285 :
	       _dfoo46 ;
  assign _dfoo8 =
	     (x__h13700 == 5'd12 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d520) ?
	       x__h13759 :
	       x__h14496 ;
  assign _dfoo80 =
	     (x__h12226 == 5'd8 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448) ?
	       x__h12285 :
	       _dfoo48 ;
  assign _dfoo82 =
	     (x__h12226 == 5'd7 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448) ?
	       x__h12285 :
	       _dfoo50 ;
  assign _dfoo84 =
	     (x__h12226 == 5'd6 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448) ?
	       x__h12285 :
	       _dfoo52 ;
  assign _dfoo86 =
	     (x__h12226 == 5'd5 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448) ?
	       x__h12285 :
	       _dfoo54 ;
  assign _dfoo88 =
	     (x__h12226 == 5'd4 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448) ?
	       x__h12285 :
	       _dfoo56 ;
  assign _dfoo90 =
	     (x__h12226 == 5'd3 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448) ?
	       x__h12285 :
	       _dfoo58 ;
  assign _dfoo92 =
	     (x__h12226 == 5'd2 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448) ?
	       x__h12285 :
	       _dfoo60 ;
  assign _dfoo94 =
	     (x__h12226 == 5'd1 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448) ?
	       x__h12285 :
	       _dfoo62 ;
  assign _dfoo96 =
	     (x__h12226 == 5'd0 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448) ?
	       x__h12285 :
	       _dfoo64 ;
  assign _dfoo97 =
	     x__h11489 == 5'd15 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412 ||
	     x__h12226 == 5'd15 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448 ||
	     _dfoo33 ;
  assign _dfoo98 =
	     (x__h11489 == 5'd15 &&
	      IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412) ?
	       x__h11548 :
	       _dfoo66 ;
  assign _dfoo99 =
	     x__h11489 == 5'd14 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d412 ||
	     x__h12226 == 5'd14 &&
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_EL_ETC___d448 ||
	     _dfoo35 ;
  assign lv_index_count__h2339 =
	     (rg_next_count == 5'd0) ? 4'd0 : x__h3176[3:0] ;
  assign lv_update_count__h2338 =
	     (rg_next_count == 5'd0) ?
	       lv_update_count__h2360 :
	       rg_next_count ;
  assign lv_update_count__h2360 = rg_block_counter + rg_block_length ;
  assign lv_word_count__h2336 =
	     (rg_next_count == 5'd0) ? rg_block_counter : 5'd0 ;
  assign v__h2344 =
	     IF_rg_next_count_EQ_0_THEN_rg_block_counter_PL_ETC___d8 ?
	       lv_update_count__h2338 :
	       5'd16 ;
  assign x__h10015 = lv_word_count__h2336 + 5'd9 ;
  assign x__h10236 = lv_index_count__h2339 + 4'd9 ;
  assign x__h10752 = lv_word_count__h2336 + 5'd10 ;
  assign x__h10973 = lv_index_count__h2339 + 4'd10 ;
  assign x__h11489 = lv_word_count__h2336 + 5'd11 ;
  assign x__h11710 = lv_index_count__h2339 + 4'd11 ;
  assign x__h12226 = lv_word_count__h2336 + 5'd12 ;
  assign x__h12447 = lv_index_count__h2339 + 4'd12 ;
  assign x__h12963 = lv_word_count__h2336 + 5'd13 ;
  assign x__h13184 = lv_index_count__h2339 + 4'd13 ;
  assign x__h13700 = lv_word_count__h2336 + 5'd14 ;
  assign x__h13921 = lv_index_count__h2339 + 4'd14 ;
  assign x__h14437 = lv_word_count__h2336 + 5'd15 ;
  assign x__h14658 = lv_index_count__h2339 + 4'd15 ;
  assign x__h16127 = 5'd8 - { 1'd0, rg_index_width } ;
  assign x__h16659 = 5'd1 + x__h16127 ;
  assign x__h16902 = 5'd2 + x__h16127 ;
  assign x__h17145 = 5'd3 + x__h16127 ;
  assign x__h17388 = 5'd4 + x__h16127 ;
  assign x__h17631 = 5'd5 + x__h16127 ;
  assign x__h17874 = 5'd6 + x__h16127 ;
  assign x__h18117 = 5'd7 + x__h16127 ;
  assign x__h18360 = 5'd8 + x__h16127 ;
  assign x__h18603 = 5'd9 + x__h16127 ;
  assign x__h18846 = 5'd10 + x__h16127 ;
  assign x__h19089 = 5'd11 + x__h16127 ;
  assign x__h19332 = 5'd12 + x__h16127 ;
  assign x__h19575 = 5'd13 + x__h16127 ;
  assign x__h19818 = 5'd14 + x__h16127 ;
  assign x__h20061 = 5'd15 + x__h16127 ;
  assign x__h2466 = lv_update_count__h2338 - 5'd16 ;
  assign x__h3176 = rg_block_length - rg_next_count ;
  assign x__h4119 = lv_word_count__h2336 + 5'd1 ;
  assign x__h4340 = lv_index_count__h2339 + 4'd1 ;
  assign x__h4856 = lv_word_count__h2336 + 5'd2 ;
  assign x__h5077 = lv_index_count__h2339 + 4'd2 ;
  assign x__h5593 = lv_word_count__h2336 + 5'd3 ;
  assign x__h5814 = lv_index_count__h2339 + 4'd3 ;
  assign x__h6330 = lv_word_count__h2336 + 5'd4 ;
  assign x__h6551 = lv_index_count__h2339 + 4'd4 ;
  assign x__h7067 = lv_word_count__h2336 + 5'd5 ;
  assign x__h7288 = lv_index_count__h2339 + 4'd5 ;
  assign x__h7804 = lv_word_count__h2336 + 5'd6 ;
  assign x__h8025 = lv_index_count__h2339 + 4'd6 ;
  assign x__h8541 = lv_word_count__h2336 + 5'd7 ;
  assign x__h8762 = lv_index_count__h2339 + 4'd7 ;
  assign x__h9278 = lv_word_count__h2336 + 5'd8 ;
  assign x__h9499 = lv_index_count__h2339 + 4'd8 ;
  always@(x__h16127 or ma_get_input_val)
  begin
    case (x__h16127)
      5'd0: x__h16117 = ma_get_input_val[3:0];
      5'd1: x__h16117 = ma_get_input_val[7:4];
      5'd2: x__h16117 = ma_get_input_val[11:8];
      5'd3: x__h16117 = ma_get_input_val[15:12];
      5'd4: x__h16117 = ma_get_input_val[19:16];
      5'd5: x__h16117 = ma_get_input_val[23:20];
      5'd6: x__h16117 = ma_get_input_val[27:24];
      5'd7: x__h16117 = ma_get_input_val[31:28];
      5'd8: x__h16117 = ma_get_input_val[35:32];
      5'd9: x__h16117 = ma_get_input_val[39:36];
      5'd10: x__h16117 = ma_get_input_val[43:40];
      5'd11: x__h16117 = ma_get_input_val[47:44];
      5'd12: x__h16117 = ma_get_input_val[51:48];
      5'd13: x__h16117 = ma_get_input_val[55:52];
      5'd14: x__h16117 = ma_get_input_val[59:56];
      5'd15: x__h16117 = ma_get_input_val[63:60];
      default: x__h16117 = 4'b1010 /* unspecified value */ ;
    endcase
  end
  always@(x__h16659 or ma_get_input_val)
  begin
    case (x__h16659)
      5'd0: x__h16649 = ma_get_input_val[3:0];
      5'd1: x__h16649 = ma_get_input_val[7:4];
      5'd2: x__h16649 = ma_get_input_val[11:8];
      5'd3: x__h16649 = ma_get_input_val[15:12];
      5'd4: x__h16649 = ma_get_input_val[19:16];
      5'd5: x__h16649 = ma_get_input_val[23:20];
      5'd6: x__h16649 = ma_get_input_val[27:24];
      5'd7: x__h16649 = ma_get_input_val[31:28];
      5'd8: x__h16649 = ma_get_input_val[35:32];
      5'd9: x__h16649 = ma_get_input_val[39:36];
      5'd10: x__h16649 = ma_get_input_val[43:40];
      5'd11: x__h16649 = ma_get_input_val[47:44];
      5'd12: x__h16649 = ma_get_input_val[51:48];
      5'd13: x__h16649 = ma_get_input_val[55:52];
      5'd14: x__h16649 = ma_get_input_val[59:56];
      5'd15: x__h16649 = ma_get_input_val[63:60];
      default: x__h16649 = 4'b1010 /* unspecified value */ ;
    endcase
  end
  always@(x__h16902 or ma_get_input_val)
  begin
    case (x__h16902)
      5'd0: x__h16892 = ma_get_input_val[3:0];
      5'd1: x__h16892 = ma_get_input_val[7:4];
      5'd2: x__h16892 = ma_get_input_val[11:8];
      5'd3: x__h16892 = ma_get_input_val[15:12];
      5'd4: x__h16892 = ma_get_input_val[19:16];
      5'd5: x__h16892 = ma_get_input_val[23:20];
      5'd6: x__h16892 = ma_get_input_val[27:24];
      5'd7: x__h16892 = ma_get_input_val[31:28];
      5'd8: x__h16892 = ma_get_input_val[35:32];
      5'd9: x__h16892 = ma_get_input_val[39:36];
      5'd10: x__h16892 = ma_get_input_val[43:40];
      5'd11: x__h16892 = ma_get_input_val[47:44];
      5'd12: x__h16892 = ma_get_input_val[51:48];
      5'd13: x__h16892 = ma_get_input_val[55:52];
      5'd14: x__h16892 = ma_get_input_val[59:56];
      5'd15: x__h16892 = ma_get_input_val[63:60];
      default: x__h16892 = 4'b1010 /* unspecified value */ ;
    endcase
  end
  always@(x__h17145 or ma_get_input_val)
  begin
    case (x__h17145)
      5'd0: x__h17135 = ma_get_input_val[3:0];
      5'd1: x__h17135 = ma_get_input_val[7:4];
      5'd2: x__h17135 = ma_get_input_val[11:8];
      5'd3: x__h17135 = ma_get_input_val[15:12];
      5'd4: x__h17135 = ma_get_input_val[19:16];
      5'd5: x__h17135 = ma_get_input_val[23:20];
      5'd6: x__h17135 = ma_get_input_val[27:24];
      5'd7: x__h17135 = ma_get_input_val[31:28];
      5'd8: x__h17135 = ma_get_input_val[35:32];
      5'd9: x__h17135 = ma_get_input_val[39:36];
      5'd10: x__h17135 = ma_get_input_val[43:40];
      5'd11: x__h17135 = ma_get_input_val[47:44];
      5'd12: x__h17135 = ma_get_input_val[51:48];
      5'd13: x__h17135 = ma_get_input_val[55:52];
      5'd14: x__h17135 = ma_get_input_val[59:56];
      5'd15: x__h17135 = ma_get_input_val[63:60];
      default: x__h17135 = 4'b1010 /* unspecified value */ ;
    endcase
  end
  always@(x__h17388 or ma_get_input_val)
  begin
    case (x__h17388)
      5'd0: x__h17378 = ma_get_input_val[3:0];
      5'd1: x__h17378 = ma_get_input_val[7:4];
      5'd2: x__h17378 = ma_get_input_val[11:8];
      5'd3: x__h17378 = ma_get_input_val[15:12];
      5'd4: x__h17378 = ma_get_input_val[19:16];
      5'd5: x__h17378 = ma_get_input_val[23:20];
      5'd6: x__h17378 = ma_get_input_val[27:24];
      5'd7: x__h17378 = ma_get_input_val[31:28];
      5'd8: x__h17378 = ma_get_input_val[35:32];
      5'd9: x__h17378 = ma_get_input_val[39:36];
      5'd10: x__h17378 = ma_get_input_val[43:40];
      5'd11: x__h17378 = ma_get_input_val[47:44];
      5'd12: x__h17378 = ma_get_input_val[51:48];
      5'd13: x__h17378 = ma_get_input_val[55:52];
      5'd14: x__h17378 = ma_get_input_val[59:56];
      5'd15: x__h17378 = ma_get_input_val[63:60];
      default: x__h17378 = 4'b1010 /* unspecified value */ ;
    endcase
  end
  always@(x__h17631 or ma_get_input_val)
  begin
    case (x__h17631)
      5'd0: x__h17621 = ma_get_input_val[3:0];
      5'd1: x__h17621 = ma_get_input_val[7:4];
      5'd2: x__h17621 = ma_get_input_val[11:8];
      5'd3: x__h17621 = ma_get_input_val[15:12];
      5'd4: x__h17621 = ma_get_input_val[19:16];
      5'd5: x__h17621 = ma_get_input_val[23:20];
      5'd6: x__h17621 = ma_get_input_val[27:24];
      5'd7: x__h17621 = ma_get_input_val[31:28];
      5'd8: x__h17621 = ma_get_input_val[35:32];
      5'd9: x__h17621 = ma_get_input_val[39:36];
      5'd10: x__h17621 = ma_get_input_val[43:40];
      5'd11: x__h17621 = ma_get_input_val[47:44];
      5'd12: x__h17621 = ma_get_input_val[51:48];
      5'd13: x__h17621 = ma_get_input_val[55:52];
      5'd14: x__h17621 = ma_get_input_val[59:56];
      5'd15: x__h17621 = ma_get_input_val[63:60];
      default: x__h17621 = 4'b1010 /* unspecified value */ ;
    endcase
  end
  always@(x__h17874 or ma_get_input_val)
  begin
    case (x__h17874)
      5'd0: x__h17864 = ma_get_input_val[3:0];
      5'd1: x__h17864 = ma_get_input_val[7:4];
      5'd2: x__h17864 = ma_get_input_val[11:8];
      5'd3: x__h17864 = ma_get_input_val[15:12];
      5'd4: x__h17864 = ma_get_input_val[19:16];
      5'd5: x__h17864 = ma_get_input_val[23:20];
      5'd6: x__h17864 = ma_get_input_val[27:24];
      5'd7: x__h17864 = ma_get_input_val[31:28];
      5'd8: x__h17864 = ma_get_input_val[35:32];
      5'd9: x__h17864 = ma_get_input_val[39:36];
      5'd10: x__h17864 = ma_get_input_val[43:40];
      5'd11: x__h17864 = ma_get_input_val[47:44];
      5'd12: x__h17864 = ma_get_input_val[51:48];
      5'd13: x__h17864 = ma_get_input_val[55:52];
      5'd14: x__h17864 = ma_get_input_val[59:56];
      5'd15: x__h17864 = ma_get_input_val[63:60];
      default: x__h17864 = 4'b1010 /* unspecified value */ ;
    endcase
  end
  always@(x__h18117 or ma_get_input_val)
  begin
    case (x__h18117)
      5'd0: x__h18107 = ma_get_input_val[3:0];
      5'd1: x__h18107 = ma_get_input_val[7:4];
      5'd2: x__h18107 = ma_get_input_val[11:8];
      5'd3: x__h18107 = ma_get_input_val[15:12];
      5'd4: x__h18107 = ma_get_input_val[19:16];
      5'd5: x__h18107 = ma_get_input_val[23:20];
      5'd6: x__h18107 = ma_get_input_val[27:24];
      5'd7: x__h18107 = ma_get_input_val[31:28];
      5'd8: x__h18107 = ma_get_input_val[35:32];
      5'd9: x__h18107 = ma_get_input_val[39:36];
      5'd10: x__h18107 = ma_get_input_val[43:40];
      5'd11: x__h18107 = ma_get_input_val[47:44];
      5'd12: x__h18107 = ma_get_input_val[51:48];
      5'd13: x__h18107 = ma_get_input_val[55:52];
      5'd14: x__h18107 = ma_get_input_val[59:56];
      5'd15: x__h18107 = ma_get_input_val[63:60];
      default: x__h18107 = 4'b1010 /* unspecified value */ ;
    endcase
  end
  always@(x__h18360 or ma_get_input_val)
  begin
    case (x__h18360)
      5'd0: x__h18350 = ma_get_input_val[3:0];
      5'd1: x__h18350 = ma_get_input_val[7:4];
      5'd2: x__h18350 = ma_get_input_val[11:8];
      5'd3: x__h18350 = ma_get_input_val[15:12];
      5'd4: x__h18350 = ma_get_input_val[19:16];
      5'd5: x__h18350 = ma_get_input_val[23:20];
      5'd6: x__h18350 = ma_get_input_val[27:24];
      5'd7: x__h18350 = ma_get_input_val[31:28];
      5'd8: x__h18350 = ma_get_input_val[35:32];
      5'd9: x__h18350 = ma_get_input_val[39:36];
      5'd10: x__h18350 = ma_get_input_val[43:40];
      5'd11: x__h18350 = ma_get_input_val[47:44];
      5'd12: x__h18350 = ma_get_input_val[51:48];
      5'd13: x__h18350 = ma_get_input_val[55:52];
      5'd14: x__h18350 = ma_get_input_val[59:56];
      5'd15: x__h18350 = ma_get_input_val[63:60];
      default: x__h18350 = 4'b1010 /* unspecified value */ ;
    endcase
  end
  always@(x__h18846 or ma_get_input_val)
  begin
    case (x__h18846)
      5'd0: x__h18836 = ma_get_input_val[3:0];
      5'd1: x__h18836 = ma_get_input_val[7:4];
      5'd2: x__h18836 = ma_get_input_val[11:8];
      5'd3: x__h18836 = ma_get_input_val[15:12];
      5'd4: x__h18836 = ma_get_input_val[19:16];
      5'd5: x__h18836 = ma_get_input_val[23:20];
      5'd6: x__h18836 = ma_get_input_val[27:24];
      5'd7: x__h18836 = ma_get_input_val[31:28];
      5'd8: x__h18836 = ma_get_input_val[35:32];
      5'd9: x__h18836 = ma_get_input_val[39:36];
      5'd10: x__h18836 = ma_get_input_val[43:40];
      5'd11: x__h18836 = ma_get_input_val[47:44];
      5'd12: x__h18836 = ma_get_input_val[51:48];
      5'd13: x__h18836 = ma_get_input_val[55:52];
      5'd14: x__h18836 = ma_get_input_val[59:56];
      5'd15: x__h18836 = ma_get_input_val[63:60];
      default: x__h18836 = 4'b1010 /* unspecified value */ ;
    endcase
  end
  always@(x__h18603 or ma_get_input_val)
  begin
    case (x__h18603)
      5'd0: x__h18593 = ma_get_input_val[3:0];
      5'd1: x__h18593 = ma_get_input_val[7:4];
      5'd2: x__h18593 = ma_get_input_val[11:8];
      5'd3: x__h18593 = ma_get_input_val[15:12];
      5'd4: x__h18593 = ma_get_input_val[19:16];
      5'd5: x__h18593 = ma_get_input_val[23:20];
      5'd6: x__h18593 = ma_get_input_val[27:24];
      5'd7: x__h18593 = ma_get_input_val[31:28];
      5'd8: x__h18593 = ma_get_input_val[35:32];
      5'd9: x__h18593 = ma_get_input_val[39:36];
      5'd10: x__h18593 = ma_get_input_val[43:40];
      5'd11: x__h18593 = ma_get_input_val[47:44];
      5'd12: x__h18593 = ma_get_input_val[51:48];
      5'd13: x__h18593 = ma_get_input_val[55:52];
      5'd14: x__h18593 = ma_get_input_val[59:56];
      5'd15: x__h18593 = ma_get_input_val[63:60];
      default: x__h18593 = 4'b1010 /* unspecified value */ ;
    endcase
  end
  always@(x__h19089 or ma_get_input_val)
  begin
    case (x__h19089)
      5'd0: x__h19079 = ma_get_input_val[3:0];
      5'd1: x__h19079 = ma_get_input_val[7:4];
      5'd2: x__h19079 = ma_get_input_val[11:8];
      5'd3: x__h19079 = ma_get_input_val[15:12];
      5'd4: x__h19079 = ma_get_input_val[19:16];
      5'd5: x__h19079 = ma_get_input_val[23:20];
      5'd6: x__h19079 = ma_get_input_val[27:24];
      5'd7: x__h19079 = ma_get_input_val[31:28];
      5'd8: x__h19079 = ma_get_input_val[35:32];
      5'd9: x__h19079 = ma_get_input_val[39:36];
      5'd10: x__h19079 = ma_get_input_val[43:40];
      5'd11: x__h19079 = ma_get_input_val[47:44];
      5'd12: x__h19079 = ma_get_input_val[51:48];
      5'd13: x__h19079 = ma_get_input_val[55:52];
      5'd14: x__h19079 = ma_get_input_val[59:56];
      5'd15: x__h19079 = ma_get_input_val[63:60];
      default: x__h19079 = 4'b1010 /* unspecified value */ ;
    endcase
  end
  always@(x__h19332 or ma_get_input_val)
  begin
    case (x__h19332)
      5'd0: x__h19322 = ma_get_input_val[3:0];
      5'd1: x__h19322 = ma_get_input_val[7:4];
      5'd2: x__h19322 = ma_get_input_val[11:8];
      5'd3: x__h19322 = ma_get_input_val[15:12];
      5'd4: x__h19322 = ma_get_input_val[19:16];
      5'd5: x__h19322 = ma_get_input_val[23:20];
      5'd6: x__h19322 = ma_get_input_val[27:24];
      5'd7: x__h19322 = ma_get_input_val[31:28];
      5'd8: x__h19322 = ma_get_input_val[35:32];
      5'd9: x__h19322 = ma_get_input_val[39:36];
      5'd10: x__h19322 = ma_get_input_val[43:40];
      5'd11: x__h19322 = ma_get_input_val[47:44];
      5'd12: x__h19322 = ma_get_input_val[51:48];
      5'd13: x__h19322 = ma_get_input_val[55:52];
      5'd14: x__h19322 = ma_get_input_val[59:56];
      5'd15: x__h19322 = ma_get_input_val[63:60];
      default: x__h19322 = 4'b1010 /* unspecified value */ ;
    endcase
  end
  always@(x__h19575 or ma_get_input_val)
  begin
    case (x__h19575)
      5'd0: x__h19565 = ma_get_input_val[3:0];
      5'd1: x__h19565 = ma_get_input_val[7:4];
      5'd2: x__h19565 = ma_get_input_val[11:8];
      5'd3: x__h19565 = ma_get_input_val[15:12];
      5'd4: x__h19565 = ma_get_input_val[19:16];
      5'd5: x__h19565 = ma_get_input_val[23:20];
      5'd6: x__h19565 = ma_get_input_val[27:24];
      5'd7: x__h19565 = ma_get_input_val[31:28];
      5'd8: x__h19565 = ma_get_input_val[35:32];
      5'd9: x__h19565 = ma_get_input_val[39:36];
      5'd10: x__h19565 = ma_get_input_val[43:40];
      5'd11: x__h19565 = ma_get_input_val[47:44];
      5'd12: x__h19565 = ma_get_input_val[51:48];
      5'd13: x__h19565 = ma_get_input_val[55:52];
      5'd14: x__h19565 = ma_get_input_val[59:56];
      5'd15: x__h19565 = ma_get_input_val[63:60];
      default: x__h19565 = 4'b1010 /* unspecified value */ ;
    endcase
  end
  always@(x__h19818 or ma_get_input_val)
  begin
    case (x__h19818)
      5'd0: x__h19808 = ma_get_input_val[3:0];
      5'd1: x__h19808 = ma_get_input_val[7:4];
      5'd2: x__h19808 = ma_get_input_val[11:8];
      5'd3: x__h19808 = ma_get_input_val[15:12];
      5'd4: x__h19808 = ma_get_input_val[19:16];
      5'd5: x__h19808 = ma_get_input_val[23:20];
      5'd6: x__h19808 = ma_get_input_val[27:24];
      5'd7: x__h19808 = ma_get_input_val[31:28];
      5'd8: x__h19808 = ma_get_input_val[35:32];
      5'd9: x__h19808 = ma_get_input_val[39:36];
      5'd10: x__h19808 = ma_get_input_val[43:40];
      5'd11: x__h19808 = ma_get_input_val[47:44];
      5'd12: x__h19808 = ma_get_input_val[51:48];
      5'd13: x__h19808 = ma_get_input_val[55:52];
      5'd14: x__h19808 = ma_get_input_val[59:56];
      5'd15: x__h19808 = ma_get_input_val[63:60];
      default: x__h19808 = 4'b1010 /* unspecified value */ ;
    endcase
  end
  always@(x__h20061 or ma_get_input_val)
  begin
    case (x__h20061)
      5'd0: x__h20051 = ma_get_input_val[3:0];
      5'd1: x__h20051 = ma_get_input_val[7:4];
      5'd2: x__h20051 = ma_get_input_val[11:8];
      5'd3: x__h20051 = ma_get_input_val[15:12];
      5'd4: x__h20051 = ma_get_input_val[19:16];
      5'd5: x__h20051 = ma_get_input_val[23:20];
      5'd6: x__h20051 = ma_get_input_val[27:24];
      5'd7: x__h20051 = ma_get_input_val[31:28];
      5'd8: x__h20051 = ma_get_input_val[35:32];
      5'd9: x__h20051 = ma_get_input_val[39:36];
      5'd10: x__h20051 = ma_get_input_val[43:40];
      5'd11: x__h20051 = ma_get_input_val[47:44];
      5'd12: x__h20051 = ma_get_input_val[51:48];
      5'd13: x__h20051 = ma_get_input_val[55:52];
      5'd14: x__h20051 = ma_get_input_val[59:56];
      5'd15: x__h20051 = ma_get_input_val[63:60];
      default: x__h20051 = 4'b1010 /* unspecified value */ ;
    endcase
  end
  always@(lv_index_count__h2339 or
	  rg_data_0 or
	  rg_data_1 or
	  rg_data_2 or
	  rg_data_3 or
	  rg_data_4 or
	  rg_data_5 or
	  rg_data_6 or
	  rg_data_7 or
	  rg_data_8 or
	  rg_data_9 or
	  rg_data_10 or
	  rg_data_11 or rg_data_12 or rg_data_13 or rg_data_14 or rg_data_15)
  begin
    case (lv_index_count__h2339)
      4'd0: x__h3006 = rg_data_0;
      4'd1: x__h3006 = rg_data_1;
      4'd2: x__h3006 = rg_data_2;
      4'd3: x__h3006 = rg_data_3;
      4'd4: x__h3006 = rg_data_4;
      4'd5: x__h3006 = rg_data_5;
      4'd6: x__h3006 = rg_data_6;
      4'd7: x__h3006 = rg_data_7;
      4'd8: x__h3006 = rg_data_8;
      4'd9: x__h3006 = rg_data_9;
      4'd10: x__h3006 = rg_data_10;
      4'd11: x__h3006 = rg_data_11;
      4'd12: x__h3006 = rg_data_12;
      4'd13: x__h3006 = rg_data_13;
      4'd14: x__h3006 = rg_data_14;
      4'd15: x__h3006 = rg_data_15;
    endcase
  end
  always@(x__h4340 or
	  rg_data_0 or
	  rg_data_1 or
	  rg_data_2 or
	  rg_data_3 or
	  rg_data_4 or
	  rg_data_5 or
	  rg_data_6 or
	  rg_data_7 or
	  rg_data_8 or
	  rg_data_9 or
	  rg_data_10 or
	  rg_data_11 or rg_data_12 or rg_data_13 or rg_data_14 or rg_data_15)
  begin
    case (x__h4340)
      4'd0: x__h4178 = rg_data_0;
      4'd1: x__h4178 = rg_data_1;
      4'd2: x__h4178 = rg_data_2;
      4'd3: x__h4178 = rg_data_3;
      4'd4: x__h4178 = rg_data_4;
      4'd5: x__h4178 = rg_data_5;
      4'd6: x__h4178 = rg_data_6;
      4'd7: x__h4178 = rg_data_7;
      4'd8: x__h4178 = rg_data_8;
      4'd9: x__h4178 = rg_data_9;
      4'd10: x__h4178 = rg_data_10;
      4'd11: x__h4178 = rg_data_11;
      4'd12: x__h4178 = rg_data_12;
      4'd13: x__h4178 = rg_data_13;
      4'd14: x__h4178 = rg_data_14;
      4'd15: x__h4178 = rg_data_15;
    endcase
  end
  always@(x__h5077 or
	  rg_data_0 or
	  rg_data_1 or
	  rg_data_2 or
	  rg_data_3 or
	  rg_data_4 or
	  rg_data_5 or
	  rg_data_6 or
	  rg_data_7 or
	  rg_data_8 or
	  rg_data_9 or
	  rg_data_10 or
	  rg_data_11 or rg_data_12 or rg_data_13 or rg_data_14 or rg_data_15)
  begin
    case (x__h5077)
      4'd0: x__h4915 = rg_data_0;
      4'd1: x__h4915 = rg_data_1;
      4'd2: x__h4915 = rg_data_2;
      4'd3: x__h4915 = rg_data_3;
      4'd4: x__h4915 = rg_data_4;
      4'd5: x__h4915 = rg_data_5;
      4'd6: x__h4915 = rg_data_6;
      4'd7: x__h4915 = rg_data_7;
      4'd8: x__h4915 = rg_data_8;
      4'd9: x__h4915 = rg_data_9;
      4'd10: x__h4915 = rg_data_10;
      4'd11: x__h4915 = rg_data_11;
      4'd12: x__h4915 = rg_data_12;
      4'd13: x__h4915 = rg_data_13;
      4'd14: x__h4915 = rg_data_14;
      4'd15: x__h4915 = rg_data_15;
    endcase
  end
  always@(x__h5814 or
	  rg_data_0 or
	  rg_data_1 or
	  rg_data_2 or
	  rg_data_3 or
	  rg_data_4 or
	  rg_data_5 or
	  rg_data_6 or
	  rg_data_7 or
	  rg_data_8 or
	  rg_data_9 or
	  rg_data_10 or
	  rg_data_11 or rg_data_12 or rg_data_13 or rg_data_14 or rg_data_15)
  begin
    case (x__h5814)
      4'd0: x__h5652 = rg_data_0;
      4'd1: x__h5652 = rg_data_1;
      4'd2: x__h5652 = rg_data_2;
      4'd3: x__h5652 = rg_data_3;
      4'd4: x__h5652 = rg_data_4;
      4'd5: x__h5652 = rg_data_5;
      4'd6: x__h5652 = rg_data_6;
      4'd7: x__h5652 = rg_data_7;
      4'd8: x__h5652 = rg_data_8;
      4'd9: x__h5652 = rg_data_9;
      4'd10: x__h5652 = rg_data_10;
      4'd11: x__h5652 = rg_data_11;
      4'd12: x__h5652 = rg_data_12;
      4'd13: x__h5652 = rg_data_13;
      4'd14: x__h5652 = rg_data_14;
      4'd15: x__h5652 = rg_data_15;
    endcase
  end
  always@(x__h6551 or
	  rg_data_0 or
	  rg_data_1 or
	  rg_data_2 or
	  rg_data_3 or
	  rg_data_4 or
	  rg_data_5 or
	  rg_data_6 or
	  rg_data_7 or
	  rg_data_8 or
	  rg_data_9 or
	  rg_data_10 or
	  rg_data_11 or rg_data_12 or rg_data_13 or rg_data_14 or rg_data_15)
  begin
    case (x__h6551)
      4'd0: x__h6389 = rg_data_0;
      4'd1: x__h6389 = rg_data_1;
      4'd2: x__h6389 = rg_data_2;
      4'd3: x__h6389 = rg_data_3;
      4'd4: x__h6389 = rg_data_4;
      4'd5: x__h6389 = rg_data_5;
      4'd6: x__h6389 = rg_data_6;
      4'd7: x__h6389 = rg_data_7;
      4'd8: x__h6389 = rg_data_8;
      4'd9: x__h6389 = rg_data_9;
      4'd10: x__h6389 = rg_data_10;
      4'd11: x__h6389 = rg_data_11;
      4'd12: x__h6389 = rg_data_12;
      4'd13: x__h6389 = rg_data_13;
      4'd14: x__h6389 = rg_data_14;
      4'd15: x__h6389 = rg_data_15;
    endcase
  end
  always@(x__h7288 or
	  rg_data_0 or
	  rg_data_1 or
	  rg_data_2 or
	  rg_data_3 or
	  rg_data_4 or
	  rg_data_5 or
	  rg_data_6 or
	  rg_data_7 or
	  rg_data_8 or
	  rg_data_9 or
	  rg_data_10 or
	  rg_data_11 or rg_data_12 or rg_data_13 or rg_data_14 or rg_data_15)
  begin
    case (x__h7288)
      4'd0: x__h7126 = rg_data_0;
      4'd1: x__h7126 = rg_data_1;
      4'd2: x__h7126 = rg_data_2;
      4'd3: x__h7126 = rg_data_3;
      4'd4: x__h7126 = rg_data_4;
      4'd5: x__h7126 = rg_data_5;
      4'd6: x__h7126 = rg_data_6;
      4'd7: x__h7126 = rg_data_7;
      4'd8: x__h7126 = rg_data_8;
      4'd9: x__h7126 = rg_data_9;
      4'd10: x__h7126 = rg_data_10;
      4'd11: x__h7126 = rg_data_11;
      4'd12: x__h7126 = rg_data_12;
      4'd13: x__h7126 = rg_data_13;
      4'd14: x__h7126 = rg_data_14;
      4'd15: x__h7126 = rg_data_15;
    endcase
  end
  always@(x__h8025 or
	  rg_data_0 or
	  rg_data_1 or
	  rg_data_2 or
	  rg_data_3 or
	  rg_data_4 or
	  rg_data_5 or
	  rg_data_6 or
	  rg_data_7 or
	  rg_data_8 or
	  rg_data_9 or
	  rg_data_10 or
	  rg_data_11 or rg_data_12 or rg_data_13 or rg_data_14 or rg_data_15)
  begin
    case (x__h8025)
      4'd0: x__h7863 = rg_data_0;
      4'd1: x__h7863 = rg_data_1;
      4'd2: x__h7863 = rg_data_2;
      4'd3: x__h7863 = rg_data_3;
      4'd4: x__h7863 = rg_data_4;
      4'd5: x__h7863 = rg_data_5;
      4'd6: x__h7863 = rg_data_6;
      4'd7: x__h7863 = rg_data_7;
      4'd8: x__h7863 = rg_data_8;
      4'd9: x__h7863 = rg_data_9;
      4'd10: x__h7863 = rg_data_10;
      4'd11: x__h7863 = rg_data_11;
      4'd12: x__h7863 = rg_data_12;
      4'd13: x__h7863 = rg_data_13;
      4'd14: x__h7863 = rg_data_14;
      4'd15: x__h7863 = rg_data_15;
    endcase
  end
  always@(x__h8762 or
	  rg_data_0 or
	  rg_data_1 or
	  rg_data_2 or
	  rg_data_3 or
	  rg_data_4 or
	  rg_data_5 or
	  rg_data_6 or
	  rg_data_7 or
	  rg_data_8 or
	  rg_data_9 or
	  rg_data_10 or
	  rg_data_11 or rg_data_12 or rg_data_13 or rg_data_14 or rg_data_15)
  begin
    case (x__h8762)
      4'd0: x__h8600 = rg_data_0;
      4'd1: x__h8600 = rg_data_1;
      4'd2: x__h8600 = rg_data_2;
      4'd3: x__h8600 = rg_data_3;
      4'd4: x__h8600 = rg_data_4;
      4'd5: x__h8600 = rg_data_5;
      4'd6: x__h8600 = rg_data_6;
      4'd7: x__h8600 = rg_data_7;
      4'd8: x__h8600 = rg_data_8;
      4'd9: x__h8600 = rg_data_9;
      4'd10: x__h8600 = rg_data_10;
      4'd11: x__h8600 = rg_data_11;
      4'd12: x__h8600 = rg_data_12;
      4'd13: x__h8600 = rg_data_13;
      4'd14: x__h8600 = rg_data_14;
      4'd15: x__h8600 = rg_data_15;
    endcase
  end
  always@(x__h9499 or
	  rg_data_0 or
	  rg_data_1 or
	  rg_data_2 or
	  rg_data_3 or
	  rg_data_4 or
	  rg_data_5 or
	  rg_data_6 or
	  rg_data_7 or
	  rg_data_8 or
	  rg_data_9 or
	  rg_data_10 or
	  rg_data_11 or rg_data_12 or rg_data_13 or rg_data_14 or rg_data_15)
  begin
    case (x__h9499)
      4'd0: x__h9337 = rg_data_0;
      4'd1: x__h9337 = rg_data_1;
      4'd2: x__h9337 = rg_data_2;
      4'd3: x__h9337 = rg_data_3;
      4'd4: x__h9337 = rg_data_4;
      4'd5: x__h9337 = rg_data_5;
      4'd6: x__h9337 = rg_data_6;
      4'd7: x__h9337 = rg_data_7;
      4'd8: x__h9337 = rg_data_8;
      4'd9: x__h9337 = rg_data_9;
      4'd10: x__h9337 = rg_data_10;
      4'd11: x__h9337 = rg_data_11;
      4'd12: x__h9337 = rg_data_12;
      4'd13: x__h9337 = rg_data_13;
      4'd14: x__h9337 = rg_data_14;
      4'd15: x__h9337 = rg_data_15;
    endcase
  end
  always@(x__h10236 or
	  rg_data_0 or
	  rg_data_1 or
	  rg_data_2 or
	  rg_data_3 or
	  rg_data_4 or
	  rg_data_5 or
	  rg_data_6 or
	  rg_data_7 or
	  rg_data_8 or
	  rg_data_9 or
	  rg_data_10 or
	  rg_data_11 or rg_data_12 or rg_data_13 or rg_data_14 or rg_data_15)
  begin
    case (x__h10236)
      4'd0: x__h10074 = rg_data_0;
      4'd1: x__h10074 = rg_data_1;
      4'd2: x__h10074 = rg_data_2;
      4'd3: x__h10074 = rg_data_3;
      4'd4: x__h10074 = rg_data_4;
      4'd5: x__h10074 = rg_data_5;
      4'd6: x__h10074 = rg_data_6;
      4'd7: x__h10074 = rg_data_7;
      4'd8: x__h10074 = rg_data_8;
      4'd9: x__h10074 = rg_data_9;
      4'd10: x__h10074 = rg_data_10;
      4'd11: x__h10074 = rg_data_11;
      4'd12: x__h10074 = rg_data_12;
      4'd13: x__h10074 = rg_data_13;
      4'd14: x__h10074 = rg_data_14;
      4'd15: x__h10074 = rg_data_15;
    endcase
  end
  always@(x__h10973 or
	  rg_data_0 or
	  rg_data_1 or
	  rg_data_2 or
	  rg_data_3 or
	  rg_data_4 or
	  rg_data_5 or
	  rg_data_6 or
	  rg_data_7 or
	  rg_data_8 or
	  rg_data_9 or
	  rg_data_10 or
	  rg_data_11 or rg_data_12 or rg_data_13 or rg_data_14 or rg_data_15)
  begin
    case (x__h10973)
      4'd0: x__h10811 = rg_data_0;
      4'd1: x__h10811 = rg_data_1;
      4'd2: x__h10811 = rg_data_2;
      4'd3: x__h10811 = rg_data_3;
      4'd4: x__h10811 = rg_data_4;
      4'd5: x__h10811 = rg_data_5;
      4'd6: x__h10811 = rg_data_6;
      4'd7: x__h10811 = rg_data_7;
      4'd8: x__h10811 = rg_data_8;
      4'd9: x__h10811 = rg_data_9;
      4'd10: x__h10811 = rg_data_10;
      4'd11: x__h10811 = rg_data_11;
      4'd12: x__h10811 = rg_data_12;
      4'd13: x__h10811 = rg_data_13;
      4'd14: x__h10811 = rg_data_14;
      4'd15: x__h10811 = rg_data_15;
    endcase
  end
  always@(x__h11710 or
	  rg_data_0 or
	  rg_data_1 or
	  rg_data_2 or
	  rg_data_3 or
	  rg_data_4 or
	  rg_data_5 or
	  rg_data_6 or
	  rg_data_7 or
	  rg_data_8 or
	  rg_data_9 or
	  rg_data_10 or
	  rg_data_11 or rg_data_12 or rg_data_13 or rg_data_14 or rg_data_15)
  begin
    case (x__h11710)
      4'd0: x__h11548 = rg_data_0;
      4'd1: x__h11548 = rg_data_1;
      4'd2: x__h11548 = rg_data_2;
      4'd3: x__h11548 = rg_data_3;
      4'd4: x__h11548 = rg_data_4;
      4'd5: x__h11548 = rg_data_5;
      4'd6: x__h11548 = rg_data_6;
      4'd7: x__h11548 = rg_data_7;
      4'd8: x__h11548 = rg_data_8;
      4'd9: x__h11548 = rg_data_9;
      4'd10: x__h11548 = rg_data_10;
      4'd11: x__h11548 = rg_data_11;
      4'd12: x__h11548 = rg_data_12;
      4'd13: x__h11548 = rg_data_13;
      4'd14: x__h11548 = rg_data_14;
      4'd15: x__h11548 = rg_data_15;
    endcase
  end
  always@(x__h12447 or
	  rg_data_0 or
	  rg_data_1 or
	  rg_data_2 or
	  rg_data_3 or
	  rg_data_4 or
	  rg_data_5 or
	  rg_data_6 or
	  rg_data_7 or
	  rg_data_8 or
	  rg_data_9 or
	  rg_data_10 or
	  rg_data_11 or rg_data_12 or rg_data_13 or rg_data_14 or rg_data_15)
  begin
    case (x__h12447)
      4'd0: x__h12285 = rg_data_0;
      4'd1: x__h12285 = rg_data_1;
      4'd2: x__h12285 = rg_data_2;
      4'd3: x__h12285 = rg_data_3;
      4'd4: x__h12285 = rg_data_4;
      4'd5: x__h12285 = rg_data_5;
      4'd6: x__h12285 = rg_data_6;
      4'd7: x__h12285 = rg_data_7;
      4'd8: x__h12285 = rg_data_8;
      4'd9: x__h12285 = rg_data_9;
      4'd10: x__h12285 = rg_data_10;
      4'd11: x__h12285 = rg_data_11;
      4'd12: x__h12285 = rg_data_12;
      4'd13: x__h12285 = rg_data_13;
      4'd14: x__h12285 = rg_data_14;
      4'd15: x__h12285 = rg_data_15;
    endcase
  end
  always@(x__h13184 or
	  rg_data_0 or
	  rg_data_1 or
	  rg_data_2 or
	  rg_data_3 or
	  rg_data_4 or
	  rg_data_5 or
	  rg_data_6 or
	  rg_data_7 or
	  rg_data_8 or
	  rg_data_9 or
	  rg_data_10 or
	  rg_data_11 or rg_data_12 or rg_data_13 or rg_data_14 or rg_data_15)
  begin
    case (x__h13184)
      4'd0: x__h13022 = rg_data_0;
      4'd1: x__h13022 = rg_data_1;
      4'd2: x__h13022 = rg_data_2;
      4'd3: x__h13022 = rg_data_3;
      4'd4: x__h13022 = rg_data_4;
      4'd5: x__h13022 = rg_data_5;
      4'd6: x__h13022 = rg_data_6;
      4'd7: x__h13022 = rg_data_7;
      4'd8: x__h13022 = rg_data_8;
      4'd9: x__h13022 = rg_data_9;
      4'd10: x__h13022 = rg_data_10;
      4'd11: x__h13022 = rg_data_11;
      4'd12: x__h13022 = rg_data_12;
      4'd13: x__h13022 = rg_data_13;
      4'd14: x__h13022 = rg_data_14;
      4'd15: x__h13022 = rg_data_15;
    endcase
  end
  always@(x__h13921 or
	  rg_data_0 or
	  rg_data_1 or
	  rg_data_2 or
	  rg_data_3 or
	  rg_data_4 or
	  rg_data_5 or
	  rg_data_6 or
	  rg_data_7 or
	  rg_data_8 or
	  rg_data_9 or
	  rg_data_10 or
	  rg_data_11 or rg_data_12 or rg_data_13 or rg_data_14 or rg_data_15)
  begin
    case (x__h13921)
      4'd0: x__h13759 = rg_data_0;
      4'd1: x__h13759 = rg_data_1;
      4'd2: x__h13759 = rg_data_2;
      4'd3: x__h13759 = rg_data_3;
      4'd4: x__h13759 = rg_data_4;
      4'd5: x__h13759 = rg_data_5;
      4'd6: x__h13759 = rg_data_6;
      4'd7: x__h13759 = rg_data_7;
      4'd8: x__h13759 = rg_data_8;
      4'd9: x__h13759 = rg_data_9;
      4'd10: x__h13759 = rg_data_10;
      4'd11: x__h13759 = rg_data_11;
      4'd12: x__h13759 = rg_data_12;
      4'd13: x__h13759 = rg_data_13;
      4'd14: x__h13759 = rg_data_14;
      4'd15: x__h13759 = rg_data_15;
    endcase
  end
  always@(x__h14658 or
	  rg_data_0 or
	  rg_data_1 or
	  rg_data_2 or
	  rg_data_3 or
	  rg_data_4 or
	  rg_data_5 or
	  rg_data_6 or
	  rg_data_7 or
	  rg_data_8 or
	  rg_data_9 or
	  rg_data_10 or
	  rg_data_11 or rg_data_12 or rg_data_13 or rg_data_14 or rg_data_15)
  begin
    case (x__h14658)
      4'd0: x__h14496 = rg_data_0;
      4'd1: x__h14496 = rg_data_1;
      4'd2: x__h14496 = rg_data_2;
      4'd3: x__h14496 = rg_data_3;
      4'd4: x__h14496 = rg_data_4;
      4'd5: x__h14496 = rg_data_5;
      4'd6: x__h14496 = rg_data_6;
      4'd7: x__h14496 = rg_data_7;
      4'd8: x__h14496 = rg_data_8;
      4'd9: x__h14496 = rg_data_9;
      4'd10: x__h14496 = rg_data_10;
      4'd11: x__h14496 = rg_data_11;
      4'd12: x__h14496 = rg_data_12;
      4'd13: x__h14496 = rg_data_13;
      4'd14: x__h14496 = rg_data_14;
      4'd15: x__h14496 = rg_data_15;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        rg_append_input <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_block_counter <= `BSV_ASSIGNMENT_DELAY 5'd0;
	rg_block_length <= `BSV_ASSIGNMENT_DELAY 5'd0;
	rg_compressed_block_0 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_compressed_block_1 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_compressed_block_10 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_compressed_block_11 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_compressed_block_12 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_compressed_block_13 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_compressed_block_14 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_compressed_block_15 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_compressed_block_2 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_compressed_block_3 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_compressed_block_4 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_compressed_block_5 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_compressed_block_6 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_compressed_block_7 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_compressed_block_8 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_compressed_block_9 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_data_0 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_data_1 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_data_10 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_data_11 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_data_12 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_data_13 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_data_14 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_data_15 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_data_2 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_data_3 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_data_4 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_data_5 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_data_6 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_data_7 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_data_8 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_data_9 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_index_width <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_next_count <= `BSV_ASSIGNMENT_DELAY 5'd0;
	rg_word_width <= `BSV_ASSIGNMENT_DELAY 4'd0;
      end
    else
      begin
        if (rg_append_input$EN)
	  rg_append_input <= `BSV_ASSIGNMENT_DELAY rg_append_input$D_IN;
	if (rg_block_counter$EN)
	  rg_block_counter <= `BSV_ASSIGNMENT_DELAY rg_block_counter$D_IN;
	if (rg_block_length$EN)
	  rg_block_length <= `BSV_ASSIGNMENT_DELAY rg_block_length$D_IN;
	if (rg_compressed_block_0$EN)
	  rg_compressed_block_0 <= `BSV_ASSIGNMENT_DELAY
	      rg_compressed_block_0$D_IN;
	if (rg_compressed_block_1$EN)
	  rg_compressed_block_1 <= `BSV_ASSIGNMENT_DELAY
	      rg_compressed_block_1$D_IN;
	if (rg_compressed_block_10$EN)
	  rg_compressed_block_10 <= `BSV_ASSIGNMENT_DELAY
	      rg_compressed_block_10$D_IN;
	if (rg_compressed_block_11$EN)
	  rg_compressed_block_11 <= `BSV_ASSIGNMENT_DELAY
	      rg_compressed_block_11$D_IN;
	if (rg_compressed_block_12$EN)
	  rg_compressed_block_12 <= `BSV_ASSIGNMENT_DELAY
	      rg_compressed_block_12$D_IN;
	if (rg_compressed_block_13$EN)
	  rg_compressed_block_13 <= `BSV_ASSIGNMENT_DELAY
	      rg_compressed_block_13$D_IN;
	if (rg_compressed_block_14$EN)
	  rg_compressed_block_14 <= `BSV_ASSIGNMENT_DELAY
	      rg_compressed_block_14$D_IN;
	if (rg_compressed_block_15$EN)
	  rg_compressed_block_15 <= `BSV_ASSIGNMENT_DELAY
	      rg_compressed_block_15$D_IN;
	if (rg_compressed_block_2$EN)
	  rg_compressed_block_2 <= `BSV_ASSIGNMENT_DELAY
	      rg_compressed_block_2$D_IN;
	if (rg_compressed_block_3$EN)
	  rg_compressed_block_3 <= `BSV_ASSIGNMENT_DELAY
	      rg_compressed_block_3$D_IN;
	if (rg_compressed_block_4$EN)
	  rg_compressed_block_4 <= `BSV_ASSIGNMENT_DELAY
	      rg_compressed_block_4$D_IN;
	if (rg_compressed_block_5$EN)
	  rg_compressed_block_5 <= `BSV_ASSIGNMENT_DELAY
	      rg_compressed_block_5$D_IN;
	if (rg_compressed_block_6$EN)
	  rg_compressed_block_6 <= `BSV_ASSIGNMENT_DELAY
	      rg_compressed_block_6$D_IN;
	if (rg_compressed_block_7$EN)
	  rg_compressed_block_7 <= `BSV_ASSIGNMENT_DELAY
	      rg_compressed_block_7$D_IN;
	if (rg_compressed_block_8$EN)
	  rg_compressed_block_8 <= `BSV_ASSIGNMENT_DELAY
	      rg_compressed_block_8$D_IN;
	if (rg_compressed_block_9$EN)
	  rg_compressed_block_9 <= `BSV_ASSIGNMENT_DELAY
	      rg_compressed_block_9$D_IN;
	if (rg_data_0$EN) rg_data_0 <= `BSV_ASSIGNMENT_DELAY rg_data_0$D_IN;
	if (rg_data_1$EN) rg_data_1 <= `BSV_ASSIGNMENT_DELAY rg_data_1$D_IN;
	if (rg_data_10$EN)
	  rg_data_10 <= `BSV_ASSIGNMENT_DELAY rg_data_10$D_IN;
	if (rg_data_11$EN)
	  rg_data_11 <= `BSV_ASSIGNMENT_DELAY rg_data_11$D_IN;
	if (rg_data_12$EN)
	  rg_data_12 <= `BSV_ASSIGNMENT_DELAY rg_data_12$D_IN;
	if (rg_data_13$EN)
	  rg_data_13 <= `BSV_ASSIGNMENT_DELAY rg_data_13$D_IN;
	if (rg_data_14$EN)
	  rg_data_14 <= `BSV_ASSIGNMENT_DELAY rg_data_14$D_IN;
	if (rg_data_15$EN)
	  rg_data_15 <= `BSV_ASSIGNMENT_DELAY rg_data_15$D_IN;
	if (rg_data_2$EN) rg_data_2 <= `BSV_ASSIGNMENT_DELAY rg_data_2$D_IN;
	if (rg_data_3$EN) rg_data_3 <= `BSV_ASSIGNMENT_DELAY rg_data_3$D_IN;
	if (rg_data_4$EN) rg_data_4 <= `BSV_ASSIGNMENT_DELAY rg_data_4$D_IN;
	if (rg_data_5$EN) rg_data_5 <= `BSV_ASSIGNMENT_DELAY rg_data_5$D_IN;
	if (rg_data_6$EN) rg_data_6 <= `BSV_ASSIGNMENT_DELAY rg_data_6$D_IN;
	if (rg_data_7$EN) rg_data_7 <= `BSV_ASSIGNMENT_DELAY rg_data_7$D_IN;
	if (rg_data_8$EN) rg_data_8 <= `BSV_ASSIGNMENT_DELAY rg_data_8$D_IN;
	if (rg_data_9$EN) rg_data_9 <= `BSV_ASSIGNMENT_DELAY rg_data_9$D_IN;
	if (rg_index_width$EN)
	  rg_index_width <= `BSV_ASSIGNMENT_DELAY rg_index_width$D_IN;
	if (rg_next_count$EN)
	  rg_next_count <= `BSV_ASSIGNMENT_DELAY rg_next_count$D_IN;
	if (rg_word_width$EN)
	  rg_word_width <= `BSV_ASSIGNMENT_DELAY rg_word_width$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    rg_append_input = 1'h0;
    rg_block_counter = 5'h0A;
    rg_block_length = 5'h0A;
    rg_compressed_block_0 = 4'hA;
    rg_compressed_block_1 = 4'hA;
    rg_compressed_block_10 = 4'hA;
    rg_compressed_block_11 = 4'hA;
    rg_compressed_block_12 = 4'hA;
    rg_compressed_block_13 = 4'hA;
    rg_compressed_block_14 = 4'hA;
    rg_compressed_block_15 = 4'hA;
    rg_compressed_block_2 = 4'hA;
    rg_compressed_block_3 = 4'hA;
    rg_compressed_block_4 = 4'hA;
    rg_compressed_block_5 = 4'hA;
    rg_compressed_block_6 = 4'hA;
    rg_compressed_block_7 = 4'hA;
    rg_compressed_block_8 = 4'hA;
    rg_compressed_block_9 = 4'hA;
    rg_data_0 = 4'hA;
    rg_data_1 = 4'hA;
    rg_data_10 = 4'hA;
    rg_data_11 = 4'hA;
    rg_data_12 = 4'hA;
    rg_data_13 = 4'hA;
    rg_data_14 = 4'hA;
    rg_data_15 = 4'hA;
    rg_data_2 = 4'hA;
    rg_data_3 = 4'hA;
    rg_data_4 = 4'hA;
    rg_data_5 = 4'hA;
    rg_data_6 = 4'hA;
    rg_data_7 = 4'hA;
    rg_data_8 = 4'hA;
    rg_data_9 = 4'hA;
    rg_index_width = 4'hA;
    rg_next_count = 5'h0A;
    rg_word_width = 4'hA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkcoo_compression

