David Atienza , Jose M. Mendias , Stylianos Mamagkakis , Dimitrios Soudris , Francky Catthoor, Systematic dynamic memory management design methodology for reduced memory footprint, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.2, p.465-489, April 2006[doi>10.1145/1142155.1142165]
M. Balakrishnan , P. Marwedel, Integrated scheduling and binding: a synthesis approach for design space exploration, Proceedings of the 26th ACM/IEEE Design Automation Conference, p.68-74, June 25-28, 1989, Las Vegas, Nevada, USA[doi>10.1145/74382.74395]
Frederik Beeftink , Prabhakar Kudva , David Kung , Leon Stok, Gate-size selection for standard cell libraries, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.545-550, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.289084]
Stephen A. Blythe , Robert A. Walker, Efficiently Searching the Optimal Design Space, Proceedings of the Ninth Great Lakes Symposium on VLSI, p.192, March 04-06, 1999
Stephen A. Blythe , Robert A. Walker, Efficient optimal design space characterization methodologies, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.3, p.322-336, July 2000[doi>10.1145/348019.348058]
Paolo Bonzini , Laura Pozzi, Code transformation strategies for extensible embedded processors, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176791]
Francky Catthoor , Eddy de Greef , Sven Suytack, Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design, Kluwer Academic Publishers, Norwell, MA, 1998
Samit Chaudhuri , Stephen A. Blythe , Robert A. Walker, A solution methodology for exact design space exploration in a three-dimensional design space, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.1, p.69-81, March 1997[doi>10.1109/92.555988]
Deming Chen , Jason Cong, Register binding and port assignment for multiplexer optimization, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
M. R. Corazao , M. A. Khalaf , L. M. Guerra , M. Potkonjak , J. M. Rabaey, Performance optimization using template mapping for datapath-intensive high-level synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.8, p.877-888, November 2006[doi>10.1109/43.511568]
Philippe Coussy , Adam Morawiec, High-Level Synthesis: from Algorithm to Digital Circuit, Springer Publishing Company, Incorporated, 2008
Jeffrey A. Davis , James D. Meindl, Interconnect Technology and Design for Gigascale Integration, Kluwer Academic Publishers, Norwell, MA, 2003
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
Veerle Desmet , Sylvain Girbal , Alex Ramirez , Olivier Temam , Augusto Vega, ArchExplorer for Automatic Design Space Exploration, IEEE Micro, v.30 n.5, p.5-15, September 2010[doi>10.1109/MM.2010.76]
Pedro Diniz , Mary Hall , Joonseok Park , Byoungro So , Heidi Ziegler, Bridging the gap between compilation and synthesis in the DEFACTO system, Proceedings of the 14th international conference on Languages and compilers for parallel computing, p.52-70, August 01-03, 2001, Cumberland Falls, KY, USA
Ozana Silvia Dragomir , Elena Moscu-Panainte , Koen Bertels , Stephan Wong, Optimal Unroll Factor for Reconfigurable Architectures, Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications, March 26-28, 2008, London, UK[doi>10.1007/978-3-540-78610-8_4]
Christophe Dubach , Timothy M. Jones , Edwin V. Bonilla , Grigori Fursin , Michael F. P. O'Boyle, Portable compiler optimisation across embedded programs and microarchitectures using machine learning, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669124]
R. Dutta , J. Roy , R. Vemuri, Distributed design-space exploration for high-level synthesis systems, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.644-650, June 08-12, 1992, Anaheim, California, USA
A Methodology and Tool for Automated Transformational High-Level Design Space Exploration, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.545, September 17-20, 2000
Matthias Gries, Methods for evaluating and covering the design space during early design development, Integration, the VLSI Journal, v.38 n.2, p.131-183, December 2004[doi>10.1016/j.vlsi.2004.06.001]
Sumit Gupta , Rajesh Kumar Gupta , Nikil D. Dutt , Alexandru Nicolau, Coordinated parallelizing compiler optimizations and high-level synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.4, p.441-470, October 2004[doi>10.1145/1027084.1027087]
S. Gupta , N. Savoiu , N. Dutt , R. Gupta , A. Nicolau, Using global code motions to improve the quality of results for high-level synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.2, p.302-312, November 2006[doi>10.1109/TCAD.2003.822105]
Kenneth Hoste , Lieven Eeckhout, Cole: compiler optimization level exploration, Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization, April 05-09, 2008, Boston, MA, USA[doi>10.1145/1356058.1356080]
Ken Kennedy , John R. Allen, Optimizing compilers for modern architectures: a dependence-based approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2001
Taemin Kim , Xun Liu, Compatibility path based binding algorithm for interconnect reduction in high level synthesis, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Srikanth Kurra , Neeraj Kumar Singh , Preeti Ranjan Panda, The impact of loop unrolling on controller delay in high level synthesis, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Youn-Long Lin, Recent developments in high-level synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.2 n.1, p.2-21, Jan. 1997[doi>10.1145/250243.250245]
Marwedel, P., Landwehr, B., and Domer, R. 1997. Built-in chaining: Introducing complex components into architectural synthesis. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC). 599--605.
S. O. Memik , N. Bellas , S. Mondal, Presynthesis Area Estimation of Reconfigurable Streaming Accelerators, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.11, p.2027-2038, November 2008[doi>10.1109/TCAD.2008.2006097]
Douglas C. Montgomery, Design and Analysis of Experiments, John Wiley & Sons, 2006
Alastair C. Murray , Richard V. Bennett , BjÃ¶rn Franke , Nigel Topham, Code transformation and instruction set extension, ACM Transactions on Embedded Computing Systems (TECS), v.8 n.4, p.1-31, July 2009[doi>10.1145/1550987.1550989]
Okabe, T., Jin, Y., and Sendhoff, B. 2003. A critical survey of performance indices for multi-objective optimisation. In Proceedings of the Congress on Evolutionary Computation. 878--885.
Gianluca Palermo , Cristina Silvano , Vittorio Zaccaria, ReSPIR: a response surface-based Pareto iterative refinement for application-specific design space exploration, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.12, p.1816-1829, December 2009[doi>10.1109/TCAD.2009.2028681]
Pareto, V. 2008. Manuale di Economia Politica. Picola Biblioteca Scientifica, Milan, 1906, Translated into English by Ann Schweir (1971), Manual of Political Economy. MacMillan, London.
P. G. Paulin , J. P. Knight, Force-directed scheduling for the behavioral synthesis of ASICs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.8 n.6, p.661-679, November 2006[doi>10.1109/43.31522]
Anand Raghunathan , Niraj K. Jha , Sujit Dey, High-Level Power Analysis and Optimization, Kluwer Academic Publishers, Norwell, MA, 1998
Benjamin Carrion Schafer , Kazutoshi Wakabayashi, Design space exploration acceleration through operation clustering, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.1, p.153-157, January 2010[doi>10.1109/TCAD.2009.2035579]
Aviral Shrivastava , Ilya Issenin , Nikil Dutt , Sanghyun Park , Yunheung Paek, Compiler-in-the-loop design space exploration framework for energy reduction in horizontally partitioned cache architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.3, p.461-465, March 2009[doi>10.1109/TCAD.2009.2013275]
Cristina Silvano , William Fornaciari , Gianluca Palermo , Vittorio Zaccaria , Fabrizio Castro , Marcos Martinez , Sara Bocchio , Roberto Zafalon , Prabhat Avasare , Geert Vanmeerbeeck , Chantal Ykman-Couvreur , Maryse Wouters , Carlos Kavka , Luka Onesti , Alessandro Turco , Umberto Bondik , Giovanni Marianik , Hector Posadas , Eugenio Villar , Chris Wu , Fan Dongrui , Zhang Hao , Tang Shibin, MULTICUBE: Multi-objective Design Space Exploration of Multi-core Architectures, Proceedings of the 2010 IEEE Annual Symposium on VLSI, p.488-493, July 05-07, 2010[doi>10.1109/ISVLSI.2010.67]
SPARK HLS Tool. 2009. http://mesl.ucsd.edu/spark/methodology.
Synopsys Inc. 2009. www.synopsys.com/products/.
Spyridon Triantafyllis , Manish Vachharajani , Neil Vachharajani , David I. August, Compiler optimization-space exploration, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
Gang Wang , Wenrui Gong , Brian Derenzi , Ryan Kastner, Exploring time/resource trade-offs by solving dual scheduling problems with the ant colony optimization, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.4, p.46-es, September 2007[doi>10.1145/1278349.1278359]
Xydis, S., Bartzas, A., Anagnostopoulos, I., Soudris, D., and Pekmestzi, K. 2010. Custom mutli-threaded dynamic memory management for multiprocessor system-on-chip platforms. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation. 102--109.
Xydis, S., Skouroumounis, C., Pekmestzi, K., Soudris, D., and Economakos, G. 2010a. Designing efficient DSP datapaths through compiler-in-the-loop exploration methodology. In Proceedings of thes IEEE International Symposium on Circuits and Systems (ISCAS). 2598--2601.
Sotirios Xydis , Christos Skouroumounis , Kiamal Pekmestzi , Dimitrios Soudris , George Economakos, Efficient High Level Synthesis Exploration Methodology Combining Exhaustive and Gradient-Based Pruned Searching, Proceedings of the 2010 IEEE Annual Symposium on VLSI, p.104-109, July 05-07, 2010[doi>10.1109/ISVLSI.2010.56]
