Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5d54812aba0245978d374df5ee1830cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'a' [C:/Users/Student/project_12/project_12.srcs/sources_1/imports/K_ALU_Verilog Codes/shift_right_arithmetic.v:20]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Student/project_12/project_12.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Student/project_12/project_12.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_bank
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_32_bit
Compiling module xil_defaultlib.full_subtractor_1_bit
Compiling module xil_defaultlib.subtract
Compiling module xil_defaultlib.subtract_32_bit
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.and_gate
Compiling module xil_defaultlib.and_gate_32_bit
Compiling module xil_defaultlib.or_gate
Compiling module xil_defaultlib.or_gate_32_bit
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.xor_gate_32_bit
Compiling module xil_defaultlib.not_gate
Compiling module xil_defaultlib.not_gate_32_bit
Compiling module xil_defaultlib.identity_gate
Compiling module xil_defaultlib.identity_gate_32_bit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux16
Compiling module xil_defaultlib.mux32
Compiling module xil_defaultlib.left_shift_logical_32bit
Compiling module xil_defaultlib.right_shift_logical_32bit
Compiling module xil_defaultlib.shift_right_arithmetic_32bit
Compiling module xil_defaultlib.full_adder_1_bit
Compiling module xil_defaultlib.add_4
Compiling module xil_defaultlib.subtract_4
Compiling module xil_defaultlib.K_ALU
Compiling module xil_defaultlib.toplevel
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
