

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Thu Dec 12 15:57:17 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        conv2d
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.13|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   12|   12|   12|   12|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |   10|   10|         3|          1|          1|     9|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      0|       0|     571|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     498|
|Register         |        -|      -|     248|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|     248|    1069|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv2d_mac_muladdbkb_U1  |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_800_p2                  |     *    |      0|  0|  41|           8|           8|
    |tmp_13_0_1_fu_638_p2           |     *    |      0|  0|  41|           8|           8|
    |tmp_13_0_2_fu_651_p2           |     *    |      0|  0|  41|           8|           8|
    |tmp_13_1_1_fu_677_p2           |     *    |      0|  0|  41|           8|           8|
    |tmp_13_1_2_fu_690_p2           |     *    |      0|  0|  41|           8|           8|
    |tmp_13_1_fu_664_p2             |     *    |      0|  0|  41|           8|           8|
    |tmp_13_2_fu_703_p2             |     *    |      0|  0|  41|           8|           8|
    |tmp_4_fu_625_p2                |     *    |      0|  0|  41|           8|           8|
    |i_1_fu_584_p2                  |     +    |      0|  0|  10|           2|           1|
    |indvar_flatten_next_fu_578_p2  |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_612_p2                  |     +    |      0|  0|  10|           2|           1|
    |res_d0                         |     +    |      0|  0|  16|          16|          16|
    |tmp1_fu_780_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp2_fu_729_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp3_fu_735_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp4_fu_788_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp5_fu_784_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp6_fu_741_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp_6_fu_769_p2                |     +    |      0|  0|  16|           5|           5|
    |tmp_2_fu_760_p2                |     -    |      0|  0|  16|           5|           5|
    |ap_condition_154               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_173               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_186               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_203               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_212               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_262               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_266               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_268               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_271               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_274               |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_572_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_fu_590_p2             |   icmp   |      0|  0|   8|           2|           2|
    |j_mid2_fu_596_p3               |  select  |      0|  0|   2|           1|           1|
    |tmp_mid2_v_fu_604_p3           |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 571|         215|         211|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                      |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_347_p4                   |   9|          2|    2|          4|
    |ap_phi_reg_pp0_iter1_a_load_0_0_phi_reg_365  |  47|         10|    8|         80|
    |ap_phi_reg_pp0_iter1_a_load_0_1_phi_reg_388  |  47|         10|    8|         80|
    |ap_phi_reg_pp0_iter1_a_load_0_2_phi_reg_411  |  47|         10|    8|         80|
    |ap_phi_reg_pp0_iter1_a_load_1_0_phi_reg_434  |  47|         10|    8|         80|
    |ap_phi_reg_pp0_iter1_a_load_1_1_phi_reg_457  |  47|         10|    8|         80|
    |ap_phi_reg_pp0_iter1_a_load_1_2_phi_reg_480  |  47|         10|    8|         80|
    |ap_phi_reg_pp0_iter1_a_load_2_0_phi_reg_503  |  47|         10|    8|         80|
    |ap_phi_reg_pp0_iter1_a_load_2_1_phi_reg_526  |  47|         10|    8|         80|
    |ap_phi_reg_pp0_iter1_a_load_2_2_phi_reg_549  |  47|         10|    8|         80|
    |i_reg_343                                    |   9|          2|    2|          4|
    |indvar_flatten_reg_332                       |   9|          2|    4|          8|
    |j_reg_354                                    |   9|          2|    2|          4|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 498|        106|   85|        748|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_a_load_0_0_phi_reg_365  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_a_load_0_1_phi_reg_388  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_a_load_0_2_phi_reg_411  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_a_load_1_0_phi_reg_434  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_a_load_1_1_phi_reg_457  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_a_load_1_2_phi_reg_480  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_a_load_2_0_phi_reg_503  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_a_load_2_1_phi_reg_526  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_a_load_2_2_phi_reg_549  |   8|   0|    8|          0|
    |b_0_0_read_reg_996                           |   8|   0|    8|          0|
    |b_0_1_read_reg_1001                          |   8|   0|    8|          0|
    |b_0_2_read_reg_1011                          |   8|   0|    8|          0|
    |b_1_0_read_reg_1016                          |   8|   0|    8|          0|
    |b_1_1_read_reg_1021                          |   8|   0|    8|          0|
    |b_1_2_read_reg_1026                          |   8|   0|    8|          0|
    |b_2_0_read_reg_1036                          |   8|   0|    8|          0|
    |b_2_1_read_reg_1041                          |   8|   0|    8|          0|
    |b_2_2_read_reg_1051                          |   8|   0|    8|          0|
    |exitcond_flatten_reg_970                     |   1|   0|    1|          0|
    |exitcond_flatten_reg_970_pp0_iter1_reg       |   1|   0|    1|          0|
    |i_reg_343                                    |   2|   0|    2|          0|
    |indvar_flatten_reg_332                       |   4|   0|    4|          0|
    |j_mid2_reg_979                               |   2|   0|    2|          0|
    |j_mid2_reg_979_pp0_iter1_reg                 |   2|   0|    2|          0|
    |j_reg_354                                    |   2|   0|    2|          0|
    |tmp2_reg_1071                                |  16|   0|   16|          0|
    |tmp3_reg_1076                                |  16|   0|   16|          0|
    |tmp6_reg_1081                                |  16|   0|   16|          0|
    |tmp_13_1_1_reg_1061                          |  16|   0|   16|          0|
    |tmp_13_1_2_reg_1066                          |  16|   0|   16|          0|
    |tmp_mid2_v_reg_984                           |   2|   0|    2|          0|
    |tmp_mid2_v_reg_984_pp0_iter1_reg             |   2|   0|    2|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 248|   0|  248|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    conv2d    | return value |
|a_0_0         |  in |    8|   ap_none  |     a_0_0    |    pointer   |
|a_0_1         |  in |    8|   ap_none  |     a_0_1    |    pointer   |
|a_0_2         |  in |    8|   ap_none  |     a_0_2    |    pointer   |
|a_0_3         |  in |    8|   ap_none  |     a_0_3    |    pointer   |
|a_0_4         |  in |    8|   ap_none  |     a_0_4    |    pointer   |
|a_1_0         |  in |    8|   ap_none  |     a_1_0    |    pointer   |
|a_1_1         |  in |    8|   ap_none  |     a_1_1    |    pointer   |
|a_1_2         |  in |    8|   ap_none  |     a_1_2    |    pointer   |
|a_1_3         |  in |    8|   ap_none  |     a_1_3    |    pointer   |
|a_1_4         |  in |    8|   ap_none  |     a_1_4    |    pointer   |
|a_2_0         |  in |    8|   ap_none  |     a_2_0    |    pointer   |
|a_2_1         |  in |    8|   ap_none  |     a_2_1    |    pointer   |
|a_2_2         |  in |    8|   ap_none  |     a_2_2    |    pointer   |
|a_2_3         |  in |    8|   ap_none  |     a_2_3    |    pointer   |
|a_2_4         |  in |    8|   ap_none  |     a_2_4    |    pointer   |
|a_3_0         |  in |    8|   ap_none  |     a_3_0    |    pointer   |
|a_3_1         |  in |    8|   ap_none  |     a_3_1    |    pointer   |
|a_3_2         |  in |    8|   ap_none  |     a_3_2    |    pointer   |
|a_3_3         |  in |    8|   ap_none  |     a_3_3    |    pointer   |
|a_3_4         |  in |    8|   ap_none  |     a_3_4    |    pointer   |
|a_4_0         |  in |    8|   ap_none  |     a_4_0    |    pointer   |
|a_4_1         |  in |    8|   ap_none  |     a_4_1    |    pointer   |
|a_4_2         |  in |    8|   ap_none  |     a_4_2    |    pointer   |
|a_4_3         |  in |    8|   ap_none  |     a_4_3    |    pointer   |
|a_4_4         |  in |    8|   ap_none  |     a_4_4    |    pointer   |
|b_0_0         |  in |    8|   ap_none  |     b_0_0    |    pointer   |
|b_0_1         |  in |    8|   ap_none  |     b_0_1    |    pointer   |
|b_0_2         |  in |    8|   ap_none  |     b_0_2    |    pointer   |
|b_1_0         |  in |    8|   ap_none  |     b_1_0    |    pointer   |
|b_1_1         |  in |    8|   ap_none  |     b_1_1    |    pointer   |
|b_1_2         |  in |    8|   ap_none  |     b_1_2    |    pointer   |
|b_2_0         |  in |    8|   ap_none  |     b_2_0    |    pointer   |
|b_2_1         |  in |    8|   ap_none  |     b_2_1    |    pointer   |
|b_2_2         |  in |    8|   ap_none  |     b_2_2    |    pointer   |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

