

================================================================
== Vivado HLS Report for 'cic'
================================================================
* Date:           Sat May 25 11:35:28 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_cic
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.643|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   68|   68|   68|   68|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |   65|   65|         3|          1|          1|    64|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     576|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      87|
|Register         |        -|      -|     650|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     650|     663|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |di_1_fu_103_p2                    |     +    |      0|  0|  15|           7|           1|
    |p_Val2_5_fu_117_p2                |     +    |      0|  0|  53|          46|          46|
    |p_Val2_8_1_fu_133_p2              |     +    |      0|  0|  53|          46|          46|
    |p_Val2_8_2_fu_149_p2              |     +    |      0|  0|  53|          46|          46|
    |p_Val2_8_3_fu_164_p2              |     +    |      0|  0|  53|          46|          46|
    |p_Val2_8_4_fu_180_p2              |     +    |      0|  0|  53|          46|          46|
    |ap_return                         |     -    |      0|  0|  53|          46|          46|
    |p_Val2_2_1_fu_218_p2              |     -    |      0|  0|  53|          46|          46|
    |p_Val2_2_2_fu_233_p2              |     -    |      0|  0|  53|          46|          46|
    |p_Val2_2_3_fu_248_p2              |     -    |      0|  0|  53|          46|          46|
    |p_Val2_2_fu_202_p2                |     -    |      0|  0|  53|          46|          46|
    |ENTRADA_V_0_load_A                |    and   |      0|  0|   2|           1|           1|
    |ENTRADA_V_0_load_B                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ENTRADA_V_0_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |exitcond1_fu_97_p2                |   icmp   |      0|  0|  11|           7|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 576|         483|         477|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ENTRADA_V_0_data_out     |   9|          2|   16|         32|
    |ENTRADA_V_0_state        |  15|          3|    2|          6|
    |ENTRADA_V_TDATA_blk_n    |   9|          2|    1|          2|
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |di_reg_86                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  87|         18|   29|         63|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ENTRADA_V_0_payload_A            |  16|   0|   16|          0|
    |ENTRADA_V_0_payload_B            |  16|   0|   16|          0|
    |ENTRADA_V_0_sel_rd               |   1|   0|    1|          0|
    |ENTRADA_V_0_sel_wr               |   1|   0|    1|          0|
    |ENTRADA_V_0_state                |   2|   0|    2|          0|
    |agg_result_V_reg_74              |  46|   0|   46|          0|
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |deriv_V_0                        |  46|   0|   46|          0|
    |deriv_V_1                        |  46|   0|   46|          0|
    |deriv_V_2                        |  46|   0|   46|          0|
    |deriv_V_3                        |  46|   0|   46|          0|
    |deriv_V_4                        |  46|   0|   46|          0|
    |di_reg_86                        |   7|   0|    7|          0|
    |exitcond1_reg_270                |   1|   0|    1|          0|
    |exitcond1_reg_270_pp0_iter1_reg  |   1|   0|    1|          0|
    |inte_V_0                         |  46|   0|   46|          0|
    |inte_V_1                         |  46|   0|   46|          0|
    |inte_V_2                         |  46|   0|   46|          0|
    |inte_V_3                         |  46|   0|   46|          0|
    |inte_V_4                         |  46|   0|   46|          0|
    |p_Val2_2_1_reg_289               |  46|   0|   46|          0|
    |p_Val2_8_1_reg_279               |  46|   0|   46|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 650|   0|  650|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |      cic     | return value |
|ap_rst_n          |  in |    1| ap_ctrl_hs |      cic     | return value |
|ap_start          |  in |    1| ap_ctrl_hs |      cic     | return value |
|ap_done           | out |    1| ap_ctrl_hs |      cic     | return value |
|ap_idle           | out |    1| ap_ctrl_hs |      cic     | return value |
|ap_ready          | out |    1| ap_ctrl_hs |      cic     | return value |
|ap_return         | out |   46| ap_ctrl_hs |      cic     | return value |
|ENTRADA_V_TDATA   |  in |   16|    axis    |   ENTRADA_V  |    pointer   |
|ENTRADA_V_TVALID  |  in |    1|    axis    |   ENTRADA_V  |    pointer   |
|ENTRADA_V_TREADY  | out |    1|    axis    |   ENTRADA_V  |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

