module module_0 (
    id_1,
    id_2,
    input [id_1 : 1] id_3,
    input logic [id_2[id_3[id_2] : id_1] : 1] id_4,
    id_5,
    output logic id_6,
    input id_7,
    id_8,
    id_9,
    id_10,
    input logic id_11,
    id_12,
    output logic [id_5 : id_2[1]] id_13,
    id_14,
    id_15
);
endmodule
