;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB #-7, <-625
	SUB #-7, <-625
	JMP <127, 990
	SLT 11, @20
	CMP @11, @1
	SUB @0, @2
	CMP @11, @1
	CMP @11, @1
	SUB @121, 106
	ADD #-270, 900
	SPL 0, <-32
	MOV -1, <-20
	ADD <130, 9
	MOV -1, <-20
	SUB 31, 209
	ADD 210, 60
	SLT 20, @12
	JMP <127, 990
	ADD 210, 60
	MOV -1, <-20
	JMP <127, 990
	SUB @121, 106
	MOV -1, <-20
	ADD <130, 9
	ADD 3, @-920
	ADD 210, 60
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	SUB @-127, 100
	SUB @124, 106
	ADD #270, <1
	DJN -1, @-20
	MOV -4, <-20
	SUB 12, @10
	CMP -207, <-120
	ADD #270, <1
	ADD #270, <1
	MOV -4, <-20
	ADD 210, 30
	ADD #430, 9
	CMP -207, <-120
	SPL 0, <-32
	SPL 0, <-32
	SPL 0, <-32
