

================================================================
== Vitis HLS Report for 'load_weight_S0'
================================================================
* Date:           Thu May 22 18:56:38 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn.prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   102477|   102477|  0.410 ms|  0.410 ms|  102477|  102477|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                                                             |                                                                                  |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                                           Instance                                          |                                      Module                                      |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115  |load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS  |   102403|   102403|  0.410 ms|  0.410 ms|  102403|  102403|       no|
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       71|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|      114|      382|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      492|    -|
|Register             |        -|     -|      161|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      275|      945|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                           Instance                                          |                                      Module                                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115  |load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS  |        0|   0|  114|  377|    0|
    |mul_8ns_16ns_23_1_1_U28                                                                      |mul_8ns_16ns_23_1_1                                                               |        0|   1|    0|    5|    0|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                        |                                                                                  |        0|   1|  114|  382|    0|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln181_fu_193_p2  |         +|   0|  0|  71|          64|          64|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  71|          64|          64|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  351|         76|    1|         76|
    |kernel_weight_blk_n_AR        |    9|          2|    1|          2|
    |m_axi_kernel_weight_ARADDR    |   14|          3|   64|        192|
    |m_axi_kernel_weight_ARBURST   |    9|          2|    2|          4|
    |m_axi_kernel_weight_ARCACHE   |    9|          2|    4|          8|
    |m_axi_kernel_weight_ARID      |    9|          2|    1|          2|
    |m_axi_kernel_weight_ARLEN     |   14|          3|   32|         96|
    |m_axi_kernel_weight_ARLOCK    |    9|          2|    2|          4|
    |m_axi_kernel_weight_ARPROT    |    9|          2|    3|          6|
    |m_axi_kernel_weight_ARQOS     |    9|          2|    4|          8|
    |m_axi_kernel_weight_ARREGION  |    9|          2|    4|          8|
    |m_axi_kernel_weight_ARSIZE    |    9|          2|    3|          6|
    |m_axi_kernel_weight_ARUSER    |    9|          2|    1|          2|
    |m_axi_kernel_weight_ARVALID   |   14|          3|    1|          3|
    |m_axi_kernel_weight_RREADY    |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  492|        107|  124|        419|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                   Name                                                   | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                                 |  75|   0|   75|          0|
    |grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln181_reg_219                                                                                         |  23|   0|   23|          0|
    |trunc_ln_reg_224                                                                                          |  62|   0|   62|          0|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                     | 161|   0|  161|          0|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  load_weight_S0|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  load_weight_S0|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  load_weight_S0|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  load_weight_S0|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  load_weight_S0|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  load_weight_S0|  return value|
|weight_0_0_address0           |  out|   12|   ap_memory|      weight_0_0|         array|
|weight_0_0_ce0                |  out|    1|   ap_memory|      weight_0_0|         array|
|weight_0_0_we0                |  out|    1|   ap_memory|      weight_0_0|         array|
|weight_0_0_d0                 |  out|   32|   ap_memory|      weight_0_0|         array|
|weight_0_1_address0           |  out|   12|   ap_memory|      weight_0_1|         array|
|weight_0_1_ce0                |  out|    1|   ap_memory|      weight_0_1|         array|
|weight_0_1_we0                |  out|    1|   ap_memory|      weight_0_1|         array|
|weight_0_1_d0                 |  out|   32|   ap_memory|      weight_0_1|         array|
|weight_0_2_address0           |  out|   12|   ap_memory|      weight_0_2|         array|
|weight_0_2_ce0                |  out|    1|   ap_memory|      weight_0_2|         array|
|weight_0_2_we0                |  out|    1|   ap_memory|      weight_0_2|         array|
|weight_0_2_d0                 |  out|   32|   ap_memory|      weight_0_2|         array|
|weight_0_3_address0           |  out|   12|   ap_memory|      weight_0_3|         array|
|weight_0_3_ce0                |  out|    1|   ap_memory|      weight_0_3|         array|
|weight_0_3_we0                |  out|    1|   ap_memory|      weight_0_3|         array|
|weight_0_3_d0                 |  out|   32|   ap_memory|      weight_0_3|         array|
|weight_0_4_address0           |  out|   12|   ap_memory|      weight_0_4|         array|
|weight_0_4_ce0                |  out|    1|   ap_memory|      weight_0_4|         array|
|weight_0_4_we0                |  out|    1|   ap_memory|      weight_0_4|         array|
|weight_0_4_d0                 |  out|   32|   ap_memory|      weight_0_4|         array|
|weight_1_0_address0           |  out|   12|   ap_memory|      weight_1_0|         array|
|weight_1_0_ce0                |  out|    1|   ap_memory|      weight_1_0|         array|
|weight_1_0_we0                |  out|    1|   ap_memory|      weight_1_0|         array|
|weight_1_0_d0                 |  out|   32|   ap_memory|      weight_1_0|         array|
|weight_1_1_address0           |  out|   12|   ap_memory|      weight_1_1|         array|
|weight_1_1_ce0                |  out|    1|   ap_memory|      weight_1_1|         array|
|weight_1_1_we0                |  out|    1|   ap_memory|      weight_1_1|         array|
|weight_1_1_d0                 |  out|   32|   ap_memory|      weight_1_1|         array|
|weight_1_2_address0           |  out|   12|   ap_memory|      weight_1_2|         array|
|weight_1_2_ce0                |  out|    1|   ap_memory|      weight_1_2|         array|
|weight_1_2_we0                |  out|    1|   ap_memory|      weight_1_2|         array|
|weight_1_2_d0                 |  out|   32|   ap_memory|      weight_1_2|         array|
|weight_1_3_address0           |  out|   12|   ap_memory|      weight_1_3|         array|
|weight_1_3_ce0                |  out|    1|   ap_memory|      weight_1_3|         array|
|weight_1_3_we0                |  out|    1|   ap_memory|      weight_1_3|         array|
|weight_1_3_d0                 |  out|   32|   ap_memory|      weight_1_3|         array|
|weight_1_4_address0           |  out|   12|   ap_memory|      weight_1_4|         array|
|weight_1_4_ce0                |  out|    1|   ap_memory|      weight_1_4|         array|
|weight_1_4_we0                |  out|    1|   ap_memory|      weight_1_4|         array|
|weight_1_4_d0                 |  out|   32|   ap_memory|      weight_1_4|         array|
|weight_2_0_address0           |  out|   12|   ap_memory|      weight_2_0|         array|
|weight_2_0_ce0                |  out|    1|   ap_memory|      weight_2_0|         array|
|weight_2_0_we0                |  out|    1|   ap_memory|      weight_2_0|         array|
|weight_2_0_d0                 |  out|   32|   ap_memory|      weight_2_0|         array|
|weight_2_1_address0           |  out|   12|   ap_memory|      weight_2_1|         array|
|weight_2_1_ce0                |  out|    1|   ap_memory|      weight_2_1|         array|
|weight_2_1_we0                |  out|    1|   ap_memory|      weight_2_1|         array|
|weight_2_1_d0                 |  out|   32|   ap_memory|      weight_2_1|         array|
|weight_2_2_address0           |  out|   12|   ap_memory|      weight_2_2|         array|
|weight_2_2_ce0                |  out|    1|   ap_memory|      weight_2_2|         array|
|weight_2_2_we0                |  out|    1|   ap_memory|      weight_2_2|         array|
|weight_2_2_d0                 |  out|   32|   ap_memory|      weight_2_2|         array|
|weight_2_3_address0           |  out|   12|   ap_memory|      weight_2_3|         array|
|weight_2_3_ce0                |  out|    1|   ap_memory|      weight_2_3|         array|
|weight_2_3_we0                |  out|    1|   ap_memory|      weight_2_3|         array|
|weight_2_3_d0                 |  out|   32|   ap_memory|      weight_2_3|         array|
|weight_2_4_address0           |  out|   12|   ap_memory|      weight_2_4|         array|
|weight_2_4_ce0                |  out|    1|   ap_memory|      weight_2_4|         array|
|weight_2_4_we0                |  out|    1|   ap_memory|      weight_2_4|         array|
|weight_2_4_d0                 |  out|   32|   ap_memory|      weight_2_4|         array|
|weight_3_0_address0           |  out|   12|   ap_memory|      weight_3_0|         array|
|weight_3_0_ce0                |  out|    1|   ap_memory|      weight_3_0|         array|
|weight_3_0_we0                |  out|    1|   ap_memory|      weight_3_0|         array|
|weight_3_0_d0                 |  out|   32|   ap_memory|      weight_3_0|         array|
|weight_3_1_address0           |  out|   12|   ap_memory|      weight_3_1|         array|
|weight_3_1_ce0                |  out|    1|   ap_memory|      weight_3_1|         array|
|weight_3_1_we0                |  out|    1|   ap_memory|      weight_3_1|         array|
|weight_3_1_d0                 |  out|   32|   ap_memory|      weight_3_1|         array|
|weight_3_2_address0           |  out|   12|   ap_memory|      weight_3_2|         array|
|weight_3_2_ce0                |  out|    1|   ap_memory|      weight_3_2|         array|
|weight_3_2_we0                |  out|    1|   ap_memory|      weight_3_2|         array|
|weight_3_2_d0                 |  out|   32|   ap_memory|      weight_3_2|         array|
|weight_3_3_address0           |  out|   12|   ap_memory|      weight_3_3|         array|
|weight_3_3_ce0                |  out|    1|   ap_memory|      weight_3_3|         array|
|weight_3_3_we0                |  out|    1|   ap_memory|      weight_3_3|         array|
|weight_3_3_d0                 |  out|   32|   ap_memory|      weight_3_3|         array|
|weight_3_4_address0           |  out|   12|   ap_memory|      weight_3_4|         array|
|weight_3_4_ce0                |  out|    1|   ap_memory|      weight_3_4|         array|
|weight_3_4_we0                |  out|    1|   ap_memory|      weight_3_4|         array|
|weight_3_4_d0                 |  out|   32|   ap_memory|      weight_3_4|         array|
|weight_4_0_address0           |  out|   12|   ap_memory|      weight_4_0|         array|
|weight_4_0_ce0                |  out|    1|   ap_memory|      weight_4_0|         array|
|weight_4_0_we0                |  out|    1|   ap_memory|      weight_4_0|         array|
|weight_4_0_d0                 |  out|   32|   ap_memory|      weight_4_0|         array|
|weight_4_1_address0           |  out|   12|   ap_memory|      weight_4_1|         array|
|weight_4_1_ce0                |  out|    1|   ap_memory|      weight_4_1|         array|
|weight_4_1_we0                |  out|    1|   ap_memory|      weight_4_1|         array|
|weight_4_1_d0                 |  out|   32|   ap_memory|      weight_4_1|         array|
|weight_4_2_address0           |  out|   12|   ap_memory|      weight_4_2|         array|
|weight_4_2_ce0                |  out|    1|   ap_memory|      weight_4_2|         array|
|weight_4_2_we0                |  out|    1|   ap_memory|      weight_4_2|         array|
|weight_4_2_d0                 |  out|   32|   ap_memory|      weight_4_2|         array|
|weight_4_3_address0           |  out|   12|   ap_memory|      weight_4_3|         array|
|weight_4_3_ce0                |  out|    1|   ap_memory|      weight_4_3|         array|
|weight_4_3_we0                |  out|    1|   ap_memory|      weight_4_3|         array|
|weight_4_3_d0                 |  out|   32|   ap_memory|      weight_4_3|         array|
|weight_4_4_address0           |  out|   12|   ap_memory|      weight_4_4|         array|
|weight_4_4_ce0                |  out|    1|   ap_memory|      weight_4_4|         array|
|weight_4_4_we0                |  out|    1|   ap_memory|      weight_4_4|         array|
|weight_4_4_d0                 |  out|   32|   ap_memory|      weight_4_4|         array|
|m_axi_kernel_weight_AWVALID   |  out|    1|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_AWREADY   |   in|    1|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_AWADDR    |  out|   64|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_AWID      |  out|    1|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_AWLEN     |  out|   32|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_AWSIZE    |  out|    3|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_AWBURST   |  out|    2|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_AWLOCK    |  out|    2|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_AWCACHE   |  out|    4|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_AWPROT    |  out|    3|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_AWQOS     |  out|    4|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_AWREGION  |  out|    4|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_AWUSER    |  out|    1|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_WVALID    |  out|    1|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_WREADY    |   in|    1|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_WDATA     |  out|   32|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_WSTRB     |  out|    4|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_WLAST     |  out|    1|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_WID       |  out|    1|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_WUSER     |  out|    1|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_ARVALID   |  out|    1|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_ARREADY   |   in|    1|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_ARADDR    |  out|   64|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_ARID      |  out|    1|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_ARLEN     |  out|   32|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_ARSIZE    |  out|    3|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_ARBURST   |  out|    2|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_ARLOCK    |  out|    2|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_ARCACHE   |  out|    4|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_ARPROT    |  out|    3|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_ARQOS     |  out|    4|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_ARREGION  |  out|    4|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_ARUSER    |  out|    1|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_RVALID    |   in|    1|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_RREADY    |  out|    1|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_RDATA     |   in|   32|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_RLAST     |   in|    1|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_RID       |   in|    1|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_RFIFONUM  |   in|    9|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_RUSER     |   in|    1|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_RRESP     |   in|    2|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_BVALID    |   in|    1|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_BREADY    |  out|    1|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_BRESP     |   in|    2|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_BID       |   in|    1|       m_axi|   kernel_weight|       pointer|
|m_axi_kernel_weight_BUSER     |   in|    1|       m_axi|   kernel_weight|       pointer|
|vweight                       |   in|   64|     ap_none|         vweight|        scalar|
|d0                            |   in|    4|     ap_none|              d0|        scalar|
+------------------------------+-----+-----+------------+----------------+--------------+

