\hypertarget{union__hw__adc__sc3}{}\section{\+\_\+hw\+\_\+adc\+\_\+sc3 Union Reference}
\label{union__hw__adc__sc3}\index{\+\_\+hw\+\_\+adc\+\_\+sc3@{\+\_\+hw\+\_\+adc\+\_\+sc3}}


H\+W\+\_\+\+A\+D\+C\+\_\+\+S\+C3 -\/ Status and Control Register 3 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+adc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__adc__sc3_1_1__hw__adc__sc3__bitfields}{\+\_\+hw\+\_\+adc\+\_\+sc3\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__adc__sc3_ae04454043d099955bc24fd4ac5f37d94}{}\label{union__hw__adc__sc3_ae04454043d099955bc24fd4ac5f37d94}

\item 
struct \hyperlink{struct__hw__adc__sc3_1_1__hw__adc__sc3__bitfields}{\+\_\+hw\+\_\+adc\+\_\+sc3\+::\+\_\+hw\+\_\+adc\+\_\+sc3\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__adc__sc3_a333c49536e0f326987271cac11c2426c}{}\label{union__hw__adc__sc3_a333c49536e0f326987271cac11c2426c}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+A\+D\+C\+\_\+\+S\+C3 -\/ Status and Control Register 3 (RW) 

Reset value\+: 0x00000000U

The Status and Control Register 3 (S\+C3) controls the calibration, continuous convert, and hardware averaging functions of the A\+DC module. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+adc.\+h\end{DoxyCompactItemize}
