
*** Running vivado
    with args -log bd_11cc_phy_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_11cc_phy_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_11cc_phy_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 436.438 ; gain = 157.535
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Github/Zybo_mipi/zybo_ov5640/IP/system_AXI_BayerToRGB_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.runs/bd_11cc_phy_0_synth_1/Downloads/vivado-library-master/vivado-library-master'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top bd_11cc_phy_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4136 
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_5_rx_ppm_fifo with formal parameter declaration list [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ipshared/843c/hdl/mipi_dphy_v4_1_vl_rfs.sv:3713]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_5_rx_calib_cntrl with formal parameter declaration list [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ipshared/843c/hdl/mipi_dphy_v4_1_vl_rfs.sv:5231]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_5_rx_calib_cntrl with formal parameter declaration list [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ipshared/843c/hdl/mipi_dphy_v4_1_vl_rfs.sv:5232]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_5_rx_calib_cntrl with formal parameter declaration list [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ipshared/843c/hdl/mipi_dphy_v4_1_vl_rfs.sv:5233]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_5_rx_calib_cntrl with formal parameter declaration list [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ipshared/843c/hdl/mipi_dphy_v4_1_vl_rfs.sv:5234]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_5_rx_calib_cntrl with formal parameter declaration list [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ipshared/843c/hdl/mipi_dphy_v4_1_vl_rfs.sv:5235]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_5_rx_calib_cntrl with formal parameter declaration list [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ipshared/843c/hdl/mipi_dphy_v4_1_vl_rfs.sv:5236]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_5_rx_calib_cntrl with formal parameter declaration list [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ipshared/843c/hdl/mipi_dphy_v4_1_vl_rfs.sv:5237]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_5_rx_calib_cntrl with formal parameter declaration list [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ipshared/843c/hdl/mipi_dphy_v4_1_vl_rfs.sv:5238]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_5_tx_rst_logic with formal parameter declaration list [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ipshared/843c/hdl/mipi_dphy_v4_1_vl_rfs.sv:10040]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_5_rx_rst_logic with formal parameter declaration list [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ipshared/843c/hdl/mipi_dphy_v4_1_vl_rfs.sv:10554]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_5_tx_support_rst_logic with formal parameter declaration list [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ipshared/843c/hdl/mipi_dphy_v4_1_vl_rfs.sv:11285]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_5_rx_support_rst_logic with formal parameter declaration list [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ipshared/843c/hdl/mipi_dphy_v4_1_vl_rfs.sv:11660]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_5_rx_data_lane with formal parameter declaration list [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ipshared/843c/hdl/mipi_dphy_v4_1_vl_rfs.sv:14094]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_5_rx_data_lane with formal parameter declaration list [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ipshared/843c/hdl/mipi_dphy_v4_1_vl_rfs.sv:14095]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_5_rx_fab_top with formal parameter declaration list [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ipshared/843c/hdl/mipi_dphy_v4_1_vl_rfs.sv:24753]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_5_rx_fab_top with formal parameter declaration list [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ipshared/843c/hdl/mipi_dphy_v4_1_vl_rfs.sv:24754]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_5_rx_fab_top with formal parameter declaration list [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ipshared/843c/hdl/mipi_dphy_v4_1_vl_rfs.sv:24755]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_5_rx_fab_top with formal parameter declaration list [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ipshared/843c/hdl/mipi_dphy_v4_1_vl_rfs.sv:24789]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1170.438 ; gain = 238.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_11cc_phy_0' [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0.v:91]
	Parameter C_DPHY_MODE bound to: SLAVE - type: string 
	Parameter C_DPHY_LANES bound to: 2 - type: integer 
	Parameter C_HS_LINE_RATE bound to: 336 - type: integer 
	Parameter C_XMIT_FIRST_DESKEW_SEQ bound to: false - type: string 
	Parameter C_XMIT_PERIODIC_DESKEW_SEQ bound to: false - type: string 
	Parameter C_SKEWCAL_FIRST_TIME bound to: 4096 - type: integer 
	Parameter C_SKEWCAL_PERIODIC_TIME bound to: 128 - type: integer 
	Parameter C_RCVE_DESKEW_SEQ bound to: false - type: string 
	Parameter C_LPX_PERIOD bound to: 50 - type: integer 
	Parameter C_STABLE_CLK_PERIOD bound to: 5.000000 - type: double 
	Parameter C_ESC_CLK_PERIOD bound to: 50.000000 - type: double 
	Parameter C_WAKEUP bound to: 1000000 - type: integer 
	Parameter C_HS_TIMEOUT bound to: 65541 - type: integer 
	Parameter C_ESC_TIMEOUT bound to: 25600 - type: integer 
	Parameter MTBF_SYNC_STAGES bound to: 3 - type: integer 
	Parameter C_EN_TIMEOUT_REGS bound to: 0 - type: integer 
	Parameter DPHY_PRESET bound to: CSI2RX_XLNX - type: string 
	Parameter SUPPORT_LEVEL bound to: 1 - type: integer 
	Parameter C_EN_REG_IF bound to: 0 - type: integer 
	Parameter C_EN_DEBUG_REGS bound to: 0 - type: integer 
	Parameter C_EXAMPLE_SIMULATION bound to: false - type: string 
	Parameter C_TXPLL_CLKIN_PERIOD bound to: 8.000000 - type: double 
	Parameter C_DIV4_CLK_PERIOD bound to: 23.810000 - type: double 
	Parameter C_CAL_MODE bound to: FIXED - type: string 
	Parameter C_IDLY_TAP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_11cc_phy_0_core' [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0_core.v:93]
	Parameter C_DPHY_MODE bound to: SLAVE - type: string 
	Parameter C_DPHY_LANES bound to: 2 - type: integer 
	Parameter C_HS_LINE_RATE bound to: 336 - type: integer 
	Parameter C_XMIT_FIRST_DESKEW_SEQ bound to: false - type: string 
	Parameter C_XMIT_PERIODIC_DESKEW_SEQ bound to: false - type: string 
	Parameter C_SKEWCAL_FIRST_TIME bound to: 4096 - type: integer 
	Parameter C_SKEWCAL_PERIODIC_TIME bound to: 128 - type: integer 
	Parameter C_RCVE_DESKEW_SEQ bound to: false - type: string 
	Parameter C_LPX_PERIOD bound to: 50 - type: integer 
	Parameter C_STABLE_CLK_PERIOD bound to: 5.000000 - type: double 
	Parameter C_ESC_CLK_PERIOD bound to: 50.000000 - type: double 
	Parameter C_WAKEUP bound to: 1000000 - type: integer 
	Parameter C_HS_TIMEOUT bound to: 65541 - type: integer 
	Parameter C_ESC_TIMEOUT bound to: 25600 - type: integer 
	Parameter MTBF_SYNC_STAGES bound to: 3 - type: integer 
	Parameter C_EN_TIMEOUT_REGS bound to: 0 - type: integer 
	Parameter DPHY_PRESET bound to: CSI2RX_XLNX - type: string 
	Parameter SUPPORT_LEVEL bound to: 1 - type: integer 
	Parameter C_EN_REG_IF bound to: 0 - type: integer 
	Parameter C_EN_DEBUG_REGS bound to: 0 - type: integer 
	Parameter C_EXAMPLE_SIMULATION bound to: false - type: string 
	Parameter C_TXPLL_CLKIN_PERIOD bound to: 8.000000 - type: double 
	Parameter C_DIV4_CLK_PERIOD bound to: 23.810000 - type: double 
	Parameter C_CAL_MODE bound to: FIXED - type: string 
	Parameter C_IDLY_TAP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_11cc_phy_0_c1' [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0_c1.v:100]
	Parameter C_IS_7SERIES bound to: TRUE - type: string 
	Parameter C_LPRX_DISABLE_EXTPORT bound to: 1 - type: integer 
	Parameter C_DPHY_MODE bound to: SLAVE - type: string 
	Parameter C_DPHY_LANES bound to: 2 - type: integer 
	Parameter C_HS_LINE_RATE bound to: 336 - type: integer 
	Parameter C_XMIT_FIRST_DESKEW_SEQ bound to: false - type: string 
	Parameter C_XMIT_PERIODIC_DESKEW_SEQ bound to: false - type: string 
	Parameter C_SKEWCAL_FIRST_TIME bound to: 4096 - type: integer 
	Parameter C_SKEWCAL_PERIODIC_TIME bound to: 128 - type: integer 
	Parameter C_XMIT_ALT_DESKEW_SEQ bound to: false - type: string 
	Parameter C_RCVE_DESKEW_SEQ bound to: false - type: string 
	Parameter C_RCVE_ALT_DESKEW_SEQ bound to: false - type: string 
	Parameter C_LPX_PERIOD bound to: 50 - type: integer 
	Parameter C_STABLE_CLK_PERIOD bound to: 5.000000 - type: double 
	Parameter C_ESC_CLK_PERIOD bound to: 50.000000 - type: double 
	Parameter C_INIT bound to: 100000 - type: integer 
	Parameter C_WAKEUP bound to: 1000000 - type: integer 
	Parameter C_EN_ULPS_WAKEUP_CNT bound to: FALSE - type: string 
	Parameter C_EN_HS_OBUFTDS bound to: FALSE - type: string 
	Parameter C_USE_LANE0_TXREADYHS bound to: FALSE - type: string 
	Parameter C_HS_SETTLE_NS bound to: 164 - type: integer 
	Parameter C_HS_TIMEOUT bound to: 65541 - type: integer 
	Parameter C_ESC_TIMEOUT bound to: 25600 - type: integer 
	Parameter MTBF_SYNC_STAGES bound to: 3 - type: integer 
	Parameter C_EN_TIMEOUT_REGS bound to: 0 - type: integer 
	Parameter DPHY_PRESET bound to: CSI2RX_XLNX - type: string 
	Parameter SUPPORT_LEVEL bound to: 1 - type: integer 
	Parameter C_EN_REG_IF bound to: 0 - type: integer 
	Parameter C_EN_DEBUG_REGS bound to: 0 - type: integer 
	Parameter C_EXAMPLE_SIMULATION bound to: false - type: string 
	Parameter C_TXPLL_CLKIN_PERIOD bound to: 8.000000 - type: double 
	Parameter C_DIV4_CLK_PERIOD bound to: 23.810000 - type: double 
	Parameter C_CAL_MODE bound to: FIXED - type: string 
	Parameter C_IDLY_TAP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_11cc_phy_0_support' [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0/support/bd_11cc_phy_0_support.v:102]
	Parameter C_IS_7SERIES bound to: TRUE - type: string 
	Parameter C_SHARE_IDLYCTRL bound to: false - type: string 
	Parameter C_DL0_IO_SWAP bound to: 0 - type: integer 
	Parameter C_DL1_IO_SWAP bound to: 0 - type: integer 
	Parameter C_DL2_IO_SWAP bound to: 0 - type: integer 
	Parameter C_DL3_IO_SWAP bound to: 0 - type: integer 
	Parameter C_DL4_IO_SWAP bound to: 0 - type: integer 
	Parameter C_DL5_IO_SWAP bound to: 0 - type: integer 
	Parameter C_DL6_IO_SWAP bound to: 0 - type: integer 
	Parameter C_DL7_IO_SWAP bound to: 0 - type: integer 
	Parameter C_EN_CLK300M bound to: FALSE - type: string 
	Parameter C_LPRX_DISABLE_EXTPORT bound to: 1 - type: integer 
	Parameter C_DPHY_MODE bound to: SLAVE - type: string 
	Parameter C_DPHY_LANES bound to: 2 - type: integer 
	Parameter C_HS_LINE_RATE bound to: 336 - type: integer 
	Parameter C_XMIT_FIRST_DESKEW_SEQ bound to: false - type: string 
	Parameter C_XMIT_PERIODIC_DESKEW_SEQ bound to: false - type: string 
	Parameter C_SKEWCAL_FIRST_TIME bound to: 4096 - type: integer 
	Parameter C_SKEWCAL_PERIODIC_TIME bound to: 128 - type: integer 
	Parameter C_XMIT_ALT_DESKEW_SEQ bound to: false - type: string 
	Parameter C_RCVE_DESKEW_SEQ bound to: false - type: string 
	Parameter C_RCVE_ALT_DESKEW_SEQ bound to: false - type: string 
	Parameter C_LPX_PERIOD bound to: 50 - type: integer 
	Parameter C_STABLE_CLK_PERIOD bound to: 5.000000 - type: double 
	Parameter C_ESC_CLK_PERIOD bound to: 50.000000 - type: double 
	Parameter C_INIT bound to: 100000 - type: integer 
	Parameter C_WAKEUP bound to: 1000000 - type: integer 
	Parameter C_EN_ULPS_WAKEUP_CNT bound to: FALSE - type: string 
	Parameter C_EN_HS_OBUFTDS bound to: FALSE - type: string 
	Parameter C_USE_LANE0_TXREADYHS bound to: FALSE - type: string 
	Parameter C_HS_SETTLE_NS bound to: 164 - type: integer 
	Parameter C_HS_TIMEOUT bound to: 65541 - type: integer 
	Parameter C_ESC_TIMEOUT bound to: 25600 - type: integer 
	Parameter MTBF_SYNC_STAGES bound to: 3 - type: integer 
	Parameter C_EN_TIMEOUT_REGS bound to: 0 - type: integer 
	Parameter DPHY_PRESET bound to: CSI2RX_XLNX - type: string 
	Parameter SUPPORT_LEVEL bound to: 1 - type: integer 
	Parameter C_EN_REG_IF bound to: 0 - type: integer 
	Parameter C_EN_DEBUG_REGS bound to: 0 - type: integer 
	Parameter C_EXAMPLE_SIMULATION bound to: false - type: string 
	Parameter C_TXPLL_CLKIN_PERIOD bound to: 8.000000 - type: double 
	Parameter C_DIV4_CLK_PERIOD bound to: 23.810000 - type: double 
	Parameter C_CAL_MODE bound to: FIXED - type: string 
	Parameter C_IDLY_TAP bound to: 0 - type: integer 
WARNING: [Synth 8-7023] instance 'dphy_rx_fab_top' of module 'mipi_dphy_v4_1_5_rx_fab_top' has 312 connections declared, but only 282 given [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0/support/bd_11cc_phy_0_support.v:694]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32952]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (10#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32952]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:38572]
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (11#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:38572]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (12#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1402]
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (13#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1402]
WARNING: [Synth 8-7023] instance 'bd_11cc_phy_0_rx_ioi_i' of module 'mipi_dphy_v4_1_5_rx_ioi_7series' has 20 connections declared, but only 18 given [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0/support/bd_11cc_phy_0_support.v:1141]
WARNING: [Synth 8-3848] Net rx_dl2_lp_dp_w in module/entity bd_11cc_phy_0_support does not have driver. [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0/support/bd_11cc_phy_0_support.v:421]
WARNING: [Synth 8-3848] Net rx_dl2_lp_dn_w in module/entity bd_11cc_phy_0_support does not have driver. [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0/support/bd_11cc_phy_0_support.v:422]
WARNING: [Synth 8-3848] Net rx_dl2_hs_dp_w in module/entity bd_11cc_phy_0_support does not have driver. [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0/support/bd_11cc_phy_0_support.v:424]
WARNING: [Synth 8-3848] Net rx_dl3_lp_dp_w in module/entity bd_11cc_phy_0_support does not have driver. [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0/support/bd_11cc_phy_0_support.v:434]
WARNING: [Synth 8-3848] Net rx_dl3_lp_dn_w in module/entity bd_11cc_phy_0_support does not have driver. [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0/support/bd_11cc_phy_0_support.v:435]
WARNING: [Synth 8-3848] Net rx_dl3_hs_dp_w in module/entity bd_11cc_phy_0_support does not have driver. [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0/support/bd_11cc_phy_0_support.v:437]
WARNING: [Synth 8-3848] Net rx_dl4_lp_dp_w in module/entity bd_11cc_phy_0_support does not have driver. [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0/support/bd_11cc_phy_0_support.v:449]
WARNING: [Synth 8-3848] Net rx_dl4_lp_dn_w in module/entity bd_11cc_phy_0_support does not have driver. [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0/support/bd_11cc_phy_0_support.v:450]
WARNING: [Synth 8-3848] Net rx_dl4_hs_dp_w in module/entity bd_11cc_phy_0_support does not have driver. [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0/support/bd_11cc_phy_0_support.v:452]
WARNING: [Synth 8-3848] Net rx_dl5_lp_dp_w in module/entity bd_11cc_phy_0_support does not have driver. [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0/support/bd_11cc_phy_0_support.v:464]
WARNING: [Synth 8-3848] Net rx_dl5_lp_dn_w in module/entity bd_11cc_phy_0_support does not have driver. [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0/support/bd_11cc_phy_0_support.v:465]
WARNING: [Synth 8-3848] Net rx_dl5_hs_dp_w in module/entity bd_11cc_phy_0_support does not have driver. [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0/support/bd_11cc_phy_0_support.v:467]
WARNING: [Synth 8-3848] Net rx_dl6_lp_dp_w in module/entity bd_11cc_phy_0_support does not have driver. [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0/support/bd_11cc_phy_0_support.v:479]
WARNING: [Synth 8-3848] Net rx_dl6_lp_dn_w in module/entity bd_11cc_phy_0_support does not have driver. [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0/support/bd_11cc_phy_0_support.v:480]
WARNING: [Synth 8-3848] Net rx_dl6_hs_dp_w in module/entity bd_11cc_phy_0_support does not have driver. [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0/support/bd_11cc_phy_0_support.v:482]
WARNING: [Synth 8-3848] Net rx_dl7_lp_dp_w in module/entity bd_11cc_phy_0_support does not have driver. [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0/support/bd_11cc_phy_0_support.v:494]
WARNING: [Synth 8-3848] Net rx_dl7_lp_dn_w in module/entity bd_11cc_phy_0_support does not have driver. [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0/support/bd_11cc_phy_0_support.v:495]
WARNING: [Synth 8-3848] Net rx_dl7_hs_dp_w in module/entity bd_11cc_phy_0_support does not have driver. [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0/support/bd_11cc_phy_0_support.v:497]
INFO: [Synth 8-6155] done synthesizing module 'bd_11cc_phy_0_support' (15#1) [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0/support/bd_11cc_phy_0_support.v:102]
INFO: [Synth 8-6155] done synthesizing module 'bd_11cc_phy_0_c1' (16#1) [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0_c1.v:100]
INFO: [Synth 8-6155] done synthesizing module 'bd_11cc_phy_0_core' (17#1) [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0_core.v:93]
INFO: [Synth 8-6155] done synthesizing module 'bd_11cc_phy_0' (18#1) [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0.v:91]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port io_reset
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port rx_clk_active
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port cal_start
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port dlyctrl_rdy_in
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_val_pass_in[7]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_val_pass_in[6]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_val_pass_in[5]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_val_pass_in[4]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_val_pass_in[3]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_val_pass_in[2]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_val_pass_in[1]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_val_pass_in[0]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[63]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[62]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[61]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[60]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[59]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[58]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[57]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[56]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[55]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[54]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[53]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[52]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[51]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[50]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[49]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[48]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[47]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[46]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[45]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[44]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[43]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[42]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[41]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[40]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[39]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[38]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[37]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[36]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[35]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[34]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[33]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[32]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[31]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[30]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[29]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[28]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[27]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[26]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[25]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[24]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[23]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[22]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[21]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[20]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[19]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[18]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[17]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[16]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[15]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[14]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[13]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[12]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[11]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[10]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[9]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[8]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[7]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[6]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[5]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[4]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[3]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[2]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[1]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_ioi_7series has unconnected port tap_ioi_dyn[0]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_sync_cell__parameterized0 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_sync_cell__parameterized0 has unconnected port prmry_rst_n
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_sync_cell__parameterized0 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_sync_cell__parameterized0 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_sync_cell__parameterized1 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_sync_cell__parameterized1 has unconnected port prmry_rst_n
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_sync_cell__parameterized1 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_sync_cell__parameterized1 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_rx_sync_cell__parameterized1 has unconnected port scndry_rst_n
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_csi_rx_data_lane_sm has unconnected port init_done_div4clk
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_csi_rx_data_lane_sm has unconnected port dl_enable
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_csi_rx_data_lane_sm has unconnected port init_reg[31]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_csi_rx_data_lane_sm has unconnected port init_reg[30]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_csi_rx_data_lane_sm has unconnected port init_reg[29]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_csi_rx_data_lane_sm has unconnected port init_reg[28]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_csi_rx_data_lane_sm has unconnected port init_reg[27]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_csi_rx_data_lane_sm has unconnected port init_reg[26]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_csi_rx_data_lane_sm has unconnected port init_reg[25]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_csi_rx_data_lane_sm has unconnected port init_reg[24]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_csi_rx_data_lane_sm has unconnected port init_reg[23]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_csi_rx_data_lane_sm has unconnected port init_reg[22]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_csi_rx_data_lane_sm has unconnected port init_reg[21]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_csi_rx_data_lane_sm has unconnected port init_reg[20]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_5_csi_rx_data_lane_sm has unconnected port init_reg[19]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1245.313 ; gain = 313.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1245.313 ; gain = 313.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1245.313 ; gain = 313.598
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1245.313 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0.xdc] for cell 'inst'
Parsing XDC File [C:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.runs/bd_11cc_phy_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.runs/bd_11cc_phy_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0_clocks.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1344.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1356.473 ; gain = 11.949
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1356.473 ; gain = 424.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1356.473 ; gain = 424.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.runs/bd_11cc_phy_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1356.473 ; gain = 424.758
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rst_blk_state_reg' in module 'mipi_dphy_v4_1_5_rx_rst_logic_7series'
INFO: [Synth 8-802] inferred FSM for state register 'rst_blk_state_reg' in module 'mipi_dphy_v4_1_5_rx_support_rst_logic'
INFO: [Synth 8-802] inferred FSM for state register 'dl_rx_state_reg' in module 'mipi_dphy_v4_1_5_csi_rx_data_lane_sm'
INFO: [Synth 8-802] inferred FSM for state register 'gen_hs_high_rates_spec_v1_1.dl_state_reg' in module 'mipi_dphy_v4_1_5_rx_data_lane'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RST_BEGIN |                               00 |                               00
          RESET_FSM_DONE |                               01 |                               10
         WAIT_FOR_ENABLE |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_blk_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_1_5_rx_rst_logic_7series'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RST_BEGIN |                              000 |                              000
       ASSERT_ALL_RESETS |                              001 |                              001
       RELEASE_PHY_RESET |                              010 |                              010
          RESET_FSM_DONE |                              011 |                              100
              CHECK_SRST |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_blk_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_1_5_rx_support_rst_logic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             DL_RX_BEGIN |                             0000 |                             0000
        DL_WO_INIT_LP_11 |                             0001 |                             0001
                  iSTATE |                             0010 |                             1111
*
         DL_RX_INIT_DONE |                             0011 |                             0010
              DL_RX_STOP |                             0100 |                             0011
           DL_RX_HS_RQST |                             0101 |                             0100
           DL_RX_HS_TERM |                             0110 |                             0101
           DL_RX_HS_SYNC |                             0111 |                             0110
            DL_RX_HS_RUN |                             1000 |                             0111
          DL_RX_HS_ABORT |                             1001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dl_rx_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_1_5_csi_rx_data_lane_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                DL_START |                               00 |                               00
                 DL_STOP |                               01 |                               01
               DL_ACTIVE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_hs_high_rates_spec_v1_1.dl_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_1_5_rx_data_lane'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:01:20 . Memory (MB): peak = 1356.473 ; gain = 424.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 10    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 216   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 8     
	  18 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 114   
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 55    
	  10 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mipi_dphy_v4_1_5_rx_rst_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module mipi_dphy_v4_1_5_rx_sync_cell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module mipi_dphy_v4_1_5_rx_rst_logic_7series 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
Module mipi_dphy_v4_1_5_rx_sync_cell__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module mipi_dphy_v4_1_5_rx_rst_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module mipi_dphy_v4_1_5_rx_sync_cell__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module mipi_dphy_v4_1_5_csi_rx_clk_lane 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module mipi_dphy_v4_1_5_rx_support_rst_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 7     
Module mipi_dphy_v4_1_5_rx_sync_cell__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module mipi_dphy_v4_1_5_rx_sot_det_align 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 24    
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mipi_dphy_v4_1_5_csi_rx_data_lane_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	  10 Input      1 Bit        Muxes := 11    
Module mipi_dphy_v4_1_5_rx_data_lane 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 5     
Module mipi_dphy_v4_1_5_rx_fab_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mipi_dphy_v4_1_5_rx_ioi_7series 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\u_rx_support_rst_logic/time_out_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[0]' (FD) to 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[1]' (FD) to 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[2]' (FD) to 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[3]' (FD) to 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[4]' (FD) to 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[5]' (FD) to 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[6]' (FD) to 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[7]' (FD) to 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxlpdtesc_reg'
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[0]' (FD) to 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxlpdtesc_reg'
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[1]' (FD) to 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxlpdtesc_reg'
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[2]' (FD) to 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxlpdtesc_reg'
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[3]' (FD) to 'inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxlpdtesc_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxlpdtesc_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\inst/bd_11cc_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_ulpsactivenot_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:42 . Memory (MB): peak = 1356.473 ; gain = 424.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:02:06 . Memory (MB): peak = 1356.473 ; gain = 424.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:02:08 . Memory (MB): peak = 1357.383 ; gain = 425.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:35 ; elapsed = 00:02:10 . Memory (MB): peak = 1369.414 ; gain = 437.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:48 ; elapsed = 00:02:23 . Memory (MB): peak = 1375.172 ; gain = 443.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:48 ; elapsed = 00:02:23 . Memory (MB): peak = 1375.172 ; gain = 443.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:48 ; elapsed = 00:02:24 . Memory (MB): peak = 1375.172 ; gain = 443.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:48 ; elapsed = 00:02:24 . Memory (MB): peak = 1375.172 ; gain = 443.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:49 ; elapsed = 00:02:24 . Memory (MB): peak = 1375.172 ; gain = 443.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:49 ; elapsed = 00:02:24 . Memory (MB): peak = 1375.172 ; gain = 443.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFIO     |     1|
|2     |BUFR      |     1|
|3     |CARRY4    |    16|
|4     |ISERDESE2 |     2|
|5     |LUT1      |   393|
|6     |LUT2      |    57|
|7     |LUT3      |    57|
|8     |LUT4      |    47|
|9     |LUT5      |    98|
|10    |LUT6      |   202|
|11    |FDCE      |    37|
|12    |FDPE      |     5|
|13    |FDRE      |   394|
|14    |IBUFDS    |     3|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------+-------------------------------------------------+------+
|      |Instance                                                     |Module                                           |Cells |
+------+-------------------------------------------------------------+-------------------------------------------------+------+
|1     |top                                                          |                                                 |  1313|
|2     |  inst                                                       |bd_11cc_phy_0_core                               |  1313|
|3     |    inst                                                     |bd_11cc_phy_0_c1                                 |  1313|
|4     |      bd_11cc_phy_0_rx_support_i                             |bd_11cc_phy_0_support                            |  1313|
|5     |        \slave_rx.u_core_rst_coreclk_sync_rx_i               |mipi_dphy_v4_1_5_rx_rst_sync__2                  |     3|
|6     |        \slave_rx.cl_enable_sync_support_i                   |mipi_dphy_v4_1_5_rx_sync_cell__1                 |    25|
|7     |        \slave_rx.u_rx_rst_logic_7series                     |mipi_dphy_v4_1_5_rx_rst_logic_7series            |    33|
|8     |          core_rst_sync_i                                    |mipi_dphy_v4_1_5_rx_sync_cell__2                 |    25|
|9     |        \slave_rx.dphy_rx_fab_top                            |mipi_dphy_v4_1_5_rx_fab_top                      |  1233|
|10    |          maxfrm_wait_done_sync_i                            |mipi_dphy_v4_1_5_rx_sync_cell                    |    26|
|11    |          cl_enable_sync_fab_top_i                           |mipi_dphy_v4_1_5_rx_sync_cell__parameterized0    |    25|
|12    |          clk_active_r_sync                                  |mipi_dphy_v4_1_5_rx_sync_cell__parameterized0_0  |    25|
|13    |          \en_rx_rst_sync_initval.u_sys_rst_byteclk_sync_i   |mipi_dphy_v4_1_5_rx_rst_sync__parameterized0     |     3|
|14    |          \gen_csi_rx_clk_lane.dphy_rx_clk_lane              |mipi_dphy_v4_1_5_csi_rx_clk_lane                 |   142|
|15    |            lp_state_sync0_i                                 |mipi_dphy_v4_1_5_rx_sync_cell__parameterized1_13 |    38|
|16    |            lp_state_sync1_i                                 |mipi_dphy_v4_1_5_rx_sync_cell__parameterized1_14 |    38|
|17    |          \gen_rx_data_lane[0].rx_data_lane_inst             |mipi_dphy_v4_1_5_rx_data_lane                    |   451|
|18    |            \gen_calib_result.u_tap_comp_rst_byteclk_sync_i  |mipi_dphy_v4_1_5_rx_rst_sync__1                  |     3|
|19    |            \gen_calib_result.cal_done_sync_i                |mipi_dphy_v4_1_5_rx_sync_cell__parameterized0_6  |    25|
|20    |            \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm     |mipi_dphy_v4_1_5_csi_rx_data_lane_sm_7           |   189|
|21    |              lp_state_sync0_i                               |mipi_dphy_v4_1_5_rx_sync_cell__parameterized1_11 |    44|
|22    |              lp_state_sync1_i                               |mipi_dphy_v4_1_5_rx_sync_cell__parameterized1_12 |    35|
|23    |            \gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i  |mipi_dphy_v4_1_5_rx_sot_det_align_8              |   184|
|24    |              en_hs_lpn_sync_i                               |mipi_dphy_v4_1_5_rx_sync_cell__parameterized1_10 |    25|
|25    |            rxactivehs_sync_i                                |mipi_dphy_v4_1_5_rx_sync_cell__parameterized0_9  |    27|
|26    |          \gen_rx_data_lane[1].rx_data_lane_inst             |mipi_dphy_v4_1_5_rx_data_lane_1                  |   445|
|27    |            \gen_calib_result.u_tap_comp_rst_byteclk_sync_i  |mipi_dphy_v4_1_5_rx_rst_sync                     |     3|
|28    |            \gen_calib_result.cal_done_sync_i                |mipi_dphy_v4_1_5_rx_sync_cell__parameterized0_2  |    25|
|29    |            \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm     |mipi_dphy_v4_1_5_csi_rx_data_lane_sm             |   189|
|30    |              lp_state_sync0_i                               |mipi_dphy_v4_1_5_rx_sync_cell__parameterized1_4  |    44|
|31    |              lp_state_sync1_i                               |mipi_dphy_v4_1_5_rx_sync_cell__parameterized1_5  |    35|
|32    |            \gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i  |mipi_dphy_v4_1_5_rx_sot_det_align                |   178|
|33    |              en_hs_lpn_sync_i                               |mipi_dphy_v4_1_5_rx_sync_cell__parameterized1    |    25|
|34    |            rxactivehs_sync_i                                |mipi_dphy_v4_1_5_rx_sync_cell__parameterized0_3  |    27|
|35    |          init_done_div4clk_sync_i                           |mipi_dphy_v4_1_5_rx_sync_cell__parameterized2    |    25|
|36    |          u_rx_support_rst_logic                             |mipi_dphy_v4_1_5_rx_support_rst_logic            |    62|
|37    |            core_rst_sync_i                                  |mipi_dphy_v4_1_5_rx_sync_cell__3                 |    25|
|38    |            phy_rdy_sync_i                                   |mipi_dphy_v4_1_5_rx_sync_cell__4                 |    25|
|39    |        \slave_rx.bd_11cc_phy_0_rx_ioi_i                     |mipi_dphy_v4_1_5_rx_ioi_7series                  |    19|
+------+-------------------------------------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:49 ; elapsed = 00:02:24 . Memory (MB): peak = 1375.172 ; gain = 443.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 649 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:17 ; elapsed = 00:01:56 . Memory (MB): peak = 1375.172 ; gain = 332.297
Synthesis Optimization Complete : Time (s): cpu = 00:01:49 ; elapsed = 00:02:24 . Memory (MB): peak = 1375.172 ; gain = 443.457
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1375.172 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1383.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:14 ; elapsed = 00:03:04 . Memory (MB): peak = 1383.270 ; gain = 743.863
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1383.270 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.runs/bd_11cc_phy_0_synth_1/bd_11cc_phy_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_11cc_phy_0, cache-ID = b72440e2af5bf1be
INFO: [Coretcl 2-1174] Renamed 38 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1383.270 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Github/Zybo_mipi/zybo_vdma/zybo_vdma.runs/bd_11cc_phy_0_synth_1/bd_11cc_phy_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_11cc_phy_0_utilization_synth.rpt -pb bd_11cc_phy_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 24 22:52:38 2020...
