<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="APP_DCC" id="APP_DCC">
  
  
  <register acronym="DCCGCTRL" description="         Starts / stops the counters clears the  error signal    " id="DCCGCTRL" offset="0x0" width="32">
    
  <bitfield begin="31" description="Reserved" end="16" id="NU" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="The DONEENA bit enables/disables the done signal. 0101 =  disabled &amp; 1010 = enabled    " end="12" id="DONENA" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Single/Continuous checking mode. 0101 = Continuous &amp; 1010 =  Single    " end="8" id="SINGLESHOT" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="The ERRENA bit enables/disables the error signal. 0101 =  disabled &amp; 1010 = enabled    " end="4" id="ERRENA" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="The DCCENA bit starts and stops the operation of the dcc  0101 = disabled &amp; 1010 = enabled    " end="0" id="DCCENA" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="DCCREV" description="         Module version    " id="DCCREV" offset="0x4" width="32">
    
  <bitfield begin="31" description=" SCHEME. - (RO  )    " end="30" id="SCHEME" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Reserved" end="28" id="NU1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="27" description="Functional release number - (RO  )    " end="16" id="FUNC" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="15" description="Design Release Number - (RO  )    " end="11" id="RTL" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="Major Revision Number - (RO  )    " end="8" id="MAJOR" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="Indicates a special version of the module. May not be  supported  by standard software - (RO  )    " end="6" id="CUSTOM" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Minor revision number. - (RO  )    " end="0" id="MINOR" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="DCCCNTSEED0" description="         Seed value for the counter attached to  clock source 0    " id="DCCCNTSEED0" offset="0x8" width="32">
    
  <bitfield begin="31" description="Reserved" end="20" id="NU3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="The seed value for Counter 0. The seed value that gets  loaded into counter 0 (clock  source 0)     " end="0" id="COUNTSEED0" rwaccess="RW" width="20"></bitfield>
  </register>
  
  
  <register acronym="DCCVALIDSEED0" description="         Seed value for the timeout counter  attached to clock source 0    " id="DCCVALIDSEED0" offset="0xC" width="32">
    
  <bitfield begin="31" description="Reserved" end="16" id="NU4" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="The seed value for Valid Duration Counter 0.The seed value  that gets loaded into the valid duration counter for clock  source 0    " end="0" id="VALIDSEED0" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="DCCCNTSEED1" description="         Seed value for the counter attached to  clock source 1    " id="DCCCNTSEED1" offset="0x10" width="32">
    
  <bitfield begin="31" description="Reserved" end="20" id="NU5" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="The seed value for Counter 1. The seed value that gets  loaded into counter 1 (clock  source 1     " end="0" id="COUNTSEED1" rwaccess="RW" width="20"></bitfield>
  </register>
  
  
  <register acronym="DCCSTAT" description="         Contains the error &amp; done flag bit    " id="DCCSTAT" offset="0x14" width="32">
    
  <bitfield begin="31" description="Reserved" end="2" id="NU6" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description="Indicates whether or not an done has occured. Writing a 1 to this bit clears  the flag.     " end="1" id="DONE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Indicates whether or not an error has occured. Writing a 1 to this bit clears  the flag.     " end="0" id="ERR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DCCCNT0" description="         Value of the counter attached to clock  source 0    " id="DCCCNT0" offset="0x18" width="32">
    
  <bitfield begin="31" description=" Reserved" end="20" id="NU7" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="This field contains the current value of counter 0. - (RO   )   " end="0" id="COUNT0" rwaccess="R" width="20"></bitfield>
  </register>
  
  
  <register acronym="DCCVALID0" description="         Value of the valid counter attached to  clock source 0    " id="DCCVALID0" offset="0x1C" width="32">
    
  <bitfield begin="31" description="Reserved" end="16" id="NU8" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="This field contains the current value of valid counter 0. -  (RO  )   " end="0" id="VALID0" rwaccess="R" width="16"></bitfield>
  </register>
  
  
  <register acronym="DCCCNT1" description="         Value of the counter attached to clock  source 1    " id="DCCCNT1" offset="0x20" width="32">
    
  <bitfield begin="31" description=" Reserved" end="20" id="NU9" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="This field contains the current value of counter 1. - (RO   )   " end="0" id="COUNT1" rwaccess="R" width="20"></bitfield>
  </register>
  
  
  <register acronym="DCCCLKSSRC1" description="         Clock source1 selection control    " id="DCCCLKSSRC1" offset="0x24" width="32">
    
  <bitfield begin="31" description=" Reserved" end="16" id="NU11" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="Key Programing (1010 is the KEY Value)" end="12" id="KEY_B4" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Reserved" end="4" id="NU10" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="3" description="RCOSC                                            Input1_clksrc[10] CANFD_GCM                                         Input1_clksrc[9] APPSS_GCM                                         Input1_clksrc[8] OSC_CLK                                             Input1_clksrc[7] LIN_CLK                                               Input1_clksrc[6] MDLL_CLK                                                    Input1_clksrc[5] SYNTH_CLK                                         Input1_clksrc[4] RAMPGEN/DFE CLK                                     Input1_clksrc[3] GPADC CLK                                                  Input1_clksrc[2] FECSS_GCM                                         Input1_clksrc[1] fast_clk(muxed apll and pll_dig_clk )(root mux)  Input1_clksrc[0] " end="0" id="CLK_SRC1" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="DCCCLKSSRC0" description="         Clock source0 selection control    " id="DCCCLKSSRC0" offset="0x28" width="32">
    
  <bitfield begin="31" description="Reserved" end="16" id="NU13" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="Key Programing (1010 is the KEY Value)" end="12" id="KEY_B4" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Reserved" end="4" id="NU12" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="3" description="APLL clock 400MHz         Input0_clksrc[2] PLL_DIG clock 400MHz Input0_clksrc[1] OSC_CLK                      Input0_clksrc[0] " end="0" id="CLK_SRC0" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="DCCGCTRL2" description="Global control register 2" id="DCCGCTRL2" offset="0x30" width="32">
    
  <bitfield begin="31" description="" end="12" id="NU13" rwaccess="R" width="20"></bitfield>
    
  <bitfield begin="11" description="FIFO update on Non-Error Enables/disables FIFO writes without the error event on completion of comparison window.    0101: Counter values are captured to non-full FIFO only upon Error event   Others: Write counter values to non-full FIFO upon completion of comparison window regardless of error or not.  Note this setting is applicable only in Continuous mode; in single shot mode FIFO captures counts only on Error. Note: The user should write 1010 to these enable fields to enable each feature to avoid single soft errors." end="8" id="FIFO_NONERR" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="FIFO Read Enable Enables the counter read registers reflect FIFO output instead of live counter value.    0101: Counter value is read directly.   Others:  FIFO output is read Note: The user should write 1010 to these enable fields to enable each feature to avoid single soft errors." end="4" id="FIFO_READ" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="Continue on Error enable Continues to next window of comparison despite the error condition.   0101: Comparison and counter reload is stopped from advancing if error is detected.    Others: Counters get reloaded with seed and continue counting despite the error condition.  Note: The user should write 1010 to these enable fields to enable each feature to avoid single soft errors." end="0" id="CONT_ON_ERR" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="DCCSTATUS2" description="FIFO status register" id="DCCSTATUS2" offset="0x34" width="32">
    
  <bitfield begin="31" description="Reserved" end="6" id="NU14" rwaccess="R" width="26"></bitfield>
    
  <bitfield begin="5" description="Count1 FIFO Full Indicates whether Count1 FIFO is Full.   0: Count1 FIFO is not Full   1: Count1 FIFO is Full." end="5" id="COUNT1_FIFO_FULL" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="Valid0 FIFO Full Indicates whether Valid0 FIFO is Full.    0: Valid0 FIFO is not Full   1: Valid0 FIFO is Full." end="4" id="VALID0_FIFO_FULL" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="Count0 FIFO Full Indicates whether Count0 FIFO is Full.    0: Count0 FIFO is not Full   1: Count0 FIFO is Full." end="3" id="COUNT0_FIFO_FULL" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="Count1 FIFO Empty Indicates whether Count1 FIFO is Empty.   0: Count1 FIFO is not empty   1: Count1 FIFO is empty." end="2" id="COUNT1_FIFO_EMPTY" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Valid0 FIFO Empty Indicates whether Valid0 FIFO is Empty.    0: Valid0 FIFO is not empty   1: Valid0 FIFO is empty." end="1" id="VALID0_FIFO_EMPTY" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="Count0 FIFO Empty Indicates whether Count0 FIFO is Empty.    0: Count0 FIFO is not empty   1: Count0 FIFO is empty." end="0" id="COUNT0_FIFO_EMPTY" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="DCCERRCNT" description="Error count register" id="DCCERRCNT" offset="0x38" width="32">
    
  <bitfield begin="31" description="Reserved" end="10" id="NU15" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="9" description="Counts the number of errors after the last write to this register or reset.  If reached terminal count the count freezes. User needs to clear it." end="0" id="ERRCNT" rwaccess="RW" width="10"></bitfield>
  </register>
</module>
