[{"DBLP title": "An Optimized Hardware Architecture of a Multivariate Gaussian Random Number Generator.", "DBLP authors": ["Chalermpol Saiprasert", "Christos-Savvas Bouganis", "George A. Constantinides"], "year": 2010, "doi": "https://doi.org/10.1145/1857927.1857929", "OA papers": [{"PaperId": "https://openalex.org/W1976797375", "PaperTitle": "An Optimized Hardware Architecture of a Multivariate Gaussian Random Number Generator", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Chalermpol Saiprasert", "Christos-Savvas Bouganis", "George A. Constantinides"]}]}, {"DBLP title": "Efficient Heterogeneous Architecture Floorplan Optimization using Analytical Methods.", "DBLP authors": ["Asma Kahoul", "Alastair M. Smith", "George A. Constantinides", "Peter Y. K. Cheung"], "year": 2010, "doi": "https://doi.org/10.1145/1857927.1857930", "OA papers": [{"PaperId": "https://openalex.org/W1986707531", "PaperTitle": "Efficient Heterogeneous Architecture Floorplan Optimization using Analytical Methods", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Imperial College London": 4.0}, "Authors": ["Asma Kahoul", "Alastair Smith", "George A. Constantinides", "Peter Y. K. Cheung"]}]}, {"DBLP title": "Design Assurance Strategy and Toolset for Partially Reconfigurable FPGA Systems.", "DBLP authors": ["Krzysztof Kepa", "Fearghal Morgan", "Krzysztof Kosciuszkiewicz", "Lars Braun", "Michael H\u00fcbner", "J\u00fcrgen Becker"], "year": 2010, "doi": "https://doi.org/10.1145/1857927.1857931", "OA papers": [{"PaperId": "https://openalex.org/W2024402038", "PaperTitle": "Design Assurance Strategy and Toolset for Partially Reconfigurable FPGA Systems", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National University of Ireland": 3.0, "Karlsruhe Institute of Technology": 3.0}, "Authors": ["Katarzyna K\u0119pa", "Frank Morgan", "K. Ko\u015bciuszkiewicz", "Lundy Braun", "Martin H\u00fcbner", "J. A. Becker"]}]}, {"DBLP title": "A Variable-Grain Logic Cell and Routing Architecture for a Reconfigurable IP Core.", "DBLP authors": ["Kazuki Inoue", "Qian Zhao", "Yasuhiro Okamoto", "Hiroki Yosho", "Motoki Amagasaki", "Masahiro Iida", "Toshinori Sueyoshi"], "year": 2010, "doi": "https://doi.org/10.1145/1857927.1857932", "OA papers": [{"PaperId": "https://openalex.org/W2067228559", "PaperTitle": "A Variable-Grain Logic Cell and Routing Architecture for a Reconfigurable IP Core", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kumamoto Univ": 7.0}, "Authors": ["Kazuki Inoue", "Qian Zhao", "Yasuhiro Okamoto", "Hiroki Yosho", "Motoki Amagasaki", "Masahiro Iida", "Toshinori Sueyoshi"]}]}, {"DBLP title": "Optimized System-on-Chip Integration of a Programmable ECC Coprocessor.", "DBLP authors": ["Xu Guo", "Patrick Schaumont"], "year": 2010, "doi": "https://doi.org/10.1145/1857927.1857933", "OA papers": [{"PaperId": "https://openalex.org/W2093198099", "PaperTitle": "Optimized System-on-Chip Integration of a Programmable ECC Coprocessor", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Xu Guo", "Patrick Schaumont"]}]}, {"DBLP title": "A New Timing Driven Placement Algorithm for Dependable Circuits on SRAM-based FPGAs.", "DBLP authors": ["Luca Sterpone"], "year": 2010, "doi": "https://doi.org/10.1145/1857927.1857934", "OA papers": [{"PaperId": "https://openalex.org/W2121314934", "PaperTitle": "A New Timing Driven Placement Algorithm for Dependable Circuits on SRAM-based FPGAs", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Polytechnic University of Turin": 1.0}, "Authors": ["Luca Sterpone"]}]}, {"DBLP title": "Exploiting Self-Reconfiguration Capability to Improve SRAM-based FPGA Robustness in Space and Avionics Applications.", "DBLP authors": ["Marco Lanuzza", "Paolo Zicari", "Fabio Frustaci", "Stefania Perri", "Pasquale Corsonello"], "year": 2010, "doi": "https://doi.org/10.1145/1857927.1857935", "OA papers": [{"PaperId": "https://openalex.org/W2085589133", "PaperTitle": "Exploiting Self-Reconfiguration Capability to Improve SRAM-based FPGA Robustness in Space and Avionics Applications", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Calabria": 5.0}, "Authors": ["Marco Lanuzza", "Paolo Zicari", "Fabio Frustaci", "Stefania Perri", "Pasquale Corsonello"]}]}, {"DBLP title": "Scheduling and Placement of Hardware/Software Real-Time Relocatable Tasks in Dynamically Partially Reconfigurable Systems.", "DBLP authors": ["Pao-Ann Hsiung", "Chun-Hsian Huang", "Jih-Sheng Shen", "Cheng-Chi Chiang"], "year": 2010, "doi": "https://doi.org/10.1145/1857927.1857936", "OA papers": [{"PaperId": "https://openalex.org/W2084112981", "PaperTitle": "Scheduling and Placement of Hardware/Software Real-Time Relocatable Tasks in Dynamically Partially Reconfigurable Systems", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Chung Cheng University": 4.0}, "Authors": ["Pao-Ann Hsiung", "Chun-Hsian Huang", "Jih-Sheng Shen", "Chen-Chi Chiang"]}]}, {"DBLP title": "An Approach for Solving Large SAT Problems on FPGA.", "DBLP authors": ["Kenji Kanazawa", "Tsutomu Maruyama"], "year": 2010, "doi": "https://doi.org/10.1145/1857927.1857937", "OA papers": [{"PaperId": "https://openalex.org/W2085156669", "PaperTitle": "An Approach for Solving Large SAT Problems on FPGA", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Tsukuba": 2.0}, "Authors": ["Kenji Kanazawa", "Tsutomu Maruyama"]}]}, {"DBLP title": "Evaluation of Random Delay Insertion against DPA on FPGAs.", "DBLP authors": ["Yingxi Lu", "M\u00e1ire O'Neill", "John V. McCanny"], "year": 2010, "doi": "https://doi.org/10.1145/1857927.1857938", "OA papers": [{"PaperId": "https://openalex.org/W1965436647", "PaperTitle": "Evaluation of Random Delay Insertion against DPA on FPGAs", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Queen's University Belfast": 3.0}, "Authors": ["Yingxi Lu", "Michael O'Neill", "John V. McCanny"]}]}, {"DBLP title": "A High Throughput FPGA-Based Floating Point Conjugate Gradient Implementation for Dense Matrices.", "DBLP authors": ["Antonio Roldao Lopes", "George A. Constantinides"], "year": 2010, "doi": "https://doi.org/10.1145/1661438.1661439", "OA papers": [{"PaperId": "https://openalex.org/W2077428505", "PaperTitle": "A High Throughput FPGA-Based Floating Point Conjugate Gradient Implementation for Dense Matrices", "Year": 2010, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["Antonio Roldao", "George A. Constantinides"]}]}, {"DBLP title": "Sparse Matrix-Vector Multiplication on a Reconfigurable Supercomputer with Application.", "DBLP authors": ["David DuBois", "Andrew DuBois", "Thomas Boorman", "Carolyn Connor Davenport", "Steve Poole"], "year": 2010, "doi": "https://doi.org/10.1145/1661438.1661440", "OA papers": [{"PaperId": "https://openalex.org/W2007606233", "PaperTitle": "Sparse Matrix-Vector Multiplication on a Reconfigurable Supercomputer with Application", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Los Alamos National Laboratory": 4.0, "Oak Ridge National Laboratory": 1.0}, "Authors": ["David Dubois", "Andrew J. DuBois", "Thomas Boorman", "Carolyn Connor", "Steve Poole"]}]}, {"DBLP title": "DSPs, BRAMs, and a Pinch of Logic: Extended Recipes for AES on FPGAs.", "DBLP authors": ["Saar Drimer", "Tim G\u00fcneysu", "Christof Paar"], "year": 2010, "doi": "https://doi.org/10.1145/1661438.1661441", "OA papers": [{"PaperId": "https://openalex.org/W2061908058", "PaperTitle": "DSPs, BRAMs, and a Pinch of Logic", "Year": 2010, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"University of Cambridge": 1.0, "Ruhr- University": 2.0}, "Authors": ["Saar Drimer", "Tim G\u00fcneysu", "Christof Paar"]}]}, {"DBLP title": "Configuration Merging in Point-to-Point Networks for Module-Based FPGA Reconfiguration.", "DBLP authors": ["Shannon Koh", "Oliver Diessel"], "year": 2010, "doi": "https://doi.org/10.1145/1661438.1661442", "OA papers": [{"PaperId": "https://openalex.org/W2043268824", "PaperTitle": "Configuration Merging in Point-to-Point Networks for Module-Based FPGA Reconfiguration", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"UNSW Sydney": 2.0}, "Authors": ["Shannon Koh", "Oliver Diessel"]}]}, {"DBLP title": "Performance Analysis Framework for High-Level Language Applications in Reconfigurable Computing.", "DBLP authors": ["John Curreri", "Seth Koehler", "Alan D. George", "Brian Holland", "Rafael Garc\u00eda"], "year": 2010, "doi": "https://doi.org/10.1145/1661438.1661443", "OA papers": [{"PaperId": "https://openalex.org/W2054414374", "PaperTitle": "Performance Analysis Framework for High-Level Language Applications in Reconfigurable Computing", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Florida": 5.0}, "Authors": ["John Curreri", "Seth D. Koehler", "Alan D. George", "Brian T. Holland", "Rafael Galindo Garcia"]}]}, {"DBLP title": "A Comparison Study on Implementing Optical Flow and Digital Communications on FPGAs and GPUs.", "DBLP authors": ["John Bodily", "Brent E. Nelson", "Zhaoyi Wei", "Dah-Jye Lee", "Jeff Chase"], "year": 2010, "doi": "https://doi.org/10.1145/1754386.1754387", "OA papers": [{"PaperId": "https://openalex.org/W2024447729", "PaperTitle": "A Comparison Study on Implementing Optical Flow and Digital Communications on FPGAs and GPUs", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Brigham Young University": 5.0}, "Authors": ["John M. Bodily", "Brent D. Nelson", "Zhaoyi Wei", "Dah-Jye Lee", "Jeff Chase"]}]}, {"DBLP title": "Titan-R: A Multigigabit Reconfigurable Combined Compression/Decompression Unit.", "DBLP authors": ["Konstantinos Papadopoulos", "Ioannis Papaefstathiou"], "year": 2010, "doi": "https://doi.org/10.1145/1754386.1754388", "OA papers": [{"PaperId": "https://openalex.org/W2005477835", "PaperTitle": "Titan-R", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Crete": 1.0, "Hella (Germany)": 1.0}, "Authors": ["Konstantinos Papadopoulos", "Ioannis Papaefstathiou"]}]}, {"DBLP title": "SARFUM: Security Architecture for Remote FPGA Update and Monitoring.", "DBLP authors": ["Beno\u00eet Badrignans", "David Champagne", "Reouven Elbaz", "Catherine H. Gebotys", "Lionel Torres"], "year": 2010, "doi": "https://doi.org/10.1145/1754386.1754389", "OA papers": [{"PaperId": "https://openalex.org/W1989678405", "PaperTitle": "SARFUM", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Montpellier": 2.0, "Princeton University": 1.0, "INTEL Corporation#TAB#": 1.0, "University of Waterloo": 1.0}, "Authors": ["Benoit Badrignans", "David Champagne", "Reouven Elbaz", "Catherine H. Gebotys", "Lionel Torres"]}]}, {"DBLP title": "Improving the Robustness of Ring Oscillator TRNGs.", "DBLP authors": ["Sang-Kyung Yoo", "Deniz Karakoyunlu", "Berk Birand", "Berk Sunar"], "year": 2010, "doi": "https://doi.org/10.1145/1754386.1754390", "OA papers": [{"PaperId": "https://openalex.org/W2073766244", "PaperTitle": "Improving the Robustness of Ring Oscillator TRNGs", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"The Attached Institute of ETRI,": 1.0, "Worcester Polytechnic Institute": 3.0}, "Authors": ["Sang-Kyung Yoo", "Deniz Karakoyunlu", "Berk Birand", "Berk Sunar"]}]}, {"DBLP title": "Security Primitives for Reconfigurable Hardware-Based Systems.", "DBLP authors": ["Ted Huffmire", "Timothy E. Levin", "Thuy D. Nguyen", "Cynthia E. Irvine", "Brett Brotherton", "Gang Wang", "Timothy Sherwood", "Ryan Kastner"], "year": 2010, "doi": "https://doi.org/10.1145/1754386.1754391", "OA papers": [{"PaperId": "https://openalex.org/W2002826523", "PaperTitle": "Security Primitives for Reconfigurable Hardware-Based Systems", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Naval Postgraduate School": 4.0, "Special Technologies Laboratory": 1.0, "Intuit (United States)": 1.0, "University of California, Santa Barbara": 1.0, "University of California\u2014San Diego": 1.0}, "Authors": ["Ted Huffmire", "Timothy E. Levin", "Thuy D. Nguyen", "Cynthia E. Irvine", "Brett Brotherton", "Gang Wang", "Timothy Sherwood", "Ryan Kastner"]}]}, {"DBLP title": "Fast, Efficient Floating-Point Adders and Multipliers for FPGAs.", "DBLP authors": ["K. Scott Hemmert", "Keith D. Underwood"], "year": 2010, "doi": "https://doi.org/10.1145/1839480.1839481", "OA papers": [{"PaperId": "https://openalex.org/W2087898301", "PaperTitle": "Fast, Efficient Floating-Point Adders and Multipliers for FPGAs", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Sandia National Laboratories": 1.0, "INTEL Corporation#TAB#": 1.0}, "Authors": ["Karl Scott Hemmert", "Keith D. Underwood"]}]}, {"DBLP title": "Implementation Approaches Trade-Offs for WiMax OFDM Functions on Reconfigurable Platforms.", "DBLP authors": ["Ahmad Sghaier", "Shawki Areibi", "Robert D. Dony"], "year": 2010, "doi": "https://doi.org/10.1145/1839480.1839482", "OA papers": [{"PaperId": "https://openalex.org/W2031152040", "PaperTitle": "Implementation Approaches Trade-Offs for WiMax OFDM Functions on Reconfigurable Platforms", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Guelph": 3.0}, "Authors": ["A. Sghaier", "Shawki Areibi", "R.D. Dony"]}]}, {"DBLP title": "An Automated Flow for Arithmetic Component Generation in Field-Programmable Gate Arrays.", "DBLP authors": ["Alastair M. Smith", "George A. Constantinides", "Peter Y. K. Cheung"], "year": 2010, "doi": "https://doi.org/10.1145/1839480.1839483", "OA papers": [{"PaperId": "https://openalex.org/W2141915750", "PaperTitle": "An Automated Flow for Arithmetic Component Generation in Field-Programmable Gate Arrays", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Alastair Smith", "George A. Constantinides", "Peter Y. K. Cheung"]}]}, {"DBLP title": "Hardware-Accelerated RNA Secondary-Structure Alignment.", "DBLP authors": ["James Moscola", "Ron K. Cytron", "Young H. Cho"], "year": 2010, "doi": "https://doi.org/10.1145/1839480.1839484", "OA papers": [{"PaperId": "https://openalex.org/W2054926865", "PaperTitle": "Hardware-Accelerated RNA Secondary-Structure Alignment", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Washington University,": 2.0, "Southern California University for Professional Studies": 0.5, "University of Southern California": 0.5}, "Authors": ["James Moscola", "Ron K. Cytron", "Young Min Cho"]}]}, {"DBLP title": "Reducing Memory Constraints in Modulo Scheduling Synthesis for FPGAs.", "DBLP authors": ["Yosi Ben-Asher", "Danny Meisler", "Nadav Rotem"], "year": 2010, "doi": "https://doi.org/10.1145/1839480.1839485", "OA papers": [{"PaperId": "https://openalex.org/W2075198393", "PaperTitle": "Reducing Memory Constraints in Modulo Scheduling Synthesis for FPGAs", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Haifa": 3.0}, "Authors": ["Yosi Ben-Asher", "Danny Meisler", "Nadav Rotem"]}]}, {"DBLP title": "VFloat: A Variable Precision Fixed- and Floating-Point Library for Reconfigurable Hardware.", "DBLP authors": ["Xiaojun Wang", "Miriam Leeser"], "year": 2010, "doi": "https://doi.org/10.1145/1839480.1839486", "OA papers": [{"PaperId": "https://openalex.org/W2032195315", "PaperTitle": "VFloat", "Year": 2010, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"AMD": 1.0, "Universidad del Noreste": 1.0}, "Authors": ["Xiaojun Wang", "Miriam Leeser"]}]}, {"DBLP title": "Runtime Reconfiguration of Multiprocessors Based on Compile-Time Analysis.", "DBLP authors": ["Madhura Purnaprajna", "Mario Porrmann", "Ulrich R\u00fcckert", "Michael Hussmann", "Michael Thies", "Uwe Kastens"], "year": 2010, "doi": "https://doi.org/10.1145/1839480.1839487", "OA papers": [{"PaperId": "https://openalex.org/W2019654652", "PaperTitle": "Runtime Reconfiguration of Multiprocessors Based on Compile-Time Analysis", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Heinz Nixdorf Stiftung": 3.0, "Paderborn University": 3.0}, "Authors": ["Madhura Purnaprajna", "Mario Porrmann", "Ulrich Rueckert", "Michael Hussmann", "Michael F. Thies", "Uwe Kastens"]}]}, {"DBLP title": "Bandwidth Management in Application Mapping for Dynamically Reconfigurable Architectures.", "DBLP authors": ["Sudarshan Banerjee", "Elaheh Bozorgzadeh", "Juanjo Noguera", "Nikil D. Dutt"], "year": 2010, "doi": "https://doi.org/10.1145/1839480.1839488", "OA papers": [{"PaperId": "https://openalex.org/W1990231588", "PaperTitle": "Bandwidth Management in Application Mapping for Dynamically Reconfigurable Architectures", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Irvine": 3.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0}, "Authors": ["Sudarshan Banerjee", "Elaheh Bozorgzadeh", "Juanjo Noguera", "Nikil Dutt"]}]}, {"DBLP title": "Characterization of Fixed and Reconfigurable Multi-Core Devices for Application Acceleration.", "DBLP authors": ["Jason Williams", "Chris Massie", "Alan D. George", "Justin Richardson", "Kunal Gosrani", "Herman Lam"], "year": 2010, "doi": "https://doi.org/10.1145/1862648.1862649", "OA papers": [{"PaperId": "https://openalex.org/W2076186064", "PaperTitle": "Characterization of Fixed and Reconfigurable Multi-Core Devices for Application Acceleration", "Year": 2010, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"NSF Center for High-Performance Reconfigurable Computing (CHREC), University of Florida": 6.0}, "Authors": ["Jason D. Williams", "Chris Massie", "Alan D. George", "Justin B. Richardson", "Kunal Gosrani", "Herman Lam"]}]}, {"DBLP title": "Reconfiguration and Communication-Aware Task Scheduling for High-Performance Reconfigurable Computing.", "DBLP authors": ["Miaoqing Huang", "Vikram K. Narayana", "Harald Simmler", "Olivier Serres", "Tarek A. El-Ghazawi"], "year": 2010, "doi": "https://doi.org/10.1145/1862648.1862650", "OA papers": [{"PaperId": "https://openalex.org/W2058480247", "PaperTitle": "Reconfiguration and Communication-Aware Task Scheduling for High-Performance Reconfigurable Computing", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"George Washington University": 5.0}, "Authors": ["Miaoqing Huang", "Vikram K. Narayana", "H. Simmler", "Olivier Serres", "Tarek El-Ghazawi"]}]}, {"DBLP title": "FPGA-Array with Bandwidth-Reduction Mechanism for Scalable and Power-Efficient Numerical Simulations Based on Finite Difference Methods.", "DBLP authors": ["Kentaro Sano", "Luzhou Wang", "Yoshiaki Hatsuda", "Takanori Iizuka", "Satoru Yamamoto"], "year": 2010, "doi": "https://doi.org/10.1145/1862648.1862651", "OA papers": [{"PaperId": "https://openalex.org/W1989336131", "PaperTitle": "FPGA-Array with Bandwidth-Reduction Mechanism for Scalable and Power-Efficient Numerical Simulations Based on Finite Difference Methods", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Tohoku University": 5.0}, "Authors": ["Kentaro Sano", "Wang Luzhou", "Yoshiaki Hatsuda", "Takanori Iizuka", "Satoru Yamamoto"]}]}, {"DBLP title": "MPI as a Programming Model for High-Performance Reconfigurable Computers.", "DBLP authors": ["Manuel Salda\u00f1a", "Arun Patel", "Christopher A. Madill", "Daniel Nunes", "Danyao Wang", "Paul Chow", "Ralph Wittig", "Henry Styles", "Andrew Putnam"], "year": 2010, "doi": "https://doi.org/10.1145/1862648.1862652", "OA papers": [{"PaperId": "https://openalex.org/W1982516565", "PaperTitle": "MPI as a Programming Model for High-Performance Reconfigurable Computers", "Year": 2010, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Arches Computing Systems": 2.0, "University of Toronto": 4.0, "Xilinx (United States)": 3.0}, "Authors": ["Manuel Salda\u00f1a", "Arun Bhai Patel", "Christopher A. Madill", "Daniel Holthausen Nunes", "Danyao Wang", "Paul Chow", "Ralph D. Wittig", "Henry E. Styles", "Andrew J. Putnam"]}]}, {"DBLP title": "Molecular Dynamics Simulations on High-Performance Reconfigurable Computing Systems.", "DBLP authors": ["Matt Chiu", "Martin C. Herbordt"], "year": 2010, "doi": "https://doi.org/10.1145/1862648.1862653", "OA papers": [{"PaperId": "https://openalex.org/W2086364561", "PaperTitle": "Molecular Dynamics Simulations on High-Performance Reconfigurable Computing Systems", "Year": 2010, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"Boston University": 2.0}, "Authors": ["Matt Chiu", "Martin C. Herbordt"]}]}, {"DBLP title": "Placement and Floorplanning in Dynamically Reconfigurable FPGAs.", "DBLP authors": ["Alessio Montone", "Marco D. Santambrogio", "Donatella Sciuto", "Seda Ogrenci Memik"], "year": 2010, "doi": "https://doi.org/10.1145/1862648.1862654", "OA papers": [{"PaperId": "https://openalex.org/W2070215512", "PaperTitle": "Placement and Floorplanning in Dynamically Reconfigurable FPGAs", "Year": 2010, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Massachusetts Institute of Technology": 1.0, "Northwestern University": 1.0}, "Authors": ["Alessio Montone", "Marco D. Santambrogio", "Donatella Sciuto", "Gokhan Memik"]}]}, {"DBLP title": "A Simulation Framework for Rapid Analysis of Reconfigurable Computing Systems.", "DBLP authors": ["Casey Reardon", "Eric Grobelny", "Alan D. George", "Gongyu Wang"], "year": 2010, "doi": "https://doi.org/10.1145/1862648.1862655", "OA papers": [{"PaperId": "https://openalex.org/W2049644798", "PaperTitle": "A Simulation Framework for Rapid Analysis of Reconfigurable Computing Systems", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"NSF Center for High-Performance Reconfigurable Computing (CHREC), University of Florida": 4.0}, "Authors": ["Casey Reardon", "Eric Grobelny", "Alan D. George", "Gongyu Wang"]}]}, {"DBLP title": "High-Performance Quasi-Monte Carlo Financial Simulation: FPGA vs. GPP vs. GPU.", "DBLP authors": ["Xiang Tian", "Khaled Benkrid"], "year": 2010, "doi": "https://doi.org/10.1145/1862648.1862656", "OA papers": [{"PaperId": "https://openalex.org/W2030005191", "PaperTitle": "High-Performance Quasi-Monte Carlo Financial Simulation", "Year": 2010, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"University of Edinburgh": 2.0}, "Authors": ["Xiang Tian", "Khaled Benkrid"]}]}]