# do stripes_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /home/staylor/altera/12.1sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/staylor/altera/12.1sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+/home/staylor/spring14/video {/home/staylor/spring14/video/stripes.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module stripes
# 
# Top level modules:
# 	stripes
# 
vsim -voptargs=+acc work.stripes
# vsim -voptargs=+acc work.stripes 
# Loading sv_std.std
# Loading work.stripes
