{
  "prompts": [
    "FSM recognize 101 in Verilog",
    "Recognize 101 with FSM in Verilog",
    "FSM to recognize '101' in Verilog",
    "Design a sequence detector FSM for pattern 101 in Verilog",
    "Verilog code for detecting binary sequence 101 using a state machine",
    "Implement a finite state machine that outputs high on detecting 101 in Verilog",
    "Verilog module that recognizes the input pattern 1-0-1 using FSM"
  ],
  "tags": {
    "difficulty": "advanced",
    "topic": "behavioral modeling"
  }
}