package costmodel

import (
	"testing"

	"github.com/opencost/opencost/pkg/util"
)

func TestScaleHourlyCostData(t *testing.T) {
	costData := map[string]*CostData{}

	start := 1570000000
	oneHour := 60 * 60

	generateVectorSeries := func(start, count, interval int, value float64) []*util.Vector {
		vs := []*util.Vector{}
		for i := 0; i < count; i++ {
			v := &util.Vector{
				Timestamp: float64(start + (i * oneHour)),
				Value:     value,
			}
			vs = append(vs, v)
		}
		return vs
	}

	costData["default"] = &CostData{
		RAMReq:        generateVectorSeries(start, 100, oneHour, 1.0),
		RAMUsed:       generateVectorSeries(start, 0, oneHour, 1.0),
		RAMAllocation: generateVectorSeries(start, 100, oneHour, 107.226),
		CPUReq:        generateVectorSeries(start, 100, oneHour, 0.00317),
		CPUUsed:       generateVectorSeries(start, 95, oneHour, 1.0),
		CPUAllocation: generateVectorSeries(start, 2, oneHour, 123.456),
		PVCData: []*PersistentVolumeClaimData{
			{Values: generateVectorSeries(start, 100, oneHour, 1.34)},
		},
	}

	compressedData := ScaleHourlyCostData(costData, 10)

	act, ok := compressedData["default"]
	if !ok {
		t.Errorf("compressed data should have key \"default\"")
	}

	// RAMReq
	if len(act.RAMReq) != 10 {
		t.Errorf("expected RAMReq to have length %d, was actually %d", 10, len(act.RAMReq))
	}
	for _, val := range act.RAMReq {
		if val.Value != 10.0 {
			t.Errorf("expected each RAMReq Vector to have Value %f, was actually %f", 10.0, val.Value)
		}
	}

	// RAMUsed
	if len(act.RAMUsed) != 0 {
		t.Errorf("expected RAMUsed to have length %d, was actually %d", 0, len(act.RAMUsed))
	}

	// RAMAllocation
	if len(act.RAMAllocation) != 10 {
		t.Errorf("expected RAMAllocation to have length %d, was actually %d", 10, len(act.RAMAllocation))
	}
	for _, val := range act.RAMAllocation {
		if val.Value != 1072.26 {
			t.Errorf("expected each RAMAllocation Vector to have Value %f, was actually %f", 1072.26, val.Value)
		}
	}

	// CPUReq
	if len(act.CPUReq) != 10 {
		t.Errorf("expected CPUReq to have length %d, was actually %d", 10, len(act.CPUReq))
	}
	for _, val := range act.CPUReq {
		if val.Value != 0.0317 {
			t.Errorf("expected each CPUReq Vector to have Value %f, was actually %f", 0.0317, val.Value)
		}
	}

	// CPUUsed
	if len(act.CPUUsed) != 10 {
		t.Errorf("expected CPUUsed to have length %d, was actually %d", 10, len(act.CPUUsed))
	}
	for _, val := range act.CPUUsed[:len(act.CPUUsed)-1] {
		if val.Value != 10.0 {
			t.Errorf("expected each CPUUsed Vector to have Value %f, was actually %f", 10.0, val.Value)
		}
	}
	if act.CPUUsed[len(act.CPUUsed)-1].Value != 5.0 {
		t.Errorf("expected each CPUUsed Vector to have Value %f, was actually %f", 5.0, act.CPUUsed[len(act.CPUUsed)-1].Value)
	}

	// CPUAllocation
	if len(act.CPUAllocation) != 1 {
		t.Errorf("expected CPUAllocation to have length %d, was actually %d", 1, len(act.CPUAllocation))
	}
	if act.CPUAllocation[0].Value != 246.912 {
		t.Errorf("expected each CPUAllocation Vector to have Value %f, was actually %f", 246.912, act.CPUAllocation[len(act.CPUAllocation)-1].Value)
	}

	// PVCData
	if len(act.PVCData[0].Values) != 10 {
		t.Errorf("expected PVCData[0] to have length %d, was actually %d", 10, len(act.PVCData[0].Values))
	}
	for _, val := range act.PVCData[0].Values {
		if val.Value != 13.4 {
			t.Errorf("expected each PVCData[0] Vector to have Value %f, was actually %f", 13.4, val.Value)
		}
	}

	costData["default"] = &CostData{
		RAMReq:        generateVectorSeries(start, 100, oneHour, 1.0),
		RAMUsed:       generateVectorSeries(start, 0, oneHour, 1.0),
		RAMAllocation: generateVectorSeries(start, 100, oneHour, 107.226),
		CPUReq:        generateVectorSeries(start, 100, oneHour, 0.00317),
		CPUUsed:       generateVectorSeries(start, 95, oneHour, 1.0),
		CPUAllocation: generateVectorSeries(start, 2, oneHour, 124.6),
		PVCData: []*PersistentVolumeClaimData{
			{Values: generateVectorSeries(start, 100, oneHour, 1.34)},
		},
	}

	scaledData := ScaleHourlyCostData(costData, 0.1)

	act, ok = scaledData["default"]
	if !ok {
		t.Errorf("scaled data should have key \"default\"")
	}

	// RAMReq
	if len(act.RAMReq) != 100 {
		t.Errorf("expected RAMReq to have length %d, was actually %d", 100, len(act.RAMReq))
	}
	for _, val := range act.RAMReq {
		if val.Value != 0.1 {
			t.Errorf("expected each RAMReq Vector to have Value %f, was actually %f", 0.1, val.Value)
		}
	}

	// RAMUsed
	if len(act.RAMUsed) != 0 {
		t.Errorf("expected RAMUsed to have length %d, was actually %d", 0, len(act.RAMUsed))
	}

	// RAMAllocation
	if len(act.RAMAllocation) != 100 {
		t.Errorf("expected RAMAllocation to have length %d, was actually %d", 100, len(act.RAMAllocation))
	}
	for _, val := range act.RAMAllocation {
		if val.Value != 10.7226 {
			t.Errorf("expected each RAMAllocation Vector to have Value %f, was actually %f", 10.7226, val.Value)
		}
	}

	// CPUReq
	if len(act.CPUReq) != 100 {
		t.Errorf("expected CPUReq to have length %d, was actually %d", 100, len(act.CPUReq))
	}
	for _, val := range act.CPUReq {
		if val.Value != 0.000317 {
			t.Errorf("expected each CPUReq Vector to have Value %f, was actually %f", 0.000317, val.Value)
		}
	}

	// CPUUsed
	if len(act.CPUUsed) != 95 {
		t.Errorf("expected CPUUsed to have length %d, was actually %d", 95, len(act.CPUUsed))
	}
	for _, val := range act.CPUUsed {
		if val.Value != 0.1 {
			t.Errorf("expected each CPUUsed Vector to have Value %f, was actually %f", 0.1, val.Value)
		}
	}

	// CPUAllocation
	if len(act.CPUAllocation) != 2 {
		t.Errorf("expected CPUAllocation to have length %d, was actually %d", 2, len(act.CPUAllocation))
	}
	for _, val := range act.CPUAllocation {
		if val.Value != 12.46 {
			t.Errorf("expected each CPUAllocation Vector to have Value %f, was actually %f", 12.46, val.Value)
		}
	}

	// PVCData
	if len(act.PVCData[0].Values) != 100 {
		t.Errorf("expected PVCData[0] to have length %d, was actually %d", 100, len(act.PVCData[0].Values))
	}
	for _, val := range act.PVCData[0].Values {
		if val.Value != .134 {
			t.Errorf("expected each PVCData[0] Vector to have Value %f, was actually %f", .134, val.Value)
		}
	}
}
