```verilog
module comb_logic(
    input wire x3,
    input wire x2,
    input wire x1,
    output wire f
);

    // Implement the combinational logic using a sum-of-products approach
    assign f = (~x3 & x2 & ~x1) |    // Row 2
               (~x3 & x2 & x1)  |    // Row 3
               (x3 & ~x2 & x1)  |    // Row 5
               (x3 & x2 & x1);       // Row 7

endmodule
```