[2025-09-17 07:54:32] START suite=qualcomm_srv trace=srv368_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv368_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2576803 heartbeat IPC: 3.881 cumulative IPC: 3.881 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4992731 heartbeat IPC: 4.139 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4992731 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4992731 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13101393 heartbeat IPC: 1.233 cumulative IPC: 1.233 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 21283090 heartbeat IPC: 1.222 cumulative IPC: 1.228 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 29434407 heartbeat IPC: 1.227 cumulative IPC: 1.227 (Simulation time: 00 hr 04 min 25 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 37578457 heartbeat IPC: 1.228 cumulative IPC: 1.228 (Simulation time: 00 hr 05 min 25 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 45691815 heartbeat IPC: 1.233 cumulative IPC: 1.229 (Simulation time: 00 hr 06 min 24 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 53873799 heartbeat IPC: 1.222 cumulative IPC: 1.227 (Simulation time: 00 hr 07 min 25 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv368_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 62075296 heartbeat IPC: 1.219 cumulative IPC: 1.226 (Simulation time: 00 hr 08 min 24 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 70248557 heartbeat IPC: 1.224 cumulative IPC: 1.226 (Simulation time: 00 hr 09 min 23 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 78405591 heartbeat IPC: 1.226 cumulative IPC: 1.226 (Simulation time: 00 hr 10 min 23 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 81602860 cumulative IPC: 1.225 (Simulation time: 00 hr 11 min 25 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 81602860 cumulative IPC: 1.225 (Simulation time: 00 hr 11 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv368_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.225 instructions: 100000003 cycles: 81602860
CPU 0 Branch Prediction Accuracy: 92.56% MPKI: 13.2 Average ROB Occupancy at Mispredict: 29.57
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08517
BRANCH_INDIRECT: 0.3699
BRANCH_CONDITIONAL: 11.38
BRANCH_DIRECT_CALL: 0.4182
BRANCH_INDIRECT_CALL: 0.5418
BRANCH_RETURN: 0.4034


====Backend Stall Breakdown====
ROB_STALL: 30
LQ_STALL: 0
SQ_STALL: 38631


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 3

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 30

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 10

cpu0->cpu0_STLB TOTAL        ACCESS:    2102941 HIT:    2102224 MISS:        717 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2102941 HIT:    2102224 MISS:        717 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 120.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9400536 HIT:    8811911 MISS:     588625 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7683243 HIT:    7159392 MISS:     523851 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     576271 HIT:     522804 MISS:      53467 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1139759 HIT:    1129305 MISS:      10454 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1263 HIT:        410 MISS:        853 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.32 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15855409 HIT:    7781216 MISS:    8074193 MSHR_MERGE:    2008118
cpu0->cpu0_L1I LOAD         ACCESS:   15855409 HIT:    7781216 MISS:    8074193 MSHR_MERGE:    2008118
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.01 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30546784 HIT:   26681914 MISS:    3864870 MSHR_MERGE:    1670165
cpu0->cpu0_L1D LOAD         ACCESS:   16688952 HIT:   14593153 MISS:    2095799 MSHR_MERGE:     478632
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13856390 HIT:   12088623 MISS:    1767767 MSHR_MERGE:    1191492
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1442 HIT:        138 MISS:       1304 MSHR_MERGE:         41
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.7 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12992667 HIT:   10719747 MISS:    2272920 MSHR_MERGE:    1148078
cpu0->cpu0_ITLB LOAD         ACCESS:   12992667 HIT:   10719747 MISS:    2272920 MSHR_MERGE:    1148078
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.011 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29032001 HIT:   27747037 MISS:    1284964 MSHR_MERGE:     306865
cpu0->cpu0_DTLB LOAD         ACCESS:   29032001 HIT:   27747037 MISS:    1284964 MSHR_MERGE:     306865
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.089 cycles
cpu0->LLC TOTAL        ACCESS:     678905 HIT:     669337 MISS:       9568 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     523851 HIT:     514505 MISS:       9346 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      53466 HIT:      53466 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     100735 HIT:     100732 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        853 HIT:        634 MISS:        219 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          8
  ROW_BUFFER_MISS:       9557
  AVG DBUS CONGESTED CYCLE: 2.991
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          3
  FULL:          0
Channel 0 REFRESHES ISSUED:       6800

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       525240       521245        61295          649
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           10           65           45           20
  STLB miss resolved @ L2C                0           50          219          176           21
  STLB miss resolved @ LLC                0           41          313          331           65
  STLB miss resolved @ MEM                0            0           74          119          115

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             197181        48069      1585217        68302            2
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           13            2            0
  STLB miss resolved @ L2C                0           11           27           10            0
  STLB miss resolved @ LLC                0            6           26           24            1
  STLB miss resolved @ MEM                0            0            3           11            4
[2025-09-17 08:05:57] END   suite=qualcomm_srv trace=srv368_ap (rc=0)
