Design Entry;HDL Check||(null)||Checking HDL syntax of 'LED_DIMMER_s.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'PF_EVAL_TEST' design rules check succeeded, but with warnings||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||Warning: Floating output pin LED_DIMMER_s_0:LED_DIM||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/PF_EVAL_TEST/pins/LED_DIMMER_s_0:LED_DIM
Design Entry;SmartDesign Check||(null)||Warning: Floating output pin PF_CCC_C0_0:PLL_LOCK_0||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/PF_EVAL_TEST/pins/PF_CCC_C0_0:PLL_LOCK_0
Design Entry;SmartDesign Check||(null)||Warning: Floating output bus pin UART_IO_0:DATA_IN[31:0]||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/PF_EVAL_TEST/pins/UART_IO_0:DATA_IN
Design Entry;SmartDesign Check||(null)||Warning: Floating output bus pin UART_IO_0:ADDRESS_OUT[15:0]||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/PF_EVAL_TEST/pins/UART_IO_0:ADDRESS_OUT
Design Entry;HDL Check||(null)||Checking HDL syntax of 'uart_reader.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'uart_reader.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'uart_reader.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'uart_reader.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'uart_reader.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'IO_registers.vhd'||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'PF_DPSRAM_64x12' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'PF_DPSRAM_64x12' was successfully generated.  ||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'PF_DPSRAM_32x12' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'PF_DPSRAM_32x12' was successfully generated.  ||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'PF_DPSRAM_32x12' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'PF_DPSRAM_32x12' was successfully generated.  ||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'PF_DPSRAM_64x12' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'PF_DPSRAM_64x12' was successfully generated.  ||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'deinterlace_instance_12_fixpt.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'deinterlace_instance_12_fixpt.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:LuSEE_PF_EVAL
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||LuSEE_PF_EVAL_layout_log.log;liberoaction://open_report/file/LuSEE_PF_EVAL_layout_log.log||(null);(null)
HelpInfo,/usr/local/microchip/Libero_SoC_v2022.3/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/usr/local/microchip/Libero_SoC_v2022.3/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_fwft.vhd'.||LuSEE_PF_EVAL.srr(53);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vhdl/core/fifo_pkg.vhd'.||LuSEE_PF_EVAL.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_NstagesSync.vhd'.||LuSEE_PF_EVAL.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_grayToBinConv.vhd'.||LuSEE_PF_EVAL.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.vhd'.||LuSEE_PF_EVAL.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_fwft.vhd'.||LuSEE_PF_EVAL.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_NstagesSync.vhd'.||LuSEE_PF_EVAL.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_grayToBinConv.vhd'.||LuSEE_PF_EVAL.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_LSRAM_top.vhd'.||LuSEE_PF_EVAL.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/spectrometer_fixpt_pkg.vhd'.||LuSEE_PF_EVAL.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/ADS4245_CNTL.vhd'.||LuSEE_PF_EVAL.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/IO_registers.vhd'.||LuSEE_PF_EVAL.srr(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/LED_DIMMER_s.vhd'.||LuSEE_PF_EVAL.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/CORERESET_PF_C0/CORERESET_PF_C0_0/core/corereset_pf.vhd'.||LuSEE_PF_EVAL.srr(66);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'.||LuSEE_PF_EVAL.srr(67);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'.||LuSEE_PF_EVAL.srr(68);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd'.||LuSEE_PF_EVAL.srr(69);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'.||LuSEE_PF_EVAL.srr(70);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd'.||LuSEE_PF_EVAL.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd'.||LuSEE_PF_EVAL.srr(72);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_fwft.vhd'.||LuSEE_PF_EVAL.srr(73);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/73||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_NstagesSync.vhd'.||LuSEE_PF_EVAL.srr(74);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/74||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_grayToBinConv.vhd'.||LuSEE_PF_EVAL.srr(75);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/75||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/UART_FIFO_UART_FIFO_0_LSRAM_top.vhd'.||LuSEE_PF_EVAL.srr(76);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/76||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/LuSEE_Pkg.vhd'.||LuSEE_PF_EVAL.srr(77);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/77||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/average_stage1.vhd'.||LuSEE_PF_EVAL.srr(78);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/78||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/Multiply_generic_32.vhd'.||LuSEE_PF_EVAL.srr(79);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/79||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SimpleDualPortRAM_generic_block.vhd'.||LuSEE_PF_EVAL.srr(80);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/80||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_1.vhd'.||LuSEE_PF_EVAL.srr(81);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/81||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_10.vhd'.||LuSEE_PF_EVAL.srr(82);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/82||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_11.vhd'.||LuSEE_PF_EVAL.srr(83);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/83||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_12.vhd'.||LuSEE_PF_EVAL.srr(84);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/84||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_2.vhd'.||LuSEE_PF_EVAL.srr(85);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/85||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_3.vhd'.||LuSEE_PF_EVAL.srr(86);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/86||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_4.vhd'.||LuSEE_PF_EVAL.srr(87);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/87||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_5.vhd'.||LuSEE_PF_EVAL.srr(88);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/88||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_6.vhd'.||LuSEE_PF_EVAL.srr(89);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/89||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_7.vhd'.||LuSEE_PF_EVAL.srr(90);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/90||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_8.vhd'.||LuSEE_PF_EVAL.srr(91);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/91||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_9.vhd'.||LuSEE_PF_EVAL.srr(92);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/92||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SimpleDualPortRAM_generic.vhd'.||LuSEE_PF_EVAL.srr(93);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/93||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/Multiply_generic.vhd'.||LuSEE_PF_EVAL.srr(94);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/94||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/TWDLROM_11_1_array.vhd'.||LuSEE_PF_EVAL.srr(95);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/95||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_sync_scntr.vhd'.||LuSEE_PF_EVAL.srr(96);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/96||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_sync.vhd'.||LuSEE_PF_EVAL.srr(97);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/97||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'.||LuSEE_PF_EVAL.srr(98);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/98||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd'.||LuSEE_PF_EVAL.srr(99);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/99||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'.||LuSEE_PF_EVAL.srr(100);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/100||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_C0/COREFIFO_C0.vhd'.||LuSEE_PF_EVAL.srr(101);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/101||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_sync_scntr.vhd'.||LuSEE_PF_EVAL.srr(102);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/102||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_sync.vhd'.||LuSEE_PF_EVAL.srr(103);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/103||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'.||LuSEE_PF_EVAL.srr(104);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/104||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd'.||LuSEE_PF_EVAL.srr(105);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/105||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO.vhd'.||LuSEE_PF_EVAL.srr(106);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/106||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer.vhd'.||LuSEE_PF_EVAL.srr(107);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/107||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/ADC_UART_RDOUT.vhd'.||LuSEE_PF_EVAL.srr(108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/108||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/CORERESET_PF_C0/CORERESET_PF_C0.vhd'.||LuSEE_PF_EVAL.srr(109);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/109||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/PF_RESET.vhd.vhd'.||LuSEE_PF_EVAL.srr(110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/110||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'.||LuSEE_PF_EVAL.srr(111);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/111||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREUART_C0/COREUART_C0.vhd'.||LuSEE_PF_EVAL.srr(112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/112||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_sync_scntr.vhd'.||LuSEE_PF_EVAL.srr(113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/113||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_sync.vhd'.||LuSEE_PF_EVAL.srr(114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/114||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'.||LuSEE_PF_EVAL.srr(115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/115||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/UART_FIFO_UART_FIFO_0_ram_wrapper.vhd'.||LuSEE_PF_EVAL.srr(116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/116||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'.||LuSEE_PF_EVAL.srr(117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/117||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/UART_FIFO/UART_FIFO.vhd'.||LuSEE_PF_EVAL.srr(118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/118||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/uart_reader.vhd'.||LuSEE_PF_EVAL.srr(119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/119||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/UART_IO.vhd'.||LuSEE_PF_EVAL.srr(120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/120||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/correlate_fixpt.vhd'.||LuSEE_PF_EVAL.srr(121);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/121||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/deinterlace_instance_12_fixpt.vhd'.||LuSEE_PF_EVAL.srr(122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/122||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator1.vhd'.||LuSEE_PF_EVAL.srr(123);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/123||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF1_1.vhd'.||LuSEE_PF_EVAL.srr(124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/124||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator11.vhd'.||LuSEE_PF_EVAL.srr(125);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/125||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/Complex4Multiply_generic.vhd'.||LuSEE_PF_EVAL.srr(126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/126||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF1_11.vhd'.||LuSEE_PF_EVAL.srr(127);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/127||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator3.vhd'.||LuSEE_PF_EVAL.srr(128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/128||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF1_3.vhd'.||LuSEE_PF_EVAL.srr(129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/129||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator5.vhd'.||LuSEE_PF_EVAL.srr(130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/130||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF1_5.vhd'.||LuSEE_PF_EVAL.srr(131);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/131||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator7.vhd'.||LuSEE_PF_EVAL.srr(132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/132||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF1_7.vhd'.||LuSEE_PF_EVAL.srr(133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/133||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator9.vhd'.||LuSEE_PF_EVAL.srr(134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/134||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF1_9.vhd'.||LuSEE_PF_EVAL.srr(135);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/135||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator10.vhd'.||LuSEE_PF_EVAL.srr(136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/136||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF2_10.vhd'.||LuSEE_PF_EVAL.srr(137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/137||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator12.vhd'.||LuSEE_PF_EVAL.srr(138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/138||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF2_12.vhd'.||LuSEE_PF_EVAL.srr(139);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/139||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator2.vhd'.||LuSEE_PF_EVAL.srr(140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/140||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF2_2.vhd'.||LuSEE_PF_EVAL.srr(141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/141||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator4.vhd'.||LuSEE_PF_EVAL.srr(142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/142||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF2_4.vhd'.||LuSEE_PF_EVAL.srr(143);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/143||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator6.vhd'.||LuSEE_PF_EVAL.srr(144);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/144||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF2_6.vhd'.||LuSEE_PF_EVAL.srr(145);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/145||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator8.vhd'.||LuSEE_PF_EVAL.srr(146);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/146||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF2_8.vhd'.||LuSEE_PF_EVAL.srr(147);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/147||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX2FFT_bitNatural.vhd'.||LuSEE_PF_EVAL.srr(148);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/148||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/TWDLROM_3_1.vhd'.||LuSEE_PF_EVAL.srr(149);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/149||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/TWDLROM_5_1.vhd'.||LuSEE_PF_EVAL.srr(150);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/150||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/TWDLROM_7_1.vhd'.||LuSEE_PF_EVAL.srr(151);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/151||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/TWDLROM_9_1.vhd'.||LuSEE_PF_EVAL.srr(152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/152||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/dsphdl_FFT.vhd'.||LuSEE_PF_EVAL.srr(153);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/153||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/sfft_fixpt.vhd'.||LuSEE_PF_EVAL.srr(154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/154||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/weight_fold_instance_1_fixpt.vhd'.||LuSEE_PF_EVAL.srr(155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/155||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/weight_streamer_fixpt.vhd'.||LuSEE_PF_EVAL.srr(156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/156||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/spectrometer_fixpt.vhd'.||LuSEE_PF_EVAL.srr(157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/157||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/LuSEE_PF_EVAL.vhd'.||LuSEE_PF_EVAL.srr(158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/158||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||LuSEE_PF_EVAL.srr(160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/160||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2022.3/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(199);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/199||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(201);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/201||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(203);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/203||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(205);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/205||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(207);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/207||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(209);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/209||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(211);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/211||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(213);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/213||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(215);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/215||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(217);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/217||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(219);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/219||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(221);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/221||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/223||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(225);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/225||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(227);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/227||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(229);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/229||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(231);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/231||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(233);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/233||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(235);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/235||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(237);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/237||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(239);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/239||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(241);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/241||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(243);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/243||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(245);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/245||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(247);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/247||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(249);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/249||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/251||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(253);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/253||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(255);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/255||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(257);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/257||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(259);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/259||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/261||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/263||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/265||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/267||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/269||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/271||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(273);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/273||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(275);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/275||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/277||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/279||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(281);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/281||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(283);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/283||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(285);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/285||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(287);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/287||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(289);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/289||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(291);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/291||polarfire_syn_comps.v(4253);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4253
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(293);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/293||polarfire_syn_comps.v(4437);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4437
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(295);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/295||polarfire_syn_comps.v(4478);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4478
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(297);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/297||polarfire_syn_comps.v(4504);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4504
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(299);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/299||polarfire_syn_comps.v(4521);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4521
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(301);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/301||polarfire_syn_comps.v(4598);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4598
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/303||polarfire_syn_comps.v(5362);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/5362
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/305||polarfire_syn_comps.v(6172);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6172
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(307);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/307||polarfire_syn_comps.v(6281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/309||polarfire_syn_comps.v(6319);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6319
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/311||polarfire_syn_comps.v(6392);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6392
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(313);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/313||polarfire_syn_comps.v(7281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/7281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(315);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/315||polarfire_syn_comps.v(8338);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/8338
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(317);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/317||polarfire_syn_comps.v(9297);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/9297
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/319||polarfire_syn_comps.v(10033);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10033
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/321||polarfire_syn_comps.v(10748);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10748
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/323||polarfire_syn_comps.v(10782);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10782
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/325||polarfire_syn_comps.v(10818);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10818
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/327||polarfire_syn_comps.v(10865);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10865
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/329||polarfire_syn_comps.v(10899);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10899
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/331||polarfire_syn_comps.v(11765);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/11765
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/333||polarfire_syn_comps.v(12808);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12808
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/335||polarfire_syn_comps.v(12820);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/337||polarfire_syn_comps.v(12831);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12831
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/339||polarfire_syn_comps.v(12844);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12844
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_fwft.vhd'.||LuSEE_PF_EVAL.srr(363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/363||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vhdl/core/fifo_pkg.vhd'.||LuSEE_PF_EVAL.srr(364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/364||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_NstagesSync.vhd'.||LuSEE_PF_EVAL.srr(365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/365||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_grayToBinConv.vhd'.||LuSEE_PF_EVAL.srr(366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/366||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.vhd'.||LuSEE_PF_EVAL.srr(367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/367||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_fwft.vhd'.||LuSEE_PF_EVAL.srr(368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/368||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_NstagesSync.vhd'.||LuSEE_PF_EVAL.srr(369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/369||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_grayToBinConv.vhd'.||LuSEE_PF_EVAL.srr(370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/370||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_LSRAM_top.vhd'.||LuSEE_PF_EVAL.srr(371);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/371||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/spectrometer_fixpt_pkg.vhd'.||LuSEE_PF_EVAL.srr(372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/372||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/ADS4245_CNTL.vhd'.||LuSEE_PF_EVAL.srr(373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/373||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/IO_registers.vhd'.||LuSEE_PF_EVAL.srr(374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/374||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/LED_DIMMER_s.vhd'.||LuSEE_PF_EVAL.srr(375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/375||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/CORERESET_PF_C0/CORERESET_PF_C0_0/core/corereset_pf.vhd'.||LuSEE_PF_EVAL.srr(376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/376||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'.||LuSEE_PF_EVAL.srr(377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/377||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'.||LuSEE_PF_EVAL.srr(378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/378||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd'.||LuSEE_PF_EVAL.srr(379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/379||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'.||LuSEE_PF_EVAL.srr(380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/380||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd'.||LuSEE_PF_EVAL.srr(381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/381||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd'.||LuSEE_PF_EVAL.srr(382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/382||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_fwft.vhd'.||LuSEE_PF_EVAL.srr(383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/383||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_NstagesSync.vhd'.||LuSEE_PF_EVAL.srr(384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/384||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_grayToBinConv.vhd'.||LuSEE_PF_EVAL.srr(385);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/385||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/UART_FIFO_UART_FIFO_0_LSRAM_top.vhd'.||LuSEE_PF_EVAL.srr(386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/386||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/LuSEE_Pkg.vhd'.||LuSEE_PF_EVAL.srr(387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/387||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/average_stage1.vhd'.||LuSEE_PF_EVAL.srr(388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/388||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/Multiply_generic_32.vhd'.||LuSEE_PF_EVAL.srr(389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/389||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SimpleDualPortRAM_generic_block.vhd'.||LuSEE_PF_EVAL.srr(390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/390||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_1.vhd'.||LuSEE_PF_EVAL.srr(391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/391||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_10.vhd'.||LuSEE_PF_EVAL.srr(392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/392||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_11.vhd'.||LuSEE_PF_EVAL.srr(393);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/393||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_12.vhd'.||LuSEE_PF_EVAL.srr(394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/394||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_2.vhd'.||LuSEE_PF_EVAL.srr(395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/395||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_3.vhd'.||LuSEE_PF_EVAL.srr(396);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/396||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_4.vhd'.||LuSEE_PF_EVAL.srr(397);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/397||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_5.vhd'.||LuSEE_PF_EVAL.srr(398);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/398||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_6.vhd'.||LuSEE_PF_EVAL.srr(399);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/399||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_7.vhd'.||LuSEE_PF_EVAL.srr(400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/400||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_8.vhd'.||LuSEE_PF_EVAL.srr(401);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/401||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_CTRL1_9.vhd'.||LuSEE_PF_EVAL.srr(402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/402||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SimpleDualPortRAM_generic.vhd'.||LuSEE_PF_EVAL.srr(403);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/403||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/Multiply_generic.vhd'.||LuSEE_PF_EVAL.srr(404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/404||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/TWDLROM_11_1_array.vhd'.||LuSEE_PF_EVAL.srr(405);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/405||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_sync_scntr.vhd'.||LuSEE_PF_EVAL.srr(406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/406||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_sync.vhd'.||LuSEE_PF_EVAL.srr(407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/407||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'.||LuSEE_PF_EVAL.srr(408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/408||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd'.||LuSEE_PF_EVAL.srr(409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/409||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'.||LuSEE_PF_EVAL.srr(410);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/410||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_C0/COREFIFO_C0.vhd'.||LuSEE_PF_EVAL.srr(411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/411||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_sync_scntr.vhd'.||LuSEE_PF_EVAL.srr(412);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/412||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_sync.vhd'.||LuSEE_PF_EVAL.srr(413);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/413||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'.||LuSEE_PF_EVAL.srr(414);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/414||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd'.||LuSEE_PF_EVAL.srr(415);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/415||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO.vhd'.||LuSEE_PF_EVAL.srr(416);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/416||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer.vhd'.||LuSEE_PF_EVAL.srr(417);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/417||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/ADC_UART_RDOUT.vhd'.||LuSEE_PF_EVAL.srr(418);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/418||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/CORERESET_PF_C0/CORERESET_PF_C0.vhd'.||LuSEE_PF_EVAL.srr(419);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/419||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/PF_RESET.vhd.vhd'.||LuSEE_PF_EVAL.srr(420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/420||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'.||LuSEE_PF_EVAL.srr(421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/421||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/COREUART_C0/COREUART_C0.vhd'.||LuSEE_PF_EVAL.srr(422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/422||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_sync_scntr.vhd'.||LuSEE_PF_EVAL.srr(423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/423||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_sync.vhd'.||LuSEE_PF_EVAL.srr(424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/424||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'.||LuSEE_PF_EVAL.srr(425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/425||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/UART_FIFO_UART_FIFO_0_ram_wrapper.vhd'.||LuSEE_PF_EVAL.srr(426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/426||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'.||LuSEE_PF_EVAL.srr(427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/427||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/component/work/UART_FIFO/UART_FIFO.vhd'.||LuSEE_PF_EVAL.srr(428);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/428||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/uart_reader.vhd'.||LuSEE_PF_EVAL.srr(429);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/429||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/UART_IO.vhd'.||LuSEE_PF_EVAL.srr(430);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/430||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/correlate_fixpt.vhd'.||LuSEE_PF_EVAL.srr(431);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/431||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/deinterlace_instance_12_fixpt.vhd'.||LuSEE_PF_EVAL.srr(432);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/432||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator1.vhd'.||LuSEE_PF_EVAL.srr(433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/433||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF1_1.vhd'.||LuSEE_PF_EVAL.srr(434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/434||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator11.vhd'.||LuSEE_PF_EVAL.srr(435);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/435||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/Complex4Multiply_generic.vhd'.||LuSEE_PF_EVAL.srr(436);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/436||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF1_11.vhd'.||LuSEE_PF_EVAL.srr(437);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/437||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator3.vhd'.||LuSEE_PF_EVAL.srr(438);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/438||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF1_3.vhd'.||LuSEE_PF_EVAL.srr(439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/439||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator5.vhd'.||LuSEE_PF_EVAL.srr(440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/440||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF1_5.vhd'.||LuSEE_PF_EVAL.srr(441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/441||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator7.vhd'.||LuSEE_PF_EVAL.srr(442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/442||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF1_7.vhd'.||LuSEE_PF_EVAL.srr(443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/443||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator9.vhd'.||LuSEE_PF_EVAL.srr(444);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/444||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF1_9.vhd'.||LuSEE_PF_EVAL.srr(445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/445||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator10.vhd'.||LuSEE_PF_EVAL.srr(446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/446||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF2_10.vhd'.||LuSEE_PF_EVAL.srr(447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/447||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator12.vhd'.||LuSEE_PF_EVAL.srr(448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/448||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF2_12.vhd'.||LuSEE_PF_EVAL.srr(449);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/449||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator2.vhd'.||LuSEE_PF_EVAL.srr(450);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/450||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF2_2.vhd'.||LuSEE_PF_EVAL.srr(451);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/451||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator4.vhd'.||LuSEE_PF_EVAL.srr(452);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/452||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF2_4.vhd'.||LuSEE_PF_EVAL.srr(453);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/453||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator6.vhd'.||LuSEE_PF_EVAL.srr(454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/454||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF2_6.vhd'.||LuSEE_PF_EVAL.srr(455);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/455||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/SDFCommutator8.vhd'.||LuSEE_PF_EVAL.srr(456);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/456||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX22FFT_SDF2_8.vhd'.||LuSEE_PF_EVAL.srr(457);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/457||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/RADIX2FFT_bitNatural.vhd'.||LuSEE_PF_EVAL.srr(458);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/458||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/TWDLROM_3_1.vhd'.||LuSEE_PF_EVAL.srr(459);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/459||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/TWDLROM_5_1.vhd'.||LuSEE_PF_EVAL.srr(460);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/460||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/TWDLROM_7_1.vhd'.||LuSEE_PF_EVAL.srr(461);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/461||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/TWDLROM_9_1.vhd'.||LuSEE_PF_EVAL.srr(462);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/462||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/dsphdl_FFT.vhd'.||LuSEE_PF_EVAL.srr(463);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/463||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/sfft_fixpt.vhd'.||LuSEE_PF_EVAL.srr(464);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/464||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/weight_fold_instance_1_fixpt.vhd'.||LuSEE_PF_EVAL.srr(465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/465||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/weight_streamer_fixpt.vhd'.||LuSEE_PF_EVAL.srr(466);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/466||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/spectrometer_fixpt.vhd'.||LuSEE_PF_EVAL.srr(467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/467||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/hdl/LuSEE_PF_EVAL.vhd'.||LuSEE_PF_EVAL.srr(468);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/468||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||LuSEE_PF_EVAL.srr(471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/471||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2022.3/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.lusee_pf_eval.architecture_lusee_pf_eval.||LuSEE_PF_EVAL.srr(472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/472||LuSEE_PF_EVAL.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/LuSEE_PF_EVAL.vhd'/linenumber/25
Implementation;Synthesis||CD638||@W:Signal adc_s_clk_i is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/473||LuSEE_PF_EVAL.vhd(231);liberoaction://cross_probe/hdl/file/'<project>/hdl/LuSEE_PF_EVAL.vhd'/linenumber/231
Implementation;Synthesis||CD630||@N: Synthesizing work.spectrometer_fixpt.rtl.||LuSEE_PF_EVAL.srr(474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/474||spectrometer_fixpt.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/44
Implementation;Synthesis||CD638||@W:Signal pks_s1_1 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/475||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CD638||@W:Signal pks_s1_2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(476);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/476||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CD638||@W:Signal pks_s1_3 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/477||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CD630||@N: Synthesizing work.average_stage1.architecture_average_stage1.||LuSEE_PF_EVAL.srr(478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/478||average_stage1.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/average_stage1.vhd'/linenumber/23
Implementation;Synthesis||CD233||@N: Using sequential encoding for type state_type.||LuSEE_PF_EVAL.srr(479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/479||average_stage1.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/hdl/average_stage1.vhd'/linenumber/65
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/480||average_stage1.vhd(217);liberoaction://cross_probe/hdl/file/'<project>/hdl/average_stage1.vhd'/linenumber/217
Implementation;Synthesis||CL169||@W:Pruning unused register index_top_4(5 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/485||average_stage1.vhd(94);liberoaction://cross_probe/hdl/file/'<project>/hdl/average_stage1.vhd'/linenumber/94
Implementation;Synthesis||CL265||@W:Removing unused bit 12 of count_s_7(12 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/486||average_stage1.vhd(94);liberoaction://cross_probe/hdl/file/'<project>/hdl/average_stage1.vhd'/linenumber/94
Implementation;Synthesis||CL189||@N: Register bit error_flag is always 0.||LuSEE_PF_EVAL.srr(487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/487||average_stage1.vhd(94);liberoaction://cross_probe/hdl/file/'<project>/hdl/average_stage1.vhd'/linenumber/94
Implementation;Synthesis||CD630||@N: Synthesizing work.correlate_fixpt.rtl.||LuSEE_PF_EVAL.srr(489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/489||correlate_fixpt.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/correlate_fixpt.vhd'/linenumber/29
Implementation;Synthesis||CD630||@N: Synthesizing work.multiply_generic32.rtl.||LuSEE_PF_EVAL.srr(490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/490||Multiply_generic_32.vhd(5);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/5
Implementation;Synthesis||CD638||@W:Signal test_out_s is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/491||Multiply_generic_32.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/45
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_mb_lo_3_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/494||Multiply_generic_32.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/82
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_2_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/495||Multiply_generic_32.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/82
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_3_3(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/496||Multiply_generic_32.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/82
Implementation;Synthesis||CL265||@W:Removing unused bit 35 of r_p1_2(35 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/497||Multiply_generic_32.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/82
Implementation;Synthesis||CL265||@W:Removing unused bit 35 of r_m1_3(35 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(498);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/498||Multiply_generic_32.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/82
Implementation;Synthesis||CL169||@W:Pruning unused register fft_ready_s1_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/506||correlate_fixpt.vhd(164);liberoaction://cross_probe/hdl/file/'<project>/hdl/correlate_fixpt.vhd'/linenumber/164
Implementation;Synthesis||CD630||@N: Synthesizing work.deinterlace_instance_12_fixpt.rtl.||LuSEE_PF_EVAL.srr(508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/508||deinterlace_instance_12_fixpt.vhd(46);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic_block.rtl.||LuSEE_PF_EVAL.srr(509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/509||SimpleDualPortRAM_generic_block.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic_block.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=4096, width=64||LuSEE_PF_EVAL.srr(512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/512||SimpleDualPortRAM_generic_block.vhd(46);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic_block.vhd'/linenumber/46
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/516||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/517||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/518||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/519||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/520||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/521||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/522||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/523||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/524||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/525||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/526||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/527||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/528||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/529||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/530||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/531||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/532||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/533||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/534||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/535||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/536||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/537||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/538||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/539||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/540||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/541||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/542||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/543||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/544||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/545||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/546||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/547||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/548||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/549||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/550||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/551||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(552);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/552||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/553||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(554);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/554||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(555);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/555||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(556);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/556||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(557);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/557||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(558);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/558||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(559);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/559||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(560);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/560||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(561);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/561||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(562);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/562||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(563);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/563||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(564);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/564||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(565);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/565||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(566);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/566||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(567);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/567||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(568);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/568||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(569);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/569||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(570);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/570||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(571);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/571||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(572);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/572||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(573);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/573||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(574);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/574||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(575);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/575||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(576);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/576||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(577);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/577||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(578);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/578||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(579);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/579||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/580||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/581||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/582||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/583||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/584||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/585||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/586||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/587||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/588||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/589||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/590||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/591||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/592||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/593||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/594||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/595||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/596||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/597||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/598||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/599||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/600||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/601||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/602||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/603||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/604||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/605||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/606||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/607||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/608||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/609||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/610||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_im_1(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/611||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_re_1(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/612||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_re_1(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/613||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_re_1(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/614||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL190||@W:Optimizing register bit tmp_re_1(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/615||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL169||@W:Pruning unused register fft_val_b_im_1(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/618||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL169||@W:Pruning unused register fft_val_b_re_1(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/619||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL169||@W:Pruning unused register tmp_im_1(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/620||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL169||@W:Pruning unused register tmp_re_1(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/621||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CD630||@N: Synthesizing work.sfft_fixpt.rtl.||LuSEE_PF_EVAL.srr(623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/623||sfft_fixpt.vhd(43);liberoaction://cross_probe/hdl/file/'<project>/hdl/sfft_fixpt.vhd'/linenumber/43
Implementation;Synthesis||CD247||@N: Instance u_dsphdl_FFT is bound to entity dsphdl_FFT, architecture rtl.||LuSEE_PF_EVAL.srr(624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/624||sfft_fixpt.vhd(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/sfft_fixpt.vhd'/linenumber/88
Implementation;Synthesis||CD630||@N: Synthesizing work.dsphdl_fft.rtl.||LuSEE_PF_EVAL.srr(625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/625||dsphdl_FFT.vhd(26);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/26
Implementation;Synthesis||CD247||@N: Instance u_CTRL1_1_1 is bound to entity RADIX22FFT_CTRL1_1, architecture rtl.||LuSEE_PF_EVAL.srr(626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/626||dsphdl_FFT.vhd(804);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/804
Implementation;Synthesis||CD247||@N: Instance u_SDF1_1_1 is bound to entity RADIX22FFT_SDF1_1, architecture rtl.||LuSEE_PF_EVAL.srr(627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/627||dsphdl_FFT.vhd(817);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/817
Implementation;Synthesis||CD247||@N: Instance u_CTRL2_2_1 is bound to entity RADIX22FFT_CTRL1_2, architecture rtl.||LuSEE_PF_EVAL.srr(628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/628||dsphdl_FFT.vhd(837);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/837
Implementation;Synthesis||CD247||@N: Instance u_SDF2_2_1 is bound to entity RADIX22FFT_SDF2_2, architecture rtl.||LuSEE_PF_EVAL.srr(629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/629||dsphdl_FFT.vhd(850);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/850
Implementation;Synthesis||CD247||@N: Instance u_twdlROM_3_1 is bound to entity TWDLROM_3_1, architecture rtl.||LuSEE_PF_EVAL.srr(630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/630||dsphdl_FFT.vhd(868);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/868
Implementation;Synthesis||CD247||@N: Instance u_CTRL1_3_1 is bound to entity RADIX22FFT_CTRL1_3, architecture rtl.||LuSEE_PF_EVAL.srr(631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/631||dsphdl_FFT.vhd(879);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/879
Implementation;Synthesis||CD247||@N: Instance u_SDF1_3_1 is bound to entity RADIX22FFT_SDF1_3, architecture rtl.||LuSEE_PF_EVAL.srr(632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/632||dsphdl_FFT.vhd(892);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/892
Implementation;Synthesis||CD247||@N: Instance u_CTRL2_4_1 is bound to entity RADIX22FFT_CTRL1_4, architecture rtl.||LuSEE_PF_EVAL.srr(633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/633||dsphdl_FFT.vhd(912);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/912
Implementation;Synthesis||CD247||@N: Instance u_SDF2_4_1 is bound to entity RADIX22FFT_SDF2_4, architecture rtl.||LuSEE_PF_EVAL.srr(634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/634||dsphdl_FFT.vhd(925);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/925
Implementation;Synthesis||CD247||@N: Instance u_twdlROM_5_1 is bound to entity TWDLROM_5_1, architecture rtl.||LuSEE_PF_EVAL.srr(635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/635||dsphdl_FFT.vhd(943);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/943
Implementation;Synthesis||CD247||@N: Instance u_CTRL1_5_1 is bound to entity RADIX22FFT_CTRL1_5, architecture rtl.||LuSEE_PF_EVAL.srr(636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/636||dsphdl_FFT.vhd(954);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/954
Implementation;Synthesis||CD247||@N: Instance u_SDF1_5_1 is bound to entity RADIX22FFT_SDF1_5, architecture rtl.||LuSEE_PF_EVAL.srr(637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/637||dsphdl_FFT.vhd(967);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/967
Implementation;Synthesis||CD247||@N: Instance u_CTRL2_6_1 is bound to entity RADIX22FFT_CTRL1_6, architecture rtl.||LuSEE_PF_EVAL.srr(638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/638||dsphdl_FFT.vhd(987);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/987
Implementation;Synthesis||CD247||@N: Instance u_SDF2_6_1 is bound to entity RADIX22FFT_SDF2_6, architecture rtl.||LuSEE_PF_EVAL.srr(639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/639||dsphdl_FFT.vhd(1000);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1000
Implementation;Synthesis||CD247||@N: Instance u_twdlROM_7_1 is bound to entity TWDLROM_7_1, architecture rtl.||LuSEE_PF_EVAL.srr(640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/640||dsphdl_FFT.vhd(1018);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1018
Implementation;Synthesis||CD247||@N: Instance u_CTRL1_7_1 is bound to entity RADIX22FFT_CTRL1_7, architecture rtl.||LuSEE_PF_EVAL.srr(641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/641||dsphdl_FFT.vhd(1029);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1029
Implementation;Synthesis||CD247||@N: Instance u_SDF1_7_1 is bound to entity RADIX22FFT_SDF1_7, architecture rtl.||LuSEE_PF_EVAL.srr(642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/642||dsphdl_FFT.vhd(1042);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1042
Implementation;Synthesis||CD247||@N: Instance u_CTRL2_8_1 is bound to entity RADIX22FFT_CTRL1_8, architecture rtl.||LuSEE_PF_EVAL.srr(643);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/643||dsphdl_FFT.vhd(1062);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1062
Implementation;Synthesis||CD247||@N: Instance u_SDF2_8_1 is bound to entity RADIX22FFT_SDF2_8, architecture rtl.||LuSEE_PF_EVAL.srr(644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/644||dsphdl_FFT.vhd(1075);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1075
Implementation;Synthesis||CD247||@N: Instance u_twdlROM_9_1 is bound to entity TWDLROM_9_1, architecture rtl.||LuSEE_PF_EVAL.srr(645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/645||dsphdl_FFT.vhd(1093);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1093
Implementation;Synthesis||CD247||@N: Instance u_CTRL1_9_1 is bound to entity RADIX22FFT_CTRL1_9, architecture rtl.||LuSEE_PF_EVAL.srr(646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/646||dsphdl_FFT.vhd(1104);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1104
Implementation;Synthesis||CD247||@N: Instance u_SDF1_9_1 is bound to entity RADIX22FFT_SDF1_9, architecture rtl.||LuSEE_PF_EVAL.srr(647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/647||dsphdl_FFT.vhd(1117);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1117
Implementation;Synthesis||CD247||@N: Instance u_CTRL2_10_1 is bound to entity RADIX22FFT_CTRL1_10, architecture rtl.||LuSEE_PF_EVAL.srr(648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/648||dsphdl_FFT.vhd(1137);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1137
Implementation;Synthesis||CD247||@N: Instance u_SDF2_10_1 is bound to entity RADIX22FFT_SDF2_10, architecture rtl.||LuSEE_PF_EVAL.srr(649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/649||dsphdl_FFT.vhd(1150);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1150
Implementation;Synthesis||CD247||@N: Instance u_CTRL1_11_1 is bound to entity RADIX22FFT_CTRL1_11, architecture rtl.||LuSEE_PF_EVAL.srr(650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/650||dsphdl_FFT.vhd(1207);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1207
Implementation;Synthesis||CD247||@N: Instance u_SDF1_11_1 is bound to entity RADIX22FFT_SDF1_11, architecture rtl.||LuSEE_PF_EVAL.srr(651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/651||dsphdl_FFT.vhd(1220);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1220
Implementation;Synthesis||CD247||@N: Instance u_CTRL2_12_1 is bound to entity RADIX22FFT_CTRL1_12, architecture rtl.||LuSEE_PF_EVAL.srr(652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/652||dsphdl_FFT.vhd(1240);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1240
Implementation;Synthesis||CD247||@N: Instance u_SDF2_12_1 is bound to entity RADIX22FFT_SDF2_12, architecture rtl.||LuSEE_PF_EVAL.srr(653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/653||dsphdl_FFT.vhd(1253);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1253
Implementation;Synthesis||CD247||@N: Instance u_NaturalOrder_Stage is bound to entity RADIX2FFT_bitNatural, architecture rtl.||LuSEE_PF_EVAL.srr(654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/654||dsphdl_FFT.vhd(1271);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1271
Implementation;Synthesis||CD630||@N: Synthesizing work.radix2fft_bitnatural.rtl.||LuSEE_PF_EVAL.srr(655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/655||RADIX2FFT_bitNatural.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX2FFT_bitNatural.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_im_1 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/656||RADIX2FFT_bitNatural.vhd(108);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX2FFT_bitNatural.vhd'/linenumber/108
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_re_1 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/657||RADIX2FFT_bitNatural.vhd(121);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX2FFT_bitNatural.vhd'/linenumber/121
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/658||RADIX2FFT_bitNatural.vhd(295);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX2FFT_bitNatural.vhd'/linenumber/295
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/659||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=4096, width=44||LuSEE_PF_EVAL.srr(662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/662||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CL169||@W:Pruning unused register rdStateMachineBitNatural_endOutReg2_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/666||RADIX2FFT_bitNatural.vhd(203);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX2FFT_bitNatural.vhd'/linenumber/203
Implementation;Synthesis||CL169||@W:Pruning unused register rdStateMachineBitNatural_endOutReg1_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(667);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/667||RADIX2FFT_bitNatural.vhd(203);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX2FFT_bitNatural.vhd'/linenumber/203
Implementation;Synthesis||CL169||@W:Pruning unused register rdStateMachineBitNatural_startOutReg_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(668);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/668||RADIX2FFT_bitNatural.vhd(203);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX2FFT_bitNatural.vhd'/linenumber/203
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf2_12.rtl.||LuSEE_PF_EVAL.srr(670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/670||RADIX22FFT_SDF2_12.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_12.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_12 is bound to entity SDFCommutator12, architecture rtl.||LuSEE_PF_EVAL.srr(671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/671||RADIX22FFT_SDF2_12.vhd(166);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_12.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator12.rtl.||LuSEE_PF_EVAL.srr(672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/672||SDFCommutator12.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator12.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_12 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/673||SDFCommutator12.vhd(142);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator12.vhd'/linenumber/142
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_12 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/674||SDFCommutator12.vhd(155);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator12.vhd'/linenumber/155
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/675||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=44||LuSEE_PF_EVAL.srr(678);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/678||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CL169||@W:Pruning unused register SDFCummutator_xRdAddr(2 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/682||SDFCommutator12.vhd(187);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator12.vhd'/linenumber/187
Implementation;Synthesis||CL169||@W:Pruning unused register SDFCummutator_xWrAddr(2 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(683);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/683||SDFCommutator12.vhd(187);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator12.vhd'/linenumber/187
Implementation;Synthesis||CL169||@W:Pruning unused register SDFCummutator_wrAddr_reg. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(684);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/684||SDFCommutator12.vhd(187);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator12.vhd'/linenumber/187
Implementation;Synthesis||CL260||@W:Pruning register bit 44 of Radix22ButterflyG2_btf1_im_reg(44 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(688);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/688||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||CL260||@W:Pruning register bit 44 of Radix22ButterflyG2_btf2_im_reg(44 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(689);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/689||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||CL260||@W:Pruning register bit 44 of Radix22ButterflyG2_btf2_re_reg(44 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(690);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/690||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||CL260||@W:Pruning register bit 44 of Radix22ButterflyG2_btf1_re_reg(44 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(691);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/691||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_12.rtl.||LuSEE_PF_EVAL.srr(693);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/693||RADIX22FFT_CTRL1_12.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_12.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/694||RADIX22FFT_CTRL1_12.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_12.vhd'/linenumber/106
Implementation;Synthesis||CL169||@W:Pruning unused register SDFController_rdAddr_reg. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/697||RADIX22FFT_CTRL1_12.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_12.vhd'/linenumber/66
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf1_11.rtl.||LuSEE_PF_EVAL.srr(699);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/699||RADIX22FFT_SDF1_11.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_11.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_MUL4 is bound to entity Complex4Multiply_generic, architecture rtl.||LuSEE_PF_EVAL.srr(700);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/700||RADIX22FFT_SDF1_11.vhd(173);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_11.vhd'/linenumber/173
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_11 is bound to entity SDFCommutator11, architecture rtl.||LuSEE_PF_EVAL.srr(701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/701||RADIX22FFT_SDF1_11.vhd(195);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_11.vhd'/linenumber/195
Implementation;Synthesis||CD638||@W:Signal din_11_vld_dly_r is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(702);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/702||RADIX22FFT_SDF1_11.vhd(170);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_11.vhd'/linenumber/170
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator11.rtl.||LuSEE_PF_EVAL.srr(703);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/703||SDFCommutator11.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator11.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_11 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(704);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/704||SDFCommutator11.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator11.vhd'/linenumber/136
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_11 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(705);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/705||SDFCommutator11.vhd(149);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator11.vhd'/linenumber/149
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(706);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/706||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=43||LuSEE_PF_EVAL.srr(709);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/709||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.complex4multiply_generic.rtl.||LuSEE_PF_EVAL.srr(714);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/714||Complex4Multiply_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing work.multiply_generic.rtl.||LuSEE_PF_EVAL.srr(715);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/715||Multiply_generic.vhd(5);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/5
Implementation;Synthesis||CD638||@W:Signal valid_s8 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(716);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/716||Multiply_generic.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/68
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_mb_lo_4_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(719);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/719||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_2_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(720);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/720||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_3_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(721);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/721||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_4_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(722);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/722||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL271||@W:Pruning unused bits 75 to 73 of Complex4Add_multRes_im_reg_3(75 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(735);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/735||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 29 to 0 of Complex4Add_multRes_im_reg_3(75 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(736);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/736||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 75 to 73 of Complex4Add_multRes_re_reg_3(75 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(737);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/737||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 29 to 0 of Complex4Add_multRes_re_reg_3(75 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(738);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/738||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 74 to 73 of Complex4Add_prod1_im_reg_3(74 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(739);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/739||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 74 to 73 of Complex4Add_prod1_re_reg_3(74 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(740);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/740||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 74 to 73 of Complex4Add_prod2_im_reg_3(74 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(741);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/741||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 74 to 73 of Complex4Add_prod2_re_reg_3(74 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(742);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/742||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL265||@W:Removing unused bit 43 of Radix22ButterflyG1_btf2_im_reg_3(43 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(746);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/746||RADIX22FFT_SDF1_11.vhd(306);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_11.vhd'/linenumber/306
Implementation;Synthesis||CL265||@W:Removing unused bit 43 of Radix22ButterflyG1_btf2_re_reg_3(43 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(747);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/747||RADIX22FFT_SDF1_11.vhd(306);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_11.vhd'/linenumber/306
Implementation;Synthesis||CL265||@W:Removing unused bit 43 of Radix22ButterflyG1_btf1_im_reg_3(43 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(748);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/748||RADIX22FFT_SDF1_11.vhd(306);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_11.vhd'/linenumber/306
Implementation;Synthesis||CL265||@W:Removing unused bit 43 of Radix22ButterflyG1_btf1_re_reg_3(43 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(749);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/749||RADIX22FFT_SDF1_11.vhd(306);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_11.vhd'/linenumber/306
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_11.rtl.||LuSEE_PF_EVAL.srr(751);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/751||RADIX22FFT_CTRL1_11.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_11.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(752);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/752||RADIX22FFT_CTRL1_11.vhd(119);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_11.vhd'/linenumber/119
Implementation;Synthesis||CD630||@N: Synthesizing work.twdlrom_11_1_array.architecture_twdlrom_11_1_array.||LuSEE_PF_EVAL.srr(756);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/756||TWDLROM_11_1_array.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_11_1_array.vhd'/linenumber/25
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf2_10.rtl.||LuSEE_PF_EVAL.srr(760);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/760||RADIX22FFT_SDF2_10.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_10.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_im_0_10 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(761);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/761||RADIX22FFT_SDF2_10.vhd(165);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_10.vhd'/linenumber/165
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_re_0_10 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(762);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/762||RADIX22FFT_SDF2_10.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_10.vhd'/linenumber/178
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_10 is bound to entity SDFCommutator10, architecture rtl.||LuSEE_PF_EVAL.srr(763);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/763||RADIX22FFT_SDF2_10.vhd(191);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_10.vhd'/linenumber/191
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator10.rtl.||LuSEE_PF_EVAL.srr(764);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/764||SDFCommutator10.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator10.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_10 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(765);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/765||SDFCommutator10.vhd(137);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator10.vhd'/linenumber/137
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_10 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(766);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/766||SDFCommutator10.vhd(150);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator10.vhd'/linenumber/150
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(767);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/767||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=42||LuSEE_PF_EVAL.srr(770);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/770||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(775);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/775||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=4, width=42||LuSEE_PF_EVAL.srr(778);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/778||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CL260||@W:Pruning register bit 42 of Radix22ButterflyG2_btf1_im_reg(42 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(782);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/782||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 42 of Radix22ButterflyG2_btf2_im_reg(42 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(783);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/783||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 42 of Radix22ButterflyG2_btf2_re_reg(42 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(784);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/784||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 42 of Radix22ButterflyG2_btf1_re_reg(42 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(785);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/785||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_10.rtl.||LuSEE_PF_EVAL.srr(787);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/787||RADIX22FFT_CTRL1_10.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_10.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(788);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/788||RADIX22FFT_CTRL1_10.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_10.vhd'/linenumber/132
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf1_9.rtl.||LuSEE_PF_EVAL.srr(792);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/792||RADIX22FFT_SDF1_9.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_9.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_MUL4 is bound to entity Complex4Multiply_generic, architecture rtl.||LuSEE_PF_EVAL.srr(793);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/793||RADIX22FFT_SDF1_9.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_9.vhd'/linenumber/178
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_im_0_9 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(794);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/794||RADIX22FFT_SDF1_9.vhd(198);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_9.vhd'/linenumber/198
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_re_0_9 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(795);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/795||RADIX22FFT_SDF1_9.vhd(211);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_9.vhd'/linenumber/211
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_9 is bound to entity SDFCommutator9, architecture rtl.||LuSEE_PF_EVAL.srr(796);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/796||RADIX22FFT_SDF1_9.vhd(224);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_9.vhd'/linenumber/224
Implementation;Synthesis||CD638||@W:Signal din_9_vld_dly_r is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(797);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/797||RADIX22FFT_SDF1_9.vhd(175);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_9.vhd'/linenumber/175
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator9.rtl.||LuSEE_PF_EVAL.srr(798);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/798||SDFCommutator9.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator9.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_9 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(799);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/799||SDFCommutator9.vhd(137);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator9.vhd'/linenumber/137
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_9 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(800);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/800||SDFCommutator9.vhd(150);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator9.vhd'/linenumber/150
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(801);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/801||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=41||LuSEE_PF_EVAL.srr(804);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/804||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.complex4multiply_generic.rtl.||LuSEE_PF_EVAL.srr(809);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/809||Complex4Multiply_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing work.multiply_generic.rtl.||LuSEE_PF_EVAL.srr(810);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/810||Multiply_generic.vhd(5);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/5
Implementation;Synthesis||CD638||@W:Signal valid_s8 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(811);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/811||Multiply_generic.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/68
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_mb_lo_4_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(814);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/814||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_2_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(815);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/815||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_3_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(816);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/816||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_4_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(817);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/817||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL271||@W:Pruning unused bits 73 to 71 of Complex4Add_multRes_im_reg_3(73 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(830);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/830||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 29 to 0 of Complex4Add_multRes_im_reg_3(73 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(831);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/831||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 73 to 71 of Complex4Add_multRes_re_reg_3(73 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(832);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/832||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 29 to 0 of Complex4Add_multRes_re_reg_3(73 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(833);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/833||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 72 to 71 of Complex4Add_prod1_im_reg_3(72 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(834);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/834||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 72 to 71 of Complex4Add_prod1_re_reg_3(72 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(835);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/835||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 72 to 71 of Complex4Add_prod2_im_reg_3(72 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(836);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/836||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 72 to 71 of Complex4Add_prod2_re_reg_3(72 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(837);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/837||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL265||@W:Removing unused bit 41 of Radix22ButterflyG1_btf2_im_reg_4(41 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(841);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/841||RADIX22FFT_SDF1_9.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_9.vhd'/linenumber/281
Implementation;Synthesis||CL265||@W:Removing unused bit 41 of Radix22ButterflyG1_btf2_re_reg_4(41 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(842);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/842||RADIX22FFT_SDF1_9.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_9.vhd'/linenumber/281
Implementation;Synthesis||CL265||@W:Removing unused bit 41 of Radix22ButterflyG1_btf1_im_reg_4(41 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(843);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/843||RADIX22FFT_SDF1_9.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_9.vhd'/linenumber/281
Implementation;Synthesis||CL265||@W:Removing unused bit 41 of Radix22ButterflyG1_btf1_re_reg_4(41 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(844);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/844||RADIX22FFT_SDF1_9.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_9.vhd'/linenumber/281
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_9.rtl.||LuSEE_PF_EVAL.srr(846);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/846||RADIX22FFT_CTRL1_9.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_9.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(847);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/847||RADIX22FFT_CTRL1_9.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_9.vhd'/linenumber/132
Implementation;Synthesis||CD630||@N: Synthesizing work.twdlrom_9_1.rtl.||LuSEE_PF_EVAL.srr(851);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/851||TWDLROM_9_1.vhd(24);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_9_1.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf2_8.rtl.||LuSEE_PF_EVAL.srr(855);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/855||RADIX22FFT_SDF2_8.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_8.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_im_0_8 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(856);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/856||RADIX22FFT_SDF2_8.vhd(165);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_8.vhd'/linenumber/165
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_re_0_8 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(857);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/857||RADIX22FFT_SDF2_8.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_8.vhd'/linenumber/178
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_8 is bound to entity SDFCommutator8, architecture rtl.||LuSEE_PF_EVAL.srr(858);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/858||RADIX22FFT_SDF2_8.vhd(191);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_8.vhd'/linenumber/191
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator8.rtl.||LuSEE_PF_EVAL.srr(859);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/859||SDFCommutator8.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator8.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_8 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(860);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/860||SDFCommutator8.vhd(157);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator8.vhd'/linenumber/157
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_8 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(861);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/861||SDFCommutator8.vhd(170);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator8.vhd'/linenumber/170
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(862);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/862||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=40||LuSEE_PF_EVAL.srr(865);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/865||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(870);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/870||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=16, width=40||LuSEE_PF_EVAL.srr(873);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/873||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CL260||@W:Pruning register bit 40 of Radix22ButterflyG2_btf1_im_reg(40 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(877);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/877||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 40 of Radix22ButterflyG2_btf2_im_reg(40 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(878);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/878||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 40 of Radix22ButterflyG2_btf2_re_reg(40 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(879);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/879||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 40 of Radix22ButterflyG2_btf1_re_reg(40 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(880);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/880||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_8.rtl.||LuSEE_PF_EVAL.srr(882);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/882||RADIX22FFT_CTRL1_8.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_8.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(883);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/883||RADIX22FFT_CTRL1_8.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_8.vhd'/linenumber/132
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf1_7.rtl.||LuSEE_PF_EVAL.srr(887);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/887||RADIX22FFT_SDF1_7.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_7.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_MUL4 is bound to entity Complex4Multiply_generic, architecture rtl.||LuSEE_PF_EVAL.srr(888);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/888||RADIX22FFT_SDF1_7.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_7.vhd'/linenumber/178
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_im_0_7 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(889);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/889||RADIX22FFT_SDF1_7.vhd(198);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_7.vhd'/linenumber/198
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_re_0_7 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(890);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/890||RADIX22FFT_SDF1_7.vhd(211);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_7.vhd'/linenumber/211
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_7 is bound to entity SDFCommutator7, architecture rtl.||LuSEE_PF_EVAL.srr(891);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/891||RADIX22FFT_SDF1_7.vhd(224);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_7.vhd'/linenumber/224
Implementation;Synthesis||CD638||@W:Signal din_7_vld_dly_r is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(892);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/892||RADIX22FFT_SDF1_7.vhd(175);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_7.vhd'/linenumber/175
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator7.rtl.||LuSEE_PF_EVAL.srr(893);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/893||SDFCommutator7.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator7.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_7 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(894);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/894||SDFCommutator7.vhd(157);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator7.vhd'/linenumber/157
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_7 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(895);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/895||SDFCommutator7.vhd(170);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator7.vhd'/linenumber/170
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(896);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/896||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=39||LuSEE_PF_EVAL.srr(899);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/899||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(904);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/904||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=32, width=39||LuSEE_PF_EVAL.srr(907);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/907||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.complex4multiply_generic.rtl.||LuSEE_PF_EVAL.srr(909);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/909||Complex4Multiply_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing work.multiply_generic.rtl.||LuSEE_PF_EVAL.srr(910);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/910||Multiply_generic.vhd(5);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/5
Implementation;Synthesis||CD638||@W:Signal valid_s8 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(911);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/911||Multiply_generic.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/68
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_mb_lo_4_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(914);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/914||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_2_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(915);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/915||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_3_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(916);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/916||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_4_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(917);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/917||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL271||@W:Pruning unused bits 71 to 69 of Complex4Add_multRes_im_reg_3(71 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(930);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/930||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 29 to 0 of Complex4Add_multRes_im_reg_3(71 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(931);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/931||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 71 to 69 of Complex4Add_multRes_re_reg_3(71 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(932);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/932||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 29 to 0 of Complex4Add_multRes_re_reg_3(71 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(933);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/933||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 70 to 69 of Complex4Add_prod1_im_reg_3(70 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(934);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/934||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 70 to 69 of Complex4Add_prod1_re_reg_3(70 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(935);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/935||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 70 to 69 of Complex4Add_prod2_im_reg_3(70 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(936);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/936||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 70 to 69 of Complex4Add_prod2_re_reg_3(70 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(937);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/937||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL265||@W:Removing unused bit 39 of Radix22ButterflyG1_btf2_im_reg_4(39 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(941);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/941||RADIX22FFT_SDF1_7.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_7.vhd'/linenumber/281
Implementation;Synthesis||CL265||@W:Removing unused bit 39 of Radix22ButterflyG1_btf2_re_reg_4(39 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(942);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/942||RADIX22FFT_SDF1_7.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_7.vhd'/linenumber/281
Implementation;Synthesis||CL265||@W:Removing unused bit 39 of Radix22ButterflyG1_btf1_im_reg_4(39 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(943);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/943||RADIX22FFT_SDF1_7.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_7.vhd'/linenumber/281
Implementation;Synthesis||CL265||@W:Removing unused bit 39 of Radix22ButterflyG1_btf1_re_reg_4(39 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(944);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/944||RADIX22FFT_SDF1_7.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_7.vhd'/linenumber/281
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_7.rtl.||LuSEE_PF_EVAL.srr(946);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/946||RADIX22FFT_CTRL1_7.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_7.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(947);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/947||RADIX22FFT_CTRL1_7.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_7.vhd'/linenumber/132
Implementation;Synthesis||CD630||@N: Synthesizing work.twdlrom_7_1.rtl.||LuSEE_PF_EVAL.srr(951);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/951||TWDLROM_7_1.vhd(24);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_7_1.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf2_6.rtl.||LuSEE_PF_EVAL.srr(955);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/955||RADIX22FFT_SDF2_6.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_6.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_im_0_6 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(956);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/956||RADIX22FFT_SDF2_6.vhd(165);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_6.vhd'/linenumber/165
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_re_0_6 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(957);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/957||RADIX22FFT_SDF2_6.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_6.vhd'/linenumber/178
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_6 is bound to entity SDFCommutator6, architecture rtl.||LuSEE_PF_EVAL.srr(958);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/958||RADIX22FFT_SDF2_6.vhd(191);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_6.vhd'/linenumber/191
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator6.rtl.||LuSEE_PF_EVAL.srr(959);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/959||SDFCommutator6.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator6.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_6 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(960);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/960||SDFCommutator6.vhd(157);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator6.vhd'/linenumber/157
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_6 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(961);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/961||SDFCommutator6.vhd(170);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator6.vhd'/linenumber/170
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(962);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/962||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=38||LuSEE_PF_EVAL.srr(965);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/965||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(970);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/970||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=64, width=38||LuSEE_PF_EVAL.srr(973);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/973||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CL260||@W:Pruning register bit 38 of Radix22ButterflyG2_btf1_im_reg(38 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(977);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/977||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 38 of Radix22ButterflyG2_btf2_im_reg(38 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(978);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/978||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 38 of Radix22ButterflyG2_btf2_re_reg(38 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(979);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/979||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 38 of Radix22ButterflyG2_btf1_re_reg(38 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(980);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/980||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_6.rtl.||LuSEE_PF_EVAL.srr(982);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/982||RADIX22FFT_CTRL1_6.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_6.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(983);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/983||RADIX22FFT_CTRL1_6.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_6.vhd'/linenumber/132
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf1_5.rtl.||LuSEE_PF_EVAL.srr(987);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/987||RADIX22FFT_SDF1_5.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_5.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_MUL4 is bound to entity Complex4Multiply_generic, architecture rtl.||LuSEE_PF_EVAL.srr(988);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/988||RADIX22FFT_SDF1_5.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_5.vhd'/linenumber/178
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_im_0_5 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(989);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/989||RADIX22FFT_SDF1_5.vhd(198);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_5.vhd'/linenumber/198
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_re_0_5 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(990);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/990||RADIX22FFT_SDF1_5.vhd(211);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_5.vhd'/linenumber/211
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_5 is bound to entity SDFCommutator5, architecture rtl.||LuSEE_PF_EVAL.srr(991);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/991||RADIX22FFT_SDF1_5.vhd(224);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_5.vhd'/linenumber/224
Implementation;Synthesis||CD638||@W:Signal din_5_vld_dly_r is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(992);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/992||RADIX22FFT_SDF1_5.vhd(175);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_5.vhd'/linenumber/175
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator5.rtl.||LuSEE_PF_EVAL.srr(993);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/993||SDFCommutator5.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator5.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_5 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(994);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/994||SDFCommutator5.vhd(157);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator5.vhd'/linenumber/157
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_5 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(995);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/995||SDFCommutator5.vhd(170);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator5.vhd'/linenumber/170
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(996);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/996||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=37||LuSEE_PF_EVAL.srr(999);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/999||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(1004);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1004||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=128, width=37||LuSEE_PF_EVAL.srr(1007);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1007||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.complex4multiply_generic.rtl.||LuSEE_PF_EVAL.srr(1009);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1009||Complex4Multiply_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing work.multiply_generic.rtl.||LuSEE_PF_EVAL.srr(1010);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1010||Multiply_generic.vhd(5);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/5
Implementation;Synthesis||CD638||@W:Signal valid_s8 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1011);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1011||Multiply_generic.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/68
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_mb_lo_4_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1014);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1014||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_2_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1015);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1015||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_3_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1016);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1016||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_4_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1017);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1017||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL271||@W:Pruning unused bits 69 to 67 of Complex4Add_multRes_im_reg_3(69 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1030);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1030||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 29 to 0 of Complex4Add_multRes_im_reg_3(69 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1031);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1031||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 69 to 67 of Complex4Add_multRes_re_reg_3(69 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1032);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1032||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 29 to 0 of Complex4Add_multRes_re_reg_3(69 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1033);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1033||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 68 to 67 of Complex4Add_prod1_im_reg_3(68 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1034);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1034||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 68 to 67 of Complex4Add_prod1_re_reg_3(68 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1035);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1035||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 68 to 67 of Complex4Add_prod2_im_reg_3(68 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1036);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1036||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 68 to 67 of Complex4Add_prod2_re_reg_3(68 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1037);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1037||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL265||@W:Removing unused bit 37 of Radix22ButterflyG1_btf2_im_reg_4(37 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1041);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1041||RADIX22FFT_SDF1_5.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_5.vhd'/linenumber/281
Implementation;Synthesis||CL265||@W:Removing unused bit 37 of Radix22ButterflyG1_btf2_re_reg_4(37 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1042);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1042||RADIX22FFT_SDF1_5.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_5.vhd'/linenumber/281
Implementation;Synthesis||CL265||@W:Removing unused bit 37 of Radix22ButterflyG1_btf1_im_reg_4(37 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1043);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1043||RADIX22FFT_SDF1_5.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_5.vhd'/linenumber/281
Implementation;Synthesis||CL265||@W:Removing unused bit 37 of Radix22ButterflyG1_btf1_re_reg_4(37 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1044);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1044||RADIX22FFT_SDF1_5.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_5.vhd'/linenumber/281
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_5.rtl.||LuSEE_PF_EVAL.srr(1046);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1046||RADIX22FFT_CTRL1_5.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_5.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1047);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1047||RADIX22FFT_CTRL1_5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_5.vhd'/linenumber/132
Implementation;Synthesis||CD630||@N: Synthesizing work.twdlrom_5_1.rtl.||LuSEE_PF_EVAL.srr(1051);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1051||TWDLROM_5_1.vhd(24);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_5_1.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf2_4.rtl.||LuSEE_PF_EVAL.srr(1055);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1055||RADIX22FFT_SDF2_4.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_4.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_im_0_4 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1056);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1056||RADIX22FFT_SDF2_4.vhd(165);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_4.vhd'/linenumber/165
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_re_0_4 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1057);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1057||RADIX22FFT_SDF2_4.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_4.vhd'/linenumber/178
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_4 is bound to entity SDFCommutator4, architecture rtl.||LuSEE_PF_EVAL.srr(1058);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1058||RADIX22FFT_SDF2_4.vhd(191);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_4.vhd'/linenumber/191
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator4.rtl.||LuSEE_PF_EVAL.srr(1059);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1059||SDFCommutator4.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator4.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_4 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1060);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1060||SDFCommutator4.vhd(157);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator4.vhd'/linenumber/157
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_4 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1061);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1061||SDFCommutator4.vhd(170);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator4.vhd'/linenumber/170
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(1062);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1062||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=36||LuSEE_PF_EVAL.srr(1065);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1065||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(1070);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1070||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=256, width=36||LuSEE_PF_EVAL.srr(1073);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1073||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CL260||@W:Pruning register bit 36 of Radix22ButterflyG2_btf1_im_reg(36 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1077);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1077||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 36 of Radix22ButterflyG2_btf2_im_reg(36 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1078);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1078||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 36 of Radix22ButterflyG2_btf2_re_reg(36 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1079);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1079||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 36 of Radix22ButterflyG2_btf1_re_reg(36 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1080);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1080||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_4.rtl.||LuSEE_PF_EVAL.srr(1082);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1082||RADIX22FFT_CTRL1_4.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_4.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1083);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1083||RADIX22FFT_CTRL1_4.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_4.vhd'/linenumber/132
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf1_3.rtl.||LuSEE_PF_EVAL.srr(1087);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1087||RADIX22FFT_SDF1_3.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_3.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_MUL4 is bound to entity Complex4Multiply_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1088);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1088||RADIX22FFT_SDF1_3.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_3.vhd'/linenumber/178
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_im_0_3 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1089);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1089||RADIX22FFT_SDF1_3.vhd(199);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_3.vhd'/linenumber/199
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_re_0_3 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1090);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1090||RADIX22FFT_SDF1_3.vhd(212);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_3.vhd'/linenumber/212
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_3 is bound to entity SDFCommutator3, architecture rtl.||LuSEE_PF_EVAL.srr(1091);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1091||RADIX22FFT_SDF1_3.vhd(225);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_3.vhd'/linenumber/225
Implementation;Synthesis||CD638||@W:Signal din_3_vld_dly_r is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1092);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1092||RADIX22FFT_SDF1_3.vhd(175);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_3.vhd'/linenumber/175
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator3.rtl.||LuSEE_PF_EVAL.srr(1093);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1093||SDFCommutator3.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator3.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_3 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1094);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1094||SDFCommutator3.vhd(157);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator3.vhd'/linenumber/157
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_3 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1095);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1095||SDFCommutator3.vhd(170);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator3.vhd'/linenumber/170
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(1096);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1096||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=35||LuSEE_PF_EVAL.srr(1099);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1099||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(1104);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1104||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=512, width=35||LuSEE_PF_EVAL.srr(1107);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1107||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.complex4multiply_generic.rtl.||LuSEE_PF_EVAL.srr(1109);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1109||Complex4Multiply_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing work.multiply_generic.rtl.||LuSEE_PF_EVAL.srr(1110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1110||Multiply_generic.vhd(5);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/5
Implementation;Synthesis||CD638||@W:Signal valid_s8 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1111);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1111||Multiply_generic.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/68
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_mb_lo_4_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1114||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_2_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1115||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_3_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1116||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_4_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1117||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL271||@W:Pruning unused bits 67 to 65 of Complex4Add_multRes_im_reg_3(67 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1130||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 29 to 0 of Complex4Add_multRes_im_reg_3(67 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1131);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1131||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 67 to 65 of Complex4Add_multRes_re_reg_3(67 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1132||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 29 to 0 of Complex4Add_multRes_re_reg_3(67 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1133||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 66 to 65 of Complex4Add_prod1_im_reg_3(66 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1134||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 66 to 65 of Complex4Add_prod1_re_reg_3(66 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1135);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1135||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 66 to 65 of Complex4Add_prod2_im_reg_3(66 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1136||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 66 to 65 of Complex4Add_prod2_re_reg_3(66 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1137||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL265||@W:Removing unused bit 35 of Radix22ButterflyG1_btf2_im_reg_3(35 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1141||RADIX22FFT_SDF1_3.vhd(282);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_3.vhd'/linenumber/282
Implementation;Synthesis||CL265||@W:Removing unused bit 35 of Radix22ButterflyG1_btf2_re_reg_3(35 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1142||RADIX22FFT_SDF1_3.vhd(282);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_3.vhd'/linenumber/282
Implementation;Synthesis||CL265||@W:Removing unused bit 35 of Radix22ButterflyG1_btf1_im_reg_3(35 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1143);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1143||RADIX22FFT_SDF1_3.vhd(282);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_3.vhd'/linenumber/282
Implementation;Synthesis||CL265||@W:Removing unused bit 35 of Radix22ButterflyG1_btf1_re_reg_3(35 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1144);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1144||RADIX22FFT_SDF1_3.vhd(282);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_3.vhd'/linenumber/282
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_3.rtl.||LuSEE_PF_EVAL.srr(1146);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1146||RADIX22FFT_CTRL1_3.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_3.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1147);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1147||RADIX22FFT_CTRL1_3.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_3.vhd'/linenumber/132
Implementation;Synthesis||CD630||@N: Synthesizing work.twdlrom_3_1.rtl.||LuSEE_PF_EVAL.srr(1151);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1151||TWDLROM_3_1.vhd(24);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_3_1.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf2_2.rtl.||LuSEE_PF_EVAL.srr(1155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1155||RADIX22FFT_SDF2_2.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_2.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_im_0_2 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1156||RADIX22FFT_SDF2_2.vhd(165);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_2.vhd'/linenumber/165
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_re_0_2 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1157||RADIX22FFT_SDF2_2.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_2.vhd'/linenumber/178
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_2 is bound to entity SDFCommutator2, architecture rtl.||LuSEE_PF_EVAL.srr(1158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1158||RADIX22FFT_SDF2_2.vhd(191);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_2.vhd'/linenumber/191
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator2.rtl.||LuSEE_PF_EVAL.srr(1159);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1159||SDFCommutator2.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator2.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_2 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1160||SDFCommutator2.vhd(157);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator2.vhd'/linenumber/157
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_2 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1161);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1161||SDFCommutator2.vhd(170);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator2.vhd'/linenumber/170
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(1162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1162||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=34||LuSEE_PF_EVAL.srr(1165);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1165||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(1170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1170||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=34||LuSEE_PF_EVAL.srr(1173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1173||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CL260||@W:Pruning register bit 34 of Radix22ButterflyG2_btf1_im_reg(34 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1177||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 34 of Radix22ButterflyG2_btf2_im_reg(34 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1178||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 34 of Radix22ButterflyG2_btf2_re_reg(34 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1179);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1179||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 34 of Radix22ButterflyG2_btf1_re_reg(34 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1180||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_2.rtl.||LuSEE_PF_EVAL.srr(1182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1182||RADIX22FFT_CTRL1_2.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_2.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1183||RADIX22FFT_CTRL1_2.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_2.vhd'/linenumber/132
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf1_1.rtl.||LuSEE_PF_EVAL.srr(1187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1187||RADIX22FFT_SDF1_1.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_1.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_im_0_1 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1188||RADIX22FFT_SDF1_1.vhd(153);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_1.vhd'/linenumber/153
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_re_0_1_generic is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1189);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1189||RADIX22FFT_SDF1_1.vhd(166);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_1.vhd'/linenumber/166
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_1 is bound to entity SDFCommutator1, architecture rtl.||LuSEE_PF_EVAL.srr(1190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1190||RADIX22FFT_SDF1_1.vhd(179);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_1.vhd'/linenumber/179
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator1.rtl.||LuSEE_PF_EVAL.srr(1191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1191||SDFCommutator1.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator1.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_1 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1192||SDFCommutator1.vhd(157);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator1.vhd'/linenumber/157
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_1 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1193||SDFCommutator1.vhd(170);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator1.vhd'/linenumber/170
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(1194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1194||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=33||LuSEE_PF_EVAL.srr(1197);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1197||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(1202);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1202||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=33||LuSEE_PF_EVAL.srr(1205);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1205||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CL265||@W:Removing unused bit 33 of Radix22ButterflyG1_btf2_im_reg_3(33 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1209);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1209||RADIX22FFT_SDF1_1.vhd(268);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_1.vhd'/linenumber/268
Implementation;Synthesis||CL265||@W:Removing unused bit 33 of Radix22ButterflyG1_btf2_re_reg_3(33 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1210||RADIX22FFT_SDF1_1.vhd(268);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_1.vhd'/linenumber/268
Implementation;Synthesis||CL265||@W:Removing unused bit 33 of Radix22ButterflyG1_btf1_im_reg_3(33 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1211);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1211||RADIX22FFT_SDF1_1.vhd(268);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_1.vhd'/linenumber/268
Implementation;Synthesis||CL265||@W:Removing unused bit 33 of Radix22ButterflyG1_btf1_re_reg_3(33 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1212||RADIX22FFT_SDF1_1.vhd(268);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_1.vhd'/linenumber/268
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_1.rtl.||LuSEE_PF_EVAL.srr(1214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1214||RADIX22FFT_CTRL1_1.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_1.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1215);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1215||RADIX22FFT_CTRL1_1.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_1.vhd'/linenumber/132
Implementation;Synthesis||CD630||@N: Synthesizing work.weight_fold_instance_1_fixpt.rtl.||LuSEE_PF_EVAL.srr(1225);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1225||weight_fold_instance_1_fixpt.vhd(41);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/41
Implementation;Synthesis||CD247||@N: Instance u_buf_ram_generic is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1226||weight_fold_instance_1_fixpt.vhd(196);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/196
Implementation;Synthesis||CD247||@N: Instance u_buf_ram is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1227);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1227||weight_fold_instance_1_fixpt.vhd(209);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/209
Implementation;Synthesis||CD247||@N: Instance u_buf_ram_1 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1228);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1228||weight_fold_instance_1_fixpt.vhd(222);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/222
Implementation;Synthesis||CD247||@N: Instance u_buf_ram_2 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1229);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1229||weight_fold_instance_1_fixpt.vhd(235);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/235
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(1230);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1230||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8192, width=14||LuSEE_PF_EVAL.srr(1233);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1233||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CL169||@W:Pruning unused register tmp_14(13 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1237);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1237||weight_fold_instance_1_fixpt.vhd(411);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/411
Implementation;Synthesis||CL169||@W:Pruning unused register tmp_26(13 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1238);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1238||weight_fold_instance_1_fixpt.vhd(511);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/511
Implementation;Synthesis||CL169||@W:Pruning unused register tmp_38(13 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1239);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1239||weight_fold_instance_1_fixpt.vhd(623);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/623
Implementation;Synthesis||CL169||@W:Pruning unused register tmp_50(13 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1240||weight_fold_instance_1_fixpt.vhd(750);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/750
Implementation;Synthesis||CD630||@N: Synthesizing work.weight_streamer_fixpt.rtl.||LuSEE_PF_EVAL.srr(1242);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1242||weight_streamer_fixpt.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_streamer_fixpt.vhd'/linenumber/47
Implementation;Synthesis||CL240||@W:Signal ce_out is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1245);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1245||weight_streamer_fixpt.vhd(51);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_streamer_fixpt.vhd'/linenumber/51
Implementation;Synthesis||CL252||@W:Bit 0 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1249);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1249||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 1 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1250);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1250||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 2 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1251||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 3 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1252);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1252||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 4 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1253);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1253||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 5 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1254);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1254||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 6 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1255);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1255||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 7 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1256||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 8 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1257);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1257||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 9 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1258);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1258||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 10 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1259);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1259||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 11 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1260);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1260||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 12 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1261||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 13 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1262);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1262||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 14 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1263||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 15 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1264);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1264||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 16 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1265||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 17 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1266||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 18 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1267||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 19 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1268||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 20 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1269||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 21 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1270||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 22 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1271||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 23 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1272||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 24 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1273);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1273||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 25 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1274||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 26 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1275);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1275||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 27 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1276);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1276||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 28 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1277||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 29 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1278||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 30 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1279||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 31 of signal pks_s1_1 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1280||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 0 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1281);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1281||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 1 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1282||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 2 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1283);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1283||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 3 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1284||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 4 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1285);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1285||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 5 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1286||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 6 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1287);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1287||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 7 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1288||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 8 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1289);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1289||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 9 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1290||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 10 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1291);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1291||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 11 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1292||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 12 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1293);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1293||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 13 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1294||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 14 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1295);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1295||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 15 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1296);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1296||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 16 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1297);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1297||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 17 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1298||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 18 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1299);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1299||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 19 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1300||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 20 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1301);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1301||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 21 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1302||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 22 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1303||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 23 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1304||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 24 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1305||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 25 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1306||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 26 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1307);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1307||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 27 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1308);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1308||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 28 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1309||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 29 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1310||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 30 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1311||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 31 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1312||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 0 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1313);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1313||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 1 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1314||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 2 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1315);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1315||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 3 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1316||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 4 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1317);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1317||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 5 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1318||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 6 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1319||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 7 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1320||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 8 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1321||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 9 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1322||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 10 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1323||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 11 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1324||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 12 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1325||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 13 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1326||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 14 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1327||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 15 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1328||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 16 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1329||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 17 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1330||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 18 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1331||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 19 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1332||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 20 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1333||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 21 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1334||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 22 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1335||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 23 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1336||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 24 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1337||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 25 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1338||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 26 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1339||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 27 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1340||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 28 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1341||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 29 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1342||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 30 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1343||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL252||@W:Bit 31 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1344||spectrometer_fixpt.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/136
Implementation;Synthesis||CL169||@W:Pruning unused register X34I_s_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1345||spectrometer_fixpt.vhd(422);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/422
Implementation;Synthesis||CL169||@W:Pruning unused register X34R_s_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1346||spectrometer_fixpt.vhd(422);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/422
Implementation;Synthesis||CL169||@W:Pruning unused register X24I_s_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1347||spectrometer_fixpt.vhd(422);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/422
Implementation;Synthesis||CL169||@W:Pruning unused register X24R_s_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1348||spectrometer_fixpt.vhd(422);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/422
Implementation;Synthesis||CL169||@W:Pruning unused register X23I_s_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1349||spectrometer_fixpt.vhd(422);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/422
Implementation;Synthesis||CL169||@W:Pruning unused register X23R_s_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1350||spectrometer_fixpt.vhd(422);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/422
Implementation;Synthesis||CL169||@W:Pruning unused register X14I_s_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1351||spectrometer_fixpt.vhd(422);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/422
Implementation;Synthesis||CL169||@W:Pruning unused register X14R_s_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1352||spectrometer_fixpt.vhd(422);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/422
Implementation;Synthesis||CL169||@W:Pruning unused register X13I_s_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1353||spectrometer_fixpt.vhd(422);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/422
Implementation;Synthesis||CL169||@W:Pruning unused register X13R_s_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1354||spectrometer_fixpt.vhd(422);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/422
Implementation;Synthesis||CL169||@W:Pruning unused register X12I_s_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1355||spectrometer_fixpt.vhd(422);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/422
Implementation;Synthesis||CL169||@W:Pruning unused register X12R_s_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1356||spectrometer_fixpt.vhd(422);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/422
Implementation;Synthesis||CL169||@W:Pruning unused register A4_s_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1357||spectrometer_fixpt.vhd(422);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/422
Implementation;Synthesis||CL169||@W:Pruning unused register A3_s_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1358||spectrometer_fixpt.vhd(422);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/422
Implementation;Synthesis||CL169||@W:Pruning unused register A2_s_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1359||spectrometer_fixpt.vhd(422);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/422
Implementation;Synthesis||CL169||@W:Pruning unused register AVG_DLYr_2(3 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1360||spectrometer_fixpt.vhd(196);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/196
Implementation;Synthesis||CL169||@W:Pruning unused register deinterlace_DLYr_2(3 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1361||spectrometer_fixpt.vhd(196);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/196
Implementation;Synthesis||CL182||@W:Signal read but some bits are never set, assigning initial value to unassigned bits: pks_1||LuSEE_PF_EVAL.srr(1362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1362||spectrometer_fixpt.vhd(60);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/60
Implementation;Synthesis||CL182||@W:Signal read but some bits are never set, assigning initial value to unassigned bits: pks_3||LuSEE_PF_EVAL.srr(1363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1363||spectrometer_fixpt.vhd(60);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/60
Implementation;Synthesis||CD630||@N: Synthesizing work.ads4245_cntl.architecture_ads4245_cntl.||LuSEE_PF_EVAL.srr(1365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1365||ADS4245_CNTL.vhd(27);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADS4245_CNTL.vhd'/linenumber/27
Implementation;Synthesis||CD233||@N: Using sequential encoding for type adc_cntl_state_type.||LuSEE_PF_EVAL.srr(1366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1366||ADS4245_CNTL.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADS4245_CNTL.vhd'/linenumber/106
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||LuSEE_PF_EVAL.srr(1367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1367||ADS4245_CNTL.vhd(162);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADS4245_CNTL.vhd'/linenumber/162
Implementation;Synthesis||CG290||@W:Referenced variable reset is not in sensitivity list.||LuSEE_PF_EVAL.srr(1368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1368||ADS4245_CNTL.vhd(163);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADS4245_CNTL.vhd'/linenumber/163
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||LuSEE_PF_EVAL.srr(1369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1369||ADS4245_CNTL.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADS4245_CNTL.vhd'/linenumber/177
Implementation;Synthesis||CG290||@W:Referenced variable reset is not in sensitivity list.||LuSEE_PF_EVAL.srr(1370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1370||ADS4245_CNTL.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADS4245_CNTL.vhd'/linenumber/178
Implementation;Synthesis||CG290||@W:Referenced variable adc_cntl_state is not in sensitivity list.||LuSEE_PF_EVAL.srr(1371);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1371||ADS4245_CNTL.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADS4245_CNTL.vhd'/linenumber/178
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1372||ADS4245_CNTL.vhd(229);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADS4245_CNTL.vhd'/linenumber/229
Implementation;Synthesis||CD638||@W:Signal adc_sdout_net is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1373||ADS4245_CNTL.vhd(119);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADS4245_CNTL.vhd'/linenumber/119
Implementation;Synthesis||CD630||@N: Synthesizing work.io_registers.behavior.||LuSEE_PF_EVAL.srr(1380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1380||IO_registers.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/IO_registers.vhd'/linenumber/23
Implementation;Synthesis||CD638||@W:Signal wr_dly is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1381||IO_registers.vhd(149);liberoaction://cross_probe/hdl/file/'<project>/hdl/IO_registers.vhd'/linenumber/149
Implementation;Synthesis||CD638||@W:Signal version is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1382||IO_registers.vhd(150);liberoaction://cross_probe/hdl/file/'<project>/hdl/IO_registers.vhd'/linenumber/150
Implementation;Synthesis||CD638||@W:Signal date_o is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1383||IO_registers.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/hdl/IO_registers.vhd'/linenumber/151
Implementation;Synthesis||CD638||@W:Signal time_o is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1384||IO_registers.vhd(152);liberoaction://cross_probe/hdl/file/'<project>/hdl/IO_registers.vhd'/linenumber/152
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_io.architecture_uart_io.||LuSEE_PF_EVAL.srr(1389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1389||UART_IO.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/UART_IO.vhd'/linenumber/25
Implementation;Synthesis||CD638||@W:Signal start_s is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1390||UART_IO.vhd(64);liberoaction://cross_probe/hdl/file/'<project>/hdl/UART_IO.vhd'/linenumber/64
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_reader.architecture_uart_reader.||LuSEE_PF_EVAL.srr(1391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1391||uart_reader.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/25
Implementation;Synthesis||CD231||@N: Using onehot encoding for type uart_state_type. For example, enumeration s_idle is mapped to "100000000000000000".||LuSEE_PF_EVAL.srr(1392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1392||uart_reader.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/82
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1393);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1393||uart_reader.vhd(255);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/255
Implementation;Synthesis||CD638||@W:Signal DATA_reg_11 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1394||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CD638||@W:Signal DATA_reg_10 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1395||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_fifo.rtl.||LuSEE_PF_EVAL.srr(1396);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1396||UART_FIFO.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO.vhd'/linenumber/57
Implementation;Synthesis||CD630||@N: Synthesizing corefifo_lib.uart_fifo_uart_fifo_0_corefifo.translated.||LuSEE_PF_EVAL.srr(1397);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1397||COREFIFO.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1398);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1398||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/456
Implementation;Synthesis||CD638||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1399);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1399||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/457
Implementation;Synthesis||CD638||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1400||COREFIFO.vhd(460);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/460
Implementation;Synthesis||CD638||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1401);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1401||COREFIFO.vhd(461);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/461
Implementation;Synthesis||CD638||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1402||COREFIFO.vhd(462);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/462
Implementation;Synthesis||CD638||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1403);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1403||COREFIFO.vhd(466);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/466
Implementation;Synthesis||CD638||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1404||COREFIFO.vhd(469);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/469
Implementation;Synthesis||CD638||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1405);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1405||COREFIFO.vhd(486);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/486
Implementation;Synthesis||CD638||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1406||COREFIFO.vhd(490);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/490
Implementation;Synthesis||CD638||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1407||COREFIFO.vhd(491);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/491
Implementation;Synthesis||CD638||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1408||COREFIFO.vhd(500);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/500
Implementation;Synthesis||CD638||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1409||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/501
Implementation;Synthesis||CD638||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1410);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1410||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/503
Implementation;Synthesis||CD638||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1411||COREFIFO.vhd(512);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/512
Implementation;Synthesis||CD638||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1412);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1412||COREFIFO.vhd(513);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/513
Implementation;Synthesis||CD638||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1413);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1413||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/526
Implementation;Synthesis||CD638||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1414);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1414||COREFIFO.vhd(557);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/557
Implementation;Synthesis||CD638||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1415);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1415||COREFIFO.vhd(558);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/558
Implementation;Synthesis||CD638||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1416);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1416||COREFIFO.vhd(560);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/560
Implementation;Synthesis||CD638||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1417);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1417||COREFIFO.vhd(561);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/561
Implementation;Synthesis||CD638||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1418);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1418||COREFIFO.vhd(587);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/587
Implementation;Synthesis||CD638||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1419);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1419||COREFIFO.vhd(589);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/589
Implementation;Synthesis||CD638||@W:Signal reset_reg is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1420||COREFIFO.vhd(590);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/590
Implementation;Synthesis||CD638||@W:Signal reset_reg1 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1421||COREFIFO.vhd(591);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/591
Implementation;Synthesis||CD638||@W:Signal reset_rclk is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1422||COREFIFO.vhd(592);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/592
Implementation;Synthesis||CD638||@W:Signal reset_wclk is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1423||COREFIFO.vhd(593);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/593
Implementation;Synthesis||CD638||@W:Signal reset_syc_r is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1424||COREFIFO.vhd(594);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/594
Implementation;Synthesis||CD638||@W:Signal reset_syc_w is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1425||COREFIFO.vhd(595);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/595
Implementation;Synthesis||CD630||@N: Synthesizing corefifo_lib.uart_fifo_uart_fifo_0_ram_wrapper.generated.||LuSEE_PF_EVAL.srr(1426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1426||UART_FIFO_UART_FIFO_0_ram_wrapper.vhd(8);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/UART_FIFO_UART_FIFO_0_ram_wrapper.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing corefifo_lib.uart_fifo_uart_fifo_0_lsram_top.def_arch.||LuSEE_PF_EVAL.srr(1427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1427||UART_FIFO_UART_FIFO_0_LSRAM_top.vhd(8);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/UART_FIFO_UART_FIFO_0_LSRAM_top.vhd'/linenumber/8
Implementation;Synthesis||CL240||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1433||UART_FIFO_UART_FIFO_0_ram_wrapper.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/UART_FIFO_UART_FIFO_0_ram_wrapper.vhd'/linenumber/31
Implementation;Synthesis||CL240||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1434||UART_FIFO_UART_FIFO_0_ram_wrapper.vhd(30);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/UART_FIFO_UART_FIFO_0_ram_wrapper.vhd'/linenumber/30
Implementation;Synthesis||CL240||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1435);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1435||UART_FIFO_UART_FIFO_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/UART_FIFO_UART_FIFO_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis||CL240||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1436);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1436||UART_FIFO_UART_FIFO_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/UART_FIFO_UART_FIFO_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis||CD630||@N: Synthesizing corefifo_lib.uart_fifo_uart_fifo_0_corefifo_async.translated.||LuSEE_PF_EVAL.srr(1438);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1438||corefifo_async.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/33
Implementation;Synthesis||CD434||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||LuSEE_PF_EVAL.srr(1439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1439||corefifo_async.vhd(782);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/782
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1440||corefifo_async.vhd(1001);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1001
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1441||corefifo_async.vhd(1068);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1068
Implementation;Synthesis||CD638||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1442||corefifo_async.vhd(191);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/191
Implementation;Synthesis||CD638||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1443||corefifo_async.vhd(194);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/194
Implementation;Synthesis||CD638||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1444);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1444||corefifo_async.vhd(199);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/199
Implementation;Synthesis||CD638||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1445||corefifo_async.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/202
Implementation;Synthesis||CD638||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1446||corefifo_async.vhd(203);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/203
Implementation;Synthesis||CD638||@W:Signal neg_reset is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1447||corefifo_async.vhd(221);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/221
Implementation;Synthesis||CD630||@N: Synthesizing corefifo_lib.uart_fifo_uart_fifo_0_corefifo_graytobinconv.translated.||LuSEE_PF_EVAL.srr(1448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1448||corefifo_grayToBinConv.vhd(32);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_grayToBinConv.vhd'/linenumber/32
Implementation;Synthesis||CD434||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||LuSEE_PF_EVAL.srr(1449);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1449||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis||CD638||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1450);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1450||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis||CD630||@N: Synthesizing corefifo_lib.uart_fifo_uart_fifo_0_corefifo_nstagessync.translated.||LuSEE_PF_EVAL.srr(1454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1454||corefifo_NstagesSync.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_NstagesSync.vhd'/linenumber/31
Implementation;Synthesis||CL240||@W:Signal re_top_p is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1460);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1460||corefifo_async.vhd(203);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/203
Implementation;Synthesis||CL240||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1461);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1461||corefifo_async.vhd(191);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/191
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1462);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1462||corefifo_async.vhd(975);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/975
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft_4. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1463);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1463||corefifo_async.vhd(955);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/955
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_gray_fwft_3(10 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1464);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1464||corefifo_async.vhd(909);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/909
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_fwft_2(10 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1465||corefifo_async.vhd(909);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/909
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1466);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1466||corefifo_async.vhd(827);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/827
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1467||corefifo_async.vhd(827);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/827
Implementation;Synthesis||CL169||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1468);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1468||corefifo_async.vhd(811);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/811
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1469);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1469||corefifo_async.vhd(811);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/811
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1470||corefifo_async.vhd(798);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/798
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_bin_sync2_fwft_3(10 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1471||corefifo_async.vhd(748);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/748
Implementation;Synthesis||CL168||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||LuSEE_PF_EVAL.srr(1472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1472||corefifo_async.vhd(735);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/735
Implementation;Synthesis||CL168||@W:Removing instance Rd_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||LuSEE_PF_EVAL.srr(1473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1473||corefifo_async.vhd(718);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/718
Implementation;Synthesis||CL111||@W:All reachable assignments to overflow_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1474||corefifo_async.vhd(1091);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1091
Implementation;Synthesis||CL111||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1475||corefifo_async.vhd(1076);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1076
Implementation;Synthesis||CL111||@W:All reachable assignments to underflow_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1476);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1476||corefifo_async.vhd(1023);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1023
Implementation;Synthesis||CL111||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1477||corefifo_async.vhd(1008);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1008
Implementation;Synthesis||CL169||@W:Pruning unused register rdcnt_r(10 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1478||corefifo_async.vhd(991);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/991
Implementation;Synthesis||CL169||@W:Pruning unused register wrcnt_r(10 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1479||corefifo_async.vhd(1058);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1058
Implementation;Synthesis||CL240||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1483||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/501
Implementation;Synthesis||CL240||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1484||COREFIFO.vhd(500);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1485||COREFIFO.vhd(1454);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/1454
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1486||COREFIFO.vhd(1440);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/1440
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1487||COREFIFO.vhd(1356);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/1356
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1488||COREFIFO.vhd(1356);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/1356
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1489||COREFIFO.vhd(1356);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/1356
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1490||COREFIFO.vhd(1356);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/1356
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1491||COREFIFO.vhd(1356);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/1356
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1492||COREFIFO.vhd(1356);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/1356
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1493||COREFIFO.vhd(1341);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/1341
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1494||COREFIFO.vhd(1324);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/1324
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1_3(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1495||COREFIFO.vhd(1308);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/1308
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre_3(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1496||COREFIFO.vhd(1293);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/1293
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1497||COREFIFO.vhd(1244);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/1244
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1498);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1498||COREFIFO.vhd(1244);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/1244
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1499||COREFIFO.vhd(818);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/818
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1500||COREFIFO.vhd(818);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/818
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1501||COREFIFO.vhd(818);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/818
Implementation;Synthesis||CL252||@W:Bit 0 of signal DATA_reg_11 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1508||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CL252||@W:Bit 1 of signal DATA_reg_11 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1509||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CL252||@W:Bit 2 of signal DATA_reg_11 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1510||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CL252||@W:Bit 3 of signal DATA_reg_11 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1511||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CL271||@W:Pruning unused bits 7 to 0 of FF_Q_dly_4(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1514||uart_reader.vhd(143);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/143
Implementation;Synthesis||CD630||@N: Synthesizing work.coreuart_c0.rtl.||LuSEE_PF_EVAL.srr(1516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1516||COREUART_C0.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0.vhd'/linenumber/35
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_coreuart.translated.||LuSEE_PF_EVAL.srr(1517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1517||CoreUART.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/34
Implementation;Synthesis||CD434||@W:Signal rx_dout_reg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||LuSEE_PF_EVAL.srr(1518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1518||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/265
Implementation;Synthesis||CD434||@W:Signal parity_err_xhdl1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||LuSEE_PF_EVAL.srr(1519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1519||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/265
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1520||CoreUART.vhd(392);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/392
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1521||CoreUART.vhd(450);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/450
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_rx_async.translated.||LuSEE_PF_EVAL.srr(1522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1522||Rx_async.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/33
Implementation;Synthesis||CD233||@N: Using sequential encoding for type receive_states.||LuSEE_PF_EVAL.srr(1523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1523||Rx_async.vhd(64);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/64
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1524||Rx_async.vhd(233);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/233
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1525||Rx_async.vhd(253);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/253
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1526||Rx_async.vhd(256);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/256
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1527||Rx_async.vhd(318);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/318
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1528||Rx_async.vhd(423);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/423
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en_i and merging clear_parity_en_xhdl3. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(1531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1531||Rx_async.vhd(443);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/443
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1535||Tx_async.vhd(311);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/311
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1538||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1540||Clock_gen.vhd(109);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/109
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1541||Clock_gen.vhd(122);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/122
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1542||Clock_gen.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/135
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1543||Clock_gen.vhd(148);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/148
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1544||Clock_gen.vhd(161);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/161
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1545||Clock_gen.vhd(174);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/174
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1546||Clock_gen.vhd(187);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/187
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1547||Clock_gen.vhd(198);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/198
Implementation;Synthesis||CL169||@W:Pruning unused register overflow_reg_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1553||CoreUART.vhd(439);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/439
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty_5. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1554);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1554||CoreUART.vhd(414);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/414
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_5(7 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1555);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1555||CoreUART.vhd(399);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/399
Implementation;Synthesis||CL169||@W:Pruning unused register rx_state_4(1 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1556);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1556||CoreUART.vhd(367);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/367
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg0_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1557);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1557||CoreUART.vhd(350);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/350
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1558);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1558||CoreUART.vhd(350);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/350
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg0_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1559);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1559||CoreUART.vhd(333);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/333
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1560);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1560||CoreUART.vhd(333);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/333
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_write_tx_4. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1561);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1561||CoreUART.vhd(245);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/245
Implementation;Synthesis||CD638||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1569);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1569||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/456
Implementation;Synthesis||CD638||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1570);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1570||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/457
Implementation;Synthesis||CD638||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1571);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1571||COREFIFO.vhd(460);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/460
Implementation;Synthesis||CD638||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1572);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1572||COREFIFO.vhd(461);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/461
Implementation;Synthesis||CD638||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1573);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1573||COREFIFO.vhd(462);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/462
Implementation;Synthesis||CD638||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1574);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1574||COREFIFO.vhd(466);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/466
Implementation;Synthesis||CD638||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1575);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1575||COREFIFO.vhd(469);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/469
Implementation;Synthesis||CD638||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1576);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1576||COREFIFO.vhd(486);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/486
Implementation;Synthesis||CD638||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1577);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1577||COREFIFO.vhd(490);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/490
Implementation;Synthesis||CD638||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1578);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1578||COREFIFO.vhd(491);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/491
Implementation;Synthesis||CD638||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1579);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1579||COREFIFO.vhd(500);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/500
Implementation;Synthesis||CD638||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1580||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/501
Implementation;Synthesis||CD638||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1581||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/503
Implementation;Synthesis||CD638||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1582||COREFIFO.vhd(512);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/512
Implementation;Synthesis||CD638||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1583||COREFIFO.vhd(513);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/513
Implementation;Synthesis||CD638||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1584||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/526
Implementation;Synthesis||CD638||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1585||COREFIFO.vhd(557);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/557
Implementation;Synthesis||CD638||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1586||COREFIFO.vhd(558);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/558
Implementation;Synthesis||CD638||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1587||COREFIFO.vhd(560);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/560
Implementation;Synthesis||CD638||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1588||COREFIFO.vhd(561);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/561
Implementation;Synthesis||CD638||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1589||COREFIFO.vhd(587);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/587
Implementation;Synthesis||CD638||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1590||COREFIFO.vhd(589);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/589
Implementation;Synthesis||CD638||@W:Signal reset_reg is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1591||COREFIFO.vhd(590);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/590
Implementation;Synthesis||CD638||@W:Signal reset_reg1 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1592||COREFIFO.vhd(591);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/591
Implementation;Synthesis||CD638||@W:Signal reset_rclk is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1593||COREFIFO.vhd(592);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/592
Implementation;Synthesis||CD638||@W:Signal reset_wclk is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1594||COREFIFO.vhd(593);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/593
Implementation;Synthesis||CD638||@W:Signal reset_syc_r is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1595||COREFIFO.vhd(594);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/594
Implementation;Synthesis||CD638||@W:Signal reset_syc_w is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1596||COREFIFO.vhd(595);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/595
Implementation;Synthesis||CL240||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1602||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd'/linenumber/31
Implementation;Synthesis||CL240||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1603||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd(30);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd'/linenumber/30
Implementation;Synthesis||CL240||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1604||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis||CL240||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1605||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis||CD434||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||LuSEE_PF_EVAL.srr(1607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1607||corefifo_async.vhd(782);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/782
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1608||corefifo_async.vhd(1001);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1001
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1609||corefifo_async.vhd(1068);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1068
Implementation;Synthesis||CD638||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1610||corefifo_async.vhd(191);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/191
Implementation;Synthesis||CD638||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1611||corefifo_async.vhd(194);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/194
Implementation;Synthesis||CD638||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1612||corefifo_async.vhd(199);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/199
Implementation;Synthesis||CD638||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1613||corefifo_async.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/202
Implementation;Synthesis||CD638||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1614||corefifo_async.vhd(203);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/203
Implementation;Synthesis||CD638||@W:Signal neg_reset is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1615||corefifo_async.vhd(221);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/221
Implementation;Synthesis||CD434||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||LuSEE_PF_EVAL.srr(1616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1616||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis||CD638||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1617||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis||CL240||@W:Signal re_top_p is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1626||corefifo_async.vhd(203);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/203
Implementation;Synthesis||CL240||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1627||corefifo_async.vhd(191);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/191
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1628||corefifo_async.vhd(975);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/975
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft_4. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1629||corefifo_async.vhd(955);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/955
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_gray_fwft_3(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1630||corefifo_async.vhd(909);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/909
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_fwft_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1631||corefifo_async.vhd(909);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/909
Implementation;Synthesis||CL168||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||LuSEE_PF_EVAL.srr(1634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1634||corefifo_async.vhd(735);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/735
Implementation;Synthesis||CL168||@W:Removing instance Rd_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||LuSEE_PF_EVAL.srr(1635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1635||corefifo_async.vhd(718);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/718
Implementation;Synthesis||CL111||@W:All reachable assignments to overflow_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1636||corefifo_async.vhd(1091);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1091
Implementation;Synthesis||CL111||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1637||corefifo_async.vhd(1076);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1076
Implementation;Synthesis||CL111||@W:All reachable assignments to underflow_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1638||corefifo_async.vhd(1023);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1023
Implementation;Synthesis||CL111||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1639||corefifo_async.vhd(1008);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1008
Implementation;Synthesis||CL240||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1643);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1643||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/501
Implementation;Synthesis||CL240||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1644||COREFIFO.vhd(500);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/500
Implementation;Synthesis||CD638||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1649||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/456
Implementation;Synthesis||CD638||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1650||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/457
Implementation;Synthesis||CD638||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1651||COREFIFO.vhd(460);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/460
Implementation;Synthesis||CD638||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1652||COREFIFO.vhd(461);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/461
Implementation;Synthesis||CD638||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1653||COREFIFO.vhd(462);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/462
Implementation;Synthesis||CD638||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1654||COREFIFO.vhd(466);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/466
Implementation;Synthesis||CD638||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1655||COREFIFO.vhd(469);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/469
Implementation;Synthesis||CL240||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1663||COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd'/linenumber/31
Implementation;Synthesis||CL240||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1664||COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd(30);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd'/linenumber/30
Implementation;Synthesis||CL240||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1665||COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis||CL240||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1666||COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis||CD434||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||LuSEE_PF_EVAL.srr(1668);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1668||corefifo_async.vhd(782);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/782
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1669);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1669||corefifo_async.vhd(1001);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1001
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1670||corefifo_async.vhd(1068);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1068
Implementation;Synthesis||CD434||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||LuSEE_PF_EVAL.srr(1671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1671||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis||CL240||@W:Signal re_top_p is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1680);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1680||corefifo_async.vhd(203);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/203
Implementation;Synthesis||CL240||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1681||corefifo_async.vhd(191);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/191
Implementation;Synthesis||CL168||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||LuSEE_PF_EVAL.srr(1682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1682||corefifo_async.vhd(735);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/735
Implementation;Synthesis||CL168||@W:Removing instance Rd_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||LuSEE_PF_EVAL.srr(1683);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1683||corefifo_async.vhd(718);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/718
Implementation;Synthesis||CL111||@W:All reachable assignments to overflow_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1684);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1684||corefifo_async.vhd(1091);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1091
Implementation;Synthesis||CL111||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1685||corefifo_async.vhd(1076);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1076
Implementation;Synthesis||CL111||@W:All reachable assignments to underflow_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1686);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1686||corefifo_async.vhd(1023);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1023
Implementation;Synthesis||CL111||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1687||corefifo_async.vhd(1008);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1008
Implementation;Synthesis||CL240||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1691);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1691||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/501
Implementation;Synthesis||CL240||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1692);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1692||COREFIFO.vhd(500);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/500
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||LuSEE_PF_EVAL.srr(1720);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1720||corereset_pf.vhd(58);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORERESET_PF_C0/CORERESET_PF_C0_0/core/corereset_pf.vhd'/linenumber/58
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 10 of counter(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1729);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1729||LED_DIMMER_s.vhd(108);liberoaction://cross_probe/hdl/file/'<project>/hdl/LED_DIMMER_s.vhd'/linenumber/108
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 4 of CLK_GEN(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1730);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1730||LED_DIMMER_s.vhd(70);liberoaction://cross_probe/hdl/file/'<project>/hdl/LED_DIMMER_s.vhd'/linenumber/70
Implementation;Synthesis||CL159||@N: Input re_top is unused.||LuSEE_PF_EVAL.srr(1739);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1739||corefifo_async.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/87
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||LuSEE_PF_EVAL.srr(1744);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1744||COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd'/linenumber/25
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||LuSEE_PF_EVAL.srr(1745);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1745||COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||LuSEE_PF_EVAL.srr(1748);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1748||COREFIFO.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||LuSEE_PF_EVAL.srr(1749);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1749||COREFIFO.vhd(115);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/115
Implementation;Synthesis||CL159||@N: Input re_top is unused.||LuSEE_PF_EVAL.srr(1758);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1758||corefifo_async.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/87
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||LuSEE_PF_EVAL.srr(1763);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1763||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd'/linenumber/25
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||LuSEE_PF_EVAL.srr(1764);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1764||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||LuSEE_PF_EVAL.srr(1767);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1767||COREFIFO.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||LuSEE_PF_EVAL.srr(1768);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1768||COREFIFO.vhd(115);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/115
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of num_samples(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||LuSEE_PF_EVAL.srr(1773);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1773||ADC_UART_RDOUT.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADC_UART_RDOUT.vhd'/linenumber/47
Implementation;Synthesis||CL159||@N: Input ce_out is unused.||LuSEE_PF_EVAL.srr(1774);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1774||ADC_UART_RDOUT.vhd(41);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADC_UART_RDOUT.vhd'/linenumber/41
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||LuSEE_PF_EVAL.srr(1779);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1779||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||CL159||@N: Input tx_dout_reg is unused.||LuSEE_PF_EVAL.srr(1788);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1788||Tx_async.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/45
Implementation;Synthesis||CL159||@N: Input fifo_empty is unused.||LuSEE_PF_EVAL.srr(1789);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1789||Tx_async.vhd(46);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/46
Implementation;Synthesis||CL159||@N: Input fifo_full is unused.||LuSEE_PF_EVAL.srr(1790);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1790||Tx_async.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/47
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||LuSEE_PF_EVAL.srr(1793);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1793||Rx_async.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/264
Implementation;Synthesis||CL159||@N: Input re_top is unused.||LuSEE_PF_EVAL.srr(1810);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1810||corefifo_async.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/87
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||LuSEE_PF_EVAL.srr(1815);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1815||UART_FIFO_UART_FIFO_0_ram_wrapper.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/UART_FIFO_UART_FIFO_0_ram_wrapper.vhd'/linenumber/25
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||LuSEE_PF_EVAL.srr(1816);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1816||UART_FIFO_UART_FIFO_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/UART_FIFO_UART_FIFO_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||LuSEE_PF_EVAL.srr(1819);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1819||COREFIFO.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||LuSEE_PF_EVAL.srr(1820);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1820||COREFIFO.vhd(115);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/115
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register uart_wr_state.||LuSEE_PF_EVAL.srr(1825);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1825||uart_reader.vhd(143);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/143
Implementation;Synthesis||CL159||@N: Input FRAMING_ERR is unused.||LuSEE_PF_EVAL.srr(1846);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1846||uart_reader.vhd(32);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/32
Implementation;Synthesis||CL159||@N: Input OVERFLOW is unused.||LuSEE_PF_EVAL.srr(1847);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1847||uart_reader.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/33
Implementation;Synthesis||CL159||@N: Input PARITY_ERR is unused.||LuSEE_PF_EVAL.srr(1848);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1848||uart_reader.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/34
Implementation;Synthesis||CL246||@W:Input port bits 15 to 12 of wr_address(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||LuSEE_PF_EVAL.srr(1853);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1853||IO_registers.vhd(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/IO_registers.vhd'/linenumber/31
Implementation;Synthesis||CL246||@W:Input port bits 15 to 12 of rd_address(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||LuSEE_PF_EVAL.srr(1854);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1854||IO_registers.vhd(32);liberoaction://cross_probe/hdl/file/'<project>/hdl/IO_registers.vhd'/linenumber/32
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ADC_Cntl_state.||LuSEE_PF_EVAL.srr(1859);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1859||ADS4245_CNTL.vhd(191);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADS4245_CNTL.vhd'/linenumber/191
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of INDEX(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1868);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1868||weight_streamer_fixpt.vhd(4190);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_streamer_fixpt.vhd'/linenumber/4190
Implementation;Synthesis||CL159||@N: Input clk_enable is unused.||LuSEE_PF_EVAL.srr(1869);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1869||weight_streamer_fixpt.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_streamer_fixpt.vhd'/linenumber/50
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(1872);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1872||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of bndx_1(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1875);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1875||weight_fold_instance_1_fixpt.vhd(304);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/304
Implementation;Synthesis||CL260||@W:Pruning register bit 12 of ndx_2(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1876);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1876||weight_fold_instance_1_fixpt.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/264
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(1879);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1879||RADIX22FFT_CTRL1_1.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_1.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(1885);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1885||RADIX22FFT_CTRL1_1.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_1.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(1891);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1891||RADIX22FFT_CTRL1_1.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_1.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(1898);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1898||RADIX22FFT_CTRL1_1.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_1.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(1901);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1901||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(1904);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1904||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(1907);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1907||SDFCommutator1.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator1.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(1915);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1915||SDFCommutator1.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator1.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_mem_btf_switch.||LuSEE_PF_EVAL.srr(1923);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1923||SDFCommutator1.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator1.vhd'/linenumber/202
Implementation;Synthesis||CL159||@N: Input din_1_vld_dly is unused.||LuSEE_PF_EVAL.srr(1929);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1929||SDFCommutator1.vhd(27);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator1.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(1930);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1930||SDFCommutator1.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator1.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift xf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(1933);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1933||RADIX22FFT_SDF1_1.vhd(268);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_1.vhd'/linenumber/268
Implementation;Synthesis||CL135||@N: Found sequential shift btf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(1934);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1934||RADIX22FFT_SDF1_1.vhd(268);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_1.vhd'/linenumber/268
Implementation;Synthesis||CL260||@W:Pruning register bit 32 of dinXTwdl_im(32 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1935);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1935||RADIX22FFT_SDF1_1.vhd(227);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_1.vhd'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 32 of dinXTwdl_re(32 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1936);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1936||RADIX22FFT_SDF1_1.vhd(211);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_1.vhd'/linenumber/211
Implementation;Synthesis||CL260||@W:Pruning register bit 32 of Radix22ButterflyG1_dinXtwdl_re_dly1(32 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1937);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1937||RADIX22FFT_SDF1_1.vhd(268);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_1.vhd'/linenumber/268
Implementation;Synthesis||CL260||@W:Pruning register bit 32 of Radix22ButterflyG1_dinXtwdl_im_dly1(32 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1938);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1938||RADIX22FFT_SDF1_1.vhd(268);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_1.vhd'/linenumber/268
Implementation;Synthesis||CL260||@W:Pruning register bit 32 of Radix22ButterflyG1_dinXtwdl_re_dly2(32 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1939);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1939||RADIX22FFT_SDF1_1.vhd(268);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_1.vhd'/linenumber/268
Implementation;Synthesis||CL260||@W:Pruning register bit 32 of Radix22ButterflyG1_dinXtwdl_im_dly2(32 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1940);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1940||RADIX22FFT_SDF1_1.vhd(268);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_1.vhd'/linenumber/268
Implementation;Synthesis||CL159||@N: Input twdl_1_1_re is unused.||LuSEE_PF_EVAL.srr(1941);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1941||RADIX22FFT_SDF1_1.vhd(32);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_1.vhd'/linenumber/32
Implementation;Synthesis||CL159||@N: Input twdl_1_1_im is unused.||LuSEE_PF_EVAL.srr(1942);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1942||RADIX22FFT_SDF1_1.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_1.vhd'/linenumber/33
Implementation;Synthesis||CL159||@N: Input twdl_1_1_vld is unused.||LuSEE_PF_EVAL.srr(1943);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1943||RADIX22FFT_SDF1_1.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_1.vhd'/linenumber/34
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(1946);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1946||RADIX22FFT_CTRL1_2.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_2.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(1952);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1952||RADIX22FFT_CTRL1_2.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_2.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(1958);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1958||RADIX22FFT_CTRL1_2.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_2.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(1965);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1965||RADIX22FFT_CTRL1_2.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_2.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(1968);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1968||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(1971);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1971||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(1974);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1974||SDFCommutator2.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator2.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(1982);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1982||SDFCommutator2.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator2.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_mem_btf_switch.||LuSEE_PF_EVAL.srr(1990);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1990||SDFCommutator2.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator2.vhd'/linenumber/202
Implementation;Synthesis||CL159||@N: Input dout_1_1_vld is unused.||LuSEE_PF_EVAL.srr(1996);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1996||SDFCommutator2.vhd(27);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator2.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(1997);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/1997||SDFCommutator2.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator2.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_x_vld_dly with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2000);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2000||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_procEnb_dly2 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2001);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2001||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 33 of Radix22ButterflyG2_din_re_dly(33 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2002);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2002||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 33 of Radix22ButterflyG2_din_im_dly(33 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2003);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2003||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 33 of Radix22ButterflyG2_dinXTwdl_re_dly1(33 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2004);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2004||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 33 of Radix22ButterflyG2_dinXTwdl_im_dly1(33 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2005);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2005||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 33 of Radix22ButterflyG2_dinXTwdl_re_dly2(33 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2006);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2006||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 33 of Radix22ButterflyG2_dinXTwdl_im_dly2(33 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2007);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2007||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL177||@W:Sharing sequential element Radix22ButterflyG2_din_im_dly and merging Radix22ButterflyG2_dinXTwdl_im_dly1. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2008);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2008||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL177||@W:Sharing sequential element Radix22ButterflyG2_din_re_dly and merging Radix22ButterflyG2_dinXTwdl_re_dly1. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2009);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2009||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL135||@N: Found sequential shift twdl_3 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2012);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2012||TWDLROM_3_1.vhd(630);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_3_1.vhd'/linenumber/630
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2013);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2013||TWDLROM_3_1.vhd(27);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_3_1.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2014);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2014||TWDLROM_3_1.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_3_1.vhd'/linenumber/29
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(2017);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2017||RADIX22FFT_CTRL1_3.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_3.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(2023);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2023||RADIX22FFT_CTRL1_3.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_3.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(2029);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2029||RADIX22FFT_CTRL1_3.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_3.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2036);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2036||RADIX22FFT_CTRL1_3.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_3.vhd'/linenumber/29
Implementation;Synthesis||CL135||@N: Found sequential shift p_m1 with address depth of 5 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2039);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2039||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_m3 with address depth of 3 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2040);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2040||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_ma_mid with address depth of 3 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2041);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2041||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_ma_hi with address depth of 4 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2042);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2042||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_mb_mid with address depth of 3 words and data bit width of 15.||LuSEE_PF_EVAL.srr(2043);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2043||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift valid_out with address depth of 8 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2044);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2044||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p1(34) is always 0.||LuSEE_PF_EVAL.srr(2045);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2045||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p1(35) is always 0.||LuSEE_PF_EVAL.srr(2046);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2046||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p3(34) is always 0.||LuSEE_PF_EVAL.srr(2047);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2047||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p3(35) is always 0.||LuSEE_PF_EVAL.srr(2048);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2048||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_p3(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2049);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2049||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_p1(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2050);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2050||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_m1(35) is always 0.||LuSEE_PF_EVAL.srr(2051);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2051||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_m1(34) is always 0.||LuSEE_PF_EVAL.srr(2052);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2052||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_m1(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2053);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2053||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift vld_out_s3 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2056);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2056||Complex4Multiply_generic.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/260
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2057);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2057||Complex4Multiply_generic.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2058);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2058||Complex4Multiply_generic.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/35
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2061);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2061||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2064);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2064||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(2067);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2067||SDFCommutator3.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator3.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(2075);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2075||SDFCommutator3.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator3.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_mem_btf_switch.||LuSEE_PF_EVAL.srr(2083);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2083||SDFCommutator3.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator3.vhd'/linenumber/202
Implementation;Synthesis||CL159||@N: Input din_3_vld_dly is unused.||LuSEE_PF_EVAL.srr(2089);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2089||SDFCommutator3.vhd(27);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator3.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2090);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2090||SDFCommutator3.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator3.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift xf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2093);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2093||RADIX22FFT_SDF1_3.vhd(282);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_3.vhd'/linenumber/282
Implementation;Synthesis||CL135||@N: Found sequential shift btf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2094);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2094||RADIX22FFT_SDF1_3.vhd(282);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_3.vhd'/linenumber/282
Implementation;Synthesis||CL159||@N: Input twdl_3_1_vld is unused.||LuSEE_PF_EVAL.srr(2095);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2095||RADIX22FFT_SDF1_3.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_3.vhd'/linenumber/34
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(2098);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2098||RADIX22FFT_CTRL1_4.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_4.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(2104);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2104||RADIX22FFT_CTRL1_4.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_4.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(2110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2110||RADIX22FFT_CTRL1_4.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_4.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2117||RADIX22FFT_CTRL1_4.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_4.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2120||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2123);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2123||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(2126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2126||SDFCommutator4.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator4.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(2134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2134||SDFCommutator4.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator4.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_mem_btf_switch.||LuSEE_PF_EVAL.srr(2142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2142||SDFCommutator4.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator4.vhd'/linenumber/202
Implementation;Synthesis||CL159||@N: Input dout_3_1_vld is unused.||LuSEE_PF_EVAL.srr(2148);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2148||SDFCommutator4.vhd(27);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator4.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2149);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2149||SDFCommutator4.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator4.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_x_vld_dly with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2152||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_procEnb_dly2 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2153);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2153||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 35 of Radix22ButterflyG2_din_re_dly(35 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2154||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 35 of Radix22ButterflyG2_din_im_dly(35 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2155||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 35 of Radix22ButterflyG2_dinXTwdl_re_dly1(35 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2156||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 35 of Radix22ButterflyG2_dinXTwdl_im_dly1(35 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2157||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 35 of Radix22ButterflyG2_dinXTwdl_re_dly2(35 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2158||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 35 of Radix22ButterflyG2_dinXTwdl_im_dly2(35 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2159);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2159||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL177||@W:Sharing sequential element Radix22ButterflyG2_din_im_dly and merging Radix22ButterflyG2_dinXTwdl_im_dly1. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2160||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL177||@W:Sharing sequential element Radix22ButterflyG2_din_re_dly and merging Radix22ButterflyG2_dinXTwdl_re_dly1. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2161);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2161||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL135||@N: Found sequential shift twdl_5 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2164||TWDLROM_5_1.vhd(630);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_5_1.vhd'/linenumber/630
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of Radix22TwdlMapping_cnt(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2165);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2165||TWDLROM_5_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_5_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(1) is always 0.||LuSEE_PF_EVAL.srr(2166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2166||TWDLROM_5_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_5_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(0) is always 0.||LuSEE_PF_EVAL.srr(2167);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2167||TWDLROM_5_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_5_1.vhd'/linenumber/359
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of Radix22TwdlMapping_twdlAddrMap(8 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2168||TWDLROM_5_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_5_1.vhd'/linenumber/359
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of Radix22TwdlMapping_twdlAddr_raw(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2169||TWDLROM_5_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_5_1.vhd'/linenumber/359
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2170||TWDLROM_5_1.vhd(27);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_5_1.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2171||TWDLROM_5_1.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_5_1.vhd'/linenumber/29
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(2174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2174||RADIX22FFT_CTRL1_5.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_5.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(2180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2180||RADIX22FFT_CTRL1_5.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_5.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(2186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2186||RADIX22FFT_CTRL1_5.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_5.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2193||RADIX22FFT_CTRL1_5.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_5.vhd'/linenumber/29
Implementation;Synthesis||CL135||@N: Found sequential shift p_m1 with address depth of 5 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2196||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_m3 with address depth of 3 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2197);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2197||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_ma_mid with address depth of 3 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2198||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_ma_hi with address depth of 4 words and data bit width of 3.||LuSEE_PF_EVAL.srr(2199);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2199||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_mb_mid with address depth of 3 words and data bit width of 15.||LuSEE_PF_EVAL.srr(2200);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2200||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift valid_out with address depth of 8 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2201);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2201||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p1(34) is always 0.||LuSEE_PF_EVAL.srr(2202);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2202||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p1(35) is always 0.||LuSEE_PF_EVAL.srr(2203);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2203||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p3(34) is always 0.||LuSEE_PF_EVAL.srr(2204);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2204||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p3(35) is always 0.||LuSEE_PF_EVAL.srr(2205);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2205||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_p3(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2206||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_p1(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2207);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2207||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_m1(35) is always 0.||LuSEE_PF_EVAL.srr(2208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2208||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_m1(34) is always 0.||LuSEE_PF_EVAL.srr(2209);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2209||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_m1(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2210||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift vld_out_s3 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2213);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2213||Complex4Multiply_generic.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/260
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2214||Complex4Multiply_generic.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2215);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2215||Complex4Multiply_generic.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/35
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2218||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2221);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2221||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(2224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2224||SDFCommutator5.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator5.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(2232);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2232||SDFCommutator5.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator5.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_mem_btf_switch.||LuSEE_PF_EVAL.srr(2240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2240||SDFCommutator5.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator5.vhd'/linenumber/202
Implementation;Synthesis||CL159||@N: Input din_5_vld_dly is unused.||LuSEE_PF_EVAL.srr(2246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2246||SDFCommutator5.vhd(27);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator5.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2247);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2247||SDFCommutator5.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator5.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift xf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2250);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2250||RADIX22FFT_SDF1_5.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_5.vhd'/linenumber/281
Implementation;Synthesis||CL135||@N: Found sequential shift btf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2251||RADIX22FFT_SDF1_5.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_5.vhd'/linenumber/281
Implementation;Synthesis||CL159||@N: Input twdl_5_1_vld is unused.||LuSEE_PF_EVAL.srr(2252);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2252||RADIX22FFT_SDF1_5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_5.vhd'/linenumber/34
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(2255);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2255||RADIX22FFT_CTRL1_6.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_6.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(2261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2261||RADIX22FFT_CTRL1_6.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_6.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(2267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2267||RADIX22FFT_CTRL1_6.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_6.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2274||RADIX22FFT_CTRL1_6.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_6.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2277||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2280||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(2283);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2283||SDFCommutator6.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator6.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(2291);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2291||SDFCommutator6.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator6.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_mem_btf_switch.||LuSEE_PF_EVAL.srr(2299);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2299||SDFCommutator6.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator6.vhd'/linenumber/202
Implementation;Synthesis||CL159||@N: Input dout_5_1_vld is unused.||LuSEE_PF_EVAL.srr(2305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2305||SDFCommutator6.vhd(27);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator6.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2306||SDFCommutator6.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator6.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_x_vld_dly with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2309||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_procEnb_dly2 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2310||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 37 of Radix22ButterflyG2_din_re_dly(37 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2311||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 37 of Radix22ButterflyG2_din_im_dly(37 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2312||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 37 of Radix22ButterflyG2_dinXTwdl_re_dly1(37 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2313);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2313||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 37 of Radix22ButterflyG2_dinXTwdl_im_dly1(37 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2314||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 37 of Radix22ButterflyG2_dinXTwdl_re_dly2(37 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2315);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2315||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 37 of Radix22ButterflyG2_dinXTwdl_im_dly2(37 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2316||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL177||@W:Sharing sequential element Radix22ButterflyG2_din_im_dly and merging Radix22ButterflyG2_dinXTwdl_im_dly1. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2317);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2317||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL177||@W:Sharing sequential element Radix22ButterflyG2_din_re_dly and merging Radix22ButterflyG2_dinXTwdl_re_dly1. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2318||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL135||@N: Found sequential shift twdl_7 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2321||TWDLROM_7_1.vhd(630);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_7_1.vhd'/linenumber/630
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 0 of Radix22TwdlMapping_cnt(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2322||TWDLROM_7_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_7_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(3) is always 0.||LuSEE_PF_EVAL.srr(2323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2323||TWDLROM_7_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_7_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(2) is always 0.||LuSEE_PF_EVAL.srr(2324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2324||TWDLROM_7_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_7_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(1) is always 0.||LuSEE_PF_EVAL.srr(2325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2325||TWDLROM_7_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_7_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(0) is always 0.||LuSEE_PF_EVAL.srr(2326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2326||TWDLROM_7_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_7_1.vhd'/linenumber/359
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 0 of Radix22TwdlMapping_twdlAddrMap(8 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2327||TWDLROM_7_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_7_1.vhd'/linenumber/359
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 0 of Radix22TwdlMapping_twdlAddr_raw(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2328||TWDLROM_7_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_7_1.vhd'/linenumber/359
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2329||TWDLROM_7_1.vhd(27);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_7_1.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2330||TWDLROM_7_1.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_7_1.vhd'/linenumber/29
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(2333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2333||RADIX22FFT_CTRL1_7.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_7.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(2339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2339||RADIX22FFT_CTRL1_7.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_7.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(2345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2345||RADIX22FFT_CTRL1_7.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_7.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2352||RADIX22FFT_CTRL1_7.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_7.vhd'/linenumber/29
Implementation;Synthesis||CL135||@N: Found sequential shift p_m1 with address depth of 5 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2355||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_m3 with address depth of 3 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2356||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_ma_mid with address depth of 3 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2357||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_ma_hi with address depth of 4 words and data bit width of 5.||LuSEE_PF_EVAL.srr(2358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2358||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_mb_mid with address depth of 3 words and data bit width of 15.||LuSEE_PF_EVAL.srr(2359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2359||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift valid_out with address depth of 8 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2360||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p1(34) is always 0.||LuSEE_PF_EVAL.srr(2361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2361||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p1(35) is always 0.||LuSEE_PF_EVAL.srr(2362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2362||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p3(34) is always 0.||LuSEE_PF_EVAL.srr(2363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2363||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p3(35) is always 0.||LuSEE_PF_EVAL.srr(2364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2364||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_p3(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2365||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_p1(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2366||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_m1(35) is always 0.||LuSEE_PF_EVAL.srr(2367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2367||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_m1(34) is always 0.||LuSEE_PF_EVAL.srr(2368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2368||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_m1(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2369||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift vld_out_s3 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2372||Complex4Multiply_generic.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/260
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2373||Complex4Multiply_generic.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2374||Complex4Multiply_generic.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/35
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2377||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2380||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(2383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2383||SDFCommutator7.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator7.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(2391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2391||SDFCommutator7.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator7.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_mem_btf_switch.||LuSEE_PF_EVAL.srr(2399);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2399||SDFCommutator7.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator7.vhd'/linenumber/202
Implementation;Synthesis||CL159||@N: Input din_7_vld_dly is unused.||LuSEE_PF_EVAL.srr(2405);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2405||SDFCommutator7.vhd(27);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator7.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2406||SDFCommutator7.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator7.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift xf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2409||RADIX22FFT_SDF1_7.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_7.vhd'/linenumber/281
Implementation;Synthesis||CL135||@N: Found sequential shift btf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2410);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2410||RADIX22FFT_SDF1_7.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_7.vhd'/linenumber/281
Implementation;Synthesis||CL159||@N: Input twdl_7_1_vld is unused.||LuSEE_PF_EVAL.srr(2411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2411||RADIX22FFT_SDF1_7.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_7.vhd'/linenumber/34
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(2414);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2414||RADIX22FFT_CTRL1_8.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_8.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(2420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2420||RADIX22FFT_CTRL1_8.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_8.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(2426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2426||RADIX22FFT_CTRL1_8.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_8.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2433||RADIX22FFT_CTRL1_8.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_8.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2436);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2436||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2439||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(2442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2442||SDFCommutator8.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator8.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(2450);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2450||SDFCommutator8.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator8.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_mem_btf_switch.||LuSEE_PF_EVAL.srr(2458);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2458||SDFCommutator8.vhd(202);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator8.vhd'/linenumber/202
Implementation;Synthesis||CL159||@N: Input dout_7_1_vld is unused.||LuSEE_PF_EVAL.srr(2464);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2464||SDFCommutator8.vhd(27);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator8.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2465||SDFCommutator8.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator8.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_x_vld_dly with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2468);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2468||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_procEnb_dly2 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2469);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2469||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 39 of Radix22ButterflyG2_din_re_dly(39 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2470||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 39 of Radix22ButterflyG2_din_im_dly(39 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2471||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 39 of Radix22ButterflyG2_dinXTwdl_re_dly1(39 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2472||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 39 of Radix22ButterflyG2_dinXTwdl_im_dly1(39 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2473||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 39 of Radix22ButterflyG2_dinXTwdl_re_dly2(39 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2474||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 39 of Radix22ButterflyG2_dinXTwdl_im_dly2(39 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2475||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL177||@W:Sharing sequential element Radix22ButterflyG2_din_im_dly and merging Radix22ButterflyG2_dinXTwdl_im_dly1. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2476);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2476||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL177||@W:Sharing sequential element Radix22ButterflyG2_din_re_dly and merging Radix22ButterflyG2_dinXTwdl_re_dly1. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2477||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL135||@N: Found sequential shift twdl_9 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2480||TWDLROM_9_1.vhd(630);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_9_1.vhd'/linenumber/630
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 0 of Radix22TwdlMapping_cnt(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2481||TWDLROM_9_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_9_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(5) is always 0.||LuSEE_PF_EVAL.srr(2482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2482||TWDLROM_9_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_9_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(4) is always 0.||LuSEE_PF_EVAL.srr(2483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2483||TWDLROM_9_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_9_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(3) is always 0.||LuSEE_PF_EVAL.srr(2484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2484||TWDLROM_9_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_9_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(2) is always 0.||LuSEE_PF_EVAL.srr(2485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2485||TWDLROM_9_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_9_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(1) is always 0.||LuSEE_PF_EVAL.srr(2486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2486||TWDLROM_9_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_9_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(0) is always 0.||LuSEE_PF_EVAL.srr(2487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2487||TWDLROM_9_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_9_1.vhd'/linenumber/359
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 0 of Radix22TwdlMapping_twdlAddrMap(8 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2488||TWDLROM_9_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_9_1.vhd'/linenumber/359
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 0 of Radix22TwdlMapping_twdlAddr_raw(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2489||TWDLROM_9_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_9_1.vhd'/linenumber/359
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2490||TWDLROM_9_1.vhd(27);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_9_1.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2491||TWDLROM_9_1.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_9_1.vhd'/linenumber/29
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(2494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2494||RADIX22FFT_CTRL1_9.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_9.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(2500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2500||RADIX22FFT_CTRL1_9.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_9.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(2506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2506||RADIX22FFT_CTRL1_9.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_9.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2513||RADIX22FFT_CTRL1_9.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_9.vhd'/linenumber/29
Implementation;Synthesis||CL135||@N: Found sequential shift p_m1 with address depth of 5 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2516||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_m3 with address depth of 3 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2517||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_ma_mid with address depth of 3 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2518||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_ma_hi with address depth of 4 words and data bit width of 7.||LuSEE_PF_EVAL.srr(2519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2519||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_mb_mid with address depth of 3 words and data bit width of 15.||LuSEE_PF_EVAL.srr(2520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2520||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift valid_out with address depth of 8 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2521||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p1(34) is always 0.||LuSEE_PF_EVAL.srr(2522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2522||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p1(35) is always 0.||LuSEE_PF_EVAL.srr(2523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2523||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p3(34) is always 0.||LuSEE_PF_EVAL.srr(2524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2524||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p3(35) is always 0.||LuSEE_PF_EVAL.srr(2525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2525||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_p3(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2526||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_p1(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2527||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_m1(35) is always 0.||LuSEE_PF_EVAL.srr(2528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2528||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_m1(34) is always 0.||LuSEE_PF_EVAL.srr(2529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2529||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_m1(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2530||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift vld_out_s3 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2533||Complex4Multiply_generic.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/260
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2534||Complex4Multiply_generic.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2535||Complex4Multiply_generic.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/35
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2538||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(2541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2541||SDFCommutator9.vhd(182);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator9.vhd'/linenumber/182
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(2547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2547||SDFCommutator9.vhd(182);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator9.vhd'/linenumber/182
Implementation;Synthesis||CL159||@N: Input xf_re is unused.||LuSEE_PF_EVAL.srr(2553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2553||SDFCommutator9.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator9.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input xf_im is unused.||LuSEE_PF_EVAL.srr(2554);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2554||SDFCommutator9.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator9.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input xf_vld is unused.||LuSEE_PF_EVAL.srr(2555);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2555||SDFCommutator9.vhd(30);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator9.vhd'/linenumber/30
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2556);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2556||SDFCommutator9.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator9.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift xf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2559);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2559||RADIX22FFT_SDF1_9.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_9.vhd'/linenumber/281
Implementation;Synthesis||CL135||@N: Found sequential shift btf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2560);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2560||RADIX22FFT_SDF1_9.vhd(281);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_9.vhd'/linenumber/281
Implementation;Synthesis||CL159||@N: Input twdl_9_1_vld is unused.||LuSEE_PF_EVAL.srr(2561);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2561||RADIX22FFT_SDF1_9.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_9.vhd'/linenumber/34
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(2564);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2564||RADIX22FFT_CTRL1_10.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_10.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(2570);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2570||RADIX22FFT_CTRL1_10.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_10.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(2576);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2576||RADIX22FFT_CTRL1_10.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_10.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2583||RADIX22FFT_CTRL1_10.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_10.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2586||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2589||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of SDFCummutator_xWrAddr(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2592||SDFCommutator10.vhd(182);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator10.vhd'/linenumber/182
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of SDFCummutator_xRdAddr(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2593||SDFCommutator10.vhd(182);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator10.vhd'/linenumber/182
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(2594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2594||SDFCommutator10.vhd(182);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator10.vhd'/linenumber/182
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(2600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2600||SDFCommutator10.vhd(182);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator10.vhd'/linenumber/182
Implementation;Synthesis||CL159||@N: Input xf_re is unused.||LuSEE_PF_EVAL.srr(2606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2606||SDFCommutator10.vhd(28);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator10.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input xf_im is unused.||LuSEE_PF_EVAL.srr(2607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2607||SDFCommutator10.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator10.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input xf_vld is unused.||LuSEE_PF_EVAL.srr(2608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2608||SDFCommutator10.vhd(30);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator10.vhd'/linenumber/30
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2609||SDFCommutator10.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator10.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_x_vld_dly with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2612||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_procEnb_dly2 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2613||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 41 of Radix22ButterflyG2_din_re_dly(41 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2614||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 41 of Radix22ButterflyG2_din_im_dly(41 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2615||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 41 of Radix22ButterflyG2_dinXTwdl_re_dly1(41 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2616||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 41 of Radix22ButterflyG2_dinXTwdl_im_dly1(41 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2617||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 41 of Radix22ButterflyG2_dinXTwdl_re_dly2(41 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2618||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 41 of Radix22ButterflyG2_dinXTwdl_im_dly2(41 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2619||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL177||@W:Sharing sequential element Radix22ButterflyG2_din_im_dly and merging Radix22ButterflyG2_dinXTwdl_im_dly1. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2620||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL177||@W:Sharing sequential element Radix22ButterflyG2_din_re_dly and merging Radix22ButterflyG2_dinXTwdl_re_dly1. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2621||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of twdl_11_1_re(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2624||TWDLROM_11_1_array.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_11_1_array.vhd'/linenumber/55
Implementation;Synthesis||CL279||@W:Pruning register bits 29 to 18 of twdl_11_1_re(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2625||TWDLROM_11_1_array.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_11_1_array.vhd'/linenumber/55
Implementation;Synthesis||CL279||@W:Pruning register bits 16 to 14 of twdl_11_1_re(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2626||TWDLROM_11_1_array.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_11_1_array.vhd'/linenumber/55
Implementation;Synthesis||CL279||@W:Pruning register bits 12 to 10 of twdl_11_1_re(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2627||TWDLROM_11_1_array.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_11_1_array.vhd'/linenumber/55
Implementation;Synthesis||CL279||@W:Pruning register bits 8 to 7 of twdl_11_1_re(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2628||TWDLROM_11_1_array.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_11_1_array.vhd'/linenumber/55
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of twdl_11_1_im(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2629||TWDLROM_11_1_array.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_11_1_array.vhd'/linenumber/55
Implementation;Synthesis||CL279||@W:Pruning register bits 29 to 18 of twdl_11_1_im(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2630||TWDLROM_11_1_array.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_11_1_array.vhd'/linenumber/55
Implementation;Synthesis||CL279||@W:Pruning register bits 16 to 14 of twdl_11_1_im(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2631||TWDLROM_11_1_array.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_11_1_array.vhd'/linenumber/55
Implementation;Synthesis||CL279||@W:Pruning register bits 12 to 10 of twdl_11_1_im(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2632||TWDLROM_11_1_array.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_11_1_array.vhd'/linenumber/55
Implementation;Synthesis||CL279||@W:Pruning register bits 8 to 7 of twdl_11_1_im(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2633||TWDLROM_11_1_array.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_11_1_array.vhd'/linenumber/55
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of twdl_11_1_im(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2634||TWDLROM_11_1_array.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_11_1_array.vhd'/linenumber/55
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(2639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2639||RADIX22FFT_CTRL1_11.vhd(60);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_11.vhd'/linenumber/60
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(2645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2645||RADIX22FFT_CTRL1_11.vhd(60);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_11.vhd'/linenumber/60
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(2651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2651||RADIX22FFT_CTRL1_11.vhd(60);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_11.vhd'/linenumber/60
Implementation;Synthesis||CL135||@N: Found sequential shift p_m1 with address depth of 5 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2660||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_m3 with address depth of 3 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2661||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_ma_mid with address depth of 3 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2662||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_ma_hi with address depth of 4 words and data bit width of 9.||LuSEE_PF_EVAL.srr(2663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2663||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_mb_mid with address depth of 3 words and data bit width of 15.||LuSEE_PF_EVAL.srr(2664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2664||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift valid_out with address depth of 8 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2665||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p1(34) is always 0.||LuSEE_PF_EVAL.srr(2666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2666||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p1(35) is always 0.||LuSEE_PF_EVAL.srr(2667);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2667||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p3(34) is always 0.||LuSEE_PF_EVAL.srr(2668);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2668||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p3(35) is always 0.||LuSEE_PF_EVAL.srr(2669);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2669||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_p3(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2670||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_p1(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2671||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_m1(35) is always 0.||LuSEE_PF_EVAL.srr(2672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2672||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_m1(34) is always 0.||LuSEE_PF_EVAL.srr(2673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2673||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_m1(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2674||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift vld_out_s3 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2677);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2677||Complex4Multiply_generic.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/hdl/Complex4Multiply_generic.vhd'/linenumber/260
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(2682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2682||SDFCommutator11.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator11.vhd'/linenumber/181
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(2688);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2688||SDFCommutator11.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator11.vhd'/linenumber/181
Implementation;Synthesis||CL135||@N: Found sequential shift xf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2696);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2696||RADIX22FFT_SDF1_11.vhd(306);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_11.vhd'/linenumber/306
Implementation;Synthesis||CL135||@N: Found sequential shift btf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2697||RADIX22FFT_SDF1_11.vhd(306);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF1_11.vhd'/linenumber/306
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(2700);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2700||RADIX22FFT_CTRL1_12.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_12.vhd'/linenumber/66
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(2706);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2706||RADIX22FFT_CTRL1_12.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_12.vhd'/linenumber/66
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(2711);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2711||RADIX22FFT_CTRL1_12.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_12.vhd'/linenumber/66
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(2722);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2722||SDFCommutator12.vhd(187);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator12.vhd'/linenumber/187
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(2728);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2728||SDFCommutator12.vhd(187);liberoaction://cross_probe/hdl/file/'<project>/hdl/SDFCommutator12.vhd'/linenumber/187
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_x_vld_dly with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2736);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2736||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_procEnb_dly2 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2737);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2737||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_dinXTwdl_re_dly2 with address depth of 4 words and data bit width of 44.||LuSEE_PF_EVAL.srr(2738);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2738||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_dinXTwdl_im_dly2 with address depth of 4 words and data bit width of 44.||LuSEE_PF_EVAL.srr(2739);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2739||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||CL260||@W:Pruning register bit 43 of Radix22ButterflyG2_din_re_dly(43 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2740);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2740||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||CL260||@W:Pruning register bit 43 of Radix22ButterflyG2_din_im_dly(43 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2741);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2741||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rdStateMachineBitNatural_rdState.||LuSEE_PF_EVAL.srr(2746);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2746||RADIX2FFT_bitNatural.vhd(203);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX2FFT_bitNatural.vhd'/linenumber/203
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register wrStateMachineBitNatural_wrState.||LuSEE_PF_EVAL.srr(2753);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2753||RADIX2FFT_bitNatural.vhd(137);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX2FFT_bitNatural.vhd'/linenumber/137
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg with address depth of 3 words and data bit width of 32.||LuSEE_PF_EVAL.srr(2761);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2761||dsphdl_FFT.vhd(1295);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1295
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg_1 with address depth of 3 words and data bit width of 32.||LuSEE_PF_EVAL.srr(2762);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2762||dsphdl_FFT.vhd(1313);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1313
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg_4 with address depth of 3 words and data bit width of 34.||LuSEE_PF_EVAL.srr(2763);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2763||dsphdl_FFT.vhd(1375);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1375
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg_5 with address depth of 3 words and data bit width of 34.||LuSEE_PF_EVAL.srr(2764);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2764||dsphdl_FFT.vhd(1393);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1393
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg_7 with address depth of 3 words and data bit width of 36.||LuSEE_PF_EVAL.srr(2765);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2765||dsphdl_FFT.vhd(1433);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1433
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg_8 with address depth of 3 words and data bit width of 36.||LuSEE_PF_EVAL.srr(2766);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2766||dsphdl_FFT.vhd(1451);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1451
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg_10 with address depth of 3 words and data bit width of 38.||LuSEE_PF_EVAL.srr(2767);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2767||dsphdl_FFT.vhd(1491);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1491
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg_11 with address depth of 3 words and data bit width of 38.||LuSEE_PF_EVAL.srr(2768);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2768||dsphdl_FFT.vhd(1509);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1509
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg_13 with address depth of 3 words and data bit width of 40.||LuSEE_PF_EVAL.srr(2769);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2769||dsphdl_FFT.vhd(1549);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1549
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg_14 with address depth of 3 words and data bit width of 40.||LuSEE_PF_EVAL.srr(2770);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2770||dsphdl_FFT.vhd(1567);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1567
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg_16 with address depth of 3 words and data bit width of 42.||LuSEE_PF_EVAL.srr(2771);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2771||dsphdl_FFT.vhd(1607);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1607
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg_17 with address depth of 3 words and data bit width of 42.||LuSEE_PF_EVAL.srr(2772);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2772||dsphdl_FFT.vhd(1625);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/1625
Implementation;Synthesis||CL260||@W:Pruning register bit 32 of tmp_im_15(32 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2779);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2779||deinterlace_instance_12_fixpt.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/482
Implementation;Synthesis||CL260||@W:Pruning register bit 32 of tmp_im_8(32 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2780);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2780||deinterlace_instance_12_fixpt.vhd(427);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/427
Implementation;Synthesis||CL260||@W:Pruning register bit 32 of tmp_re_15(32 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2781);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2781||deinterlace_instance_12_fixpt.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/482
Implementation;Synthesis||CL260||@W:Pruning register bit 32 of tmp_re_8(32 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2782);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2782||deinterlace_instance_12_fixpt.vhd(427);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/427
Implementation;Synthesis||CL177||@W:Sharing sequential element tmp_re_15 and merging tmp_re_8. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2783);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2783||deinterlace_instance_12_fixpt.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/hdl/deinterlace_instance_12_fixpt.vhd'/linenumber/482
Implementation;Synthesis||CL135||@N: Found sequential shift p_m1 with address depth of 3 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2786);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2786||Multiply_generic_32.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/82
Implementation;Synthesis||CL135||@N: Found sequential shift p_ma_mid with address depth of 3 words and data bit width of 15.||LuSEE_PF_EVAL.srr(2787);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2787||Multiply_generic_32.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/82
Implementation;Synthesis||CL135||@N: Found sequential shift valid_out with address depth of 6 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2788);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2788||Multiply_generic_32.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit r_p1(34) is always 0.||LuSEE_PF_EVAL.srr(2789);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2789||Multiply_generic_32.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/82
Implementation;Synthesis||CL260||@W:Pruning register bit 34 of r_p1(34 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2790);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2790||Multiply_generic_32.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit r_m1(34) is always 0.||LuSEE_PF_EVAL.srr(2791);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2791||Multiply_generic_32.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/82
Implementation;Synthesis||CL260||@W:Pruning register bit 34 of r_m1(34 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2792);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2792||Multiply_generic_32.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/82
Implementation;Synthesis||CL135||@N: Found sequential shift bin_s5 with address depth of 5 words and data bit width of 13.||LuSEE_PF_EVAL.srr(2795);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2795||correlate_fixpt.vhd(164);liberoaction://cross_probe/hdl/file/'<project>/hdl/correlate_fixpt.vhd'/linenumber/164
Implementation;Synthesis||CL177||@W:Sharing sequential element ready_out and merging ce_out. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2800);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2800||average_stage1.vhd(94);liberoaction://cross_probe/hdl/file/'<project>/hdl/average_stage1.vhd'/linenumber/94
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||LuSEE_PF_EVAL.srr(2801);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2801||average_stage1.vhd(94);liberoaction://cross_probe/hdl/file/'<project>/hdl/average_stage1.vhd'/linenumber/94
Implementation;Synthesis||CL177||@W:Sharing sequential element w4_s3 and merging w4_s2. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2804);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2804||spectrometer_fixpt.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/260
Implementation;Synthesis||CL177||@W:Sharing sequential element w3_s3 and merging w3_s2. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2805);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2805||spectrometer_fixpt.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/260
Implementation;Synthesis||CL177||@W:Sharing sequential element w2_s3 and merging w2_s2. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2806);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2806||spectrometer_fixpt.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/260
Implementation;Synthesis||CL177||@W:Sharing sequential element w1_s3 and merging w1_s2. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2807);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2807||spectrometer_fixpt.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/260
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2833);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2833||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2835);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2835||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2837);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2837||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2839);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2839||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2841);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2841||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2843);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2843||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2845);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2845||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2847);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2847||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2849);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2849||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2851);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2851||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2853);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2853||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2855);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2855||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2857);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2857||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2859);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2859||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2861);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2861||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2863);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2863||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2865);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2865||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2867);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2867||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2869);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2869||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2871);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2871||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2873);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2873||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2875);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2875||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2877);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2877||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2879);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2879||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2881);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2881||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2883);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2883||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2885);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2885||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2887);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2887||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2889);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2889||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2891);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2891||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2893);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2893||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2895);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2895||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2897);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2897||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2899);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2899||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2901);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2901||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2903);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2903||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2905);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2905||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2907);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2907||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2909);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2909||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2911);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2911||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2913);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2913||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2915);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2915||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2917);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2917||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2919);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2919||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2921);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2921||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2923);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2923||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2925);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2925||polarfire_syn_comps.v(4253);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4253
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2927);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2927||polarfire_syn_comps.v(4437);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4437
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2929);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2929||polarfire_syn_comps.v(4478);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4478
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2931);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2931||polarfire_syn_comps.v(4504);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4504
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2933);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2933||polarfire_syn_comps.v(4521);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4521
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2935);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2935||polarfire_syn_comps.v(4598);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4598
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2937);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2937||polarfire_syn_comps.v(5362);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/5362
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2939);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2939||polarfire_syn_comps.v(6172);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6172
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2941);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2941||polarfire_syn_comps.v(6281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2943);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2943||polarfire_syn_comps.v(6319);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6319
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2945);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2945||polarfire_syn_comps.v(6392);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6392
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2947);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2947||polarfire_syn_comps.v(7281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/7281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2949);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2949||polarfire_syn_comps.v(8338);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/8338
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2951);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2951||polarfire_syn_comps.v(9297);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/9297
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2953);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2953||polarfire_syn_comps.v(10033);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10033
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2955);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2955||polarfire_syn_comps.v(10748);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10748
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2957);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2957||polarfire_syn_comps.v(10782);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10782
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2959);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2959||polarfire_syn_comps.v(10818);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10818
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2961);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2961||polarfire_syn_comps.v(10865);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10865
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2963);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2963||polarfire_syn_comps.v(10899);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10899
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2965);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2965||polarfire_syn_comps.v(11765);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/11765
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2967);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2967||polarfire_syn_comps.v(12808);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12808
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2969);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2969||polarfire_syn_comps.v(12820);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2971);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2971||polarfire_syn_comps.v(12831);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12831
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2973);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2973||polarfire_syn_comps.v(12844);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12844
Implementation;Synthesis||CG168||@W:Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(2985);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2985||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(52);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/52
Implementation;Synthesis||CG168||@W:Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(2986);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2986||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(52);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/52
Implementation;Synthesis||CG168||@W:Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(2987);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2987||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(52);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/52
Implementation;Synthesis||CG168||@W:Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(2988);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2988||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(52);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/52
Implementation;Synthesis||CG168||@W:Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(2989);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2989||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(52);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/52
Implementation;Synthesis||CG168||@W:Type of parameter BANK_EN_SIMULATION_DELAY on the instance I_BEN_7 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(2993);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2993||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(62);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/62
Implementation;Synthesis||CG168||@W:Type of parameter BANK_EN_SIMULATION_DELAY on the instance I_BEN_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(2997);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2997||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(64);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/64
Implementation;Synthesis||CG168||@W:Type of parameter BANK_EN_SIMULATION_DELAY on the instance I_BEN_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(2998);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2998||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(66);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/66
Implementation;Synthesis||CG168||@W:Type of parameter BANK_EN_SIMULATION_DELAY on the instance I_BEN_6 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(2999);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/2999||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/68
Implementation;Synthesis||CG168||@W:Type of parameter BANK_EN_SIMULATION_DELAY on the instance I_BEN_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(3000);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3000||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(70);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/70
Implementation;Synthesis||CG168||@W:Type of parameter BANK_EN_SIMULATION_DELAY on the instance I_BEN_5 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(3004);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3004||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(73);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/73
Implementation;Synthesis||CG168||@W:Type of parameter BANK_EN_SIMULATION_DELAY on the instance I_BEN_4 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(3008);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3008||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(76);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/76
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_12 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(3028);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3028||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(161);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_IOD_ADC_ADS4245/PF_IOD_RX/PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/161
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(3029);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3029||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(203);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_IOD_ADC_ADS4245/PF_IOD_RX/PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/203
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(3030);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3030||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(243);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_IOD_ADC_ADS4245/PF_IOD_RX/PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/243
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(3031);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3031||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(283);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_IOD_ADC_ADS4245/PF_IOD_RX/PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/283
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_13 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(3032);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3032||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(325);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_IOD_ADC_ADS4245/PF_IOD_RX/PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/325
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(3033);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3033||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(365);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_IOD_ADC_ADS4245/PF_IOD_RX/PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/365
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(3034);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3034||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(410);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_IOD_ADC_ADS4245/PF_IOD_RX/PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/410
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(3035);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3035||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(451);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_IOD_ADC_ADS4245/PF_IOD_RX/PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/451
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(3036);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3036||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_IOD_ADC_ADS4245/PF_IOD_RX/PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/496
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(3037);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3037||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(539);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_IOD_ADC_ADS4245/PF_IOD_RX/PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/539
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(3038);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3038||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(582);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_IOD_ADC_ADS4245/PF_IOD_RX/PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/582
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(3039);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3039||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(623);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_IOD_ADC_ADS4245/PF_IOD_RX/PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/623
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(3040);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3040||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(664);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_IOD_ADC_ADS4245/PF_IOD_RX/PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/664
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(3041);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3041||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(713);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_IOD_ADC_ADS4245/PF_IOD_RX/PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/713
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(3056);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3056||PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(37);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_CCC_C0/PF_CCC_C0_0/PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v'/linenumber/37
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||LuSEE_PF_EVAL.srr(3231);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3231||null;null
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance PF_RESET_inst.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||LuSEE_PF_EVAL.srr(3247);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3247||corereset_pf.vhd(58);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORERESET_PF_C0/CORERESET_PF_C0_0/core/corereset_pf.vhd'/linenumber/58
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3248);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3248||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(71);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/71
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3249);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3249||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(74);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/74
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.COREFIFO_C0_B_inst.COREFIFO_C0_0.re_set with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3250);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3250||COREFIFO.vhd(1261);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/1261
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.COREFIFO_C0_B_inst.COREFIFO_C0_0.RDATA_r[13:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3251||COREFIFO.vhd(1278);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/COREFIFO.vhd'/linenumber/1278
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.RD_spec_FF_bin with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3252);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3252||ADC_UART_RDOUT.vhd(169);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADC_UART_RDOUT.vhd'/linenumber/169
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.RD_spec_FF_D with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3253);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3253||ADC_UART_RDOUT.vhd(169);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADC_UART_RDOUT.vhd'/linenumber/169
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.RD_spec_FF_C with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3254);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3254||ADC_UART_RDOUT.vhd(169);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADC_UART_RDOUT.vhd'/linenumber/169
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.RD_spec_FF_B with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3255);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3255||ADC_UART_RDOUT.vhd(169);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADC_UART_RDOUT.vhd'/linenumber/169
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.RD_spec_FF_A with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3256||ADC_UART_RDOUT.vhd(169);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADC_UART_RDOUT.vhd'/linenumber/169
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.RD_FF_B with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3257);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3257||ADC_UART_RDOUT.vhd(169);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADC_UART_RDOUT.vhd'/linenumber/169
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.RD_FF_A with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3258);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3258||ADC_UART_RDOUT.vhd(169);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADC_UART_RDOUT.vhd'/linenumber/169
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.CNT_EN with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3259);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3259||ADC_UART_RDOUT.vhd(169);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADC_UART_RDOUT.vhd'/linenumber/169
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.FF_spec_WE_srt with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3260);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3260||ADC_UART_RDOUT.vhd(319);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADC_UART_RDOUT.vhd'/linenumber/319
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.FF_spec_WE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3261||ADC_UART_RDOUT.vhd(319);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADC_UART_RDOUT.vhd'/linenumber/319
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.FF_WE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3262);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3262||ADC_UART_RDOUT.vhd(295);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADC_UART_RDOUT.vhd'/linenumber/295
Implementation;Synthesis||FX1171||@N: Found instance UART_IO_0.uart_reader_i.Reg_OPCODE[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3263||uart_reader.vhd(274);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/274
Implementation;Synthesis||FX1171||@N: Found instance UART_IO_0.uart_reader_i.Reg_RX_DATA[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3264);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3264||uart_reader.vhd(274);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/274
Implementation;Synthesis||FX1171||@N: Found instance UART_IO_0.uart_reader_i.Reg_ADDR[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3265||uart_reader.vhd(274);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/274
Implementation;Synthesis||FX1171||@N: Found instance UART_IO_0.uart_reader_i.WEN with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3266||uart_reader.vhd(143);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/143
Implementation;Synthesis||FX1171||@N: Found instance UART_IO_0.uart_reader_i.FF_RE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3267||uart_reader.vhd(143);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/143
Implementation;Synthesis||FX1171||@N: Found instance UART_IO_0.uart_reader_i.FF_AFULL with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3268||uart_reader.vhd(128);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/128
Implementation;Synthesis||FX1171||@N: Found instance ADS4245_CNTL_inst.ADC_SEN with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3269||ADS4245_CNTL.vhd(191);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADS4245_CNTL.vhd'/linenumber/191
Implementation;Synthesis||FX1171||@N: Found instance ADS4245_CNTL_inst.ADC_SDATA with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3270||ADS4245_CNTL.vhd(191);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADS4245_CNTL.vhd'/linenumber/191
Implementation;Synthesis||FX1171||@N: Found instance ADS4245_CNTL_inst.ADC_SCLK with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3271||ADS4245_CNTL.vhd(191);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADS4245_CNTL.vhd'/linenumber/191
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.u_buf_ram_2.data_int[13:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3272||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.tmp_52[13:0] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.tmp_40[13:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3273);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3273||weight_fold_instance_1_fixpt.vhd(766);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/766
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.tmp_40[13:0] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.tmp_28[13:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3274||weight_fold_instance_1_fixpt.vhd(639);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/639
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.tmp_28[13:0] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.tmp_16[13:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3275);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3275||weight_fold_instance_1_fixpt.vhd(527);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/527
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF1_1_1.u_dataMEM_re_0_1_generic.data_int[32:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3276);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3276||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF1_1_1.u_SDFCOMMUTATOR_1.u_dataXMEM_im_0_1.data_int[32:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3277||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_2_1.u_dataMEM_re_0_2.data_int[33:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3278||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_2_1.u_SDFCOMMUTATOR_2.u_dataXMEM_im_0_2.data_int[33:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3279||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF1_3_1.u_dataMEM_re_0_3.data_int[34:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3280||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF1_3_1.u_SDFCOMMUTATOR_3.u_dataXMEM_im_0_3.data_int[34:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3281);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3281||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_4_1.u_dataMEM_re_0_4.data_int[35:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3282||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_4_1.u_SDFCOMMUTATOR_4.u_dataXMEM_im_0_4.data_int[35:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3283);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3283||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF1_5_1.u_dataMEM_re_0_5.data_int[36:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3284||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF1_5_1.u_SDFCOMMUTATOR_5.u_dataXMEM_im_0_5.data_int[36:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3285);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3285||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_6_1.u_dataMEM_re_0_6.data_int[37:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3286||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_6_1.u_SDFCOMMUTATOR_6.u_dataXMEM_im_0_6.data_int[37:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3287);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3287||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF1_7_1.u_dataMEM_re_0_7.data_int[38:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3288||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF1_7_1.u_SDFCOMMUTATOR_7.u_dataXMEM_im_0_7.data_int[38:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3289);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3289||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_8_1.u_dataMEM_re_0_8.data_int[39:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3290||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_8_1.u_SDFCOMMUTATOR_8.u_dataXMEM_im_0_8.data_int[39:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3291);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3291||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF1_9_1.u_SDFCOMMUTATOR_9.u_dataXMEM_im_0_9.data_int[40:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3292||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_10_1.u_dataMEM_re_0_10.data_int[41:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3293);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3293||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_10_1.u_SDFCOMMUTATOR_10.u_dataXMEM_im_0_10.data_int[41:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3294||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF1_11_1.u_SDFCOMMUTATOR_11.u_dataXMEM_im_0_11.data_int[42:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3295);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3295||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.u_SDFCOMMUTATOR_12.u_dataXMEM_im_0_12.data_int[43:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3296);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3296||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.din_re_dly1_0[43] because it is equivalent to instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.din_re_dly1_0[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3297);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3297||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.din_im_dly1_0[43] because it is equivalent to instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.din_im_dly1_0[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3298||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.btfin_re_1[43] because it is equivalent to instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.btfin_re_1[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3299);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3299||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.Radix22ButterflyG2_dinXTwdl_re_dly1_2[43] because it is equivalent to instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.Radix22ButterflyG2_dinXTwdl_re_dly1_2[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3300||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.Radix22ButterflyG2_dinXTwdl_re_dly2_3[43] because it is equivalent to instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.Radix22ButterflyG2_dinXTwdl_re_dly2_3[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3301);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3301||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.btfin_im_1[43] because it is equivalent to instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.btfin_im_1[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3302||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.Radix22ButterflyG2_dinXTwdl_im_dly1_2[43] because it is equivalent to instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.Radix22ButterflyG2_dinXTwdl_im_dly1_2[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3303||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.Radix22ButterflyG2_dinXTwdl_im_dly2_3[43] because it is equivalent to instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.Radix22ButterflyG2_dinXTwdl_im_dly2_3[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3304||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_NaturalOrder_Stage.u_dataMEM_re_1.data_int[43:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3305||SimpleDualPortRAM_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.deinterlace_instance_12_fixpt_inst.u_buf_ram_generic.data_int[63:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3306||SimpleDualPortRAM_generic_block.vhd(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic_block.vhd'/linenumber/58
Implementation;Synthesis||BN132||@W:Removing user instance spectrometer_fixpt_inst.correlate_fixpt_inst.ch1re_x_conj_ch2im because it is equivalent to instance spectrometer_fixpt_inst.correlate_fixpt_inst.ch1im_x_conj_ch2im. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3307);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3307||correlate_fixpt.vhd(250);liberoaction://cross_probe/hdl/file/'<project>/hdl/correlate_fixpt.vhd'/linenumber/250
Implementation;Synthesis||FX1171||@N: Found instance spectrometer_fixpt_inst.average_instance_P1_fixpt_inst.read_address[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3308);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3308||average_stage1.vhd(94);liberoaction://cross_probe/hdl/file/'<project>/hdl/average_stage1.vhd'/linenumber/94
Implementation;Synthesis||FX1171||@N: Found instance spectrometer_fixpt_inst.average_instance_P1_fixpt_inst.first_time with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3309||average_stage1.vhd(94);liberoaction://cross_probe/hdl/file/'<project>/hdl/average_stage1.vhd'/linenumber/94
Implementation;Synthesis||FX1171||@N: Found instance spectrometer_fixpt_inst.average_instance_P1_fixpt_inst.sum[51:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3310||average_stage1.vhd(94);liberoaction://cross_probe/hdl/file/'<project>/hdl/average_stage1.vhd'/linenumber/94
Implementation;Synthesis||FX1171||@N: Found instance spectrometer_fixpt_inst.average_instance_P1_fixpt_inst.index[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3311||average_stage1.vhd(94);liberoaction://cross_probe/hdl/file/'<project>/hdl/average_stage1.vhd'/linenumber/94
Implementation;Synthesis||FX1171||@N: Found instance spectrometer_fixpt_inst.average_instance_P1_fixpt_inst.count_s[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3312||average_stage1.vhd(94);liberoaction://cross_probe/hdl/file/'<project>/hdl/average_stage1.vhd'/linenumber/94
Implementation;Synthesis||BN362||@N: Removing sequential instance SDFController_multiply_J_reg (in view: work.RADIX22FFT_CTRL1_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3323||RADIX22FFT_CTRL1_1.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_1.vhd'/linenumber/73
Implementation;Synthesis||BN362||@N: Removing sequential instance SDFController_multjState[0:3] (in view: work.RADIX22FFT_CTRL1_1(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3324||RADIX22FFT_CTRL1_1.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_1.vhd'/linenumber/73
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_34_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3325||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_34_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3326||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_34_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3327||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_34_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3328||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s4 (in view: work.Multiply_generic_34_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3329||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s3 (in view: work.Multiply_generic_34_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3330||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s2 (in view: work.Multiply_generic_34_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3331||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s1 (in view: work.Multiply_generic_34_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3332||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_34_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3333||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_34_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3334||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_34_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3335||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_34_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3336||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s4 (in view: work.Multiply_generic_34_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3337||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s3 (in view: work.Multiply_generic_34_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3338||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s2 (in view: work.Multiply_generic_34_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3339||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s1 (in view: work.Multiply_generic_34_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3340||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_34_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3341||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_34_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3342||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_34_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3343||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_34_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3344||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s4 (in view: work.Multiply_generic_34_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3345||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s3 (in view: work.Multiply_generic_34_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3346||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s2 (in view: work.Multiply_generic_34_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3347||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s1 (in view: work.Multiply_generic_34_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3348||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance SDFController_multiply_J_reg (in view: work.RADIX22FFT_CTRL1_3(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3349||RADIX22FFT_CTRL1_3.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_3.vhd'/linenumber/73
Implementation;Synthesis||BN362||@N: Removing sequential instance SDFController_multjState[0:3] (in view: work.RADIX22FFT_CTRL1_3(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3350||RADIX22FFT_CTRL1_3.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_3.vhd'/linenumber/73
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_36_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3351||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_36_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3352||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_36_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3353||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_36_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3354||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s4 (in view: work.Multiply_generic_36_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3355||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s3 (in view: work.Multiply_generic_36_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3356||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s2 (in view: work.Multiply_generic_36_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3357||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s1 (in view: work.Multiply_generic_36_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3358||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_36_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3359||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_36_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3360||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_36_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3361||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_36_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3362||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s4 (in view: work.Multiply_generic_36_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3363||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s3 (in view: work.Multiply_generic_36_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3364||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s2 (in view: work.Multiply_generic_36_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3365||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s1 (in view: work.Multiply_generic_36_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3366||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_36_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3367||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_36_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3368||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_36_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3369||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_36_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3370||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s4 (in view: work.Multiply_generic_36_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3371);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3371||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s3 (in view: work.Multiply_generic_36_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3372||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s2 (in view: work.Multiply_generic_36_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3373||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s1 (in view: work.Multiply_generic_36_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3374||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance SDFController_multiply_J_reg (in view: work.RADIX22FFT_CTRL1_5(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3375||RADIX22FFT_CTRL1_5.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_5.vhd'/linenumber/73
Implementation;Synthesis||BN362||@N: Removing sequential instance SDFController_multjState[0:3] (in view: work.RADIX22FFT_CTRL1_5(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3376||RADIX22FFT_CTRL1_5.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_5.vhd'/linenumber/73
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_38_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3377||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_38_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3378||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_38_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3379||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_38_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3380||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s4 (in view: work.Multiply_generic_38_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3381||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s3 (in view: work.Multiply_generic_38_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3382||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s2 (in view: work.Multiply_generic_38_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3383||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s1 (in view: work.Multiply_generic_38_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3384||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_38_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3385);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3385||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_38_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3386||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_38_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3387||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_38_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3388||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s4 (in view: work.Multiply_generic_38_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3389||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s3 (in view: work.Multiply_generic_38_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3390||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s2 (in view: work.Multiply_generic_38_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3391||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s1 (in view: work.Multiply_generic_38_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3392||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_38_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3393);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3393||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_38_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3394||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_38_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3395||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_38_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3396);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3396||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s4 (in view: work.Multiply_generic_38_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3397);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3397||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s3 (in view: work.Multiply_generic_38_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3398);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3398||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s2 (in view: work.Multiply_generic_38_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3399);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3399||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s1 (in view: work.Multiply_generic_38_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3400||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance SDFController_multiply_J_reg (in view: work.RADIX22FFT_CTRL1_7(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3401);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3401||RADIX22FFT_CTRL1_7.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_7.vhd'/linenumber/73
Implementation;Synthesis||BN362||@N: Removing sequential instance SDFController_multjState[0:3] (in view: work.RADIX22FFT_CTRL1_7(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3402||RADIX22FFT_CTRL1_7.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_7.vhd'/linenumber/73
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_40_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3403);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3403||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_40_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3404||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_40_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3405);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3405||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_40_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3406||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s4 (in view: work.Multiply_generic_40_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3407||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s3 (in view: work.Multiply_generic_40_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3408||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s2 (in view: work.Multiply_generic_40_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3409||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s1 (in view: work.Multiply_generic_40_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3410);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3410||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_40_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3411||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_40_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3412);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3412||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_40_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3413);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3413||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_40_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3414);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3414||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s4 (in view: work.Multiply_generic_40_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3415);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3415||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s3 (in view: work.Multiply_generic_40_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3416);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3416||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s2 (in view: work.Multiply_generic_40_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3417);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3417||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s1 (in view: work.Multiply_generic_40_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3418);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3418||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_40_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3419);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3419||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_40_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3420||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_40_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3421||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_40_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3422||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN115||@N: Removing instance ch1im_x_ch2re (in view: work.correlate_fixpt_32(rtl)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3425||correlate_fixpt.vhd(269);liberoaction://cross_probe/hdl/file/'<project>/hdl/correlate_fixpt.vhd'/linenumber/269
Implementation;Synthesis||BN115||@N: Removing instance ch2re_x_ch2re (in view: work.correlate_fixpt_32(rtl)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3426||correlate_fixpt.vhd(359);liberoaction://cross_probe/hdl/file/'<project>/hdl/correlate_fixpt.vhd'/linenumber/359
Implementation;Synthesis||BN115||@N: Removing instance ch3re_x_ch4re (in view: work.correlate_fixpt_32(rtl)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3427||correlate_fixpt.vhd(416);liberoaction://cross_probe/hdl/file/'<project>/hdl/correlate_fixpt.vhd'/linenumber/416
Implementation;Synthesis||BN115||@N: Removing instance ch4re_x_ch4re (in view: work.correlate_fixpt_32(rtl)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3428);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3428||correlate_fixpt.vhd(454);liberoaction://cross_probe/hdl/file/'<project>/hdl/correlate_fixpt.vhd'/linenumber/454
Implementation;Synthesis||BN115||@N: Removing instance ch2im_x_conj_ch2im (in view: work.correlate_fixpt_32(rtl)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3429);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3429||correlate_fixpt.vhd(378);liberoaction://cross_probe/hdl/file/'<project>/hdl/correlate_fixpt.vhd'/linenumber/378
Implementation;Synthesis||BN115||@N: Removing instance ch3im_x_conj_ch4im (in view: work.correlate_fixpt_32(rtl)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3430);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3430||correlate_fixpt.vhd(435);liberoaction://cross_probe/hdl/file/'<project>/hdl/correlate_fixpt.vhd'/linenumber/435
Implementation;Synthesis||BN115||@N: Removing instance ch4im_x_conj_ch4im (in view: work.correlate_fixpt_32(rtl)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3431);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3431||correlate_fixpt.vhd(473);liberoaction://cross_probe/hdl/file/'<project>/hdl/correlate_fixpt.vhd'/linenumber/473
Implementation;Synthesis||BN115||@N: Removing instance ch1im_x_conj_ch2im (in view: work.correlate_fixpt_32(rtl)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3432);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3432||correlate_fixpt.vhd(231);liberoaction://cross_probe/hdl/file/'<project>/hdl/correlate_fixpt.vhd'/linenumber/231
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.correlate_fixpt_inst.ch1re_x_ch1re.p_mult.p_mb_lo_0[16:0] because it is equivalent to instance spectrometer_fixpt_inst.correlate_fixpt_inst.ch1re_x_ch1re.p_mult.p_ma_lo_0[16:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3433||Multiply_generic_32.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/82
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.correlate_fixpt_inst.ch1re_x_ch1re.p_mult.p_mb_lo_1[16:0] because it is equivalent to instance spectrometer_fixpt_inst.correlate_fixpt_inst.ch1re_x_ch1re.p_mult.p_ma_lo_1[16:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3434||Multiply_generic_32.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/82
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.correlate_fixpt_inst.ch1re_x_ch1re.p_ma_mid_0_0[14:0] because it is equivalent to instance spectrometer_fixpt_inst.correlate_fixpt_inst.ch1re_x_ch1re.p_mult.p_mb_mid_0[14:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3435);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3435||Multiply_generic_32.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/82
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.correlate_fixpt_inst.ch1re_x_ch1re.p_ma_mid_1_1[14:0] because it is equivalent to instance spectrometer_fixpt_inst.correlate_fixpt_inst.ch1re_x_ch1re.p_mult.p_mb_mid_1[14:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3436);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3436||Multiply_generic_32.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/82
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.correlate_fixpt_inst.ch1re_x_ch1re.p_ma_mid_2_2[14:0] because it is equivalent to instance spectrometer_fixpt_inst.correlate_fixpt_inst.ch1re_x_ch1re.p_mult.p_mb_mid_2[14:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3437);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3437||Multiply_generic_32.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/82
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.correlate_fixpt_inst.ch1re_x_ch1re.p_mult.p_mb_mid_3[14:0] because it is equivalent to instance spectrometer_fixpt_inst.correlate_fixpt_inst.ch1re_x_ch1re.p_mult.p_ma_mid_3[14:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3438);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3438||Multiply_generic_32.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/82
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.ce_out because it is equivalent to instance spectrometer_fixpt_inst.ready. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3439||spectrometer_fixpt.vhd(486);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/486
Implementation;Synthesis||BN114||@W:Removing instance I_BEN_1 (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3440||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(70);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/70
Implementation;Synthesis||BN114||@W:Removing instance I_BEN_2 (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3441||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(64);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/64
Implementation;Synthesis||BN114||@W:Removing instance I_BEN_4 (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3442||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(76);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/76
Implementation;Synthesis||BN114||@W:Removing instance I_BEN_5 (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3443||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(73);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/73
Implementation;Synthesis||BN114||@W:Removing instance I_BEN_7 (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3444);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3444||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(62);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/62
Implementation;Synthesis||BN114||@W:Removing instance I_BEN_6 (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3445||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/68
Implementation;Synthesis||FP130||@N: Promoting Net spectrometer_fixpt_inst.sfft_en_7_arst[0] on CLKINT  I_1 ||LuSEE_PF_EVAL.srr(3449);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3449||null;null
Implementation;Synthesis||FP130||@N: Promoting Net nRESET_SYS_arst on CLKINT  I_1 ||LuSEE_PF_EVAL.srr(3450);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3450||null;null
Implementation;Synthesis||FP130||@N: Promoting Net ADC_UART_RDOUT_inst.fifo_rst_arst on CLKINT  I_1 ||LuSEE_PF_EVAL.srr(3451);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3451||null;null
Implementation;Synthesis||FP130||@N: Promoting Net spectrometer_fixpt_inst.blk_reset_arst on CLKINT  I_2 ||LuSEE_PF_EVAL.srr(3452);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3452||null;null
Implementation;Synthesis||FP130||@N: Promoting Net clk_50MHz on CLKINT  I_2 ||LuSEE_PF_EVAL.srr(3453);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3453||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=136,dsps=280 on compile point dsphdl_FFT ||LuSEE_PF_EVAL.srr(3454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3454||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=72,dsps=72 on compile point spectrometer_fixpt ||LuSEE_PF_EVAL.srr(3455);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3455||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952,dsps=572 on top level netlist LuSEE_PF_EVAL ||LuSEE_PF_EVAL.srr(3456);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3456||null;null
Implementation;Synthesis||Z241||@W:Source for clock SPEC_CLK should be moved to net ADS4245_CNTL_inst.PF_IOD_ADC_ADS4245_inst.RX_CLK_G connected to driving cell pin ADS4245_CNTL_inst.PF_IOD_ADC_ADS4245_inst.CLKINT_0.O ||LuSEE_PF_EVAL.srr(3460);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3460||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>/designer/LuSEE_PF_EVAL/synthesis.fdc'/linenumber/10
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||LuSEE_PF_EVAL.srr(3497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3497||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[0:3] (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(3517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3517||Rx_async.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/264
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine ADC_Cntl_state[0:3] (in view: work.ADS4245_CNTL(architecture_ads4245_cntl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(3544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3544||ADS4245_CNTL.vhd(191);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADS4245_CNTL.vhd'/linenumber/191
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine SDFController_multjState[0:3] (in view: work.RADIX22FFT_CTRL1_2(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(3590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3590||RADIX22FFT_CTRL1_2.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_2.vhd'/linenumber/73
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine SDFController_multjState[0:3] (in view: work.RADIX22FFT_CTRL1_4(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(3645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3645||RADIX22FFT_CTRL1_4.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_4.vhd'/linenumber/73
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine SDFController_multjState[0:3] (in view: work.RADIX22FFT_CTRL1_6(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(3710);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3710||RADIX22FFT_CTRL1_6.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_6.vhd'/linenumber/73
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine SDFController_multjState[0:3] (in view: work.RADIX22FFT_CTRL1_8(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(3775);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3775||RADIX22FFT_CTRL1_8.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_8.vhd'/linenumber/73
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine SDFController_multjState[0:3] (in view: work.RADIX22FFT_CTRL1_10(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(3831);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3831||RADIX22FFT_CTRL1_10.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_10.vhd'/linenumber/73
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rdStateMachineBitNatural_rdState[0:3] (in view: work.RADIX2FFT_bitNatural(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(3858);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3858||RADIX2FFT_bitNatural.vhd(203);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX2FFT_bitNatural.vhd'/linenumber/203
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine SDFController_multjState[0:3] (in view: work.RADIX22FFT_CTRL1_12(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(3880);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3880||RADIX22FFT_CTRL1_12.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_12.vhd'/linenumber/66
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine SDFController_rdState[0:1] (in view: work.RADIX22FFT_CTRL1_12(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(3885);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3885||RADIX22FFT_CTRL1_12.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_12.vhd'/linenumber/66
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "/home/eraguzin/nextcloud/LuSEE/Libero/PF_EVAL/LuSEE_VHDL/synthesis/LuSEE_PF_EVAL_cck.rpt" .||LuSEE_PF_EVAL.srr(3914);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3914||null;null
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.TWDLROM_11_1_array(architecture_twdlrom_11_1_array) ||LuSEE_PF_EVAL.srr(3968);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3968||TWDLROM_11_1_array.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_11_1_array.vhd'/linenumber/25
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.dsphdl_FFT(rtl) ||LuSEE_PF_EVAL.srr(3969);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3969||dsphdl_FFT.vhd(26);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/26
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.spectrometer_fixpt(rtl) ||LuSEE_PF_EVAL.srr(3970);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3970||spectrometer_fixpt.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/44
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.dsphdl_FFT(rtl) unnecessary ||LuSEE_PF_EVAL.srr(3975);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3975||dsphdl_FFT.vhd(26);liberoaction://cross_probe/hdl/file/'<project>/hdl/dsphdl_FFT.vhd'/linenumber/26
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.TWDLROM_11_1_array(architecture_twdlrom_11_1_array) unnecessary ||LuSEE_PF_EVAL.srr(3977);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3977||TWDLROM_11_1_array.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/TWDLROM_11_1_array.vhd'/linenumber/25
Implementation;Synthesis||MF106||@N: Mapping Top level view:work.LuSEE_PF_EVAL(architecture_lusee_pf_eval) because ||LuSEE_PF_EVAL.srr(3981);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3981||LuSEE_PF_EVAL.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/LuSEE_PF_EVAL.vhd'/linenumber/25
Implementation;Synthesis||MO231||@N: Found counter in view:work.LED_DIMMER_s(behavior) instance counter2[15:0] ||LuSEE_PF_EVAL.srr(3998);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3998||LED_DIMMER_s.vhd(70);liberoaction://cross_probe/hdl/file/'<project>/hdl/LED_DIMMER_s.vhd'/linenumber/70
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.LED_DIMMER_s(behavior) instance LED_SETTING[15:0]  ||LuSEE_PF_EVAL.srr(3999);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/3999||LED_DIMMER_s.vhd(70);liberoaction://cross_probe/hdl/file/'<project>/hdl/LED_DIMMER_s.vhd'/linenumber/70
Implementation;Synthesis||MO231||@N: Found counter in view:work.ADC_UART_RDOUT(architecture_adc_uart_rdout) instance CNT_TEST[31:0] ||LuSEE_PF_EVAL.srr(4000);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4000||ADC_UART_RDOUT.vhd(169);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADC_UART_RDOUT.vhd'/linenumber/169
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') un10_cnt_en (in view: work.ADC_UART_RDOUT(architecture_adc_uart_rdout))||LuSEE_PF_EVAL.srr(4001);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4001||ADC_UART_RDOUT.vhd(221);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADC_UART_RDOUT.vhd'/linenumber/221
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_0(translated) instance rptr[11:0] ||LuSEE_PF_EVAL.srr(4002);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4002||corefifo_async.vhd(888);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/888
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_0(translated) instance memraddr_r[10:0] ||LuSEE_PF_EVAL.srr(4003);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4003||corefifo_async.vhd(1129);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1129
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_0(translated) instance memwaddr_r[10:0] ||LuSEE_PF_EVAL.srr(4004);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4004||corefifo_async.vhd(1109);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1109
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_1(translated) instance rptr[11:0] ||LuSEE_PF_EVAL.srr(4005);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4005||corefifo_async.vhd(888);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/888
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_1(translated) instance memraddr_r[10:0] ||LuSEE_PF_EVAL.srr(4006);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4006||corefifo_async.vhd(1129);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1129
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_1(translated) instance memwaddr_r[10:0] ||LuSEE_PF_EVAL.srr(4007);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4007||corefifo_async.vhd(1109);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1109
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_2(translated) instance rptr[11:0] ||LuSEE_PF_EVAL.srr(4008);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4008||corefifo_async.vhd(888);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/888
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_2(translated) instance memraddr_r[10:0] ||LuSEE_PF_EVAL.srr(4009);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4009||corefifo_async.vhd(1129);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1129
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_2(translated) instance memwaddr_r[10:0] ||LuSEE_PF_EVAL.srr(4010);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4010||corefifo_async.vhd(1109);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1109
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_3(translated) instance rptr[11:0] ||LuSEE_PF_EVAL.srr(4011);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4011||corefifo_async.vhd(888);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/888
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_3(translated) instance memraddr_r[10:0] ||LuSEE_PF_EVAL.srr(4012);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4012||corefifo_async.vhd(1129);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1129
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_3(translated) instance memwaddr_r[10:0] ||LuSEE_PF_EVAL.srr(4013);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4013||corefifo_async.vhd(1109);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1109
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_4(translated) instance rptr[11:0] ||LuSEE_PF_EVAL.srr(4014);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4014||corefifo_async.vhd(888);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/888
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_4(translated) instance memraddr_r[10:0] ||LuSEE_PF_EVAL.srr(4015);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4015||corefifo_async.vhd(1129);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1129
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_4(translated) instance memwaddr_r[10:0] ||LuSEE_PF_EVAL.srr(4016);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4016||corefifo_async.vhd(1109);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_Spectrometer/COREFIFO_Spectrometer_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1109
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_14_16_14_16_40960_16_16_0_0_1_1_1_1_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_0(translated) instance rptr[16:0] ||LuSEE_PF_EVAL.srr(4017);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4017||corefifo_async.vhd(888);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/888
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_14_16_14_16_40960_16_16_0_0_1_1_1_1_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_0(translated) instance memraddr_r[15:0] ||LuSEE_PF_EVAL.srr(4018);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4018||corefifo_async.vhd(1129);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1129
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_14_16_14_16_40960_16_16_0_0_1_1_1_1_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_0(translated) instance memwaddr_r[15:0] ||LuSEE_PF_EVAL.srr(4019);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4019||corefifo_async.vhd(1109);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1109
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_14_16_14_16_40960_16_16_0_0_1_1_1_1_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_1(translated) instance rptr[16:0] ||LuSEE_PF_EVAL.srr(4020);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4020||corefifo_async.vhd(888);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/888
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_14_16_14_16_40960_16_16_0_0_1_1_1_1_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_1(translated) instance memraddr_r[15:0] ||LuSEE_PF_EVAL.srr(4021);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4021||corefifo_async.vhd(1129);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1129
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_14_16_14_16_40960_16_16_0_0_1_1_1_1_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_1(translated) instance memwaddr_r[15:0] ||LuSEE_PF_EVAL.srr(4022);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4022||corefifo_async.vhd(1109);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1109
Implementation;Synthesis||MO231||@N: Found counter in view:coreuart_lib.COREUART_C0_COREUART_C0_0_Clock_gen_1_0(rtl) instance baud_cntr[12:0] ||LuSEE_PF_EVAL.srr(4023);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4023||Clock_gen.vhd(90);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/90
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[0:3] (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(4038);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4038||Rx_async.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/264
Implementation;Synthesis||BN362||@N: Removing sequential instance Reg_ADDR[12] (in view: work.uart_reader(architecture_uart_reader)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(4059);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4059||uart_reader.vhd(274);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/274
Implementation;Synthesis||BN362||@N: Removing sequential instance Reg_ADDR[13] (in view: work.uart_reader(architecture_uart_reader)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(4060);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4060||uart_reader.vhd(274);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/274
Implementation;Synthesis||BN362||@N: Removing sequential instance Reg_ADDR[14] (in view: work.uart_reader(architecture_uart_reader)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(4061);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4061||uart_reader.vhd(274);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/274
Implementation;Synthesis||BN362||@N: Removing sequential instance Reg_ADDR[15] (in view: work.uart_reader(architecture_uart_reader)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(4062);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4062||uart_reader.vhd(274);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/274
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.UART_FIFO_UART_FIFO_0_corefifo_async_32_10_1024_32_10_1024_10_10_0_0_1_1_1_0_0_0_0_1_0_1020_4_1_1_1_0_0_0_0_0_2_0(translated) instance rptr[10:0] ||LuSEE_PF_EVAL.srr(4063);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4063||corefifo_async.vhd(888);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/888
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.UART_FIFO_UART_FIFO_0_corefifo_async_32_10_1024_32_10_1024_10_10_0_0_1_1_1_0_0_0_0_1_0_1020_4_1_1_1_0_0_0_0_0_2_0(translated) instance memraddr_r[9:0] ||LuSEE_PF_EVAL.srr(4064);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4064||corefifo_async.vhd(1129);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1129
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.UART_FIFO_UART_FIFO_0_corefifo_async_32_10_1024_32_10_1024_10_10_0_0_1_1_1_0_0_0_0_1_0_1020_4_1_1_1_0_0_0_0_0_2_0(translated) instance memwaddr_r[9:0] ||LuSEE_PF_EVAL.srr(4065);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4065||corefifo_async.vhd(1109);liberoaction://cross_probe/hdl/file/'<project>/component/work/UART_FIFO/UART_FIFO_0/rtl/vhdl/core/corefifo_async.vhd'/linenumber/1109
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine ADC_Cntl_state[0:3] (in view: work.ADS4245_CNTL(architecture_ads4245_cntl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(4072);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4072||ADS4245_CNTL.vhd(191);liberoaction://cross_probe/hdl/file/'<project>/hdl/ADS4245_CNTL.vhd'/linenumber/191
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.spectrometer_fixpt(rtl) because ||LuSEE_PF_EVAL.srr(4120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4120||spectrometer_fixpt.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance correlate_fixpt_inst.ch1im_x_conj_ch1im.r_m4[29:27] (in view: work.spectrometer_fixpt(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(4134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4134||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance correlate_fixpt_inst.ch1re_x_ch1re.r_m4[29:27] (in view: work.spectrometer_fixpt(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(4135);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4135||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance NoName,NoName,NoName_0 (in view: work.spectrometer_fixpt(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(4136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4136||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance NoName,NoName,NoName (in view: work.spectrometer_fixpt(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(4137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4137||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName (in view: work.spectrometer_fixpt(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(4138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4138||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance NoName,NoName,NoName (in view: work.spectrometer_fixpt(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(4139);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4139||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance NoName,NoName,NoName_0 (in view: work.spectrometer_fixpt(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(4140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4140||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName (in view: work.spectrometer_fixpt(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(4141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4141||null;null
Implementation;Synthesis||FA239||@W:ROM tmp_1[127:0] (in view: work.weight_streamer_fixpt(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||LuSEE_PF_EVAL.srr(4142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4142||weight_streamer_fixpt.vhd(4219);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_streamer_fixpt.vhd'/linenumber/4219
Implementation;Synthesis||MO106||@N: Found ROM tmp_1[127:0] (in view: work.weight_streamer_fixpt(rtl)) with 4096 words by 128 bits.||LuSEE_PF_EVAL.srr(4143);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4143||weight_streamer_fixpt.vhd(4219);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_streamer_fixpt.vhd'/linenumber/4219
Implementation;Synthesis||MO231||@N: Found counter in view:work.weight_streamer_fixpt(rtl) instance count_add[11:0] ||LuSEE_PF_EVAL.srr(4147);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4147||weight_streamer_fixpt.vhd(4190);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_streamer_fixpt.vhd'/linenumber/4190
Implementation;Synthesis||FX107||@W:RAM u_buf_ram_2.ram[13:0] (in view: work.weight_fold_instance_1_fixpt_spectrometer_fixpt(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||LuSEE_PF_EVAL.srr(4149);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4149||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||FX107||@W:RAM u_buf_ram_1.ram[13:0] (in view: work.weight_fold_instance_1_fixpt_spectrometer_fixpt(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||LuSEE_PF_EVAL.srr(4151);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4151||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||FX107||@W:RAM u_buf_ram.ram[13:0] (in view: work.weight_fold_instance_1_fixpt_spectrometer_fixpt(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||LuSEE_PF_EVAL.srr(4153);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4153||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||FX107||@W:RAM u_buf_ram_generic.ram[13:0] (in view: work.weight_fold_instance_1_fixpt_spectrometer_fixpt(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||LuSEE_PF_EVAL.srr(4155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4155||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||MO231||@N: Found counter in view:work.weight_fold_instance_1_fixpt_spectrometer_fixpt(rtl) instance ndx_2[11:0] ||LuSEE_PF_EVAL.srr(4156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4156||weight_fold_instance_1_fixpt.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/264
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine u_CTRL2_2_1.SDFController_multjState[0:3] (in view: work.dsphdl_FFT(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(4192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4192||RADIX22FFT_CTRL1_2.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_2.vhd'/linenumber/73
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine u_CTRL2_4_1.SDFController_multjState[0:3] (in view: work.dsphdl_FFT(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(4247);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4247||RADIX22FFT_CTRL1_4.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_4.vhd'/linenumber/73
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine u_CTRL2_6_1.SDFController_multjState[0:3] (in view: work.dsphdl_FFT(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(4312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4312||RADIX22FFT_CTRL1_6.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_6.vhd'/linenumber/73
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine u_CTRL2_8_1.SDFController_multjState[0:3] (in view: work.dsphdl_FFT(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(4377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4377||RADIX22FFT_CTRL1_8.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_8.vhd'/linenumber/73
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine u_CTRL2_10_1.SDFController_multjState[0:3] (in view: work.dsphdl_FFT(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(4433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4433||RADIX22FFT_CTRL1_10.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_10.vhd'/linenumber/73
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine u_NaturalOrder_Stage.rdStateMachineBitNatural_rdState[0:3] (in view: work.dsphdl_FFT(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(4475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4475||RADIX2FFT_bitNatural.vhd(203);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX2FFT_bitNatural.vhd'/linenumber/203
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine u_CTRL2_12_1.SDFController_rdState[0:1] (in view: work.dsphdl_FFT(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(4495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4495||RADIX22FFT_CTRL1_12.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_12.vhd'/linenumber/66
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine u_CTRL2_12_1.SDFController_multjState[0:3] (in view: work.dsphdl_FFT(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(4502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4502||RADIX22FFT_CTRL1_12.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/RADIX22FFT_CTRL1_12.vhd'/linenumber/66
Implementation;Synthesis||FX107||@W:RAM u_buf_ram_generic.ram[63:0] (in view: work.deinterlace_instance_12_fixpt(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||LuSEE_PF_EVAL.srr(4524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4524||SimpleDualPortRAM_generic_block.vhd(46);liberoaction://cross_probe/hdl/file/'<project>/hdl/SimpleDualPortRAM_generic_block.vhd'/linenumber/46
Implementation;Synthesis||MO231||@N: Found counter in view:work.average_stage1_work_lusee_pf_eval_architecture_lusee_pf_eval_0layer0(architecture_average_stage1) instance navg_count[20:0] ||LuSEE_PF_EVAL.srr(4525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4525||average_stage1.vhd(94);liberoaction://cross_probe/hdl/file/'<project>/hdl/average_stage1.vhd'/linenumber/94
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[0] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4532||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[1] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4533||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[2] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4534||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[3] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4535||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[4] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4536||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[5] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4537||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[6] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4538||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[7] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4539||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[8] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4540||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[9] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4541||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[10] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4542||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[11] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4543||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[12] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4544||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[13] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4545||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[14] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4546||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[15] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4547||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[16] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4548||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[17] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4549||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[18] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4550||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[19] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4551||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[20] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4552);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4552||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[21] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4553||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[22] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4554);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4554||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[23] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4555);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4555||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[24] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4556);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4556||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[25] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4557);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4557||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[26] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4558);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4558||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[27] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4559);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4559||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[28] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4560);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4560||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[29] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4561);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4561||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[30] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4562);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4562||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w1_1[31] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w1_1[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4563);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4563||weight_fold_instance_1_fixpt.vhd(539);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/539
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[0] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4564);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4564||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[1] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4565);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4565||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[2] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4566);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4566||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[3] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4567);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4567||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[4] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4568);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4568||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[5] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4569);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4569||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[6] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4570);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4570||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[7] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4571);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4571||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[8] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4572);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4572||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[9] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4573);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4573||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[10] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4574);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4574||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[11] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4575);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4575||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[12] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4576);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4576||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[13] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4577);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4577||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[14] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4578);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4578||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[15] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4579);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4579||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[16] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4580||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[17] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4581||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[18] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4582||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[19] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4583||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[20] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4584||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[21] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4585||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[22] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4586||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[23] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4587||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[24] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4588||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[25] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4589||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[26] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4590||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[27] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4591||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[28] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4592||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[29] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4593||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[30] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4594||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w2_1[31] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w2_1[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4595||weight_fold_instance_1_fixpt.vhd(651);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/651
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[0] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4596||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[1] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4597||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[2] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4598||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[3] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4599||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[4] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4600||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[5] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4601||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[6] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4602||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[7] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4603||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[8] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4604||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[9] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4605||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[10] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4606||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[11] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4607||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[12] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4608||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[13] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4609||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[14] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4610||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[15] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4611||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[16] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4612||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[17] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4613||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[18] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4614||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[19] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4615||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[20] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4616||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[21] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4617||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[22] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4618||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[23] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4619||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[24] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4620||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[25] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4621||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[26] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4622||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[27] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4623||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[28] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4624||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[29] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4625||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[30] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4626||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w3_1[31] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w3_1[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4627||weight_fold_instance_1_fixpt.vhd(669);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/669
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w4_1[0] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w4_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4628||weight_fold_instance_1_fixpt.vhd(784);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/784
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w4_1[1] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w4_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4629||weight_fold_instance_1_fixpt.vhd(784);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/784
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w4_1[2] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w4_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4630||weight_fold_instance_1_fixpt.vhd(784);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/784
Implementation;Synthesis||BN132||@W:Removing instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.w4_1[3] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst1.w4_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(4631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4631||weight_fold_instance_1_fixpt.vhd(784);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName (in view: work.spectrometer_fixpt(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(4634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4634||Multiply_generic_32.vhd(112);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/112
Implementation;Synthesis||BN362||@N: Removing sequential instance NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName_0 (in view: work.spectrometer_fixpt(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(4635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4635||Multiply_generic_32.vhd(112);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/112
Implementation;Synthesis||BN362||@N: Removing sequential instance NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName (in view: work.spectrometer_fixpt(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(4636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4636||Multiply_generic_32.vhd(111);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName,NoName_0 (in view: work.spectrometer_fixpt(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(4637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4637||Multiply_generic_32.vhd(111);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/111
Implementation;Synthesis||FF150||@N: Multiplier weight_fold_instance_1_fixpt_inst1.p12val_out_mul_temp[44:0] implemented with multiple MACC_PA blocks using cascade/shift feature.||LuSEE_PF_EVAL.srr(4638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4638||weight_fold_instance_1_fixpt.vhd(795);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/795
Implementation;Synthesis||FF150||@N: Multiplier weight_fold_instance_1_fixpt_inst1.p12val_out_mul_temp_1[44:0] implemented with multiple MACC_PA blocks using cascade/shift feature.||LuSEE_PF_EVAL.srr(4639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4639||weight_fold_instance_1_fixpt.vhd(797);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/797
Implementation;Synthesis||FF150||@N: Multiplier weight_fold_instance_1_fixpt_inst1.p12val_out_mul_temp_2[44:0] implemented with multiple MACC_PA blocks using cascade/shift feature.||LuSEE_PF_EVAL.srr(4640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4640||weight_fold_instance_1_fixpt.vhd(801);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/801
Implementation;Synthesis||FF150||@N: Multiplier weight_fold_instance_1_fixpt_inst1.p12val_out_mul_temp_3[44:0] implemented with multiple MACC_PA blocks using cascade/shift feature.||LuSEE_PF_EVAL.srr(4641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4641||weight_fold_instance_1_fixpt.vhd(805);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/805
Implementation;Synthesis||FF150||@N: Multiplier weight_fold_instance_1_fixpt_inst2.p12val_out_mul_temp[44:0] implemented with multiple MACC_PA blocks using cascade/shift feature.||LuSEE_PF_EVAL.srr(4642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4642||weight_fold_instance_1_fixpt.vhd(795);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/795
Implementation;Synthesis||FF150||@N: Multiplier weight_fold_instance_1_fixpt_inst2.p12val_out_mul_temp_1[44:0] implemented with multiple MACC_PA blocks using cascade/shift feature.||LuSEE_PF_EVAL.srr(4643);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4643||weight_fold_instance_1_fixpt.vhd(797);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/797
Implementation;Synthesis||FF150||@N: Multiplier weight_fold_instance_1_fixpt_inst2.p12val_out_mul_temp_2[44:0] implemented with multiple MACC_PA blocks using cascade/shift feature.||LuSEE_PF_EVAL.srr(4644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4644||weight_fold_instance_1_fixpt.vhd(801);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/801
Implementation;Synthesis||FF150||@N: Multiplier weight_fold_instance_1_fixpt_inst2.p12val_out_mul_temp_3[44:0] implemented with multiple MACC_PA blocks using cascade/shift feature.||LuSEE_PF_EVAL.srr(4645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4645||weight_fold_instance_1_fixpt.vhd(805);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_fold_instance_1_fixpt.vhd'/linenumber/805
Implementation;Synthesis||BN362||@N: Removing sequential instance NoName_1 (in view: work.spectrometer_fixpt(rtl)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(4646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4646||spectrometer_fixpt.vhd(313);liberoaction://cross_probe/hdl/file/'<project>/hdl/spectrometer_fixpt.vhd'/linenumber/313
Implementation;Synthesis||BN362||@N: Removing sequential instance correlate_fixpt_inst.ch1re_x_ch1re.p_mult\.p_ma_lo_1[17] (in view: work.spectrometer_fixpt(rtl)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(4647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4647||Multiply_generic_32.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/Multiply_generic_32.vhd'/linenumber/82
Implementation;Synthesis||FX271||@N: Replicating instance weight_streamer_fixpt_inst.count_add[4] (in view: work.spectrometer_fixpt(rtl)) with 10117 loads 3 times to improve timing.||LuSEE_PF_EVAL.srr(4673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4673||weight_streamer_fixpt.vhd(4190);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_streamer_fixpt.vhd'/linenumber/4190
Implementation;Synthesis||FX271||@N: Replicating instance weight_streamer_fixpt_inst.count_add[0] (in view: work.spectrometer_fixpt(rtl)) with 9213 loads 3 times to improve timing.||LuSEE_PF_EVAL.srr(4674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4674||weight_streamer_fixpt.vhd(4190);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_streamer_fixpt.vhd'/linenumber/4190
Implementation;Synthesis||FX271||@N: Replicating instance weight_streamer_fixpt_inst.count_add[5] (in view: work.spectrometer_fixpt(rtl)) with 9879 loads 3 times to improve timing.||LuSEE_PF_EVAL.srr(4675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4675||weight_streamer_fixpt.vhd(4190);liberoaction://cross_probe/hdl/file/'<project>/hdl/weight_streamer_fixpt.vhd'/linenumber/4190
Implementation;Synthesis||BW110||@W:Renaming port SimpleDualPortRAM_generic_13_14 due to collision with Verilog/ System Verilog reserved word ||LuSEE_PF_EVAL.srr(4764);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4764||null;null
Implementation;Synthesis||BW110||@W:Renaming port SimpleDualPortRAM_generic_13_14_3 due to collision with Verilog/ System Verilog reserved word ||LuSEE_PF_EVAL.srr(4766);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4766||null;null
Implementation;Synthesis||BW278||@N: Clock SPEC_CLK source pin ADC_S_CLK_keep.OUT[0]||LuSEE_PF_EVAL.srr(4770);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4770||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>/designer/LuSEE_PF_EVAL/synthesis.fdc'/linenumber/10
Implementation;Synthesis||BW279||@N: Clock SPEC_CLK drive pin ADS4245_CNTL_inst.PF_IOD_ADC_ADS4245_inst.CLKINT_0.Y||LuSEE_PF_EVAL.srr(4771);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4771||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>/designer/LuSEE_PF_EVAL/synthesis.fdc'/linenumber/10
Implementation;Synthesis||BW280||@N: Forward annotating clock SPEC_CLK on drive pins would add that clock to 14 clock pins including ADS4245_CNTL_inst.PF_IOD_ADC_ADS4245_inst.PF_IOD_RX.I_IOD_0.RX_CLK||LuSEE_PF_EVAL.srr(4772);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4772||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>/designer/LuSEE_PF_EVAL/synthesis.fdc'/linenumber/10
Implementation;Synthesis||BW295||@W:Forward annotation of clocks to input pins not allowed for this technology. Forward annotating clock SPEC_CLK on driving pins||LuSEE_PF_EVAL.srr(4773);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4773||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>/designer/LuSEE_PF_EVAL/synthesis.fdc'/linenumber/10
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||LuSEE_PF_EVAL.srr(4774);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4774||synthesis.fdc(20);liberoaction://cross_probe/hdl/file/'<project>/designer/LuSEE_PF_EVAL/synthesis.fdc'/linenumber/20
Implementation;Synthesis||MT615||@N: Found clock clk_50MHz with period 20.00ns ||LuSEE_PF_EVAL.srr(4785);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4785||null;null
Implementation;Synthesis||MT615||@N: Found clock ADC_CLKOUT_P with period 10.00ns ||LuSEE_PF_EVAL.srr(4786);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4786||null;null
Implementation;Synthesis||MT615||@N: Found clock SPEC_CLK with period 10.00ns ||LuSEE_PF_EVAL.srr(4787);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4787||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 10.00ns ||LuSEE_PF_EVAL.srr(4788);liberoaction://cross_probe/hdl/file/'<project>/synthesis/LuSEE_PF_EVAL.srr'/linenumber/4788||null;null
