Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto c12e6a1fb1f34a4b853efadf9621a745 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot async_fifo_tb_behav xil_defaultlib.async_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'async_fifo' does not have a parameter named DATA_WIDTH [C:/Xilinx_Vitis/Projects/Asynchronous FIFO Buffer/Asynchronous FIFO Buffer.srcs/sim_1/new/async_fifo_tb.v:21]
WARNING: [VRFC 10-2861] module 'async_fifo' does not have a parameter named ADDR_WIDTH [C:/Xilinx_Vitis/Projects/Asynchronous FIFO Buffer/Asynchronous FIFO Buffer.srcs/sim_1/new/async_fifo_tb.v:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Xilinx_Vitis/Projects/Asynchronous FIFO Buffer/Asynchronous FIFO Buffer.srcs/sources_1/new/fifo.v" Line 1. Module async_fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx_Vitis/Projects/Asynchronous FIFO Buffer/Asynchronous FIFO Buffer.srcs/sources_1/new/sync_r2w.v" Line 1. Module sync_r2w doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx_Vitis/Projects/Asynchronous FIFO Buffer/Asynchronous FIFO Buffer.srcs/sources_1/new/sync_w2r.v" Line 1. Module sync_w2r doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx_Vitis/Projects/Asynchronous FIFO Buffer/Asynchronous FIFO Buffer.srcs/sources_1/new/fifomem.v" Line 1. Module fifomem_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx_Vitis/Projects/Asynchronous FIFO Buffer/Asynchronous FIFO Buffer.srcs/sources_1/new/rptr_empty.v" Line 1. Module rptr_empty doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx_Vitis/Projects/Asynchronous FIFO Buffer/Asynchronous FIFO Buffer.srcs/sources_1/new/wptr_full.v" Line 1. Module wptr_full doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx_Vitis/Projects/Asynchronous FIFO Buffer/Asynchronous FIFO Buffer.srcs/sources_1/new/fifo.v" Line 1. Module async_fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx_Vitis/Projects/Asynchronous FIFO Buffer/Asynchronous FIFO Buffer.srcs/sources_1/new/sync_r2w.v" Line 1. Module sync_r2w doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx_Vitis/Projects/Asynchronous FIFO Buffer/Asynchronous FIFO Buffer.srcs/sources_1/new/sync_w2r.v" Line 1. Module sync_w2r doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx_Vitis/Projects/Asynchronous FIFO Buffer/Asynchronous FIFO Buffer.srcs/sources_1/new/fifomem.v" Line 1. Module fifomem_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx_Vitis/Projects/Asynchronous FIFO Buffer/Asynchronous FIFO Buffer.srcs/sources_1/new/rptr_empty.v" Line 1. Module rptr_empty doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Xilinx_Vitis/Projects/Asynchronous FIFO Buffer/Asynchronous FIFO Buffer.srcs/sources_1/new/wptr_full.v" Line 1. Module wptr_full doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_r2w
Compiling module xil_defaultlib.sync_w2r
Compiling module xil_defaultlib.fifomem_default
Compiling module xil_defaultlib.rptr_empty
Compiling module xil_defaultlib.wptr_full
Compiling module xil_defaultlib.async_fifo
Compiling module xil_defaultlib.async_fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot async_fifo_tb_behav
