\hypertarget{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor}{}\doxysection{v8\+::internal\+::maglev\+::Live\+Range\+And\+Next\+Use\+Processor Class Reference}
\label{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor}\index{v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}}


{\ttfamily \#include $<$maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h$>$}



Collaboration diagram for v8\+::internal\+::maglev\+::Live\+Range\+And\+Next\+Use\+Processor\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_1_1LoopUsedNodes}{Loop\+Used\+Nodes}}
\item 
struct \mbox{\hyperlink{structv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_1_1NodeUse}{Node\+Use}}
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a622c6b857fd820b68e0c4bd43c1607c0}{Live\+Range\+And\+Next\+Use\+Processor}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevCompilationInfo}{Maglev\+Compilation\+Info}} $\ast$compilation\+\_\+info, \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Graph}{Graph}} $\ast$\mbox{\hyperlink{flag-definitions_8h_a06b2b7e5d08192bb493bba69cb19a7a8}{graph}}, \mbox{\hyperlink{structv8_1_1internal_1_1maglev_1_1RegallocInfo}{Regalloc\+Info}} $\ast$regalloc\+\_\+info)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a89403644dca606ca10dae2a767a38b27}{Pre\+Process\+Graph}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Graph}{Graph}} $\ast$\mbox{\hyperlink{flag-definitions_8h_a06b2b7e5d08192bb493bba69cb19a7a8}{graph}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a7b06ff8cef055998bc28983db2e0d411}{Post\+Process\+Graph}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Graph}{Graph}} $\ast$\mbox{\hyperlink{flag-definitions_8h_a06b2b7e5d08192bb493bba69cb19a7a8}{graph}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_adf8f4dc15dd6339b94bb8430aa11b812}{Post\+Process\+Basic\+Block}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BasicBlock}{Basic\+Block}} $\ast$block)
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a7ba0753ed3d436c0a62ce145b59b74df}{Block\+Process\+Result}} \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a0d651a79425fb4bafbf4cd31ae22b671}{Pre\+Process\+Basic\+Block}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BasicBlock}{Basic\+Block}} $\ast$block)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a5df670a536cd5db2b11e0fd69a129b02}{Post\+Phi\+Processing}} ()
\item 
{\footnotesize template$<$typename NodeT $>$ }\\\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_ac85096c0fed967b01a054a97502fe592}{Process\+Result}} \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a27aba6f17cdfab9186cd5be56a07b3b5}{Process}} (\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a30f1fb87d8e46f80374ef637cdb99de0}{NodeT}} $\ast$node, const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&state)
\item 
{\footnotesize template$<$typename NodeT $>$ }\\void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a8ddbb23f4664e9493f704709ee0142ea}{Mark\+Input\+Uses}} (\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a30f1fb87d8e46f80374ef637cdb99de0}{NodeT}} $\ast$node, const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&state)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a7598ae4733b58e5b525d4b8ed4c71095}{Mark\+Input\+Uses}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Phi}{Phi}} $\ast$node, const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&state)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_abf804e8d1736db2a0516e7c27e68496e}{Mark\+Input\+Uses}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1JumpLoop}{Jump\+Loop}} $\ast$node, const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&state)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a8d9cb3636ceccf236f244a9ad295e8ae}{Mark\+Input\+Uses}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Jump}{Jump}} $\ast$node, const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&state)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_ac282883ff7f153f1749effa5c707f849}{Mark\+Input\+Uses}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1CheckpointedJump}{Checkpointed\+Jump}} $\ast$node, const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&state)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a58d371b4b1a587e00101351c89f2cdf3}{Mark\+Jump\+Input\+Uses}} (uint32\+\_\+t \mbox{\hyperlink{flag-definitions_8h_a2e89dcc15f540da766f7767b13e377e1}{use}}, \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BasicBlock}{Basic\+Block}} $\ast$target, const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&state)
\end{DoxyCompactItemize}
\doxysubsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{structv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_1_1LoopUsedNodes}{Loop\+Used\+Nodes}} $\ast$ \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a8fb2b093d93d56f0ea7d1bd214705d7b}{Get\+Current\+Loop\+Used\+Nodes}} ()
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a252049b70cf46aa4470aa3a4500ece4e}{Mark\+Use}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ValueNode}{Value\+Node}} $\ast$node, uint32\+\_\+t use\+\_\+id, \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1InputLocation}{Input\+Location}} $\ast$input, \mbox{\hyperlink{structv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_1_1LoopUsedNodes}{Loop\+Used\+Nodes}} $\ast$loop\+\_\+used\+\_\+nodes)
\item 
{\footnotesize template$<$typename Deopt\+InfoT $>$ }\\void \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a157ae0261a056e86cf4949bd31c0b98c}{Mark\+Checkpoint\+Nodes}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1NodeBase}{Node\+Base}} $\ast$node, Deopt\+InfoT $\ast$deopt\+\_\+info, \mbox{\hyperlink{structv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_1_1LoopUsedNodes}{Loop\+Used\+Nodes}} $\ast$loop\+\_\+used\+\_\+nodes, const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&state)
\end{DoxyCompactItemize}
\doxysubsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevCompilationInfo}{Maglev\+Compilation\+Info}} $\ast$ \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_af6914e2790d6ed43ec60035fb18967c9}{compilation\+\_\+info\+\_\+}}
\item 
\mbox{\hyperlink{structv8_1_1internal_1_1maglev_1_1RegallocInfo}{Regalloc\+Info}} $\ast$ \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a181f0ca9af7153ded66167aa10384531}{regalloc\+\_\+info\+\_\+}}
\item 
std\+::vector$<$ \mbox{\hyperlink{structv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_1_1LoopUsedNodes}{Loop\+Used\+Nodes}} $>$ \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a71a61eac710c1bee80f63b96b6a42bbe}{loop\+\_\+used\+\_\+nodes\+\_\+}}
\item 
uint32\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a3d3497f1746cc6de87370f42e955de75}{next\+\_\+node\+\_\+id\+\_\+}} = \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a742081b3196c05a823970c1fd74c1dec}{k\+First\+Valid\+Node\+Id}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line 147 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.



\doxysubsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a622c6b857fd820b68e0c4bd43c1607c0}\label{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a622c6b857fd820b68e0c4bd43c1607c0}} 
\index{v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}!LiveRangeAndNextUseProcessor@{LiveRangeAndNextUseProcessor}}
\index{LiveRangeAndNextUseProcessor@{LiveRangeAndNextUseProcessor}!v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}}
\doxysubsubsection{\texorpdfstring{LiveRangeAndNextUseProcessor()}{LiveRangeAndNextUseProcessor()}}
{\footnotesize\ttfamily v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Live\+Range\+And\+Next\+Use\+Processor (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevCompilationInfo}{Maglev\+Compilation\+Info}} $\ast$}]{compilation\+\_\+info,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Graph}{Graph}} $\ast$}]{graph,  }\item[{\mbox{\hyperlink{structv8_1_1internal_1_1maglev_1_1RegallocInfo}{Regalloc\+Info}} $\ast$}]{regalloc\+\_\+info }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [explicit]}}



Definition at line 149 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{152       : \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_af6914e2790d6ed43ec60035fb18967c9}{compilation\_info\_}}(compilation\_info), \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a181f0ca9af7153ded66167aa10384531}{regalloc\_info\_}}(regalloc\_info) \{\}}

\end{DoxyCode}


\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a8fb2b093d93d56f0ea7d1bd214705d7b}\label{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a8fb2b093d93d56f0ea7d1bd214705d7b}} 
\index{v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}!GetCurrentLoopUsedNodes@{GetCurrentLoopUsedNodes}}
\index{GetCurrentLoopUsedNodes@{GetCurrentLoopUsedNodes}!v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}}
\doxysubsubsection{\texorpdfstring{GetCurrentLoopUsedNodes()}{GetCurrentLoopUsedNodes()}}
{\footnotesize\ttfamily \mbox{\hyperlink{structv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_1_1LoopUsedNodes}{Loop\+Used\+Nodes}}$\ast$ v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Get\+Current\+Loop\+Used\+Nodes (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 313 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{313                                            \{}
\DoxyCodeLine{314     \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a71a61eac710c1bee80f63b96b6a42bbe}{loop\_used\_nodes\_}}.empty()) \textcolor{keywordflow}{return} \textcolor{keyword}{nullptr};}
\DoxyCodeLine{315     \textcolor{keywordflow}{return} \&\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a71a61eac710c1bee80f63b96b6a42bbe}{loop\_used\_nodes\_}}.back();}
\DoxyCodeLine{316   \}}

\end{DoxyCode}


References loop\+\_\+used\+\_\+nodes\+\_\+.



Referenced by Mark\+Input\+Uses(), Mark\+Jump\+Input\+Uses(), and Process().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a8fb2b093d93d56f0ea7d1bd214705d7b_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a157ae0261a056e86cf4949bd31c0b98c}\label{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a157ae0261a056e86cf4949bd31c0b98c}} 
\index{v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}!MarkCheckpointNodes@{MarkCheckpointNodes}}
\index{MarkCheckpointNodes@{MarkCheckpointNodes}!v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}}
\doxysubsubsection{\texorpdfstring{MarkCheckpointNodes()}{MarkCheckpointNodes()}}
{\footnotesize\ttfamily template$<$typename Deopt\+InfoT $>$ \\
void v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Mark\+Checkpoint\+Nodes (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1NodeBase}{Node\+Base}} $\ast$}]{node,  }\item[{Deopt\+InfoT $\ast$}]{deopt\+\_\+info,  }\item[{\mbox{\hyperlink{structv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_1_1LoopUsedNodes}{Loop\+Used\+Nodes}} $\ast$}]{loop\+\_\+used\+\_\+nodes,  }\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&}]{state }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 351 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{353                                                          \{}
\DoxyCodeLine{354     \textcolor{keywordtype}{int} use\_id = node-\/>id();}
\DoxyCodeLine{355     \textcolor{keywordflow}{if} (!deopt\_info-\/>has\_input\_locations()) \{}
\DoxyCodeLine{356       \textcolor{keywordtype}{size\_t} count = 0;}
\DoxyCodeLine{357       deopt\_info-\/>ForEachInput([\&](ValueNode*) \{ count++; \});}
\DoxyCodeLine{358       deopt\_info-\/>InitializeInputLocations(\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_af6914e2790d6ed43ec60035fb18967c9}{compilation\_info\_}}-\/>\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevCompilationInfo_aed2ced4ee8e9f34c922029cb4d9f2b75}{zone}}(), count);}
\DoxyCodeLine{359     \}}
\DoxyCodeLine{360     InputLocation* input = deopt\_info-\/>input\_locations();}
\DoxyCodeLine{361     deopt\_info-\/>ForEachInput([\&](ValueNode* node) \{}
\DoxyCodeLine{362       \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a252049b70cf46aa4470aa3a4500ece4e}{MarkUse}}(node, use\_id, input, loop\_used\_nodes);}
\DoxyCodeLine{363       input++;}
\DoxyCodeLine{364     \});}
\DoxyCodeLine{365   \}}

\end{DoxyCode}


References compilation\+\_\+info\+\_\+, v8\+::internal\+::maglev\+::\+Node\+Base\+::id(), Mark\+Use(), and v8\+::internal\+::maglev\+::\+Maglev\+Compilation\+Info\+::zone().



Referenced by Mark\+Input\+Uses().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a157ae0261a056e86cf4949bd31c0b98c_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a157ae0261a056e86cf4949bd31c0b98c_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_ac282883ff7f153f1749effa5c707f849}\label{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_ac282883ff7f153f1749effa5c707f849}} 
\index{v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}!MarkInputUses@{MarkInputUses}}
\index{MarkInputUses@{MarkInputUses}!v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}}
\doxysubsubsection{\texorpdfstring{MarkInputUses()}{MarkInputUses()}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Mark\+Input\+Uses (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1CheckpointedJump}{Checkpointed\+Jump}} $\ast$}]{node,  }\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&}]{state }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 274 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{274                                                                            \{}
\DoxyCodeLine{275     \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a58d371b4b1a587e00101351c89f2cdf3}{MarkJumpInputUses}}(node-\/>id(), node-\/>target(), state);}
\DoxyCodeLine{276   \}}

\end{DoxyCode}


References Mark\+Jump\+Input\+Uses().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_ac282883ff7f153f1749effa5c707f849_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a8d9cb3636ceccf236f244a9ad295e8ae}\label{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a8d9cb3636ceccf236f244a9ad295e8ae}} 
\index{v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}!MarkInputUses@{MarkInputUses}}
\index{MarkInputUses@{MarkInputUses}!v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}}
\doxysubsubsection{\texorpdfstring{MarkInputUses()}{MarkInputUses()}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Mark\+Input\+Uses (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Jump}{Jump}} $\ast$}]{node,  }\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&}]{state }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 271 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{271                                                                \{}
\DoxyCodeLine{272     \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a58d371b4b1a587e00101351c89f2cdf3}{MarkJumpInputUses}}(node-\/>id(), node-\/>target(), state);}
\DoxyCodeLine{273   \}}

\end{DoxyCode}


References Mark\+Jump\+Input\+Uses().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a8d9cb3636ceccf236f244a9ad295e8ae_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_abf804e8d1736db2a0516e7c27e68496e}\label{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_abf804e8d1736db2a0516e7c27e68496e}} 
\index{v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}!MarkInputUses@{MarkInputUses}}
\index{MarkInputUses@{MarkInputUses}!v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}}
\doxysubsubsection{\texorpdfstring{MarkInputUses()}{MarkInputUses()}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Mark\+Input\+Uses (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1JumpLoop}{Jump\+Loop}} $\ast$}]{node,  }\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&}]{state }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 209 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{209                                                                    \{}
\DoxyCodeLine{210     \textcolor{keywordtype}{int} predecessor\_id = state.block()-\/>predecessor\_id();}
\DoxyCodeLine{211     BasicBlock* target = node-\/>target();}
\DoxyCodeLine{212     uint32\_t \mbox{\hyperlink{flag-definitions_8h_a2e89dcc15f540da766f7767b13e377e1}{use}} = node-\/>id();}
\DoxyCodeLine{213 }
\DoxyCodeLine{214     \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(!\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a71a61eac710c1bee80f63b96b6a42bbe}{loop\_used\_nodes\_}}.empty());}
\DoxyCodeLine{215     LoopUsedNodes loop\_used\_nodes = std::move(\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a71a61eac710c1bee80f63b96b6a42bbe}{loop\_used\_nodes\_}}.back());}
\DoxyCodeLine{216     \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a71a61eac710c1bee80f63b96b6a42bbe}{loop\_used\_nodes\_}}.pop\_back();}
\DoxyCodeLine{217     \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(loop\_used\_nodes.header, target);}
\DoxyCodeLine{218 }
\DoxyCodeLine{219     LoopUsedNodes* outer\_loop\_used\_nodes = \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a8fb2b093d93d56f0ea7d1bd214705d7b}{GetCurrentLoopUsedNodes}}();}
\DoxyCodeLine{220 }
\DoxyCodeLine{221     \textcolor{keywordflow}{if} (target-\/>has\_phi()) \{}
\DoxyCodeLine{222       \textcolor{keywordflow}{for} (Phi* phi : *target-\/>phis()) \{}
\DoxyCodeLine{223         \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(phi-\/>is\_used());}
\DoxyCodeLine{224         ValueNode* input = phi-\/>input(predecessor\_id).node();}
\DoxyCodeLine{225         \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a252049b70cf46aa4470aa3a4500ece4e}{MarkUse}}(input, \mbox{\hyperlink{flag-definitions_8h_a2e89dcc15f540da766f7767b13e377e1}{use}}, \&phi-\/>input(predecessor\_id), outer\_loop\_used\_nodes);}
\DoxyCodeLine{226       \}}
\DoxyCodeLine{227     \}}
\DoxyCodeLine{228 }
\DoxyCodeLine{229     \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(loop\_used\_nodes.header, target);}
\DoxyCodeLine{230     \textcolor{keywordflow}{if} (!loop\_used\_nodes.used\_nodes.empty()) \{}
\DoxyCodeLine{231       \textcolor{comment}{// Try to avoid unnecessary reloads or spills across the back-\/edge based}}
\DoxyCodeLine{232       \textcolor{comment}{// on use positions and calls inside the loop.}}
\DoxyCodeLine{233       RegallocInfo::RegallocLoopInfo\& loop\_info =}
\DoxyCodeLine{234           \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a181f0ca9af7153ded66167aa10384531}{regalloc\_info\_}}-\/>\mbox{\hyperlink{structv8_1_1internal_1_1maglev_1_1RegallocInfo_a9f95a9e78ae6d3b791924d62d91548fb}{loop\_info\_}}}
\DoxyCodeLine{235               .emplace(loop\_used\_nodes.header-\/>id(), \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_af6914e2790d6ed43ec60035fb18967c9}{compilation\_info\_}}-\/>\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevCompilationInfo_aed2ced4ee8e9f34c922029cb4d9f2b75}{zone}}())}
\DoxyCodeLine{236               .first-\/>second;}
\DoxyCodeLine{237       \textcolor{keywordflow}{for} (\textcolor{keyword}{auto} p : loop\_used\_nodes.used\_nodes) \{}
\DoxyCodeLine{238         \textcolor{comment}{// If the node is used before the first call and after the last call,}}
\DoxyCodeLine{239         \textcolor{comment}{// keep it in a register across the back-\/edge.}}
\DoxyCodeLine{240         \textcolor{keywordflow}{if} (p.second.first\_register\_use != \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a05c152c8f2fbb154573bd78f7cd50f6a}{kInvalidNodeId}} \&\&}
\DoxyCodeLine{241             (loop\_used\_nodes.first\_call == \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a05c152c8f2fbb154573bd78f7cd50f6a}{kInvalidNodeId}} ||}
\DoxyCodeLine{242              (p.second.first\_register\_use <= loop\_used\_nodes.first\_call \&\&}
\DoxyCodeLine{243               p.second.last\_register\_use > loop\_used\_nodes.last\_call))) \{}
\DoxyCodeLine{244           loop\_info.reload\_hints\_.Add(p.first, \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_af6914e2790d6ed43ec60035fb18967c9}{compilation\_info\_}}-\/>\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevCompilationInfo_aed2ced4ee8e9f34c922029cb4d9f2b75}{zone}}());}
\DoxyCodeLine{245         \}}
\DoxyCodeLine{246         \textcolor{comment}{// If the node is not used, or used after the first call and before the}}
\DoxyCodeLine{247         \textcolor{comment}{// last call, keep it spilled across the back-\/edge.}}
\DoxyCodeLine{248         \textcolor{keywordflow}{if} (p.second.first\_register\_use == \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a05c152c8f2fbb154573bd78f7cd50f6a}{kInvalidNodeId}} ||}
\DoxyCodeLine{249             (loop\_used\_nodes.first\_call != \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a05c152c8f2fbb154573bd78f7cd50f6a}{kInvalidNodeId}} \&\&}
\DoxyCodeLine{250              p.second.first\_register\_use > loop\_used\_nodes.first\_call \&\&}
\DoxyCodeLine{251              p.second.last\_register\_use <= loop\_used\_nodes.last\_call)) \{}
\DoxyCodeLine{252           loop\_info.spill\_hints\_.Add(p.first, \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_af6914e2790d6ed43ec60035fb18967c9}{compilation\_info\_}}-\/>\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevCompilationInfo_aed2ced4ee8e9f34c922029cb4d9f2b75}{zone}}());}
\DoxyCodeLine{253         \}}
\DoxyCodeLine{254       \}}
\DoxyCodeLine{255 }
\DoxyCodeLine{256       \textcolor{comment}{// Uses of nodes in this loop may need to propagate to an outer loop, so}}
\DoxyCodeLine{257       \textcolor{comment}{// that they're lifetime is extended there too.}}
\DoxyCodeLine{258       \textcolor{comment}{// TODO(leszeks): We only need to extend the lifetime in one outermost}}
\DoxyCodeLine{259       \textcolor{comment}{// loop, allow nodes to be "{}moved"{} between lifetime extensions.}}
\DoxyCodeLine{260       base::Vector<Input> used\_node\_inputs =}
\DoxyCodeLine{261           \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_af6914e2790d6ed43ec60035fb18967c9}{compilation\_info\_}}-\/>\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevCompilationInfo_aed2ced4ee8e9f34c922029cb4d9f2b75}{zone}}()-\/>\mbox{\hyperlink{classv8_1_1internal_1_1Zone_aee5ae79304b29ae6e6e7fe5b39d053d6}{AllocateVector}}<Input>(}
\DoxyCodeLine{262               loop\_used\_nodes.used\_nodes.size());}
\DoxyCodeLine{263       \textcolor{keywordtype}{int} \mbox{\hyperlink{namespacev8_1_1internal}{i}} = 0;}
\DoxyCodeLine{264       \textcolor{keywordflow}{for} (\textcolor{keyword}{auto}\& [used\_node, info] : loop\_used\_nodes.used\_nodes) \{}
\DoxyCodeLine{265         Input* input = \textcolor{keyword}{new} (\&used\_node\_inputs[\mbox{\hyperlink{namespacev8_1_1internal}{i}}++]) Input(used\_node);}
\DoxyCodeLine{266         \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a252049b70cf46aa4470aa3a4500ece4e}{MarkUse}}(used\_node, \mbox{\hyperlink{flag-definitions_8h_a2e89dcc15f540da766f7767b13e377e1}{use}}, input, outer\_loop\_used\_nodes);}
\DoxyCodeLine{267       \}}
\DoxyCodeLine{268       node-\/>set\_used\_nodes(used\_node\_inputs);}
\DoxyCodeLine{269     \}}
\DoxyCodeLine{270   \}}

\end{DoxyCode}


References v8\+::internal\+::\+Zone\+::\+Allocate\+Vector(), v8\+::internal\+::maglev\+::\+Processing\+State\+::block(), compilation\+\_\+info\+\_\+, v8\+::internal\+::\+DCHECK(), DCHECK\+\_\+\+EQ, v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Loop\+Used\+Nodes\+::first\+\_\+call, Get\+Current\+Loop\+Used\+Nodes(), v8\+::internal\+::maglev\+::\+Basic\+Block\+::has\+\_\+phi(), v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Loop\+Used\+Nodes\+::header, v8\+::internal\+::maglev\+::\+Basic\+Block\+::id(), v8\+::internal\+::maglev\+::\+Node\+Base\+::input(), v8\+::internal\+::maglev\+::k\+Invalid\+Node\+Id, v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Loop\+Used\+Nodes\+::last\+\_\+call, v8\+::internal\+::maglev\+::\+Regalloc\+Info\+::loop\+\_\+info\+\_\+, loop\+\_\+used\+\_\+nodes\+\_\+, Mark\+Use(), v8\+::internal\+::maglev\+::\+Input\+::node(), v8\+::internal\+::maglev\+::\+Basic\+Block\+::phis(), v8\+::internal\+::maglev\+::\+Basic\+Block\+::predecessor\+\_\+id(), regalloc\+\_\+info\+\_\+, v8\+::internal\+::maglev\+::\+Regalloc\+Info\+::\+Regalloc\+Loop\+Info\+::reload\+\_\+hints\+\_\+, v8\+::internal\+::maglev\+::\+Jump\+Loop\+::set\+\_\+used\+\_\+nodes(), v8\+::internal\+::maglev\+::\+Regalloc\+Info\+::\+Regalloc\+Loop\+Info\+::spill\+\_\+hints\+\_\+, use(), v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Loop\+Used\+Nodes\+::used\+\_\+nodes, and v8\+::internal\+::maglev\+::\+Maglev\+Compilation\+Info\+::zone().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_abf804e8d1736db2a0516e7c27e68496e_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a8ddbb23f4664e9493f704709ee0142ea}\label{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a8ddbb23f4664e9493f704709ee0142ea}} 
\index{v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}!MarkInputUses@{MarkInputUses}}
\index{MarkInputUses@{MarkInputUses}!v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}}
\doxysubsubsection{\texorpdfstring{MarkInputUses()}{MarkInputUses()}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily template$<$typename NodeT $>$ \\
void v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Mark\+Input\+Uses (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a30f1fb87d8e46f80374ef637cdb99de0}{NodeT}} $\ast$}]{node,  }\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&}]{state }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 183 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{183                                                                 \{}
\DoxyCodeLine{184     LoopUsedNodes* loop\_used\_nodes = \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a8fb2b093d93d56f0ea7d1bd214705d7b}{GetCurrentLoopUsedNodes}}();}
\DoxyCodeLine{185     \textcolor{comment}{// Mark input uses in the same order as inputs are assigned in the register}}
\DoxyCodeLine{186     \textcolor{comment}{// allocator (see StraightForwardRegisterAllocator::AssignInputs).}}
\DoxyCodeLine{187     node-\/>ForAllInputsInRegallocAssignmentOrder(}
\DoxyCodeLine{188         [\&](\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1NodeBase_a4bec162c7e5322b28964aa8f660c7d56}{NodeBase::InputAllocationPolicy}}, Input* input) \{}
\DoxyCodeLine{189           \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a252049b70cf46aa4470aa3a4500ece4e}{MarkUse}}(input-\/>node(), node-\/>id(), input, loop\_used\_nodes);}
\DoxyCodeLine{190         \});}
\DoxyCodeLine{191     \textcolor{keywordflow}{if} constexpr (NodeT::kProperties.can\_eager\_deopt()) \{}
\DoxyCodeLine{192       \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a157ae0261a056e86cf4949bd31c0b98c}{MarkCheckpointNodes}}(node, node-\/>eager\_deopt\_info(), loop\_used\_nodes,}
\DoxyCodeLine{193                           state);}
\DoxyCodeLine{194     \}}
\DoxyCodeLine{195     \textcolor{keywordflow}{if} constexpr (NodeT::kProperties.can\_lazy\_deopt()) \{}
\DoxyCodeLine{196       \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a157ae0261a056e86cf4949bd31c0b98c}{MarkCheckpointNodes}}(node, node-\/>lazy\_deopt\_info(), loop\_used\_nodes,}
\DoxyCodeLine{197                           state);}
\DoxyCodeLine{198     \}}
\DoxyCodeLine{199   \}}

\end{DoxyCode}


References Get\+Current\+Loop\+Used\+Nodes(), Mark\+Checkpoint\+Nodes(), Mark\+Use(), and v8\+::internal\+::maglev\+::\+Input\+::node().



Referenced by Process().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a8ddbb23f4664e9493f704709ee0142ea_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a8ddbb23f4664e9493f704709ee0142ea_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a7598ae4733b58e5b525d4b8ed4c71095}\label{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a7598ae4733b58e5b525d4b8ed4c71095}} 
\index{v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}!MarkInputUses@{MarkInputUses}}
\index{MarkInputUses@{MarkInputUses}!v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}}
\doxysubsubsection{\texorpdfstring{MarkInputUses()}{MarkInputUses()}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Mark\+Input\+Uses (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Phi}{Phi}} $\ast$}]{node,  }\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&}]{state }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 201 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{201                                                               \{}
\DoxyCodeLine{202     \textcolor{comment}{// Don't mark Phi uses when visiting the node, because of loop phis.}}
\DoxyCodeLine{203     \textcolor{comment}{// Instead, they'll be visited while processing Jump/JumpLoop.}}
\DoxyCodeLine{204   \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a58d371b4b1a587e00101351c89f2cdf3}\label{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a58d371b4b1a587e00101351c89f2cdf3}} 
\index{v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}!MarkJumpInputUses@{MarkJumpInputUses}}
\index{MarkJumpInputUses@{MarkJumpInputUses}!v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}}
\doxysubsubsection{\texorpdfstring{MarkJumpInputUses()}{MarkJumpInputUses()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Mark\+Jump\+Input\+Uses (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{use,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BasicBlock}{Basic\+Block}} $\ast$}]{target,  }\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&}]{state }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 277 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{278                                                        \{}
\DoxyCodeLine{279     \textcolor{keywordtype}{int} \mbox{\hyperlink{namespacev8_1_1internal}{i}} = state.block()-\/>predecessor\_id();}
\DoxyCodeLine{280     \textcolor{keywordflow}{if} (!target-\/>has\_phi()) \textcolor{keywordflow}{return};}
\DoxyCodeLine{281     LoopUsedNodes* loop\_used\_nodes = \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a8fb2b093d93d56f0ea7d1bd214705d7b}{GetCurrentLoopUsedNodes}}();}
\DoxyCodeLine{282     \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Phi_a27508166cd8ae6970e9c9781d11444db}{Phi::List}}\& phis = *target-\/>phis();}
\DoxyCodeLine{283     \textcolor{keywordflow}{for} (\textcolor{keyword}{auto} it = phis.begin(); it != phis.end();) \{}
\DoxyCodeLine{284       Phi* phi = *it;}
\DoxyCodeLine{285       \textcolor{keywordflow}{if} (!phi-\/>is\_used()) \{}
\DoxyCodeLine{286         \textcolor{comment}{// Skip unused phis -\/-\/ we're processing phis out of order with the dead}}
\DoxyCodeLine{287         \textcolor{comment}{// node sweeping processor, so we will still observe unused phis here.}}
\DoxyCodeLine{288         \textcolor{comment}{// We can eagerly remove them while we're at it so that the dead node}}
\DoxyCodeLine{289         \textcolor{comment}{// sweeping processor doesn't have to revisit them.}}
\DoxyCodeLine{290         it = phis.RemoveAt(it);}
\DoxyCodeLine{291       \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{292         ValueNode* input = phi-\/>input(\mbox{\hyperlink{namespacev8_1_1internal}{i}}).node();}
\DoxyCodeLine{293         \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a252049b70cf46aa4470aa3a4500ece4e}{MarkUse}}(input, \mbox{\hyperlink{flag-definitions_8h_a2e89dcc15f540da766f7767b13e377e1}{use}}, \&phi-\/>input(\mbox{\hyperlink{namespacev8_1_1internal}{i}}), loop\_used\_nodes);}
\DoxyCodeLine{294         ++it;}
\DoxyCodeLine{295       \}}
\DoxyCodeLine{296     \}}
\DoxyCodeLine{297   \}}

\end{DoxyCode}


References v8\+::base\+::\+Threaded\+List\+Base$<$ T, Base\+Class, TLTraits, k\+Supports\+Unsafe\+Insertion $>$\+::begin(), v8\+::internal\+::maglev\+::\+Processing\+State\+::block(), v8\+::base\+::\+Threaded\+List\+Base$<$ T, Base\+Class, TLTraits, k\+Supports\+Unsafe\+Insertion $>$\+::end(), Get\+Current\+Loop\+Used\+Nodes(), v8\+::internal\+::maglev\+::\+Basic\+Block\+::has\+\_\+phi(), Mark\+Use(), v8\+::internal\+::maglev\+::\+Basic\+Block\+::phis(), v8\+::internal\+::maglev\+::\+Basic\+Block\+::predecessor\+\_\+id(), v8\+::base\+::\+Threaded\+List\+Base$<$ T, Base\+Class, TLTraits, k\+Supports\+Unsafe\+Insertion $>$\+::\+Remove\+At(), and use().



Referenced by Mark\+Input\+Uses().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a58d371b4b1a587e00101351c89f2cdf3_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a58d371b4b1a587e00101351c89f2cdf3_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a252049b70cf46aa4470aa3a4500ece4e}\label{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a252049b70cf46aa4470aa3a4500ece4e}} 
\index{v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}!MarkUse@{MarkUse}}
\index{MarkUse@{MarkUse}!v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}}
\doxysubsubsection{\texorpdfstring{MarkUse()}{MarkUse()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Mark\+Use (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ValueNode}{Value\+Node}} $\ast$}]{node,  }\item[{uint32\+\_\+t}]{use\+\_\+id,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1InputLocation}{Input\+Location}} $\ast$}]{input,  }\item[{\mbox{\hyperlink{structv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_1_1LoopUsedNodes}{Loop\+Used\+Nodes}} $\ast$}]{loop\+\_\+used\+\_\+nodes }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 318 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{319                                                \{}
\DoxyCodeLine{320     \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(!node-\/>Is<\mbox{\hyperlink{structIdentity}{Identity}}>());}
\DoxyCodeLine{321 }
\DoxyCodeLine{322     node-\/>record\_next\_use(use\_id, input);}
\DoxyCodeLine{323 }
\DoxyCodeLine{324     \textcolor{comment}{// If we are in a loop, loop\_used\_nodes is non-\/null. In this case, check if}}
\DoxyCodeLine{325     \textcolor{comment}{// the incoming node is from outside the loop, and make sure to extend its}}
\DoxyCodeLine{326     \textcolor{comment}{// lifetime to the loop end if yes.}}
\DoxyCodeLine{327     \textcolor{keywordflow}{if} (loop\_used\_nodes) \{}
\DoxyCodeLine{328       \textcolor{comment}{// If the node's id is smaller than the smallest id inside the loop, then}}
\DoxyCodeLine{329       \textcolor{comment}{// it must have been created before the loop. This means that it's alive}}
\DoxyCodeLine{330       \textcolor{comment}{// on loop entry, and therefore has to be alive across the loop back edge}}
\DoxyCodeLine{331       \textcolor{comment}{// too.}}
\DoxyCodeLine{332       \textcolor{keywordflow}{if} (node-\/>id() < loop\_used\_nodes-\/>header-\/>first\_id()) \{}
\DoxyCodeLine{333         \textcolor{keyword}{auto} [it, info] = loop\_used\_nodes-\/>used\_nodes.emplace(}
\DoxyCodeLine{334             node, NodeUse\{\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a05c152c8f2fbb154573bd78f7cd50f6a}{kInvalidNodeId}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a05c152c8f2fbb154573bd78f7cd50f6a}{kInvalidNodeId}}\});}
\DoxyCodeLine{335         \textcolor{keywordflow}{if} (input-\/>operand().IsUnallocated()) \{}
\DoxyCodeLine{336           \textcolor{keyword}{const} \textcolor{keyword}{auto}\& operand =}
\DoxyCodeLine{337               compiler::UnallocatedOperand::cast(input-\/>operand());}
\DoxyCodeLine{338           \textcolor{keywordflow}{if} (operand.HasRegisterPolicy() || operand.HasFixedRegisterPolicy() ||}
\DoxyCodeLine{339               operand.HasFixedFPRegisterPolicy()) \{}
\DoxyCodeLine{340             \textcolor{keywordflow}{if} (it-\/>second.first\_register\_use == \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a05c152c8f2fbb154573bd78f7cd50f6a}{kInvalidNodeId}}) \{}
\DoxyCodeLine{341               it-\/>second.first\_register\_use = use\_id;}
\DoxyCodeLine{342             \}}
\DoxyCodeLine{343             it-\/>second.last\_register\_use = use\_id;}
\DoxyCodeLine{344           \}}
\DoxyCodeLine{345         \}}
\DoxyCodeLine{346       \}}
\DoxyCodeLine{347     \}}
\DoxyCodeLine{348   \}}

\end{DoxyCode}


References v8\+::internal\+::\+DCHECK(), v8\+::internal\+::maglev\+::\+Basic\+Block\+::first\+\_\+id(), v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Loop\+Used\+Nodes\+::header, v8\+::internal\+::maglev\+::\+Node\+Base\+::id(), v8\+::internal\+::maglev\+::\+Node\+Base\+::\+Is(), v8\+::internal\+::maglev\+::k\+Invalid\+Node\+Id, v8\+::internal\+::maglev\+::\+Value\+Location\+::operand(), v8\+::internal\+::maglev\+::\+Value\+Node\+::record\+\_\+next\+\_\+use(), and v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Loop\+Used\+Nodes\+::used\+\_\+nodes.



Referenced by Mark\+Checkpoint\+Nodes(), Mark\+Input\+Uses(), and Mark\+Jump\+Input\+Uses().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a252049b70cf46aa4470aa3a4500ece4e_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a252049b70cf46aa4470aa3a4500ece4e_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a5df670a536cd5db2b11e0fd69a129b02}\label{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a5df670a536cd5db2b11e0fd69a129b02}} 
\index{v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}!PostPhiProcessing@{PostPhiProcessing}}
\index{PostPhiProcessing@{PostPhiProcessing}!v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}}
\doxysubsubsection{\texorpdfstring{PostPhiProcessing()}{PostPhiProcessing()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Post\+Phi\+Processing (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 165 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{165 \{\}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_adf8f4dc15dd6339b94bb8430aa11b812}\label{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_adf8f4dc15dd6339b94bb8430aa11b812}} 
\index{v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}!PostProcessBasicBlock@{PostProcessBasicBlock}}
\index{PostProcessBasicBlock@{PostProcessBasicBlock}!v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}}
\doxysubsubsection{\texorpdfstring{PostProcessBasicBlock()}{PostProcessBasicBlock()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Post\+Process\+Basic\+Block (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BasicBlock}{Basic\+Block}} $\ast$}]{block }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 156 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{156 \{\}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a7b06ff8cef055998bc28983db2e0d411}\label{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a7b06ff8cef055998bc28983db2e0d411}} 
\index{v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}!PostProcessGraph@{PostProcessGraph}}
\index{PostProcessGraph@{PostProcessGraph}!v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}}
\doxysubsubsection{\texorpdfstring{PostProcessGraph()}{PostProcessGraph()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Post\+Process\+Graph (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Graph}{Graph}} $\ast$}]{graph }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 155 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{155 \{ \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a71a61eac710c1bee80f63b96b6a42bbe}{loop\_used\_nodes\_}}.empty()); \}}

\end{DoxyCode}


References v8\+::internal\+::\+DCHECK(), and loop\+\_\+used\+\_\+nodes\+\_\+.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a7b06ff8cef055998bc28983db2e0d411_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a0d651a79425fb4bafbf4cd31ae22b671}\label{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a0d651a79425fb4bafbf4cd31ae22b671}} 
\index{v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}!PreProcessBasicBlock@{PreProcessBasicBlock}}
\index{PreProcessBasicBlock@{PreProcessBasicBlock}!v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}}
\doxysubsubsection{\texorpdfstring{PreProcessBasicBlock()}{PreProcessBasicBlock()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a7ba0753ed3d436c0a62ce145b59b74df}{Block\+Process\+Result}} v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Pre\+Process\+Basic\+Block (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1BasicBlock}{Basic\+Block}} $\ast$}]{block }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 157 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{157                                                              \{}
\DoxyCodeLine{158     \textcolor{keywordflow}{if} (!block-\/>has\_state()) \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a7ba0753ed3d436c0a62ce145b59b74dfa234b41cc8342dc898d9100f4ca35098d}{BlockProcessResult::kContinue}};}
\DoxyCodeLine{159     \textcolor{keywordflow}{if} (block-\/>state()-\/>is\_loop()) \{}
\DoxyCodeLine{160       \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a71a61eac710c1bee80f63b96b6a42bbe}{loop\_used\_nodes\_}}.push\_back(}
\DoxyCodeLine{161           LoopUsedNodes\{\{\}, \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a05c152c8f2fbb154573bd78f7cd50f6a}{kInvalidNodeId}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a05c152c8f2fbb154573bd78f7cd50f6a}{kInvalidNodeId}}, block\});}
\DoxyCodeLine{162     \}}
\DoxyCodeLine{163     \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a7ba0753ed3d436c0a62ce145b59b74dfa234b41cc8342dc898d9100f4ca35098d}{BlockProcessResult::kContinue}};}
\DoxyCodeLine{164   \}}

\end{DoxyCode}


References v8\+::internal\+::maglev\+::\+Basic\+Block\+::has\+\_\+state(), v8\+::internal\+::maglev\+::\+Merge\+Point\+Interpreter\+Frame\+State\+::is\+\_\+loop(), v8\+::internal\+::maglev\+::k\+Continue, v8\+::internal\+::maglev\+::k\+Invalid\+Node\+Id, loop\+\_\+used\+\_\+nodes\+\_\+, and v8\+::internal\+::maglev\+::\+Basic\+Block\+::state().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a0d651a79425fb4bafbf4cd31ae22b671_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a89403644dca606ca10dae2a767a38b27}\label{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a89403644dca606ca10dae2a767a38b27}} 
\index{v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}!PreProcessGraph@{PreProcessGraph}}
\index{PreProcessGraph@{PreProcessGraph}!v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}}
\doxysubsubsection{\texorpdfstring{PreProcessGraph()}{PreProcessGraph()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Pre\+Process\+Graph (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Graph}{Graph}} $\ast$}]{graph }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 154 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{154 \{\}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a27aba6f17cdfab9186cd5be56a07b3b5}\label{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a27aba6f17cdfab9186cd5be56a07b3b5}} 
\index{v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}!Process@{Process}}
\index{Process@{Process}!v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}}
\doxysubsubsection{\texorpdfstring{Process()}{Process()}}
{\footnotesize\ttfamily template$<$typename NodeT $>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_ac85096c0fed967b01a054a97502fe592}{Process\+Result}} v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Process (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a30f1fb87d8e46f80374ef637cdb99de0}{NodeT}} $\ast$}]{node,  }\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ProcessingState}{Processing\+State}} \&}]{state }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 168 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{168                                                                    \{}
\DoxyCodeLine{169     node-\/>set\_id(\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a3d3497f1746cc6de87370f42e955de75}{next\_node\_id\_}}++);}
\DoxyCodeLine{170     LoopUsedNodes* loop\_used\_nodes = \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a8fb2b093d93d56f0ea7d1bd214705d7b}{GetCurrentLoopUsedNodes}}();}
\DoxyCodeLine{171     \textcolor{keywordflow}{if} (loop\_used\_nodes \&\& node-\/>properties().is\_call() \&\&}
\DoxyCodeLine{172         loop\_used\_nodes-\/>header-\/>has\_state()) \{}
\DoxyCodeLine{173       \textcolor{keywordflow}{if} (loop\_used\_nodes-\/>first\_call == \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a05c152c8f2fbb154573bd78f7cd50f6a}{kInvalidNodeId}}) \{}
\DoxyCodeLine{174         loop\_used\_nodes-\/>first\_call = node-\/>id();}
\DoxyCodeLine{175       \}}
\DoxyCodeLine{176       loop\_used\_nodes-\/>last\_call = node-\/>id();}
\DoxyCodeLine{177     \}}
\DoxyCodeLine{178     \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a8ddbb23f4664e9493f704709ee0142ea}{MarkInputUses}}(node, state);}
\DoxyCodeLine{179     \textcolor{keywordflow}{return} \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_ac85096c0fed967b01a054a97502fe592a234b41cc8342dc898d9100f4ca35098d}{ProcessResult::kContinue}};}
\DoxyCodeLine{180   \}}

\end{DoxyCode}


References v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Loop\+Used\+Nodes\+::first\+\_\+call, Get\+Current\+Loop\+Used\+Nodes(), v8\+::internal\+::maglev\+::\+Basic\+Block\+::has\+\_\+state(), v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Loop\+Used\+Nodes\+::header, v8\+::internal\+::maglev\+::\+Op\+Properties\+::is\+\_\+call(), v8\+::internal\+::maglev\+::k\+Continue, v8\+::internal\+::maglev\+::k\+Invalid\+Node\+Id, v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::\+Loop\+Used\+Nodes\+::last\+\_\+call, Mark\+Input\+Uses(), next\+\_\+node\+\_\+id\+\_\+, and v8\+::internal\+::maglev\+::\+Node\+TMixin$<$ Base, Derived $>$\+::properties().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a27aba6f17cdfab9186cd5be56a07b3b5_cgraph}
\end{center}
\end{figure}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_af6914e2790d6ed43ec60035fb18967c9}\label{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_af6914e2790d6ed43ec60035fb18967c9}} 
\index{v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}!compilation\_info\_@{compilation\_info\_}}
\index{compilation\_info\_@{compilation\_info\_}!v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}}
\doxysubsubsection{\texorpdfstring{compilation\_info\_}{compilation\_info\_}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevCompilationInfo}{Maglev\+Compilation\+Info}}$\ast$ v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::compilation\+\_\+info\+\_\+\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 367 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.



Referenced by Mark\+Checkpoint\+Nodes(), and Mark\+Input\+Uses().

\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a71a61eac710c1bee80f63b96b6a42bbe}\label{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a71a61eac710c1bee80f63b96b6a42bbe}} 
\index{v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}!loop\_used\_nodes\_@{loop\_used\_nodes\_}}
\index{loop\_used\_nodes\_@{loop\_used\_nodes\_}!v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}}
\doxysubsubsection{\texorpdfstring{loop\_used\_nodes\_}{loop\_used\_nodes\_}}
{\footnotesize\ttfamily std\+::vector$<$\mbox{\hyperlink{structv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_1_1LoopUsedNodes}{Loop\+Used\+Nodes}}$>$ v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::loop\+\_\+used\+\_\+nodes\+\_\+\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 369 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.



Referenced by Get\+Current\+Loop\+Used\+Nodes(), Mark\+Input\+Uses(), Post\+Process\+Graph(), and Pre\+Process\+Basic\+Block().

\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a3d3497f1746cc6de87370f42e955de75}\label{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a3d3497f1746cc6de87370f42e955de75}} 
\index{v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}!next\_node\_id\_@{next\_node\_id\_}}
\index{next\_node\_id\_@{next\_node\_id\_}!v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}}
\doxysubsubsection{\texorpdfstring{next\_node\_id\_}{next\_node\_id\_}}
{\footnotesize\ttfamily uint32\+\_\+t v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::next\+\_\+node\+\_\+id\+\_\+ = \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_a742081b3196c05a823970c1fd74c1dec}{k\+First\+Valid\+Node\+Id}}\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 370 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.



Referenced by Process().

\mbox{\Hypertarget{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a181f0ca9af7153ded66167aa10384531}\label{classv8_1_1internal_1_1maglev_1_1LiveRangeAndNextUseProcessor_a181f0ca9af7153ded66167aa10384531}} 
\index{v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}!regalloc\_info\_@{regalloc\_info\_}}
\index{regalloc\_info\_@{regalloc\_info\_}!v8::internal::maglev::LiveRangeAndNextUseProcessor@{v8::internal::maglev::LiveRangeAndNextUseProcessor}}
\doxysubsubsection{\texorpdfstring{regalloc\_info\_}{regalloc\_info\_}}
{\footnotesize\ttfamily \mbox{\hyperlink{structv8_1_1internal_1_1maglev_1_1RegallocInfo}{Regalloc\+Info}}$\ast$ v8\+::internal\+::maglev\+::\+Live\+Range\+And\+Next\+Use\+Processor\+::regalloc\+\_\+info\+\_\+\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 368 of file maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h.



Referenced by Mark\+Input\+Uses().



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/mnt/\+V8\+Source\+Code/src/maglev/\mbox{\hyperlink{maglev-pre-regalloc-codegen-processors_8h}{maglev-\/pre-\/regalloc-\/codegen-\/processors.\+h}}\end{DoxyCompactItemize}
