// Seed: 2076224787
program module_0;
  assign module_2.type_1 = 0;
  wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  bit id_4 = -1'b0;
  assign id_2 = -1;
  wire id_5;
  xor primCall (id_1, id_2, id_3, id_4, id_5);
  module_0 modCall_1 ();
  final @(negedge -1 or id_4 or negedge 1) id_2 = -1;
endmodule
module module_2 (
    output uwire id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output uwire id_3,
    input  tri0  id_4,
    id_11,
    input  tri   id_5,
    output tri0  id_6,
    input  tri1  id_7,
    id_12,
    output tri0  id_8,
    input  uwire id_9
);
  assign id_8 = id_7;
  id_13(
      1, ""
  );
  module_0 modCall_1 ();
  always_ff id_3 = id_9;
  wire id_14, id_15;
endmodule
