// Seed: 2981872087
module module_0;
  supply1 id_2, id_3, id_4, id_5, id_6, id_7;
  assign module_1.type_26 = 0;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input wor id_2,
    input wor id_3,
    output wire id_4,
    input supply0 id_5,
    input tri1 id_6,
    output supply1 id_7,
    output tri0 id_8,
    input supply0 id_9,
    output tri id_10,
    input tri1 id_11,
    output logic id_12
);
  tri1 id_14;
  module_0 modCall_1 ();
  id_15(
      .id_0({{id_11, id_14, id_8, id_1 ^ 1} ^ id_10{id_1}}), .id_1(1), .id_2(), .id_3(id_3)
  );
  wor id_16 = id_3;
  tri0 id_17, id_18, id_19 = id_2;
  assign id_8 = 1;
  wire id_20;
  wire id_21;
  initial id_12 <= 1'b0;
endmodule
