// Seed: 3022181642
module module_0 (
    input  wand id_0,
    input  tri0 id_1,
    output tri0 id_2
);
  assign id_2 = 1'b0;
  wire id_4 = id_1;
  reg id_5[-1 : -1], id_6;
  assign id_5 = -1;
  always id_6 <= #1 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1
    , id_7,
    input supply1 id_2,
    input wor id_3,
    output wor id_4,
    input uwire id_5
);
  struct packed {
    integer id_8;
    logic   id_9;
    id_10   id_11;
  } id_12;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
