read -sv run_verilog_mid/adder_32b_18_81_9127e1ee597e8ff977e6e167038b30a6.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_81_9127e1ee597e8ff977e6e167038b30a6_yosys.v
