Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov  8 12:08:53 2024
| Host         : Pakuko running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (112)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (112)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line34/state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.500        0.000                      0                   56        0.101        0.000                      0                   56        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.500        0.000                      0                   56        0.101        0.000                      0                   56        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 nolabel_line34/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.800ns (16.265%)  route 4.119ns (83.735%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564     5.085    nolabel_line34/clk
    SLICE_X35Y45         FDRE                                         r  nolabel_line34/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line34/state_reg[3]/Q
                         net (fo=2, routed)           0.862     6.403    nolabel_line34/state[3]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.527 r  nolabel_line34/state[27]_i_6/O
                         net (fo=1, routed)           0.932     7.459    nolabel_line34/state[27]_i_6_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.583 r  nolabel_line34/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.139    nolabel_line34_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.235 r  state_reg[27]_i_1/O
                         net (fo=32, routed)          1.769    10.004    nolabel_line34/SR[0]
    SLICE_X34Y45         FDRE                                         r  nolabel_line34/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    nolabel_line34/clk
    SLICE_X34Y45         FDRE                                         r  nolabel_line34/state_reg[0]/C
                         clock pessimism              0.278    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    14.504    nolabel_line34/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 nolabel_line34/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/state_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.800ns (16.337%)  route 4.097ns (83.663%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564     5.085    nolabel_line34/clk
    SLICE_X35Y45         FDRE                                         r  nolabel_line34/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line34/state_reg[3]/Q
                         net (fo=2, routed)           0.862     6.403    nolabel_line34/state[3]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.527 r  nolabel_line34/state[27]_i_6/O
                         net (fo=1, routed)           0.932     7.459    nolabel_line34/state[27]_i_6_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.583 r  nolabel_line34/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.139    nolabel_line34_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.235 r  state_reg[27]_i_1/O
                         net (fo=32, routed)          1.747     9.982    nolabel_line34/SR[0]
    SLICE_X35Y50         FDRE                                         r  nolabel_line34/state_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    nolabel_line34/clk
    SLICE_X35Y50         FDRE                                         r  nolabel_line34/state_reg[21]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    nolabel_line34/state_reg[21]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 nolabel_line34/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/state_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.800ns (16.337%)  route 4.097ns (83.663%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564     5.085    nolabel_line34/clk
    SLICE_X35Y45         FDRE                                         r  nolabel_line34/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line34/state_reg[3]/Q
                         net (fo=2, routed)           0.862     6.403    nolabel_line34/state[3]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.527 r  nolabel_line34/state[27]_i_6/O
                         net (fo=1, routed)           0.932     7.459    nolabel_line34/state[27]_i_6_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.583 r  nolabel_line34/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.139    nolabel_line34_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.235 r  state_reg[27]_i_1/O
                         net (fo=32, routed)          1.747     9.982    nolabel_line34/SR[0]
    SLICE_X35Y50         FDRE                                         r  nolabel_line34/state_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    nolabel_line34/clk
    SLICE_X35Y50         FDRE                                         r  nolabel_line34/state_reg[22]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    nolabel_line34/state_reg[22]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 nolabel_line34/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/state_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.800ns (16.337%)  route 4.097ns (83.663%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564     5.085    nolabel_line34/clk
    SLICE_X35Y45         FDRE                                         r  nolabel_line34/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line34/state_reg[3]/Q
                         net (fo=2, routed)           0.862     6.403    nolabel_line34/state[3]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.527 r  nolabel_line34/state[27]_i_6/O
                         net (fo=1, routed)           0.932     7.459    nolabel_line34/state[27]_i_6_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.583 r  nolabel_line34/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.139    nolabel_line34_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.235 r  state_reg[27]_i_1/O
                         net (fo=32, routed)          1.747     9.982    nolabel_line34/SR[0]
    SLICE_X35Y50         FDRE                                         r  nolabel_line34/state_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    nolabel_line34/clk
    SLICE_X35Y50         FDRE                                         r  nolabel_line34/state_reg[23]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    nolabel_line34/state_reg[23]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 nolabel_line34/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/state_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.800ns (16.337%)  route 4.097ns (83.663%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564     5.085    nolabel_line34/clk
    SLICE_X35Y45         FDRE                                         r  nolabel_line34/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line34/state_reg[3]/Q
                         net (fo=2, routed)           0.862     6.403    nolabel_line34/state[3]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.527 r  nolabel_line34/state[27]_i_6/O
                         net (fo=1, routed)           0.932     7.459    nolabel_line34/state[27]_i_6_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.583 r  nolabel_line34/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.139    nolabel_line34_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.235 r  state_reg[27]_i_1/O
                         net (fo=32, routed)          1.747     9.982    nolabel_line34/SR[0]
    SLICE_X35Y50         FDRE                                         r  nolabel_line34/state_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    nolabel_line34/clk
    SLICE_X35Y50         FDRE                                         r  nolabel_line34/state_reg[24]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    nolabel_line34/state_reg[24]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 nolabel_line34/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/state_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.800ns (16.337%)  route 4.097ns (83.663%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564     5.085    nolabel_line34/clk
    SLICE_X35Y45         FDRE                                         r  nolabel_line34/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line34/state_reg[3]/Q
                         net (fo=2, routed)           0.862     6.403    nolabel_line34/state[3]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.527 r  nolabel_line34/state[27]_i_6/O
                         net (fo=1, routed)           0.932     7.459    nolabel_line34/state[27]_i_6_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.583 r  nolabel_line34/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.139    nolabel_line34_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.235 r  state_reg[27]_i_1/O
                         net (fo=32, routed)          1.747     9.982    nolabel_line34/SR[0]
    SLICE_X35Y51         FDRE                                         r  nolabel_line34/state_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    nolabel_line34/clk
    SLICE_X35Y51         FDRE                                         r  nolabel_line34/state_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y51         FDRE (Setup_fdre_C_R)       -0.429    14.491    nolabel_line34/state_reg[25]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 nolabel_line34/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/state_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.800ns (16.337%)  route 4.097ns (83.663%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564     5.085    nolabel_line34/clk
    SLICE_X35Y45         FDRE                                         r  nolabel_line34/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line34/state_reg[3]/Q
                         net (fo=2, routed)           0.862     6.403    nolabel_line34/state[3]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.527 r  nolabel_line34/state[27]_i_6/O
                         net (fo=1, routed)           0.932     7.459    nolabel_line34/state[27]_i_6_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.583 r  nolabel_line34/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.139    nolabel_line34_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.235 r  state_reg[27]_i_1/O
                         net (fo=32, routed)          1.747     9.982    nolabel_line34/SR[0]
    SLICE_X35Y51         FDRE                                         r  nolabel_line34/state_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    nolabel_line34/clk
    SLICE_X35Y51         FDRE                                         r  nolabel_line34/state_reg[26]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y51         FDRE (Setup_fdre_C_R)       -0.429    14.491    nolabel_line34/state_reg[26]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 nolabel_line34/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/state_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.800ns (16.337%)  route 4.097ns (83.663%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564     5.085    nolabel_line34/clk
    SLICE_X35Y45         FDRE                                         r  nolabel_line34/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line34/state_reg[3]/Q
                         net (fo=2, routed)           0.862     6.403    nolabel_line34/state[3]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.527 r  nolabel_line34/state[27]_i_6/O
                         net (fo=1, routed)           0.932     7.459    nolabel_line34/state[27]_i_6_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.583 r  nolabel_line34/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.139    nolabel_line34_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.235 r  state_reg[27]_i_1/O
                         net (fo=32, routed)          1.747     9.982    nolabel_line34/SR[0]
    SLICE_X35Y51         FDRE                                         r  nolabel_line34/state_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    nolabel_line34/clk
    SLICE_X35Y51         FDRE                                         r  nolabel_line34/state_reg[27]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y51         FDRE (Setup_fdre_C_R)       -0.429    14.491    nolabel_line34/state_reg[27]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 nolabel_line34/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.908ns  (logic 0.800ns (16.299%)  route 4.108ns (83.701%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564     5.085    nolabel_line34/clk
    SLICE_X35Y45         FDRE                                         r  nolabel_line34/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line34/state_reg[3]/Q
                         net (fo=2, routed)           0.862     6.403    nolabel_line34/state[3]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.527 r  nolabel_line34/state[27]_i_6/O
                         net (fo=1, routed)           0.932     7.459    nolabel_line34/state[27]_i_6_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.583 r  nolabel_line34/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.139    nolabel_line34_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.235 r  state_reg[27]_i_1/O
                         net (fo=32, routed)          1.759     9.993    nolabel_line34/SR[0]
    SLICE_X35Y46         FDRE                                         r  nolabel_line34/state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    nolabel_line34/clk
    SLICE_X35Y46         FDRE                                         r  nolabel_line34/state_reg[5]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDRE (Setup_fdre_C_R)       -0.429    14.596    nolabel_line34/state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 nolabel_line34/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/state_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.908ns  (logic 0.800ns (16.299%)  route 4.108ns (83.701%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564     5.085    nolabel_line34/clk
    SLICE_X35Y45         FDRE                                         r  nolabel_line34/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line34/state_reg[3]/Q
                         net (fo=2, routed)           0.862     6.403    nolabel_line34/state[3]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.527 r  nolabel_line34/state[27]_i_6/O
                         net (fo=1, routed)           0.932     7.459    nolabel_line34/state[27]_i_6_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.583 r  nolabel_line34/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.139    nolabel_line34_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.235 r  state_reg[27]_i_1/O
                         net (fo=32, routed)          1.759     9.993    nolabel_line34/SR[0]
    SLICE_X35Y46         FDRE                                         r  nolabel_line34/state_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    nolabel_line34/clk
    SLICE_X35Y46         FDRE                                         r  nolabel_line34/state_reg[6]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y46         FDRE (Setup_fdre_C_R)       -0.429    14.596    nolabel_line34/state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  4.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line34/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    nolabel_line34/clk
    SLICE_X35Y49         FDRE                                         r  nolabel_line34/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line34/state_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    nolabel_line34/state[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  nolabel_line34/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.865    nolabel_line34/state0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.919 r  nolabel_line34/state0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.919    nolabel_line34/p_1_in[21]
    SLICE_X35Y50         FDRE                                         r  nolabel_line34/state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     1.957    nolabel_line34/clk
    SLICE_X35Y50         FDRE                                         r  nolabel_line34/state_reg[21]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    nolabel_line34/state_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 nolabel_line34/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    nolabel_line34/clk
    SLICE_X35Y49         FDRE                                         r  nolabel_line34/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line34/state_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    nolabel_line34/state[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  nolabel_line34/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.865    nolabel_line34/state0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.930 r  nolabel_line34/state0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.930    nolabel_line34/p_1_in[23]
    SLICE_X35Y50         FDRE                                         r  nolabel_line34/state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     1.957    nolabel_line34/clk
    SLICE_X35Y50         FDRE                                         r  nolabel_line34/state_reg[23]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    nolabel_line34/state_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 nolabel_line34/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    nolabel_line34/clk
    SLICE_X35Y49         FDRE                                         r  nolabel_line34/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line34/state_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    nolabel_line34/state[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  nolabel_line34/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.865    nolabel_line34/state0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.955 r  nolabel_line34/state0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.955    nolabel_line34/p_1_in[22]
    SLICE_X35Y50         FDRE                                         r  nolabel_line34/state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     1.957    nolabel_line34/clk
    SLICE_X35Y50         FDRE                                         r  nolabel_line34/state_reg[22]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    nolabel_line34/state_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 nolabel_line34/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    nolabel_line34/clk
    SLICE_X35Y49         FDRE                                         r  nolabel_line34/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line34/state_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    nolabel_line34/state[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  nolabel_line34/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.865    nolabel_line34/state0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.955 r  nolabel_line34/state0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.955    nolabel_line34/p_1_in[24]
    SLICE_X35Y50         FDRE                                         r  nolabel_line34/state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     1.957    nolabel_line34/clk
    SLICE_X35Y50         FDRE                                         r  nolabel_line34/state_reg[24]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    nolabel_line34/state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nolabel_line34/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/state_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    nolabel_line34/clk
    SLICE_X35Y49         FDRE                                         r  nolabel_line34/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line34/state_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    nolabel_line34/state[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  nolabel_line34/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.865    nolabel_line34/state0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.904 r  nolabel_line34/state0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.904    nolabel_line34/state0_carry__4_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.958 r  nolabel_line34/state0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.958    nolabel_line34/p_1_in[25]
    SLICE_X35Y51         FDRE                                         r  nolabel_line34/state_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     1.957    nolabel_line34/clk
    SLICE_X35Y51         FDRE                                         r  nolabel_line34/state_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    nolabel_line34/state_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 nolabel_line34/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/state_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    nolabel_line34/clk
    SLICE_X35Y49         FDRE                                         r  nolabel_line34/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line34/state_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    nolabel_line34/state[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  nolabel_line34/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.865    nolabel_line34/state0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.904 r  nolabel_line34/state0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.904    nolabel_line34/state0_carry__4_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.969 r  nolabel_line34/state0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.969    nolabel_line34/p_1_in[27]
    SLICE_X35Y51         FDRE                                         r  nolabel_line34/state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     1.957    nolabel_line34/clk
    SLICE_X35Y51         FDRE                                         r  nolabel_line34/state_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    nolabel_line34/state_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 nolabel_line34/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/state_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    nolabel_line34/clk
    SLICE_X35Y49         FDRE                                         r  nolabel_line34/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line34/state_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    nolabel_line34/state[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  nolabel_line34/state0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.865    nolabel_line34/state0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.904 r  nolabel_line34/state0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.904    nolabel_line34/state0_carry__4_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.994 r  nolabel_line34/state0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.994    nolabel_line34/p_1_in[26]
    SLICE_X35Y51         FDRE                                         r  nolabel_line34/state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     1.957    nolabel_line34/clk
    SLICE_X35Y51         FDRE                                         r  nolabel_line34/state_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    nolabel_line34/state_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 nolabel_line34/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    nolabel_line34/clk
    SLICE_X34Y45         FDRE                                         r  nolabel_line34/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  nolabel_line34/state_reg[0]/Q
                         net (fo=3, routed)           0.175     1.784    nolabel_line34/state[0]
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.043     1.827 r  nolabel_line34/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    nolabel_line34/p_1_in[0]
    SLICE_X34Y45         FDRE                                         r  nolabel_line34/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.958    nolabel_line34/clk
    SLICE_X34Y45         FDRE                                         r  nolabel_line34/state_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.133     1.578    nolabel_line34/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line34/state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    nolabel_line34/clk
    SLICE_X35Y47         FDRE                                         r  nolabel_line34/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line34/state_reg[12]/Q
                         net (fo=2, routed)           0.117     1.704    nolabel_line34/state[12]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  nolabel_line34/state0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.812    nolabel_line34/p_1_in[12]
    SLICE_X35Y47         FDRE                                         r  nolabel_line34/state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    nolabel_line34/clk
    SLICE_X35Y47         FDRE                                         r  nolabel_line34/state_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line34/state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line34/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    nolabel_line34/clk
    SLICE_X35Y49         FDRE                                         r  nolabel_line34/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line34/state_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    nolabel_line34/state[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  nolabel_line34/state0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.812    nolabel_line34/p_1_in[20]
    SLICE_X35Y49         FDRE                                         r  nolabel_line34/state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    nolabel_line34/clk
    SLICE_X35Y49         FDRE                                         r  nolabel_line34/state_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line34/state_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   nolabel_line34/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   nolabel_line34/state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   nolabel_line34/state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   nolabel_line34/state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   nolabel_line34/state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   nolabel_line34/state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   nolabel_line34/state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   nolabel_line34/state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y49   nolabel_line34/state_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   nolabel_line34/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   nolabel_line34/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   nolabel_line34/state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   nolabel_line34/state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   nolabel_line34/state_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   nolabel_line34/state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   nolabel_line34/state_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   nolabel_line34/state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   nolabel_line34/state_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   nolabel_line34/state_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   nolabel_line34/state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   nolabel_line34/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   nolabel_line34/state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   nolabel_line34/state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   nolabel_line34/state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   nolabel_line34/state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   nolabel_line34/state_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   nolabel_line34/state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   nolabel_line34/state_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   nolabel_line34/state_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line35/led_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.144ns  (logic 4.479ns (48.990%)  route 4.664ns (51.010%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE                         0.000     0.000 r  nolabel_line35/led_reg[2]/C
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  nolabel_line35/led_reg[2]/Q
                         net (fo=11, routed)          2.795     3.214    nolabel_line36/Q[2]
    SLICE_X64Y18         LUT4 (Prop_lut4_I2_O)        0.325     3.539 r  nolabel_line36/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.869     5.408    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.735     9.144 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.144    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line35/led_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.950ns  (logic 4.506ns (50.340%)  route 4.445ns (49.660%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE                         0.000     0.000 r  nolabel_line35/led_reg[2]/C
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  nolabel_line35/led_reg[2]/Q
                         net (fo=11, routed)          2.636     3.055    nolabel_line36/Q[2]
    SLICE_X64Y19         LUT4 (Prop_lut4_I1_O)        0.327     3.382 r  nolabel_line36/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.809     5.191    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760     8.950 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.950    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line35/led_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.821ns  (logic 4.459ns (50.544%)  route 4.363ns (49.456%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE                         0.000     0.000 r  nolabel_line35/led_reg[2]/C
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  nolabel_line35/led_reg[2]/Q
                         net (fo=11, routed)          2.646     3.065    nolabel_line36/Q[2]
    SLICE_X64Y19         LUT4 (Prop_lut4_I1_O)        0.325     3.390 r  nolabel_line36/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.717     5.107    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715     8.821 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.821    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line35/led_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.754ns  (logic 4.247ns (48.517%)  route 4.507ns (51.483%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE                         0.000     0.000 r  nolabel_line35/led_reg[2]/C
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  nolabel_line35/led_reg[2]/Q
                         net (fo=11, routed)          2.646     3.065    nolabel_line36/Q[2]
    SLICE_X64Y19         LUT4 (Prop_lut4_I1_O)        0.299     3.364 r  nolabel_line36/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.861     5.225    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.754 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.754    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line35/led_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.695ns  (logic 4.222ns (48.562%)  route 4.472ns (51.438%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE                         0.000     0.000 r  nolabel_line35/led_reg[2]/C
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  nolabel_line35/led_reg[2]/Q
                         net (fo=11, routed)          2.795     3.214    nolabel_line36/Q[2]
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.299     3.513 r  nolabel_line36/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.677     5.190    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.695 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.695    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line35/led_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.602ns  (logic 4.253ns (49.446%)  route 4.348ns (50.554%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE                         0.000     0.000 r  nolabel_line35/led_reg[2]/C
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  nolabel_line35/led_reg[2]/Q
                         net (fo=11, routed)          2.636     3.055    nolabel_line36/Q[2]
    SLICE_X64Y19         LUT4 (Prop_lut4_I3_O)        0.299     3.354 r  nolabel_line36/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.712     5.066    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.602 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.602    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line35/led_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.548ns  (logic 4.238ns (49.576%)  route 4.310ns (50.424%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE                         0.000     0.000 r  nolabel_line35/led_reg[2]/C
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  nolabel_line35/led_reg[2]/Q
                         net (fo=11, routed)          2.785     3.204    nolabel_line36/Q[2]
    SLICE_X64Y18         LUT4 (Prop_lut4_I2_O)        0.299     3.503 r  nolabel_line36/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.525     5.028    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.548 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.548    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line35/led_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.669ns  (logic 3.986ns (59.764%)  route 2.683ns (40.236%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE                         0.000     0.000 r  nolabel_line35/led_reg[1]/C
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line35/led_reg[1]/Q
                         net (fo=11, routed)          2.683     3.139    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.669 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.669    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line35/led_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.132ns  (logic 3.961ns (64.590%)  route 2.171ns (35.410%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE                         0.000     0.000 r  nolabel_line35/led_reg[0]/C
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line35/led_reg[0]/Q
                         net (fo=12, routed)          2.171     2.627    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.132 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.132    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line35/led_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.825ns  (logic 4.100ns (70.384%)  route 1.725ns (29.616%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE                         0.000     0.000 r  nolabel_line35/led_reg[3]/C
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  nolabel_line35/led_reg[3]/Q
                         net (fo=10, routed)          1.725     2.144    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.681     5.825 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.825    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line35/led_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line35/led_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.184ns (47.831%)  route 0.201ns (52.169%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE                         0.000     0.000 r  nolabel_line35/led_reg[0]/C
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line35/led_reg[0]/Q
                         net (fo=12, routed)          0.201     0.342    nolabel_line35/Q[0]
    SLICE_X4Y19          LUT4 (Prop_lut4_I0_O)        0.043     0.385 r  nolabel_line35/led[3]_i_1/O
                         net (fo=1, routed)           0.000     0.385    nolabel_line35/led[3]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  nolabel_line35/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line35/led_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line35/led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.186ns (48.101%)  route 0.201ns (51.899%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE                         0.000     0.000 r  nolabel_line35/led_reg[0]/C
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line35/led_reg[0]/Q
                         net (fo=12, routed)          0.201     0.342    nolabel_line35/Q[0]
    SLICE_X4Y19          LUT4 (Prop_lut4_I0_O)        0.045     0.387 r  nolabel_line35/led[1]_i_1/O
                         net (fo=1, routed)           0.000     0.387    nolabel_line35/led[1]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  nolabel_line35/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line35/led_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line35/led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.183ns (46.375%)  route 0.212ns (53.625%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE                         0.000     0.000 r  nolabel_line35/led_reg[0]/C
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line35/led_reg[0]/Q
                         net (fo=12, routed)          0.212     0.353    nolabel_line35/Q[0]
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.042     0.395 r  nolabel_line35/led[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    nolabel_line35/led[2]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  nolabel_line35/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line35/led_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line35/led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.186ns (46.780%)  route 0.212ns (53.220%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE                         0.000     0.000 r  nolabel_line35/led_reg[0]/C
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line35/led_reg[0]/Q
                         net (fo=12, routed)          0.212     0.353    nolabel_line35/Q[0]
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.045     0.398 r  nolabel_line35/led[0]_i_1/O
                         net (fo=1, routed)           0.000     0.398    nolabel_line35/led[0]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  nolabel_line35/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            nolabel_line35/led_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.069ns  (logic 0.266ns (24.878%)  route 0.803ns (75.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.619     0.840    nolabel_line35/sw_IBUF[0]
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.045     0.885 f  nolabel_line35/led[3]_i_2/O
                         net (fo=4, routed)           0.184     1.069    nolabel_line35/led[3]_i_2_n_0
    SLICE_X4Y19          FDCE                                         f  nolabel_line35/led_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            nolabel_line35/led_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.069ns  (logic 0.266ns (24.878%)  route 0.803ns (75.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.619     0.840    nolabel_line35/sw_IBUF[0]
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.045     0.885 f  nolabel_line35/led[3]_i_2/O
                         net (fo=4, routed)           0.184     1.069    nolabel_line35/led[3]_i_2_n_0
    SLICE_X4Y19          FDCE                                         f  nolabel_line35/led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            nolabel_line35/led_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.069ns  (logic 0.266ns (24.878%)  route 0.803ns (75.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.619     0.840    nolabel_line35/sw_IBUF[0]
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.045     0.885 f  nolabel_line35/led[3]_i_2/O
                         net (fo=4, routed)           0.184     1.069    nolabel_line35/led[3]_i_2_n_0
    SLICE_X4Y19          FDCE                                         f  nolabel_line35/led_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            nolabel_line35/led_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.069ns  (logic 0.266ns (24.878%)  route 0.803ns (75.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.619     0.840    nolabel_line35/sw_IBUF[0]
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.045     0.885 f  nolabel_line35/led[3]_i_2/O
                         net (fo=4, routed)           0.184     1.069    nolabel_line35/led[3]_i_2_n_0
    SLICE_X4Y19          FDCE                                         f  nolabel_line35/led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line35/led_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.384ns (78.845%)  route 0.371ns (21.155%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE                         0.000     0.000 r  nolabel_line35/led_reg[2]/C
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  nolabel_line35/led_reg[2]/Q
                         net (fo=11, routed)          0.371     0.499    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.256     1.756 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.756    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line35/led_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.763ns  (logic 1.391ns (78.893%)  route 0.372ns (21.107%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE                         0.000     0.000 r  nolabel_line35/led_reg[3]/C
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  nolabel_line35/led_reg[3]/Q
                         net (fo=10, routed)          0.372     0.500    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.263     1.763 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.763    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





