
STM_UART_PLIKI_DANYCH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f5c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001a38  0800701c  0800701c  0000801c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a54  08008a54  0000a6b0  2**0
                  CONTENTS
  4 .ARM          00000008  08008a54  08008a54  00009a54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008a5c  08008a5c  0000a6b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a5c  08008a5c  00009a5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008a60  08008a60  00009a60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000006b0  20000000  08008a64  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d1c  200006b0  08009114  0000a6b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200013cc  08009114  0000b3cc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000a6b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011fa3  00000000  00000000  0000a6d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031d0  00000000  00000000  0001c67b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001060  00000000  00000000  0001f850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00016336  00000000  00000000  000208b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000156f9  00000000  00000000  00036be6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0007e963  00000000  00000000  0004c2df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  000cac42  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 00000c88  00000000  00000000  000cac85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000041b8  00000000  00000000  000cb910  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000cfac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200006b0 	.word	0x200006b0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007004 	.word	0x08007004

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200006b4 	.word	0x200006b4
 8000104:	08007004 	.word	0x08007004

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	0008      	movs	r0, r1
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	@ (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	@ (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			@ (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f834 	bl	80002d0 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			@ (mov r8, r8)

08000274 <__aeabi_lmul>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	46ce      	mov	lr, r9
 8000278:	4699      	mov	r9, r3
 800027a:	0c03      	lsrs	r3, r0, #16
 800027c:	469c      	mov	ip, r3
 800027e:	0413      	lsls	r3, r2, #16
 8000280:	4647      	mov	r7, r8
 8000282:	0c1b      	lsrs	r3, r3, #16
 8000284:	001d      	movs	r5, r3
 8000286:	000e      	movs	r6, r1
 8000288:	4661      	mov	r1, ip
 800028a:	0404      	lsls	r4, r0, #16
 800028c:	0c24      	lsrs	r4, r4, #16
 800028e:	b580      	push	{r7, lr}
 8000290:	0007      	movs	r7, r0
 8000292:	0c10      	lsrs	r0, r2, #16
 8000294:	434b      	muls	r3, r1
 8000296:	4365      	muls	r5, r4
 8000298:	4341      	muls	r1, r0
 800029a:	4360      	muls	r0, r4
 800029c:	0c2c      	lsrs	r4, r5, #16
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	1824      	adds	r4, r4, r0
 80002a2:	468c      	mov	ip, r1
 80002a4:	42a3      	cmp	r3, r4
 80002a6:	d903      	bls.n	80002b0 <__aeabi_lmul+0x3c>
 80002a8:	2380      	movs	r3, #128	@ 0x80
 80002aa:	025b      	lsls	r3, r3, #9
 80002ac:	4698      	mov	r8, r3
 80002ae:	44c4      	add	ip, r8
 80002b0:	4649      	mov	r1, r9
 80002b2:	4379      	muls	r1, r7
 80002b4:	4356      	muls	r6, r2
 80002b6:	0c23      	lsrs	r3, r4, #16
 80002b8:	042d      	lsls	r5, r5, #16
 80002ba:	0c2d      	lsrs	r5, r5, #16
 80002bc:	1989      	adds	r1, r1, r6
 80002be:	4463      	add	r3, ip
 80002c0:	0424      	lsls	r4, r4, #16
 80002c2:	1960      	adds	r0, r4, r5
 80002c4:	18c9      	adds	r1, r1, r3
 80002c6:	bcc0      	pop	{r6, r7}
 80002c8:	46b9      	mov	r9, r7
 80002ca:	46b0      	mov	r8, r6
 80002cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ce:	46c0      	nop			@ (mov r8, r8)

080002d0 <__udivmoddi4>:
 80002d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002d2:	4657      	mov	r7, sl
 80002d4:	464e      	mov	r6, r9
 80002d6:	4645      	mov	r5, r8
 80002d8:	46de      	mov	lr, fp
 80002da:	b5e0      	push	{r5, r6, r7, lr}
 80002dc:	0004      	movs	r4, r0
 80002de:	000d      	movs	r5, r1
 80002e0:	4692      	mov	sl, r2
 80002e2:	4699      	mov	r9, r3
 80002e4:	b083      	sub	sp, #12
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d830      	bhi.n	800034c <__udivmoddi4+0x7c>
 80002ea:	d02d      	beq.n	8000348 <__udivmoddi4+0x78>
 80002ec:	4649      	mov	r1, r9
 80002ee:	4650      	mov	r0, sl
 80002f0:	f000 f8ba 	bl	8000468 <__clzdi2>
 80002f4:	0029      	movs	r1, r5
 80002f6:	0006      	movs	r6, r0
 80002f8:	0020      	movs	r0, r4
 80002fa:	f000 f8b5 	bl	8000468 <__clzdi2>
 80002fe:	1a33      	subs	r3, r6, r0
 8000300:	4698      	mov	r8, r3
 8000302:	3b20      	subs	r3, #32
 8000304:	d434      	bmi.n	8000370 <__udivmoddi4+0xa0>
 8000306:	469b      	mov	fp, r3
 8000308:	4653      	mov	r3, sl
 800030a:	465a      	mov	r2, fp
 800030c:	4093      	lsls	r3, r2
 800030e:	4642      	mov	r2, r8
 8000310:	001f      	movs	r7, r3
 8000312:	4653      	mov	r3, sl
 8000314:	4093      	lsls	r3, r2
 8000316:	001e      	movs	r6, r3
 8000318:	42af      	cmp	r7, r5
 800031a:	d83b      	bhi.n	8000394 <__udivmoddi4+0xc4>
 800031c:	42af      	cmp	r7, r5
 800031e:	d100      	bne.n	8000322 <__udivmoddi4+0x52>
 8000320:	e079      	b.n	8000416 <__udivmoddi4+0x146>
 8000322:	465b      	mov	r3, fp
 8000324:	1ba4      	subs	r4, r4, r6
 8000326:	41bd      	sbcs	r5, r7
 8000328:	2b00      	cmp	r3, #0
 800032a:	da00      	bge.n	800032e <__udivmoddi4+0x5e>
 800032c:	e076      	b.n	800041c <__udivmoddi4+0x14c>
 800032e:	2200      	movs	r2, #0
 8000330:	2300      	movs	r3, #0
 8000332:	9200      	str	r2, [sp, #0]
 8000334:	9301      	str	r3, [sp, #4]
 8000336:	2301      	movs	r3, #1
 8000338:	465a      	mov	r2, fp
 800033a:	4093      	lsls	r3, r2
 800033c:	9301      	str	r3, [sp, #4]
 800033e:	2301      	movs	r3, #1
 8000340:	4642      	mov	r2, r8
 8000342:	4093      	lsls	r3, r2
 8000344:	9300      	str	r3, [sp, #0]
 8000346:	e029      	b.n	800039c <__udivmoddi4+0xcc>
 8000348:	4282      	cmp	r2, r0
 800034a:	d9cf      	bls.n	80002ec <__udivmoddi4+0x1c>
 800034c:	2200      	movs	r2, #0
 800034e:	2300      	movs	r3, #0
 8000350:	9200      	str	r2, [sp, #0]
 8000352:	9301      	str	r3, [sp, #4]
 8000354:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000356:	2b00      	cmp	r3, #0
 8000358:	d001      	beq.n	800035e <__udivmoddi4+0x8e>
 800035a:	601c      	str	r4, [r3, #0]
 800035c:	605d      	str	r5, [r3, #4]
 800035e:	9800      	ldr	r0, [sp, #0]
 8000360:	9901      	ldr	r1, [sp, #4]
 8000362:	b003      	add	sp, #12
 8000364:	bcf0      	pop	{r4, r5, r6, r7}
 8000366:	46bb      	mov	fp, r7
 8000368:	46b2      	mov	sl, r6
 800036a:	46a9      	mov	r9, r5
 800036c:	46a0      	mov	r8, r4
 800036e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000370:	4642      	mov	r2, r8
 8000372:	469b      	mov	fp, r3
 8000374:	2320      	movs	r3, #32
 8000376:	1a9b      	subs	r3, r3, r2
 8000378:	4652      	mov	r2, sl
 800037a:	40da      	lsrs	r2, r3
 800037c:	4641      	mov	r1, r8
 800037e:	0013      	movs	r3, r2
 8000380:	464a      	mov	r2, r9
 8000382:	408a      	lsls	r2, r1
 8000384:	0017      	movs	r7, r2
 8000386:	4642      	mov	r2, r8
 8000388:	431f      	orrs	r7, r3
 800038a:	4653      	mov	r3, sl
 800038c:	4093      	lsls	r3, r2
 800038e:	001e      	movs	r6, r3
 8000390:	42af      	cmp	r7, r5
 8000392:	d9c3      	bls.n	800031c <__udivmoddi4+0x4c>
 8000394:	2200      	movs	r2, #0
 8000396:	2300      	movs	r3, #0
 8000398:	9200      	str	r2, [sp, #0]
 800039a:	9301      	str	r3, [sp, #4]
 800039c:	4643      	mov	r3, r8
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d0d8      	beq.n	8000354 <__udivmoddi4+0x84>
 80003a2:	07fb      	lsls	r3, r7, #31
 80003a4:	0872      	lsrs	r2, r6, #1
 80003a6:	431a      	orrs	r2, r3
 80003a8:	4646      	mov	r6, r8
 80003aa:	087b      	lsrs	r3, r7, #1
 80003ac:	e00e      	b.n	80003cc <__udivmoddi4+0xfc>
 80003ae:	42ab      	cmp	r3, r5
 80003b0:	d101      	bne.n	80003b6 <__udivmoddi4+0xe6>
 80003b2:	42a2      	cmp	r2, r4
 80003b4:	d80c      	bhi.n	80003d0 <__udivmoddi4+0x100>
 80003b6:	1aa4      	subs	r4, r4, r2
 80003b8:	419d      	sbcs	r5, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	1924      	adds	r4, r4, r4
 80003be:	416d      	adcs	r5, r5
 80003c0:	2100      	movs	r1, #0
 80003c2:	3e01      	subs	r6, #1
 80003c4:	1824      	adds	r4, r4, r0
 80003c6:	414d      	adcs	r5, r1
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d006      	beq.n	80003da <__udivmoddi4+0x10a>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	d9ee      	bls.n	80003ae <__udivmoddi4+0xde>
 80003d0:	3e01      	subs	r6, #1
 80003d2:	1924      	adds	r4, r4, r4
 80003d4:	416d      	adcs	r5, r5
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d1f8      	bne.n	80003cc <__udivmoddi4+0xfc>
 80003da:	9800      	ldr	r0, [sp, #0]
 80003dc:	9901      	ldr	r1, [sp, #4]
 80003de:	465b      	mov	r3, fp
 80003e0:	1900      	adds	r0, r0, r4
 80003e2:	4169      	adcs	r1, r5
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	db24      	blt.n	8000432 <__udivmoddi4+0x162>
 80003e8:	002b      	movs	r3, r5
 80003ea:	465a      	mov	r2, fp
 80003ec:	4644      	mov	r4, r8
 80003ee:	40d3      	lsrs	r3, r2
 80003f0:	002a      	movs	r2, r5
 80003f2:	40e2      	lsrs	r2, r4
 80003f4:	001c      	movs	r4, r3
 80003f6:	465b      	mov	r3, fp
 80003f8:	0015      	movs	r5, r2
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	db2a      	blt.n	8000454 <__udivmoddi4+0x184>
 80003fe:	0026      	movs	r6, r4
 8000400:	409e      	lsls	r6, r3
 8000402:	0033      	movs	r3, r6
 8000404:	0026      	movs	r6, r4
 8000406:	4647      	mov	r7, r8
 8000408:	40be      	lsls	r6, r7
 800040a:	0032      	movs	r2, r6
 800040c:	1a80      	subs	r0, r0, r2
 800040e:	4199      	sbcs	r1, r3
 8000410:	9000      	str	r0, [sp, #0]
 8000412:	9101      	str	r1, [sp, #4]
 8000414:	e79e      	b.n	8000354 <__udivmoddi4+0x84>
 8000416:	42a3      	cmp	r3, r4
 8000418:	d8bc      	bhi.n	8000394 <__udivmoddi4+0xc4>
 800041a:	e782      	b.n	8000322 <__udivmoddi4+0x52>
 800041c:	4642      	mov	r2, r8
 800041e:	2320      	movs	r3, #32
 8000420:	2100      	movs	r1, #0
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	2200      	movs	r2, #0
 8000426:	9100      	str	r1, [sp, #0]
 8000428:	9201      	str	r2, [sp, #4]
 800042a:	2201      	movs	r2, #1
 800042c:	40da      	lsrs	r2, r3
 800042e:	9201      	str	r2, [sp, #4]
 8000430:	e785      	b.n	800033e <__udivmoddi4+0x6e>
 8000432:	4642      	mov	r2, r8
 8000434:	2320      	movs	r3, #32
 8000436:	1a9b      	subs	r3, r3, r2
 8000438:	002a      	movs	r2, r5
 800043a:	4646      	mov	r6, r8
 800043c:	409a      	lsls	r2, r3
 800043e:	0023      	movs	r3, r4
 8000440:	40f3      	lsrs	r3, r6
 8000442:	4644      	mov	r4, r8
 8000444:	4313      	orrs	r3, r2
 8000446:	002a      	movs	r2, r5
 8000448:	40e2      	lsrs	r2, r4
 800044a:	001c      	movs	r4, r3
 800044c:	465b      	mov	r3, fp
 800044e:	0015      	movs	r5, r2
 8000450:	2b00      	cmp	r3, #0
 8000452:	dad4      	bge.n	80003fe <__udivmoddi4+0x12e>
 8000454:	4642      	mov	r2, r8
 8000456:	002f      	movs	r7, r5
 8000458:	2320      	movs	r3, #32
 800045a:	0026      	movs	r6, r4
 800045c:	4097      	lsls	r7, r2
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	40de      	lsrs	r6, r3
 8000462:	003b      	movs	r3, r7
 8000464:	4333      	orrs	r3, r6
 8000466:	e7cd      	b.n	8000404 <__udivmoddi4+0x134>

08000468 <__clzdi2>:
 8000468:	b510      	push	{r4, lr}
 800046a:	2900      	cmp	r1, #0
 800046c:	d103      	bne.n	8000476 <__clzdi2+0xe>
 800046e:	f000 f807 	bl	8000480 <__clzsi2>
 8000472:	3020      	adds	r0, #32
 8000474:	e002      	b.n	800047c <__clzdi2+0x14>
 8000476:	0008      	movs	r0, r1
 8000478:	f000 f802 	bl	8000480 <__clzsi2>
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__clzsi2>:
 8000480:	211c      	movs	r1, #28
 8000482:	2301      	movs	r3, #1
 8000484:	041b      	lsls	r3, r3, #16
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0xe>
 800048a:	0c00      	lsrs	r0, r0, #16
 800048c:	3910      	subs	r1, #16
 800048e:	0a1b      	lsrs	r3, r3, #8
 8000490:	4298      	cmp	r0, r3
 8000492:	d301      	bcc.n	8000498 <__clzsi2+0x18>
 8000494:	0a00      	lsrs	r0, r0, #8
 8000496:	3908      	subs	r1, #8
 8000498:	091b      	lsrs	r3, r3, #4
 800049a:	4298      	cmp	r0, r3
 800049c:	d301      	bcc.n	80004a2 <__clzsi2+0x22>
 800049e:	0900      	lsrs	r0, r0, #4
 80004a0:	3904      	subs	r1, #4
 80004a2:	a202      	add	r2, pc, #8	@ (adr r2, 80004ac <__clzsi2+0x2c>)
 80004a4:	5c10      	ldrb	r0, [r2, r0]
 80004a6:	1840      	adds	r0, r0, r1
 80004a8:	4770      	bx	lr
 80004aa:	46c0      	nop			@ (mov r8, r8)
 80004ac:	02020304 	.word	0x02020304
 80004b0:	01010101 	.word	0x01010101
	...

080004bc <gde021a1_Init>:
  * @brief  Initialize the GDE021A1 EPD Component.
  * @param  None
  * @retval None
  */
void gde021a1_Init(void)
{ 
 80004bc:	b580      	push	{r7, lr}
 80004be:	b082      	sub	sp, #8
 80004c0:	af00      	add	r7, sp, #0
  uint8_t nb_bytes = 0;
 80004c2:	1dfb      	adds	r3, r7, #7
 80004c4:	2200      	movs	r2, #0
 80004c6:	701a      	strb	r2, [r3, #0]

  /* Initialize the GDE021A11 */
  EPD_IO_Init();
 80004c8:	f000 fb52 	bl	8000b70 <EPD_IO_Init>

  EPD_IO_WriteReg(EPD_REG_16);  /* Deep sleep mode disable */
 80004cc:	2010      	movs	r0, #16
 80004ce:	f000 fc2b 	bl	8000d28 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x00);
 80004d2:	2000      	movs	r0, #0
 80004d4:	f000 fbfe 	bl	8000cd4 <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_17);  /* Data Entry Mode Setting */
 80004d8:	2011      	movs	r0, #17
 80004da:	f000 fc25 	bl	8000d28 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x03);
 80004de:	2003      	movs	r0, #3
 80004e0:	f000 fbf8 	bl	8000cd4 <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_68);  /* Set the RAM X start/end address */
 80004e4:	2044      	movs	r0, #68	@ 0x44
 80004e6:	f000 fc1f 	bl	8000d28 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x00);       /* RAM X address start = 00h */
 80004ea:	2000      	movs	r0, #0
 80004ec:	f000 fbf2 	bl	8000cd4 <EPD_IO_WriteData>
  EPD_IO_WriteData(0x11);       /* RAM X adress end = 11h (17 * 4pixels by address = 72 pixels) */
 80004f0:	2011      	movs	r0, #17
 80004f2:	f000 fbef 	bl	8000cd4 <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_69);  /* Set the RAM Y start/end address */
 80004f6:	2045      	movs	r0, #69	@ 0x45
 80004f8:	f000 fc16 	bl	8000d28 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x00);       /* RAM Y address start = 0 */
 80004fc:	2000      	movs	r0, #0
 80004fe:	f000 fbe9 	bl	8000cd4 <EPD_IO_WriteData>
  EPD_IO_WriteData(0xAB);       /* RAM Y adress end = 171 */
 8000502:	20ab      	movs	r0, #171	@ 0xab
 8000504:	f000 fbe6 	bl	8000cd4 <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_78);  /* Set RAM X Address counter */
 8000508:	204e      	movs	r0, #78	@ 0x4e
 800050a:	f000 fc0d 	bl	8000d28 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x00);
 800050e:	2000      	movs	r0, #0
 8000510:	f000 fbe0 	bl	8000cd4 <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_79);  /* Set RAM Y Address counter */
 8000514:	204f      	movs	r0, #79	@ 0x4f
 8000516:	f000 fc07 	bl	8000d28 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x00);
 800051a:	2000      	movs	r0, #0
 800051c:	f000 fbda 	bl	8000cd4 <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_240); /* Booster Set Internal Feedback Selection */
 8000520:	20f0      	movs	r0, #240	@ 0xf0
 8000522:	f000 fc01 	bl	8000d28 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x1F);
 8000526:	201f      	movs	r0, #31
 8000528:	f000 fbd4 	bl	8000cd4 <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_33);  /* Disable RAM bypass and set GS transition to GSA = GS0 and GSB = GS3 */
 800052c:	2021      	movs	r0, #33	@ 0x21
 800052e:	f000 fbfb 	bl	8000d28 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x03);
 8000532:	2003      	movs	r0, #3
 8000534:	f000 fbce 	bl	8000cd4 <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_44);  /* Write VCOMregister */
 8000538:	202c      	movs	r0, #44	@ 0x2c
 800053a:	f000 fbf5 	bl	8000d28 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0xA0);
 800053e:	20a0      	movs	r0, #160	@ 0xa0
 8000540:	f000 fbc8 	bl	8000cd4 <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_60);  /* Border waveform */
 8000544:	203c      	movs	r0, #60	@ 0x3c
 8000546:	f000 fbef 	bl	8000d28 <EPD_IO_WriteReg>
  EPD_IO_WriteData(0x64);
 800054a:	2064      	movs	r0, #100	@ 0x64
 800054c:	f000 fbc2 	bl	8000cd4 <EPD_IO_WriteData>
  EPD_IO_WriteReg(EPD_REG_50);  /* Write LUT register */
 8000550:	2032      	movs	r0, #50	@ 0x32
 8000552:	f000 fbe9 	bl	8000d28 <EPD_IO_WriteReg>
  
  for (nb_bytes=0; nb_bytes<90; nb_bytes++)
 8000556:	1dfb      	adds	r3, r7, #7
 8000558:	2200      	movs	r2, #0
 800055a:	701a      	strb	r2, [r3, #0]
 800055c:	e00b      	b.n	8000576 <gde021a1_Init+0xba>
  {
    EPD_IO_WriteData(WF_LUT[nb_bytes]);
 800055e:	1dfb      	adds	r3, r7, #7
 8000560:	781b      	ldrb	r3, [r3, #0]
 8000562:	4a09      	ldr	r2, [pc, #36]	@ (8000588 <gde021a1_Init+0xcc>)
 8000564:	5cd3      	ldrb	r3, [r2, r3]
 8000566:	0018      	movs	r0, r3
 8000568:	f000 fbb4 	bl	8000cd4 <EPD_IO_WriteData>
  for (nb_bytes=0; nb_bytes<90; nb_bytes++)
 800056c:	1dfb      	adds	r3, r7, #7
 800056e:	781a      	ldrb	r2, [r3, #0]
 8000570:	1dfb      	adds	r3, r7, #7
 8000572:	3201      	adds	r2, #1
 8000574:	701a      	strb	r2, [r3, #0]
 8000576:	1dfb      	adds	r3, r7, #7
 8000578:	781b      	ldrb	r3, [r3, #0]
 800057a:	2b59      	cmp	r3, #89	@ 0x59
 800057c:	d9ef      	bls.n	800055e <gde021a1_Init+0xa2>
  }
}
 800057e:	46c0      	nop			@ (mov r8, r8)
 8000580:	46c0      	nop			@ (mov r8, r8)
 8000582:	46bd      	mov	sp, r7
 8000584:	b002      	add	sp, #8
 8000586:	bd80      	pop	{r7, pc}
 8000588:	08007bfc 	.word	0x08007bfc

0800058c <gde021a1_WritePixel>:
  * @brief  Writes 4 dots.
  * @param  HEX_Code: specifies the Data to write.
  * @retval None
  */
void gde021a1_WritePixel(uint8_t HEX_Code)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	0002      	movs	r2, r0
 8000594:	1dfb      	adds	r3, r7, #7
 8000596:	701a      	strb	r2, [r3, #0]
  /* Prepare the register to write data on the RAM */
  EPD_IO_WriteReg(EPD_REG_36);
 8000598:	2024      	movs	r0, #36	@ 0x24
 800059a:	f000 fbc5 	bl	8000d28 <EPD_IO_WriteReg>

  /* Send the data to write */
  EPD_IO_WriteData(HEX_Code);
 800059e:	1dfb      	adds	r3, r7, #7
 80005a0:	781b      	ldrb	r3, [r3, #0]
 80005a2:	b29b      	uxth	r3, r3
 80005a4:	0018      	movs	r0, r3
 80005a6:	f000 fb95 	bl	8000cd4 <EPD_IO_WriteData>
}
 80005aa:	46c0      	nop			@ (mov r8, r8)
 80005ac:	46bd      	mov	sp, r7
 80005ae:	b002      	add	sp, #8
 80005b0:	bd80      	pop	{r7, pc}

080005b2 <gde021a1_SetDisplayWindow>:
  * @param  Width: display window width.
  * @param  Height: display window height.
  * @retval None
*/
void gde021a1_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80005b2:	b5b0      	push	{r4, r5, r7, lr}
 80005b4:	b082      	sub	sp, #8
 80005b6:	af00      	add	r7, sp, #0
 80005b8:	0005      	movs	r5, r0
 80005ba:	000c      	movs	r4, r1
 80005bc:	0010      	movs	r0, r2
 80005be:	0019      	movs	r1, r3
 80005c0:	1dbb      	adds	r3, r7, #6
 80005c2:	1c2a      	adds	r2, r5, #0
 80005c4:	801a      	strh	r2, [r3, #0]
 80005c6:	1d3b      	adds	r3, r7, #4
 80005c8:	1c22      	adds	r2, r4, #0
 80005ca:	801a      	strh	r2, [r3, #0]
 80005cc:	1cbb      	adds	r3, r7, #2
 80005ce:	1c02      	adds	r2, r0, #0
 80005d0:	801a      	strh	r2, [r3, #0]
 80005d2:	003b      	movs	r3, r7
 80005d4:	1c0a      	adds	r2, r1, #0
 80005d6:	801a      	strh	r2, [r3, #0]
  /* Set Y position and the height */
  EPD_IO_WriteReg(EPD_REG_68);
 80005d8:	2044      	movs	r0, #68	@ 0x44
 80005da:	f000 fba5 	bl	8000d28 <EPD_IO_WriteReg>
  EPD_IO_WriteData(Ypos);
 80005de:	1d3b      	adds	r3, r7, #4
 80005e0:	881b      	ldrh	r3, [r3, #0]
 80005e2:	0018      	movs	r0, r3
 80005e4:	f000 fb76 	bl	8000cd4 <EPD_IO_WriteData>
  EPD_IO_WriteData(Height);
 80005e8:	003b      	movs	r3, r7
 80005ea:	881b      	ldrh	r3, [r3, #0]
 80005ec:	0018      	movs	r0, r3
 80005ee:	f000 fb71 	bl	8000cd4 <EPD_IO_WriteData>
  /* Set X position and the width */
  EPD_IO_WriteReg(EPD_REG_69);
 80005f2:	2045      	movs	r0, #69	@ 0x45
 80005f4:	f000 fb98 	bl	8000d28 <EPD_IO_WriteReg>
  EPD_IO_WriteData(Xpos);
 80005f8:	1dbb      	adds	r3, r7, #6
 80005fa:	881b      	ldrh	r3, [r3, #0]
 80005fc:	0018      	movs	r0, r3
 80005fe:	f000 fb69 	bl	8000cd4 <EPD_IO_WriteData>
  EPD_IO_WriteData(Width);
 8000602:	1cbb      	adds	r3, r7, #2
 8000604:	881b      	ldrh	r3, [r3, #0]
 8000606:	0018      	movs	r0, r3
 8000608:	f000 fb64 	bl	8000cd4 <EPD_IO_WriteData>
  /* Set the height counter */
  EPD_IO_WriteReg(EPD_REG_78);
 800060c:	204e      	movs	r0, #78	@ 0x4e
 800060e:	f000 fb8b 	bl	8000d28 <EPD_IO_WriteReg>
  EPD_IO_WriteData(Ypos);
 8000612:	1d3b      	adds	r3, r7, #4
 8000614:	881b      	ldrh	r3, [r3, #0]
 8000616:	0018      	movs	r0, r3
 8000618:	f000 fb5c 	bl	8000cd4 <EPD_IO_WriteData>
  /* Set the width counter */
  EPD_IO_WriteReg(EPD_REG_79);
 800061c:	204f      	movs	r0, #79	@ 0x4f
 800061e:	f000 fb83 	bl	8000d28 <EPD_IO_WriteReg>
  EPD_IO_WriteData(Xpos);
 8000622:	1dbb      	adds	r3, r7, #6
 8000624:	881b      	ldrh	r3, [r3, #0]
 8000626:	0018      	movs	r0, r3
 8000628:	f000 fb54 	bl	8000cd4 <EPD_IO_WriteData>
}
 800062c:	46c0      	nop			@ (mov r8, r8)
 800062e:	46bd      	mov	sp, r7
 8000630:	b002      	add	sp, #8
 8000632:	bdb0      	pop	{r4, r5, r7, pc}

08000634 <gde021a1_GetEpdPixelWidth>:
  * @brief  Gets the EPD pixel Width.
  * @param  None
  * @retval The EPD Pixel Width
  */
uint16_t gde021a1_GetEpdPixelWidth(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  return GDE021A1_EPD_PIXEL_WIDTH;
 8000638:	23ac      	movs	r3, #172	@ 0xac
}
 800063a:	0018      	movs	r0, r3
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}

08000640 <gde021a1_GetEpdPixelHeight>:
  * @brief  Gets the EPD pixel Height.
  * @param  None
  * @retval The EPD Pixel Height
  */
uint16_t gde021a1_GetEpdPixelHeight(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  return GDE021A1_EPD_PIXEL_HEIGHT;
 8000644:	2312      	movs	r3, #18
}
 8000646:	0018      	movs	r0, r3
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}

0800064c <gde021a1_RefreshDisplay>:
  * @brief  Activates display update sequence.
  * @param  None
  * @retval None
  */
void gde021a1_RefreshDisplay(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
  /* Write on the Display update control register */
  EPD_IO_WriteReg(EPD_REG_34);
 8000650:	2022      	movs	r0, #34	@ 0x22
 8000652:	f000 fb69 	bl	8000d28 <EPD_IO_WriteReg>
  
  /* Display update data sequence option */
  EPD_IO_WriteData(0xC4);
 8000656:	20c4      	movs	r0, #196	@ 0xc4
 8000658:	f000 fb3c 	bl	8000cd4 <EPD_IO_WriteData>

  /* Launching the update: Nothing should interrupt this sequence in order
     to avoid display corruption */
  EPD_IO_WriteReg(EPD_REG_32);
 800065c:	2020      	movs	r0, #32
 800065e:	f000 fb63 	bl	8000d28 <EPD_IO_WriteReg>
}
 8000662:	46c0      	nop			@ (mov r8, r8)
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}

08000668 <gde021a1_CloseChargePump>:
  * @brief  Disables the clock and the charge pump.
  * @param  None
  * @retval None
  */
void gde021a1_CloseChargePump(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
  /* Write on the Display update control register */
  EPD_IO_WriteReg(EPD_REG_34);
 800066c:	2022      	movs	r0, #34	@ 0x22
 800066e:	f000 fb5b 	bl	8000d28 <EPD_IO_WriteReg>

  /* Disable CP then Disable Clock signal */  
  EPD_IO_WriteData(0x03);
 8000672:	2003      	movs	r0, #3
 8000674:	f000 fb2e 	bl	8000cd4 <EPD_IO_WriteData>

  /* Launching the update: Nothing should interrupt this sequence in order
     to avoid display corruption */
  EPD_IO_WriteReg(EPD_REG_32);
 8000678:	2020      	movs	r0, #32
 800067a:	f000 fb55 	bl	8000d28 <EPD_IO_WriteReg>
}
 800067e:	46c0      	nop			@ (mov r8, r8)
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}

08000684 <gde021a1_DrawImage>:
  * @note   Xsize have to be a multiple of 4 
  * @param  Ysize: Image Y size in the EPD
  * @retval None
  */
void gde021a1_DrawImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint8_t *pdata)
{
 8000684:	b5b0      	push	{r4, r5, r7, lr}
 8000686:	b086      	sub	sp, #24
 8000688:	af00      	add	r7, sp, #0
 800068a:	0005      	movs	r5, r0
 800068c:	000c      	movs	r4, r1
 800068e:	0010      	movs	r0, r2
 8000690:	0019      	movs	r1, r3
 8000692:	1dbb      	adds	r3, r7, #6
 8000694:	1c2a      	adds	r2, r5, #0
 8000696:	801a      	strh	r2, [r3, #0]
 8000698:	1d3b      	adds	r3, r7, #4
 800069a:	1c22      	adds	r2, r4, #0
 800069c:	801a      	strh	r2, [r3, #0]
 800069e:	1cbb      	adds	r3, r7, #2
 80006a0:	1c02      	adds	r2, r0, #0
 80006a2:	801a      	strh	r2, [r3, #0]
 80006a4:	003b      	movs	r3, r7
 80006a6:	1c0a      	adds	r2, r1, #0
 80006a8:	801a      	strh	r2, [r3, #0]
  uint32_t i, j = 0;
 80006aa:	2300      	movs	r3, #0
 80006ac:	613b      	str	r3, [r7, #16]
  uint8_t pixels_4 = 0;
 80006ae:	230f      	movs	r3, #15
 80006b0:	18fb      	adds	r3, r7, r3
 80006b2:	2200      	movs	r2, #0
 80006b4:	701a      	strb	r2, [r3, #0]
  uint8_t pixels_4_grey[4];
  uint8_t nb_4_pixels, data_res = 0;
 80006b6:	230d      	movs	r3, #13
 80006b8:	18fb      	adds	r3, r7, r3
 80006ba:	2200      	movs	r2, #0
 80006bc:	701a      	strb	r2, [r3, #0]
  
  /* Prepare the register to write data on the RAM */
  EPD_IO_WriteReg(EPD_REG_36);
 80006be:	2024      	movs	r0, #36	@ 0x24
 80006c0:	f000 fb32 	bl	8000d28 <EPD_IO_WriteReg>
  
  /* X size is a multiple of 8 */
  if ((Xsize % 8) == 0)
 80006c4:	1cbb      	adds	r3, r7, #2
 80006c6:	881b      	ldrh	r3, [r3, #0]
 80006c8:	2207      	movs	r2, #7
 80006ca:	4013      	ands	r3, r2
 80006cc:	b29b      	uxth	r3, r3
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d000      	beq.n	80006d4 <gde021a1_DrawImage+0x50>
 80006d2:	e087      	b.n	80007e4 <gde021a1_DrawImage+0x160>
  {
    for (i= 0; i< ((((Ysize) * (Xsize/4)))/2) ; i++)
 80006d4:	2300      	movs	r3, #0
 80006d6:	617b      	str	r3, [r7, #20]
 80006d8:	e073      	b.n	80007c2 <gde021a1_DrawImage+0x13e>
    {
      /* Get the current data */
      pixels_4 = pdata[i];
 80006da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80006dc:	697b      	ldr	r3, [r7, #20]
 80006de:	18d2      	adds	r2, r2, r3
 80006e0:	210f      	movs	r1, #15
 80006e2:	187b      	adds	r3, r7, r1
 80006e4:	7812      	ldrb	r2, [r2, #0]
 80006e6:	701a      	strb	r2, [r3, #0]
      if (pixels_4 !=0)
 80006e8:	187b      	adds	r3, r7, r1
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d05f      	beq.n	80007b0 <gde021a1_DrawImage+0x12c>
      {
        /* One byte read codes 8 pixels in 1-bit bitmap */
        for (nb_4_pixels = 0; nb_4_pixels < 2; nb_4_pixels++)
 80006f0:	230e      	movs	r3, #14
 80006f2:	18fb      	adds	r3, r7, r3
 80006f4:	2200      	movs	r2, #0
 80006f6:	701a      	strb	r2, [r3, #0]
 80006f8:	e054      	b.n	80007a4 <gde021a1_DrawImage+0x120>
        {
          /* Processing 8 pixels */
          /* Preparing the 4 pixels coded with 4 grey level per pixel
             from a monochrome xbm file */
          for (j= 0; j<4; j++)
 80006fa:	2300      	movs	r3, #0
 80006fc:	613b      	str	r3, [r7, #16]
 80006fe:	e029      	b.n	8000754 <gde021a1_DrawImage+0xd0>
          {
            if (((pixels_4) & 0x01) == 1)
 8000700:	230f      	movs	r3, #15
 8000702:	18fb      	adds	r3, r7, r3
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	2201      	movs	r2, #1
 8000708:	4013      	ands	r3, r2
 800070a:	d00d      	beq.n	8000728 <gde021a1_DrawImage+0xa4>
            {
              /* Two LSB is coding black in 4 grey level */
              pixels_4_grey[j] &= 0xFC;
 800070c:	2008      	movs	r0, #8
 800070e:	183a      	adds	r2, r7, r0
 8000710:	693b      	ldr	r3, [r7, #16]
 8000712:	18d3      	adds	r3, r2, r3
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	2203      	movs	r2, #3
 8000718:	4393      	bics	r3, r2
 800071a:	b2d9      	uxtb	r1, r3
 800071c:	183a      	adds	r2, r7, r0
 800071e:	693b      	ldr	r3, [r7, #16]
 8000720:	18d3      	adds	r3, r2, r3
 8000722:	1c0a      	adds	r2, r1, #0
 8000724:	701a      	strb	r2, [r3, #0]
 8000726:	e00c      	b.n	8000742 <gde021a1_DrawImage+0xbe>
            }
            else
            {
              /* Two LSB is coded white in 4 grey level */
              pixels_4_grey[j] |= 0x03;
 8000728:	2008      	movs	r0, #8
 800072a:	183a      	adds	r2, r7, r0
 800072c:	693b      	ldr	r3, [r7, #16]
 800072e:	18d3      	adds	r3, r2, r3
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	2203      	movs	r2, #3
 8000734:	4313      	orrs	r3, r2
 8000736:	b2d9      	uxtb	r1, r3
 8000738:	183a      	adds	r2, r7, r0
 800073a:	693b      	ldr	r3, [r7, #16]
 800073c:	18d3      	adds	r3, r2, r3
 800073e:	1c0a      	adds	r2, r1, #0
 8000740:	701a      	strb	r2, [r3, #0]
            }
            pixels_4 = pixels_4 >> 1;	
 8000742:	220f      	movs	r2, #15
 8000744:	18bb      	adds	r3, r7, r2
 8000746:	18ba      	adds	r2, r7, r2
 8000748:	7812      	ldrb	r2, [r2, #0]
 800074a:	0852      	lsrs	r2, r2, #1
 800074c:	701a      	strb	r2, [r3, #0]
          for (j= 0; j<4; j++)
 800074e:	693b      	ldr	r3, [r7, #16]
 8000750:	3301      	adds	r3, #1
 8000752:	613b      	str	r3, [r7, #16]
 8000754:	693b      	ldr	r3, [r7, #16]
 8000756:	2b03      	cmp	r3, #3
 8000758:	d9d2      	bls.n	8000700 <gde021a1_DrawImage+0x7c>
          }
          
          /* Processing 4 pixels */
          /* Format the data to have the Lower pixel number sent on the MSB for the SPI to fit with the RAM 
             EPD topology */
          data_res = pixels_4_grey[0] << 6 | pixels_4_grey[1] << 4 | pixels_4_grey[2] << 2 | pixels_4_grey[3] << 0;
 800075a:	2108      	movs	r1, #8
 800075c:	187b      	adds	r3, r7, r1
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	019b      	lsls	r3, r3, #6
 8000762:	b25a      	sxtb	r2, r3
 8000764:	187b      	adds	r3, r7, r1
 8000766:	785b      	ldrb	r3, [r3, #1]
 8000768:	011b      	lsls	r3, r3, #4
 800076a:	b25b      	sxtb	r3, r3
 800076c:	4313      	orrs	r3, r2
 800076e:	b25a      	sxtb	r2, r3
 8000770:	187b      	adds	r3, r7, r1
 8000772:	789b      	ldrb	r3, [r3, #2]
 8000774:	009b      	lsls	r3, r3, #2
 8000776:	b25b      	sxtb	r3, r3
 8000778:	4313      	orrs	r3, r2
 800077a:	b25a      	sxtb	r2, r3
 800077c:	187b      	adds	r3, r7, r1
 800077e:	78db      	ldrb	r3, [r3, #3]
 8000780:	b25b      	sxtb	r3, r3
 8000782:	4313      	orrs	r3, r2
 8000784:	b25a      	sxtb	r2, r3
 8000786:	210d      	movs	r1, #13
 8000788:	187b      	adds	r3, r7, r1
 800078a:	701a      	strb	r2, [r3, #0]
          
          /* Send the data to the EPD's RAM through SPI */
          EPD_IO_WriteData(data_res);
 800078c:	187b      	adds	r3, r7, r1
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	b29b      	uxth	r3, r3
 8000792:	0018      	movs	r0, r3
 8000794:	f000 fa9e 	bl	8000cd4 <EPD_IO_WriteData>
        for (nb_4_pixels = 0; nb_4_pixels < 2; nb_4_pixels++)
 8000798:	210e      	movs	r1, #14
 800079a:	187b      	adds	r3, r7, r1
 800079c:	781a      	ldrb	r2, [r3, #0]
 800079e:	187b      	adds	r3, r7, r1
 80007a0:	3201      	adds	r2, #1
 80007a2:	701a      	strb	r2, [r3, #0]
 80007a4:	230e      	movs	r3, #14
 80007a6:	18fb      	adds	r3, r7, r3
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	2b01      	cmp	r3, #1
 80007ac:	d9a5      	bls.n	80006fa <gde021a1_DrawImage+0x76>
 80007ae:	e005      	b.n	80007bc <gde021a1_DrawImage+0x138>
      }
      else
      {	
        /* 1 byte read from xbm files is equivalent to 8 pixels in the 
           other words 2 bytes to be transferred */
        EPD_IO_WriteData(0xFF);
 80007b0:	20ff      	movs	r0, #255	@ 0xff
 80007b2:	f000 fa8f 	bl	8000cd4 <EPD_IO_WriteData>
        EPD_IO_WriteData(0xFF);
 80007b6:	20ff      	movs	r0, #255	@ 0xff
 80007b8:	f000 fa8c 	bl	8000cd4 <EPD_IO_WriteData>
    for (i= 0; i< ((((Ysize) * (Xsize/4)))/2) ; i++)
 80007bc:	697b      	ldr	r3, [r7, #20]
 80007be:	3301      	adds	r3, #1
 80007c0:	617b      	str	r3, [r7, #20]
 80007c2:	003b      	movs	r3, r7
 80007c4:	881b      	ldrh	r3, [r3, #0]
 80007c6:	1cba      	adds	r2, r7, #2
 80007c8:	8812      	ldrh	r2, [r2, #0]
 80007ca:	0892      	lsrs	r2, r2, #2
 80007cc:	b292      	uxth	r2, r2
 80007ce:	4353      	muls	r3, r2
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	da00      	bge.n	80007d6 <gde021a1_DrawImage+0x152>
 80007d4:	3301      	adds	r3, #1
 80007d6:	105b      	asrs	r3, r3, #1
 80007d8:	001a      	movs	r2, r3
 80007da:	697b      	ldr	r3, [r7, #20]
 80007dc:	4293      	cmp	r3, r2
 80007de:	d200      	bcs.n	80007e2 <gde021a1_DrawImage+0x15e>
 80007e0:	e77b      	b.n	80006da <gde021a1_DrawImage+0x56>
          EPD_IO_WriteData(0xFF);
        }
      }
    }
  }
}
 80007e2:	e10f      	b.n	8000a04 <gde021a1_DrawImage+0x380>
    for (i= 0; i< ((((Ysize) * ((Xsize/4)+1))/2)) ; i++)
 80007e4:	2300      	movs	r3, #0
 80007e6:	617b      	str	r3, [r7, #20]
 80007e8:	e0fb      	b.n	80009e2 <gde021a1_DrawImage+0x35e>
      pixels_4 = pdata[i];
 80007ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80007ec:	697b      	ldr	r3, [r7, #20]
 80007ee:	18d2      	adds	r2, r2, r3
 80007f0:	230f      	movs	r3, #15
 80007f2:	18fb      	adds	r3, r7, r3
 80007f4:	7812      	ldrb	r2, [r2, #0]
 80007f6:	701a      	strb	r2, [r3, #0]
      if (((i+1) % (((Xsize/4)+1)/2)) != 0)
 80007f8:	697b      	ldr	r3, [r7, #20]
 80007fa:	1c5a      	adds	r2, r3, #1
 80007fc:	1cbb      	adds	r3, r7, #2
 80007fe:	881b      	ldrh	r3, [r3, #0]
 8000800:	089b      	lsrs	r3, r3, #2
 8000802:	b29b      	uxth	r3, r3
 8000804:	3301      	adds	r3, #1
 8000806:	2b00      	cmp	r3, #0
 8000808:	da00      	bge.n	800080c <gde021a1_DrawImage+0x188>
 800080a:	3301      	adds	r3, #1
 800080c:	105b      	asrs	r3, r3, #1
 800080e:	0019      	movs	r1, r3
 8000810:	0010      	movs	r0, r2
 8000812:	f7ff fd09 	bl	8000228 <__aeabi_uidivmod>
 8000816:	1e0b      	subs	r3, r1, #0
 8000818:	d100      	bne.n	800081c <gde021a1_DrawImage+0x198>
 800081a:	e071      	b.n	8000900 <gde021a1_DrawImage+0x27c>
        if (pixels_4 !=0)
 800081c:	230f      	movs	r3, #15
 800081e:	18fb      	adds	r3, r7, r3
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d05f      	beq.n	80008e6 <gde021a1_DrawImage+0x262>
          for (nb_4_pixels = 0; nb_4_pixels < 2; nb_4_pixels++)
 8000826:	230e      	movs	r3, #14
 8000828:	18fb      	adds	r3, r7, r3
 800082a:	2200      	movs	r2, #0
 800082c:	701a      	strb	r2, [r3, #0]
 800082e:	e054      	b.n	80008da <gde021a1_DrawImage+0x256>
            for (j= 0; j<4; j++)
 8000830:	2300      	movs	r3, #0
 8000832:	613b      	str	r3, [r7, #16]
 8000834:	e029      	b.n	800088a <gde021a1_DrawImage+0x206>
              if (((pixels_4) & 0x01) == 1)
 8000836:	230f      	movs	r3, #15
 8000838:	18fb      	adds	r3, r7, r3
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	2201      	movs	r2, #1
 800083e:	4013      	ands	r3, r2
 8000840:	d00d      	beq.n	800085e <gde021a1_DrawImage+0x1da>
                pixels_4_grey[j] &= 0xFC;
 8000842:	2008      	movs	r0, #8
 8000844:	183a      	adds	r2, r7, r0
 8000846:	693b      	ldr	r3, [r7, #16]
 8000848:	18d3      	adds	r3, r2, r3
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	2203      	movs	r2, #3
 800084e:	4393      	bics	r3, r2
 8000850:	b2d9      	uxtb	r1, r3
 8000852:	183a      	adds	r2, r7, r0
 8000854:	693b      	ldr	r3, [r7, #16]
 8000856:	18d3      	adds	r3, r2, r3
 8000858:	1c0a      	adds	r2, r1, #0
 800085a:	701a      	strb	r2, [r3, #0]
 800085c:	e00c      	b.n	8000878 <gde021a1_DrawImage+0x1f4>
                pixels_4_grey[j] |= 0x03;
 800085e:	2008      	movs	r0, #8
 8000860:	183a      	adds	r2, r7, r0
 8000862:	693b      	ldr	r3, [r7, #16]
 8000864:	18d3      	adds	r3, r2, r3
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	2203      	movs	r2, #3
 800086a:	4313      	orrs	r3, r2
 800086c:	b2d9      	uxtb	r1, r3
 800086e:	183a      	adds	r2, r7, r0
 8000870:	693b      	ldr	r3, [r7, #16]
 8000872:	18d3      	adds	r3, r2, r3
 8000874:	1c0a      	adds	r2, r1, #0
 8000876:	701a      	strb	r2, [r3, #0]
              pixels_4 = pixels_4 >> 1;
 8000878:	220f      	movs	r2, #15
 800087a:	18bb      	adds	r3, r7, r2
 800087c:	18ba      	adds	r2, r7, r2
 800087e:	7812      	ldrb	r2, [r2, #0]
 8000880:	0852      	lsrs	r2, r2, #1
 8000882:	701a      	strb	r2, [r3, #0]
            for (j= 0; j<4; j++)
 8000884:	693b      	ldr	r3, [r7, #16]
 8000886:	3301      	adds	r3, #1
 8000888:	613b      	str	r3, [r7, #16]
 800088a:	693b      	ldr	r3, [r7, #16]
 800088c:	2b03      	cmp	r3, #3
 800088e:	d9d2      	bls.n	8000836 <gde021a1_DrawImage+0x1b2>
            data_res = pixels_4_grey[0] << 6 | pixels_4_grey[1] << 4 | pixels_4_grey[2] << 2 | pixels_4_grey[3] << 0;
 8000890:	2108      	movs	r1, #8
 8000892:	187b      	adds	r3, r7, r1
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	019b      	lsls	r3, r3, #6
 8000898:	b25a      	sxtb	r2, r3
 800089a:	187b      	adds	r3, r7, r1
 800089c:	785b      	ldrb	r3, [r3, #1]
 800089e:	011b      	lsls	r3, r3, #4
 80008a0:	b25b      	sxtb	r3, r3
 80008a2:	4313      	orrs	r3, r2
 80008a4:	b25a      	sxtb	r2, r3
 80008a6:	187b      	adds	r3, r7, r1
 80008a8:	789b      	ldrb	r3, [r3, #2]
 80008aa:	009b      	lsls	r3, r3, #2
 80008ac:	b25b      	sxtb	r3, r3
 80008ae:	4313      	orrs	r3, r2
 80008b0:	b25a      	sxtb	r2, r3
 80008b2:	187b      	adds	r3, r7, r1
 80008b4:	78db      	ldrb	r3, [r3, #3]
 80008b6:	b25b      	sxtb	r3, r3
 80008b8:	4313      	orrs	r3, r2
 80008ba:	b25a      	sxtb	r2, r3
 80008bc:	210d      	movs	r1, #13
 80008be:	187b      	adds	r3, r7, r1
 80008c0:	701a      	strb	r2, [r3, #0]
            EPD_IO_WriteData(data_res);
 80008c2:	187b      	adds	r3, r7, r1
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	b29b      	uxth	r3, r3
 80008c8:	0018      	movs	r0, r3
 80008ca:	f000 fa03 	bl	8000cd4 <EPD_IO_WriteData>
          for (nb_4_pixels = 0; nb_4_pixels < 2; nb_4_pixels++)
 80008ce:	210e      	movs	r1, #14
 80008d0:	187b      	adds	r3, r7, r1
 80008d2:	781a      	ldrb	r2, [r3, #0]
 80008d4:	187b      	adds	r3, r7, r1
 80008d6:	3201      	adds	r2, #1
 80008d8:	701a      	strb	r2, [r3, #0]
 80008da:	230e      	movs	r3, #14
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	2b01      	cmp	r3, #1
 80008e2:	d9a5      	bls.n	8000830 <gde021a1_DrawImage+0x1ac>
 80008e4:	e07a      	b.n	80009dc <gde021a1_DrawImage+0x358>
        else if (pixels_4 == 0)
 80008e6:	230f      	movs	r3, #15
 80008e8:	18fb      	adds	r3, r7, r3
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d000      	beq.n	80008f2 <gde021a1_DrawImage+0x26e>
 80008f0:	e074      	b.n	80009dc <gde021a1_DrawImage+0x358>
          EPD_IO_WriteData(0xFF);
 80008f2:	20ff      	movs	r0, #255	@ 0xff
 80008f4:	f000 f9ee 	bl	8000cd4 <EPD_IO_WriteData>
          EPD_IO_WriteData(0xFF);
 80008f8:	20ff      	movs	r0, #255	@ 0xff
 80008fa:	f000 f9eb 	bl	8000cd4 <EPD_IO_WriteData>
 80008fe:	e06d      	b.n	80009dc <gde021a1_DrawImage+0x358>
      else if (((i+1) % (((Xsize/4)+1)/2)) == 0)
 8000900:	697b      	ldr	r3, [r7, #20]
 8000902:	1c5a      	adds	r2, r3, #1
 8000904:	1cbb      	adds	r3, r7, #2
 8000906:	881b      	ldrh	r3, [r3, #0]
 8000908:	089b      	lsrs	r3, r3, #2
 800090a:	b29b      	uxth	r3, r3
 800090c:	3301      	adds	r3, #1
 800090e:	2b00      	cmp	r3, #0
 8000910:	da00      	bge.n	8000914 <gde021a1_DrawImage+0x290>
 8000912:	3301      	adds	r3, #1
 8000914:	105b      	asrs	r3, r3, #1
 8000916:	0019      	movs	r1, r3
 8000918:	0010      	movs	r0, r2
 800091a:	f7ff fc85 	bl	8000228 <__aeabi_uidivmod>
 800091e:	1e0b      	subs	r3, r1, #0
 8000920:	d15c      	bne.n	80009dc <gde021a1_DrawImage+0x358>
        if (pixels_4 !=0xf0)
 8000922:	230f      	movs	r3, #15
 8000924:	18fb      	adds	r3, r7, r3
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	2bf0      	cmp	r3, #240	@ 0xf0
 800092a:	d04f      	beq.n	80009cc <gde021a1_DrawImage+0x348>
          for (j= 0; j<4; j++)
 800092c:	2300      	movs	r3, #0
 800092e:	613b      	str	r3, [r7, #16]
 8000930:	e029      	b.n	8000986 <gde021a1_DrawImage+0x302>
            if (((pixels_4) & 0x01) == 1)
 8000932:	230f      	movs	r3, #15
 8000934:	18fb      	adds	r3, r7, r3
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	2201      	movs	r2, #1
 800093a:	4013      	ands	r3, r2
 800093c:	d00d      	beq.n	800095a <gde021a1_DrawImage+0x2d6>
              pixels_4_grey[j] &= 0xFC;
 800093e:	2008      	movs	r0, #8
 8000940:	183a      	adds	r2, r7, r0
 8000942:	693b      	ldr	r3, [r7, #16]
 8000944:	18d3      	adds	r3, r2, r3
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	2203      	movs	r2, #3
 800094a:	4393      	bics	r3, r2
 800094c:	b2d9      	uxtb	r1, r3
 800094e:	183a      	adds	r2, r7, r0
 8000950:	693b      	ldr	r3, [r7, #16]
 8000952:	18d3      	adds	r3, r2, r3
 8000954:	1c0a      	adds	r2, r1, #0
 8000956:	701a      	strb	r2, [r3, #0]
 8000958:	e00c      	b.n	8000974 <gde021a1_DrawImage+0x2f0>
              pixels_4_grey[j] |= 0x03;
 800095a:	2008      	movs	r0, #8
 800095c:	183a      	adds	r2, r7, r0
 800095e:	693b      	ldr	r3, [r7, #16]
 8000960:	18d3      	adds	r3, r2, r3
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	2203      	movs	r2, #3
 8000966:	4313      	orrs	r3, r2
 8000968:	b2d9      	uxtb	r1, r3
 800096a:	183a      	adds	r2, r7, r0
 800096c:	693b      	ldr	r3, [r7, #16]
 800096e:	18d3      	adds	r3, r2, r3
 8000970:	1c0a      	adds	r2, r1, #0
 8000972:	701a      	strb	r2, [r3, #0]
            pixels_4 = pixels_4 >> 1;	
 8000974:	220f      	movs	r2, #15
 8000976:	18bb      	adds	r3, r7, r2
 8000978:	18ba      	adds	r2, r7, r2
 800097a:	7812      	ldrb	r2, [r2, #0]
 800097c:	0852      	lsrs	r2, r2, #1
 800097e:	701a      	strb	r2, [r3, #0]
          for (j= 0; j<4; j++)
 8000980:	693b      	ldr	r3, [r7, #16]
 8000982:	3301      	adds	r3, #1
 8000984:	613b      	str	r3, [r7, #16]
 8000986:	693b      	ldr	r3, [r7, #16]
 8000988:	2b03      	cmp	r3, #3
 800098a:	d9d2      	bls.n	8000932 <gde021a1_DrawImage+0x2ae>
          data_res = pixels_4_grey[0] << 6 | pixels_4_grey[1] << 4 | pixels_4_grey[2] << 2 | pixels_4_grey[3] << 0;
 800098c:	2108      	movs	r1, #8
 800098e:	187b      	adds	r3, r7, r1
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	019b      	lsls	r3, r3, #6
 8000994:	b25a      	sxtb	r2, r3
 8000996:	187b      	adds	r3, r7, r1
 8000998:	785b      	ldrb	r3, [r3, #1]
 800099a:	011b      	lsls	r3, r3, #4
 800099c:	b25b      	sxtb	r3, r3
 800099e:	4313      	orrs	r3, r2
 80009a0:	b25a      	sxtb	r2, r3
 80009a2:	187b      	adds	r3, r7, r1
 80009a4:	789b      	ldrb	r3, [r3, #2]
 80009a6:	009b      	lsls	r3, r3, #2
 80009a8:	b25b      	sxtb	r3, r3
 80009aa:	4313      	orrs	r3, r2
 80009ac:	b25a      	sxtb	r2, r3
 80009ae:	187b      	adds	r3, r7, r1
 80009b0:	78db      	ldrb	r3, [r3, #3]
 80009b2:	b25b      	sxtb	r3, r3
 80009b4:	4313      	orrs	r3, r2
 80009b6:	b25a      	sxtb	r2, r3
 80009b8:	210d      	movs	r1, #13
 80009ba:	187b      	adds	r3, r7, r1
 80009bc:	701a      	strb	r2, [r3, #0]
          EPD_IO_WriteData(data_res);
 80009be:	187b      	adds	r3, r7, r1
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	b29b      	uxth	r3, r3
 80009c4:	0018      	movs	r0, r3
 80009c6:	f000 f985 	bl	8000cd4 <EPD_IO_WriteData>
 80009ca:	e007      	b.n	80009dc <gde021a1_DrawImage+0x358>
        else if (pixels_4 == 0xf0)
 80009cc:	230f      	movs	r3, #15
 80009ce:	18fb      	adds	r3, r7, r3
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	2bf0      	cmp	r3, #240	@ 0xf0
 80009d4:	d102      	bne.n	80009dc <gde021a1_DrawImage+0x358>
          EPD_IO_WriteData(0xFF);
 80009d6:	20ff      	movs	r0, #255	@ 0xff
 80009d8:	f000 f97c 	bl	8000cd4 <EPD_IO_WriteData>
    for (i= 0; i< ((((Ysize) * ((Xsize/4)+1))/2)) ; i++)
 80009dc:	697b      	ldr	r3, [r7, #20]
 80009de:	3301      	adds	r3, #1
 80009e0:	617b      	str	r3, [r7, #20]
 80009e2:	003b      	movs	r3, r7
 80009e4:	881b      	ldrh	r3, [r3, #0]
 80009e6:	1cba      	adds	r2, r7, #2
 80009e8:	8812      	ldrh	r2, [r2, #0]
 80009ea:	0892      	lsrs	r2, r2, #2
 80009ec:	b292      	uxth	r2, r2
 80009ee:	3201      	adds	r2, #1
 80009f0:	4353      	muls	r3, r2
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	da00      	bge.n	80009f8 <gde021a1_DrawImage+0x374>
 80009f6:	3301      	adds	r3, #1
 80009f8:	105b      	asrs	r3, r3, #1
 80009fa:	001a      	movs	r2, r3
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	4293      	cmp	r3, r2
 8000a00:	d200      	bcs.n	8000a04 <gde021a1_DrawImage+0x380>
 8000a02:	e6f2      	b.n	80007ea <gde021a1_DrawImage+0x166>
}
 8000a04:	46c0      	nop			@ (mov r8, r8)
 8000a06:	46bd      	mov	sp, r7
 8000a08:	b006      	add	sp, #24
 8000a0a:	bdb0      	pop	{r4, r5, r7, pc}

08000a0c <SPIx_Init>:
  * @brief  SPIx Bus initialization
  * @param  None
  * @retval None
  */
static void SPIx_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8000a10:	4b1b      	ldr	r3, [pc, #108]	@ (8000a80 <SPIx_Init+0x74>)
 8000a12:	0018      	movs	r0, r3
 8000a14:	f003 fdee 	bl	80045f4 <HAL_SPI_GetState>
 8000a18:	1e03      	subs	r3, r0, #0
 8000a1a:	d12d      	bne.n	8000a78 <SPIx_Init+0x6c>
  {
    /* SPI Config */
    SpiHandle.Instance = DISCOVERY_SPIx;
 8000a1c:	4b18      	ldr	r3, [pc, #96]	@ (8000a80 <SPIx_Init+0x74>)
 8000a1e:	4a19      	ldr	r2, [pc, #100]	@ (8000a84 <SPIx_Init+0x78>)
 8000a20:	601a      	str	r2, [r3, #0]
    
    /* On STM32L0538-DISCO, EPD ID cannot be read then keep a common configuration */
    /* for EPD (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a EPD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Mode               = SPI_MODE_MASTER;
 8000a22:	4b17      	ldr	r3, [pc, #92]	@ (8000a80 <SPIx_Init+0x74>)
 8000a24:	2282      	movs	r2, #130	@ 0x82
 8000a26:	0052      	lsls	r2, r2, #1
 8000a28:	605a      	str	r2, [r3, #4]
    SpiHandle.Init.Direction          = SPI_DIRECTION_2LINES;
 8000a2a:	4b15      	ldr	r3, [pc, #84]	@ (8000a80 <SPIx_Init+0x74>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.BaudRatePrescaler  = SPI_BAUDRATEPRESCALER_8;
 8000a30:	4b13      	ldr	r3, [pc, #76]	@ (8000a80 <SPIx_Init+0x74>)
 8000a32:	2210      	movs	r2, #16
 8000a34:	61da      	str	r2, [r3, #28]
    SpiHandle.Init.DataSize           = SPI_DATASIZE_8BIT;
 8000a36:	4b12      	ldr	r3, [pc, #72]	@ (8000a80 <SPIx_Init+0x74>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.CLKPhase           = SPI_PHASE_2EDGE;
 8000a3c:	4b10      	ldr	r3, [pc, #64]	@ (8000a80 <SPIx_Init+0x74>)
 8000a3e:	2201      	movs	r2, #1
 8000a40:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity        = SPI_POLARITY_HIGH;
 8000a42:	4b0f      	ldr	r3, [pc, #60]	@ (8000a80 <SPIx_Init+0x74>)
 8000a44:	2202      	movs	r2, #2
 8000a46:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.FirstBit           = SPI_FIRSTBIT_MSB;
 8000a48:	4b0d      	ldr	r3, [pc, #52]	@ (8000a80 <SPIx_Init+0x74>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS                = SPI_NSS_SOFT;
 8000a4e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a80 <SPIx_Init+0x74>)
 8000a50:	2280      	movs	r2, #128	@ 0x80
 8000a52:	0092      	lsls	r2, r2, #2
 8000a54:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.CRCCalculation     = SPI_CRCCALCULATION_DISABLED;
 8000a56:	4b0a      	ldr	r3, [pc, #40]	@ (8000a80 <SPIx_Init+0x74>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial      = 7;
 8000a5c:	4b08      	ldr	r3, [pc, #32]	@ (8000a80 <SPIx_Init+0x74>)
 8000a5e:	2207      	movs	r2, #7
 8000a60:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.TIMode             = SPI_TIMODE_DISABLED;
 8000a62:	4b07      	ldr	r3, [pc, #28]	@ (8000a80 <SPIx_Init+0x74>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	625a      	str	r2, [r3, #36]	@ 0x24
    
    SPIx_MspInit(&SpiHandle);
 8000a68:	4b05      	ldr	r3, [pc, #20]	@ (8000a80 <SPIx_Init+0x74>)
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	f000 f83a 	bl	8000ae4 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8000a70:	4b03      	ldr	r3, [pc, #12]	@ (8000a80 <SPIx_Init+0x74>)
 8000a72:	0018      	movs	r0, r3
 8000a74:	f003 fba4 	bl	80041c0 <HAL_SPI_Init>
  }
}
 8000a78:	46c0      	nop			@ (mov r8, r8)
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	46c0      	nop			@ (mov r8, r8)
 8000a80:	200006cc 	.word	0x200006cc
 8000a84:	40013000 	.word	0x40013000

08000a88 <SPIx_Write>:
  * @brief  SPI Write a byte to device.
  * @param  Value: value to be written
  * @retval None
  */
static void SPIx_Write(uint8_t Value)
{
 8000a88:	b5b0      	push	{r4, r5, r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	0002      	movs	r2, r0
 8000a90:	1dfb      	adds	r3, r7, #7
 8000a92:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000a94:	250f      	movs	r5, #15
 8000a96:	197b      	adds	r3, r7, r5
 8000a98:	2200      	movs	r2, #0
 8000a9a:	701a      	strb	r2, [r3, #0]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SPIx_TIMEOUT_MAX);
 8000a9c:	197c      	adds	r4, r7, r5
 8000a9e:	2380      	movs	r3, #128	@ 0x80
 8000aa0:	015b      	lsls	r3, r3, #5
 8000aa2:	1df9      	adds	r1, r7, #7
 8000aa4:	4807      	ldr	r0, [pc, #28]	@ (8000ac4 <SPIx_Write+0x3c>)
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	f003 fc47 	bl	800433a <HAL_SPI_Transmit>
 8000aac:	0003      	movs	r3, r0
 8000aae:	7023      	strb	r3, [r4, #0]

  /* Check the communication status */
  if(status != HAL_OK)
 8000ab0:	197b      	adds	r3, r7, r5
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <SPIx_Write+0x34>
  {
    /* Re-Initiaize the BUS */
    SPIx_Error();
 8000ab8:	f000 f806 	bl	8000ac8 <SPIx_Error>
  }
}
 8000abc:	46c0      	nop			@ (mov r8, r8)
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	b004      	add	sp, #16
 8000ac2:	bdb0      	pop	{r4, r5, r7, pc}
 8000ac4:	200006cc 	.word	0x200006cc

08000ac8 <SPIx_Error>:
  * @brief  SPI error treatment function.
  * @param  None
  * @retval None
  */
static void SPIx_Error (void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* De-Initialize the SPI comunication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8000acc:	4b04      	ldr	r3, [pc, #16]	@ (8000ae0 <SPIx_Error+0x18>)
 8000ace:	0018      	movs	r0, r3
 8000ad0:	f003 fc0a 	bl	80042e8 <HAL_SPI_DeInit>

  /* Re-Initiaize the SPI comunication BUS */
  SPIx_Init();
 8000ad4:	f7ff ff9a 	bl	8000a0c <SPIx_Init>
}
 8000ad8:	46c0      	nop			@ (mov r8, r8)
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	46c0      	nop			@ (mov r8, r8)
 8000ae0:	200006cc 	.word	0x200006cc

08000ae4 <SPIx_MspInit>:
  * @brief  SPI MSP Init
  * @param  hspi: SPI handle
  * @retval None
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8000ae4:	b590      	push	{r4, r7, lr}
 8000ae6:	b089      	sub	sp, #36	@ 0x24
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStruct;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8000aec:	4b1e      	ldr	r3, [pc, #120]	@ (8000b68 <SPIx_MspInit+0x84>)
 8000aee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000af0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b68 <SPIx_MspInit+0x84>)
 8000af2:	2102      	movs	r1, #2
 8000af4:	430a      	orrs	r2, r1
 8000af6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000af8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b68 <SPIx_MspInit+0x84>)
 8000afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000afc:	2202      	movs	r2, #2
 8000afe:	4013      	ands	r3, r2
 8000b00:	60bb      	str	r3, [r7, #8]
 8000b02:	68bb      	ldr	r3, [r7, #8]

  /* Configure SPI SCK */
  GPIO_InitStruct.Pin = DISCOVERY_SPIx_SCK_PIN;
 8000b04:	240c      	movs	r4, #12
 8000b06:	193b      	adds	r3, r7, r4
 8000b08:	2208      	movs	r2, #8
 8000b0a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b0c:	193b      	adds	r3, r7, r4
 8000b0e:	2202      	movs	r2, #2
 8000b10:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8000b12:	193b      	adds	r3, r7, r4
 8000b14:	2201      	movs	r2, #1
 8000b16:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8000b18:	193b      	adds	r3, r7, r4
 8000b1a:	2203      	movs	r2, #3
 8000b1c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = DISCOVERY_SPIx_AF;
 8000b1e:	193b      	adds	r3, r7, r4
 8000b20:	2200      	movs	r2, #0
 8000b22:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStruct);
 8000b24:	193b      	adds	r3, r7, r4
 8000b26:	4a11      	ldr	r2, [pc, #68]	@ (8000b6c <SPIx_MspInit+0x88>)
 8000b28:	0019      	movs	r1, r3
 8000b2a:	0010      	movs	r0, r2
 8000b2c:	f001 fbcc 	bl	80022c8 <HAL_GPIO_Init>

  /* Configure SPI MOSI */
  GPIO_InitStruct.Pin = DISCOVERY_SPIx_MOSI_PIN;
 8000b30:	0021      	movs	r1, r4
 8000b32:	187b      	adds	r3, r7, r1
 8000b34:	2220      	movs	r2, #32
 8000b36:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Alternate = DISCOVERY_SPIx_AF;
 8000b38:	187b      	adds	r3, r7, r1
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pull  = GPIO_PULLDOWN;
 8000b3e:	187b      	adds	r3, r7, r1
 8000b40:	2202      	movs	r2, #2
 8000b42:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStruct);
 8000b44:	187b      	adds	r3, r7, r1
 8000b46:	4a09      	ldr	r2, [pc, #36]	@ (8000b6c <SPIx_MspInit+0x88>)
 8000b48:	0019      	movs	r1, r3
 8000b4a:	0010      	movs	r0, r2
 8000b4c:	f001 fbbc 	bl	80022c8 <HAL_GPIO_Init>

  /*** Configure the SPI peripheral ***/
  /* Enable SPI clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8000b50:	4b05      	ldr	r3, [pc, #20]	@ (8000b68 <SPIx_MspInit+0x84>)
 8000b52:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b54:	4b04      	ldr	r3, [pc, #16]	@ (8000b68 <SPIx_MspInit+0x84>)
 8000b56:	2180      	movs	r1, #128	@ 0x80
 8000b58:	0149      	lsls	r1, r1, #5
 8000b5a:	430a      	orrs	r2, r1
 8000b5c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000b5e:	46c0      	nop			@ (mov r8, r8)
 8000b60:	46bd      	mov	sp, r7
 8000b62:	b009      	add	sp, #36	@ 0x24
 8000b64:	bd90      	pop	{r4, r7, pc}
 8000b66:	46c0      	nop			@ (mov r8, r8)
 8000b68:	40021000 	.word	0x40021000
 8000b6c:	50000400 	.word	0x50000400

08000b70 <EPD_IO_Init>:
  * @brief  Configures the EPD SPI interface.
  * @param  None
  * @retval None
  */
void EPD_IO_Init(void)
{
 8000b70:	b590      	push	{r4, r7, lr}
 8000b72:	b08b      	sub	sp, #44	@ 0x2c
 8000b74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* EPD_CS_GPIO and EPD_DC_GPIO Periph clock enable */
  EPD_CS_GPIO_CLK_ENABLE();
 8000b76:	4b55      	ldr	r3, [pc, #340]	@ (8000ccc <EPD_IO_Init+0x15c>)
 8000b78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b7a:	4b54      	ldr	r3, [pc, #336]	@ (8000ccc <EPD_IO_Init+0x15c>)
 8000b7c:	2101      	movs	r1, #1
 8000b7e:	430a      	orrs	r2, r1
 8000b80:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b82:	4b52      	ldr	r3, [pc, #328]	@ (8000ccc <EPD_IO_Init+0x15c>)
 8000b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b86:	2201      	movs	r2, #1
 8000b88:	4013      	ands	r3, r2
 8000b8a:	613b      	str	r3, [r7, #16]
 8000b8c:	693b      	ldr	r3, [r7, #16]
  EPD_DC_GPIO_CLK_ENABLE();
 8000b8e:	4b4f      	ldr	r3, [pc, #316]	@ (8000ccc <EPD_IO_Init+0x15c>)
 8000b90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b92:	4b4e      	ldr	r3, [pc, #312]	@ (8000ccc <EPD_IO_Init+0x15c>)
 8000b94:	2102      	movs	r1, #2
 8000b96:	430a      	orrs	r2, r1
 8000b98:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b9a:	4b4c      	ldr	r3, [pc, #304]	@ (8000ccc <EPD_IO_Init+0x15c>)
 8000b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b9e:	2202      	movs	r2, #2
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	60fb      	str	r3, [r7, #12]
 8000ba4:	68fb      	ldr	r3, [r7, #12]
  EPD_RESET_GPIO_CLK_ENABLE();
 8000ba6:	4b49      	ldr	r3, [pc, #292]	@ (8000ccc <EPD_IO_Init+0x15c>)
 8000ba8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000baa:	4b48      	ldr	r3, [pc, #288]	@ (8000ccc <EPD_IO_Init+0x15c>)
 8000bac:	2102      	movs	r1, #2
 8000bae:	430a      	orrs	r2, r1
 8000bb0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000bb2:	4b46      	ldr	r3, [pc, #280]	@ (8000ccc <EPD_IO_Init+0x15c>)
 8000bb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bb6:	2202      	movs	r2, #2
 8000bb8:	4013      	ands	r3, r2
 8000bba:	60bb      	str	r3, [r7, #8]
 8000bbc:	68bb      	ldr	r3, [r7, #8]
  EPD_BUSY_GPIO_CLK_ENABLE();
 8000bbe:	4b43      	ldr	r3, [pc, #268]	@ (8000ccc <EPD_IO_Init+0x15c>)
 8000bc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000bc2:	4b42      	ldr	r3, [pc, #264]	@ (8000ccc <EPD_IO_Init+0x15c>)
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	430a      	orrs	r2, r1
 8000bc8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000bca:	4b40      	ldr	r3, [pc, #256]	@ (8000ccc <EPD_IO_Init+0x15c>)
 8000bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bce:	2201      	movs	r2, #1
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	607b      	str	r3, [r7, #4]
 8000bd4:	687b      	ldr	r3, [r7, #4]
  EPD_PWR_GPIO_CLK_ENABLE();
 8000bd6:	4b3d      	ldr	r3, [pc, #244]	@ (8000ccc <EPD_IO_Init+0x15c>)
 8000bd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000bda:	4b3c      	ldr	r3, [pc, #240]	@ (8000ccc <EPD_IO_Init+0x15c>)
 8000bdc:	2102      	movs	r1, #2
 8000bde:	430a      	orrs	r2, r1
 8000be0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000be2:	4b3a      	ldr	r3, [pc, #232]	@ (8000ccc <EPD_IO_Init+0x15c>)
 8000be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000be6:	2202      	movs	r2, #2
 8000be8:	4013      	ands	r3, r2
 8000bea:	603b      	str	r3, [r7, #0]
 8000bec:	683b      	ldr	r3, [r7, #0]

  /* Configure EPD_CS_PIN pin: EPD Card CS pin */
  GPIO_InitStruct.Pin = EPD_CS_PIN;
 8000bee:	2114      	movs	r1, #20
 8000bf0:	187b      	adds	r3, r7, r1
 8000bf2:	2280      	movs	r2, #128	@ 0x80
 8000bf4:	0212      	lsls	r2, r2, #8
 8000bf6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf8:	000c      	movs	r4, r1
 8000bfa:	193b      	adds	r3, r7, r4
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	193b      	adds	r3, r7, r4
 8000c02:	2200      	movs	r2, #0
 8000c04:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8000c06:	193b      	adds	r3, r7, r4
 8000c08:	2203      	movs	r2, #3
 8000c0a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(EPD_CS_GPIO_PORT, &GPIO_InitStruct);
 8000c0c:	193a      	adds	r2, r7, r4
 8000c0e:	23a0      	movs	r3, #160	@ 0xa0
 8000c10:	05db      	lsls	r3, r3, #23
 8000c12:	0011      	movs	r1, r2
 8000c14:	0018      	movs	r0, r3
 8000c16:	f001 fb57 	bl	80022c8 <HAL_GPIO_Init>

  /* Configure EPD_DC_PIN pin: EPD Card DC pin */
  GPIO_InitStruct.Pin = EPD_DC_PIN;
 8000c1a:	0021      	movs	r1, r4
 8000c1c:	187b      	adds	r3, r7, r1
 8000c1e:	2280      	movs	r2, #128	@ 0x80
 8000c20:	0112      	lsls	r2, r2, #4
 8000c22:	601a      	str	r2, [r3, #0]
  HAL_GPIO_Init(EPD_DC_GPIO_PORT, &GPIO_InitStruct);
 8000c24:	000c      	movs	r4, r1
 8000c26:	193b      	adds	r3, r7, r4
 8000c28:	4a29      	ldr	r2, [pc, #164]	@ (8000cd0 <EPD_IO_Init+0x160>)
 8000c2a:	0019      	movs	r1, r3
 8000c2c:	0010      	movs	r0, r2
 8000c2e:	f001 fb4b 	bl	80022c8 <HAL_GPIO_Init>

  /* Configure EPD_RESET_PIN pin */
  GPIO_InitStruct.Pin = EPD_RESET_PIN;
 8000c32:	193b      	adds	r3, r7, r4
 8000c34:	2204      	movs	r2, #4
 8000c36:	601a      	str	r2, [r3, #0]
  HAL_GPIO_Init(EPD_PWR_GPIO_PORT, &GPIO_InitStruct);
 8000c38:	193b      	adds	r3, r7, r4
 8000c3a:	4a25      	ldr	r2, [pc, #148]	@ (8000cd0 <EPD_IO_Init+0x160>)
 8000c3c:	0019      	movs	r1, r3
 8000c3e:	0010      	movs	r0, r2
 8000c40:	f001 fb42 	bl	80022c8 <HAL_GPIO_Init>

  /* Configure EPD_RESET_PIN pin */
  GPIO_InitStruct.Pin = EPD_PWR_PIN;
 8000c44:	0021      	movs	r1, r4
 8000c46:	187b      	adds	r3, r7, r1
 8000c48:	2280      	movs	r2, #128	@ 0x80
 8000c4a:	00d2      	lsls	r2, r2, #3
 8000c4c:	601a      	str	r2, [r3, #0]
  HAL_GPIO_Init(EPD_RESET_GPIO_PORT, &GPIO_InitStruct);
 8000c4e:	000c      	movs	r4, r1
 8000c50:	187b      	adds	r3, r7, r1
 8000c52:	4a1f      	ldr	r2, [pc, #124]	@ (8000cd0 <EPD_IO_Init+0x160>)
 8000c54:	0019      	movs	r1, r3
 8000c56:	0010      	movs	r0, r2
 8000c58:	f001 fb36 	bl	80022c8 <HAL_GPIO_Init>

  /* Configure EPD_BUSY_PIN pin */
  GPIO_InitStruct.Pin = EPD_BUSY_PIN;
 8000c5c:	0021      	movs	r1, r4
 8000c5e:	187b      	adds	r3, r7, r1
 8000c60:	2280      	movs	r2, #128	@ 0x80
 8000c62:	0052      	lsls	r2, r2, #1
 8000c64:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c66:	187b      	adds	r3, r7, r1
 8000c68:	2200      	movs	r2, #0
 8000c6a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c6c:	187b      	adds	r3, r7, r1
 8000c6e:	2202      	movs	r2, #2
 8000c70:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(EPD_BUSY_GPIO_PORT, &GPIO_InitStruct);
 8000c72:	187a      	adds	r2, r7, r1
 8000c74:	23a0      	movs	r3, #160	@ 0xa0
 8000c76:	05db      	lsls	r3, r3, #23
 8000c78:	0011      	movs	r1, r2
 8000c7a:	0018      	movs	r0, r3
 8000c7c:	f001 fb24 	bl	80022c8 <HAL_GPIO_Init>

  /* Enbale Display */
  EPD_PWR_LOW();
 8000c80:	2380      	movs	r3, #128	@ 0x80
 8000c82:	00db      	lsls	r3, r3, #3
 8000c84:	4812      	ldr	r0, [pc, #72]	@ (8000cd0 <EPD_IO_Init+0x160>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	0019      	movs	r1, r3
 8000c8a:	f001 fd8a 	bl	80027a2 <HAL_GPIO_WritePin>

  /* Set or Reset the control line */
  EPD_CS_LOW();
 8000c8e:	2380      	movs	r3, #128	@ 0x80
 8000c90:	0219      	lsls	r1, r3, #8
 8000c92:	23a0      	movs	r3, #160	@ 0xa0
 8000c94:	05db      	lsls	r3, r3, #23
 8000c96:	2200      	movs	r2, #0
 8000c98:	0018      	movs	r0, r3
 8000c9a:	f001 fd82 	bl	80027a2 <HAL_GPIO_WritePin>
  EPD_CS_HIGH();
 8000c9e:	2380      	movs	r3, #128	@ 0x80
 8000ca0:	0219      	lsls	r1, r3, #8
 8000ca2:	23a0      	movs	r3, #160	@ 0xa0
 8000ca4:	05db      	lsls	r3, r3, #23
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	0018      	movs	r0, r3
 8000caa:	f001 fd7a 	bl	80027a2 <HAL_GPIO_WritePin>

  /* EPD reset pin mamagement */
  EPD_RESET_HIGH();
 8000cae:	4b08      	ldr	r3, [pc, #32]	@ (8000cd0 <EPD_IO_Init+0x160>)
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	2104      	movs	r1, #4
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	f001 fd74 	bl	80027a2 <HAL_GPIO_WritePin>
  EPD_Delay(10);
 8000cba:	200a      	movs	r0, #10
 8000cbc:	f000 f85c 	bl	8000d78 <EPD_Delay>

  /* SPI Configuration */
  SPIx_Init();
 8000cc0:	f7ff fea4 	bl	8000a0c <SPIx_Init>
}
 8000cc4:	46c0      	nop			@ (mov r8, r8)
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	b00b      	add	sp, #44	@ 0x2c
 8000cca:	bd90      	pop	{r4, r7, pc}
 8000ccc:	40021000 	.word	0x40021000
 8000cd0:	50000400 	.word	0x50000400

08000cd4 <EPD_IO_WriteData>:
  * @brief  Write register value.
  * @param  None
  * @retval None
  */
void EPD_IO_WriteData(uint16_t RegValue) 
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	0002      	movs	r2, r0
 8000cdc:	1dbb      	adds	r3, r7, #6
 8000cde:	801a      	strh	r2, [r3, #0]
  /* Reset EPD control line CS */
  EPD_CS_LOW();
 8000ce0:	2380      	movs	r3, #128	@ 0x80
 8000ce2:	0219      	lsls	r1, r3, #8
 8000ce4:	23a0      	movs	r3, #160	@ 0xa0
 8000ce6:	05db      	lsls	r3, r3, #23
 8000ce8:	2200      	movs	r2, #0
 8000cea:	0018      	movs	r0, r3
 8000cec:	f001 fd59 	bl	80027a2 <HAL_GPIO_WritePin>

  /* Set EPD data/command line DC to High */
  EPD_DC_HIGH();
 8000cf0:	2380      	movs	r3, #128	@ 0x80
 8000cf2:	011b      	lsls	r3, r3, #4
 8000cf4:	480b      	ldr	r0, [pc, #44]	@ (8000d24 <EPD_IO_WriteData+0x50>)
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	0019      	movs	r1, r3
 8000cfa:	f001 fd52 	bl	80027a2 <HAL_GPIO_WritePin>

  /* Send Data */
  SPIx_Write(RegValue);
 8000cfe:	1dbb      	adds	r3, r7, #6
 8000d00:	881b      	ldrh	r3, [r3, #0]
 8000d02:	b2db      	uxtb	r3, r3
 8000d04:	0018      	movs	r0, r3
 8000d06:	f7ff febf 	bl	8000a88 <SPIx_Write>

  /* Deselect: Chip Select high */
  EPD_CS_HIGH();
 8000d0a:	2380      	movs	r3, #128	@ 0x80
 8000d0c:	0219      	lsls	r1, r3, #8
 8000d0e:	23a0      	movs	r3, #160	@ 0xa0
 8000d10:	05db      	lsls	r3, r3, #23
 8000d12:	2201      	movs	r2, #1
 8000d14:	0018      	movs	r0, r3
 8000d16:	f001 fd44 	bl	80027a2 <HAL_GPIO_WritePin>
}
 8000d1a:	46c0      	nop			@ (mov r8, r8)
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	b002      	add	sp, #8
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	46c0      	nop			@ (mov r8, r8)
 8000d24:	50000400 	.word	0x50000400

08000d28 <EPD_IO_WriteReg>:
  * @brief  Writes command to selected EPD register.
  * @param  Reg: Address of the selected register.
  * @retval None
  */
void EPD_IO_WriteReg(uint8_t Reg)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	0002      	movs	r2, r0
 8000d30:	1dfb      	adds	r3, r7, #7
 8000d32:	701a      	strb	r2, [r3, #0]
  /* Reset EPD control line CS */
  EPD_CS_LOW();
 8000d34:	2380      	movs	r3, #128	@ 0x80
 8000d36:	0219      	lsls	r1, r3, #8
 8000d38:	23a0      	movs	r3, #160	@ 0xa0
 8000d3a:	05db      	lsls	r3, r3, #23
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	0018      	movs	r0, r3
 8000d40:	f001 fd2f 	bl	80027a2 <HAL_GPIO_WritePin>
  
  /* Set EPD data/command line DC to Low */
  EPD_DC_LOW();
 8000d44:	2380      	movs	r3, #128	@ 0x80
 8000d46:	011b      	lsls	r3, r3, #4
 8000d48:	480a      	ldr	r0, [pc, #40]	@ (8000d74 <EPD_IO_WriteReg+0x4c>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	0019      	movs	r1, r3
 8000d4e:	f001 fd28 	bl	80027a2 <HAL_GPIO_WritePin>

  /* Send Command */
  SPIx_Write(Reg);
 8000d52:	1dfb      	adds	r3, r7, #7
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	0018      	movs	r0, r3
 8000d58:	f7ff fe96 	bl	8000a88 <SPIx_Write>

  /* Deselect: Chip Select high */
  EPD_CS_HIGH();
 8000d5c:	2380      	movs	r3, #128	@ 0x80
 8000d5e:	0219      	lsls	r1, r3, #8
 8000d60:	23a0      	movs	r3, #160	@ 0xa0
 8000d62:	05db      	lsls	r3, r3, #23
 8000d64:	2201      	movs	r2, #1
 8000d66:	0018      	movs	r0, r3
 8000d68:	f001 fd1b 	bl	80027a2 <HAL_GPIO_WritePin>
}
 8000d6c:	46c0      	nop			@ (mov r8, r8)
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	b002      	add	sp, #8
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	50000400 	.word	0x50000400

08000d78 <EPD_Delay>:
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  * @retval None
  */
void EPD_Delay (uint32_t Delay)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  HAL_Delay (Delay);
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	0018      	movs	r0, r3
 8000d84:	f001 f916 	bl	8001fb4 <HAL_Delay>
}
 8000d88:	46c0      	nop			@ (mov r8, r8)
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	b002      	add	sp, #8
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <BSP_EPD_Init>:
  * @brief  Initializes the EPD.
  * @param  None
  * @retval EPD state
  */
uint8_t BSP_EPD_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
  uint8_t ret = EPD_ERROR;
 8000d96:	1dfb      	adds	r3, r7, #7
 8000d98:	2201      	movs	r2, #1
 8000d9a:	701a      	strb	r2, [r3, #0]

  /* Default value for the Font */
  pFont = &Font8;
 8000d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8000dd0 <BSP_EPD_Init+0x40>)
 8000d9e:	4a0d      	ldr	r2, [pc, #52]	@ (8000dd4 <BSP_EPD_Init+0x44>)
 8000da0:	601a      	str	r2, [r3, #0]

  epd_drv = &gde021a1_drv;
 8000da2:	4b0d      	ldr	r3, [pc, #52]	@ (8000dd8 <BSP_EPD_Init+0x48>)
 8000da4:	4a0d      	ldr	r2, [pc, #52]	@ (8000ddc <BSP_EPD_Init+0x4c>)
 8000da6:	601a      	str	r2, [r3, #0]

  /* EPD Init */
  epd_drv->Init();
 8000da8:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd8 <BSP_EPD_Init+0x48>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4798      	blx	r3

  /* Clear the EPD screen */
  BSP_EPD_Clear(EPD_COLOR_WHITE);
 8000db0:	20ff      	movs	r0, #255	@ 0xff
 8000db2:	f000 f825 	bl	8000e00 <BSP_EPD_Clear>

  /* Initialize the font */
  BSP_EPD_SetFont(&EPD_DEFAULT_FONT);
 8000db6:	4b0a      	ldr	r3, [pc, #40]	@ (8000de0 <BSP_EPD_Init+0x50>)
 8000db8:	0018      	movs	r0, r3
 8000dba:	f000 f813 	bl	8000de4 <BSP_EPD_SetFont>

  ret = EPD_OK;
 8000dbe:	1dfb      	adds	r3, r7, #7
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	701a      	strb	r2, [r3, #0]

  return ret;
 8000dc4:	1dfb      	adds	r3, r7, #7
 8000dc6:	781b      	ldrb	r3, [r3, #0]
}
 8000dc8:	0018      	movs	r0, r3
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	b002      	add	sp, #8
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	20000724 	.word	0x20000724
 8000dd4:	20000008 	.word	0x20000008
 8000dd8:	20000728 	.word	0x20000728
 8000ddc:	20000010 	.word	0x20000010
 8000de0:	20000000 	.word	0x20000000

08000de4 <BSP_EPD_SetFont>:
  * @brief  Sets the Text Font.
  * @param  pFonts: specifies the layer font to be used.
  * @retval None
  */
void BSP_EPD_SetFont(sFONT *pFonts)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  pFont = pFonts;
 8000dec:	4b03      	ldr	r3, [pc, #12]	@ (8000dfc <BSP_EPD_SetFont+0x18>)
 8000dee:	687a      	ldr	r2, [r7, #4]
 8000df0:	601a      	str	r2, [r3, #0]
}
 8000df2:	46c0      	nop			@ (mov r8, r8)
 8000df4:	46bd      	mov	sp, r7
 8000df6:	b002      	add	sp, #8
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	46c0      	nop			@ (mov r8, r8)
 8000dfc:	20000724 	.word	0x20000724

08000e00 <BSP_EPD_Clear>:
  * @brief  Clears the hole EPD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_EPD_Clear(uint16_t Color)
{
 8000e00:	b590      	push	{r4, r7, lr}
 8000e02:	b085      	sub	sp, #20
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	0002      	movs	r2, r0
 8000e08:	1dbb      	adds	r3, r7, #6
 8000e0a:	801a      	strh	r2, [r3, #0]
  uint32_t index = 0;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	60fb      	str	r3, [r7, #12]

  epd_drv->SetDisplayWindow(0, 0, 171, 17);
 8000e10:	4b0f      	ldr	r3, [pc, #60]	@ (8000e50 <BSP_EPD_Clear+0x50>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	689c      	ldr	r4, [r3, #8]
 8000e16:	2311      	movs	r3, #17
 8000e18:	22ab      	movs	r2, #171	@ 0xab
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	2000      	movs	r0, #0
 8000e1e:	47a0      	blx	r4

  for(index = 0; index < 3096; index++)
 8000e20:	2300      	movs	r3, #0
 8000e22:	60fb      	str	r3, [r7, #12]
 8000e24:	e00a      	b.n	8000e3c <BSP_EPD_Clear+0x3c>
  {
      epd_drv->WritePixel(Color);
 8000e26:	4b0a      	ldr	r3, [pc, #40]	@ (8000e50 <BSP_EPD_Clear+0x50>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	1dba      	adds	r2, r7, #6
 8000e2e:	8812      	ldrh	r2, [r2, #0]
 8000e30:	b2d2      	uxtb	r2, r2
 8000e32:	0010      	movs	r0, r2
 8000e34:	4798      	blx	r3
  for(index = 0; index < 3096; index++)
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	3301      	adds	r3, #1
 8000e3a:	60fb      	str	r3, [r7, #12]
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	4a05      	ldr	r2, [pc, #20]	@ (8000e54 <BSP_EPD_Clear+0x54>)
 8000e40:	4293      	cmp	r3, r2
 8000e42:	d9f0      	bls.n	8000e26 <BSP_EPD_Clear+0x26>
  }
}
 8000e44:	46c0      	nop			@ (mov r8, r8)
 8000e46:	46c0      	nop			@ (mov r8, r8)
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	b005      	add	sp, #20
 8000e4c:	bd90      	pop	{r4, r7, pc}
 8000e4e:	46c0      	nop			@ (mov r8, r8)
 8000e50:	20000728 	.word	0x20000728
 8000e54:	00000c17 	.word	0x00000c17

08000e58 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8000e5e:	f000 fa45 	bl	80012ec <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8000e62:	4b5b      	ldr	r3, [pc, #364]	@ (8000fd0 <SSD1306_Init+0x178>)
 8000e64:	485b      	ldr	r0, [pc, #364]	@ (8000fd4 <SSD1306_Init+0x17c>)
 8000e66:	2201      	movs	r2, #1
 8000e68:	2178      	movs	r1, #120	@ 0x78
 8000e6a:	f001 fe55 	bl	8002b18 <HAL_I2C_IsDeviceReady>
 8000e6e:	1e03      	subs	r3, r0, #0
 8000e70:	d001      	beq.n	8000e76 <SSD1306_Init+0x1e>
		/* Return false */
		return 0;
 8000e72:	2300      	movs	r3, #0
 8000e74:	e0a8      	b.n	8000fc8 <SSD1306_Init+0x170>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8000e76:	4b58      	ldr	r3, [pc, #352]	@ (8000fd8 <SSD1306_Init+0x180>)
 8000e78:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000e7a:	e002      	b.n	8000e82 <SSD1306_Init+0x2a>
		p--;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	3b01      	subs	r3, #1
 8000e80:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d1f9      	bne.n	8000e7c <SSD1306_Init+0x24>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8000e88:	22ae      	movs	r2, #174	@ 0xae
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	2078      	movs	r0, #120	@ 0x78
 8000e8e:	f000 faad 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8000e92:	2220      	movs	r2, #32
 8000e94:	2100      	movs	r1, #0
 8000e96:	2078      	movs	r0, #120	@ 0x78
 8000e98:	f000 faa8 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000e9c:	2210      	movs	r2, #16
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	2078      	movs	r0, #120	@ 0x78
 8000ea2:	f000 faa3 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000ea6:	22b0      	movs	r2, #176	@ 0xb0
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	2078      	movs	r0, #120	@ 0x78
 8000eac:	f000 fa9e 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000eb0:	22c8      	movs	r2, #200	@ 0xc8
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	2078      	movs	r0, #120	@ 0x78
 8000eb6:	f000 fa99 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8000eba:	2200      	movs	r2, #0
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	2078      	movs	r0, #120	@ 0x78
 8000ec0:	f000 fa94 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8000ec4:	2210      	movs	r2, #16
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	2078      	movs	r0, #120	@ 0x78
 8000eca:	f000 fa8f 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8000ece:	2240      	movs	r2, #64	@ 0x40
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	2078      	movs	r0, #120	@ 0x78
 8000ed4:	f000 fa8a 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8000ed8:	2281      	movs	r2, #129	@ 0x81
 8000eda:	2100      	movs	r1, #0
 8000edc:	2078      	movs	r0, #120	@ 0x78
 8000ede:	f000 fa85 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8000ee2:	22ff      	movs	r2, #255	@ 0xff
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	2078      	movs	r0, #120	@ 0x78
 8000ee8:	f000 fa80 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8000eec:	22a1      	movs	r2, #161	@ 0xa1
 8000eee:	2100      	movs	r1, #0
 8000ef0:	2078      	movs	r0, #120	@ 0x78
 8000ef2:	f000 fa7b 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8000ef6:	22a6      	movs	r2, #166	@ 0xa6
 8000ef8:	2100      	movs	r1, #0
 8000efa:	2078      	movs	r0, #120	@ 0x78
 8000efc:	f000 fa76 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8000f00:	22a8      	movs	r2, #168	@ 0xa8
 8000f02:	2100      	movs	r1, #0
 8000f04:	2078      	movs	r0, #120	@ 0x78
 8000f06:	f000 fa71 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8000f0a:	223f      	movs	r2, #63	@ 0x3f
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	2078      	movs	r0, #120	@ 0x78
 8000f10:	f000 fa6c 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000f14:	22a4      	movs	r2, #164	@ 0xa4
 8000f16:	2100      	movs	r1, #0
 8000f18:	2078      	movs	r0, #120	@ 0x78
 8000f1a:	f000 fa67 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8000f1e:	22d3      	movs	r2, #211	@ 0xd3
 8000f20:	2100      	movs	r1, #0
 8000f22:	2078      	movs	r0, #120	@ 0x78
 8000f24:	f000 fa62 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8000f28:	2200      	movs	r2, #0
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	2078      	movs	r0, #120	@ 0x78
 8000f2e:	f000 fa5d 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8000f32:	22d5      	movs	r2, #213	@ 0xd5
 8000f34:	2100      	movs	r1, #0
 8000f36:	2078      	movs	r0, #120	@ 0x78
 8000f38:	f000 fa58 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8000f3c:	22f0      	movs	r2, #240	@ 0xf0
 8000f3e:	2100      	movs	r1, #0
 8000f40:	2078      	movs	r0, #120	@ 0x78
 8000f42:	f000 fa53 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8000f46:	22d9      	movs	r2, #217	@ 0xd9
 8000f48:	2100      	movs	r1, #0
 8000f4a:	2078      	movs	r0, #120	@ 0x78
 8000f4c:	f000 fa4e 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8000f50:	2222      	movs	r2, #34	@ 0x22
 8000f52:	2100      	movs	r1, #0
 8000f54:	2078      	movs	r0, #120	@ 0x78
 8000f56:	f000 fa49 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8000f5a:	22da      	movs	r2, #218	@ 0xda
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	2078      	movs	r0, #120	@ 0x78
 8000f60:	f000 fa44 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8000f64:	2212      	movs	r2, #18
 8000f66:	2100      	movs	r1, #0
 8000f68:	2078      	movs	r0, #120	@ 0x78
 8000f6a:	f000 fa3f 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000f6e:	22db      	movs	r2, #219	@ 0xdb
 8000f70:	2100      	movs	r1, #0
 8000f72:	2078      	movs	r0, #120	@ 0x78
 8000f74:	f000 fa3a 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8000f78:	2220      	movs	r2, #32
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	2078      	movs	r0, #120	@ 0x78
 8000f7e:	f000 fa35 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8000f82:	228d      	movs	r2, #141	@ 0x8d
 8000f84:	2100      	movs	r1, #0
 8000f86:	2078      	movs	r0, #120	@ 0x78
 8000f88:	f000 fa30 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8000f8c:	2214      	movs	r2, #20
 8000f8e:	2100      	movs	r1, #0
 8000f90:	2078      	movs	r0, #120	@ 0x78
 8000f92:	f000 fa2b 	bl	80013ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8000f96:	22af      	movs	r2, #175	@ 0xaf
 8000f98:	2100      	movs	r1, #0
 8000f9a:	2078      	movs	r0, #120	@ 0x78
 8000f9c:	f000 fa26 	bl	80013ec <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8000fa0:	222e      	movs	r2, #46	@ 0x2e
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	2078      	movs	r0, #120	@ 0x78
 8000fa6:	f000 fa21 	bl	80013ec <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000faa:	2000      	movs	r0, #0
 8000fac:	f000 f84c 	bl	8001048 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8000fb0:	f000 f816 	bl	8000fe0 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8000fb4:	4b09      	ldr	r3, [pc, #36]	@ (8000fdc <SSD1306_Init+0x184>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8000fba:	4b08      	ldr	r3, [pc, #32]	@ (8000fdc <SSD1306_Init+0x184>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8000fc0:	4b06      	ldr	r3, [pc, #24]	@ (8000fdc <SSD1306_Init+0x184>)
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8000fc6:	2301      	movs	r3, #1
}
 8000fc8:	0018      	movs	r0, r3
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	b002      	add	sp, #8
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	00004e20 	.word	0x00004e20
 8000fd4:	20001144 	.word	0x20001144
 8000fd8:	000009c4 	.word	0x000009c4
 8000fdc:	20000b2c 	.word	0x20000b2c

08000fe0 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8000fe6:	1dfb      	adds	r3, r7, #7
 8000fe8:	2200      	movs	r2, #0
 8000fea:	701a      	strb	r2, [r3, #0]
 8000fec:	e021      	b.n	8001032 <SSD1306_UpdateScreen+0x52>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8000fee:	1dfb      	adds	r3, r7, #7
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	3b50      	subs	r3, #80	@ 0x50
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	001a      	movs	r2, r3
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	2078      	movs	r0, #120	@ 0x78
 8000ffc:	f000 f9f6 	bl	80013ec <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001000:	2200      	movs	r2, #0
 8001002:	2100      	movs	r1, #0
 8001004:	2078      	movs	r0, #120	@ 0x78
 8001006:	f000 f9f1 	bl	80013ec <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800100a:	2210      	movs	r2, #16
 800100c:	2100      	movs	r1, #0
 800100e:	2078      	movs	r0, #120	@ 0x78
 8001010:	f000 f9ec 	bl	80013ec <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001014:	1dfb      	adds	r3, r7, #7
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	01da      	lsls	r2, r3, #7
 800101a:	4b0a      	ldr	r3, [pc, #40]	@ (8001044 <SSD1306_UpdateScreen+0x64>)
 800101c:	18d2      	adds	r2, r2, r3
 800101e:	2380      	movs	r3, #128	@ 0x80
 8001020:	2140      	movs	r1, #64	@ 0x40
 8001022:	2078      	movs	r0, #120	@ 0x78
 8001024:	f000 f976 	bl	8001314 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8001028:	1dfb      	adds	r3, r7, #7
 800102a:	781a      	ldrb	r2, [r3, #0]
 800102c:	1dfb      	adds	r3, r7, #7
 800102e:	3201      	adds	r2, #1
 8001030:	701a      	strb	r2, [r3, #0]
 8001032:	1dfb      	adds	r3, r7, #7
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	2b07      	cmp	r3, #7
 8001038:	d9d9      	bls.n	8000fee <SSD1306_UpdateScreen+0xe>
	}
}
 800103a:	46c0      	nop			@ (mov r8, r8)
 800103c:	46c0      	nop			@ (mov r8, r8)
 800103e:	46bd      	mov	sp, r7
 8001040:	b002      	add	sp, #8
 8001042:	bd80      	pop	{r7, pc}
 8001044:	2000072c 	.word	0x2000072c

08001048 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	0002      	movs	r2, r0
 8001050:	1dfb      	adds	r3, r7, #7
 8001052:	701a      	strb	r2, [r3, #0]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001054:	1dfb      	adds	r3, r7, #7
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d101      	bne.n	8001060 <SSD1306_Fill+0x18>
 800105c:	2300      	movs	r3, #0
 800105e:	e000      	b.n	8001062 <SSD1306_Fill+0x1a>
 8001060:	23ff      	movs	r3, #255	@ 0xff
 8001062:	2280      	movs	r2, #128	@ 0x80
 8001064:	00d2      	lsls	r2, r2, #3
 8001066:	4804      	ldr	r0, [pc, #16]	@ (8001078 <SSD1306_Fill+0x30>)
 8001068:	0019      	movs	r1, r3
 800106a:	f005 f9bd 	bl	80063e8 <memset>
}
 800106e:	46c0      	nop			@ (mov r8, r8)
 8001070:	46bd      	mov	sp, r7
 8001072:	b002      	add	sp, #8
 8001074:	bd80      	pop	{r7, pc}
 8001076:	46c0      	nop			@ (mov r8, r8)
 8001078:	2000072c 	.word	0x2000072c

0800107c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 800107c:	b590      	push	{r4, r7, lr}
 800107e:	b083      	sub	sp, #12
 8001080:	af00      	add	r7, sp, #0
 8001082:	0004      	movs	r4, r0
 8001084:	0008      	movs	r0, r1
 8001086:	0011      	movs	r1, r2
 8001088:	1dbb      	adds	r3, r7, #6
 800108a:	1c22      	adds	r2, r4, #0
 800108c:	801a      	strh	r2, [r3, #0]
 800108e:	1d3b      	adds	r3, r7, #4
 8001090:	1c02      	adds	r2, r0, #0
 8001092:	801a      	strh	r2, [r3, #0]
 8001094:	1cfb      	adds	r3, r7, #3
 8001096:	1c0a      	adds	r2, r1, #0
 8001098:	701a      	strb	r2, [r3, #0]
	if (
 800109a:	1dbb      	adds	r3, r7, #6
 800109c:	881b      	ldrh	r3, [r3, #0]
 800109e:	2b7f      	cmp	r3, #127	@ 0x7f
 80010a0:	d852      	bhi.n	8001148 <SSD1306_DrawPixel+0xcc>
		x >= SSD1306_WIDTH ||
 80010a2:	1d3b      	adds	r3, r7, #4
 80010a4:	881b      	ldrh	r3, [r3, #0]
 80010a6:	2b3f      	cmp	r3, #63	@ 0x3f
 80010a8:	d84e      	bhi.n	8001148 <SSD1306_DrawPixel+0xcc>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80010aa:	4b29      	ldr	r3, [pc, #164]	@ (8001150 <SSD1306_DrawPixel+0xd4>)
 80010ac:	791b      	ldrb	r3, [r3, #4]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d006      	beq.n	80010c0 <SSD1306_DrawPixel+0x44>
		color = (SSD1306_COLOR_t)!color;
 80010b2:	1cfb      	adds	r3, r7, #3
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	425a      	negs	r2, r3
 80010b8:	4153      	adcs	r3, r2
 80010ba:	b2da      	uxtb	r2, r3
 80010bc:	1cfb      	adds	r3, r7, #3
 80010be:	701a      	strb	r2, [r3, #0]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80010c0:	1cfb      	adds	r3, r7, #3
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	2b01      	cmp	r3, #1
 80010c6:	d11e      	bne.n	8001106 <SSD1306_DrawPixel+0x8a>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80010c8:	1dbb      	adds	r3, r7, #6
 80010ca:	881a      	ldrh	r2, [r3, #0]
 80010cc:	1d3b      	adds	r3, r7, #4
 80010ce:	881b      	ldrh	r3, [r3, #0]
 80010d0:	08db      	lsrs	r3, r3, #3
 80010d2:	b298      	uxth	r0, r3
 80010d4:	0003      	movs	r3, r0
 80010d6:	01db      	lsls	r3, r3, #7
 80010d8:	18d3      	adds	r3, r2, r3
 80010da:	4a1e      	ldr	r2, [pc, #120]	@ (8001154 <SSD1306_DrawPixel+0xd8>)
 80010dc:	5cd3      	ldrb	r3, [r2, r3]
 80010de:	b25a      	sxtb	r2, r3
 80010e0:	1d3b      	adds	r3, r7, #4
 80010e2:	881b      	ldrh	r3, [r3, #0]
 80010e4:	2107      	movs	r1, #7
 80010e6:	400b      	ands	r3, r1
 80010e8:	2101      	movs	r1, #1
 80010ea:	4099      	lsls	r1, r3
 80010ec:	000b      	movs	r3, r1
 80010ee:	b25b      	sxtb	r3, r3
 80010f0:	4313      	orrs	r3, r2
 80010f2:	b259      	sxtb	r1, r3
 80010f4:	1dbb      	adds	r3, r7, #6
 80010f6:	881a      	ldrh	r2, [r3, #0]
 80010f8:	0003      	movs	r3, r0
 80010fa:	01db      	lsls	r3, r3, #7
 80010fc:	18d3      	adds	r3, r2, r3
 80010fe:	b2c9      	uxtb	r1, r1
 8001100:	4a14      	ldr	r2, [pc, #80]	@ (8001154 <SSD1306_DrawPixel+0xd8>)
 8001102:	54d1      	strb	r1, [r2, r3]
 8001104:	e021      	b.n	800114a <SSD1306_DrawPixel+0xce>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001106:	1dbb      	adds	r3, r7, #6
 8001108:	881a      	ldrh	r2, [r3, #0]
 800110a:	1d3b      	adds	r3, r7, #4
 800110c:	881b      	ldrh	r3, [r3, #0]
 800110e:	08db      	lsrs	r3, r3, #3
 8001110:	b298      	uxth	r0, r3
 8001112:	0003      	movs	r3, r0
 8001114:	01db      	lsls	r3, r3, #7
 8001116:	18d3      	adds	r3, r2, r3
 8001118:	4a0e      	ldr	r2, [pc, #56]	@ (8001154 <SSD1306_DrawPixel+0xd8>)
 800111a:	5cd3      	ldrb	r3, [r2, r3]
 800111c:	b25b      	sxtb	r3, r3
 800111e:	1d3a      	adds	r2, r7, #4
 8001120:	8812      	ldrh	r2, [r2, #0]
 8001122:	2107      	movs	r1, #7
 8001124:	400a      	ands	r2, r1
 8001126:	2101      	movs	r1, #1
 8001128:	4091      	lsls	r1, r2
 800112a:	000a      	movs	r2, r1
 800112c:	b252      	sxtb	r2, r2
 800112e:	43d2      	mvns	r2, r2
 8001130:	b252      	sxtb	r2, r2
 8001132:	4013      	ands	r3, r2
 8001134:	b259      	sxtb	r1, r3
 8001136:	1dbb      	adds	r3, r7, #6
 8001138:	881a      	ldrh	r2, [r3, #0]
 800113a:	0003      	movs	r3, r0
 800113c:	01db      	lsls	r3, r3, #7
 800113e:	18d3      	adds	r3, r2, r3
 8001140:	b2c9      	uxtb	r1, r1
 8001142:	4a04      	ldr	r2, [pc, #16]	@ (8001154 <SSD1306_DrawPixel+0xd8>)
 8001144:	54d1      	strb	r1, [r2, r3]
 8001146:	e000      	b.n	800114a <SSD1306_DrawPixel+0xce>
		return;
 8001148:	46c0      	nop			@ (mov r8, r8)
	}
}
 800114a:	46bd      	mov	sp, r7
 800114c:	b003      	add	sp, #12
 800114e:	bd90      	pop	{r4, r7, pc}
 8001150:	20000b2c 	.word	0x20000b2c
 8001154:	2000072c 	.word	0x2000072c

08001158 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	0002      	movs	r2, r0
 8001160:	1dbb      	adds	r3, r7, #6
 8001162:	801a      	strh	r2, [r3, #0]
 8001164:	1d3b      	adds	r3, r7, #4
 8001166:	1c0a      	adds	r2, r1, #0
 8001168:	801a      	strh	r2, [r3, #0]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 800116a:	4b06      	ldr	r3, [pc, #24]	@ (8001184 <SSD1306_GotoXY+0x2c>)
 800116c:	1dba      	adds	r2, r7, #6
 800116e:	8812      	ldrh	r2, [r2, #0]
 8001170:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y;
 8001172:	4b04      	ldr	r3, [pc, #16]	@ (8001184 <SSD1306_GotoXY+0x2c>)
 8001174:	1d3a      	adds	r2, r7, #4
 8001176:	8812      	ldrh	r2, [r2, #0]
 8001178:	805a      	strh	r2, [r3, #2]
}
 800117a:	46c0      	nop			@ (mov r8, r8)
 800117c:	46bd      	mov	sp, r7
 800117e:	b002      	add	sp, #8
 8001180:	bd80      	pop	{r7, pc}
 8001182:	46c0      	nop			@ (mov r8, r8)
 8001184:	20000b2c 	.word	0x20000b2c

08001188 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001188:	b580      	push	{r7, lr}
 800118a:	b086      	sub	sp, #24
 800118c:	af00      	add	r7, sp, #0
 800118e:	6039      	str	r1, [r7, #0]
 8001190:	0011      	movs	r1, r2
 8001192:	1dfb      	adds	r3, r7, #7
 8001194:	1c02      	adds	r2, r0, #0
 8001196:	701a      	strb	r2, [r3, #0]
 8001198:	1dbb      	adds	r3, r7, #6
 800119a:	1c0a      	adds	r2, r1, #0
 800119c:	701a      	strb	r2, [r3, #0]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800119e:	4b3a      	ldr	r3, [pc, #232]	@ (8001288 <SSD1306_Putc+0x100>)
 80011a0:	881b      	ldrh	r3, [r3, #0]
 80011a2:	001a      	movs	r2, r3
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	18d3      	adds	r3, r2, r3
	if (
 80011aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80011ac:	dc07      	bgt.n	80011be <SSD1306_Putc+0x36>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80011ae:	4b36      	ldr	r3, [pc, #216]	@ (8001288 <SSD1306_Putc+0x100>)
 80011b0:	885b      	ldrh	r3, [r3, #2]
 80011b2:	001a      	movs	r2, r3
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	785b      	ldrb	r3, [r3, #1]
 80011b8:	18d3      	adds	r3, r2, r3
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80011ba:	2b3f      	cmp	r3, #63	@ 0x3f
 80011bc:	dd01      	ble.n	80011c2 <SSD1306_Putc+0x3a>
	) {
		/* Error */
		return 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	e05d      	b.n	800127e <SSD1306_Putc+0xf6>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80011c2:	2300      	movs	r3, #0
 80011c4:	617b      	str	r3, [r7, #20]
 80011c6:	e04a      	b.n	800125e <SSD1306_Putc+0xd6>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	685a      	ldr	r2, [r3, #4]
 80011cc:	1dfb      	adds	r3, r7, #7
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	3b20      	subs	r3, #32
 80011d2:	6839      	ldr	r1, [r7, #0]
 80011d4:	7849      	ldrb	r1, [r1, #1]
 80011d6:	434b      	muls	r3, r1
 80011d8:	0019      	movs	r1, r3
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	18cb      	adds	r3, r1, r3
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	18d3      	adds	r3, r2, r3
 80011e2:	881b      	ldrh	r3, [r3, #0]
 80011e4:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80011e6:	2300      	movs	r3, #0
 80011e8:	613b      	str	r3, [r7, #16]
 80011ea:	e02f      	b.n	800124c <SSD1306_Putc+0xc4>
			if ((b << j) & 0x8000) {
 80011ec:	68fa      	ldr	r2, [r7, #12]
 80011ee:	693b      	ldr	r3, [r7, #16]
 80011f0:	409a      	lsls	r2, r3
 80011f2:	2380      	movs	r3, #128	@ 0x80
 80011f4:	021b      	lsls	r3, r3, #8
 80011f6:	4013      	ands	r3, r2
 80011f8:	d011      	beq.n	800121e <SSD1306_Putc+0x96>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80011fa:	4b23      	ldr	r3, [pc, #140]	@ (8001288 <SSD1306_Putc+0x100>)
 80011fc:	881a      	ldrh	r2, [r3, #0]
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	b29b      	uxth	r3, r3
 8001202:	18d3      	adds	r3, r2, r3
 8001204:	b298      	uxth	r0, r3
 8001206:	4b20      	ldr	r3, [pc, #128]	@ (8001288 <SSD1306_Putc+0x100>)
 8001208:	885a      	ldrh	r2, [r3, #2]
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	b29b      	uxth	r3, r3
 800120e:	18d3      	adds	r3, r2, r3
 8001210:	b299      	uxth	r1, r3
 8001212:	1dbb      	adds	r3, r7, #6
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	001a      	movs	r2, r3
 8001218:	f7ff ff30 	bl	800107c <SSD1306_DrawPixel>
 800121c:	e013      	b.n	8001246 <SSD1306_Putc+0xbe>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 800121e:	4b1a      	ldr	r3, [pc, #104]	@ (8001288 <SSD1306_Putc+0x100>)
 8001220:	881a      	ldrh	r2, [r3, #0]
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	b29b      	uxth	r3, r3
 8001226:	18d3      	adds	r3, r2, r3
 8001228:	b298      	uxth	r0, r3
 800122a:	4b17      	ldr	r3, [pc, #92]	@ (8001288 <SSD1306_Putc+0x100>)
 800122c:	885a      	ldrh	r2, [r3, #2]
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	b29b      	uxth	r3, r3
 8001232:	18d3      	adds	r3, r2, r3
 8001234:	b299      	uxth	r1, r3
 8001236:	1dbb      	adds	r3, r7, #6
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	425a      	negs	r2, r3
 800123c:	4153      	adcs	r3, r2
 800123e:	b2db      	uxtb	r3, r3
 8001240:	001a      	movs	r2, r3
 8001242:	f7ff ff1b 	bl	800107c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	3301      	adds	r3, #1
 800124a:	613b      	str	r3, [r7, #16]
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	001a      	movs	r2, r3
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	4293      	cmp	r3, r2
 8001256:	d3c9      	bcc.n	80011ec <SSD1306_Putc+0x64>
	for (i = 0; i < Font->FontHeight; i++) {
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	3301      	adds	r3, #1
 800125c:	617b      	str	r3, [r7, #20]
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	785b      	ldrb	r3, [r3, #1]
 8001262:	001a      	movs	r2, r3
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	4293      	cmp	r3, r2
 8001268:	d3ae      	bcc.n	80011c8 <SSD1306_Putc+0x40>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800126a:	4b07      	ldr	r3, [pc, #28]	@ (8001288 <SSD1306_Putc+0x100>)
 800126c:	881b      	ldrh	r3, [r3, #0]
 800126e:	683a      	ldr	r2, [r7, #0]
 8001270:	7812      	ldrb	r2, [r2, #0]
 8001272:	189b      	adds	r3, r3, r2
 8001274:	b29a      	uxth	r2, r3
 8001276:	4b04      	ldr	r3, [pc, #16]	@ (8001288 <SSD1306_Putc+0x100>)
 8001278:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 800127a:	1dfb      	adds	r3, r7, #7
 800127c:	781b      	ldrb	r3, [r3, #0]
}
 800127e:	0018      	movs	r0, r3
 8001280:	46bd      	mov	sp, r7
 8001282:	b006      	add	sp, #24
 8001284:	bd80      	pop	{r7, pc}
 8001286:	46c0      	nop			@ (mov r8, r8)
 8001288:	20000b2c 	.word	0x20000b2c

0800128c <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	60b9      	str	r1, [r7, #8]
 8001296:	1dfb      	adds	r3, r7, #7
 8001298:	701a      	strb	r2, [r3, #0]
	/* Write characters */
	while (*str) {
 800129a:	e013      	b.n	80012c4 <SSD1306_Puts+0x38>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	7818      	ldrb	r0, [r3, #0]
 80012a0:	1dfb      	adds	r3, r7, #7
 80012a2:	781a      	ldrb	r2, [r3, #0]
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	0019      	movs	r1, r3
 80012a8:	f7ff ff6e 	bl	8001188 <SSD1306_Putc>
 80012ac:	0003      	movs	r3, r0
 80012ae:	001a      	movs	r2, r3
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d002      	beq.n	80012be <SSD1306_Puts+0x32>
			/* Return error */
			return *str;
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	e008      	b.n	80012d0 <SSD1306_Puts+0x44>
		}
		
		/* Increase string pointer */
		str++;
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	3301      	adds	r3, #1
 80012c2:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d1e7      	bne.n	800129c <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	781b      	ldrb	r3, [r3, #0]
}
 80012d0:	0018      	movs	r0, r3
 80012d2:	46bd      	mov	sp, r7
 80012d4:	b004      	add	sp, #16
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 80012dc:	2000      	movs	r0, #0
 80012de:	f7ff feb3 	bl	8001048 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 80012e2:	f7ff fe7d 	bl	8000fe0 <SSD1306_UpdateScreen>
}
 80012e6:	46c0      	nop			@ (mov r8, r8)
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}

080012ec <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80012f2:	4b07      	ldr	r3, [pc, #28]	@ (8001310 <ssd1306_I2C_Init+0x24>)
 80012f4:	607b      	str	r3, [r7, #4]
	while(p>0)
 80012f6:	e002      	b.n	80012fe <ssd1306_I2C_Init+0x12>
		p--;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	3b01      	subs	r3, #1
 80012fc:	607b      	str	r3, [r7, #4]
	while(p>0)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d1f9      	bne.n	80012f8 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001304:	46c0      	nop			@ (mov r8, r8)
 8001306:	46c0      	nop			@ (mov r8, r8)
 8001308:	46bd      	mov	sp, r7
 800130a:	b002      	add	sp, #8
 800130c:	bd80      	pop	{r7, pc}
 800130e:	46c0      	nop			@ (mov r8, r8)
 8001310:	0003d090 	.word	0x0003d090

08001314 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001314:	b5b0      	push	{r4, r5, r7, lr}
 8001316:	b0c6      	sub	sp, #280	@ 0x118
 8001318:	af02      	add	r7, sp, #8
 800131a:	0004      	movs	r4, r0
 800131c:	0008      	movs	r0, r1
 800131e:	603a      	str	r2, [r7, #0]
 8001320:	0019      	movs	r1, r3
 8001322:	4b2d      	ldr	r3, [pc, #180]	@ (80013d8 <ssd1306_I2C_WriteMulti+0xc4>)
 8001324:	2588      	movs	r5, #136	@ 0x88
 8001326:	006d      	lsls	r5, r5, #1
 8001328:	195b      	adds	r3, r3, r5
 800132a:	19db      	adds	r3, r3, r7
 800132c:	1c22      	adds	r2, r4, #0
 800132e:	701a      	strb	r2, [r3, #0]
 8001330:	4b2a      	ldr	r3, [pc, #168]	@ (80013dc <ssd1306_I2C_WriteMulti+0xc8>)
 8001332:	002c      	movs	r4, r5
 8001334:	191b      	adds	r3, r3, r4
 8001336:	19db      	adds	r3, r3, r7
 8001338:	1c02      	adds	r2, r0, #0
 800133a:	701a      	strb	r2, [r3, #0]
 800133c:	4b28      	ldr	r3, [pc, #160]	@ (80013e0 <ssd1306_I2C_WriteMulti+0xcc>)
 800133e:	0020      	movs	r0, r4
 8001340:	181b      	adds	r3, r3, r0
 8001342:	19db      	adds	r3, r3, r7
 8001344:	1c0a      	adds	r2, r1, #0
 8001346:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001348:	4b26      	ldr	r3, [pc, #152]	@ (80013e4 <ssd1306_I2C_WriteMulti+0xd0>)
 800134a:	181b      	adds	r3, r3, r0
 800134c:	19db      	adds	r3, r3, r7
 800134e:	4a23      	ldr	r2, [pc, #140]	@ (80013dc <ssd1306_I2C_WriteMulti+0xc8>)
 8001350:	1812      	adds	r2, r2, r0
 8001352:	19d2      	adds	r2, r2, r7
 8001354:	7812      	ldrb	r2, [r2, #0]
 8001356:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001358:	2310      	movs	r3, #16
 800135a:	33ff      	adds	r3, #255	@ 0xff
 800135c:	18fb      	adds	r3, r7, r3
 800135e:	2200      	movs	r2, #0
 8001360:	701a      	strb	r2, [r3, #0]
 8001362:	e014      	b.n	800138e <ssd1306_I2C_WriteMulti+0x7a>
dt[i+1] = data[i];
 8001364:	2010      	movs	r0, #16
 8001366:	30ff      	adds	r0, #255	@ 0xff
 8001368:	183b      	adds	r3, r7, r0
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	683a      	ldr	r2, [r7, #0]
 800136e:	18d2      	adds	r2, r2, r3
 8001370:	183b      	adds	r3, r7, r0
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	3301      	adds	r3, #1
 8001376:	7811      	ldrb	r1, [r2, #0]
 8001378:	4a1a      	ldr	r2, [pc, #104]	@ (80013e4 <ssd1306_I2C_WriteMulti+0xd0>)
 800137a:	2488      	movs	r4, #136	@ 0x88
 800137c:	0064      	lsls	r4, r4, #1
 800137e:	1912      	adds	r2, r2, r4
 8001380:	19d2      	adds	r2, r2, r7
 8001382:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001384:	183b      	adds	r3, r7, r0
 8001386:	781a      	ldrb	r2, [r3, #0]
 8001388:	183b      	adds	r3, r7, r0
 800138a:	3201      	adds	r2, #1
 800138c:	701a      	strb	r2, [r3, #0]
 800138e:	2310      	movs	r3, #16
 8001390:	33ff      	adds	r3, #255	@ 0xff
 8001392:	18fb      	adds	r3, r7, r3
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	b29b      	uxth	r3, r3
 8001398:	4a11      	ldr	r2, [pc, #68]	@ (80013e0 <ssd1306_I2C_WriteMulti+0xcc>)
 800139a:	2188      	movs	r1, #136	@ 0x88
 800139c:	0049      	lsls	r1, r1, #1
 800139e:	1852      	adds	r2, r2, r1
 80013a0:	19d2      	adds	r2, r2, r7
 80013a2:	8812      	ldrh	r2, [r2, #0]
 80013a4:	429a      	cmp	r2, r3
 80013a6:	d8dd      	bhi.n	8001364 <ssd1306_I2C_WriteMulti+0x50>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 80013a8:	4b0b      	ldr	r3, [pc, #44]	@ (80013d8 <ssd1306_I2C_WriteMulti+0xc4>)
 80013aa:	000a      	movs	r2, r1
 80013ac:	189b      	adds	r3, r3, r2
 80013ae:	19db      	adds	r3, r3, r7
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	b299      	uxth	r1, r3
 80013b4:	4b0a      	ldr	r3, [pc, #40]	@ (80013e0 <ssd1306_I2C_WriteMulti+0xcc>)
 80013b6:	189b      	adds	r3, r3, r2
 80013b8:	19db      	adds	r3, r3, r7
 80013ba:	881b      	ldrh	r3, [r3, #0]
 80013bc:	3301      	adds	r3, #1
 80013be:	b29b      	uxth	r3, r3
 80013c0:	220c      	movs	r2, #12
 80013c2:	18ba      	adds	r2, r7, r2
 80013c4:	4808      	ldr	r0, [pc, #32]	@ (80013e8 <ssd1306_I2C_WriteMulti+0xd4>)
 80013c6:	240a      	movs	r4, #10
 80013c8:	9400      	str	r4, [sp, #0]
 80013ca:	f001 fa9d 	bl	8002908 <HAL_I2C_Master_Transmit>
}
 80013ce:	46c0      	nop			@ (mov r8, r8)
 80013d0:	46bd      	mov	sp, r7
 80013d2:	b044      	add	sp, #272	@ 0x110
 80013d4:	bdb0      	pop	{r4, r5, r7, pc}
 80013d6:	46c0      	nop			@ (mov r8, r8)
 80013d8:	fffffef7 	.word	0xfffffef7
 80013dc:	fffffef6 	.word	0xfffffef6
 80013e0:	fffffef4 	.word	0xfffffef4
 80013e4:	fffffefc 	.word	0xfffffefc
 80013e8:	20001144 	.word	0x20001144

080013ec <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80013ec:	b590      	push	{r4, r7, lr}
 80013ee:	b087      	sub	sp, #28
 80013f0:	af02      	add	r7, sp, #8
 80013f2:	0004      	movs	r4, r0
 80013f4:	0008      	movs	r0, r1
 80013f6:	0011      	movs	r1, r2
 80013f8:	1dfb      	adds	r3, r7, #7
 80013fa:	1c22      	adds	r2, r4, #0
 80013fc:	701a      	strb	r2, [r3, #0]
 80013fe:	1dbb      	adds	r3, r7, #6
 8001400:	1c02      	adds	r2, r0, #0
 8001402:	701a      	strb	r2, [r3, #0]
 8001404:	1d7b      	adds	r3, r7, #5
 8001406:	1c0a      	adds	r2, r1, #0
 8001408:	701a      	strb	r2, [r3, #0]
	uint8_t dt[2];
	dt[0] = reg;
 800140a:	200c      	movs	r0, #12
 800140c:	183b      	adds	r3, r7, r0
 800140e:	1dba      	adds	r2, r7, #6
 8001410:	7812      	ldrb	r2, [r2, #0]
 8001412:	701a      	strb	r2, [r3, #0]
	dt[1] = data;
 8001414:	183b      	adds	r3, r7, r0
 8001416:	1d7a      	adds	r2, r7, #5
 8001418:	7812      	ldrb	r2, [r2, #0]
 800141a:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 800141c:	1dfb      	adds	r3, r7, #7
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	b299      	uxth	r1, r3
 8001422:	183a      	adds	r2, r7, r0
 8001424:	4804      	ldr	r0, [pc, #16]	@ (8001438 <ssd1306_I2C_Write+0x4c>)
 8001426:	230a      	movs	r3, #10
 8001428:	9300      	str	r3, [sp, #0]
 800142a:	2302      	movs	r3, #2
 800142c:	f001 fa6c 	bl	8002908 <HAL_I2C_Master_Transmit>
}
 8001430:	46c0      	nop			@ (mov r8, r8)
 8001432:	46bd      	mov	sp, r7
 8001434:	b005      	add	sp, #20
 8001436:	bd90      	pop	{r4, r7, pc}
 8001438:	20001144 	.word	0x20001144

0800143c <sendHexData>:
/* Private define ------------------------------------------------------------*/
/* USER CODE BEGIN PD */

void refreash_display();

void sendHexData(uint8_t *data, size_t size, UART_HandleTypeDef *huart) {
 800143c:	b590      	push	{r4, r7, lr}
 800143e:	4c23      	ldr	r4, [pc, #140]	@ (80014cc <sendHexData+0x90>)
 8001440:	44a5      	add	sp, r4
 8001442:	af00      	add	r7, sp, #0
 8001444:	60f8      	str	r0, [r7, #12]
 8001446:	60b9      	str	r1, [r7, #8]
 8001448:	607a      	str	r2, [r7, #4]
    char hexStr[sizeof(Logo)];
    for (int i = 0; i < size; i++) {
 800144a:	2300      	movs	r3, #0
 800144c:	4a20      	ldr	r2, [pc, #128]	@ (80014d0 <sendHexData+0x94>)
 800144e:	18ba      	adds	r2, r7, r2
 8001450:	6013      	str	r3, [r2, #0]
 8001452:	e02f      	b.n	80014b4 <sendHexData+0x78>
        snprintf(hexStr, sizeof(hexStr), "%2X", data[i]);
 8001454:	4b1e      	ldr	r3, [pc, #120]	@ (80014d0 <sendHexData+0x94>)
 8001456:	18fb      	adds	r3, r7, r3
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	68fa      	ldr	r2, [r7, #12]
 800145c:	18d3      	adds	r3, r2, r3
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	4a1c      	ldr	r2, [pc, #112]	@ (80014d4 <sendHexData+0x98>)
 8001462:	491d      	ldr	r1, [pc, #116]	@ (80014d8 <sendHexData+0x9c>)
 8001464:	2410      	movs	r4, #16
 8001466:	1938      	adds	r0, r7, r4
 8001468:	f004 fe9e 	bl	80061a8 <sniprintf>
        HAL_UART_Transmit(huart, (uint8_t *)hexStr, 2, HAL_MAX_DELAY);
 800146c:	2301      	movs	r3, #1
 800146e:	425b      	negs	r3, r3
 8001470:	1939      	adds	r1, r7, r4
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	2202      	movs	r2, #2
 8001476:	f003 f9f1 	bl	800485c <HAL_UART_Transmit>
        HAL_UART_Transmit(huart, (uint8_t *)" ", 1, HAL_MAX_DELAY);
 800147a:	2301      	movs	r3, #1
 800147c:	425b      	negs	r3, r3
 800147e:	4917      	ldr	r1, [pc, #92]	@ (80014dc <sendHexData+0xa0>)
 8001480:	6878      	ldr	r0, [r7, #4]
 8001482:	2201      	movs	r2, #1
 8001484:	f003 f9ea 	bl	800485c <HAL_UART_Transmit>
        if (k == 9)
 8001488:	4b15      	ldr	r3, [pc, #84]	@ (80014e0 <sendHexData+0xa4>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	2b09      	cmp	r3, #9
 800148e:	d106      	bne.n	800149e <sendHexData+0x62>
                 {
                     printf("\r\n");
 8001490:	4b14      	ldr	r3, [pc, #80]	@ (80014e4 <sendHexData+0xa8>)
 8001492:	0018      	movs	r0, r3
 8001494:	f004 fe7e 	bl	8006194 <puts>
                     k = 0;
 8001498:	4b11      	ldr	r3, [pc, #68]	@ (80014e0 <sendHexData+0xa4>)
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
                 }
                 k++;
 800149e:	4b10      	ldr	r3, [pc, #64]	@ (80014e0 <sendHexData+0xa4>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	1c5a      	adds	r2, r3, #1
 80014a4:	4b0e      	ldr	r3, [pc, #56]	@ (80014e0 <sendHexData+0xa4>)
 80014a6:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < size; i++) {
 80014a8:	4a09      	ldr	r2, [pc, #36]	@ (80014d0 <sendHexData+0x94>)
 80014aa:	18bb      	adds	r3, r7, r2
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	3301      	adds	r3, #1
 80014b0:	18ba      	adds	r2, r7, r2
 80014b2:	6013      	str	r3, [r2, #0]
 80014b4:	4b06      	ldr	r3, [pc, #24]	@ (80014d0 <sendHexData+0x94>)
 80014b6:	18fb      	adds	r3, r7, r3
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	68ba      	ldr	r2, [r7, #8]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d8c9      	bhi.n	8001454 <sendHexData+0x18>
    }
}
 80014c0:	46c0      	nop			@ (mov r8, r8)
 80014c2:	46c0      	nop			@ (mov r8, r8)
 80014c4:	46bd      	mov	sp, r7
 80014c6:	4b08      	ldr	r3, [pc, #32]	@ (80014e8 <sendHexData+0xac>)
 80014c8:	449d      	add	sp, r3
 80014ca:	bd90      	pop	{r4, r7, pc}
 80014cc:	fffff9dc 	.word	0xfffff9dc
 80014d0:	0000061c 	.word	0x0000061c
 80014d4:	0800701c 	.word	0x0800701c
 80014d8:	0000060c 	.word	0x0000060c
 80014dc:	08007020 	.word	0x08007020
 80014e0:	20000038 	.word	0x20000038
 80014e4:	08007024 	.word	0x08007024
 80014e8:	00000624 	.word	0x00000624

080014ec <refreash_display>:
  HAL_UART_Transmit(&huart1, (uint8_t*)buffer2, len, -1);

}
*/
void refreash_display(char tekst[])
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
	SSD1306_Clear();
 80014f4:	f7ff fef0 	bl	80012d8 <SSD1306_Clear>
	SSD1306_GotoXY(0, 0);
 80014f8:	2100      	movs	r1, #0
 80014fa:	2000      	movs	r0, #0
 80014fc:	f7ff fe2c 	bl	8001158 <SSD1306_GotoXY>
	SSD1306_Puts (tekst, &Font_11x18, 1);
 8001500:	4907      	ldr	r1, [pc, #28]	@ (8001520 <refreash_display+0x34>)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2201      	movs	r2, #1
 8001506:	0018      	movs	r0, r3
 8001508:	f7ff fec0 	bl	800128c <SSD1306_Puts>
	HAL_Delay(10);
 800150c:	200a      	movs	r0, #10
 800150e:	f000 fd51 	bl	8001fb4 <HAL_Delay>
	SSD1306_UpdateScreen(); // Display
 8001512:	f7ff fd65 	bl	8000fe0 <SSD1306_UpdateScreen>
}
 8001516:	46c0      	nop			@ (mov r8, r8)
 8001518:	46bd      	mov	sp, r7
 800151a:	b002      	add	sp, #8
 800151c:	bd80      	pop	{r7, pc}
 800151e:	46c0      	nop			@ (mov r8, r8)
 8001520:	20000030 	.word	0x20000030

08001524 <_write>:
int _write(int file, char *ptr, int len)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	60b9      	str	r1, [r7, #8]
 800152e:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	b29a      	uxth	r2, r3
 8001534:	2301      	movs	r3, #1
 8001536:	425b      	negs	r3, r3
 8001538:	68b9      	ldr	r1, [r7, #8]
 800153a:	4804      	ldr	r0, [pc, #16]	@ (800154c <_write+0x28>)
 800153c:	f003 f98e 	bl	800485c <HAL_UART_Transmit>
    return len;
 8001540:	687b      	ldr	r3, [r7, #4]
}
 8001542:	0018      	movs	r0, r3
 8001544:	46bd      	mov	sp, r7
 8001546:	b004      	add	sp, #16
 8001548:	bd80      	pop	{r7, pc}
 800154a:	46c0      	nop			@ (mov r8, r8)
 800154c:	200011f0 	.word	0x200011f0

08001550 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001550:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001552:	b087      	sub	sp, #28
 8001554:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001556:	f000 fcbd 	bl	8001ed4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800155a:	f000 f91d 	bl	8001798 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800155e:	f000 fa39 	bl	80019d4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001562:	f000 fa07 	bl	8001974 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8001566:	f000 f9cd 	bl	8001904 <MX_SPI1_Init>
  MX_I2C1_Init();
 800156a:	f000 f98b 	bl	8001884 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init();
 800156e:	f7ff fc73 	bl	8000e58 <SSD1306_Init>
  HAL_Delay(100);
 8001572:	2064      	movs	r0, #100	@ 0x64
 8001574:	f000 fd1e 	bl	8001fb4 <HAL_Delay>
  SSD1306_GotoXY (0,0);
 8001578:	2100      	movs	r1, #0
 800157a:	2000      	movs	r0, #0
 800157c:	f7ff fdec 	bl	8001158 <SSD1306_GotoXY>
  HAL_UART_Receive_IT(&huart1, buffer, sizeof(buffer));
 8001580:	4a75      	ldr	r2, [pc, #468]	@ (8001758 <main+0x208>)
 8001582:	4976      	ldr	r1, [pc, #472]	@ (800175c <main+0x20c>)
 8001584:	4b76      	ldr	r3, [pc, #472]	@ (8001760 <main+0x210>)
 8001586:	0018      	movs	r0, r3
 8001588:	f003 fa08 	bl	800499c <HAL_UART_Receive_IT>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    if (HAL_GPIO_ReadPin(BSP_GPIO_Port, BSP_Pin) == GPIO_PIN_RESET)
 800158c:	2380      	movs	r3, #128	@ 0x80
 800158e:	01db      	lsls	r3, r3, #7
 8001590:	4a74      	ldr	r2, [pc, #464]	@ (8001764 <main+0x214>)
 8001592:	0019      	movs	r1, r3
 8001594:	0010      	movs	r0, r2
 8001596:	f001 f8e7 	bl	8002768 <HAL_GPIO_ReadPin>
 800159a:	1e03      	subs	r3, r0, #0
 800159c:	d138      	bne.n	8001610 <main+0xc0>
       {
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800159e:	4b71      	ldr	r3, [pc, #452]	@ (8001764 <main+0x214>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	2110      	movs	r1, #16
 80015a4:	0018      	movs	r0, r3
 80015a6:	f001 f8fc 	bl	80027a2 <HAL_GPIO_WritePin>
		refreash_display("Default");
 80015aa:	4b6f      	ldr	r3, [pc, #444]	@ (8001768 <main+0x218>)
 80015ac:	0018      	movs	r0, r3
 80015ae:	f7ff ff9d 	bl	80014ec <refreash_display>
		BSP_EPD_Init();
 80015b2:	f7ff fbed 	bl	8000d90 <BSP_EPD_Init>
		uint8_t a = 0;
 80015b6:	240b      	movs	r4, #11
 80015b8:	193b      	adds	r3, r7, r4
 80015ba:	2200      	movs	r2, #0
 80015bc:	701a      	strb	r2, [r3, #0]
		uint8_t b = 0;
 80015be:	250a      	movs	r5, #10
 80015c0:	197b      	adds	r3, r7, r5
 80015c2:	2200      	movs	r2, #0
 80015c4:	701a      	strb	r2, [r3, #0]
		uint8_t c = 72;
 80015c6:	2609      	movs	r6, #9
 80015c8:	19bb      	adds	r3, r7, r6
 80015ca:	2248      	movs	r2, #72	@ 0x48
 80015cc:	701a      	strb	r2, [r3, #0]
		uint8_t d = 172;
 80015ce:	2308      	movs	r3, #8
 80015d0:	18fb      	adds	r3, r7, r3
 80015d2:	22ac      	movs	r2, #172	@ 0xac
 80015d4:	701a      	strb	r2, [r3, #0]
		BSP_EPD_Clear(EPD_COLOR_WHITE);
 80015d6:	20ff      	movs	r0, #255	@ 0xff
 80015d8:	f7ff fc12 	bl	8000e00 <BSP_EPD_Clear>
		gde021a1_DrawImage(a, b, c, d, Logo);
 80015dc:	193b      	adds	r3, r7, r4
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	b298      	uxth	r0, r3
 80015e2:	197b      	adds	r3, r7, r5
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	b299      	uxth	r1, r3
 80015e8:	19bb      	adds	r3, r7, r6
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	b29a      	uxth	r2, r3
 80015ee:	2308      	movs	r3, #8
 80015f0:	18fb      	adds	r3, r7, r3
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	b29c      	uxth	r4, r3
 80015f6:	4b5d      	ldr	r3, [pc, #372]	@ (800176c <main+0x21c>)
 80015f8:	9300      	str	r3, [sp, #0]
 80015fa:	0023      	movs	r3, r4
 80015fc:	f7ff f842 	bl	8000684 <gde021a1_DrawImage>
		gde021a1_RefreshDisplay();
 8001600:	f7ff f824 	bl	800064c <gde021a1_RefreshDisplay>
		HAL_Delay(1000);
 8001604:	23fa      	movs	r3, #250	@ 0xfa
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	0018      	movs	r0, r3
 800160a:	f000 fcd3 	bl	8001fb4 <HAL_Delay>
 800160e:	e7bd      	b.n	800158c <main+0x3c>
       }

    else if (HAL_GPIO_ReadPin(Send_GPIO_Port, Send_Pin) == GPIO_PIN_RESET)
 8001610:	2380      	movs	r3, #128	@ 0x80
 8001612:	021b      	lsls	r3, r3, #8
 8001614:	4a56      	ldr	r2, [pc, #344]	@ (8001770 <main+0x220>)
 8001616:	0019      	movs	r1, r3
 8001618:	0010      	movs	r0, r2
 800161a:	f001 f8a5 	bl	8002768 <HAL_GPIO_ReadPin>
 800161e:	1e03      	subs	r3, r0, #0
 8001620:	d12d      	bne.n	800167e <main+0x12e>
       {
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001622:	4b50      	ldr	r3, [pc, #320]	@ (8001764 <main+0x214>)
 8001624:	2200      	movs	r2, #0
 8001626:	2110      	movs	r1, #16
 8001628:	0018      	movs	r0, r3
 800162a:	f001 f8ba 	bl	80027a2 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 800162e:	2032      	movs	r0, #50	@ 0x32
 8001630:	f000 fcc0 	bl	8001fb4 <HAL_Delay>
 	    printf("Image raw data...\r\n");
 8001634:	4b4f      	ldr	r3, [pc, #316]	@ (8001774 <main+0x224>)
 8001636:	0018      	movs	r0, r3
 8001638:	f004 fdac 	bl	8006194 <puts>
 	 	sendHexData(Logo, sizeof(Logo), &huart1);  // Wysyłamy pierwsze 16 bajtów w formacie hex
 800163c:	4a48      	ldr	r2, [pc, #288]	@ (8001760 <main+0x210>)
 800163e:	4946      	ldr	r1, [pc, #280]	@ (8001758 <main+0x208>)
 8001640:	4b4a      	ldr	r3, [pc, #296]	@ (800176c <main+0x21c>)
 8001642:	0018      	movs	r0, r3
 8001644:	f7ff fefa 	bl	800143c <sendHexData>
 	 	char newline[] = "\r\n";
 8001648:	1d3b      	adds	r3, r7, #4
 800164a:	4a4b      	ldr	r2, [pc, #300]	@ (8001778 <main+0x228>)
 800164c:	8811      	ldrh	r1, [r2, #0]
 800164e:	8019      	strh	r1, [r3, #0]
 8001650:	7892      	ldrb	r2, [r2, #2]
 8001652:	709a      	strb	r2, [r3, #2]
 	 	HAL_UART_Transmit(&huart1, (uint8_t *)newline, sizeof(newline) - 1, HAL_MAX_DELAY);
 8001654:	2301      	movs	r3, #1
 8001656:	425b      	negs	r3, r3
 8001658:	1d39      	adds	r1, r7, #4
 800165a:	4841      	ldr	r0, [pc, #260]	@ (8001760 <main+0x210>)
 800165c:	2202      	movs	r2, #2
 800165e:	f003 f8fd 	bl	800485c <HAL_UART_Transmit>
 	 	printf("\r\nData have sent\r\n");
 8001662:	4b46      	ldr	r3, [pc, #280]	@ (800177c <main+0x22c>)
 8001664:	0018      	movs	r0, r3
 8001666:	f004 fd95 	bl	8006194 <puts>
 	 	refreash_display("Sent data");
 800166a:	4b45      	ldr	r3, [pc, #276]	@ (8001780 <main+0x230>)
 800166c:	0018      	movs	r0, r3
 800166e:	f7ff ff3d 	bl	80014ec <refreash_display>
 	 	HAL_Delay(1000);
 8001672:	23fa      	movs	r3, #250	@ 0xfa
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	0018      	movs	r0, r3
 8001678:	f000 fc9c 	bl	8001fb4 <HAL_Delay>
 800167c:	e786      	b.n	800158c <main+0x3c>
       }
	 else if (HAL_GPIO_ReadPin(SSD1306_GPIO_Port, SSD1306_Pin) == GPIO_PIN_RESET)
 800167e:	4b39      	ldr	r3, [pc, #228]	@ (8001764 <main+0x214>)
 8001680:	2104      	movs	r1, #4
 8001682:	0018      	movs	r0, r3
 8001684:	f001 f870 	bl	8002768 <HAL_GPIO_ReadPin>
 8001688:	1e03      	subs	r3, r0, #0
 800168a:	d122      	bne.n	80016d2 <main+0x182>
	   {
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800168c:	4b35      	ldr	r3, [pc, #212]	@ (8001764 <main+0x214>)
 800168e:	2200      	movs	r2, #0
 8001690:	2110      	movs	r1, #16
 8001692:	0018      	movs	r0, r3
 8001694:	f001 f885 	bl	80027a2 <HAL_GPIO_WritePin>
		SSD1306_Clear();
 8001698:	f7ff fe1e 	bl	80012d8 <SSD1306_Clear>
		SSD1306_GotoXY(0, 0);
 800169c:	2100      	movs	r1, #0
 800169e:	2000      	movs	r0, #0
 80016a0:	f7ff fd5a 	bl	8001158 <SSD1306_GotoXY>
		SSD1306_Puts ("", &Font_11x18, 1);
 80016a4:	4937      	ldr	r1, [pc, #220]	@ (8001784 <main+0x234>)
 80016a6:	4b38      	ldr	r3, [pc, #224]	@ (8001788 <main+0x238>)
 80016a8:	2201      	movs	r2, #1
 80016aa:	0018      	movs	r0, r3
 80016ac:	f7ff fdee 	bl	800128c <SSD1306_Puts>
		HAL_Delay(10);
 80016b0:	200a      	movs	r0, #10
 80016b2:	f000 fc7f 	bl	8001fb4 <HAL_Delay>
		SSD1306_UpdateScreen(); // Display
 80016b6:	f7ff fc93 	bl	8000fe0 <SSD1306_UpdateScreen>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80016ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001764 <main+0x214>)
 80016bc:	2200      	movs	r2, #0
 80016be:	2110      	movs	r1, #16
 80016c0:	0018      	movs	r0, r3
 80016c2:	f001 f86e 	bl	80027a2 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 80016c6:	23fa      	movs	r3, #250	@ 0xfa
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	0018      	movs	r0, r3
 80016cc:	f000 fc72 	bl	8001fb4 <HAL_Delay>
 80016d0:	e75c      	b.n	800158c <main+0x3c>
	   }
	  else if (flaga == 1)
 80016d2:	4b2e      	ldr	r3, [pc, #184]	@ (800178c <main+0x23c>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d137      	bne.n	800174a <main+0x1fa>
	  {
		flaga = 0;
 80016da:	4b2c      	ldr	r3, [pc, #176]	@ (800178c <main+0x23c>)
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]
        refreash_display("Received");
 80016e0:	4b2b      	ldr	r3, [pc, #172]	@ (8001790 <main+0x240>)
 80016e2:	0018      	movs	r0, r3
 80016e4:	f7ff ff02 	bl	80014ec <refreash_display>
		HAL_Delay(50);
 80016e8:	2032      	movs	r0, #50	@ 0x32
 80016ea:	f000 fc63 	bl	8001fb4 <HAL_Delay>
        HAL_Delay(3000);
 80016ee:	4b29      	ldr	r3, [pc, #164]	@ (8001794 <main+0x244>)
 80016f0:	0018      	movs	r0, r3
 80016f2:	f000 fc5f 	bl	8001fb4 <HAL_Delay>
		BSP_EPD_Init();
 80016f6:	f7ff fb4b 	bl	8000d90 <BSP_EPD_Init>
		uint8_t a = 0;
 80016fa:	240f      	movs	r4, #15
 80016fc:	193b      	adds	r3, r7, r4
 80016fe:	2200      	movs	r2, #0
 8001700:	701a      	strb	r2, [r3, #0]
		uint8_t b = 0;
 8001702:	250e      	movs	r5, #14
 8001704:	197b      	adds	r3, r7, r5
 8001706:	2200      	movs	r2, #0
 8001708:	701a      	strb	r2, [r3, #0]
		uint8_t c = 72;
 800170a:	260d      	movs	r6, #13
 800170c:	19bb      	adds	r3, r7, r6
 800170e:	2248      	movs	r2, #72	@ 0x48
 8001710:	701a      	strb	r2, [r3, #0]
		uint8_t d = 172;
 8001712:	230c      	movs	r3, #12
 8001714:	18fb      	adds	r3, r7, r3
 8001716:	22ac      	movs	r2, #172	@ 0xac
 8001718:	701a      	strb	r2, [r3, #0]
		BSP_EPD_Clear(EPD_COLOR_WHITE);
 800171a:	20ff      	movs	r0, #255	@ 0xff
 800171c:	f7ff fb70 	bl	8000e00 <BSP_EPD_Clear>
		gde021a1_DrawImage(a, b, c, d, buffer);
 8001720:	193b      	adds	r3, r7, r4
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	b298      	uxth	r0, r3
 8001726:	197b      	adds	r3, r7, r5
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	b299      	uxth	r1, r3
 800172c:	19bb      	adds	r3, r7, r6
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	b29a      	uxth	r2, r3
 8001732:	230c      	movs	r3, #12
 8001734:	18fb      	adds	r3, r7, r3
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	b29c      	uxth	r4, r3
 800173a:	4b08      	ldr	r3, [pc, #32]	@ (800175c <main+0x20c>)
 800173c:	9300      	str	r3, [sp, #0]
 800173e:	0023      	movs	r3, r4
 8001740:	f7fe ffa0 	bl	8000684 <gde021a1_DrawImage>
		gde021a1_RefreshDisplay();
 8001744:	f7fe ff82 	bl	800064c <gde021a1_RefreshDisplay>
 8001748:	e720      	b.n	800158c <main+0x3c>
	  }
	  else
	  {
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800174a:	4b06      	ldr	r3, [pc, #24]	@ (8001764 <main+0x214>)
 800174c:	2201      	movs	r2, #1
 800174e:	2110      	movs	r1, #16
 8001750:	0018      	movs	r0, r3
 8001752:	f001 f826 	bl	80027a2 <HAL_GPIO_WritePin>
    if (HAL_GPIO_ReadPin(BSP_GPIO_Port, BSP_Pin) == GPIO_PIN_RESET)
 8001756:	e719      	b.n	800158c <main+0x3c>
 8001758:	0000060c 	.word	0x0000060c
 800175c:	20000b38 	.word	0x20000b38
 8001760:	200011f0 	.word	0x200011f0
 8001764:	50000400 	.word	0x50000400
 8001768:	08007028 	.word	0x08007028
 800176c:	2000003c 	.word	0x2000003c
 8001770:	50000800 	.word	0x50000800
 8001774:	08007030 	.word	0x08007030
 8001778:	08007074 	.word	0x08007074
 800177c:	08007044 	.word	0x08007044
 8001780:	08007058 	.word	0x08007058
 8001784:	20000030 	.word	0x20000030
 8001788:	08007064 	.word	0x08007064
 800178c:	20000b34 	.word	0x20000b34
 8001790:	08007068 	.word	0x08007068
 8001794:	00000bb8 	.word	0x00000bb8

08001798 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001798:	b590      	push	{r4, r7, lr}
 800179a:	b09d      	sub	sp, #116	@ 0x74
 800179c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800179e:	2438      	movs	r4, #56	@ 0x38
 80017a0:	193b      	adds	r3, r7, r4
 80017a2:	0018      	movs	r0, r3
 80017a4:	2338      	movs	r3, #56	@ 0x38
 80017a6:	001a      	movs	r2, r3
 80017a8:	2100      	movs	r1, #0
 80017aa:	f004 fe1d 	bl	80063e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017ae:	2324      	movs	r3, #36	@ 0x24
 80017b0:	18fb      	adds	r3, r7, r3
 80017b2:	0018      	movs	r0, r3
 80017b4:	2314      	movs	r3, #20
 80017b6:	001a      	movs	r2, r3
 80017b8:	2100      	movs	r1, #0
 80017ba:	f004 fe15 	bl	80063e8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017be:	003b      	movs	r3, r7
 80017c0:	0018      	movs	r0, r3
 80017c2:	2324      	movs	r3, #36	@ 0x24
 80017c4:	001a      	movs	r2, r3
 80017c6:	2100      	movs	r1, #0
 80017c8:	f004 fe0e 	bl	80063e8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017cc:	4b2b      	ldr	r3, [pc, #172]	@ (800187c <SystemClock_Config+0xe4>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a2b      	ldr	r2, [pc, #172]	@ (8001880 <SystemClock_Config+0xe8>)
 80017d2:	401a      	ands	r2, r3
 80017d4:	4b29      	ldr	r3, [pc, #164]	@ (800187c <SystemClock_Config+0xe4>)
 80017d6:	2180      	movs	r1, #128	@ 0x80
 80017d8:	0109      	lsls	r1, r1, #4
 80017da:	430a      	orrs	r2, r1
 80017dc:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017de:	0021      	movs	r1, r4
 80017e0:	187b      	adds	r3, r7, r1
 80017e2:	2202      	movs	r2, #2
 80017e4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017e6:	187b      	adds	r3, r7, r1
 80017e8:	2201      	movs	r2, #1
 80017ea:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017ec:	187b      	adds	r3, r7, r1
 80017ee:	2210      	movs	r2, #16
 80017f0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017f2:	187b      	adds	r3, r7, r1
 80017f4:	2202      	movs	r2, #2
 80017f6:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017f8:	187b      	adds	r3, r7, r1
 80017fa:	2200      	movs	r2, #0
 80017fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 80017fe:	187b      	adds	r3, r7, r1
 8001800:	2280      	movs	r2, #128	@ 0x80
 8001802:	02d2      	lsls	r2, r2, #11
 8001804:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8001806:	187b      	adds	r3, r7, r1
 8001808:	2280      	movs	r2, #128	@ 0x80
 800180a:	03d2      	lsls	r2, r2, #15
 800180c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800180e:	187b      	adds	r3, r7, r1
 8001810:	0018      	movs	r0, r3
 8001812:	f001 fd5f 	bl	80032d4 <HAL_RCC_OscConfig>
 8001816:	1e03      	subs	r3, r0, #0
 8001818:	d001      	beq.n	800181e <SystemClock_Config+0x86>
  {
    Error_Handler();
 800181a:	f000 f977 	bl	8001b0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800181e:	2124      	movs	r1, #36	@ 0x24
 8001820:	187b      	adds	r3, r7, r1
 8001822:	220f      	movs	r2, #15
 8001824:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001826:	187b      	adds	r3, r7, r1
 8001828:	2203      	movs	r2, #3
 800182a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800182c:	187b      	adds	r3, r7, r1
 800182e:	2200      	movs	r2, #0
 8001830:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001832:	187b      	adds	r3, r7, r1
 8001834:	2200      	movs	r2, #0
 8001836:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001838:	187b      	adds	r3, r7, r1
 800183a:	2200      	movs	r2, #0
 800183c:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800183e:	187b      	adds	r3, r7, r1
 8001840:	2101      	movs	r1, #1
 8001842:	0018      	movs	r0, r3
 8001844:	f002 f90a 	bl	8003a5c <HAL_RCC_ClockConfig>
 8001848:	1e03      	subs	r3, r0, #0
 800184a:	d001      	beq.n	8001850 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 800184c:	f000 f95e 	bl	8001b0c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8001850:	003b      	movs	r3, r7
 8001852:	2209      	movs	r2, #9
 8001854:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
 8001856:	003b      	movs	r3, r7
 8001858:	2201      	movs	r2, #1
 800185a:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800185c:	003b      	movs	r3, r7
 800185e:	2200      	movs	r2, #0
 8001860:	619a      	str	r2, [r3, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001862:	003b      	movs	r3, r7
 8001864:	0018      	movs	r0, r3
 8001866:	f002 fb1d 	bl	8003ea4 <HAL_RCCEx_PeriphCLKConfig>
 800186a:	1e03      	subs	r3, r0, #0
 800186c:	d001      	beq.n	8001872 <SystemClock_Config+0xda>
  {
    Error_Handler();
 800186e:	f000 f94d 	bl	8001b0c <Error_Handler>
  }
}
 8001872:	46c0      	nop			@ (mov r8, r8)
 8001874:	46bd      	mov	sp, r7
 8001876:	b01d      	add	sp, #116	@ 0x74
 8001878:	bd90      	pop	{r4, r7, pc}
 800187a:	46c0      	nop			@ (mov r8, r8)
 800187c:	40007000 	.word	0x40007000
 8001880:	ffffe7ff 	.word	0xffffe7ff

08001884 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001888:	4b1b      	ldr	r3, [pc, #108]	@ (80018f8 <MX_I2C1_Init+0x74>)
 800188a:	4a1c      	ldr	r2, [pc, #112]	@ (80018fc <MX_I2C1_Init+0x78>)
 800188c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300F38;
 800188e:	4b1a      	ldr	r3, [pc, #104]	@ (80018f8 <MX_I2C1_Init+0x74>)
 8001890:	4a1b      	ldr	r2, [pc, #108]	@ (8001900 <MX_I2C1_Init+0x7c>)
 8001892:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001894:	4b18      	ldr	r3, [pc, #96]	@ (80018f8 <MX_I2C1_Init+0x74>)
 8001896:	2200      	movs	r2, #0
 8001898:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800189a:	4b17      	ldr	r3, [pc, #92]	@ (80018f8 <MX_I2C1_Init+0x74>)
 800189c:	2201      	movs	r2, #1
 800189e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018a0:	4b15      	ldr	r3, [pc, #84]	@ (80018f8 <MX_I2C1_Init+0x74>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80018a6:	4b14      	ldr	r3, [pc, #80]	@ (80018f8 <MX_I2C1_Init+0x74>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80018ac:	4b12      	ldr	r3, [pc, #72]	@ (80018f8 <MX_I2C1_Init+0x74>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018b2:	4b11      	ldr	r3, [pc, #68]	@ (80018f8 <MX_I2C1_Init+0x74>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018b8:	4b0f      	ldr	r3, [pc, #60]	@ (80018f8 <MX_I2C1_Init+0x74>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018be:	4b0e      	ldr	r3, [pc, #56]	@ (80018f8 <MX_I2C1_Init+0x74>)
 80018c0:	0018      	movs	r0, r3
 80018c2:	f000 ff8b 	bl	80027dc <HAL_I2C_Init>
 80018c6:	1e03      	subs	r3, r0, #0
 80018c8:	d001      	beq.n	80018ce <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80018ca:	f000 f91f 	bl	8001b0c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80018ce:	4b0a      	ldr	r3, [pc, #40]	@ (80018f8 <MX_I2C1_Init+0x74>)
 80018d0:	2100      	movs	r1, #0
 80018d2:	0018      	movs	r0, r3
 80018d4:	f001 fc66 	bl	80031a4 <HAL_I2CEx_ConfigAnalogFilter>
 80018d8:	1e03      	subs	r3, r0, #0
 80018da:	d001      	beq.n	80018e0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80018dc:	f000 f916 	bl	8001b0c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80018e0:	4b05      	ldr	r3, [pc, #20]	@ (80018f8 <MX_I2C1_Init+0x74>)
 80018e2:	2100      	movs	r1, #0
 80018e4:	0018      	movs	r0, r3
 80018e6:	f001 fca9 	bl	800323c <HAL_I2CEx_ConfigDigitalFilter>
 80018ea:	1e03      	subs	r3, r0, #0
 80018ec:	d001      	beq.n	80018f2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80018ee:	f000 f90d 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80018f2:	46c0      	nop			@ (mov r8, r8)
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	20001144 	.word	0x20001144
 80018fc:	40005400 	.word	0x40005400
 8001900:	00300f38 	.word	0x00300f38

08001904 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001908:	4b18      	ldr	r3, [pc, #96]	@ (800196c <MX_SPI1_Init+0x68>)
 800190a:	4a19      	ldr	r2, [pc, #100]	@ (8001970 <MX_SPI1_Init+0x6c>)
 800190c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800190e:	4b17      	ldr	r3, [pc, #92]	@ (800196c <MX_SPI1_Init+0x68>)
 8001910:	2282      	movs	r2, #130	@ 0x82
 8001912:	0052      	lsls	r2, r2, #1
 8001914:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001916:	4b15      	ldr	r3, [pc, #84]	@ (800196c <MX_SPI1_Init+0x68>)
 8001918:	2200      	movs	r2, #0
 800191a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800191c:	4b13      	ldr	r3, [pc, #76]	@ (800196c <MX_SPI1_Init+0x68>)
 800191e:	2200      	movs	r2, #0
 8001920:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001922:	4b12      	ldr	r3, [pc, #72]	@ (800196c <MX_SPI1_Init+0x68>)
 8001924:	2200      	movs	r2, #0
 8001926:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001928:	4b10      	ldr	r3, [pc, #64]	@ (800196c <MX_SPI1_Init+0x68>)
 800192a:	2200      	movs	r2, #0
 800192c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800192e:	4b0f      	ldr	r3, [pc, #60]	@ (800196c <MX_SPI1_Init+0x68>)
 8001930:	2280      	movs	r2, #128	@ 0x80
 8001932:	0092      	lsls	r2, r2, #2
 8001934:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001936:	4b0d      	ldr	r3, [pc, #52]	@ (800196c <MX_SPI1_Init+0x68>)
 8001938:	2238      	movs	r2, #56	@ 0x38
 800193a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800193c:	4b0b      	ldr	r3, [pc, #44]	@ (800196c <MX_SPI1_Init+0x68>)
 800193e:	2200      	movs	r2, #0
 8001940:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001942:	4b0a      	ldr	r3, [pc, #40]	@ (800196c <MX_SPI1_Init+0x68>)
 8001944:	2200      	movs	r2, #0
 8001946:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001948:	4b08      	ldr	r3, [pc, #32]	@ (800196c <MX_SPI1_Init+0x68>)
 800194a:	2200      	movs	r2, #0
 800194c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800194e:	4b07      	ldr	r3, [pc, #28]	@ (800196c <MX_SPI1_Init+0x68>)
 8001950:	2207      	movs	r2, #7
 8001952:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001954:	4b05      	ldr	r3, [pc, #20]	@ (800196c <MX_SPI1_Init+0x68>)
 8001956:	0018      	movs	r0, r3
 8001958:	f002 fc32 	bl	80041c0 <HAL_SPI_Init>
 800195c:	1e03      	subs	r3, r0, #0
 800195e:	d001      	beq.n	8001964 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001960:	f000 f8d4 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001964:	46c0      	nop			@ (mov r8, r8)
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	46c0      	nop			@ (mov r8, r8)
 800196c:	20001198 	.word	0x20001198
 8001970:	40013000 	.word	0x40013000

08001974 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001978:	4b14      	ldr	r3, [pc, #80]	@ (80019cc <MX_USART1_UART_Init+0x58>)
 800197a:	4a15      	ldr	r2, [pc, #84]	@ (80019d0 <MX_USART1_UART_Init+0x5c>)
 800197c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800197e:	4b13      	ldr	r3, [pc, #76]	@ (80019cc <MX_USART1_UART_Init+0x58>)
 8001980:	22e1      	movs	r2, #225	@ 0xe1
 8001982:	0252      	lsls	r2, r2, #9
 8001984:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001986:	4b11      	ldr	r3, [pc, #68]	@ (80019cc <MX_USART1_UART_Init+0x58>)
 8001988:	2200      	movs	r2, #0
 800198a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800198c:	4b0f      	ldr	r3, [pc, #60]	@ (80019cc <MX_USART1_UART_Init+0x58>)
 800198e:	2200      	movs	r2, #0
 8001990:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001992:	4b0e      	ldr	r3, [pc, #56]	@ (80019cc <MX_USART1_UART_Init+0x58>)
 8001994:	2200      	movs	r2, #0
 8001996:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001998:	4b0c      	ldr	r3, [pc, #48]	@ (80019cc <MX_USART1_UART_Init+0x58>)
 800199a:	220c      	movs	r2, #12
 800199c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800199e:	4b0b      	ldr	r3, [pc, #44]	@ (80019cc <MX_USART1_UART_Init+0x58>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019a4:	4b09      	ldr	r3, [pc, #36]	@ (80019cc <MX_USART1_UART_Init+0x58>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019aa:	4b08      	ldr	r3, [pc, #32]	@ (80019cc <MX_USART1_UART_Init+0x58>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019b0:	4b06      	ldr	r3, [pc, #24]	@ (80019cc <MX_USART1_UART_Init+0x58>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019b6:	4b05      	ldr	r3, [pc, #20]	@ (80019cc <MX_USART1_UART_Init+0x58>)
 80019b8:	0018      	movs	r0, r3
 80019ba:	f002 fefb 	bl	80047b4 <HAL_UART_Init>
 80019be:	1e03      	subs	r3, r0, #0
 80019c0:	d001      	beq.n	80019c6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80019c2:	f000 f8a3 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019c6:	46c0      	nop			@ (mov r8, r8)
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	200011f0 	.word	0x200011f0
 80019d0:	40013800 	.word	0x40013800

080019d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019d4:	b590      	push	{r4, r7, lr}
 80019d6:	b089      	sub	sp, #36	@ 0x24
 80019d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019da:	240c      	movs	r4, #12
 80019dc:	193b      	adds	r3, r7, r4
 80019de:	0018      	movs	r0, r3
 80019e0:	2314      	movs	r3, #20
 80019e2:	001a      	movs	r2, r3
 80019e4:	2100      	movs	r1, #0
 80019e6:	f004 fcff 	bl	80063e8 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019ea:	4b30      	ldr	r3, [pc, #192]	@ (8001aac <MX_GPIO_Init+0xd8>)
 80019ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019ee:	4b2f      	ldr	r3, [pc, #188]	@ (8001aac <MX_GPIO_Init+0xd8>)
 80019f0:	2104      	movs	r1, #4
 80019f2:	430a      	orrs	r2, r1
 80019f4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80019f6:	4b2d      	ldr	r3, [pc, #180]	@ (8001aac <MX_GPIO_Init+0xd8>)
 80019f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019fa:	2204      	movs	r2, #4
 80019fc:	4013      	ands	r3, r2
 80019fe:	60bb      	str	r3, [r7, #8]
 8001a00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a02:	4b2a      	ldr	r3, [pc, #168]	@ (8001aac <MX_GPIO_Init+0xd8>)
 8001a04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a06:	4b29      	ldr	r3, [pc, #164]	@ (8001aac <MX_GPIO_Init+0xd8>)
 8001a08:	2101      	movs	r1, #1
 8001a0a:	430a      	orrs	r2, r1
 8001a0c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001a0e:	4b27      	ldr	r3, [pc, #156]	@ (8001aac <MX_GPIO_Init+0xd8>)
 8001a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a12:	2201      	movs	r2, #1
 8001a14:	4013      	ands	r3, r2
 8001a16:	607b      	str	r3, [r7, #4]
 8001a18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a1a:	4b24      	ldr	r3, [pc, #144]	@ (8001aac <MX_GPIO_Init+0xd8>)
 8001a1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a1e:	4b23      	ldr	r3, [pc, #140]	@ (8001aac <MX_GPIO_Init+0xd8>)
 8001a20:	2102      	movs	r1, #2
 8001a22:	430a      	orrs	r2, r1
 8001a24:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001a26:	4b21      	ldr	r3, [pc, #132]	@ (8001aac <MX_GPIO_Init+0xd8>)
 8001a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a2a:	2202      	movs	r2, #2
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	603b      	str	r3, [r7, #0]
 8001a30:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001a32:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab0 <MX_GPIO_Init+0xdc>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	2110      	movs	r1, #16
 8001a38:	0018      	movs	r0, r3
 8001a3a:	f000 feb2 	bl	80027a2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Send_Pin */
  GPIO_InitStruct.Pin = Send_Pin;
 8001a3e:	193b      	adds	r3, r7, r4
 8001a40:	2280      	movs	r2, #128	@ 0x80
 8001a42:	0212      	lsls	r2, r2, #8
 8001a44:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a46:	193b      	adds	r3, r7, r4
 8001a48:	2200      	movs	r2, #0
 8001a4a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a4c:	193b      	adds	r3, r7, r4
 8001a4e:	2201      	movs	r2, #1
 8001a50:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Send_GPIO_Port, &GPIO_InitStruct);
 8001a52:	193b      	adds	r3, r7, r4
 8001a54:	4a17      	ldr	r2, [pc, #92]	@ (8001ab4 <MX_GPIO_Init+0xe0>)
 8001a56:	0019      	movs	r1, r3
 8001a58:	0010      	movs	r0, r2
 8001a5a:	f000 fc35 	bl	80022c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SSD1306_Pin BSP_Pin */
  GPIO_InitStruct.Pin = SSD1306_Pin|BSP_Pin;
 8001a5e:	193b      	adds	r3, r7, r4
 8001a60:	4a15      	ldr	r2, [pc, #84]	@ (8001ab8 <MX_GPIO_Init+0xe4>)
 8001a62:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a64:	193b      	adds	r3, r7, r4
 8001a66:	2200      	movs	r2, #0
 8001a68:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a6a:	193b      	adds	r3, r7, r4
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a70:	193b      	adds	r3, r7, r4
 8001a72:	4a0f      	ldr	r2, [pc, #60]	@ (8001ab0 <MX_GPIO_Init+0xdc>)
 8001a74:	0019      	movs	r1, r3
 8001a76:	0010      	movs	r0, r2
 8001a78:	f000 fc26 	bl	80022c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001a7c:	0021      	movs	r1, r4
 8001a7e:	187b      	adds	r3, r7, r1
 8001a80:	2210      	movs	r2, #16
 8001a82:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a84:	187b      	adds	r3, r7, r1
 8001a86:	2201      	movs	r2, #1
 8001a88:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	187b      	adds	r3, r7, r1
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a90:	187b      	adds	r3, r7, r1
 8001a92:	2200      	movs	r2, #0
 8001a94:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001a96:	187b      	adds	r3, r7, r1
 8001a98:	4a05      	ldr	r2, [pc, #20]	@ (8001ab0 <MX_GPIO_Init+0xdc>)
 8001a9a:	0019      	movs	r1, r3
 8001a9c:	0010      	movs	r0, r2
 8001a9e:	f000 fc13 	bl	80022c8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001aa2:	46c0      	nop			@ (mov r8, r8)
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	b009      	add	sp, #36	@ 0x24
 8001aa8:	bd90      	pop	{r4, r7, pc}
 8001aaa:	46c0      	nop			@ (mov r8, r8)
 8001aac:	40021000 	.word	0x40021000
 8001ab0:	50000400 	.word	0x50000400
 8001ab4:	50000800 	.word	0x50000800
 8001ab8:	00004004 	.word	0x00004004

08001abc <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a0a      	ldr	r2, [pc, #40]	@ (8001af4 <HAL_UART_RxCpltCallback+0x38>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d10e      	bne.n	8001aec <HAL_UART_RxCpltCallback+0x30>
		{
		 HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001ace:	4b0a      	ldr	r3, [pc, #40]	@ (8001af8 <HAL_UART_RxCpltCallback+0x3c>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	2110      	movs	r1, #16
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	f000 fe64 	bl	80027a2 <HAL_GPIO_WritePin>
         HAL_UART_Receive_IT(&huart1, buffer, sizeof(buffer));
 8001ada:	4a08      	ldr	r2, [pc, #32]	@ (8001afc <HAL_UART_RxCpltCallback+0x40>)
 8001adc:	4908      	ldr	r1, [pc, #32]	@ (8001b00 <HAL_UART_RxCpltCallback+0x44>)
 8001ade:	4b09      	ldr	r3, [pc, #36]	@ (8001b04 <HAL_UART_RxCpltCallback+0x48>)
 8001ae0:	0018      	movs	r0, r3
 8001ae2:	f002 ff5b 	bl	800499c <HAL_UART_Receive_IT>
         flaga = 1;
 8001ae6:	4b08      	ldr	r3, [pc, #32]	@ (8001b08 <HAL_UART_RxCpltCallback+0x4c>)
 8001ae8:	2201      	movs	r2, #1
 8001aea:	601a      	str	r2, [r3, #0]
		}
}
 8001aec:	46c0      	nop			@ (mov r8, r8)
 8001aee:	46bd      	mov	sp, r7
 8001af0:	b002      	add	sp, #8
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	40013800 	.word	0x40013800
 8001af8:	50000400 	.word	0x50000400
 8001afc:	0000060c 	.word	0x0000060c
 8001b00:	20000b38 	.word	0x20000b38
 8001b04:	200011f0 	.word	0x200011f0
 8001b08:	20000b34 	.word	0x20000b34

08001b0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b10:	b672      	cpsid	i
}
 8001b12:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b14:	46c0      	nop			@ (mov r8, r8)
 8001b16:	e7fd      	b.n	8001b14 <Error_Handler+0x8>

08001b18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b1c:	4b07      	ldr	r3, [pc, #28]	@ (8001b3c <HAL_MspInit+0x24>)
 8001b1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b20:	4b06      	ldr	r3, [pc, #24]	@ (8001b3c <HAL_MspInit+0x24>)
 8001b22:	2101      	movs	r1, #1
 8001b24:	430a      	orrs	r2, r1
 8001b26:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b28:	4b04      	ldr	r3, [pc, #16]	@ (8001b3c <HAL_MspInit+0x24>)
 8001b2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001b2c:	4b03      	ldr	r3, [pc, #12]	@ (8001b3c <HAL_MspInit+0x24>)
 8001b2e:	2180      	movs	r1, #128	@ 0x80
 8001b30:	0549      	lsls	r1, r1, #21
 8001b32:	430a      	orrs	r2, r1
 8001b34:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b36:	46c0      	nop			@ (mov r8, r8)
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	40021000 	.word	0x40021000

08001b40 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b40:	b590      	push	{r4, r7, lr}
 8001b42:	b089      	sub	sp, #36	@ 0x24
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b48:	240c      	movs	r4, #12
 8001b4a:	193b      	adds	r3, r7, r4
 8001b4c:	0018      	movs	r0, r3
 8001b4e:	2314      	movs	r3, #20
 8001b50:	001a      	movs	r2, r3
 8001b52:	2100      	movs	r1, #0
 8001b54:	f004 fc48 	bl	80063e8 <memset>
  if(hi2c->Instance==I2C1)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a17      	ldr	r2, [pc, #92]	@ (8001bbc <HAL_I2C_MspInit+0x7c>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d128      	bne.n	8001bb4 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b62:	4b17      	ldr	r3, [pc, #92]	@ (8001bc0 <HAL_I2C_MspInit+0x80>)
 8001b64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b66:	4b16      	ldr	r3, [pc, #88]	@ (8001bc0 <HAL_I2C_MspInit+0x80>)
 8001b68:	2102      	movs	r1, #2
 8001b6a:	430a      	orrs	r2, r1
 8001b6c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001b6e:	4b14      	ldr	r3, [pc, #80]	@ (8001bc0 <HAL_I2C_MspInit+0x80>)
 8001b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b72:	2202      	movs	r2, #2
 8001b74:	4013      	ands	r3, r2
 8001b76:	60bb      	str	r3, [r7, #8]
 8001b78:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b7a:	0021      	movs	r1, r4
 8001b7c:	187b      	adds	r3, r7, r1
 8001b7e:	22c0      	movs	r2, #192	@ 0xc0
 8001b80:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b82:	187b      	adds	r3, r7, r1
 8001b84:	2212      	movs	r2, #18
 8001b86:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b88:	187b      	adds	r3, r7, r1
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b8e:	187b      	adds	r3, r7, r1
 8001b90:	2203      	movs	r2, #3
 8001b92:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8001b94:	187b      	adds	r3, r7, r1
 8001b96:	2201      	movs	r2, #1
 8001b98:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b9a:	187b      	adds	r3, r7, r1
 8001b9c:	4a09      	ldr	r2, [pc, #36]	@ (8001bc4 <HAL_I2C_MspInit+0x84>)
 8001b9e:	0019      	movs	r1, r3
 8001ba0:	0010      	movs	r0, r2
 8001ba2:	f000 fb91 	bl	80022c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ba6:	4b06      	ldr	r3, [pc, #24]	@ (8001bc0 <HAL_I2C_MspInit+0x80>)
 8001ba8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001baa:	4b05      	ldr	r3, [pc, #20]	@ (8001bc0 <HAL_I2C_MspInit+0x80>)
 8001bac:	2180      	movs	r1, #128	@ 0x80
 8001bae:	0389      	lsls	r1, r1, #14
 8001bb0:	430a      	orrs	r2, r1
 8001bb2:	639a      	str	r2, [r3, #56]	@ 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001bb4:	46c0      	nop			@ (mov r8, r8)
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	b009      	add	sp, #36	@ 0x24
 8001bba:	bd90      	pop	{r4, r7, pc}
 8001bbc:	40005400 	.word	0x40005400
 8001bc0:	40021000 	.word	0x40021000
 8001bc4:	50000400 	.word	0x50000400

08001bc8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001bc8:	b590      	push	{r4, r7, lr}
 8001bca:	b089      	sub	sp, #36	@ 0x24
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd0:	240c      	movs	r4, #12
 8001bd2:	193b      	adds	r3, r7, r4
 8001bd4:	0018      	movs	r0, r3
 8001bd6:	2314      	movs	r3, #20
 8001bd8:	001a      	movs	r2, r3
 8001bda:	2100      	movs	r1, #0
 8001bdc:	f004 fc04 	bl	80063e8 <memset>
  if(hspi->Instance==SPI1)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a18      	ldr	r2, [pc, #96]	@ (8001c48 <HAL_SPI_MspInit+0x80>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d129      	bne.n	8001c3e <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001bea:	4b18      	ldr	r3, [pc, #96]	@ (8001c4c <HAL_SPI_MspInit+0x84>)
 8001bec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bee:	4b17      	ldr	r3, [pc, #92]	@ (8001c4c <HAL_SPI_MspInit+0x84>)
 8001bf0:	2180      	movs	r1, #128	@ 0x80
 8001bf2:	0149      	lsls	r1, r1, #5
 8001bf4:	430a      	orrs	r2, r1
 8001bf6:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf8:	4b14      	ldr	r3, [pc, #80]	@ (8001c4c <HAL_SPI_MspInit+0x84>)
 8001bfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001bfc:	4b13      	ldr	r3, [pc, #76]	@ (8001c4c <HAL_SPI_MspInit+0x84>)
 8001bfe:	2101      	movs	r1, #1
 8001c00:	430a      	orrs	r2, r1
 8001c02:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001c04:	4b11      	ldr	r3, [pc, #68]	@ (8001c4c <HAL_SPI_MspInit+0x84>)
 8001c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c08:	2201      	movs	r2, #1
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	60bb      	str	r3, [r7, #8]
 8001c0e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001c10:	0021      	movs	r1, r4
 8001c12:	187b      	adds	r3, r7, r1
 8001c14:	22e0      	movs	r2, #224	@ 0xe0
 8001c16:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c18:	187b      	adds	r3, r7, r1
 8001c1a:	2202      	movs	r2, #2
 8001c1c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1e:	187b      	adds	r3, r7, r1
 8001c20:	2200      	movs	r2, #0
 8001c22:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c24:	187b      	adds	r3, r7, r1
 8001c26:	2203      	movs	r2, #3
 8001c28:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001c2a:	187b      	adds	r3, r7, r1
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c30:	187a      	adds	r2, r7, r1
 8001c32:	23a0      	movs	r3, #160	@ 0xa0
 8001c34:	05db      	lsls	r3, r3, #23
 8001c36:	0011      	movs	r1, r2
 8001c38:	0018      	movs	r0, r3
 8001c3a:	f000 fb45 	bl	80022c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001c3e:	46c0      	nop			@ (mov r8, r8)
 8001c40:	46bd      	mov	sp, r7
 8001c42:	b009      	add	sp, #36	@ 0x24
 8001c44:	bd90      	pop	{r4, r7, pc}
 8001c46:	46c0      	nop			@ (mov r8, r8)
 8001c48:	40013000 	.word	0x40013000
 8001c4c:	40021000 	.word	0x40021000

08001c50 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a09      	ldr	r2, [pc, #36]	@ (8001c84 <HAL_SPI_MspDeInit+0x34>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d10b      	bne.n	8001c7a <HAL_SPI_MspDeInit+0x2a>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8001c62:	4b09      	ldr	r3, [pc, #36]	@ (8001c88 <HAL_SPI_MspDeInit+0x38>)
 8001c64:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001c66:	4b08      	ldr	r3, [pc, #32]	@ (8001c88 <HAL_SPI_MspDeInit+0x38>)
 8001c68:	4908      	ldr	r1, [pc, #32]	@ (8001c8c <HAL_SPI_MspDeInit+0x3c>)
 8001c6a:	400a      	ands	r2, r1
 8001c6c:	635a      	str	r2, [r3, #52]	@ 0x34
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8001c6e:	23a0      	movs	r3, #160	@ 0xa0
 8001c70:	05db      	lsls	r3, r3, #23
 8001c72:	21e0      	movs	r1, #224	@ 0xe0
 8001c74:	0018      	movs	r0, r3
 8001c76:	f000 fc9d 	bl	80025b4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 8001c7a:	46c0      	nop			@ (mov r8, r8)
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	b002      	add	sp, #8
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	46c0      	nop			@ (mov r8, r8)
 8001c84:	40013000 	.word	0x40013000
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	ffffefff 	.word	0xffffefff

08001c90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c90:	b590      	push	{r4, r7, lr}
 8001c92:	b089      	sub	sp, #36	@ 0x24
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c98:	240c      	movs	r4, #12
 8001c9a:	193b      	adds	r3, r7, r4
 8001c9c:	0018      	movs	r0, r3
 8001c9e:	2314      	movs	r3, #20
 8001ca0:	001a      	movs	r2, r3
 8001ca2:	2100      	movs	r1, #0
 8001ca4:	f004 fba0 	bl	80063e8 <memset>
  if(huart->Instance==USART1)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a1c      	ldr	r2, [pc, #112]	@ (8001d20 <HAL_UART_MspInit+0x90>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d132      	bne.n	8001d18 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001cb2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d24 <HAL_UART_MspInit+0x94>)
 8001cb4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001cb6:	4b1b      	ldr	r3, [pc, #108]	@ (8001d24 <HAL_UART_MspInit+0x94>)
 8001cb8:	2180      	movs	r1, #128	@ 0x80
 8001cba:	01c9      	lsls	r1, r1, #7
 8001cbc:	430a      	orrs	r2, r1
 8001cbe:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cc0:	4b18      	ldr	r3, [pc, #96]	@ (8001d24 <HAL_UART_MspInit+0x94>)
 8001cc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001cc4:	4b17      	ldr	r3, [pc, #92]	@ (8001d24 <HAL_UART_MspInit+0x94>)
 8001cc6:	2101      	movs	r1, #1
 8001cc8:	430a      	orrs	r2, r1
 8001cca:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001ccc:	4b15      	ldr	r3, [pc, #84]	@ (8001d24 <HAL_UART_MspInit+0x94>)
 8001cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	60bb      	str	r3, [r7, #8]
 8001cd6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001cd8:	193b      	adds	r3, r7, r4
 8001cda:	22c0      	movs	r2, #192	@ 0xc0
 8001cdc:	00d2      	lsls	r2, r2, #3
 8001cde:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce0:	0021      	movs	r1, r4
 8001ce2:	187b      	adds	r3, r7, r1
 8001ce4:	2202      	movs	r2, #2
 8001ce6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce8:	187b      	adds	r3, r7, r1
 8001cea:	2200      	movs	r2, #0
 8001cec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cee:	187b      	adds	r3, r7, r1
 8001cf0:	2203      	movs	r2, #3
 8001cf2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001cf4:	187b      	adds	r3, r7, r1
 8001cf6:	2204      	movs	r2, #4
 8001cf8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cfa:	187a      	adds	r2, r7, r1
 8001cfc:	23a0      	movs	r3, #160	@ 0xa0
 8001cfe:	05db      	lsls	r3, r3, #23
 8001d00:	0011      	movs	r1, r2
 8001d02:	0018      	movs	r0, r3
 8001d04:	f000 fae0 	bl	80022c8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001d08:	2200      	movs	r2, #0
 8001d0a:	2100      	movs	r1, #0
 8001d0c:	201b      	movs	r0, #27
 8001d0e:	f000 fa21 	bl	8002154 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001d12:	201b      	movs	r0, #27
 8001d14:	f000 fa33 	bl	800217e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001d18:	46c0      	nop			@ (mov r8, r8)
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	b009      	add	sp, #36	@ 0x24
 8001d1e:	bd90      	pop	{r4, r7, pc}
 8001d20:	40013800 	.word	0x40013800
 8001d24:	40021000 	.word	0x40021000

08001d28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d2c:	46c0      	nop			@ (mov r8, r8)
 8001d2e:	e7fd      	b.n	8001d2c <NMI_Handler+0x4>

08001d30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d34:	46c0      	nop			@ (mov r8, r8)
 8001d36:	e7fd      	b.n	8001d34 <HardFault_Handler+0x4>

08001d38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001d3c:	46c0      	nop			@ (mov r8, r8)
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}

08001d42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d42:	b580      	push	{r7, lr}
 8001d44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d46:	46c0      	nop			@ (mov r8, r8)
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d50:	f000 f914 	bl	8001f7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d54:	46c0      	nop			@ (mov r8, r8)
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
	...

08001d5c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001d60:	4b03      	ldr	r3, [pc, #12]	@ (8001d70 <USART1_IRQHandler+0x14>)
 8001d62:	0018      	movs	r0, r3
 8001d64:	f002 fe78 	bl	8004a58 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001d68:	46c0      	nop			@ (mov r8, r8)
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	46c0      	nop			@ (mov r8, r8)
 8001d70:	200011f0 	.word	0x200011f0

08001d74 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b086      	sub	sp, #24
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	60b9      	str	r1, [r7, #8]
 8001d7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d80:	2300      	movs	r3, #0
 8001d82:	617b      	str	r3, [r7, #20]
 8001d84:	e00a      	b.n	8001d9c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d86:	e000      	b.n	8001d8a <_read+0x16>
 8001d88:	bf00      	nop
 8001d8a:	0001      	movs	r1, r0
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	1c5a      	adds	r2, r3, #1
 8001d90:	60ba      	str	r2, [r7, #8]
 8001d92:	b2ca      	uxtb	r2, r1
 8001d94:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	3301      	adds	r3, #1
 8001d9a:	617b      	str	r3, [r7, #20]
 8001d9c:	697a      	ldr	r2, [r7, #20]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	dbf0      	blt.n	8001d86 <_read+0x12>
  }

  return len;
 8001da4:	687b      	ldr	r3, [r7, #4]
}
 8001da6:	0018      	movs	r0, r3
 8001da8:	46bd      	mov	sp, r7
 8001daa:	b006      	add	sp, #24
 8001dac:	bd80      	pop	{r7, pc}

08001dae <_close>:
  }
  return len;
}

int _close(int file)
{
 8001dae:	b580      	push	{r7, lr}
 8001db0:	b082      	sub	sp, #8
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001db6:	2301      	movs	r3, #1
 8001db8:	425b      	negs	r3, r3
}
 8001dba:	0018      	movs	r0, r3
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	b002      	add	sp, #8
 8001dc0:	bd80      	pop	{r7, pc}

08001dc2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001dc2:	b580      	push	{r7, lr}
 8001dc4:	b082      	sub	sp, #8
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]
 8001dca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	2280      	movs	r2, #128	@ 0x80
 8001dd0:	0192      	lsls	r2, r2, #6
 8001dd2:	605a      	str	r2, [r3, #4]
  return 0;
 8001dd4:	2300      	movs	r3, #0
}
 8001dd6:	0018      	movs	r0, r3
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	b002      	add	sp, #8
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <_isatty>:

int _isatty(int file)
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b082      	sub	sp, #8
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001de6:	2301      	movs	r3, #1
}
 8001de8:	0018      	movs	r0, r3
 8001dea:	46bd      	mov	sp, r7
 8001dec:	b002      	add	sp, #8
 8001dee:	bd80      	pop	{r7, pc}

08001df0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	60f8      	str	r0, [r7, #12]
 8001df8:	60b9      	str	r1, [r7, #8]
 8001dfa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001dfc:	2300      	movs	r3, #0
}
 8001dfe:	0018      	movs	r0, r3
 8001e00:	46bd      	mov	sp, r7
 8001e02:	b004      	add	sp, #16
 8001e04:	bd80      	pop	{r7, pc}
	...

08001e08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b086      	sub	sp, #24
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e10:	4a14      	ldr	r2, [pc, #80]	@ (8001e64 <_sbrk+0x5c>)
 8001e12:	4b15      	ldr	r3, [pc, #84]	@ (8001e68 <_sbrk+0x60>)
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e1c:	4b13      	ldr	r3, [pc, #76]	@ (8001e6c <_sbrk+0x64>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d102      	bne.n	8001e2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e24:	4b11      	ldr	r3, [pc, #68]	@ (8001e6c <_sbrk+0x64>)
 8001e26:	4a12      	ldr	r2, [pc, #72]	@ (8001e70 <_sbrk+0x68>)
 8001e28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e2a:	4b10      	ldr	r3, [pc, #64]	@ (8001e6c <_sbrk+0x64>)
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	18d3      	adds	r3, r2, r3
 8001e32:	693a      	ldr	r2, [r7, #16]
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d207      	bcs.n	8001e48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e38:	f004 fb2c 	bl	8006494 <__errno>
 8001e3c:	0003      	movs	r3, r0
 8001e3e:	220c      	movs	r2, #12
 8001e40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e42:	2301      	movs	r3, #1
 8001e44:	425b      	negs	r3, r3
 8001e46:	e009      	b.n	8001e5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e48:	4b08      	ldr	r3, [pc, #32]	@ (8001e6c <_sbrk+0x64>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e4e:	4b07      	ldr	r3, [pc, #28]	@ (8001e6c <_sbrk+0x64>)
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	18d2      	adds	r2, r2, r3
 8001e56:	4b05      	ldr	r3, [pc, #20]	@ (8001e6c <_sbrk+0x64>)
 8001e58:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
}
 8001e5c:	0018      	movs	r0, r3
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	b006      	add	sp, #24
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	20002000 	.word	0x20002000
 8001e68:	00000400 	.word	0x00000400
 8001e6c:	20001278 	.word	0x20001278
 8001e70:	200013d0 	.word	0x200013d0

08001e74 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e78:	46c0      	nop			@ (mov r8, r8)
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
	...

08001e80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8001e80:	480d      	ldr	r0, [pc, #52]	@ (8001eb8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e82:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001e84:	f7ff fff6 	bl	8001e74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e88:	480c      	ldr	r0, [pc, #48]	@ (8001ebc <LoopForever+0x6>)
  ldr r1, =_edata
 8001e8a:	490d      	ldr	r1, [pc, #52]	@ (8001ec0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e8c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ec4 <LoopForever+0xe>)
  movs r3, #0
 8001e8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e90:	e002      	b.n	8001e98 <LoopCopyDataInit>

08001e92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e96:	3304      	adds	r3, #4

08001e98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e9c:	d3f9      	bcc.n	8001e92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e9e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ec8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ea0:	4c0a      	ldr	r4, [pc, #40]	@ (8001ecc <LoopForever+0x16>)
  movs r3, #0
 8001ea2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ea4:	e001      	b.n	8001eaa <LoopFillZerobss>

08001ea6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ea6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ea8:	3204      	adds	r2, #4

08001eaa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eaa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001eac:	d3fb      	bcc.n	8001ea6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001eae:	f004 faf7 	bl	80064a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001eb2:	f7ff fb4d 	bl	8001550 <main>

08001eb6 <LoopForever>:

LoopForever:
    b LoopForever
 8001eb6:	e7fe      	b.n	8001eb6 <LoopForever>
  ldr   r0, =_estack
 8001eb8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001ebc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ec0:	200006b0 	.word	0x200006b0
  ldr r2, =_sidata
 8001ec4:	08008a64 	.word	0x08008a64
  ldr r2, =_sbss
 8001ec8:	200006b0 	.word	0x200006b0
  ldr r4, =_ebss
 8001ecc:	200013cc 	.word	0x200013cc

08001ed0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ed0:	e7fe      	b.n	8001ed0 <ADC1_COMP_IRQHandler>
	...

08001ed4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001eda:	1dfb      	adds	r3, r7, #7
 8001edc:	2200      	movs	r2, #0
 8001ede:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8001f10 <HAL_Init+0x3c>)
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	4b0a      	ldr	r3, [pc, #40]	@ (8001f10 <HAL_Init+0x3c>)
 8001ee6:	2140      	movs	r1, #64	@ 0x40
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001eec:	2000      	movs	r0, #0
 8001eee:	f000 f811 	bl	8001f14 <HAL_InitTick>
 8001ef2:	1e03      	subs	r3, r0, #0
 8001ef4:	d003      	beq.n	8001efe <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001ef6:	1dfb      	adds	r3, r7, #7
 8001ef8:	2201      	movs	r2, #1
 8001efa:	701a      	strb	r2, [r3, #0]
 8001efc:	e001      	b.n	8001f02 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001efe:	f7ff fe0b 	bl	8001b18 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f02:	1dfb      	adds	r3, r7, #7
 8001f04:	781b      	ldrb	r3, [r3, #0]
}
 8001f06:	0018      	movs	r0, r3
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	b002      	add	sp, #8
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	46c0      	nop			@ (mov r8, r8)
 8001f10:	40022000 	.word	0x40022000

08001f14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f14:	b590      	push	{r4, r7, lr}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f1c:	4b14      	ldr	r3, [pc, #80]	@ (8001f70 <HAL_InitTick+0x5c>)
 8001f1e:	681c      	ldr	r4, [r3, #0]
 8001f20:	4b14      	ldr	r3, [pc, #80]	@ (8001f74 <HAL_InitTick+0x60>)
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	0019      	movs	r1, r3
 8001f26:	23fa      	movs	r3, #250	@ 0xfa
 8001f28:	0098      	lsls	r0, r3, #2
 8001f2a:	f7fe f8f7 	bl	800011c <__udivsi3>
 8001f2e:	0003      	movs	r3, r0
 8001f30:	0019      	movs	r1, r3
 8001f32:	0020      	movs	r0, r4
 8001f34:	f7fe f8f2 	bl	800011c <__udivsi3>
 8001f38:	0003      	movs	r3, r0
 8001f3a:	0018      	movs	r0, r3
 8001f3c:	f000 f92f 	bl	800219e <HAL_SYSTICK_Config>
 8001f40:	1e03      	subs	r3, r0, #0
 8001f42:	d001      	beq.n	8001f48 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	e00f      	b.n	8001f68 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2b03      	cmp	r3, #3
 8001f4c:	d80b      	bhi.n	8001f66 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f4e:	6879      	ldr	r1, [r7, #4]
 8001f50:	2301      	movs	r3, #1
 8001f52:	425b      	negs	r3, r3
 8001f54:	2200      	movs	r2, #0
 8001f56:	0018      	movs	r0, r3
 8001f58:	f000 f8fc 	bl	8002154 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f5c:	4b06      	ldr	r3, [pc, #24]	@ (8001f78 <HAL_InitTick+0x64>)
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f62:	2300      	movs	r3, #0
 8001f64:	e000      	b.n	8001f68 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
}
 8001f68:	0018      	movs	r0, r3
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	b003      	add	sp, #12
 8001f6e:	bd90      	pop	{r4, r7, pc}
 8001f70:	20000648 	.word	0x20000648
 8001f74:	20000650 	.word	0x20000650
 8001f78:	2000064c 	.word	0x2000064c

08001f7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f80:	4b05      	ldr	r3, [pc, #20]	@ (8001f98 <HAL_IncTick+0x1c>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	001a      	movs	r2, r3
 8001f86:	4b05      	ldr	r3, [pc, #20]	@ (8001f9c <HAL_IncTick+0x20>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	18d2      	adds	r2, r2, r3
 8001f8c:	4b03      	ldr	r3, [pc, #12]	@ (8001f9c <HAL_IncTick+0x20>)
 8001f8e:	601a      	str	r2, [r3, #0]
}
 8001f90:	46c0      	nop			@ (mov r8, r8)
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	46c0      	nop			@ (mov r8, r8)
 8001f98:	20000650 	.word	0x20000650
 8001f9c:	2000127c 	.word	0x2000127c

08001fa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
  return uwTick;
 8001fa4:	4b02      	ldr	r3, [pc, #8]	@ (8001fb0 <HAL_GetTick+0x10>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
}
 8001fa8:	0018      	movs	r0, r3
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	46c0      	nop			@ (mov r8, r8)
 8001fb0:	2000127c 	.word	0x2000127c

08001fb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fbc:	f7ff fff0 	bl	8001fa0 <HAL_GetTick>
 8001fc0:	0003      	movs	r3, r0
 8001fc2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	3301      	adds	r3, #1
 8001fcc:	d005      	beq.n	8001fda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fce:	4b0a      	ldr	r3, [pc, #40]	@ (8001ff8 <HAL_Delay+0x44>)
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	001a      	movs	r2, r3
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	189b      	adds	r3, r3, r2
 8001fd8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001fda:	46c0      	nop			@ (mov r8, r8)
 8001fdc:	f7ff ffe0 	bl	8001fa0 <HAL_GetTick>
 8001fe0:	0002      	movs	r2, r0
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	68fa      	ldr	r2, [r7, #12]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d8f7      	bhi.n	8001fdc <HAL_Delay+0x28>
  {
  }
}
 8001fec:	46c0      	nop			@ (mov r8, r8)
 8001fee:	46c0      	nop			@ (mov r8, r8)
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	b004      	add	sp, #16
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	46c0      	nop			@ (mov r8, r8)
 8001ff8:	20000650 	.word	0x20000650

08001ffc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	0002      	movs	r2, r0
 8002004:	1dfb      	adds	r3, r7, #7
 8002006:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002008:	1dfb      	adds	r3, r7, #7
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	2b7f      	cmp	r3, #127	@ 0x7f
 800200e:	d809      	bhi.n	8002024 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002010:	1dfb      	adds	r3, r7, #7
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	001a      	movs	r2, r3
 8002016:	231f      	movs	r3, #31
 8002018:	401a      	ands	r2, r3
 800201a:	4b04      	ldr	r3, [pc, #16]	@ (800202c <__NVIC_EnableIRQ+0x30>)
 800201c:	2101      	movs	r1, #1
 800201e:	4091      	lsls	r1, r2
 8002020:	000a      	movs	r2, r1
 8002022:	601a      	str	r2, [r3, #0]
  }
}
 8002024:	46c0      	nop			@ (mov r8, r8)
 8002026:	46bd      	mov	sp, r7
 8002028:	b002      	add	sp, #8
 800202a:	bd80      	pop	{r7, pc}
 800202c:	e000e100 	.word	0xe000e100

08002030 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002030:	b590      	push	{r4, r7, lr}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	0002      	movs	r2, r0
 8002038:	6039      	str	r1, [r7, #0]
 800203a:	1dfb      	adds	r3, r7, #7
 800203c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800203e:	1dfb      	adds	r3, r7, #7
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	2b7f      	cmp	r3, #127	@ 0x7f
 8002044:	d828      	bhi.n	8002098 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002046:	4a2f      	ldr	r2, [pc, #188]	@ (8002104 <__NVIC_SetPriority+0xd4>)
 8002048:	1dfb      	adds	r3, r7, #7
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	b25b      	sxtb	r3, r3
 800204e:	089b      	lsrs	r3, r3, #2
 8002050:	33c0      	adds	r3, #192	@ 0xc0
 8002052:	009b      	lsls	r3, r3, #2
 8002054:	589b      	ldr	r3, [r3, r2]
 8002056:	1dfa      	adds	r2, r7, #7
 8002058:	7812      	ldrb	r2, [r2, #0]
 800205a:	0011      	movs	r1, r2
 800205c:	2203      	movs	r2, #3
 800205e:	400a      	ands	r2, r1
 8002060:	00d2      	lsls	r2, r2, #3
 8002062:	21ff      	movs	r1, #255	@ 0xff
 8002064:	4091      	lsls	r1, r2
 8002066:	000a      	movs	r2, r1
 8002068:	43d2      	mvns	r2, r2
 800206a:	401a      	ands	r2, r3
 800206c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	019b      	lsls	r3, r3, #6
 8002072:	22ff      	movs	r2, #255	@ 0xff
 8002074:	401a      	ands	r2, r3
 8002076:	1dfb      	adds	r3, r7, #7
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	0018      	movs	r0, r3
 800207c:	2303      	movs	r3, #3
 800207e:	4003      	ands	r3, r0
 8002080:	00db      	lsls	r3, r3, #3
 8002082:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002084:	481f      	ldr	r0, [pc, #124]	@ (8002104 <__NVIC_SetPriority+0xd4>)
 8002086:	1dfb      	adds	r3, r7, #7
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	b25b      	sxtb	r3, r3
 800208c:	089b      	lsrs	r3, r3, #2
 800208e:	430a      	orrs	r2, r1
 8002090:	33c0      	adds	r3, #192	@ 0xc0
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002096:	e031      	b.n	80020fc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002098:	4a1b      	ldr	r2, [pc, #108]	@ (8002108 <__NVIC_SetPriority+0xd8>)
 800209a:	1dfb      	adds	r3, r7, #7
 800209c:	781b      	ldrb	r3, [r3, #0]
 800209e:	0019      	movs	r1, r3
 80020a0:	230f      	movs	r3, #15
 80020a2:	400b      	ands	r3, r1
 80020a4:	3b08      	subs	r3, #8
 80020a6:	089b      	lsrs	r3, r3, #2
 80020a8:	3306      	adds	r3, #6
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	18d3      	adds	r3, r2, r3
 80020ae:	3304      	adds	r3, #4
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	1dfa      	adds	r2, r7, #7
 80020b4:	7812      	ldrb	r2, [r2, #0]
 80020b6:	0011      	movs	r1, r2
 80020b8:	2203      	movs	r2, #3
 80020ba:	400a      	ands	r2, r1
 80020bc:	00d2      	lsls	r2, r2, #3
 80020be:	21ff      	movs	r1, #255	@ 0xff
 80020c0:	4091      	lsls	r1, r2
 80020c2:	000a      	movs	r2, r1
 80020c4:	43d2      	mvns	r2, r2
 80020c6:	401a      	ands	r2, r3
 80020c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	019b      	lsls	r3, r3, #6
 80020ce:	22ff      	movs	r2, #255	@ 0xff
 80020d0:	401a      	ands	r2, r3
 80020d2:	1dfb      	adds	r3, r7, #7
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	0018      	movs	r0, r3
 80020d8:	2303      	movs	r3, #3
 80020da:	4003      	ands	r3, r0
 80020dc:	00db      	lsls	r3, r3, #3
 80020de:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020e0:	4809      	ldr	r0, [pc, #36]	@ (8002108 <__NVIC_SetPriority+0xd8>)
 80020e2:	1dfb      	adds	r3, r7, #7
 80020e4:	781b      	ldrb	r3, [r3, #0]
 80020e6:	001c      	movs	r4, r3
 80020e8:	230f      	movs	r3, #15
 80020ea:	4023      	ands	r3, r4
 80020ec:	3b08      	subs	r3, #8
 80020ee:	089b      	lsrs	r3, r3, #2
 80020f0:	430a      	orrs	r2, r1
 80020f2:	3306      	adds	r3, #6
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	18c3      	adds	r3, r0, r3
 80020f8:	3304      	adds	r3, #4
 80020fa:	601a      	str	r2, [r3, #0]
}
 80020fc:	46c0      	nop			@ (mov r8, r8)
 80020fe:	46bd      	mov	sp, r7
 8002100:	b003      	add	sp, #12
 8002102:	bd90      	pop	{r4, r7, pc}
 8002104:	e000e100 	.word	0xe000e100
 8002108:	e000ed00 	.word	0xe000ed00

0800210c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	1e5a      	subs	r2, r3, #1
 8002118:	2380      	movs	r3, #128	@ 0x80
 800211a:	045b      	lsls	r3, r3, #17
 800211c:	429a      	cmp	r2, r3
 800211e:	d301      	bcc.n	8002124 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002120:	2301      	movs	r3, #1
 8002122:	e010      	b.n	8002146 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002124:	4b0a      	ldr	r3, [pc, #40]	@ (8002150 <SysTick_Config+0x44>)
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	3a01      	subs	r2, #1
 800212a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800212c:	2301      	movs	r3, #1
 800212e:	425b      	negs	r3, r3
 8002130:	2103      	movs	r1, #3
 8002132:	0018      	movs	r0, r3
 8002134:	f7ff ff7c 	bl	8002030 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002138:	4b05      	ldr	r3, [pc, #20]	@ (8002150 <SysTick_Config+0x44>)
 800213a:	2200      	movs	r2, #0
 800213c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800213e:	4b04      	ldr	r3, [pc, #16]	@ (8002150 <SysTick_Config+0x44>)
 8002140:	2207      	movs	r2, #7
 8002142:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002144:	2300      	movs	r3, #0
}
 8002146:	0018      	movs	r0, r3
 8002148:	46bd      	mov	sp, r7
 800214a:	b002      	add	sp, #8
 800214c:	bd80      	pop	{r7, pc}
 800214e:	46c0      	nop			@ (mov r8, r8)
 8002150:	e000e010 	.word	0xe000e010

08002154 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af00      	add	r7, sp, #0
 800215a:	60b9      	str	r1, [r7, #8]
 800215c:	607a      	str	r2, [r7, #4]
 800215e:	210f      	movs	r1, #15
 8002160:	187b      	adds	r3, r7, r1
 8002162:	1c02      	adds	r2, r0, #0
 8002164:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002166:	68ba      	ldr	r2, [r7, #8]
 8002168:	187b      	adds	r3, r7, r1
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	b25b      	sxtb	r3, r3
 800216e:	0011      	movs	r1, r2
 8002170:	0018      	movs	r0, r3
 8002172:	f7ff ff5d 	bl	8002030 <__NVIC_SetPriority>
}
 8002176:	46c0      	nop			@ (mov r8, r8)
 8002178:	46bd      	mov	sp, r7
 800217a:	b004      	add	sp, #16
 800217c:	bd80      	pop	{r7, pc}

0800217e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	b082      	sub	sp, #8
 8002182:	af00      	add	r7, sp, #0
 8002184:	0002      	movs	r2, r0
 8002186:	1dfb      	adds	r3, r7, #7
 8002188:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800218a:	1dfb      	adds	r3, r7, #7
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	b25b      	sxtb	r3, r3
 8002190:	0018      	movs	r0, r3
 8002192:	f7ff ff33 	bl	8001ffc <__NVIC_EnableIRQ>
}
 8002196:	46c0      	nop			@ (mov r8, r8)
 8002198:	46bd      	mov	sp, r7
 800219a:	b002      	add	sp, #8
 800219c:	bd80      	pop	{r7, pc}

0800219e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800219e:	b580      	push	{r7, lr}
 80021a0:	b082      	sub	sp, #8
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	0018      	movs	r0, r3
 80021aa:	f7ff ffaf 	bl	800210c <SysTick_Config>
 80021ae:	0003      	movs	r3, r0
}
 80021b0:	0018      	movs	r0, r3
 80021b2:	46bd      	mov	sp, r7
 80021b4:	b002      	add	sp, #8
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021c0:	230f      	movs	r3, #15
 80021c2:	18fb      	adds	r3, r7, r3
 80021c4:	2200      	movs	r2, #0
 80021c6:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2225      	movs	r2, #37	@ 0x25
 80021cc:	5c9b      	ldrb	r3, [r3, r2]
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	2b02      	cmp	r3, #2
 80021d2:	d008      	beq.n	80021e6 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2204      	movs	r2, #4
 80021d8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2224      	movs	r2, #36	@ 0x24
 80021de:	2100      	movs	r1, #0
 80021e0:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e024      	b.n	8002230 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	210e      	movs	r1, #14
 80021f2:	438a      	bics	r2, r1
 80021f4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2101      	movs	r1, #1
 8002202:	438a      	bics	r2, r1
 8002204:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800220a:	221c      	movs	r2, #28
 800220c:	401a      	ands	r2, r3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002212:	2101      	movs	r1, #1
 8002214:	4091      	lsls	r1, r2
 8002216:	000a      	movs	r2, r1
 8002218:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2225      	movs	r2, #37	@ 0x25
 800221e:	2101      	movs	r1, #1
 8002220:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2224      	movs	r2, #36	@ 0x24
 8002226:	2100      	movs	r1, #0
 8002228:	5499      	strb	r1, [r3, r2]

    return status;
 800222a:	230f      	movs	r3, #15
 800222c:	18fb      	adds	r3, r7, r3
 800222e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8002230:	0018      	movs	r0, r3
 8002232:	46bd      	mov	sp, r7
 8002234:	b004      	add	sp, #16
 8002236:	bd80      	pop	{r7, pc}

08002238 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002240:	210f      	movs	r1, #15
 8002242:	187b      	adds	r3, r7, r1
 8002244:	2200      	movs	r2, #0
 8002246:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2225      	movs	r2, #37	@ 0x25
 800224c:	5c9b      	ldrb	r3, [r3, r2]
 800224e:	b2db      	uxtb	r3, r3
 8002250:	2b02      	cmp	r3, #2
 8002252:	d006      	beq.n	8002262 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2204      	movs	r2, #4
 8002258:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800225a:	187b      	adds	r3, r7, r1
 800225c:	2201      	movs	r2, #1
 800225e:	701a      	strb	r2, [r3, #0]
 8002260:	e02a      	b.n	80022b8 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	210e      	movs	r1, #14
 800226e:	438a      	bics	r2, r1
 8002270:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2101      	movs	r1, #1
 800227e:	438a      	bics	r2, r1
 8002280:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002286:	221c      	movs	r2, #28
 8002288:	401a      	ands	r2, r3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228e:	2101      	movs	r1, #1
 8002290:	4091      	lsls	r1, r2
 8002292:	000a      	movs	r2, r1
 8002294:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2225      	movs	r2, #37	@ 0x25
 800229a:	2101      	movs	r1, #1
 800229c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2224      	movs	r2, #36	@ 0x24
 80022a2:	2100      	movs	r1, #0
 80022a4:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d004      	beq.n	80022b8 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	0010      	movs	r0, r2
 80022b6:	4798      	blx	r3
    }
  }
  return status;
 80022b8:	230f      	movs	r3, #15
 80022ba:	18fb      	adds	r3, r7, r3
 80022bc:	781b      	ldrb	r3, [r3, #0]
}
 80022be:	0018      	movs	r0, r3
 80022c0:	46bd      	mov	sp, r7
 80022c2:	b004      	add	sp, #16
 80022c4:	bd80      	pop	{r7, pc}
	...

080022c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80022d2:	2300      	movs	r3, #0
 80022d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022d6:	2300      	movs	r3, #0
 80022d8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80022da:	2300      	movs	r3, #0
 80022dc:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80022de:	e14f      	b.n	8002580 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2101      	movs	r1, #1
 80022e6:	697a      	ldr	r2, [r7, #20]
 80022e8:	4091      	lsls	r1, r2
 80022ea:	000a      	movs	r2, r1
 80022ec:	4013      	ands	r3, r2
 80022ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d100      	bne.n	80022f8 <HAL_GPIO_Init+0x30>
 80022f6:	e140      	b.n	800257a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	2203      	movs	r2, #3
 80022fe:	4013      	ands	r3, r2
 8002300:	2b01      	cmp	r3, #1
 8002302:	d005      	beq.n	8002310 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	2203      	movs	r2, #3
 800230a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800230c:	2b02      	cmp	r3, #2
 800230e:	d130      	bne.n	8002372 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	005b      	lsls	r3, r3, #1
 800231a:	2203      	movs	r2, #3
 800231c:	409a      	lsls	r2, r3
 800231e:	0013      	movs	r3, r2
 8002320:	43da      	mvns	r2, r3
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	4013      	ands	r3, r2
 8002326:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	68da      	ldr	r2, [r3, #12]
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	005b      	lsls	r3, r3, #1
 8002330:	409a      	lsls	r2, r3
 8002332:	0013      	movs	r3, r2
 8002334:	693a      	ldr	r2, [r7, #16]
 8002336:	4313      	orrs	r3, r2
 8002338:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	693a      	ldr	r2, [r7, #16]
 800233e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002346:	2201      	movs	r2, #1
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	409a      	lsls	r2, r3
 800234c:	0013      	movs	r3, r2
 800234e:	43da      	mvns	r2, r3
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	4013      	ands	r3, r2
 8002354:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	091b      	lsrs	r3, r3, #4
 800235c:	2201      	movs	r2, #1
 800235e:	401a      	ands	r2, r3
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	409a      	lsls	r2, r3
 8002364:	0013      	movs	r3, r2
 8002366:	693a      	ldr	r2, [r7, #16]
 8002368:	4313      	orrs	r3, r2
 800236a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	693a      	ldr	r2, [r7, #16]
 8002370:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	2203      	movs	r2, #3
 8002378:	4013      	ands	r3, r2
 800237a:	2b03      	cmp	r3, #3
 800237c:	d017      	beq.n	80023ae <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	68db      	ldr	r3, [r3, #12]
 8002382:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	005b      	lsls	r3, r3, #1
 8002388:	2203      	movs	r2, #3
 800238a:	409a      	lsls	r2, r3
 800238c:	0013      	movs	r3, r2
 800238e:	43da      	mvns	r2, r3
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	4013      	ands	r3, r2
 8002394:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	689a      	ldr	r2, [r3, #8]
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	005b      	lsls	r3, r3, #1
 800239e:	409a      	lsls	r2, r3
 80023a0:	0013      	movs	r3, r2
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	693a      	ldr	r2, [r7, #16]
 80023ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	2203      	movs	r2, #3
 80023b4:	4013      	ands	r3, r2
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d123      	bne.n	8002402 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	08da      	lsrs	r2, r3, #3
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	3208      	adds	r2, #8
 80023c2:	0092      	lsls	r2, r2, #2
 80023c4:	58d3      	ldr	r3, [r2, r3]
 80023c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	2207      	movs	r2, #7
 80023cc:	4013      	ands	r3, r2
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	220f      	movs	r2, #15
 80023d2:	409a      	lsls	r2, r3
 80023d4:	0013      	movs	r3, r2
 80023d6:	43da      	mvns	r2, r3
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	4013      	ands	r3, r2
 80023dc:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	691a      	ldr	r2, [r3, #16]
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	2107      	movs	r1, #7
 80023e6:	400b      	ands	r3, r1
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	409a      	lsls	r2, r3
 80023ec:	0013      	movs	r3, r2
 80023ee:	693a      	ldr	r2, [r7, #16]
 80023f0:	4313      	orrs	r3, r2
 80023f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	08da      	lsrs	r2, r3, #3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	3208      	adds	r2, #8
 80023fc:	0092      	lsls	r2, r2, #2
 80023fe:	6939      	ldr	r1, [r7, #16]
 8002400:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	005b      	lsls	r3, r3, #1
 800240c:	2203      	movs	r2, #3
 800240e:	409a      	lsls	r2, r3
 8002410:	0013      	movs	r3, r2
 8002412:	43da      	mvns	r2, r3
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	4013      	ands	r3, r2
 8002418:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	2203      	movs	r2, #3
 8002420:	401a      	ands	r2, r3
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	005b      	lsls	r3, r3, #1
 8002426:	409a      	lsls	r2, r3
 8002428:	0013      	movs	r3, r2
 800242a:	693a      	ldr	r2, [r7, #16]
 800242c:	4313      	orrs	r3, r2
 800242e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	693a      	ldr	r2, [r7, #16]
 8002434:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	685a      	ldr	r2, [r3, #4]
 800243a:	23c0      	movs	r3, #192	@ 0xc0
 800243c:	029b      	lsls	r3, r3, #10
 800243e:	4013      	ands	r3, r2
 8002440:	d100      	bne.n	8002444 <HAL_GPIO_Init+0x17c>
 8002442:	e09a      	b.n	800257a <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002444:	4b54      	ldr	r3, [pc, #336]	@ (8002598 <HAL_GPIO_Init+0x2d0>)
 8002446:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002448:	4b53      	ldr	r3, [pc, #332]	@ (8002598 <HAL_GPIO_Init+0x2d0>)
 800244a:	2101      	movs	r1, #1
 800244c:	430a      	orrs	r2, r1
 800244e:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8002450:	4a52      	ldr	r2, [pc, #328]	@ (800259c <HAL_GPIO_Init+0x2d4>)
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	089b      	lsrs	r3, r3, #2
 8002456:	3302      	adds	r3, #2
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	589b      	ldr	r3, [r3, r2]
 800245c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	2203      	movs	r2, #3
 8002462:	4013      	ands	r3, r2
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	220f      	movs	r2, #15
 8002468:	409a      	lsls	r2, r3
 800246a:	0013      	movs	r3, r2
 800246c:	43da      	mvns	r2, r3
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	4013      	ands	r3, r2
 8002472:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	23a0      	movs	r3, #160	@ 0xa0
 8002478:	05db      	lsls	r3, r3, #23
 800247a:	429a      	cmp	r2, r3
 800247c:	d019      	beq.n	80024b2 <HAL_GPIO_Init+0x1ea>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a47      	ldr	r2, [pc, #284]	@ (80025a0 <HAL_GPIO_Init+0x2d8>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d013      	beq.n	80024ae <HAL_GPIO_Init+0x1e6>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4a46      	ldr	r2, [pc, #280]	@ (80025a4 <HAL_GPIO_Init+0x2dc>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d00d      	beq.n	80024aa <HAL_GPIO_Init+0x1e2>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a45      	ldr	r2, [pc, #276]	@ (80025a8 <HAL_GPIO_Init+0x2e0>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d007      	beq.n	80024a6 <HAL_GPIO_Init+0x1de>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a44      	ldr	r2, [pc, #272]	@ (80025ac <HAL_GPIO_Init+0x2e4>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d101      	bne.n	80024a2 <HAL_GPIO_Init+0x1da>
 800249e:	2305      	movs	r3, #5
 80024a0:	e008      	b.n	80024b4 <HAL_GPIO_Init+0x1ec>
 80024a2:	2306      	movs	r3, #6
 80024a4:	e006      	b.n	80024b4 <HAL_GPIO_Init+0x1ec>
 80024a6:	2303      	movs	r3, #3
 80024a8:	e004      	b.n	80024b4 <HAL_GPIO_Init+0x1ec>
 80024aa:	2302      	movs	r3, #2
 80024ac:	e002      	b.n	80024b4 <HAL_GPIO_Init+0x1ec>
 80024ae:	2301      	movs	r3, #1
 80024b0:	e000      	b.n	80024b4 <HAL_GPIO_Init+0x1ec>
 80024b2:	2300      	movs	r3, #0
 80024b4:	697a      	ldr	r2, [r7, #20]
 80024b6:	2103      	movs	r1, #3
 80024b8:	400a      	ands	r2, r1
 80024ba:	0092      	lsls	r2, r2, #2
 80024bc:	4093      	lsls	r3, r2
 80024be:	693a      	ldr	r2, [r7, #16]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024c4:	4935      	ldr	r1, [pc, #212]	@ (800259c <HAL_GPIO_Init+0x2d4>)
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	089b      	lsrs	r3, r3, #2
 80024ca:	3302      	adds	r3, #2
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	693a      	ldr	r2, [r7, #16]
 80024d0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024d2:	4b37      	ldr	r3, [pc, #220]	@ (80025b0 <HAL_GPIO_Init+0x2e8>)
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	43da      	mvns	r2, r3
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	4013      	ands	r3, r2
 80024e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685a      	ldr	r2, [r3, #4]
 80024e6:	2380      	movs	r3, #128	@ 0x80
 80024e8:	035b      	lsls	r3, r3, #13
 80024ea:	4013      	ands	r3, r2
 80024ec:	d003      	beq.n	80024f6 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 80024ee:	693a      	ldr	r2, [r7, #16]
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80024f6:	4b2e      	ldr	r3, [pc, #184]	@ (80025b0 <HAL_GPIO_Init+0x2e8>)
 80024f8:	693a      	ldr	r2, [r7, #16]
 80024fa:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80024fc:	4b2c      	ldr	r3, [pc, #176]	@ (80025b0 <HAL_GPIO_Init+0x2e8>)
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	43da      	mvns	r2, r3
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	4013      	ands	r3, r2
 800250a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	685a      	ldr	r2, [r3, #4]
 8002510:	2380      	movs	r3, #128	@ 0x80
 8002512:	039b      	lsls	r3, r3, #14
 8002514:	4013      	ands	r3, r2
 8002516:	d003      	beq.n	8002520 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8002518:	693a      	ldr	r2, [r7, #16]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	4313      	orrs	r3, r2
 800251e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002520:	4b23      	ldr	r3, [pc, #140]	@ (80025b0 <HAL_GPIO_Init+0x2e8>)
 8002522:	693a      	ldr	r2, [r7, #16]
 8002524:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8002526:	4b22      	ldr	r3, [pc, #136]	@ (80025b0 <HAL_GPIO_Init+0x2e8>)
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	43da      	mvns	r2, r3
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	4013      	ands	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685a      	ldr	r2, [r3, #4]
 800253a:	2380      	movs	r3, #128	@ 0x80
 800253c:	029b      	lsls	r3, r3, #10
 800253e:	4013      	ands	r3, r2
 8002540:	d003      	beq.n	800254a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002542:	693a      	ldr	r2, [r7, #16]
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	4313      	orrs	r3, r2
 8002548:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800254a:	4b19      	ldr	r3, [pc, #100]	@ (80025b0 <HAL_GPIO_Init+0x2e8>)
 800254c:	693a      	ldr	r2, [r7, #16]
 800254e:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002550:	4b17      	ldr	r3, [pc, #92]	@ (80025b0 <HAL_GPIO_Init+0x2e8>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	43da      	mvns	r2, r3
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	4013      	ands	r3, r2
 800255e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685a      	ldr	r2, [r3, #4]
 8002564:	2380      	movs	r3, #128	@ 0x80
 8002566:	025b      	lsls	r3, r3, #9
 8002568:	4013      	ands	r3, r2
 800256a:	d003      	beq.n	8002574 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800256c:	693a      	ldr	r2, [r7, #16]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	4313      	orrs	r3, r2
 8002572:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002574:	4b0e      	ldr	r3, [pc, #56]	@ (80025b0 <HAL_GPIO_Init+0x2e8>)
 8002576:	693a      	ldr	r2, [r7, #16]
 8002578:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	3301      	adds	r3, #1
 800257e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	40da      	lsrs	r2, r3
 8002588:	1e13      	subs	r3, r2, #0
 800258a:	d000      	beq.n	800258e <HAL_GPIO_Init+0x2c6>
 800258c:	e6a8      	b.n	80022e0 <HAL_GPIO_Init+0x18>
  }
}
 800258e:	46c0      	nop			@ (mov r8, r8)
 8002590:	46c0      	nop			@ (mov r8, r8)
 8002592:	46bd      	mov	sp, r7
 8002594:	b006      	add	sp, #24
 8002596:	bd80      	pop	{r7, pc}
 8002598:	40021000 	.word	0x40021000
 800259c:	40010000 	.word	0x40010000
 80025a0:	50000400 	.word	0x50000400
 80025a4:	50000800 	.word	0x50000800
 80025a8:	50000c00 	.word	0x50000c00
 80025ac:	50001c00 	.word	0x50001c00
 80025b0:	40010400 	.word	0x40010400

080025b4 <HAL_GPIO_DeInit>:
  *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80025be:	2300      	movs	r3, #0
 80025c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80025c2:	2300      	movs	r3, #0
 80025c4:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00U;
 80025c6:	2300      	movs	r3, #0
 80025c8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0)
 80025ca:	e0b6      	b.n	800273a <HAL_GPIO_DeInit+0x186>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Pin) & (1U << position);
 80025cc:	2201      	movs	r2, #1
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	409a      	lsls	r2, r3
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	4013      	ands	r3, r2
 80025d6:	613b      	str	r3, [r7, #16]

    if (iocurrent)
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d100      	bne.n	80025e0 <HAL_GPIO_DeInit+0x2c>
 80025de:	e0a9      	b.n	8002734 <HAL_GPIO_DeInit+0x180>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 80025e0:	4a5b      	ldr	r2, [pc, #364]	@ (8002750 <HAL_GPIO_DeInit+0x19c>)
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	089b      	lsrs	r3, r3, #2
 80025e6:	3302      	adds	r3, #2
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	589b      	ldr	r3, [r3, r2]
 80025ec:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	2203      	movs	r2, #3
 80025f2:	4013      	ands	r3, r2
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	220f      	movs	r2, #15
 80025f8:	409a      	lsls	r2, r3
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	4013      	ands	r3, r2
 80025fe:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002600:	687a      	ldr	r2, [r7, #4]
 8002602:	23a0      	movs	r3, #160	@ 0xa0
 8002604:	05db      	lsls	r3, r3, #23
 8002606:	429a      	cmp	r2, r3
 8002608:	d019      	beq.n	800263e <HAL_GPIO_DeInit+0x8a>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4a51      	ldr	r2, [pc, #324]	@ (8002754 <HAL_GPIO_DeInit+0x1a0>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d013      	beq.n	800263a <HAL_GPIO_DeInit+0x86>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4a50      	ldr	r2, [pc, #320]	@ (8002758 <HAL_GPIO_DeInit+0x1a4>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d00d      	beq.n	8002636 <HAL_GPIO_DeInit+0x82>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a4f      	ldr	r2, [pc, #316]	@ (800275c <HAL_GPIO_DeInit+0x1a8>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d007      	beq.n	8002632 <HAL_GPIO_DeInit+0x7e>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4a4e      	ldr	r2, [pc, #312]	@ (8002760 <HAL_GPIO_DeInit+0x1ac>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d101      	bne.n	800262e <HAL_GPIO_DeInit+0x7a>
 800262a:	2305      	movs	r3, #5
 800262c:	e008      	b.n	8002640 <HAL_GPIO_DeInit+0x8c>
 800262e:	2306      	movs	r3, #6
 8002630:	e006      	b.n	8002640 <HAL_GPIO_DeInit+0x8c>
 8002632:	2303      	movs	r3, #3
 8002634:	e004      	b.n	8002640 <HAL_GPIO_DeInit+0x8c>
 8002636:	2302      	movs	r3, #2
 8002638:	e002      	b.n	8002640 <HAL_GPIO_DeInit+0x8c>
 800263a:	2301      	movs	r3, #1
 800263c:	e000      	b.n	8002640 <HAL_GPIO_DeInit+0x8c>
 800263e:	2300      	movs	r3, #0
 8002640:	697a      	ldr	r2, [r7, #20]
 8002642:	2103      	movs	r1, #3
 8002644:	400a      	ands	r2, r1
 8002646:	0092      	lsls	r2, r2, #2
 8002648:	4093      	lsls	r3, r2
 800264a:	68fa      	ldr	r2, [r7, #12]
 800264c:	429a      	cmp	r2, r3
 800264e:	d132      	bne.n	80026b6 <HAL_GPIO_DeInit+0x102>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002650:	4b44      	ldr	r3, [pc, #272]	@ (8002764 <HAL_GPIO_DeInit+0x1b0>)
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	43d9      	mvns	r1, r3
 8002658:	4b42      	ldr	r3, [pc, #264]	@ (8002764 <HAL_GPIO_DeInit+0x1b0>)
 800265a:	400a      	ands	r2, r1
 800265c:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800265e:	4b41      	ldr	r3, [pc, #260]	@ (8002764 <HAL_GPIO_DeInit+0x1b0>)
 8002660:	685a      	ldr	r2, [r3, #4]
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	43d9      	mvns	r1, r3
 8002666:	4b3f      	ldr	r3, [pc, #252]	@ (8002764 <HAL_GPIO_DeInit+0x1b0>)
 8002668:	400a      	ands	r2, r1
 800266a:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800266c:	4b3d      	ldr	r3, [pc, #244]	@ (8002764 <HAL_GPIO_DeInit+0x1b0>)
 800266e:	68da      	ldr	r2, [r3, #12]
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	43d9      	mvns	r1, r3
 8002674:	4b3b      	ldr	r3, [pc, #236]	@ (8002764 <HAL_GPIO_DeInit+0x1b0>)
 8002676:	400a      	ands	r2, r1
 8002678:	60da      	str	r2, [r3, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800267a:	4b3a      	ldr	r3, [pc, #232]	@ (8002764 <HAL_GPIO_DeInit+0x1b0>)
 800267c:	689a      	ldr	r2, [r3, #8]
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	43d9      	mvns	r1, r3
 8002682:	4b38      	ldr	r3, [pc, #224]	@ (8002764 <HAL_GPIO_DeInit+0x1b0>)
 8002684:	400a      	ands	r2, r1
 8002686:	609a      	str	r2, [r3, #8]

        tmp = (0x0FUL) << (4U * (position & 0x03U));
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	2203      	movs	r2, #3
 800268c:	4013      	ands	r3, r2
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	220f      	movs	r2, #15
 8002692:	409a      	lsls	r2, r3
 8002694:	0013      	movs	r3, r2
 8002696:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002698:	4a2d      	ldr	r2, [pc, #180]	@ (8002750 <HAL_GPIO_DeInit+0x19c>)
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	089b      	lsrs	r3, r3, #2
 800269e:	3302      	adds	r3, #2
 80026a0:	009b      	lsls	r3, r3, #2
 80026a2:	589a      	ldr	r2, [r3, r2]
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	43d9      	mvns	r1, r3
 80026a8:	4829      	ldr	r0, [pc, #164]	@ (8002750 <HAL_GPIO_DeInit+0x19c>)
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	089b      	lsrs	r3, r3, #2
 80026ae:	400a      	ands	r2, r1
 80026b0:	3302      	adds	r3, #2
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Analog Mode (reset state) */
      GPIOx->MODER |= (GPIO_MODE_ANALOG << (position * 2U));
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	005b      	lsls	r3, r3, #1
 80026be:	2103      	movs	r1, #3
 80026c0:	4099      	lsls	r1, r3
 80026c2:	000b      	movs	r3, r1
 80026c4:	431a      	orrs	r2, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	08da      	lsrs	r2, r3, #3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	3208      	adds	r2, #8
 80026d2:	0092      	lsls	r2, r2, #2
 80026d4:	58d3      	ldr	r3, [r2, r3]
 80026d6:	697a      	ldr	r2, [r7, #20]
 80026d8:	2107      	movs	r1, #7
 80026da:	400a      	ands	r2, r1
 80026dc:	0092      	lsls	r2, r2, #2
 80026de:	210f      	movs	r1, #15
 80026e0:	4091      	lsls	r1, r2
 80026e2:	000a      	movs	r2, r1
 80026e4:	43d1      	mvns	r1, r2
 80026e6:	697a      	ldr	r2, [r7, #20]
 80026e8:	08d2      	lsrs	r2, r2, #3
 80026ea:	4019      	ands	r1, r3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	3208      	adds	r2, #8
 80026f0:	0092      	lsls	r2, r2, #2
 80026f2:	50d1      	str	r1, [r2, r3]

      /* Deactivate the Pull-up oand Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	697a      	ldr	r2, [r7, #20]
 80026fa:	0052      	lsls	r2, r2, #1
 80026fc:	2103      	movs	r1, #3
 80026fe:	4091      	lsls	r1, r2
 8002700:	000a      	movs	r2, r1
 8002702:	43d2      	mvns	r2, r2
 8002704:	401a      	ands	r2, r3
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	2101      	movs	r1, #1
 8002710:	697a      	ldr	r2, [r7, #20]
 8002712:	4091      	lsls	r1, r2
 8002714:	000a      	movs	r2, r1
 8002716:	43d2      	mvns	r2, r2
 8002718:	401a      	ands	r2, r3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	697a      	ldr	r2, [r7, #20]
 8002724:	0052      	lsls	r2, r2, #1
 8002726:	2103      	movs	r1, #3
 8002728:	4091      	lsls	r1, r2
 800272a:	000a      	movs	r2, r1
 800272c:	43d2      	mvns	r2, r2
 800272e:	401a      	ands	r2, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	609a      	str	r2, [r3, #8]
    }
    position++;
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	3301      	adds	r3, #1
 8002738:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0)
 800273a:	683a      	ldr	r2, [r7, #0]
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	40da      	lsrs	r2, r3
 8002740:	1e13      	subs	r3, r2, #0
 8002742:	d000      	beq.n	8002746 <HAL_GPIO_DeInit+0x192>
 8002744:	e742      	b.n	80025cc <HAL_GPIO_DeInit+0x18>
  }
}
 8002746:	46c0      	nop			@ (mov r8, r8)
 8002748:	46c0      	nop			@ (mov r8, r8)
 800274a:	46bd      	mov	sp, r7
 800274c:	b006      	add	sp, #24
 800274e:	bd80      	pop	{r7, pc}
 8002750:	40010000 	.word	0x40010000
 8002754:	50000400 	.word	0x50000400
 8002758:	50000800 	.word	0x50000800
 800275c:	50000c00 	.word	0x50000c00
 8002760:	50001c00 	.word	0x50001c00
 8002764:	40010400 	.word	0x40010400

08002768 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b084      	sub	sp, #16
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	000a      	movs	r2, r1
 8002772:	1cbb      	adds	r3, r7, #2
 8002774:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	691b      	ldr	r3, [r3, #16]
 800277a:	1cba      	adds	r2, r7, #2
 800277c:	8812      	ldrh	r2, [r2, #0]
 800277e:	4013      	ands	r3, r2
 8002780:	d004      	beq.n	800278c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002782:	230f      	movs	r3, #15
 8002784:	18fb      	adds	r3, r7, r3
 8002786:	2201      	movs	r2, #1
 8002788:	701a      	strb	r2, [r3, #0]
 800278a:	e003      	b.n	8002794 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800278c:	230f      	movs	r3, #15
 800278e:	18fb      	adds	r3, r7, r3
 8002790:	2200      	movs	r2, #0
 8002792:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002794:	230f      	movs	r3, #15
 8002796:	18fb      	adds	r3, r7, r3
 8002798:	781b      	ldrb	r3, [r3, #0]
}
 800279a:	0018      	movs	r0, r3
 800279c:	46bd      	mov	sp, r7
 800279e:	b004      	add	sp, #16
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027a2:	b580      	push	{r7, lr}
 80027a4:	b082      	sub	sp, #8
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	6078      	str	r0, [r7, #4]
 80027aa:	0008      	movs	r0, r1
 80027ac:	0011      	movs	r1, r2
 80027ae:	1cbb      	adds	r3, r7, #2
 80027b0:	1c02      	adds	r2, r0, #0
 80027b2:	801a      	strh	r2, [r3, #0]
 80027b4:	1c7b      	adds	r3, r7, #1
 80027b6:	1c0a      	adds	r2, r1, #0
 80027b8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027ba:	1c7b      	adds	r3, r7, #1
 80027bc:	781b      	ldrb	r3, [r3, #0]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d004      	beq.n	80027cc <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027c2:	1cbb      	adds	r3, r7, #2
 80027c4:	881a      	ldrh	r2, [r3, #0]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80027ca:	e003      	b.n	80027d4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80027cc:	1cbb      	adds	r3, r7, #2
 80027ce:	881a      	ldrh	r2, [r3, #0]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80027d4:	46c0      	nop			@ (mov r8, r8)
 80027d6:	46bd      	mov	sp, r7
 80027d8:	b002      	add	sp, #8
 80027da:	bd80      	pop	{r7, pc}

080027dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d101      	bne.n	80027ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e082      	b.n	80028f4 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2241      	movs	r2, #65	@ 0x41
 80027f2:	5c9b      	ldrb	r3, [r3, r2]
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d107      	bne.n	800280a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2240      	movs	r2, #64	@ 0x40
 80027fe:	2100      	movs	r1, #0
 8002800:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	0018      	movs	r0, r3
 8002806:	f7ff f99b 	bl	8001b40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2241      	movs	r2, #65	@ 0x41
 800280e:	2124      	movs	r1, #36	@ 0x24
 8002810:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2101      	movs	r1, #1
 800281e:	438a      	bics	r2, r1
 8002820:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	685a      	ldr	r2, [r3, #4]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4934      	ldr	r1, [pc, #208]	@ (80028fc <HAL_I2C_Init+0x120>)
 800282c:	400a      	ands	r2, r1
 800282e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	689a      	ldr	r2, [r3, #8]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4931      	ldr	r1, [pc, #196]	@ (8002900 <HAL_I2C_Init+0x124>)
 800283c:	400a      	ands	r2, r1
 800283e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	2b01      	cmp	r3, #1
 8002846:	d108      	bne.n	800285a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2180      	movs	r1, #128	@ 0x80
 8002852:	0209      	lsls	r1, r1, #8
 8002854:	430a      	orrs	r2, r1
 8002856:	609a      	str	r2, [r3, #8]
 8002858:	e007      	b.n	800286a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	689a      	ldr	r2, [r3, #8]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	2184      	movs	r1, #132	@ 0x84
 8002864:	0209      	lsls	r1, r1, #8
 8002866:	430a      	orrs	r2, r1
 8002868:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	2b02      	cmp	r3, #2
 8002870:	d104      	bne.n	800287c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2280      	movs	r2, #128	@ 0x80
 8002878:	0112      	lsls	r2, r2, #4
 800287a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	685a      	ldr	r2, [r3, #4]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	491f      	ldr	r1, [pc, #124]	@ (8002904 <HAL_I2C_Init+0x128>)
 8002888:	430a      	orrs	r2, r1
 800288a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	68da      	ldr	r2, [r3, #12]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	491a      	ldr	r1, [pc, #104]	@ (8002900 <HAL_I2C_Init+0x124>)
 8002898:	400a      	ands	r2, r1
 800289a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	691a      	ldr	r2, [r3, #16]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	695b      	ldr	r3, [r3, #20]
 80028a4:	431a      	orrs	r2, r3
 80028a6:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	699b      	ldr	r3, [r3, #24]
 80028ac:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	430a      	orrs	r2, r1
 80028b4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	69d9      	ldr	r1, [r3, #28]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6a1a      	ldr	r2, [r3, #32]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	430a      	orrs	r2, r1
 80028c4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2101      	movs	r1, #1
 80028d2:	430a      	orrs	r2, r1
 80028d4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2200      	movs	r2, #0
 80028da:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2241      	movs	r2, #65	@ 0x41
 80028e0:	2120      	movs	r1, #32
 80028e2:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2200      	movs	r2, #0
 80028e8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2242      	movs	r2, #66	@ 0x42
 80028ee:	2100      	movs	r1, #0
 80028f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80028f2:	2300      	movs	r3, #0
}
 80028f4:	0018      	movs	r0, r3
 80028f6:	46bd      	mov	sp, r7
 80028f8:	b002      	add	sp, #8
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	f0ffffff 	.word	0xf0ffffff
 8002900:	ffff7fff 	.word	0xffff7fff
 8002904:	02008000 	.word	0x02008000

08002908 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002908:	b590      	push	{r4, r7, lr}
 800290a:	b089      	sub	sp, #36	@ 0x24
 800290c:	af02      	add	r7, sp, #8
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	0008      	movs	r0, r1
 8002912:	607a      	str	r2, [r7, #4]
 8002914:	0019      	movs	r1, r3
 8002916:	230a      	movs	r3, #10
 8002918:	18fb      	adds	r3, r7, r3
 800291a:	1c02      	adds	r2, r0, #0
 800291c:	801a      	strh	r2, [r3, #0]
 800291e:	2308      	movs	r3, #8
 8002920:	18fb      	adds	r3, r7, r3
 8002922:	1c0a      	adds	r2, r1, #0
 8002924:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2241      	movs	r2, #65	@ 0x41
 800292a:	5c9b      	ldrb	r3, [r3, r2]
 800292c:	b2db      	uxtb	r3, r3
 800292e:	2b20      	cmp	r3, #32
 8002930:	d000      	beq.n	8002934 <HAL_I2C_Master_Transmit+0x2c>
 8002932:	e0e7      	b.n	8002b04 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2240      	movs	r2, #64	@ 0x40
 8002938:	5c9b      	ldrb	r3, [r3, r2]
 800293a:	2b01      	cmp	r3, #1
 800293c:	d101      	bne.n	8002942 <HAL_I2C_Master_Transmit+0x3a>
 800293e:	2302      	movs	r3, #2
 8002940:	e0e1      	b.n	8002b06 <HAL_I2C_Master_Transmit+0x1fe>
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2240      	movs	r2, #64	@ 0x40
 8002946:	2101      	movs	r1, #1
 8002948:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800294a:	f7ff fb29 	bl	8001fa0 <HAL_GetTick>
 800294e:	0003      	movs	r3, r0
 8002950:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002952:	2380      	movs	r3, #128	@ 0x80
 8002954:	0219      	lsls	r1, r3, #8
 8002956:	68f8      	ldr	r0, [r7, #12]
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	9300      	str	r3, [sp, #0]
 800295c:	2319      	movs	r3, #25
 800295e:	2201      	movs	r2, #1
 8002960:	f000 fa16 	bl	8002d90 <I2C_WaitOnFlagUntilTimeout>
 8002964:	1e03      	subs	r3, r0, #0
 8002966:	d001      	beq.n	800296c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	e0cc      	b.n	8002b06 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2241      	movs	r2, #65	@ 0x41
 8002970:	2121      	movs	r1, #33	@ 0x21
 8002972:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2242      	movs	r2, #66	@ 0x42
 8002978:	2110      	movs	r1, #16
 800297a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2200      	movs	r2, #0
 8002980:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	687a      	ldr	r2, [r7, #4]
 8002986:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2208      	movs	r2, #8
 800298c:	18ba      	adds	r2, r7, r2
 800298e:	8812      	ldrh	r2, [r2, #0]
 8002990:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2200      	movs	r2, #0
 8002996:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800299c:	b29b      	uxth	r3, r3
 800299e:	2bff      	cmp	r3, #255	@ 0xff
 80029a0:	d911      	bls.n	80029c6 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	22ff      	movs	r2, #255	@ 0xff
 80029a6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029ac:	b2da      	uxtb	r2, r3
 80029ae:	2380      	movs	r3, #128	@ 0x80
 80029b0:	045c      	lsls	r4, r3, #17
 80029b2:	230a      	movs	r3, #10
 80029b4:	18fb      	adds	r3, r7, r3
 80029b6:	8819      	ldrh	r1, [r3, #0]
 80029b8:	68f8      	ldr	r0, [r7, #12]
 80029ba:	4b55      	ldr	r3, [pc, #340]	@ (8002b10 <HAL_I2C_Master_Transmit+0x208>)
 80029bc:	9300      	str	r3, [sp, #0]
 80029be:	0023      	movs	r3, r4
 80029c0:	f000 fbb6 	bl	8003130 <I2C_TransferConfig>
 80029c4:	e075      	b.n	8002ab2 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029ca:	b29a      	uxth	r2, r3
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029d4:	b2da      	uxtb	r2, r3
 80029d6:	2380      	movs	r3, #128	@ 0x80
 80029d8:	049c      	lsls	r4, r3, #18
 80029da:	230a      	movs	r3, #10
 80029dc:	18fb      	adds	r3, r7, r3
 80029de:	8819      	ldrh	r1, [r3, #0]
 80029e0:	68f8      	ldr	r0, [r7, #12]
 80029e2:	4b4b      	ldr	r3, [pc, #300]	@ (8002b10 <HAL_I2C_Master_Transmit+0x208>)
 80029e4:	9300      	str	r3, [sp, #0]
 80029e6:	0023      	movs	r3, r4
 80029e8:	f000 fba2 	bl	8003130 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80029ec:	e061      	b.n	8002ab2 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029ee:	697a      	ldr	r2, [r7, #20]
 80029f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	0018      	movs	r0, r3
 80029f6:	f000 fa19 	bl	8002e2c <I2C_WaitOnTXISFlagUntilTimeout>
 80029fa:	1e03      	subs	r3, r0, #0
 80029fc:	d001      	beq.n	8002a02 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e081      	b.n	8002b06 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a06:	781a      	ldrb	r2, [r3, #0]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a12:	1c5a      	adds	r2, r3, #1
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a1c:	b29b      	uxth	r3, r3
 8002a1e:	3b01      	subs	r3, #1
 8002a20:	b29a      	uxth	r2, r3
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a2a:	3b01      	subs	r3, #1
 8002a2c:	b29a      	uxth	r2, r3
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d03a      	beq.n	8002ab2 <HAL_I2C_Master_Transmit+0x1aa>
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d136      	bne.n	8002ab2 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002a44:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a46:	68f8      	ldr	r0, [r7, #12]
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	9300      	str	r3, [sp, #0]
 8002a4c:	0013      	movs	r3, r2
 8002a4e:	2200      	movs	r2, #0
 8002a50:	2180      	movs	r1, #128	@ 0x80
 8002a52:	f000 f99d 	bl	8002d90 <I2C_WaitOnFlagUntilTimeout>
 8002a56:	1e03      	subs	r3, r0, #0
 8002a58:	d001      	beq.n	8002a5e <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e053      	b.n	8002b06 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a62:	b29b      	uxth	r3, r3
 8002a64:	2bff      	cmp	r3, #255	@ 0xff
 8002a66:	d911      	bls.n	8002a8c <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	22ff      	movs	r2, #255	@ 0xff
 8002a6c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a72:	b2da      	uxtb	r2, r3
 8002a74:	2380      	movs	r3, #128	@ 0x80
 8002a76:	045c      	lsls	r4, r3, #17
 8002a78:	230a      	movs	r3, #10
 8002a7a:	18fb      	adds	r3, r7, r3
 8002a7c:	8819      	ldrh	r1, [r3, #0]
 8002a7e:	68f8      	ldr	r0, [r7, #12]
 8002a80:	2300      	movs	r3, #0
 8002a82:	9300      	str	r3, [sp, #0]
 8002a84:	0023      	movs	r3, r4
 8002a86:	f000 fb53 	bl	8003130 <I2C_TransferConfig>
 8002a8a:	e012      	b.n	8002ab2 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a90:	b29a      	uxth	r2, r3
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a9a:	b2da      	uxtb	r2, r3
 8002a9c:	2380      	movs	r3, #128	@ 0x80
 8002a9e:	049c      	lsls	r4, r3, #18
 8002aa0:	230a      	movs	r3, #10
 8002aa2:	18fb      	adds	r3, r7, r3
 8002aa4:	8819      	ldrh	r1, [r3, #0]
 8002aa6:	68f8      	ldr	r0, [r7, #12]
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	9300      	str	r3, [sp, #0]
 8002aac:	0023      	movs	r3, r4
 8002aae:	f000 fb3f 	bl	8003130 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d198      	bne.n	80029ee <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002abc:	697a      	ldr	r2, [r7, #20]
 8002abe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	0018      	movs	r0, r3
 8002ac4:	f000 f9f8 	bl	8002eb8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ac8:	1e03      	subs	r3, r0, #0
 8002aca:	d001      	beq.n	8002ad0 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e01a      	b.n	8002b06 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2220      	movs	r2, #32
 8002ad6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	685a      	ldr	r2, [r3, #4]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	490c      	ldr	r1, [pc, #48]	@ (8002b14 <HAL_I2C_Master_Transmit+0x20c>)
 8002ae4:	400a      	ands	r2, r1
 8002ae6:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2241      	movs	r2, #65	@ 0x41
 8002aec:	2120      	movs	r1, #32
 8002aee:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2242      	movs	r2, #66	@ 0x42
 8002af4:	2100      	movs	r1, #0
 8002af6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2240      	movs	r2, #64	@ 0x40
 8002afc:	2100      	movs	r1, #0
 8002afe:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002b00:	2300      	movs	r3, #0
 8002b02:	e000      	b.n	8002b06 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8002b04:	2302      	movs	r3, #2
  }
}
 8002b06:	0018      	movs	r0, r3
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	b007      	add	sp, #28
 8002b0c:	bd90      	pop	{r4, r7, pc}
 8002b0e:	46c0      	nop			@ (mov r8, r8)
 8002b10:	80002000 	.word	0x80002000
 8002b14:	fe00e800 	.word	0xfe00e800

08002b18 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b08a      	sub	sp, #40	@ 0x28
 8002b1c:	af02      	add	r7, sp, #8
 8002b1e:	60f8      	str	r0, [r7, #12]
 8002b20:	607a      	str	r2, [r7, #4]
 8002b22:	603b      	str	r3, [r7, #0]
 8002b24:	230a      	movs	r3, #10
 8002b26:	18fb      	adds	r3, r7, r3
 8002b28:	1c0a      	adds	r2, r1, #0
 8002b2a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2241      	movs	r2, #65	@ 0x41
 8002b34:	5c9b      	ldrb	r3, [r3, r2]
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	2b20      	cmp	r3, #32
 8002b3a:	d000      	beq.n	8002b3e <HAL_I2C_IsDeviceReady+0x26>
 8002b3c:	e0fd      	b.n	8002d3a <HAL_I2C_IsDeviceReady+0x222>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	699a      	ldr	r2, [r3, #24]
 8002b44:	2380      	movs	r3, #128	@ 0x80
 8002b46:	021b      	lsls	r3, r3, #8
 8002b48:	401a      	ands	r2, r3
 8002b4a:	2380      	movs	r3, #128	@ 0x80
 8002b4c:	021b      	lsls	r3, r3, #8
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d101      	bne.n	8002b56 <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 8002b52:	2302      	movs	r3, #2
 8002b54:	e0f2      	b.n	8002d3c <HAL_I2C_IsDeviceReady+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2240      	movs	r2, #64	@ 0x40
 8002b5a:	5c9b      	ldrb	r3, [r3, r2]
 8002b5c:	2b01      	cmp	r3, #1
 8002b5e:	d101      	bne.n	8002b64 <HAL_I2C_IsDeviceReady+0x4c>
 8002b60:	2302      	movs	r3, #2
 8002b62:	e0eb      	b.n	8002d3c <HAL_I2C_IsDeviceReady+0x224>
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2240      	movs	r2, #64	@ 0x40
 8002b68:	2101      	movs	r1, #1
 8002b6a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2241      	movs	r2, #65	@ 0x41
 8002b70:	2124      	movs	r1, #36	@ 0x24
 8002b72:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2200      	movs	r2, #0
 8002b78:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d107      	bne.n	8002b92 <HAL_I2C_IsDeviceReady+0x7a>
 8002b82:	230a      	movs	r3, #10
 8002b84:	18fb      	adds	r3, r7, r3
 8002b86:	881b      	ldrh	r3, [r3, #0]
 8002b88:	059b      	lsls	r3, r3, #22
 8002b8a:	0d9b      	lsrs	r3, r3, #22
 8002b8c:	4a6d      	ldr	r2, [pc, #436]	@ (8002d44 <HAL_I2C_IsDeviceReady+0x22c>)
 8002b8e:	431a      	orrs	r2, r3
 8002b90:	e006      	b.n	8002ba0 <HAL_I2C_IsDeviceReady+0x88>
 8002b92:	230a      	movs	r3, #10
 8002b94:	18fb      	adds	r3, r7, r3
 8002b96:	881b      	ldrh	r3, [r3, #0]
 8002b98:	059b      	lsls	r3, r3, #22
 8002b9a:	0d9b      	lsrs	r3, r3, #22
 8002b9c:	4a6a      	ldr	r2, [pc, #424]	@ (8002d48 <HAL_I2C_IsDeviceReady+0x230>)
 8002b9e:	431a      	orrs	r2, r3
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002ba6:	f7ff f9fb 	bl	8001fa0 <HAL_GetTick>
 8002baa:	0003      	movs	r3, r0
 8002bac:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	699b      	ldr	r3, [r3, #24]
 8002bb4:	2220      	movs	r2, #32
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	3b20      	subs	r3, #32
 8002bba:	425a      	negs	r2, r3
 8002bbc:	4153      	adcs	r3, r2
 8002bbe:	b2da      	uxtb	r2, r3
 8002bc0:	231f      	movs	r3, #31
 8002bc2:	18fb      	adds	r3, r7, r3
 8002bc4:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	699b      	ldr	r3, [r3, #24]
 8002bcc:	2210      	movs	r2, #16
 8002bce:	4013      	ands	r3, r2
 8002bd0:	3b10      	subs	r3, #16
 8002bd2:	425a      	negs	r2, r3
 8002bd4:	4153      	adcs	r3, r2
 8002bd6:	b2da      	uxtb	r2, r3
 8002bd8:	231e      	movs	r3, #30
 8002bda:	18fb      	adds	r3, r7, r3
 8002bdc:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002bde:	e035      	b.n	8002c4c <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	3301      	adds	r3, #1
 8002be4:	d01a      	beq.n	8002c1c <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002be6:	f7ff f9db 	bl	8001fa0 <HAL_GetTick>
 8002bea:	0002      	movs	r2, r0
 8002bec:	69bb      	ldr	r3, [r7, #24]
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	683a      	ldr	r2, [r7, #0]
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d302      	bcc.n	8002bfc <HAL_I2C_IsDeviceReady+0xe4>
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d10f      	bne.n	8002c1c <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	2241      	movs	r2, #65	@ 0x41
 8002c00:	2120      	movs	r1, #32
 8002c02:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c08:	2220      	movs	r2, #32
 8002c0a:	431a      	orrs	r2, r3
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2240      	movs	r2, #64	@ 0x40
 8002c14:	2100      	movs	r1, #0
 8002c16:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e08f      	b.n	8002d3c <HAL_I2C_IsDeviceReady+0x224>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	699b      	ldr	r3, [r3, #24]
 8002c22:	2220      	movs	r2, #32
 8002c24:	4013      	ands	r3, r2
 8002c26:	3b20      	subs	r3, #32
 8002c28:	425a      	negs	r2, r3
 8002c2a:	4153      	adcs	r3, r2
 8002c2c:	b2da      	uxtb	r2, r3
 8002c2e:	231f      	movs	r3, #31
 8002c30:	18fb      	adds	r3, r7, r3
 8002c32:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	699b      	ldr	r3, [r3, #24]
 8002c3a:	2210      	movs	r2, #16
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	3b10      	subs	r3, #16
 8002c40:	425a      	negs	r2, r3
 8002c42:	4153      	adcs	r3, r2
 8002c44:	b2da      	uxtb	r2, r3
 8002c46:	231e      	movs	r3, #30
 8002c48:	18fb      	adds	r3, r7, r3
 8002c4a:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002c4c:	231f      	movs	r3, #31
 8002c4e:	18fb      	adds	r3, r7, r3
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d104      	bne.n	8002c60 <HAL_I2C_IsDeviceReady+0x148>
 8002c56:	231e      	movs	r3, #30
 8002c58:	18fb      	adds	r3, r7, r3
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d0bf      	beq.n	8002be0 <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	699b      	ldr	r3, [r3, #24]
 8002c66:	2210      	movs	r2, #16
 8002c68:	4013      	ands	r3, r2
 8002c6a:	2b10      	cmp	r3, #16
 8002c6c:	d01a      	beq.n	8002ca4 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002c6e:	683a      	ldr	r2, [r7, #0]
 8002c70:	68f8      	ldr	r0, [r7, #12]
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	9300      	str	r3, [sp, #0]
 8002c76:	0013      	movs	r3, r2
 8002c78:	2200      	movs	r2, #0
 8002c7a:	2120      	movs	r1, #32
 8002c7c:	f000 f888 	bl	8002d90 <I2C_WaitOnFlagUntilTimeout>
 8002c80:	1e03      	subs	r3, r0, #0
 8002c82:	d001      	beq.n	8002c88 <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e059      	b.n	8002d3c <HAL_I2C_IsDeviceReady+0x224>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	2220      	movs	r2, #32
 8002c8e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2241      	movs	r2, #65	@ 0x41
 8002c94:	2120      	movs	r1, #32
 8002c96:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2240      	movs	r2, #64	@ 0x40
 8002c9c:	2100      	movs	r1, #0
 8002c9e:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	e04b      	b.n	8002d3c <HAL_I2C_IsDeviceReady+0x224>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002ca4:	683a      	ldr	r2, [r7, #0]
 8002ca6:	68f8      	ldr	r0, [r7, #12]
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	9300      	str	r3, [sp, #0]
 8002cac:	0013      	movs	r3, r2
 8002cae:	2200      	movs	r2, #0
 8002cb0:	2120      	movs	r1, #32
 8002cb2:	f000 f86d 	bl	8002d90 <I2C_WaitOnFlagUntilTimeout>
 8002cb6:	1e03      	subs	r3, r0, #0
 8002cb8:	d001      	beq.n	8002cbe <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e03e      	b.n	8002d3c <HAL_I2C_IsDeviceReady+0x224>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	2210      	movs	r2, #16
 8002cc4:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	2220      	movs	r2, #32
 8002ccc:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	687a      	ldr	r2, [r7, #4]
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d119      	bne.n	8002d0a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	685a      	ldr	r2, [r3, #4]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2180      	movs	r1, #128	@ 0x80
 8002ce2:	01c9      	lsls	r1, r1, #7
 8002ce4:	430a      	orrs	r2, r1
 8002ce6:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002ce8:	683a      	ldr	r2, [r7, #0]
 8002cea:	68f8      	ldr	r0, [r7, #12]
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	9300      	str	r3, [sp, #0]
 8002cf0:	0013      	movs	r3, r2
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	2120      	movs	r1, #32
 8002cf6:	f000 f84b 	bl	8002d90 <I2C_WaitOnFlagUntilTimeout>
 8002cfa:	1e03      	subs	r3, r0, #0
 8002cfc:	d001      	beq.n	8002d02 <HAL_I2C_IsDeviceReady+0x1ea>
        {
          return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e01c      	b.n	8002d3c <HAL_I2C_IsDeviceReady+0x224>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	2220      	movs	r2, #32
 8002d08:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	687a      	ldr	r2, [r7, #4]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d900      	bls.n	8002d1a <HAL_I2C_IsDeviceReady+0x202>
 8002d18:	e72f      	b.n	8002b7a <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2241      	movs	r2, #65	@ 0x41
 8002d1e:	2120      	movs	r1, #32
 8002d20:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d26:	2220      	movs	r2, #32
 8002d28:	431a      	orrs	r2, r3
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2240      	movs	r2, #64	@ 0x40
 8002d32:	2100      	movs	r1, #0
 8002d34:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	e000      	b.n	8002d3c <HAL_I2C_IsDeviceReady+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002d3a:	2302      	movs	r3, #2
  }
}
 8002d3c:	0018      	movs	r0, r3
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	b008      	add	sp, #32
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	02002000 	.word	0x02002000
 8002d48:	02002800 	.word	0x02002800

08002d4c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b082      	sub	sp, #8
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	699b      	ldr	r3, [r3, #24]
 8002d5a:	2202      	movs	r2, #2
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d103      	bne.n	8002d6a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	2200      	movs	r2, #0
 8002d68:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	699b      	ldr	r3, [r3, #24]
 8002d70:	2201      	movs	r2, #1
 8002d72:	4013      	ands	r3, r2
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d007      	beq.n	8002d88 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	699a      	ldr	r2, [r3, #24]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	2101      	movs	r1, #1
 8002d84:	430a      	orrs	r2, r1
 8002d86:	619a      	str	r2, [r3, #24]
  }
}
 8002d88:	46c0      	nop			@ (mov r8, r8)
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	b002      	add	sp, #8
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	60f8      	str	r0, [r7, #12]
 8002d98:	60b9      	str	r1, [r7, #8]
 8002d9a:	603b      	str	r3, [r7, #0]
 8002d9c:	1dfb      	adds	r3, r7, #7
 8002d9e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002da0:	e030      	b.n	8002e04 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	3301      	adds	r3, #1
 8002da6:	d02d      	beq.n	8002e04 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002da8:	f7ff f8fa 	bl	8001fa0 <HAL_GetTick>
 8002dac:	0002      	movs	r2, r0
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	683a      	ldr	r2, [r7, #0]
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d302      	bcc.n	8002dbe <I2C_WaitOnFlagUntilTimeout+0x2e>
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d122      	bne.n	8002e04 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	699b      	ldr	r3, [r3, #24]
 8002dc4:	68ba      	ldr	r2, [r7, #8]
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	68ba      	ldr	r2, [r7, #8]
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	425a      	negs	r2, r3
 8002dce:	4153      	adcs	r3, r2
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	001a      	movs	r2, r3
 8002dd4:	1dfb      	adds	r3, r7, #7
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d113      	bne.n	8002e04 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002de0:	2220      	movs	r2, #32
 8002de2:	431a      	orrs	r2, r3
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2241      	movs	r2, #65	@ 0x41
 8002dec:	2120      	movs	r1, #32
 8002dee:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2242      	movs	r2, #66	@ 0x42
 8002df4:	2100      	movs	r1, #0
 8002df6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2240      	movs	r2, #64	@ 0x40
 8002dfc:	2100      	movs	r1, #0
 8002dfe:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e00f      	b.n	8002e24 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	699b      	ldr	r3, [r3, #24]
 8002e0a:	68ba      	ldr	r2, [r7, #8]
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	68ba      	ldr	r2, [r7, #8]
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	425a      	negs	r2, r3
 8002e14:	4153      	adcs	r3, r2
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	001a      	movs	r2, r3
 8002e1a:	1dfb      	adds	r3, r7, #7
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d0bf      	beq.n	8002da2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	0018      	movs	r0, r3
 8002e26:	46bd      	mov	sp, r7
 8002e28:	b004      	add	sp, #16
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	60b9      	str	r1, [r7, #8]
 8002e36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e38:	e032      	b.n	8002ea0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	68b9      	ldr	r1, [r7, #8]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	0018      	movs	r0, r3
 8002e42:	f000 f87d 	bl	8002f40 <I2C_IsErrorOccurred>
 8002e46:	1e03      	subs	r3, r0, #0
 8002e48:	d001      	beq.n	8002e4e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e030      	b.n	8002eb0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	3301      	adds	r3, #1
 8002e52:	d025      	beq.n	8002ea0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e54:	f7ff f8a4 	bl	8001fa0 <HAL_GetTick>
 8002e58:	0002      	movs	r2, r0
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	68ba      	ldr	r2, [r7, #8]
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d302      	bcc.n	8002e6a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d11a      	bne.n	8002ea0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	699b      	ldr	r3, [r3, #24]
 8002e70:	2202      	movs	r2, #2
 8002e72:	4013      	ands	r3, r2
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	d013      	beq.n	8002ea0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e7c:	2220      	movs	r2, #32
 8002e7e:	431a      	orrs	r2, r3
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2241      	movs	r2, #65	@ 0x41
 8002e88:	2120      	movs	r1, #32
 8002e8a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2242      	movs	r2, #66	@ 0x42
 8002e90:	2100      	movs	r1, #0
 8002e92:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2240      	movs	r2, #64	@ 0x40
 8002e98:	2100      	movs	r1, #0
 8002e9a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e007      	b.n	8002eb0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	699b      	ldr	r3, [r3, #24]
 8002ea6:	2202      	movs	r2, #2
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d1c5      	bne.n	8002e3a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002eae:	2300      	movs	r3, #0
}
 8002eb0:	0018      	movs	r0, r3
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	b004      	add	sp, #16
 8002eb6:	bd80      	pop	{r7, pc}

08002eb8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	60b9      	str	r1, [r7, #8]
 8002ec2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ec4:	e02f      	b.n	8002f26 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	68b9      	ldr	r1, [r7, #8]
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	0018      	movs	r0, r3
 8002ece:	f000 f837 	bl	8002f40 <I2C_IsErrorOccurred>
 8002ed2:	1e03      	subs	r3, r0, #0
 8002ed4:	d001      	beq.n	8002eda <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e02d      	b.n	8002f36 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eda:	f7ff f861 	bl	8001fa0 <HAL_GetTick>
 8002ede:	0002      	movs	r2, r0
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	68ba      	ldr	r2, [r7, #8]
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d302      	bcc.n	8002ef0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d11a      	bne.n	8002f26 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	699b      	ldr	r3, [r3, #24]
 8002ef6:	2220      	movs	r2, #32
 8002ef8:	4013      	ands	r3, r2
 8002efa:	2b20      	cmp	r3, #32
 8002efc:	d013      	beq.n	8002f26 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f02:	2220      	movs	r2, #32
 8002f04:	431a      	orrs	r2, r3
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2241      	movs	r2, #65	@ 0x41
 8002f0e:	2120      	movs	r1, #32
 8002f10:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2242      	movs	r2, #66	@ 0x42
 8002f16:	2100      	movs	r1, #0
 8002f18:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2240      	movs	r2, #64	@ 0x40
 8002f1e:	2100      	movs	r1, #0
 8002f20:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e007      	b.n	8002f36 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	699b      	ldr	r3, [r3, #24]
 8002f2c:	2220      	movs	r2, #32
 8002f2e:	4013      	ands	r3, r2
 8002f30:	2b20      	cmp	r3, #32
 8002f32:	d1c8      	bne.n	8002ec6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	0018      	movs	r0, r3
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	b004      	add	sp, #16
 8002f3c:	bd80      	pop	{r7, pc}
	...

08002f40 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b08a      	sub	sp, #40	@ 0x28
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	60b9      	str	r1, [r7, #8]
 8002f4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f4c:	2327      	movs	r3, #39	@ 0x27
 8002f4e:	18fb      	adds	r3, r7, r3
 8002f50:	2200      	movs	r2, #0
 8002f52:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	699b      	ldr	r3, [r3, #24]
 8002f5a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002f64:	69bb      	ldr	r3, [r7, #24]
 8002f66:	2210      	movs	r2, #16
 8002f68:	4013      	ands	r3, r2
 8002f6a:	d100      	bne.n	8002f6e <I2C_IsErrorOccurred+0x2e>
 8002f6c:	e079      	b.n	8003062 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	2210      	movs	r2, #16
 8002f74:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002f76:	e057      	b.n	8003028 <I2C_IsErrorOccurred+0xe8>
 8002f78:	2227      	movs	r2, #39	@ 0x27
 8002f7a:	18bb      	adds	r3, r7, r2
 8002f7c:	18ba      	adds	r2, r7, r2
 8002f7e:	7812      	ldrb	r2, [r2, #0]
 8002f80:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	3301      	adds	r3, #1
 8002f86:	d04f      	beq.n	8003028 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002f88:	f7ff f80a 	bl	8001fa0 <HAL_GetTick>
 8002f8c:	0002      	movs	r2, r0
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	68ba      	ldr	r2, [r7, #8]
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d302      	bcc.n	8002f9e <I2C_IsErrorOccurred+0x5e>
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d144      	bne.n	8003028 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	685a      	ldr	r2, [r3, #4]
 8002fa4:	2380      	movs	r3, #128	@ 0x80
 8002fa6:	01db      	lsls	r3, r3, #7
 8002fa8:	4013      	ands	r3, r2
 8002faa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002fac:	2013      	movs	r0, #19
 8002fae:	183b      	adds	r3, r7, r0
 8002fb0:	68fa      	ldr	r2, [r7, #12]
 8002fb2:	2142      	movs	r1, #66	@ 0x42
 8002fb4:	5c52      	ldrb	r2, [r2, r1]
 8002fb6:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	699a      	ldr	r2, [r3, #24]
 8002fbe:	2380      	movs	r3, #128	@ 0x80
 8002fc0:	021b      	lsls	r3, r3, #8
 8002fc2:	401a      	ands	r2, r3
 8002fc4:	2380      	movs	r3, #128	@ 0x80
 8002fc6:	021b      	lsls	r3, r3, #8
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d126      	bne.n	800301a <I2C_IsErrorOccurred+0xda>
 8002fcc:	697a      	ldr	r2, [r7, #20]
 8002fce:	2380      	movs	r3, #128	@ 0x80
 8002fd0:	01db      	lsls	r3, r3, #7
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	d021      	beq.n	800301a <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8002fd6:	183b      	adds	r3, r7, r0
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	2b20      	cmp	r3, #32
 8002fdc:	d01d      	beq.n	800301a <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	685a      	ldr	r2, [r3, #4]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	2180      	movs	r1, #128	@ 0x80
 8002fea:	01c9      	lsls	r1, r1, #7
 8002fec:	430a      	orrs	r2, r1
 8002fee:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002ff0:	f7fe ffd6 	bl	8001fa0 <HAL_GetTick>
 8002ff4:	0003      	movs	r3, r0
 8002ff6:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ff8:	e00f      	b.n	800301a <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002ffa:	f7fe ffd1 	bl	8001fa0 <HAL_GetTick>
 8002ffe:	0002      	movs	r2, r0
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	1ad3      	subs	r3, r2, r3
 8003004:	2b19      	cmp	r3, #25
 8003006:	d908      	bls.n	800301a <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003008:	6a3b      	ldr	r3, [r7, #32]
 800300a:	2220      	movs	r2, #32
 800300c:	4313      	orrs	r3, r2
 800300e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003010:	2327      	movs	r3, #39	@ 0x27
 8003012:	18fb      	adds	r3, r7, r3
 8003014:	2201      	movs	r2, #1
 8003016:	701a      	strb	r2, [r3, #0]

              break;
 8003018:	e006      	b.n	8003028 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	699b      	ldr	r3, [r3, #24]
 8003020:	2220      	movs	r2, #32
 8003022:	4013      	ands	r3, r2
 8003024:	2b20      	cmp	r3, #32
 8003026:	d1e8      	bne.n	8002ffa <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	699b      	ldr	r3, [r3, #24]
 800302e:	2220      	movs	r2, #32
 8003030:	4013      	ands	r3, r2
 8003032:	2b20      	cmp	r3, #32
 8003034:	d004      	beq.n	8003040 <I2C_IsErrorOccurred+0x100>
 8003036:	2327      	movs	r3, #39	@ 0x27
 8003038:	18fb      	adds	r3, r7, r3
 800303a:	781b      	ldrb	r3, [r3, #0]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d09b      	beq.n	8002f78 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003040:	2327      	movs	r3, #39	@ 0x27
 8003042:	18fb      	adds	r3, r7, r3
 8003044:	781b      	ldrb	r3, [r3, #0]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d103      	bne.n	8003052 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	2220      	movs	r2, #32
 8003050:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003052:	6a3b      	ldr	r3, [r7, #32]
 8003054:	2204      	movs	r2, #4
 8003056:	4313      	orrs	r3, r2
 8003058:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800305a:	2327      	movs	r3, #39	@ 0x27
 800305c:	18fb      	adds	r3, r7, r3
 800305e:	2201      	movs	r2, #1
 8003060:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	699b      	ldr	r3, [r3, #24]
 8003068:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800306a:	69ba      	ldr	r2, [r7, #24]
 800306c:	2380      	movs	r3, #128	@ 0x80
 800306e:	005b      	lsls	r3, r3, #1
 8003070:	4013      	ands	r3, r2
 8003072:	d00c      	beq.n	800308e <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003074:	6a3b      	ldr	r3, [r7, #32]
 8003076:	2201      	movs	r2, #1
 8003078:	4313      	orrs	r3, r2
 800307a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2280      	movs	r2, #128	@ 0x80
 8003082:	0052      	lsls	r2, r2, #1
 8003084:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003086:	2327      	movs	r3, #39	@ 0x27
 8003088:	18fb      	adds	r3, r7, r3
 800308a:	2201      	movs	r2, #1
 800308c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800308e:	69ba      	ldr	r2, [r7, #24]
 8003090:	2380      	movs	r3, #128	@ 0x80
 8003092:	00db      	lsls	r3, r3, #3
 8003094:	4013      	ands	r3, r2
 8003096:	d00c      	beq.n	80030b2 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003098:	6a3b      	ldr	r3, [r7, #32]
 800309a:	2208      	movs	r2, #8
 800309c:	4313      	orrs	r3, r2
 800309e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	2280      	movs	r2, #128	@ 0x80
 80030a6:	00d2      	lsls	r2, r2, #3
 80030a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80030aa:	2327      	movs	r3, #39	@ 0x27
 80030ac:	18fb      	adds	r3, r7, r3
 80030ae:	2201      	movs	r2, #1
 80030b0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80030b2:	69ba      	ldr	r2, [r7, #24]
 80030b4:	2380      	movs	r3, #128	@ 0x80
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	4013      	ands	r3, r2
 80030ba:	d00c      	beq.n	80030d6 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80030bc:	6a3b      	ldr	r3, [r7, #32]
 80030be:	2202      	movs	r2, #2
 80030c0:	4313      	orrs	r3, r2
 80030c2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	2280      	movs	r2, #128	@ 0x80
 80030ca:	0092      	lsls	r2, r2, #2
 80030cc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80030ce:	2327      	movs	r3, #39	@ 0x27
 80030d0:	18fb      	adds	r3, r7, r3
 80030d2:	2201      	movs	r2, #1
 80030d4:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80030d6:	2327      	movs	r3, #39	@ 0x27
 80030d8:	18fb      	adds	r3, r7, r3
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d01d      	beq.n	800311c <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	0018      	movs	r0, r3
 80030e4:	f7ff fe32 	bl	8002d4c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	685a      	ldr	r2, [r3, #4]
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	490e      	ldr	r1, [pc, #56]	@ (800312c <I2C_IsErrorOccurred+0x1ec>)
 80030f4:	400a      	ands	r2, r1
 80030f6:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80030fc:	6a3b      	ldr	r3, [r7, #32]
 80030fe:	431a      	orrs	r2, r3
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2241      	movs	r2, #65	@ 0x41
 8003108:	2120      	movs	r1, #32
 800310a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2242      	movs	r2, #66	@ 0x42
 8003110:	2100      	movs	r1, #0
 8003112:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2240      	movs	r2, #64	@ 0x40
 8003118:	2100      	movs	r1, #0
 800311a:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800311c:	2327      	movs	r3, #39	@ 0x27
 800311e:	18fb      	adds	r3, r7, r3
 8003120:	781b      	ldrb	r3, [r3, #0]
}
 8003122:	0018      	movs	r0, r3
 8003124:	46bd      	mov	sp, r7
 8003126:	b00a      	add	sp, #40	@ 0x28
 8003128:	bd80      	pop	{r7, pc}
 800312a:	46c0      	nop			@ (mov r8, r8)
 800312c:	fe00e800 	.word	0xfe00e800

08003130 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003130:	b590      	push	{r4, r7, lr}
 8003132:	b087      	sub	sp, #28
 8003134:	af00      	add	r7, sp, #0
 8003136:	60f8      	str	r0, [r7, #12]
 8003138:	0008      	movs	r0, r1
 800313a:	0011      	movs	r1, r2
 800313c:	607b      	str	r3, [r7, #4]
 800313e:	240a      	movs	r4, #10
 8003140:	193b      	adds	r3, r7, r4
 8003142:	1c02      	adds	r2, r0, #0
 8003144:	801a      	strh	r2, [r3, #0]
 8003146:	2009      	movs	r0, #9
 8003148:	183b      	adds	r3, r7, r0
 800314a:	1c0a      	adds	r2, r1, #0
 800314c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800314e:	193b      	adds	r3, r7, r4
 8003150:	881b      	ldrh	r3, [r3, #0]
 8003152:	059b      	lsls	r3, r3, #22
 8003154:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003156:	183b      	adds	r3, r7, r0
 8003158:	781b      	ldrb	r3, [r3, #0]
 800315a:	0419      	lsls	r1, r3, #16
 800315c:	23ff      	movs	r3, #255	@ 0xff
 800315e:	041b      	lsls	r3, r3, #16
 8003160:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003162:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800316a:	4313      	orrs	r3, r2
 800316c:	005b      	lsls	r3, r3, #1
 800316e:	085b      	lsrs	r3, r3, #1
 8003170:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800317a:	0d51      	lsrs	r1, r2, #21
 800317c:	2280      	movs	r2, #128	@ 0x80
 800317e:	00d2      	lsls	r2, r2, #3
 8003180:	400a      	ands	r2, r1
 8003182:	4907      	ldr	r1, [pc, #28]	@ (80031a0 <I2C_TransferConfig+0x70>)
 8003184:	430a      	orrs	r2, r1
 8003186:	43d2      	mvns	r2, r2
 8003188:	401a      	ands	r2, r3
 800318a:	0011      	movs	r1, r2
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	697a      	ldr	r2, [r7, #20]
 8003192:	430a      	orrs	r2, r1
 8003194:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003196:	46c0      	nop			@ (mov r8, r8)
 8003198:	46bd      	mov	sp, r7
 800319a:	b007      	add	sp, #28
 800319c:	bd90      	pop	{r4, r7, pc}
 800319e:	46c0      	nop			@ (mov r8, r8)
 80031a0:	03ff63ff 	.word	0x03ff63ff

080031a4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
 80031ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2241      	movs	r2, #65	@ 0x41
 80031b2:	5c9b      	ldrb	r3, [r3, r2]
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	2b20      	cmp	r3, #32
 80031b8:	d138      	bne.n	800322c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2240      	movs	r2, #64	@ 0x40
 80031be:	5c9b      	ldrb	r3, [r3, r2]
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d101      	bne.n	80031c8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80031c4:	2302      	movs	r3, #2
 80031c6:	e032      	b.n	800322e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2240      	movs	r2, #64	@ 0x40
 80031cc:	2101      	movs	r1, #1
 80031ce:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2241      	movs	r2, #65	@ 0x41
 80031d4:	2124      	movs	r1, #36	@ 0x24
 80031d6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	2101      	movs	r1, #1
 80031e4:	438a      	bics	r2, r1
 80031e6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4911      	ldr	r1, [pc, #68]	@ (8003238 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80031f4:	400a      	ands	r2, r1
 80031f6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	6819      	ldr	r1, [r3, #0]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	683a      	ldr	r2, [r7, #0]
 8003204:	430a      	orrs	r2, r1
 8003206:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	2101      	movs	r1, #1
 8003214:	430a      	orrs	r2, r1
 8003216:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2241      	movs	r2, #65	@ 0x41
 800321c:	2120      	movs	r1, #32
 800321e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2240      	movs	r2, #64	@ 0x40
 8003224:	2100      	movs	r1, #0
 8003226:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003228:	2300      	movs	r3, #0
 800322a:	e000      	b.n	800322e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800322c:	2302      	movs	r3, #2
  }
}
 800322e:	0018      	movs	r0, r3
 8003230:	46bd      	mov	sp, r7
 8003232:	b002      	add	sp, #8
 8003234:	bd80      	pop	{r7, pc}
 8003236:	46c0      	nop			@ (mov r8, r8)
 8003238:	ffffefff 	.word	0xffffefff

0800323c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2241      	movs	r2, #65	@ 0x41
 800324a:	5c9b      	ldrb	r3, [r3, r2]
 800324c:	b2db      	uxtb	r3, r3
 800324e:	2b20      	cmp	r3, #32
 8003250:	d139      	bne.n	80032c6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2240      	movs	r2, #64	@ 0x40
 8003256:	5c9b      	ldrb	r3, [r3, r2]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d101      	bne.n	8003260 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800325c:	2302      	movs	r3, #2
 800325e:	e033      	b.n	80032c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2240      	movs	r2, #64	@ 0x40
 8003264:	2101      	movs	r1, #1
 8003266:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2241      	movs	r2, #65	@ 0x41
 800326c:	2124      	movs	r1, #36	@ 0x24
 800326e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2101      	movs	r1, #1
 800327c:	438a      	bics	r2, r1
 800327e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	4a11      	ldr	r2, [pc, #68]	@ (80032d0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800328c:	4013      	ands	r3, r2
 800328e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	021b      	lsls	r3, r3, #8
 8003294:	68fa      	ldr	r2, [r7, #12]
 8003296:	4313      	orrs	r3, r2
 8003298:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	68fa      	ldr	r2, [r7, #12]
 80032a0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2101      	movs	r1, #1
 80032ae:	430a      	orrs	r2, r1
 80032b0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2241      	movs	r2, #65	@ 0x41
 80032b6:	2120      	movs	r1, #32
 80032b8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2240      	movs	r2, #64	@ 0x40
 80032be:	2100      	movs	r1, #0
 80032c0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80032c2:	2300      	movs	r3, #0
 80032c4:	e000      	b.n	80032c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80032c6:	2302      	movs	r3, #2
  }
}
 80032c8:	0018      	movs	r0, r3
 80032ca:	46bd      	mov	sp, r7
 80032cc:	b004      	add	sp, #16
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	fffff0ff 	.word	0xfffff0ff

080032d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032d4:	b5b0      	push	{r4, r5, r7, lr}
 80032d6:	b08a      	sub	sp, #40	@ 0x28
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d102      	bne.n	80032e8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	f000 fbaf 	bl	8003a46 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032e8:	4bcf      	ldr	r3, [pc, #828]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	220c      	movs	r2, #12
 80032ee:	4013      	ands	r3, r2
 80032f0:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032f2:	4bcd      	ldr	r3, [pc, #820]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 80032f4:	68da      	ldr	r2, [r3, #12]
 80032f6:	2380      	movs	r3, #128	@ 0x80
 80032f8:	025b      	lsls	r3, r3, #9
 80032fa:	4013      	ands	r3, r2
 80032fc:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	2201      	movs	r2, #1
 8003304:	4013      	ands	r3, r2
 8003306:	d100      	bne.n	800330a <HAL_RCC_OscConfig+0x36>
 8003308:	e07e      	b.n	8003408 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800330a:	6a3b      	ldr	r3, [r7, #32]
 800330c:	2b08      	cmp	r3, #8
 800330e:	d007      	beq.n	8003320 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003310:	6a3b      	ldr	r3, [r7, #32]
 8003312:	2b0c      	cmp	r3, #12
 8003314:	d112      	bne.n	800333c <HAL_RCC_OscConfig+0x68>
 8003316:	69fa      	ldr	r2, [r7, #28]
 8003318:	2380      	movs	r3, #128	@ 0x80
 800331a:	025b      	lsls	r3, r3, #9
 800331c:	429a      	cmp	r2, r3
 800331e:	d10d      	bne.n	800333c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003320:	4bc1      	ldr	r3, [pc, #772]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	2380      	movs	r3, #128	@ 0x80
 8003326:	029b      	lsls	r3, r3, #10
 8003328:	4013      	ands	r3, r2
 800332a:	d100      	bne.n	800332e <HAL_RCC_OscConfig+0x5a>
 800332c:	e06b      	b.n	8003406 <HAL_RCC_OscConfig+0x132>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d167      	bne.n	8003406 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	f000 fb85 	bl	8003a46 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	685a      	ldr	r2, [r3, #4]
 8003340:	2380      	movs	r3, #128	@ 0x80
 8003342:	025b      	lsls	r3, r3, #9
 8003344:	429a      	cmp	r2, r3
 8003346:	d107      	bne.n	8003358 <HAL_RCC_OscConfig+0x84>
 8003348:	4bb7      	ldr	r3, [pc, #732]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	4bb6      	ldr	r3, [pc, #728]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 800334e:	2180      	movs	r1, #128	@ 0x80
 8003350:	0249      	lsls	r1, r1, #9
 8003352:	430a      	orrs	r2, r1
 8003354:	601a      	str	r2, [r3, #0]
 8003356:	e027      	b.n	80033a8 <HAL_RCC_OscConfig+0xd4>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	685a      	ldr	r2, [r3, #4]
 800335c:	23a0      	movs	r3, #160	@ 0xa0
 800335e:	02db      	lsls	r3, r3, #11
 8003360:	429a      	cmp	r2, r3
 8003362:	d10e      	bne.n	8003382 <HAL_RCC_OscConfig+0xae>
 8003364:	4bb0      	ldr	r3, [pc, #704]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	4baf      	ldr	r3, [pc, #700]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 800336a:	2180      	movs	r1, #128	@ 0x80
 800336c:	02c9      	lsls	r1, r1, #11
 800336e:	430a      	orrs	r2, r1
 8003370:	601a      	str	r2, [r3, #0]
 8003372:	4bad      	ldr	r3, [pc, #692]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	4bac      	ldr	r3, [pc, #688]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 8003378:	2180      	movs	r1, #128	@ 0x80
 800337a:	0249      	lsls	r1, r1, #9
 800337c:	430a      	orrs	r2, r1
 800337e:	601a      	str	r2, [r3, #0]
 8003380:	e012      	b.n	80033a8 <HAL_RCC_OscConfig+0xd4>
 8003382:	4ba9      	ldr	r3, [pc, #676]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	4ba8      	ldr	r3, [pc, #672]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 8003388:	49a8      	ldr	r1, [pc, #672]	@ (800362c <HAL_RCC_OscConfig+0x358>)
 800338a:	400a      	ands	r2, r1
 800338c:	601a      	str	r2, [r3, #0]
 800338e:	4ba6      	ldr	r3, [pc, #664]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	2380      	movs	r3, #128	@ 0x80
 8003394:	025b      	lsls	r3, r3, #9
 8003396:	4013      	ands	r3, r2
 8003398:	60fb      	str	r3, [r7, #12]
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	4ba2      	ldr	r3, [pc, #648]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	4ba1      	ldr	r3, [pc, #644]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 80033a2:	49a3      	ldr	r1, [pc, #652]	@ (8003630 <HAL_RCC_OscConfig+0x35c>)
 80033a4:	400a      	ands	r2, r1
 80033a6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d015      	beq.n	80033dc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033b0:	f7fe fdf6 	bl	8001fa0 <HAL_GetTick>
 80033b4:	0003      	movs	r3, r0
 80033b6:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80033b8:	e009      	b.n	80033ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80033ba:	f7fe fdf1 	bl	8001fa0 <HAL_GetTick>
 80033be:	0002      	movs	r2, r0
 80033c0:	69bb      	ldr	r3, [r7, #24]
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	2b64      	cmp	r3, #100	@ 0x64
 80033c6:	d902      	bls.n	80033ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80033c8:	2303      	movs	r3, #3
 80033ca:	f000 fb3c 	bl	8003a46 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80033ce:	4b96      	ldr	r3, [pc, #600]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	2380      	movs	r3, #128	@ 0x80
 80033d4:	029b      	lsls	r3, r3, #10
 80033d6:	4013      	ands	r3, r2
 80033d8:	d0ef      	beq.n	80033ba <HAL_RCC_OscConfig+0xe6>
 80033da:	e015      	b.n	8003408 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033dc:	f7fe fde0 	bl	8001fa0 <HAL_GetTick>
 80033e0:	0003      	movs	r3, r0
 80033e2:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80033e4:	e008      	b.n	80033f8 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80033e6:	f7fe fddb 	bl	8001fa0 <HAL_GetTick>
 80033ea:	0002      	movs	r2, r0
 80033ec:	69bb      	ldr	r3, [r7, #24]
 80033ee:	1ad3      	subs	r3, r2, r3
 80033f0:	2b64      	cmp	r3, #100	@ 0x64
 80033f2:	d901      	bls.n	80033f8 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80033f4:	2303      	movs	r3, #3
 80033f6:	e326      	b.n	8003a46 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80033f8:	4b8b      	ldr	r3, [pc, #556]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	2380      	movs	r3, #128	@ 0x80
 80033fe:	029b      	lsls	r3, r3, #10
 8003400:	4013      	ands	r3, r2
 8003402:	d1f0      	bne.n	80033e6 <HAL_RCC_OscConfig+0x112>
 8003404:	e000      	b.n	8003408 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003406:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	2202      	movs	r2, #2
 800340e:	4013      	ands	r3, r2
 8003410:	d100      	bne.n	8003414 <HAL_RCC_OscConfig+0x140>
 8003412:	e08b      	b.n	800352c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800341a:	6a3b      	ldr	r3, [r7, #32]
 800341c:	2b04      	cmp	r3, #4
 800341e:	d005      	beq.n	800342c <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003420:	6a3b      	ldr	r3, [r7, #32]
 8003422:	2b0c      	cmp	r3, #12
 8003424:	d13e      	bne.n	80034a4 <HAL_RCC_OscConfig+0x1d0>
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d13b      	bne.n	80034a4 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800342c:	4b7e      	ldr	r3, [pc, #504]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2204      	movs	r2, #4
 8003432:	4013      	ands	r3, r2
 8003434:	d004      	beq.n	8003440 <HAL_RCC_OscConfig+0x16c>
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d101      	bne.n	8003440 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e302      	b.n	8003a46 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003440:	4b79      	ldr	r3, [pc, #484]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	4a7b      	ldr	r2, [pc, #492]	@ (8003634 <HAL_RCC_OscConfig+0x360>)
 8003446:	4013      	ands	r3, r2
 8003448:	0019      	movs	r1, r3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	691b      	ldr	r3, [r3, #16]
 800344e:	021a      	lsls	r2, r3, #8
 8003450:	4b75      	ldr	r3, [pc, #468]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 8003452:	430a      	orrs	r2, r1
 8003454:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003456:	4b74      	ldr	r3, [pc, #464]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	2209      	movs	r2, #9
 800345c:	4393      	bics	r3, r2
 800345e:	0019      	movs	r1, r3
 8003460:	4b71      	ldr	r3, [pc, #452]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 8003462:	697a      	ldr	r2, [r7, #20]
 8003464:	430a      	orrs	r2, r1
 8003466:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003468:	f000 fc40 	bl	8003cec <HAL_RCC_GetSysClockFreq>
 800346c:	0001      	movs	r1, r0
 800346e:	4b6e      	ldr	r3, [pc, #440]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 8003470:	68db      	ldr	r3, [r3, #12]
 8003472:	091b      	lsrs	r3, r3, #4
 8003474:	220f      	movs	r2, #15
 8003476:	4013      	ands	r3, r2
 8003478:	4a6f      	ldr	r2, [pc, #444]	@ (8003638 <HAL_RCC_OscConfig+0x364>)
 800347a:	5cd3      	ldrb	r3, [r2, r3]
 800347c:	000a      	movs	r2, r1
 800347e:	40da      	lsrs	r2, r3
 8003480:	4b6e      	ldr	r3, [pc, #440]	@ (800363c <HAL_RCC_OscConfig+0x368>)
 8003482:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8003484:	4b6e      	ldr	r3, [pc, #440]	@ (8003640 <HAL_RCC_OscConfig+0x36c>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	2513      	movs	r5, #19
 800348a:	197c      	adds	r4, r7, r5
 800348c:	0018      	movs	r0, r3
 800348e:	f7fe fd41 	bl	8001f14 <HAL_InitTick>
 8003492:	0003      	movs	r3, r0
 8003494:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8003496:	197b      	adds	r3, r7, r5
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d046      	beq.n	800352c <HAL_RCC_OscConfig+0x258>
      {
        return status;
 800349e:	197b      	adds	r3, r7, r5
 80034a0:	781b      	ldrb	r3, [r3, #0]
 80034a2:	e2d0      	b.n	8003a46 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d027      	beq.n	80034fa <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80034aa:	4b5f      	ldr	r3, [pc, #380]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	2209      	movs	r2, #9
 80034b0:	4393      	bics	r3, r2
 80034b2:	0019      	movs	r1, r3
 80034b4:	4b5c      	ldr	r3, [pc, #368]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 80034b6:	697a      	ldr	r2, [r7, #20]
 80034b8:	430a      	orrs	r2, r1
 80034ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034bc:	f7fe fd70 	bl	8001fa0 <HAL_GetTick>
 80034c0:	0003      	movs	r3, r0
 80034c2:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80034c4:	e008      	b.n	80034d8 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80034c6:	f7fe fd6b 	bl	8001fa0 <HAL_GetTick>
 80034ca:	0002      	movs	r2, r0
 80034cc:	69bb      	ldr	r3, [r7, #24]
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	2b02      	cmp	r3, #2
 80034d2:	d901      	bls.n	80034d8 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 80034d4:	2303      	movs	r3, #3
 80034d6:	e2b6      	b.n	8003a46 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80034d8:	4b53      	ldr	r3, [pc, #332]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	2204      	movs	r2, #4
 80034de:	4013      	ands	r3, r2
 80034e0:	d0f1      	beq.n	80034c6 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034e2:	4b51      	ldr	r3, [pc, #324]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	4a53      	ldr	r2, [pc, #332]	@ (8003634 <HAL_RCC_OscConfig+0x360>)
 80034e8:	4013      	ands	r3, r2
 80034ea:	0019      	movs	r1, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	691b      	ldr	r3, [r3, #16]
 80034f0:	021a      	lsls	r2, r3, #8
 80034f2:	4b4d      	ldr	r3, [pc, #308]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 80034f4:	430a      	orrs	r2, r1
 80034f6:	605a      	str	r2, [r3, #4]
 80034f8:	e018      	b.n	800352c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034fa:	4b4b      	ldr	r3, [pc, #300]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	4b4a      	ldr	r3, [pc, #296]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 8003500:	2101      	movs	r1, #1
 8003502:	438a      	bics	r2, r1
 8003504:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003506:	f7fe fd4b 	bl	8001fa0 <HAL_GetTick>
 800350a:	0003      	movs	r3, r0
 800350c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800350e:	e008      	b.n	8003522 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003510:	f7fe fd46 	bl	8001fa0 <HAL_GetTick>
 8003514:	0002      	movs	r2, r0
 8003516:	69bb      	ldr	r3, [r7, #24]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	2b02      	cmp	r3, #2
 800351c:	d901      	bls.n	8003522 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e291      	b.n	8003a46 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003522:	4b41      	ldr	r3, [pc, #260]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	2204      	movs	r2, #4
 8003528:	4013      	ands	r3, r2
 800352a:	d1f1      	bne.n	8003510 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	2210      	movs	r2, #16
 8003532:	4013      	ands	r3, r2
 8003534:	d100      	bne.n	8003538 <HAL_RCC_OscConfig+0x264>
 8003536:	e0a1      	b.n	800367c <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003538:	6a3b      	ldr	r3, [r7, #32]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d140      	bne.n	80035c0 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800353e:	4b3a      	ldr	r3, [pc, #232]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	2380      	movs	r3, #128	@ 0x80
 8003544:	009b      	lsls	r3, r3, #2
 8003546:	4013      	ands	r3, r2
 8003548:	d005      	beq.n	8003556 <HAL_RCC_OscConfig+0x282>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	69db      	ldr	r3, [r3, #28]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d101      	bne.n	8003556 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e277      	b.n	8003a46 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003556:	4b34      	ldr	r3, [pc, #208]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	4a3a      	ldr	r2, [pc, #232]	@ (8003644 <HAL_RCC_OscConfig+0x370>)
 800355c:	4013      	ands	r3, r2
 800355e:	0019      	movs	r1, r3
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003564:	4b30      	ldr	r3, [pc, #192]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 8003566:	430a      	orrs	r2, r1
 8003568:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800356a:	4b2f      	ldr	r3, [pc, #188]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	021b      	lsls	r3, r3, #8
 8003570:	0a19      	lsrs	r1, r3, #8
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a1b      	ldr	r3, [r3, #32]
 8003576:	061a      	lsls	r2, r3, #24
 8003578:	4b2b      	ldr	r3, [pc, #172]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 800357a:	430a      	orrs	r2, r1
 800357c:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003582:	0b5b      	lsrs	r3, r3, #13
 8003584:	3301      	adds	r3, #1
 8003586:	2280      	movs	r2, #128	@ 0x80
 8003588:	0212      	lsls	r2, r2, #8
 800358a:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800358c:	4b26      	ldr	r3, [pc, #152]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	091b      	lsrs	r3, r3, #4
 8003592:	210f      	movs	r1, #15
 8003594:	400b      	ands	r3, r1
 8003596:	4928      	ldr	r1, [pc, #160]	@ (8003638 <HAL_RCC_OscConfig+0x364>)
 8003598:	5ccb      	ldrb	r3, [r1, r3]
 800359a:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800359c:	4b27      	ldr	r3, [pc, #156]	@ (800363c <HAL_RCC_OscConfig+0x368>)
 800359e:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80035a0:	4b27      	ldr	r3, [pc, #156]	@ (8003640 <HAL_RCC_OscConfig+0x36c>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	2513      	movs	r5, #19
 80035a6:	197c      	adds	r4, r7, r5
 80035a8:	0018      	movs	r0, r3
 80035aa:	f7fe fcb3 	bl	8001f14 <HAL_InitTick>
 80035ae:	0003      	movs	r3, r0
 80035b0:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80035b2:	197b      	adds	r3, r7, r5
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d060      	beq.n	800367c <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 80035ba:	197b      	adds	r3, r7, r5
 80035bc:	781b      	ldrb	r3, [r3, #0]
 80035be:	e242      	b.n	8003a46 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	69db      	ldr	r3, [r3, #28]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d03f      	beq.n	8003648 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80035c8:	4b17      	ldr	r3, [pc, #92]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	4b16      	ldr	r3, [pc, #88]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 80035ce:	2180      	movs	r1, #128	@ 0x80
 80035d0:	0049      	lsls	r1, r1, #1
 80035d2:	430a      	orrs	r2, r1
 80035d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035d6:	f7fe fce3 	bl	8001fa0 <HAL_GetTick>
 80035da:	0003      	movs	r3, r0
 80035dc:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80035de:	e008      	b.n	80035f2 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80035e0:	f7fe fcde 	bl	8001fa0 <HAL_GetTick>
 80035e4:	0002      	movs	r2, r0
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	d901      	bls.n	80035f2 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e229      	b.n	8003a46 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80035f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	2380      	movs	r3, #128	@ 0x80
 80035f8:	009b      	lsls	r3, r3, #2
 80035fa:	4013      	ands	r3, r2
 80035fc:	d0f0      	beq.n	80035e0 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80035fe:	4b0a      	ldr	r3, [pc, #40]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	4a10      	ldr	r2, [pc, #64]	@ (8003644 <HAL_RCC_OscConfig+0x370>)
 8003604:	4013      	ands	r3, r2
 8003606:	0019      	movs	r1, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800360c:	4b06      	ldr	r3, [pc, #24]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 800360e:	430a      	orrs	r2, r1
 8003610:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003612:	4b05      	ldr	r3, [pc, #20]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	021b      	lsls	r3, r3, #8
 8003618:	0a19      	lsrs	r1, r3, #8
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6a1b      	ldr	r3, [r3, #32]
 800361e:	061a      	lsls	r2, r3, #24
 8003620:	4b01      	ldr	r3, [pc, #4]	@ (8003628 <HAL_RCC_OscConfig+0x354>)
 8003622:	430a      	orrs	r2, r1
 8003624:	605a      	str	r2, [r3, #4]
 8003626:	e029      	b.n	800367c <HAL_RCC_OscConfig+0x3a8>
 8003628:	40021000 	.word	0x40021000
 800362c:	fffeffff 	.word	0xfffeffff
 8003630:	fffbffff 	.word	0xfffbffff
 8003634:	ffffe0ff 	.word	0xffffe0ff
 8003638:	080089b4 	.word	0x080089b4
 800363c:	20000648 	.word	0x20000648
 8003640:	2000064c 	.word	0x2000064c
 8003644:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003648:	4bbd      	ldr	r3, [pc, #756]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	4bbc      	ldr	r3, [pc, #752]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 800364e:	49bd      	ldr	r1, [pc, #756]	@ (8003944 <HAL_RCC_OscConfig+0x670>)
 8003650:	400a      	ands	r2, r1
 8003652:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003654:	f7fe fca4 	bl	8001fa0 <HAL_GetTick>
 8003658:	0003      	movs	r3, r0
 800365a:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800365c:	e008      	b.n	8003670 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800365e:	f7fe fc9f 	bl	8001fa0 <HAL_GetTick>
 8003662:	0002      	movs	r2, r0
 8003664:	69bb      	ldr	r3, [r7, #24]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	2b02      	cmp	r3, #2
 800366a:	d901      	bls.n	8003670 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e1ea      	b.n	8003a46 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003670:	4bb3      	ldr	r3, [pc, #716]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	2380      	movs	r3, #128	@ 0x80
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	4013      	ands	r3, r2
 800367a:	d1f0      	bne.n	800365e <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	2208      	movs	r2, #8
 8003682:	4013      	ands	r3, r2
 8003684:	d036      	beq.n	80036f4 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	695b      	ldr	r3, [r3, #20]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d019      	beq.n	80036c2 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800368e:	4bac      	ldr	r3, [pc, #688]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 8003690:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003692:	4bab      	ldr	r3, [pc, #684]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 8003694:	2101      	movs	r1, #1
 8003696:	430a      	orrs	r2, r1
 8003698:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800369a:	f7fe fc81 	bl	8001fa0 <HAL_GetTick>
 800369e:	0003      	movs	r3, r0
 80036a0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80036a2:	e008      	b.n	80036b6 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036a4:	f7fe fc7c 	bl	8001fa0 <HAL_GetTick>
 80036a8:	0002      	movs	r2, r0
 80036aa:	69bb      	ldr	r3, [r7, #24]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d901      	bls.n	80036b6 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e1c7      	b.n	8003a46 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80036b6:	4ba2      	ldr	r3, [pc, #648]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 80036b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036ba:	2202      	movs	r2, #2
 80036bc:	4013      	ands	r3, r2
 80036be:	d0f1      	beq.n	80036a4 <HAL_RCC_OscConfig+0x3d0>
 80036c0:	e018      	b.n	80036f4 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036c2:	4b9f      	ldr	r3, [pc, #636]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 80036c4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80036c6:	4b9e      	ldr	r3, [pc, #632]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 80036c8:	2101      	movs	r1, #1
 80036ca:	438a      	bics	r2, r1
 80036cc:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036ce:	f7fe fc67 	bl	8001fa0 <HAL_GetTick>
 80036d2:	0003      	movs	r3, r0
 80036d4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80036d6:	e008      	b.n	80036ea <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036d8:	f7fe fc62 	bl	8001fa0 <HAL_GetTick>
 80036dc:	0002      	movs	r2, r0
 80036de:	69bb      	ldr	r3, [r7, #24]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e1ad      	b.n	8003a46 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80036ea:	4b95      	ldr	r3, [pc, #596]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 80036ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036ee:	2202      	movs	r2, #2
 80036f0:	4013      	ands	r3, r2
 80036f2:	d1f1      	bne.n	80036d8 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	2204      	movs	r2, #4
 80036fa:	4013      	ands	r3, r2
 80036fc:	d100      	bne.n	8003700 <HAL_RCC_OscConfig+0x42c>
 80036fe:	e0ae      	b.n	800385e <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003700:	2027      	movs	r0, #39	@ 0x27
 8003702:	183b      	adds	r3, r7, r0
 8003704:	2200      	movs	r2, #0
 8003706:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003708:	4b8d      	ldr	r3, [pc, #564]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 800370a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800370c:	2380      	movs	r3, #128	@ 0x80
 800370e:	055b      	lsls	r3, r3, #21
 8003710:	4013      	ands	r3, r2
 8003712:	d109      	bne.n	8003728 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003714:	4b8a      	ldr	r3, [pc, #552]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 8003716:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003718:	4b89      	ldr	r3, [pc, #548]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 800371a:	2180      	movs	r1, #128	@ 0x80
 800371c:	0549      	lsls	r1, r1, #21
 800371e:	430a      	orrs	r2, r1
 8003720:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8003722:	183b      	adds	r3, r7, r0
 8003724:	2201      	movs	r2, #1
 8003726:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003728:	4b87      	ldr	r3, [pc, #540]	@ (8003948 <HAL_RCC_OscConfig+0x674>)
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	2380      	movs	r3, #128	@ 0x80
 800372e:	005b      	lsls	r3, r3, #1
 8003730:	4013      	ands	r3, r2
 8003732:	d11a      	bne.n	800376a <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003734:	4b84      	ldr	r3, [pc, #528]	@ (8003948 <HAL_RCC_OscConfig+0x674>)
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	4b83      	ldr	r3, [pc, #524]	@ (8003948 <HAL_RCC_OscConfig+0x674>)
 800373a:	2180      	movs	r1, #128	@ 0x80
 800373c:	0049      	lsls	r1, r1, #1
 800373e:	430a      	orrs	r2, r1
 8003740:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003742:	f7fe fc2d 	bl	8001fa0 <HAL_GetTick>
 8003746:	0003      	movs	r3, r0
 8003748:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800374a:	e008      	b.n	800375e <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800374c:	f7fe fc28 	bl	8001fa0 <HAL_GetTick>
 8003750:	0002      	movs	r2, r0
 8003752:	69bb      	ldr	r3, [r7, #24]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	2b64      	cmp	r3, #100	@ 0x64
 8003758:	d901      	bls.n	800375e <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 800375a:	2303      	movs	r3, #3
 800375c:	e173      	b.n	8003a46 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800375e:	4b7a      	ldr	r3, [pc, #488]	@ (8003948 <HAL_RCC_OscConfig+0x674>)
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	2380      	movs	r3, #128	@ 0x80
 8003764:	005b      	lsls	r3, r3, #1
 8003766:	4013      	ands	r3, r2
 8003768:	d0f0      	beq.n	800374c <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	689a      	ldr	r2, [r3, #8]
 800376e:	2380      	movs	r3, #128	@ 0x80
 8003770:	005b      	lsls	r3, r3, #1
 8003772:	429a      	cmp	r2, r3
 8003774:	d107      	bne.n	8003786 <HAL_RCC_OscConfig+0x4b2>
 8003776:	4b72      	ldr	r3, [pc, #456]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 8003778:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800377a:	4b71      	ldr	r3, [pc, #452]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 800377c:	2180      	movs	r1, #128	@ 0x80
 800377e:	0049      	lsls	r1, r1, #1
 8003780:	430a      	orrs	r2, r1
 8003782:	651a      	str	r2, [r3, #80]	@ 0x50
 8003784:	e031      	b.n	80037ea <HAL_RCC_OscConfig+0x516>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d10c      	bne.n	80037a8 <HAL_RCC_OscConfig+0x4d4>
 800378e:	4b6c      	ldr	r3, [pc, #432]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 8003790:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003792:	4b6b      	ldr	r3, [pc, #428]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 8003794:	496b      	ldr	r1, [pc, #428]	@ (8003944 <HAL_RCC_OscConfig+0x670>)
 8003796:	400a      	ands	r2, r1
 8003798:	651a      	str	r2, [r3, #80]	@ 0x50
 800379a:	4b69      	ldr	r3, [pc, #420]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 800379c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800379e:	4b68      	ldr	r3, [pc, #416]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 80037a0:	496a      	ldr	r1, [pc, #424]	@ (800394c <HAL_RCC_OscConfig+0x678>)
 80037a2:	400a      	ands	r2, r1
 80037a4:	651a      	str	r2, [r3, #80]	@ 0x50
 80037a6:	e020      	b.n	80037ea <HAL_RCC_OscConfig+0x516>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	689a      	ldr	r2, [r3, #8]
 80037ac:	23a0      	movs	r3, #160	@ 0xa0
 80037ae:	00db      	lsls	r3, r3, #3
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d10e      	bne.n	80037d2 <HAL_RCC_OscConfig+0x4fe>
 80037b4:	4b62      	ldr	r3, [pc, #392]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 80037b6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80037b8:	4b61      	ldr	r3, [pc, #388]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 80037ba:	2180      	movs	r1, #128	@ 0x80
 80037bc:	00c9      	lsls	r1, r1, #3
 80037be:	430a      	orrs	r2, r1
 80037c0:	651a      	str	r2, [r3, #80]	@ 0x50
 80037c2:	4b5f      	ldr	r3, [pc, #380]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 80037c4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80037c6:	4b5e      	ldr	r3, [pc, #376]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 80037c8:	2180      	movs	r1, #128	@ 0x80
 80037ca:	0049      	lsls	r1, r1, #1
 80037cc:	430a      	orrs	r2, r1
 80037ce:	651a      	str	r2, [r3, #80]	@ 0x50
 80037d0:	e00b      	b.n	80037ea <HAL_RCC_OscConfig+0x516>
 80037d2:	4b5b      	ldr	r3, [pc, #364]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 80037d4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80037d6:	4b5a      	ldr	r3, [pc, #360]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 80037d8:	495a      	ldr	r1, [pc, #360]	@ (8003944 <HAL_RCC_OscConfig+0x670>)
 80037da:	400a      	ands	r2, r1
 80037dc:	651a      	str	r2, [r3, #80]	@ 0x50
 80037de:	4b58      	ldr	r3, [pc, #352]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 80037e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80037e2:	4b57      	ldr	r3, [pc, #348]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 80037e4:	4959      	ldr	r1, [pc, #356]	@ (800394c <HAL_RCC_OscConfig+0x678>)
 80037e6:	400a      	ands	r2, r1
 80037e8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d015      	beq.n	800381e <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037f2:	f7fe fbd5 	bl	8001fa0 <HAL_GetTick>
 80037f6:	0003      	movs	r3, r0
 80037f8:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80037fa:	e009      	b.n	8003810 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037fc:	f7fe fbd0 	bl	8001fa0 <HAL_GetTick>
 8003800:	0002      	movs	r2, r0
 8003802:	69bb      	ldr	r3, [r7, #24]
 8003804:	1ad3      	subs	r3, r2, r3
 8003806:	4a52      	ldr	r2, [pc, #328]	@ (8003950 <HAL_RCC_OscConfig+0x67c>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d901      	bls.n	8003810 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 800380c:	2303      	movs	r3, #3
 800380e:	e11a      	b.n	8003a46 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003810:	4b4b      	ldr	r3, [pc, #300]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 8003812:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003814:	2380      	movs	r3, #128	@ 0x80
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	4013      	ands	r3, r2
 800381a:	d0ef      	beq.n	80037fc <HAL_RCC_OscConfig+0x528>
 800381c:	e014      	b.n	8003848 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800381e:	f7fe fbbf 	bl	8001fa0 <HAL_GetTick>
 8003822:	0003      	movs	r3, r0
 8003824:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003826:	e009      	b.n	800383c <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003828:	f7fe fbba 	bl	8001fa0 <HAL_GetTick>
 800382c:	0002      	movs	r2, r0
 800382e:	69bb      	ldr	r3, [r7, #24]
 8003830:	1ad3      	subs	r3, r2, r3
 8003832:	4a47      	ldr	r2, [pc, #284]	@ (8003950 <HAL_RCC_OscConfig+0x67c>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d901      	bls.n	800383c <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e104      	b.n	8003a46 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800383c:	4b40      	ldr	r3, [pc, #256]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 800383e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003840:	2380      	movs	r3, #128	@ 0x80
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	4013      	ands	r3, r2
 8003846:	d1ef      	bne.n	8003828 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003848:	2327      	movs	r3, #39	@ 0x27
 800384a:	18fb      	adds	r3, r7, r3
 800384c:	781b      	ldrb	r3, [r3, #0]
 800384e:	2b01      	cmp	r3, #1
 8003850:	d105      	bne.n	800385e <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003852:	4b3b      	ldr	r3, [pc, #236]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 8003854:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003856:	4b3a      	ldr	r3, [pc, #232]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 8003858:	493e      	ldr	r1, [pc, #248]	@ (8003954 <HAL_RCC_OscConfig+0x680>)
 800385a:	400a      	ands	r2, r1
 800385c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	2220      	movs	r2, #32
 8003864:	4013      	ands	r3, r2
 8003866:	d049      	beq.n	80038fc <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	699b      	ldr	r3, [r3, #24]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d026      	beq.n	80038be <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8003870:	4b33      	ldr	r3, [pc, #204]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 8003872:	689a      	ldr	r2, [r3, #8]
 8003874:	4b32      	ldr	r3, [pc, #200]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 8003876:	2101      	movs	r1, #1
 8003878:	430a      	orrs	r2, r1
 800387a:	609a      	str	r2, [r3, #8]
 800387c:	4b30      	ldr	r3, [pc, #192]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 800387e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003880:	4b2f      	ldr	r3, [pc, #188]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 8003882:	2101      	movs	r1, #1
 8003884:	430a      	orrs	r2, r1
 8003886:	635a      	str	r2, [r3, #52]	@ 0x34
 8003888:	4b33      	ldr	r3, [pc, #204]	@ (8003958 <HAL_RCC_OscConfig+0x684>)
 800388a:	6a1a      	ldr	r2, [r3, #32]
 800388c:	4b32      	ldr	r3, [pc, #200]	@ (8003958 <HAL_RCC_OscConfig+0x684>)
 800388e:	2180      	movs	r1, #128	@ 0x80
 8003890:	0189      	lsls	r1, r1, #6
 8003892:	430a      	orrs	r2, r1
 8003894:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003896:	f7fe fb83 	bl	8001fa0 <HAL_GetTick>
 800389a:	0003      	movs	r3, r0
 800389c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800389e:	e008      	b.n	80038b2 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80038a0:	f7fe fb7e 	bl	8001fa0 <HAL_GetTick>
 80038a4:	0002      	movs	r2, r0
 80038a6:	69bb      	ldr	r3, [r7, #24]
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	2b02      	cmp	r3, #2
 80038ac:	d901      	bls.n	80038b2 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 80038ae:	2303      	movs	r3, #3
 80038b0:	e0c9      	b.n	8003a46 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80038b2:	4b23      	ldr	r3, [pc, #140]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	2202      	movs	r2, #2
 80038b8:	4013      	ands	r3, r2
 80038ba:	d0f1      	beq.n	80038a0 <HAL_RCC_OscConfig+0x5cc>
 80038bc:	e01e      	b.n	80038fc <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80038be:	4b20      	ldr	r3, [pc, #128]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 80038c0:	689a      	ldr	r2, [r3, #8]
 80038c2:	4b1f      	ldr	r3, [pc, #124]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 80038c4:	2101      	movs	r1, #1
 80038c6:	438a      	bics	r2, r1
 80038c8:	609a      	str	r2, [r3, #8]
 80038ca:	4b23      	ldr	r3, [pc, #140]	@ (8003958 <HAL_RCC_OscConfig+0x684>)
 80038cc:	6a1a      	ldr	r2, [r3, #32]
 80038ce:	4b22      	ldr	r3, [pc, #136]	@ (8003958 <HAL_RCC_OscConfig+0x684>)
 80038d0:	4922      	ldr	r1, [pc, #136]	@ (800395c <HAL_RCC_OscConfig+0x688>)
 80038d2:	400a      	ands	r2, r1
 80038d4:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038d6:	f7fe fb63 	bl	8001fa0 <HAL_GetTick>
 80038da:	0003      	movs	r3, r0
 80038dc:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80038de:	e008      	b.n	80038f2 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80038e0:	f7fe fb5e 	bl	8001fa0 <HAL_GetTick>
 80038e4:	0002      	movs	r2, r0
 80038e6:	69bb      	ldr	r3, [r7, #24]
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	2b02      	cmp	r3, #2
 80038ec:	d901      	bls.n	80038f2 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 80038ee:	2303      	movs	r3, #3
 80038f0:	e0a9      	b.n	8003a46 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80038f2:	4b13      	ldr	r3, [pc, #76]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	2202      	movs	r2, #2
 80038f8:	4013      	ands	r3, r2
 80038fa:	d1f1      	bne.n	80038e0 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003900:	2b00      	cmp	r3, #0
 8003902:	d100      	bne.n	8003906 <HAL_RCC_OscConfig+0x632>
 8003904:	e09e      	b.n	8003a44 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003906:	6a3b      	ldr	r3, [r7, #32]
 8003908:	2b0c      	cmp	r3, #12
 800390a:	d100      	bne.n	800390e <HAL_RCC_OscConfig+0x63a>
 800390c:	e077      	b.n	80039fe <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003912:	2b02      	cmp	r3, #2
 8003914:	d158      	bne.n	80039c8 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003916:	4b0a      	ldr	r3, [pc, #40]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	4b09      	ldr	r3, [pc, #36]	@ (8003940 <HAL_RCC_OscConfig+0x66c>)
 800391c:	4910      	ldr	r1, [pc, #64]	@ (8003960 <HAL_RCC_OscConfig+0x68c>)
 800391e:	400a      	ands	r2, r1
 8003920:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003922:	f7fe fb3d 	bl	8001fa0 <HAL_GetTick>
 8003926:	0003      	movs	r3, r0
 8003928:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800392a:	e01b      	b.n	8003964 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800392c:	f7fe fb38 	bl	8001fa0 <HAL_GetTick>
 8003930:	0002      	movs	r2, r0
 8003932:	69bb      	ldr	r3, [r7, #24]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	2b02      	cmp	r3, #2
 8003938:	d914      	bls.n	8003964 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	e083      	b.n	8003a46 <HAL_RCC_OscConfig+0x772>
 800393e:	46c0      	nop			@ (mov r8, r8)
 8003940:	40021000 	.word	0x40021000
 8003944:	fffffeff 	.word	0xfffffeff
 8003948:	40007000 	.word	0x40007000
 800394c:	fffffbff 	.word	0xfffffbff
 8003950:	00001388 	.word	0x00001388
 8003954:	efffffff 	.word	0xefffffff
 8003958:	40010000 	.word	0x40010000
 800395c:	ffffdfff 	.word	0xffffdfff
 8003960:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003964:	4b3a      	ldr	r3, [pc, #232]	@ (8003a50 <HAL_RCC_OscConfig+0x77c>)
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	2380      	movs	r3, #128	@ 0x80
 800396a:	049b      	lsls	r3, r3, #18
 800396c:	4013      	ands	r3, r2
 800396e:	d1dd      	bne.n	800392c <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003970:	4b37      	ldr	r3, [pc, #220]	@ (8003a50 <HAL_RCC_OscConfig+0x77c>)
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	4a37      	ldr	r2, [pc, #220]	@ (8003a54 <HAL_RCC_OscConfig+0x780>)
 8003976:	4013      	ands	r3, r2
 8003978:	0019      	movs	r1, r3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003982:	431a      	orrs	r2, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003988:	431a      	orrs	r2, r3
 800398a:	4b31      	ldr	r3, [pc, #196]	@ (8003a50 <HAL_RCC_OscConfig+0x77c>)
 800398c:	430a      	orrs	r2, r1
 800398e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003990:	4b2f      	ldr	r3, [pc, #188]	@ (8003a50 <HAL_RCC_OscConfig+0x77c>)
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	4b2e      	ldr	r3, [pc, #184]	@ (8003a50 <HAL_RCC_OscConfig+0x77c>)
 8003996:	2180      	movs	r1, #128	@ 0x80
 8003998:	0449      	lsls	r1, r1, #17
 800399a:	430a      	orrs	r2, r1
 800399c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800399e:	f7fe faff 	bl	8001fa0 <HAL_GetTick>
 80039a2:	0003      	movs	r3, r0
 80039a4:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80039a6:	e008      	b.n	80039ba <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039a8:	f7fe fafa 	bl	8001fa0 <HAL_GetTick>
 80039ac:	0002      	movs	r2, r0
 80039ae:	69bb      	ldr	r3, [r7, #24]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d901      	bls.n	80039ba <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e045      	b.n	8003a46 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80039ba:	4b25      	ldr	r3, [pc, #148]	@ (8003a50 <HAL_RCC_OscConfig+0x77c>)
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	2380      	movs	r3, #128	@ 0x80
 80039c0:	049b      	lsls	r3, r3, #18
 80039c2:	4013      	ands	r3, r2
 80039c4:	d0f0      	beq.n	80039a8 <HAL_RCC_OscConfig+0x6d4>
 80039c6:	e03d      	b.n	8003a44 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039c8:	4b21      	ldr	r3, [pc, #132]	@ (8003a50 <HAL_RCC_OscConfig+0x77c>)
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	4b20      	ldr	r3, [pc, #128]	@ (8003a50 <HAL_RCC_OscConfig+0x77c>)
 80039ce:	4922      	ldr	r1, [pc, #136]	@ (8003a58 <HAL_RCC_OscConfig+0x784>)
 80039d0:	400a      	ands	r2, r1
 80039d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039d4:	f7fe fae4 	bl	8001fa0 <HAL_GetTick>
 80039d8:	0003      	movs	r3, r0
 80039da:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80039dc:	e008      	b.n	80039f0 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039de:	f7fe fadf 	bl	8001fa0 <HAL_GetTick>
 80039e2:	0002      	movs	r2, r0
 80039e4:	69bb      	ldr	r3, [r7, #24]
 80039e6:	1ad3      	subs	r3, r2, r3
 80039e8:	2b02      	cmp	r3, #2
 80039ea:	d901      	bls.n	80039f0 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 80039ec:	2303      	movs	r3, #3
 80039ee:	e02a      	b.n	8003a46 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80039f0:	4b17      	ldr	r3, [pc, #92]	@ (8003a50 <HAL_RCC_OscConfig+0x77c>)
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	2380      	movs	r3, #128	@ 0x80
 80039f6:	049b      	lsls	r3, r3, #18
 80039f8:	4013      	ands	r3, r2
 80039fa:	d1f0      	bne.n	80039de <HAL_RCC_OscConfig+0x70a>
 80039fc:	e022      	b.n	8003a44 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d101      	bne.n	8003a0a <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e01d      	b.n	8003a46 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003a0a:	4b11      	ldr	r3, [pc, #68]	@ (8003a50 <HAL_RCC_OscConfig+0x77c>)
 8003a0c:	68db      	ldr	r3, [r3, #12]
 8003a0e:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a10:	69fa      	ldr	r2, [r7, #28]
 8003a12:	2380      	movs	r3, #128	@ 0x80
 8003a14:	025b      	lsls	r3, r3, #9
 8003a16:	401a      	ands	r2, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d10f      	bne.n	8003a40 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003a20:	69fa      	ldr	r2, [r7, #28]
 8003a22:	23f0      	movs	r3, #240	@ 0xf0
 8003a24:	039b      	lsls	r3, r3, #14
 8003a26:	401a      	ands	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d107      	bne.n	8003a40 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003a30:	69fa      	ldr	r2, [r7, #28]
 8003a32:	23c0      	movs	r3, #192	@ 0xc0
 8003a34:	041b      	lsls	r3, r3, #16
 8003a36:	401a      	ands	r2, r3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d001      	beq.n	8003a44 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e000      	b.n	8003a46 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8003a44:	2300      	movs	r3, #0
}
 8003a46:	0018      	movs	r0, r3
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	b00a      	add	sp, #40	@ 0x28
 8003a4c:	bdb0      	pop	{r4, r5, r7, pc}
 8003a4e:	46c0      	nop			@ (mov r8, r8)
 8003a50:	40021000 	.word	0x40021000
 8003a54:	ff02ffff 	.word	0xff02ffff
 8003a58:	feffffff 	.word	0xfeffffff

08003a5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a5c:	b5b0      	push	{r4, r5, r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
 8003a64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d101      	bne.n	8003a70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e128      	b.n	8003cc2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a70:	4b96      	ldr	r3, [pc, #600]	@ (8003ccc <HAL_RCC_ClockConfig+0x270>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2201      	movs	r2, #1
 8003a76:	4013      	ands	r3, r2
 8003a78:	683a      	ldr	r2, [r7, #0]
 8003a7a:	429a      	cmp	r2, r3
 8003a7c:	d91e      	bls.n	8003abc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a7e:	4b93      	ldr	r3, [pc, #588]	@ (8003ccc <HAL_RCC_ClockConfig+0x270>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	2201      	movs	r2, #1
 8003a84:	4393      	bics	r3, r2
 8003a86:	0019      	movs	r1, r3
 8003a88:	4b90      	ldr	r3, [pc, #576]	@ (8003ccc <HAL_RCC_ClockConfig+0x270>)
 8003a8a:	683a      	ldr	r2, [r7, #0]
 8003a8c:	430a      	orrs	r2, r1
 8003a8e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003a90:	f7fe fa86 	bl	8001fa0 <HAL_GetTick>
 8003a94:	0003      	movs	r3, r0
 8003a96:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a98:	e009      	b.n	8003aae <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a9a:	f7fe fa81 	bl	8001fa0 <HAL_GetTick>
 8003a9e:	0002      	movs	r2, r0
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	4a8a      	ldr	r2, [pc, #552]	@ (8003cd0 <HAL_RCC_ClockConfig+0x274>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d901      	bls.n	8003aae <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e109      	b.n	8003cc2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aae:	4b87      	ldr	r3, [pc, #540]	@ (8003ccc <HAL_RCC_ClockConfig+0x270>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	683a      	ldr	r2, [r7, #0]
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	d1ee      	bne.n	8003a9a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	2202      	movs	r2, #2
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	d009      	beq.n	8003ada <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ac6:	4b83      	ldr	r3, [pc, #524]	@ (8003cd4 <HAL_RCC_ClockConfig+0x278>)
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	22f0      	movs	r2, #240	@ 0xf0
 8003acc:	4393      	bics	r3, r2
 8003ace:	0019      	movs	r1, r3
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	689a      	ldr	r2, [r3, #8]
 8003ad4:	4b7f      	ldr	r3, [pc, #508]	@ (8003cd4 <HAL_RCC_ClockConfig+0x278>)
 8003ad6:	430a      	orrs	r2, r1
 8003ad8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	d100      	bne.n	8003ae6 <HAL_RCC_ClockConfig+0x8a>
 8003ae4:	e089      	b.n	8003bfa <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d107      	bne.n	8003afe <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003aee:	4b79      	ldr	r3, [pc, #484]	@ (8003cd4 <HAL_RCC_ClockConfig+0x278>)
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	2380      	movs	r3, #128	@ 0x80
 8003af4:	029b      	lsls	r3, r3, #10
 8003af6:	4013      	ands	r3, r2
 8003af8:	d120      	bne.n	8003b3c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e0e1      	b.n	8003cc2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	2b03      	cmp	r3, #3
 8003b04:	d107      	bne.n	8003b16 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003b06:	4b73      	ldr	r3, [pc, #460]	@ (8003cd4 <HAL_RCC_ClockConfig+0x278>)
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	2380      	movs	r3, #128	@ 0x80
 8003b0c:	049b      	lsls	r3, r3, #18
 8003b0e:	4013      	ands	r3, r2
 8003b10:	d114      	bne.n	8003b3c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e0d5      	b.n	8003cc2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d106      	bne.n	8003b2c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b1e:	4b6d      	ldr	r3, [pc, #436]	@ (8003cd4 <HAL_RCC_ClockConfig+0x278>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2204      	movs	r2, #4
 8003b24:	4013      	ands	r3, r2
 8003b26:	d109      	bne.n	8003b3c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	e0ca      	b.n	8003cc2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003b2c:	4b69      	ldr	r3, [pc, #420]	@ (8003cd4 <HAL_RCC_ClockConfig+0x278>)
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	2380      	movs	r3, #128	@ 0x80
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	4013      	ands	r3, r2
 8003b36:	d101      	bne.n	8003b3c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e0c2      	b.n	8003cc2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b3c:	4b65      	ldr	r3, [pc, #404]	@ (8003cd4 <HAL_RCC_ClockConfig+0x278>)
 8003b3e:	68db      	ldr	r3, [r3, #12]
 8003b40:	2203      	movs	r2, #3
 8003b42:	4393      	bics	r3, r2
 8003b44:	0019      	movs	r1, r3
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	685a      	ldr	r2, [r3, #4]
 8003b4a:	4b62      	ldr	r3, [pc, #392]	@ (8003cd4 <HAL_RCC_ClockConfig+0x278>)
 8003b4c:	430a      	orrs	r2, r1
 8003b4e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b50:	f7fe fa26 	bl	8001fa0 <HAL_GetTick>
 8003b54:	0003      	movs	r3, r0
 8003b56:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	2b02      	cmp	r3, #2
 8003b5e:	d111      	bne.n	8003b84 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b60:	e009      	b.n	8003b76 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b62:	f7fe fa1d 	bl	8001fa0 <HAL_GetTick>
 8003b66:	0002      	movs	r2, r0
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	1ad3      	subs	r3, r2, r3
 8003b6c:	4a58      	ldr	r2, [pc, #352]	@ (8003cd0 <HAL_RCC_ClockConfig+0x274>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d901      	bls.n	8003b76 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8003b72:	2303      	movs	r3, #3
 8003b74:	e0a5      	b.n	8003cc2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b76:	4b57      	ldr	r3, [pc, #348]	@ (8003cd4 <HAL_RCC_ClockConfig+0x278>)
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	220c      	movs	r2, #12
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	2b08      	cmp	r3, #8
 8003b80:	d1ef      	bne.n	8003b62 <HAL_RCC_ClockConfig+0x106>
 8003b82:	e03a      	b.n	8003bfa <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	2b03      	cmp	r3, #3
 8003b8a:	d111      	bne.n	8003bb0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b8c:	e009      	b.n	8003ba2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b8e:	f7fe fa07 	bl	8001fa0 <HAL_GetTick>
 8003b92:	0002      	movs	r2, r0
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	1ad3      	subs	r3, r2, r3
 8003b98:	4a4d      	ldr	r2, [pc, #308]	@ (8003cd0 <HAL_RCC_ClockConfig+0x274>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d901      	bls.n	8003ba2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	e08f      	b.n	8003cc2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ba2:	4b4c      	ldr	r3, [pc, #304]	@ (8003cd4 <HAL_RCC_ClockConfig+0x278>)
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	220c      	movs	r2, #12
 8003ba8:	4013      	ands	r3, r2
 8003baa:	2b0c      	cmp	r3, #12
 8003bac:	d1ef      	bne.n	8003b8e <HAL_RCC_ClockConfig+0x132>
 8003bae:	e024      	b.n	8003bfa <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d11b      	bne.n	8003bf0 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003bb8:	e009      	b.n	8003bce <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bba:	f7fe f9f1 	bl	8001fa0 <HAL_GetTick>
 8003bbe:	0002      	movs	r2, r0
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	1ad3      	subs	r3, r2, r3
 8003bc4:	4a42      	ldr	r2, [pc, #264]	@ (8003cd0 <HAL_RCC_ClockConfig+0x274>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d901      	bls.n	8003bce <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e079      	b.n	8003cc2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003bce:	4b41      	ldr	r3, [pc, #260]	@ (8003cd4 <HAL_RCC_ClockConfig+0x278>)
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	220c      	movs	r2, #12
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	2b04      	cmp	r3, #4
 8003bd8:	d1ef      	bne.n	8003bba <HAL_RCC_ClockConfig+0x15e>
 8003bda:	e00e      	b.n	8003bfa <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bdc:	f7fe f9e0 	bl	8001fa0 <HAL_GetTick>
 8003be0:	0002      	movs	r2, r0
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	4a3a      	ldr	r2, [pc, #232]	@ (8003cd0 <HAL_RCC_ClockConfig+0x274>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d901      	bls.n	8003bf0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003bec:	2303      	movs	r3, #3
 8003bee:	e068      	b.n	8003cc2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003bf0:	4b38      	ldr	r3, [pc, #224]	@ (8003cd4 <HAL_RCC_ClockConfig+0x278>)
 8003bf2:	68db      	ldr	r3, [r3, #12]
 8003bf4:	220c      	movs	r2, #12
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	d1f0      	bne.n	8003bdc <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003bfa:	4b34      	ldr	r3, [pc, #208]	@ (8003ccc <HAL_RCC_ClockConfig+0x270>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	4013      	ands	r3, r2
 8003c02:	683a      	ldr	r2, [r7, #0]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d21e      	bcs.n	8003c46 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c08:	4b30      	ldr	r3, [pc, #192]	@ (8003ccc <HAL_RCC_ClockConfig+0x270>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	4393      	bics	r3, r2
 8003c10:	0019      	movs	r1, r3
 8003c12:	4b2e      	ldr	r3, [pc, #184]	@ (8003ccc <HAL_RCC_ClockConfig+0x270>)
 8003c14:	683a      	ldr	r2, [r7, #0]
 8003c16:	430a      	orrs	r2, r1
 8003c18:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003c1a:	f7fe f9c1 	bl	8001fa0 <HAL_GetTick>
 8003c1e:	0003      	movs	r3, r0
 8003c20:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c22:	e009      	b.n	8003c38 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c24:	f7fe f9bc 	bl	8001fa0 <HAL_GetTick>
 8003c28:	0002      	movs	r2, r0
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	4a28      	ldr	r2, [pc, #160]	@ (8003cd0 <HAL_RCC_ClockConfig+0x274>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d901      	bls.n	8003c38 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	e044      	b.n	8003cc2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c38:	4b24      	ldr	r3, [pc, #144]	@ (8003ccc <HAL_RCC_ClockConfig+0x270>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	4013      	ands	r3, r2
 8003c40:	683a      	ldr	r2, [r7, #0]
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d1ee      	bne.n	8003c24 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2204      	movs	r2, #4
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	d009      	beq.n	8003c64 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c50:	4b20      	ldr	r3, [pc, #128]	@ (8003cd4 <HAL_RCC_ClockConfig+0x278>)
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	4a20      	ldr	r2, [pc, #128]	@ (8003cd8 <HAL_RCC_ClockConfig+0x27c>)
 8003c56:	4013      	ands	r3, r2
 8003c58:	0019      	movs	r1, r3
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	68da      	ldr	r2, [r3, #12]
 8003c5e:	4b1d      	ldr	r3, [pc, #116]	@ (8003cd4 <HAL_RCC_ClockConfig+0x278>)
 8003c60:	430a      	orrs	r2, r1
 8003c62:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2208      	movs	r2, #8
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	d00a      	beq.n	8003c84 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003c6e:	4b19      	ldr	r3, [pc, #100]	@ (8003cd4 <HAL_RCC_ClockConfig+0x278>)
 8003c70:	68db      	ldr	r3, [r3, #12]
 8003c72:	4a1a      	ldr	r2, [pc, #104]	@ (8003cdc <HAL_RCC_ClockConfig+0x280>)
 8003c74:	4013      	ands	r3, r2
 8003c76:	0019      	movs	r1, r3
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	691b      	ldr	r3, [r3, #16]
 8003c7c:	00da      	lsls	r2, r3, #3
 8003c7e:	4b15      	ldr	r3, [pc, #84]	@ (8003cd4 <HAL_RCC_ClockConfig+0x278>)
 8003c80:	430a      	orrs	r2, r1
 8003c82:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003c84:	f000 f832 	bl	8003cec <HAL_RCC_GetSysClockFreq>
 8003c88:	0001      	movs	r1, r0
 8003c8a:	4b12      	ldr	r3, [pc, #72]	@ (8003cd4 <HAL_RCC_ClockConfig+0x278>)
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	091b      	lsrs	r3, r3, #4
 8003c90:	220f      	movs	r2, #15
 8003c92:	4013      	ands	r3, r2
 8003c94:	4a12      	ldr	r2, [pc, #72]	@ (8003ce0 <HAL_RCC_ClockConfig+0x284>)
 8003c96:	5cd3      	ldrb	r3, [r2, r3]
 8003c98:	000a      	movs	r2, r1
 8003c9a:	40da      	lsrs	r2, r3
 8003c9c:	4b11      	ldr	r3, [pc, #68]	@ (8003ce4 <HAL_RCC_ClockConfig+0x288>)
 8003c9e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003ca0:	4b11      	ldr	r3, [pc, #68]	@ (8003ce8 <HAL_RCC_ClockConfig+0x28c>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	250b      	movs	r5, #11
 8003ca6:	197c      	adds	r4, r7, r5
 8003ca8:	0018      	movs	r0, r3
 8003caa:	f7fe f933 	bl	8001f14 <HAL_InitTick>
 8003cae:	0003      	movs	r3, r0
 8003cb0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8003cb2:	197b      	adds	r3, r7, r5
 8003cb4:	781b      	ldrb	r3, [r3, #0]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d002      	beq.n	8003cc0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8003cba:	197b      	adds	r3, r7, r5
 8003cbc:	781b      	ldrb	r3, [r3, #0]
 8003cbe:	e000      	b.n	8003cc2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003cc0:	2300      	movs	r3, #0
}
 8003cc2:	0018      	movs	r0, r3
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	b004      	add	sp, #16
 8003cc8:	bdb0      	pop	{r4, r5, r7, pc}
 8003cca:	46c0      	nop			@ (mov r8, r8)
 8003ccc:	40022000 	.word	0x40022000
 8003cd0:	00001388 	.word	0x00001388
 8003cd4:	40021000 	.word	0x40021000
 8003cd8:	fffff8ff 	.word	0xfffff8ff
 8003cdc:	ffffc7ff 	.word	0xffffc7ff
 8003ce0:	080089b4 	.word	0x080089b4
 8003ce4:	20000648 	.word	0x20000648
 8003ce8:	2000064c 	.word	0x2000064c

08003cec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cec:	b5b0      	push	{r4, r5, r7, lr}
 8003cee:	b08e      	sub	sp, #56	@ 0x38
 8003cf0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8003cf2:	4b4c      	ldr	r3, [pc, #304]	@ (8003e24 <HAL_RCC_GetSysClockFreq+0x138>)
 8003cf4:	68db      	ldr	r3, [r3, #12]
 8003cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003cf8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003cfa:	230c      	movs	r3, #12
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	2b0c      	cmp	r3, #12
 8003d00:	d014      	beq.n	8003d2c <HAL_RCC_GetSysClockFreq+0x40>
 8003d02:	d900      	bls.n	8003d06 <HAL_RCC_GetSysClockFreq+0x1a>
 8003d04:	e07b      	b.n	8003dfe <HAL_RCC_GetSysClockFreq+0x112>
 8003d06:	2b04      	cmp	r3, #4
 8003d08:	d002      	beq.n	8003d10 <HAL_RCC_GetSysClockFreq+0x24>
 8003d0a:	2b08      	cmp	r3, #8
 8003d0c:	d00b      	beq.n	8003d26 <HAL_RCC_GetSysClockFreq+0x3a>
 8003d0e:	e076      	b.n	8003dfe <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003d10:	4b44      	ldr	r3, [pc, #272]	@ (8003e24 <HAL_RCC_GetSysClockFreq+0x138>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	2210      	movs	r2, #16
 8003d16:	4013      	ands	r3, r2
 8003d18:	d002      	beq.n	8003d20 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8003d1a:	4b43      	ldr	r3, [pc, #268]	@ (8003e28 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003d1c:	633b      	str	r3, [r7, #48]	@ 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003d1e:	e07c      	b.n	8003e1a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8003d20:	4b42      	ldr	r3, [pc, #264]	@ (8003e2c <HAL_RCC_GetSysClockFreq+0x140>)
 8003d22:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8003d24:	e079      	b.n	8003e1a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003d26:	4b42      	ldr	r3, [pc, #264]	@ (8003e30 <HAL_RCC_GetSysClockFreq+0x144>)
 8003d28:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8003d2a:	e076      	b.n	8003e1a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003d2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d2e:	0c9a      	lsrs	r2, r3, #18
 8003d30:	230f      	movs	r3, #15
 8003d32:	401a      	ands	r2, r3
 8003d34:	4b3f      	ldr	r3, [pc, #252]	@ (8003e34 <HAL_RCC_GetSysClockFreq+0x148>)
 8003d36:	5c9b      	ldrb	r3, [r3, r2]
 8003d38:	62bb      	str	r3, [r7, #40]	@ 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003d3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d3c:	0d9a      	lsrs	r2, r3, #22
 8003d3e:	2303      	movs	r3, #3
 8003d40:	4013      	ands	r3, r2
 8003d42:	3301      	adds	r3, #1
 8003d44:	627b      	str	r3, [r7, #36]	@ 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d46:	4b37      	ldr	r3, [pc, #220]	@ (8003e24 <HAL_RCC_GetSysClockFreq+0x138>)
 8003d48:	68da      	ldr	r2, [r3, #12]
 8003d4a:	2380      	movs	r3, #128	@ 0x80
 8003d4c:	025b      	lsls	r3, r3, #9
 8003d4e:	4013      	ands	r3, r2
 8003d50:	d01a      	beq.n	8003d88 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d54:	61bb      	str	r3, [r7, #24]
 8003d56:	2300      	movs	r3, #0
 8003d58:	61fb      	str	r3, [r7, #28]
 8003d5a:	4a35      	ldr	r2, [pc, #212]	@ (8003e30 <HAL_RCC_GetSysClockFreq+0x144>)
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	69b8      	ldr	r0, [r7, #24]
 8003d60:	69f9      	ldr	r1, [r7, #28]
 8003d62:	f7fc fa87 	bl	8000274 <__aeabi_lmul>
 8003d66:	0002      	movs	r2, r0
 8003d68:	000b      	movs	r3, r1
 8003d6a:	0010      	movs	r0, r2
 8003d6c:	0019      	movs	r1, r3
 8003d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d70:	613b      	str	r3, [r7, #16]
 8003d72:	2300      	movs	r3, #0
 8003d74:	617b      	str	r3, [r7, #20]
 8003d76:	693a      	ldr	r2, [r7, #16]
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	f7fc fa5b 	bl	8000234 <__aeabi_uldivmod>
 8003d7e:	0002      	movs	r2, r0
 8003d80:	000b      	movs	r3, r1
 8003d82:	0013      	movs	r3, r2
 8003d84:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d86:	e037      	b.n	8003df8 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003d88:	4b26      	ldr	r3, [pc, #152]	@ (8003e24 <HAL_RCC_GetSysClockFreq+0x138>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	2210      	movs	r2, #16
 8003d8e:	4013      	ands	r3, r2
 8003d90:	d01a      	beq.n	8003dc8 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8003d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d94:	60bb      	str	r3, [r7, #8]
 8003d96:	2300      	movs	r3, #0
 8003d98:	60fb      	str	r3, [r7, #12]
 8003d9a:	4a23      	ldr	r2, [pc, #140]	@ (8003e28 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	68b8      	ldr	r0, [r7, #8]
 8003da0:	68f9      	ldr	r1, [r7, #12]
 8003da2:	f7fc fa67 	bl	8000274 <__aeabi_lmul>
 8003da6:	0002      	movs	r2, r0
 8003da8:	000b      	movs	r3, r1
 8003daa:	0010      	movs	r0, r2
 8003dac:	0019      	movs	r1, r3
 8003dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003db0:	603b      	str	r3, [r7, #0]
 8003db2:	2300      	movs	r3, #0
 8003db4:	607b      	str	r3, [r7, #4]
 8003db6:	683a      	ldr	r2, [r7, #0]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	f7fc fa3b 	bl	8000234 <__aeabi_uldivmod>
 8003dbe:	0002      	movs	r2, r0
 8003dc0:	000b      	movs	r3, r1
 8003dc2:	0013      	movs	r3, r2
 8003dc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8003dc6:	e017      	b.n	8003df8 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dca:	0018      	movs	r0, r3
 8003dcc:	2300      	movs	r3, #0
 8003dce:	0019      	movs	r1, r3
 8003dd0:	4a16      	ldr	r2, [pc, #88]	@ (8003e2c <HAL_RCC_GetSysClockFreq+0x140>)
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	f7fc fa4e 	bl	8000274 <__aeabi_lmul>
 8003dd8:	0002      	movs	r2, r0
 8003dda:	000b      	movs	r3, r1
 8003ddc:	0010      	movs	r0, r2
 8003dde:	0019      	movs	r1, r3
 8003de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de2:	001c      	movs	r4, r3
 8003de4:	2300      	movs	r3, #0
 8003de6:	001d      	movs	r5, r3
 8003de8:	0022      	movs	r2, r4
 8003dea:	002b      	movs	r3, r5
 8003dec:	f7fc fa22 	bl	8000234 <__aeabi_uldivmod>
 8003df0:	0002      	movs	r2, r0
 8003df2:	000b      	movs	r3, r1
 8003df4:	0013      	movs	r3, r2
 8003df6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
      }
      sysclockfreq = pllvco;
 8003df8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dfa:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8003dfc:	e00d      	b.n	8003e1a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003dfe:	4b09      	ldr	r3, [pc, #36]	@ (8003e24 <HAL_RCC_GetSysClockFreq+0x138>)
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	0b5b      	lsrs	r3, r3, #13
 8003e04:	2207      	movs	r2, #7
 8003e06:	4013      	ands	r3, r2
 8003e08:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003e0a:	6a3b      	ldr	r3, [r7, #32]
 8003e0c:	3301      	adds	r3, #1
 8003e0e:	2280      	movs	r2, #128	@ 0x80
 8003e10:	0212      	lsls	r2, r2, #8
 8003e12:	409a      	lsls	r2, r3
 8003e14:	0013      	movs	r3, r2
 8003e16:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8003e18:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8003e1c:	0018      	movs	r0, r3
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	b00e      	add	sp, #56	@ 0x38
 8003e22:	bdb0      	pop	{r4, r5, r7, pc}
 8003e24:	40021000 	.word	0x40021000
 8003e28:	003d0900 	.word	0x003d0900
 8003e2c:	00f42400 	.word	0x00f42400
 8003e30:	007a1200 	.word	0x007a1200
 8003e34:	080089cc 	.word	0x080089cc

08003e38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e3c:	4b02      	ldr	r3, [pc, #8]	@ (8003e48 <HAL_RCC_GetHCLKFreq+0x10>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
}
 8003e40:	0018      	movs	r0, r3
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	46c0      	nop			@ (mov r8, r8)
 8003e48:	20000648 	.word	0x20000648

08003e4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e50:	f7ff fff2 	bl	8003e38 <HAL_RCC_GetHCLKFreq>
 8003e54:	0001      	movs	r1, r0
 8003e56:	4b06      	ldr	r3, [pc, #24]	@ (8003e70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	0a1b      	lsrs	r3, r3, #8
 8003e5c:	2207      	movs	r2, #7
 8003e5e:	4013      	ands	r3, r2
 8003e60:	4a04      	ldr	r2, [pc, #16]	@ (8003e74 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003e62:	5cd3      	ldrb	r3, [r2, r3]
 8003e64:	40d9      	lsrs	r1, r3
 8003e66:	000b      	movs	r3, r1
}
 8003e68:	0018      	movs	r0, r3
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
 8003e6e:	46c0      	nop			@ (mov r8, r8)
 8003e70:	40021000 	.word	0x40021000
 8003e74:	080089c4 	.word	0x080089c4

08003e78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e7c:	f7ff ffdc 	bl	8003e38 <HAL_RCC_GetHCLKFreq>
 8003e80:	0001      	movs	r1, r0
 8003e82:	4b06      	ldr	r3, [pc, #24]	@ (8003e9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	0adb      	lsrs	r3, r3, #11
 8003e88:	2207      	movs	r2, #7
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	4a04      	ldr	r2, [pc, #16]	@ (8003ea0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003e8e:	5cd3      	ldrb	r3, [r2, r3]
 8003e90:	40d9      	lsrs	r1, r3
 8003e92:	000b      	movs	r3, r1
}
 8003e94:	0018      	movs	r0, r3
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	46c0      	nop			@ (mov r8, r8)
 8003e9c:	40021000 	.word	0x40021000
 8003ea0:	080089c4 	.word	0x080089c4

08003ea4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b086      	sub	sp, #24
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8003eac:	2317      	movs	r3, #23
 8003eae:	18fb      	adds	r3, r7, r3
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2220      	movs	r2, #32
 8003eba:	4013      	ands	r3, r2
 8003ebc:	d106      	bne.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	2380      	movs	r3, #128	@ 0x80
 8003ec4:	011b      	lsls	r3, r3, #4
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	d100      	bne.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x28>
 8003eca:	e104      	b.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ecc:	4bb1      	ldr	r3, [pc, #708]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003ece:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ed0:	2380      	movs	r3, #128	@ 0x80
 8003ed2:	055b      	lsls	r3, r3, #21
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	d10a      	bne.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ed8:	4bae      	ldr	r3, [pc, #696]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003eda:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003edc:	4bad      	ldr	r3, [pc, #692]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003ede:	2180      	movs	r1, #128	@ 0x80
 8003ee0:	0549      	lsls	r1, r1, #21
 8003ee2:	430a      	orrs	r2, r1
 8003ee4:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8003ee6:	2317      	movs	r3, #23
 8003ee8:	18fb      	adds	r3, r7, r3
 8003eea:	2201      	movs	r2, #1
 8003eec:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eee:	4baa      	ldr	r3, [pc, #680]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	2380      	movs	r3, #128	@ 0x80
 8003ef4:	005b      	lsls	r3, r3, #1
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	d11a      	bne.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003efa:	4ba7      	ldr	r3, [pc, #668]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	4ba6      	ldr	r3, [pc, #664]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003f00:	2180      	movs	r1, #128	@ 0x80
 8003f02:	0049      	lsls	r1, r1, #1
 8003f04:	430a      	orrs	r2, r1
 8003f06:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f08:	f7fe f84a 	bl	8001fa0 <HAL_GetTick>
 8003f0c:	0003      	movs	r3, r0
 8003f0e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f10:	e008      	b.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f12:	f7fe f845 	bl	8001fa0 <HAL_GetTick>
 8003f16:	0002      	movs	r2, r0
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	1ad3      	subs	r3, r2, r3
 8003f1c:	2b64      	cmp	r3, #100	@ 0x64
 8003f1e:	d901      	bls.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	e133      	b.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f24:	4b9c      	ldr	r3, [pc, #624]	@ (8004198 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	2380      	movs	r3, #128	@ 0x80
 8003f2a:	005b      	lsls	r3, r3, #1
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	d0f0      	beq.n	8003f12 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003f30:	4b98      	ldr	r3, [pc, #608]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	23c0      	movs	r3, #192	@ 0xc0
 8003f36:	039b      	lsls	r3, r3, #14
 8003f38:	4013      	ands	r3, r2
 8003f3a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685a      	ldr	r2, [r3, #4]
 8003f40:	23c0      	movs	r3, #192	@ 0xc0
 8003f42:	039b      	lsls	r3, r3, #14
 8003f44:	4013      	ands	r3, r2
 8003f46:	68fa      	ldr	r2, [r7, #12]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d107      	bne.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	689a      	ldr	r2, [r3, #8]
 8003f50:	23c0      	movs	r3, #192	@ 0xc0
 8003f52:	039b      	lsls	r3, r3, #14
 8003f54:	4013      	ands	r3, r2
 8003f56:	68fa      	ldr	r2, [r7, #12]
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d013      	beq.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	685a      	ldr	r2, [r3, #4]
 8003f60:	23c0      	movs	r3, #192	@ 0xc0
 8003f62:	029b      	lsls	r3, r3, #10
 8003f64:	401a      	ands	r2, r3
 8003f66:	23c0      	movs	r3, #192	@ 0xc0
 8003f68:	029b      	lsls	r3, r3, #10
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d10a      	bne.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003f6e:	4b89      	ldr	r3, [pc, #548]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	2380      	movs	r3, #128	@ 0x80
 8003f74:	029b      	lsls	r3, r3, #10
 8003f76:	401a      	ands	r2, r3
 8003f78:	2380      	movs	r3, #128	@ 0x80
 8003f7a:	029b      	lsls	r3, r3, #10
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d101      	bne.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e103      	b.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003f84:	4b83      	ldr	r3, [pc, #524]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f86:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003f88:	23c0      	movs	r3, #192	@ 0xc0
 8003f8a:	029b      	lsls	r3, r3, #10
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d049      	beq.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x186>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	685a      	ldr	r2, [r3, #4]
 8003f9a:	23c0      	movs	r3, #192	@ 0xc0
 8003f9c:	029b      	lsls	r3, r3, #10
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	68fa      	ldr	r2, [r7, #12]
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	d004      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	2220      	movs	r2, #32
 8003fac:	4013      	ands	r3, r2
 8003fae:	d10d      	bne.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	689a      	ldr	r2, [r3, #8]
 8003fb4:	23c0      	movs	r3, #192	@ 0xc0
 8003fb6:	029b      	lsls	r3, r3, #10
 8003fb8:	4013      	ands	r3, r2
 8003fba:	68fa      	ldr	r2, [r7, #12]
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d034      	beq.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	2380      	movs	r3, #128	@ 0x80
 8003fc6:	011b      	lsls	r3, r3, #4
 8003fc8:	4013      	ands	r3, r2
 8003fca:	d02e      	beq.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003fcc:	4b71      	ldr	r3, [pc, #452]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003fce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fd0:	4a72      	ldr	r2, [pc, #456]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003fd6:	4b6f      	ldr	r3, [pc, #444]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003fd8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003fda:	4b6e      	ldr	r3, [pc, #440]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003fdc:	2180      	movs	r1, #128	@ 0x80
 8003fde:	0309      	lsls	r1, r1, #12
 8003fe0:	430a      	orrs	r2, r1
 8003fe2:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003fe4:	4b6b      	ldr	r3, [pc, #428]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003fe6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003fe8:	4b6a      	ldr	r3, [pc, #424]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003fea:	496d      	ldr	r1, [pc, #436]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8003fec:	400a      	ands	r2, r1
 8003fee:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003ff0:	4b68      	ldr	r3, [pc, #416]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003ff2:	68fa      	ldr	r2, [r7, #12]
 8003ff4:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003ff6:	68fa      	ldr	r2, [r7, #12]
 8003ff8:	2380      	movs	r3, #128	@ 0x80
 8003ffa:	005b      	lsls	r3, r3, #1
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	d014      	beq.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004000:	f7fd ffce 	bl	8001fa0 <HAL_GetTick>
 8004004:	0003      	movs	r3, r0
 8004006:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004008:	e009      	b.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800400a:	f7fd ffc9 	bl	8001fa0 <HAL_GetTick>
 800400e:	0002      	movs	r2, r0
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	1ad3      	subs	r3, r2, r3
 8004014:	4a63      	ldr	r2, [pc, #396]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d901      	bls.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e0b6      	b.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800401e:	4b5d      	ldr	r3, [pc, #372]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004020:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004022:	2380      	movs	r3, #128	@ 0x80
 8004024:	009b      	lsls	r3, r3, #2
 8004026:	4013      	ands	r3, r2
 8004028:	d0ef      	beq.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	2380      	movs	r3, #128	@ 0x80
 8004030:	011b      	lsls	r3, r3, #4
 8004032:	4013      	ands	r3, r2
 8004034:	d01f      	beq.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	689a      	ldr	r2, [r3, #8]
 800403a:	23c0      	movs	r3, #192	@ 0xc0
 800403c:	029b      	lsls	r3, r3, #10
 800403e:	401a      	ands	r2, r3
 8004040:	23c0      	movs	r3, #192	@ 0xc0
 8004042:	029b      	lsls	r3, r3, #10
 8004044:	429a      	cmp	r2, r3
 8004046:	d10c      	bne.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8004048:	4b52      	ldr	r3, [pc, #328]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a56      	ldr	r2, [pc, #344]	@ (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800404e:	4013      	ands	r3, r2
 8004050:	0019      	movs	r1, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	689a      	ldr	r2, [r3, #8]
 8004056:	23c0      	movs	r3, #192	@ 0xc0
 8004058:	039b      	lsls	r3, r3, #14
 800405a:	401a      	ands	r2, r3
 800405c:	4b4d      	ldr	r3, [pc, #308]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800405e:	430a      	orrs	r2, r1
 8004060:	601a      	str	r2, [r3, #0]
 8004062:	4b4c      	ldr	r3, [pc, #304]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004064:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	689a      	ldr	r2, [r3, #8]
 800406a:	23c0      	movs	r3, #192	@ 0xc0
 800406c:	029b      	lsls	r3, r3, #10
 800406e:	401a      	ands	r2, r3
 8004070:	4b48      	ldr	r3, [pc, #288]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004072:	430a      	orrs	r2, r1
 8004074:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	2220      	movs	r2, #32
 800407c:	4013      	ands	r3, r2
 800407e:	d01f      	beq.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	685a      	ldr	r2, [r3, #4]
 8004084:	23c0      	movs	r3, #192	@ 0xc0
 8004086:	029b      	lsls	r3, r3, #10
 8004088:	401a      	ands	r2, r3
 800408a:	23c0      	movs	r3, #192	@ 0xc0
 800408c:	029b      	lsls	r3, r3, #10
 800408e:	429a      	cmp	r2, r3
 8004090:	d10c      	bne.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0x208>
 8004092:	4b40      	ldr	r3, [pc, #256]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a44      	ldr	r2, [pc, #272]	@ (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004098:	4013      	ands	r3, r2
 800409a:	0019      	movs	r1, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	685a      	ldr	r2, [r3, #4]
 80040a0:	23c0      	movs	r3, #192	@ 0xc0
 80040a2:	039b      	lsls	r3, r3, #14
 80040a4:	401a      	ands	r2, r3
 80040a6:	4b3b      	ldr	r3, [pc, #236]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80040a8:	430a      	orrs	r2, r1
 80040aa:	601a      	str	r2, [r3, #0]
 80040ac:	4b39      	ldr	r3, [pc, #228]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80040ae:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	685a      	ldr	r2, [r3, #4]
 80040b4:	23c0      	movs	r3, #192	@ 0xc0
 80040b6:	029b      	lsls	r3, r3, #10
 80040b8:	401a      	ands	r2, r3
 80040ba:	4b36      	ldr	r3, [pc, #216]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80040bc:	430a      	orrs	r2, r1
 80040be:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80040c0:	2317      	movs	r3, #23
 80040c2:	18fb      	adds	r3, r7, r3
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d105      	bne.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040ca:	4b32      	ldr	r3, [pc, #200]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80040cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040ce:	4b31      	ldr	r3, [pc, #196]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80040d0:	4936      	ldr	r1, [pc, #216]	@ (80041ac <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80040d2:	400a      	ands	r2, r1
 80040d4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	2201      	movs	r2, #1
 80040dc:	4013      	ands	r3, r2
 80040de:	d009      	beq.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80040e0:	4b2c      	ldr	r3, [pc, #176]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80040e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040e4:	2203      	movs	r2, #3
 80040e6:	4393      	bics	r3, r2
 80040e8:	0019      	movs	r1, r3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	68da      	ldr	r2, [r3, #12]
 80040ee:	4b29      	ldr	r3, [pc, #164]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80040f0:	430a      	orrs	r2, r1
 80040f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	2202      	movs	r2, #2
 80040fa:	4013      	ands	r3, r2
 80040fc:	d009      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80040fe:	4b25      	ldr	r3, [pc, #148]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004102:	220c      	movs	r2, #12
 8004104:	4393      	bics	r3, r2
 8004106:	0019      	movs	r1, r3
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	691a      	ldr	r2, [r3, #16]
 800410c:	4b21      	ldr	r3, [pc, #132]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800410e:	430a      	orrs	r2, r1
 8004110:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	2204      	movs	r2, #4
 8004118:	4013      	ands	r3, r2
 800411a:	d009      	beq.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800411c:	4b1d      	ldr	r3, [pc, #116]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800411e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004120:	4a23      	ldr	r2, [pc, #140]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8004122:	4013      	ands	r3, r2
 8004124:	0019      	movs	r1, r3
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	695a      	ldr	r2, [r3, #20]
 800412a:	4b1a      	ldr	r3, [pc, #104]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800412c:	430a      	orrs	r2, r1
 800412e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	2208      	movs	r2, #8
 8004136:	4013      	ands	r3, r2
 8004138:	d009      	beq.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800413a:	4b16      	ldr	r3, [pc, #88]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800413c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800413e:	4a1d      	ldr	r2, [pc, #116]	@ (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004140:	4013      	ands	r3, r2
 8004142:	0019      	movs	r1, r3
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	699a      	ldr	r2, [r3, #24]
 8004148:	4b12      	ldr	r3, [pc, #72]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800414a:	430a      	orrs	r2, r1
 800414c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	2240      	movs	r2, #64	@ 0x40
 8004154:	4013      	ands	r3, r2
 8004156:	d009      	beq.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004158:	4b0e      	ldr	r3, [pc, #56]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800415a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800415c:	4a16      	ldr	r2, [pc, #88]	@ (80041b8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 800415e:	4013      	ands	r3, r2
 8004160:	0019      	movs	r1, r3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a1a      	ldr	r2, [r3, #32]
 8004166:	4b0b      	ldr	r3, [pc, #44]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004168:	430a      	orrs	r2, r1
 800416a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	2280      	movs	r2, #128	@ 0x80
 8004172:	4013      	ands	r3, r2
 8004174:	d009      	beq.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8004176:	4b07      	ldr	r3, [pc, #28]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800417a:	4a10      	ldr	r2, [pc, #64]	@ (80041bc <HAL_RCCEx_PeriphCLKConfig+0x318>)
 800417c:	4013      	ands	r3, r2
 800417e:	0019      	movs	r1, r3
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	69da      	ldr	r2, [r3, #28]
 8004184:	4b03      	ldr	r3, [pc, #12]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004186:	430a      	orrs	r2, r1
 8004188:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800418a:	2300      	movs	r3, #0
}
 800418c:	0018      	movs	r0, r3
 800418e:	46bd      	mov	sp, r7
 8004190:	b006      	add	sp, #24
 8004192:	bd80      	pop	{r7, pc}
 8004194:	40021000 	.word	0x40021000
 8004198:	40007000 	.word	0x40007000
 800419c:	fffcffff 	.word	0xfffcffff
 80041a0:	fff7ffff 	.word	0xfff7ffff
 80041a4:	00001388 	.word	0x00001388
 80041a8:	ffcfffff 	.word	0xffcfffff
 80041ac:	efffffff 	.word	0xefffffff
 80041b0:	fffff3ff 	.word	0xfffff3ff
 80041b4:	ffffcfff 	.word	0xffffcfff
 80041b8:	fbffffff 	.word	0xfbffffff
 80041bc:	fff3ffff 	.word	0xfff3ffff

080041c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b082      	sub	sp, #8
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d101      	bne.n	80041d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e083      	b.n	80042da <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d109      	bne.n	80041ee <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	685a      	ldr	r2, [r3, #4]
 80041de:	2382      	movs	r3, #130	@ 0x82
 80041e0:	005b      	lsls	r3, r3, #1
 80041e2:	429a      	cmp	r2, r3
 80041e4:	d009      	beq.n	80041fa <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	61da      	str	r2, [r3, #28]
 80041ec:	e005      	b.n	80041fa <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2200      	movs	r2, #0
 80041f2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2251      	movs	r2, #81	@ 0x51
 8004204:	5c9b      	ldrb	r3, [r3, r2]
 8004206:	b2db      	uxtb	r3, r3
 8004208:	2b00      	cmp	r3, #0
 800420a:	d107      	bne.n	800421c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2250      	movs	r2, #80	@ 0x50
 8004210:	2100      	movs	r1, #0
 8004212:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	0018      	movs	r0, r3
 8004218:	f7fd fcd6 	bl	8001bc8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2251      	movs	r2, #81	@ 0x51
 8004220:	2102      	movs	r1, #2
 8004222:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	681a      	ldr	r2, [r3, #0]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2140      	movs	r1, #64	@ 0x40
 8004230:	438a      	bics	r2, r1
 8004232:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	685a      	ldr	r2, [r3, #4]
 8004238:	2382      	movs	r3, #130	@ 0x82
 800423a:	005b      	lsls	r3, r3, #1
 800423c:	401a      	ands	r2, r3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6899      	ldr	r1, [r3, #8]
 8004242:	2384      	movs	r3, #132	@ 0x84
 8004244:	021b      	lsls	r3, r3, #8
 8004246:	400b      	ands	r3, r1
 8004248:	431a      	orrs	r2, r3
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	68d9      	ldr	r1, [r3, #12]
 800424e:	2380      	movs	r3, #128	@ 0x80
 8004250:	011b      	lsls	r3, r3, #4
 8004252:	400b      	ands	r3, r1
 8004254:	431a      	orrs	r2, r3
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	691b      	ldr	r3, [r3, #16]
 800425a:	2102      	movs	r1, #2
 800425c:	400b      	ands	r3, r1
 800425e:	431a      	orrs	r2, r3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	695b      	ldr	r3, [r3, #20]
 8004264:	2101      	movs	r1, #1
 8004266:	400b      	ands	r3, r1
 8004268:	431a      	orrs	r2, r3
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6999      	ldr	r1, [r3, #24]
 800426e:	2380      	movs	r3, #128	@ 0x80
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	400b      	ands	r3, r1
 8004274:	431a      	orrs	r2, r3
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	69db      	ldr	r3, [r3, #28]
 800427a:	2138      	movs	r1, #56	@ 0x38
 800427c:	400b      	ands	r3, r1
 800427e:	431a      	orrs	r2, r3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a1b      	ldr	r3, [r3, #32]
 8004284:	2180      	movs	r1, #128	@ 0x80
 8004286:	400b      	ands	r3, r1
 8004288:	431a      	orrs	r2, r3
 800428a:	0011      	movs	r1, r2
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004290:	2380      	movs	r3, #128	@ 0x80
 8004292:	019b      	lsls	r3, r3, #6
 8004294:	401a      	ands	r2, r3
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	430a      	orrs	r2, r1
 800429c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	699b      	ldr	r3, [r3, #24]
 80042a2:	0c1b      	lsrs	r3, r3, #16
 80042a4:	2204      	movs	r2, #4
 80042a6:	4013      	ands	r3, r2
 80042a8:	0019      	movs	r1, r3
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ae:	2210      	movs	r2, #16
 80042b0:	401a      	ands	r2, r3
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	430a      	orrs	r2, r1
 80042b8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	69da      	ldr	r2, [r3, #28]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4907      	ldr	r1, [pc, #28]	@ (80042e4 <HAL_SPI_Init+0x124>)
 80042c6:	400a      	ands	r2, r1
 80042c8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2251      	movs	r2, #81	@ 0x51
 80042d4:	2101      	movs	r1, #1
 80042d6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042d8:	2300      	movs	r3, #0
}
 80042da:	0018      	movs	r0, r3
 80042dc:	46bd      	mov	sp, r7
 80042de:	b002      	add	sp, #8
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	46c0      	nop			@ (mov r8, r8)
 80042e4:	fffff7ff 	.word	0xfffff7ff

080042e8 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b082      	sub	sp, #8
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d101      	bne.n	80042fa <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	e01b      	b.n	8004332 <HAL_SPI_DeInit+0x4a>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2251      	movs	r2, #81	@ 0x51
 80042fe:	2102      	movs	r1, #2
 8004300:	5499      	strb	r1, [r3, r2]

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	2140      	movs	r1, #64	@ 0x40
 800430e:	438a      	bics	r2, r1
 8004310:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	0018      	movs	r0, r3
 8004316:	f7fd fc9b 	bl	8001c50 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2251      	movs	r2, #81	@ 0x51
 8004324:	2100      	movs	r1, #0
 8004326:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2250      	movs	r2, #80	@ 0x50
 800432c:	2100      	movs	r1, #0
 800432e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004330:	2300      	movs	r3, #0
}
 8004332:	0018      	movs	r0, r3
 8004334:	46bd      	mov	sp, r7
 8004336:	b002      	add	sp, #8
 8004338:	bd80      	pop	{r7, pc}

0800433a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800433a:	b580      	push	{r7, lr}
 800433c:	b088      	sub	sp, #32
 800433e:	af00      	add	r7, sp, #0
 8004340:	60f8      	str	r0, [r7, #12]
 8004342:	60b9      	str	r1, [r7, #8]
 8004344:	603b      	str	r3, [r7, #0]
 8004346:	1dbb      	adds	r3, r7, #6
 8004348:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800434a:	231f      	movs	r3, #31
 800434c:	18fb      	adds	r3, r7, r3
 800434e:	2200      	movs	r2, #0
 8004350:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2250      	movs	r2, #80	@ 0x50
 8004356:	5c9b      	ldrb	r3, [r3, r2]
 8004358:	2b01      	cmp	r3, #1
 800435a:	d101      	bne.n	8004360 <HAL_SPI_Transmit+0x26>
 800435c:	2302      	movs	r3, #2
 800435e:	e145      	b.n	80045ec <HAL_SPI_Transmit+0x2b2>
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2250      	movs	r2, #80	@ 0x50
 8004364:	2101      	movs	r1, #1
 8004366:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004368:	f7fd fe1a 	bl	8001fa0 <HAL_GetTick>
 800436c:	0003      	movs	r3, r0
 800436e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004370:	2316      	movs	r3, #22
 8004372:	18fb      	adds	r3, r7, r3
 8004374:	1dba      	adds	r2, r7, #6
 8004376:	8812      	ldrh	r2, [r2, #0]
 8004378:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2251      	movs	r2, #81	@ 0x51
 800437e:	5c9b      	ldrb	r3, [r3, r2]
 8004380:	b2db      	uxtb	r3, r3
 8004382:	2b01      	cmp	r3, #1
 8004384:	d004      	beq.n	8004390 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8004386:	231f      	movs	r3, #31
 8004388:	18fb      	adds	r3, r7, r3
 800438a:	2202      	movs	r2, #2
 800438c:	701a      	strb	r2, [r3, #0]
    goto error;
 800438e:	e126      	b.n	80045de <HAL_SPI_Transmit+0x2a4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d003      	beq.n	800439e <HAL_SPI_Transmit+0x64>
 8004396:	1dbb      	adds	r3, r7, #6
 8004398:	881b      	ldrh	r3, [r3, #0]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d104      	bne.n	80043a8 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800439e:	231f      	movs	r3, #31
 80043a0:	18fb      	adds	r3, r7, r3
 80043a2:	2201      	movs	r2, #1
 80043a4:	701a      	strb	r2, [r3, #0]
    goto error;
 80043a6:	e11a      	b.n	80045de <HAL_SPI_Transmit+0x2a4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2251      	movs	r2, #81	@ 0x51
 80043ac:	2103      	movs	r1, #3
 80043ae:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	68ba      	ldr	r2, [r7, #8]
 80043ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	1dba      	adds	r2, r7, #6
 80043c0:	8812      	ldrh	r2, [r2, #0]
 80043c2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	1dba      	adds	r2, r7, #6
 80043c8:	8812      	ldrh	r2, [r2, #0]
 80043ca:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2200      	movs	r2, #0
 80043d0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2200      	movs	r2, #0
 80043d6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2200      	movs	r2, #0
 80043dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2200      	movs	r2, #0
 80043e2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2200      	movs	r2, #0
 80043e8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	689a      	ldr	r2, [r3, #8]
 80043ee:	2380      	movs	r3, #128	@ 0x80
 80043f0:	021b      	lsls	r3, r3, #8
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d110      	bne.n	8004418 <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	2140      	movs	r1, #64	@ 0x40
 8004402:	438a      	bics	r2, r1
 8004404:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	2180      	movs	r1, #128	@ 0x80
 8004412:	01c9      	lsls	r1, r1, #7
 8004414:	430a      	orrs	r2, r1
 8004416:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	2240      	movs	r2, #64	@ 0x40
 8004420:	4013      	ands	r3, r2
 8004422:	2b40      	cmp	r3, #64	@ 0x40
 8004424:	d007      	beq.n	8004436 <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	2140      	movs	r1, #64	@ 0x40
 8004432:	430a      	orrs	r2, r1
 8004434:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	68da      	ldr	r2, [r3, #12]
 800443a:	2380      	movs	r3, #128	@ 0x80
 800443c:	011b      	lsls	r3, r3, #4
 800443e:	429a      	cmp	r2, r3
 8004440:	d152      	bne.n	80044e8 <HAL_SPI_Transmit+0x1ae>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d004      	beq.n	8004454 <HAL_SPI_Transmit+0x11a>
 800444a:	2316      	movs	r3, #22
 800444c:	18fb      	adds	r3, r7, r3
 800444e:	881b      	ldrh	r3, [r3, #0]
 8004450:	2b01      	cmp	r3, #1
 8004452:	d143      	bne.n	80044dc <HAL_SPI_Transmit+0x1a2>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004458:	881a      	ldrh	r2, [r3, #0]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004464:	1c9a      	adds	r2, r3, #2
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800446e:	b29b      	uxth	r3, r3
 8004470:	3b01      	subs	r3, #1
 8004472:	b29a      	uxth	r2, r3
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004478:	e030      	b.n	80044dc <HAL_SPI_Transmit+0x1a2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	2202      	movs	r2, #2
 8004482:	4013      	ands	r3, r2
 8004484:	2b02      	cmp	r3, #2
 8004486:	d112      	bne.n	80044ae <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800448c:	881a      	ldrh	r2, [r3, #0]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004498:	1c9a      	adds	r2, r3, #2
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	3b01      	subs	r3, #1
 80044a6:	b29a      	uxth	r2, r3
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	86da      	strh	r2, [r3, #54]	@ 0x36
 80044ac:	e016      	b.n	80044dc <HAL_SPI_Transmit+0x1a2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044ae:	f7fd fd77 	bl	8001fa0 <HAL_GetTick>
 80044b2:	0002      	movs	r2, r0
 80044b4:	69bb      	ldr	r3, [r7, #24]
 80044b6:	1ad3      	subs	r3, r2, r3
 80044b8:	683a      	ldr	r2, [r7, #0]
 80044ba:	429a      	cmp	r2, r3
 80044bc:	d802      	bhi.n	80044c4 <HAL_SPI_Transmit+0x18a>
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	3301      	adds	r3, #1
 80044c2:	d102      	bne.n	80044ca <HAL_SPI_Transmit+0x190>
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d108      	bne.n	80044dc <HAL_SPI_Transmit+0x1a2>
        {
          errorcode = HAL_TIMEOUT;
 80044ca:	231f      	movs	r3, #31
 80044cc:	18fb      	adds	r3, r7, r3
 80044ce:	2203      	movs	r2, #3
 80044d0:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2251      	movs	r2, #81	@ 0x51
 80044d6:	2101      	movs	r1, #1
 80044d8:	5499      	strb	r1, [r3, r2]
          goto error;
 80044da:	e080      	b.n	80045de <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d1c9      	bne.n	800447a <HAL_SPI_Transmit+0x140>
 80044e6:	e053      	b.n	8004590 <HAL_SPI_Transmit+0x256>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d004      	beq.n	80044fa <HAL_SPI_Transmit+0x1c0>
 80044f0:	2316      	movs	r3, #22
 80044f2:	18fb      	adds	r3, r7, r3
 80044f4:	881b      	ldrh	r3, [r3, #0]
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d145      	bne.n	8004586 <HAL_SPI_Transmit+0x24c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	330c      	adds	r3, #12
 8004504:	7812      	ldrb	r2, [r2, #0]
 8004506:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800450c:	1c5a      	adds	r2, r3, #1
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004516:	b29b      	uxth	r3, r3
 8004518:	3b01      	subs	r3, #1
 800451a:	b29a      	uxth	r2, r3
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004520:	e031      	b.n	8004586 <HAL_SPI_Transmit+0x24c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	2202      	movs	r2, #2
 800452a:	4013      	ands	r3, r2
 800452c:	2b02      	cmp	r3, #2
 800452e:	d113      	bne.n	8004558 <HAL_SPI_Transmit+0x21e>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	330c      	adds	r3, #12
 800453a:	7812      	ldrb	r2, [r2, #0]
 800453c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004542:	1c5a      	adds	r2, r3, #1
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800454c:	b29b      	uxth	r3, r3
 800454e:	3b01      	subs	r3, #1
 8004550:	b29a      	uxth	r2, r3
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004556:	e016      	b.n	8004586 <HAL_SPI_Transmit+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004558:	f7fd fd22 	bl	8001fa0 <HAL_GetTick>
 800455c:	0002      	movs	r2, r0
 800455e:	69bb      	ldr	r3, [r7, #24]
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	683a      	ldr	r2, [r7, #0]
 8004564:	429a      	cmp	r2, r3
 8004566:	d802      	bhi.n	800456e <HAL_SPI_Transmit+0x234>
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	3301      	adds	r3, #1
 800456c:	d102      	bne.n	8004574 <HAL_SPI_Transmit+0x23a>
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d108      	bne.n	8004586 <HAL_SPI_Transmit+0x24c>
        {
          errorcode = HAL_TIMEOUT;
 8004574:	231f      	movs	r3, #31
 8004576:	18fb      	adds	r3, r7, r3
 8004578:	2203      	movs	r2, #3
 800457a:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	2251      	movs	r2, #81	@ 0x51
 8004580:	2101      	movs	r1, #1
 8004582:	5499      	strb	r1, [r3, r2]
          goto error;
 8004584:	e02b      	b.n	80045de <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800458a:	b29b      	uxth	r3, r3
 800458c:	2b00      	cmp	r3, #0
 800458e:	d1c8      	bne.n	8004522 <HAL_SPI_Transmit+0x1e8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004590:	69ba      	ldr	r2, [r7, #24]
 8004592:	6839      	ldr	r1, [r7, #0]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	0018      	movs	r0, r3
 8004598:	f000 f8c6 	bl	8004728 <SPI_EndRxTxTransaction>
 800459c:	1e03      	subs	r3, r0, #0
 800459e:	d002      	beq.n	80045a6 <HAL_SPI_Transmit+0x26c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2220      	movs	r2, #32
 80045a4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d10a      	bne.n	80045c4 <HAL_SPI_Transmit+0x28a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045ae:	2300      	movs	r3, #0
 80045b0:	613b      	str	r3, [r7, #16]
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	613b      	str	r3, [r7, #16]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	613b      	str	r3, [r7, #16]
 80045c2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d004      	beq.n	80045d6 <HAL_SPI_Transmit+0x29c>
  {
    errorcode = HAL_ERROR;
 80045cc:	231f      	movs	r3, #31
 80045ce:	18fb      	adds	r3, r7, r3
 80045d0:	2201      	movs	r2, #1
 80045d2:	701a      	strb	r2, [r3, #0]
 80045d4:	e003      	b.n	80045de <HAL_SPI_Transmit+0x2a4>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2251      	movs	r2, #81	@ 0x51
 80045da:	2101      	movs	r1, #1
 80045dc:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2250      	movs	r2, #80	@ 0x50
 80045e2:	2100      	movs	r1, #0
 80045e4:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80045e6:	231f      	movs	r3, #31
 80045e8:	18fb      	adds	r3, r7, r3
 80045ea:	781b      	ldrb	r3, [r3, #0]
}
 80045ec:	0018      	movs	r0, r3
 80045ee:	46bd      	mov	sp, r7
 80045f0:	b008      	add	sp, #32
 80045f2:	bd80      	pop	{r7, pc}

080045f4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b082      	sub	sp, #8
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2251      	movs	r2, #81	@ 0x51
 8004600:	5c9b      	ldrb	r3, [r3, r2]
 8004602:	b2db      	uxtb	r3, r3
}
 8004604:	0018      	movs	r0, r3
 8004606:	46bd      	mov	sp, r7
 8004608:	b002      	add	sp, #8
 800460a:	bd80      	pop	{r7, pc}

0800460c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b088      	sub	sp, #32
 8004610:	af00      	add	r7, sp, #0
 8004612:	60f8      	str	r0, [r7, #12]
 8004614:	60b9      	str	r1, [r7, #8]
 8004616:	603b      	str	r3, [r7, #0]
 8004618:	1dfb      	adds	r3, r7, #7
 800461a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800461c:	f7fd fcc0 	bl	8001fa0 <HAL_GetTick>
 8004620:	0002      	movs	r2, r0
 8004622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004624:	1a9b      	subs	r3, r3, r2
 8004626:	683a      	ldr	r2, [r7, #0]
 8004628:	18d3      	adds	r3, r2, r3
 800462a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800462c:	f7fd fcb8 	bl	8001fa0 <HAL_GetTick>
 8004630:	0003      	movs	r3, r0
 8004632:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004634:	4b3a      	ldr	r3, [pc, #232]	@ (8004720 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	015b      	lsls	r3, r3, #5
 800463a:	0d1b      	lsrs	r3, r3, #20
 800463c:	69fa      	ldr	r2, [r7, #28]
 800463e:	4353      	muls	r3, r2
 8004640:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004642:	e058      	b.n	80046f6 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	3301      	adds	r3, #1
 8004648:	d055      	beq.n	80046f6 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800464a:	f7fd fca9 	bl	8001fa0 <HAL_GetTick>
 800464e:	0002      	movs	r2, r0
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	69fa      	ldr	r2, [r7, #28]
 8004656:	429a      	cmp	r2, r3
 8004658:	d902      	bls.n	8004660 <SPI_WaitFlagStateUntilTimeout+0x54>
 800465a:	69fb      	ldr	r3, [r7, #28]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d142      	bne.n	80046e6 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	685a      	ldr	r2, [r3, #4]
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	21e0      	movs	r1, #224	@ 0xe0
 800466c:	438a      	bics	r2, r1
 800466e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	685a      	ldr	r2, [r3, #4]
 8004674:	2382      	movs	r3, #130	@ 0x82
 8004676:	005b      	lsls	r3, r3, #1
 8004678:	429a      	cmp	r2, r3
 800467a:	d113      	bne.n	80046a4 <SPI_WaitFlagStateUntilTimeout+0x98>
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	689a      	ldr	r2, [r3, #8]
 8004680:	2380      	movs	r3, #128	@ 0x80
 8004682:	021b      	lsls	r3, r3, #8
 8004684:	429a      	cmp	r2, r3
 8004686:	d005      	beq.n	8004694 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	689a      	ldr	r2, [r3, #8]
 800468c:	2380      	movs	r3, #128	@ 0x80
 800468e:	00db      	lsls	r3, r3, #3
 8004690:	429a      	cmp	r2, r3
 8004692:	d107      	bne.n	80046a4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	2140      	movs	r1, #64	@ 0x40
 80046a0:	438a      	bics	r2, r1
 80046a2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80046a8:	2380      	movs	r3, #128	@ 0x80
 80046aa:	019b      	lsls	r3, r3, #6
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d110      	bne.n	80046d2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	491a      	ldr	r1, [pc, #104]	@ (8004724 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80046bc:	400a      	ands	r2, r1
 80046be:	601a      	str	r2, [r3, #0]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	2180      	movs	r1, #128	@ 0x80
 80046cc:	0189      	lsls	r1, r1, #6
 80046ce:	430a      	orrs	r2, r1
 80046d0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2251      	movs	r2, #81	@ 0x51
 80046d6:	2101      	movs	r1, #1
 80046d8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2250      	movs	r2, #80	@ 0x50
 80046de:	2100      	movs	r1, #0
 80046e0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80046e2:	2303      	movs	r3, #3
 80046e4:	e017      	b.n	8004716 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d101      	bne.n	80046f0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80046ec:	2300      	movs	r3, #0
 80046ee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	3b01      	subs	r3, #1
 80046f4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	68ba      	ldr	r2, [r7, #8]
 80046fe:	4013      	ands	r3, r2
 8004700:	68ba      	ldr	r2, [r7, #8]
 8004702:	1ad3      	subs	r3, r2, r3
 8004704:	425a      	negs	r2, r3
 8004706:	4153      	adcs	r3, r2
 8004708:	b2db      	uxtb	r3, r3
 800470a:	001a      	movs	r2, r3
 800470c:	1dfb      	adds	r3, r7, #7
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	429a      	cmp	r2, r3
 8004712:	d197      	bne.n	8004644 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004714:	2300      	movs	r3, #0
}
 8004716:	0018      	movs	r0, r3
 8004718:	46bd      	mov	sp, r7
 800471a:	b008      	add	sp, #32
 800471c:	bd80      	pop	{r7, pc}
 800471e:	46c0      	nop			@ (mov r8, r8)
 8004720:	20000648 	.word	0x20000648
 8004724:	ffffdfff 	.word	0xffffdfff

08004728 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b088      	sub	sp, #32
 800472c:	af02      	add	r7, sp, #8
 800472e:	60f8      	str	r0, [r7, #12]
 8004730:	60b9      	str	r1, [r7, #8]
 8004732:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004734:	4b1d      	ldr	r3, [pc, #116]	@ (80047ac <SPI_EndRxTxTransaction+0x84>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	491d      	ldr	r1, [pc, #116]	@ (80047b0 <SPI_EndRxTxTransaction+0x88>)
 800473a:	0018      	movs	r0, r3
 800473c:	f7fb fcee 	bl	800011c <__udivsi3>
 8004740:	0003      	movs	r3, r0
 8004742:	001a      	movs	r2, r3
 8004744:	0013      	movs	r3, r2
 8004746:	015b      	lsls	r3, r3, #5
 8004748:	1a9b      	subs	r3, r3, r2
 800474a:	009b      	lsls	r3, r3, #2
 800474c:	189b      	adds	r3, r3, r2
 800474e:	00db      	lsls	r3, r3, #3
 8004750:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	685a      	ldr	r2, [r3, #4]
 8004756:	2382      	movs	r3, #130	@ 0x82
 8004758:	005b      	lsls	r3, r3, #1
 800475a:	429a      	cmp	r2, r3
 800475c:	d112      	bne.n	8004784 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800475e:	68ba      	ldr	r2, [r7, #8]
 8004760:	68f8      	ldr	r0, [r7, #12]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	9300      	str	r3, [sp, #0]
 8004766:	0013      	movs	r3, r2
 8004768:	2200      	movs	r2, #0
 800476a:	2180      	movs	r1, #128	@ 0x80
 800476c:	f7ff ff4e 	bl	800460c <SPI_WaitFlagStateUntilTimeout>
 8004770:	1e03      	subs	r3, r0, #0
 8004772:	d016      	beq.n	80047a2 <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004778:	2220      	movs	r2, #32
 800477a:	431a      	orrs	r2, r3
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004780:	2303      	movs	r3, #3
 8004782:	e00f      	b.n	80047a4 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d00a      	beq.n	80047a0 <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	3b01      	subs	r3, #1
 800478e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	2280      	movs	r2, #128	@ 0x80
 8004798:	4013      	ands	r3, r2
 800479a:	2b80      	cmp	r3, #128	@ 0x80
 800479c:	d0f2      	beq.n	8004784 <SPI_EndRxTxTransaction+0x5c>
 800479e:	e000      	b.n	80047a2 <SPI_EndRxTxTransaction+0x7a>
        break;
 80047a0:	46c0      	nop			@ (mov r8, r8)
  }

  return HAL_OK;
 80047a2:	2300      	movs	r3, #0
}
 80047a4:	0018      	movs	r0, r3
 80047a6:	46bd      	mov	sp, r7
 80047a8:	b006      	add	sp, #24
 80047aa:	bd80      	pop	{r7, pc}
 80047ac:	20000648 	.word	0x20000648
 80047b0:	016e3600 	.word	0x016e3600

080047b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d101      	bne.n	80047c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e044      	b.n	8004850 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d107      	bne.n	80047de <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2278      	movs	r2, #120	@ 0x78
 80047d2:	2100      	movs	r1, #0
 80047d4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	0018      	movs	r0, r3
 80047da:	f7fd fa59 	bl	8001c90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2224      	movs	r2, #36	@ 0x24
 80047e2:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	2101      	movs	r1, #1
 80047f0:	438a      	bics	r2, r1
 80047f2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	0018      	movs	r0, r3
 80047f8:	f000 fc2c 	bl	8005054 <UART_SetConfig>
 80047fc:	0003      	movs	r3, r0
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d101      	bne.n	8004806 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e024      	b.n	8004850 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800480a:	2b00      	cmp	r3, #0
 800480c:	d003      	beq.n	8004816 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	0018      	movs	r0, r3
 8004812:	f000 fea3 	bl	800555c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	685a      	ldr	r2, [r3, #4]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	490d      	ldr	r1, [pc, #52]	@ (8004858 <HAL_UART_Init+0xa4>)
 8004822:	400a      	ands	r2, r1
 8004824:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	689a      	ldr	r2, [r3, #8]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	212a      	movs	r1, #42	@ 0x2a
 8004832:	438a      	bics	r2, r1
 8004834:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	2101      	movs	r1, #1
 8004842:	430a      	orrs	r2, r1
 8004844:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	0018      	movs	r0, r3
 800484a:	f000 ff3b 	bl	80056c4 <UART_CheckIdleState>
 800484e:	0003      	movs	r3, r0
}
 8004850:	0018      	movs	r0, r3
 8004852:	46bd      	mov	sp, r7
 8004854:	b002      	add	sp, #8
 8004856:	bd80      	pop	{r7, pc}
 8004858:	ffffb7ff 	.word	0xffffb7ff

0800485c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b08a      	sub	sp, #40	@ 0x28
 8004860:	af02      	add	r7, sp, #8
 8004862:	60f8      	str	r0, [r7, #12]
 8004864:	60b9      	str	r1, [r7, #8]
 8004866:	603b      	str	r3, [r7, #0]
 8004868:	1dbb      	adds	r3, r7, #6
 800486a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004870:	2b20      	cmp	r3, #32
 8004872:	d000      	beq.n	8004876 <HAL_UART_Transmit+0x1a>
 8004874:	e08c      	b.n	8004990 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d003      	beq.n	8004884 <HAL_UART_Transmit+0x28>
 800487c:	1dbb      	adds	r3, r7, #6
 800487e:	881b      	ldrh	r3, [r3, #0]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d101      	bne.n	8004888 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e084      	b.n	8004992 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	689a      	ldr	r2, [r3, #8]
 800488c:	2380      	movs	r3, #128	@ 0x80
 800488e:	015b      	lsls	r3, r3, #5
 8004890:	429a      	cmp	r2, r3
 8004892:	d109      	bne.n	80048a8 <HAL_UART_Transmit+0x4c>
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	691b      	ldr	r3, [r3, #16]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d105      	bne.n	80048a8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	2201      	movs	r2, #1
 80048a0:	4013      	ands	r3, r2
 80048a2:	d001      	beq.n	80048a8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e074      	b.n	8004992 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2284      	movs	r2, #132	@ 0x84
 80048ac:	2100      	movs	r1, #0
 80048ae:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2221      	movs	r2, #33	@ 0x21
 80048b4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80048b6:	f7fd fb73 	bl	8001fa0 <HAL_GetTick>
 80048ba:	0003      	movs	r3, r0
 80048bc:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	1dba      	adds	r2, r7, #6
 80048c2:	2150      	movs	r1, #80	@ 0x50
 80048c4:	8812      	ldrh	r2, [r2, #0]
 80048c6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	1dba      	adds	r2, r7, #6
 80048cc:	2152      	movs	r1, #82	@ 0x52
 80048ce:	8812      	ldrh	r2, [r2, #0]
 80048d0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	689a      	ldr	r2, [r3, #8]
 80048d6:	2380      	movs	r3, #128	@ 0x80
 80048d8:	015b      	lsls	r3, r3, #5
 80048da:	429a      	cmp	r2, r3
 80048dc:	d108      	bne.n	80048f0 <HAL_UART_Transmit+0x94>
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	691b      	ldr	r3, [r3, #16]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d104      	bne.n	80048f0 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80048e6:	2300      	movs	r3, #0
 80048e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	61bb      	str	r3, [r7, #24]
 80048ee:	e003      	b.n	80048f8 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80048f4:	2300      	movs	r3, #0
 80048f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80048f8:	e02f      	b.n	800495a <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80048fa:	697a      	ldr	r2, [r7, #20]
 80048fc:	68f8      	ldr	r0, [r7, #12]
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	9300      	str	r3, [sp, #0]
 8004902:	0013      	movs	r3, r2
 8004904:	2200      	movs	r2, #0
 8004906:	2180      	movs	r1, #128	@ 0x80
 8004908:	f000 ff84 	bl	8005814 <UART_WaitOnFlagUntilTimeout>
 800490c:	1e03      	subs	r3, r0, #0
 800490e:	d004      	beq.n	800491a <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2220      	movs	r2, #32
 8004914:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004916:	2303      	movs	r3, #3
 8004918:	e03b      	b.n	8004992 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 800491a:	69fb      	ldr	r3, [r7, #28]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d10b      	bne.n	8004938 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004920:	69bb      	ldr	r3, [r7, #24]
 8004922:	881b      	ldrh	r3, [r3, #0]
 8004924:	001a      	movs	r2, r3
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	05d2      	lsls	r2, r2, #23
 800492c:	0dd2      	lsrs	r2, r2, #23
 800492e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004930:	69bb      	ldr	r3, [r7, #24]
 8004932:	3302      	adds	r3, #2
 8004934:	61bb      	str	r3, [r7, #24]
 8004936:	e007      	b.n	8004948 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	781a      	ldrb	r2, [r3, #0]
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004942:	69fb      	ldr	r3, [r7, #28]
 8004944:	3301      	adds	r3, #1
 8004946:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2252      	movs	r2, #82	@ 0x52
 800494c:	5a9b      	ldrh	r3, [r3, r2]
 800494e:	b29b      	uxth	r3, r3
 8004950:	3b01      	subs	r3, #1
 8004952:	b299      	uxth	r1, r3
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2252      	movs	r2, #82	@ 0x52
 8004958:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2252      	movs	r2, #82	@ 0x52
 800495e:	5a9b      	ldrh	r3, [r3, r2]
 8004960:	b29b      	uxth	r3, r3
 8004962:	2b00      	cmp	r3, #0
 8004964:	d1c9      	bne.n	80048fa <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004966:	697a      	ldr	r2, [r7, #20]
 8004968:	68f8      	ldr	r0, [r7, #12]
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	9300      	str	r3, [sp, #0]
 800496e:	0013      	movs	r3, r2
 8004970:	2200      	movs	r2, #0
 8004972:	2140      	movs	r1, #64	@ 0x40
 8004974:	f000 ff4e 	bl	8005814 <UART_WaitOnFlagUntilTimeout>
 8004978:	1e03      	subs	r3, r0, #0
 800497a:	d004      	beq.n	8004986 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2220      	movs	r2, #32
 8004980:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004982:	2303      	movs	r3, #3
 8004984:	e005      	b.n	8004992 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2220      	movs	r2, #32
 800498a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800498c:	2300      	movs	r3, #0
 800498e:	e000      	b.n	8004992 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8004990:	2302      	movs	r3, #2
  }
}
 8004992:	0018      	movs	r0, r3
 8004994:	46bd      	mov	sp, r7
 8004996:	b008      	add	sp, #32
 8004998:	bd80      	pop	{r7, pc}
	...

0800499c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b088      	sub	sp, #32
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	60f8      	str	r0, [r7, #12]
 80049a4:	60b9      	str	r1, [r7, #8]
 80049a6:	1dbb      	adds	r3, r7, #6
 80049a8:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2280      	movs	r2, #128	@ 0x80
 80049ae:	589b      	ldr	r3, [r3, r2]
 80049b0:	2b20      	cmp	r3, #32
 80049b2:	d14a      	bne.n	8004a4a <HAL_UART_Receive_IT+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d003      	beq.n	80049c2 <HAL_UART_Receive_IT+0x26>
 80049ba:	1dbb      	adds	r3, r7, #6
 80049bc:	881b      	ldrh	r3, [r3, #0]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d101      	bne.n	80049c6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e042      	b.n	8004a4c <HAL_UART_Receive_IT+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	689a      	ldr	r2, [r3, #8]
 80049ca:	2380      	movs	r3, #128	@ 0x80
 80049cc:	015b      	lsls	r3, r3, #5
 80049ce:	429a      	cmp	r2, r3
 80049d0:	d109      	bne.n	80049e6 <HAL_UART_Receive_IT+0x4a>
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	691b      	ldr	r3, [r3, #16]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d105      	bne.n	80049e6 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	2201      	movs	r2, #1
 80049de:	4013      	ands	r3, r2
 80049e0:	d001      	beq.n	80049e6 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e032      	b.n	8004a4c <HAL_UART_Receive_IT+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2200      	movs	r2, #0
 80049ea:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a18      	ldr	r2, [pc, #96]	@ (8004a54 <HAL_UART_Receive_IT+0xb8>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d020      	beq.n	8004a38 <HAL_UART_Receive_IT+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	685a      	ldr	r2, [r3, #4]
 80049fc:	2380      	movs	r3, #128	@ 0x80
 80049fe:	041b      	lsls	r3, r3, #16
 8004a00:	4013      	ands	r3, r2
 8004a02:	d019      	beq.n	8004a38 <HAL_UART_Receive_IT+0x9c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a04:	f3ef 8310 	mrs	r3, PRIMASK
 8004a08:	613b      	str	r3, [r7, #16]
  return(result);
 8004a0a:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004a0c:	61fb      	str	r3, [r7, #28]
 8004a0e:	2301      	movs	r3, #1
 8004a10:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	f383 8810 	msr	PRIMASK, r3
}
 8004a18:	46c0      	nop			@ (mov r8, r8)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	2180      	movs	r1, #128	@ 0x80
 8004a26:	04c9      	lsls	r1, r1, #19
 8004a28:	430a      	orrs	r2, r1
 8004a2a:	601a      	str	r2, [r3, #0]
 8004a2c:	69fb      	ldr	r3, [r7, #28]
 8004a2e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a30:	69bb      	ldr	r3, [r7, #24]
 8004a32:	f383 8810 	msr	PRIMASK, r3
}
 8004a36:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004a38:	1dbb      	adds	r3, r7, #6
 8004a3a:	881a      	ldrh	r2, [r3, #0]
 8004a3c:	68b9      	ldr	r1, [r7, #8]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	0018      	movs	r0, r3
 8004a42:	f000 ff51 	bl	80058e8 <UART_Start_Receive_IT>
 8004a46:	0003      	movs	r3, r0
 8004a48:	e000      	b.n	8004a4c <HAL_UART_Receive_IT+0xb0>
  }
  else
  {
    return HAL_BUSY;
 8004a4a:	2302      	movs	r3, #2
  }
}
 8004a4c:	0018      	movs	r0, r3
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	b008      	add	sp, #32
 8004a52:	bd80      	pop	{r7, pc}
 8004a54:	40004800 	.word	0x40004800

08004a58 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004a58:	b590      	push	{r4, r7, lr}
 8004a5a:	b0ab      	sub	sp, #172	@ 0xac
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	69db      	ldr	r3, [r3, #28]
 8004a66:	22a4      	movs	r2, #164	@ 0xa4
 8004a68:	18b9      	adds	r1, r7, r2
 8004a6a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	20a0      	movs	r0, #160	@ 0xa0
 8004a74:	1839      	adds	r1, r7, r0
 8004a76:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	219c      	movs	r1, #156	@ 0x9c
 8004a80:	1879      	adds	r1, r7, r1
 8004a82:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004a84:	0011      	movs	r1, r2
 8004a86:	18bb      	adds	r3, r7, r2
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a99      	ldr	r2, [pc, #612]	@ (8004cf0 <HAL_UART_IRQHandler+0x298>)
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	2298      	movs	r2, #152	@ 0x98
 8004a90:	18bc      	adds	r4, r7, r2
 8004a92:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8004a94:	18bb      	adds	r3, r7, r2
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d114      	bne.n	8004ac6 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004a9c:	187b      	adds	r3, r7, r1
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2220      	movs	r2, #32
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	d00f      	beq.n	8004ac6 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004aa6:	183b      	adds	r3, r7, r0
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	2220      	movs	r2, #32
 8004aac:	4013      	ands	r3, r2
 8004aae:	d00a      	beq.n	8004ac6 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d100      	bne.n	8004aba <HAL_UART_IRQHandler+0x62>
 8004ab8:	e2a0      	b.n	8004ffc <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	0010      	movs	r0, r2
 8004ac2:	4798      	blx	r3
      }
      return;
 8004ac4:	e29a      	b.n	8004ffc <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004ac6:	2398      	movs	r3, #152	@ 0x98
 8004ac8:	18fb      	adds	r3, r7, r3
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d100      	bne.n	8004ad2 <HAL_UART_IRQHandler+0x7a>
 8004ad0:	e114      	b.n	8004cfc <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004ad2:	239c      	movs	r3, #156	@ 0x9c
 8004ad4:	18fb      	adds	r3, r7, r3
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2201      	movs	r2, #1
 8004ada:	4013      	ands	r3, r2
 8004adc:	d106      	bne.n	8004aec <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004ade:	23a0      	movs	r3, #160	@ 0xa0
 8004ae0:	18fb      	adds	r3, r7, r3
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a83      	ldr	r2, [pc, #524]	@ (8004cf4 <HAL_UART_IRQHandler+0x29c>)
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	d100      	bne.n	8004aec <HAL_UART_IRQHandler+0x94>
 8004aea:	e107      	b.n	8004cfc <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004aec:	23a4      	movs	r3, #164	@ 0xa4
 8004aee:	18fb      	adds	r3, r7, r3
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	2201      	movs	r2, #1
 8004af4:	4013      	ands	r3, r2
 8004af6:	d012      	beq.n	8004b1e <HAL_UART_IRQHandler+0xc6>
 8004af8:	23a0      	movs	r3, #160	@ 0xa0
 8004afa:	18fb      	adds	r3, r7, r3
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	2380      	movs	r3, #128	@ 0x80
 8004b00:	005b      	lsls	r3, r3, #1
 8004b02:	4013      	ands	r3, r2
 8004b04:	d00b      	beq.n	8004b1e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2284      	movs	r2, #132	@ 0x84
 8004b12:	589b      	ldr	r3, [r3, r2]
 8004b14:	2201      	movs	r2, #1
 8004b16:	431a      	orrs	r2, r3
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2184      	movs	r1, #132	@ 0x84
 8004b1c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b1e:	23a4      	movs	r3, #164	@ 0xa4
 8004b20:	18fb      	adds	r3, r7, r3
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	2202      	movs	r2, #2
 8004b26:	4013      	ands	r3, r2
 8004b28:	d011      	beq.n	8004b4e <HAL_UART_IRQHandler+0xf6>
 8004b2a:	239c      	movs	r3, #156	@ 0x9c
 8004b2c:	18fb      	adds	r3, r7, r3
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2201      	movs	r2, #1
 8004b32:	4013      	ands	r3, r2
 8004b34:	d00b      	beq.n	8004b4e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	2202      	movs	r2, #2
 8004b3c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2284      	movs	r2, #132	@ 0x84
 8004b42:	589b      	ldr	r3, [r3, r2]
 8004b44:	2204      	movs	r2, #4
 8004b46:	431a      	orrs	r2, r3
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2184      	movs	r1, #132	@ 0x84
 8004b4c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b4e:	23a4      	movs	r3, #164	@ 0xa4
 8004b50:	18fb      	adds	r3, r7, r3
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	2204      	movs	r2, #4
 8004b56:	4013      	ands	r3, r2
 8004b58:	d011      	beq.n	8004b7e <HAL_UART_IRQHandler+0x126>
 8004b5a:	239c      	movs	r3, #156	@ 0x9c
 8004b5c:	18fb      	adds	r3, r7, r3
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	2201      	movs	r2, #1
 8004b62:	4013      	ands	r3, r2
 8004b64:	d00b      	beq.n	8004b7e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	2204      	movs	r2, #4
 8004b6c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2284      	movs	r2, #132	@ 0x84
 8004b72:	589b      	ldr	r3, [r3, r2]
 8004b74:	2202      	movs	r2, #2
 8004b76:	431a      	orrs	r2, r3
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2184      	movs	r1, #132	@ 0x84
 8004b7c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004b7e:	23a4      	movs	r3, #164	@ 0xa4
 8004b80:	18fb      	adds	r3, r7, r3
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	2208      	movs	r2, #8
 8004b86:	4013      	ands	r3, r2
 8004b88:	d017      	beq.n	8004bba <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004b8a:	23a0      	movs	r3, #160	@ 0xa0
 8004b8c:	18fb      	adds	r3, r7, r3
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2220      	movs	r2, #32
 8004b92:	4013      	ands	r3, r2
 8004b94:	d105      	bne.n	8004ba2 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004b96:	239c      	movs	r3, #156	@ 0x9c
 8004b98:	18fb      	adds	r3, r7, r3
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004ba0:	d00b      	beq.n	8004bba <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	2208      	movs	r2, #8
 8004ba8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2284      	movs	r2, #132	@ 0x84
 8004bae:	589b      	ldr	r3, [r3, r2]
 8004bb0:	2208      	movs	r2, #8
 8004bb2:	431a      	orrs	r2, r3
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2184      	movs	r1, #132	@ 0x84
 8004bb8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004bba:	23a4      	movs	r3, #164	@ 0xa4
 8004bbc:	18fb      	adds	r3, r7, r3
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	2380      	movs	r3, #128	@ 0x80
 8004bc2:	011b      	lsls	r3, r3, #4
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	d013      	beq.n	8004bf0 <HAL_UART_IRQHandler+0x198>
 8004bc8:	23a0      	movs	r3, #160	@ 0xa0
 8004bca:	18fb      	adds	r3, r7, r3
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	2380      	movs	r3, #128	@ 0x80
 8004bd0:	04db      	lsls	r3, r3, #19
 8004bd2:	4013      	ands	r3, r2
 8004bd4:	d00c      	beq.n	8004bf0 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	2280      	movs	r2, #128	@ 0x80
 8004bdc:	0112      	lsls	r2, r2, #4
 8004bde:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2284      	movs	r2, #132	@ 0x84
 8004be4:	589b      	ldr	r3, [r3, r2]
 8004be6:	2220      	movs	r2, #32
 8004be8:	431a      	orrs	r2, r3
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2184      	movs	r1, #132	@ 0x84
 8004bee:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2284      	movs	r2, #132	@ 0x84
 8004bf4:	589b      	ldr	r3, [r3, r2]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d100      	bne.n	8004bfc <HAL_UART_IRQHandler+0x1a4>
 8004bfa:	e201      	b.n	8005000 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004bfc:	23a4      	movs	r3, #164	@ 0xa4
 8004bfe:	18fb      	adds	r3, r7, r3
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	2220      	movs	r2, #32
 8004c04:	4013      	ands	r3, r2
 8004c06:	d00e      	beq.n	8004c26 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004c08:	23a0      	movs	r3, #160	@ 0xa0
 8004c0a:	18fb      	adds	r3, r7, r3
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	2220      	movs	r2, #32
 8004c10:	4013      	ands	r3, r2
 8004c12:	d008      	beq.n	8004c26 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d004      	beq.n	8004c26 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c20:	687a      	ldr	r2, [r7, #4]
 8004c22:	0010      	movs	r0, r2
 8004c24:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2284      	movs	r2, #132	@ 0x84
 8004c2a:	589b      	ldr	r3, [r3, r2]
 8004c2c:	2194      	movs	r1, #148	@ 0x94
 8004c2e:	187a      	adds	r2, r7, r1
 8004c30:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	2240      	movs	r2, #64	@ 0x40
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	2b40      	cmp	r3, #64	@ 0x40
 8004c3e:	d004      	beq.n	8004c4a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004c40:	187b      	adds	r3, r7, r1
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	2228      	movs	r2, #40	@ 0x28
 8004c46:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004c48:	d047      	beq.n	8004cda <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	0018      	movs	r0, r3
 8004c4e:	f000 ff15 	bl	8005a7c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	2240      	movs	r2, #64	@ 0x40
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	2b40      	cmp	r3, #64	@ 0x40
 8004c5e:	d137      	bne.n	8004cd0 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c60:	f3ef 8310 	mrs	r3, PRIMASK
 8004c64:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8004c66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c68:	2090      	movs	r0, #144	@ 0x90
 8004c6a:	183a      	adds	r2, r7, r0
 8004c6c:	6013      	str	r3, [r2, #0]
 8004c6e:	2301      	movs	r3, #1
 8004c70:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c74:	f383 8810 	msr	PRIMASK, r3
}
 8004c78:	46c0      	nop			@ (mov r8, r8)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	689a      	ldr	r2, [r3, #8]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	2140      	movs	r1, #64	@ 0x40
 8004c86:	438a      	bics	r2, r1
 8004c88:	609a      	str	r2, [r3, #8]
 8004c8a:	183b      	adds	r3, r7, r0
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c90:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004c92:	f383 8810 	msr	PRIMASK, r3
}
 8004c96:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d012      	beq.n	8004cc6 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ca4:	4a14      	ldr	r2, [pc, #80]	@ (8004cf8 <HAL_UART_IRQHandler+0x2a0>)
 8004ca6:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cac:	0018      	movs	r0, r3
 8004cae:	f7fd fac3 	bl	8002238 <HAL_DMA_Abort_IT>
 8004cb2:	1e03      	subs	r3, r0, #0
 8004cb4:	d01a      	beq.n	8004cec <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cc0:	0018      	movs	r0, r3
 8004cc2:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cc4:	e012      	b.n	8004cec <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	0018      	movs	r0, r3
 8004cca:	f000 f9af 	bl	800502c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cce:	e00d      	b.n	8004cec <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	0018      	movs	r0, r3
 8004cd4:	f000 f9aa 	bl	800502c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cd8:	e008      	b.n	8004cec <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	0018      	movs	r0, r3
 8004cde:	f000 f9a5 	bl	800502c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2284      	movs	r2, #132	@ 0x84
 8004ce6:	2100      	movs	r1, #0
 8004ce8:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8004cea:	e189      	b.n	8005000 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cec:	46c0      	nop			@ (mov r8, r8)
    return;
 8004cee:	e187      	b.n	8005000 <HAL_UART_IRQHandler+0x5a8>
 8004cf0:	0000080f 	.word	0x0000080f
 8004cf4:	04000120 	.word	0x04000120
 8004cf8:	08005b45 	.word	0x08005b45

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d000      	beq.n	8004d06 <HAL_UART_IRQHandler+0x2ae>
 8004d04:	e13b      	b.n	8004f7e <HAL_UART_IRQHandler+0x526>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004d06:	23a4      	movs	r3, #164	@ 0xa4
 8004d08:	18fb      	adds	r3, r7, r3
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	2210      	movs	r2, #16
 8004d0e:	4013      	ands	r3, r2
 8004d10:	d100      	bne.n	8004d14 <HAL_UART_IRQHandler+0x2bc>
 8004d12:	e134      	b.n	8004f7e <HAL_UART_IRQHandler+0x526>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004d14:	23a0      	movs	r3, #160	@ 0xa0
 8004d16:	18fb      	adds	r3, r7, r3
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	2210      	movs	r2, #16
 8004d1c:	4013      	ands	r3, r2
 8004d1e:	d100      	bne.n	8004d22 <HAL_UART_IRQHandler+0x2ca>
 8004d20:	e12d      	b.n	8004f7e <HAL_UART_IRQHandler+0x526>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	2210      	movs	r2, #16
 8004d28:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	2240      	movs	r2, #64	@ 0x40
 8004d32:	4013      	ands	r3, r2
 8004d34:	2b40      	cmp	r3, #64	@ 0x40
 8004d36:	d000      	beq.n	8004d3a <HAL_UART_IRQHandler+0x2e2>
 8004d38:	e0a1      	b.n	8004e7e <HAL_UART_IRQHandler+0x426>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	685a      	ldr	r2, [r3, #4]
 8004d42:	217e      	movs	r1, #126	@ 0x7e
 8004d44:	187b      	adds	r3, r7, r1
 8004d46:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004d48:	187b      	adds	r3, r7, r1
 8004d4a:	881b      	ldrh	r3, [r3, #0]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d100      	bne.n	8004d52 <HAL_UART_IRQHandler+0x2fa>
 8004d50:	e158      	b.n	8005004 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2258      	movs	r2, #88	@ 0x58
 8004d56:	5a9b      	ldrh	r3, [r3, r2]
 8004d58:	187a      	adds	r2, r7, r1
 8004d5a:	8812      	ldrh	r2, [r2, #0]
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d300      	bcc.n	8004d62 <HAL_UART_IRQHandler+0x30a>
 8004d60:	e150      	b.n	8005004 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	187a      	adds	r2, r7, r1
 8004d66:	215a      	movs	r1, #90	@ 0x5a
 8004d68:	8812      	ldrh	r2, [r2, #0]
 8004d6a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2220      	movs	r2, #32
 8004d76:	4013      	ands	r3, r2
 8004d78:	d16f      	bne.n	8004e5a <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d7a:	f3ef 8310 	mrs	r3, PRIMASK
 8004d7e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8004d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d82:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004d84:	2301      	movs	r3, #1
 8004d86:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d8a:	f383 8810 	msr	PRIMASK, r3
}
 8004d8e:	46c0      	nop			@ (mov r8, r8)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	499e      	ldr	r1, [pc, #632]	@ (8005014 <HAL_UART_IRQHandler+0x5bc>)
 8004d9c:	400a      	ands	r2, r1
 8004d9e:	601a      	str	r2, [r3, #0]
 8004da0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004da2:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004da4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004da6:	f383 8810 	msr	PRIMASK, r3
}
 8004daa:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dac:	f3ef 8310 	mrs	r3, PRIMASK
 8004db0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8004db2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004db4:	677b      	str	r3, [r7, #116]	@ 0x74
 8004db6:	2301      	movs	r3, #1
 8004db8:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004dbc:	f383 8810 	msr	PRIMASK, r3
}
 8004dc0:	46c0      	nop			@ (mov r8, r8)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	689a      	ldr	r2, [r3, #8]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2101      	movs	r1, #1
 8004dce:	438a      	bics	r2, r1
 8004dd0:	609a      	str	r2, [r3, #8]
 8004dd2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004dd4:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004dd8:	f383 8810 	msr	PRIMASK, r3
}
 8004ddc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dde:	f3ef 8310 	mrs	r3, PRIMASK
 8004de2:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8004de4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004de6:	673b      	str	r3, [r7, #112]	@ 0x70
 8004de8:	2301      	movs	r3, #1
 8004dea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004dee:	f383 8810 	msr	PRIMASK, r3
}
 8004df2:	46c0      	nop			@ (mov r8, r8)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	689a      	ldr	r2, [r3, #8]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	2140      	movs	r1, #64	@ 0x40
 8004e00:	438a      	bics	r2, r1
 8004e02:	609a      	str	r2, [r3, #8]
 8004e04:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004e06:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e0a:	f383 8810 	msr	PRIMASK, r3
}
 8004e0e:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2280      	movs	r2, #128	@ 0x80
 8004e14:	2120      	movs	r1, #32
 8004e16:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e1e:	f3ef 8310 	mrs	r3, PRIMASK
 8004e22:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8004e24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e26:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004e28:	2301      	movs	r3, #1
 8004e2a:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e2c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004e2e:	f383 8810 	msr	PRIMASK, r3
}
 8004e32:	46c0      	nop			@ (mov r8, r8)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	2110      	movs	r1, #16
 8004e40:	438a      	bics	r2, r1
 8004e42:	601a      	str	r2, [r3, #0]
 8004e44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e46:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e48:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004e4a:	f383 8810 	msr	PRIMASK, r3
}
 8004e4e:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e54:	0018      	movs	r0, r3
 8004e56:	f7fd f9af 	bl	80021b8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2202      	movs	r2, #2
 8004e5e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2258      	movs	r2, #88	@ 0x58
 8004e64:	5a9a      	ldrh	r2, [r3, r2]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	215a      	movs	r1, #90	@ 0x5a
 8004e6a:	5a5b      	ldrh	r3, [r3, r1]
 8004e6c:	b29b      	uxth	r3, r3
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	b29a      	uxth	r2, r3
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	0011      	movs	r1, r2
 8004e76:	0018      	movs	r0, r3
 8004e78:	f000 f8e0 	bl	800503c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004e7c:	e0c2      	b.n	8005004 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2258      	movs	r2, #88	@ 0x58
 8004e82:	5a99      	ldrh	r1, [r3, r2]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	225a      	movs	r2, #90	@ 0x5a
 8004e88:	5a9b      	ldrh	r3, [r3, r2]
 8004e8a:	b29a      	uxth	r2, r3
 8004e8c:	208e      	movs	r0, #142	@ 0x8e
 8004e8e:	183b      	adds	r3, r7, r0
 8004e90:	1a8a      	subs	r2, r1, r2
 8004e92:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	225a      	movs	r2, #90	@ 0x5a
 8004e98:	5a9b      	ldrh	r3, [r3, r2]
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d100      	bne.n	8004ea2 <HAL_UART_IRQHandler+0x44a>
 8004ea0:	e0b2      	b.n	8005008 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8004ea2:	183b      	adds	r3, r7, r0
 8004ea4:	881b      	ldrh	r3, [r3, #0]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d100      	bne.n	8004eac <HAL_UART_IRQHandler+0x454>
 8004eaa:	e0ad      	b.n	8005008 <HAL_UART_IRQHandler+0x5b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004eac:	f3ef 8310 	mrs	r3, PRIMASK
 8004eb0:	60fb      	str	r3, [r7, #12]
  return(result);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004eb4:	2488      	movs	r4, #136	@ 0x88
 8004eb6:	193a      	adds	r2, r7, r4
 8004eb8:	6013      	str	r3, [r2, #0]
 8004eba:	2301      	movs	r3, #1
 8004ebc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	f383 8810 	msr	PRIMASK, r3
}
 8004ec4:	46c0      	nop			@ (mov r8, r8)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4951      	ldr	r1, [pc, #324]	@ (8005018 <HAL_UART_IRQHandler+0x5c0>)
 8004ed2:	400a      	ands	r2, r1
 8004ed4:	601a      	str	r2, [r3, #0]
 8004ed6:	193b      	adds	r3, r7, r4
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	f383 8810 	msr	PRIMASK, r3
}
 8004ee2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ee4:	f3ef 8310 	mrs	r3, PRIMASK
 8004ee8:	61bb      	str	r3, [r7, #24]
  return(result);
 8004eea:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004eec:	2484      	movs	r4, #132	@ 0x84
 8004eee:	193a      	adds	r2, r7, r4
 8004ef0:	6013      	str	r3, [r2, #0]
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ef6:	69fb      	ldr	r3, [r7, #28]
 8004ef8:	f383 8810 	msr	PRIMASK, r3
}
 8004efc:	46c0      	nop			@ (mov r8, r8)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	689a      	ldr	r2, [r3, #8]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	2101      	movs	r1, #1
 8004f0a:	438a      	bics	r2, r1
 8004f0c:	609a      	str	r2, [r3, #8]
 8004f0e:	193b      	adds	r3, r7, r4
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f14:	6a3b      	ldr	r3, [r7, #32]
 8004f16:	f383 8810 	msr	PRIMASK, r3
}
 8004f1a:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2280      	movs	r2, #128	@ 0x80
 8004f20:	2120      	movs	r1, #32
 8004f22:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2200      	movs	r2, #0
 8004f28:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f30:	f3ef 8310 	mrs	r3, PRIMASK
 8004f34:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f38:	2480      	movs	r4, #128	@ 0x80
 8004f3a:	193a      	adds	r2, r7, r4
 8004f3c:	6013      	str	r3, [r2, #0]
 8004f3e:	2301      	movs	r3, #1
 8004f40:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f44:	f383 8810 	msr	PRIMASK, r3
}
 8004f48:	46c0      	nop			@ (mov r8, r8)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2110      	movs	r1, #16
 8004f56:	438a      	bics	r2, r1
 8004f58:	601a      	str	r2, [r3, #0]
 8004f5a:	193b      	adds	r3, r7, r4
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f62:	f383 8810 	msr	PRIMASK, r3
}
 8004f66:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2202      	movs	r2, #2
 8004f6c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004f6e:	183b      	adds	r3, r7, r0
 8004f70:	881a      	ldrh	r2, [r3, #0]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	0011      	movs	r1, r2
 8004f76:	0018      	movs	r0, r3
 8004f78:	f000 f860 	bl	800503c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004f7c:	e044      	b.n	8005008 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004f7e:	23a4      	movs	r3, #164	@ 0xa4
 8004f80:	18fb      	adds	r3, r7, r3
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	2380      	movs	r3, #128	@ 0x80
 8004f86:	035b      	lsls	r3, r3, #13
 8004f88:	4013      	ands	r3, r2
 8004f8a:	d010      	beq.n	8004fae <HAL_UART_IRQHandler+0x556>
 8004f8c:	239c      	movs	r3, #156	@ 0x9c
 8004f8e:	18fb      	adds	r3, r7, r3
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	2380      	movs	r3, #128	@ 0x80
 8004f94:	03db      	lsls	r3, r3, #15
 8004f96:	4013      	ands	r3, r2
 8004f98:	d009      	beq.n	8004fae <HAL_UART_IRQHandler+0x556>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	2280      	movs	r2, #128	@ 0x80
 8004fa0:	0352      	lsls	r2, r2, #13
 8004fa2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	0018      	movs	r0, r3
 8004fa8:	f000 ffd2 	bl	8005f50 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004fac:	e02f      	b.n	800500e <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004fae:	23a4      	movs	r3, #164	@ 0xa4
 8004fb0:	18fb      	adds	r3, r7, r3
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	2280      	movs	r2, #128	@ 0x80
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	d00f      	beq.n	8004fda <HAL_UART_IRQHandler+0x582>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004fba:	23a0      	movs	r3, #160	@ 0xa0
 8004fbc:	18fb      	adds	r3, r7, r3
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	2280      	movs	r2, #128	@ 0x80
 8004fc2:	4013      	ands	r3, r2
 8004fc4:	d009      	beq.n	8004fda <HAL_UART_IRQHandler+0x582>
  {
    if (huart->TxISR != NULL)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d01e      	beq.n	800500c <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	0010      	movs	r0, r2
 8004fd6:	4798      	blx	r3
    }
    return;
 8004fd8:	e018      	b.n	800500c <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004fda:	23a4      	movs	r3, #164	@ 0xa4
 8004fdc:	18fb      	adds	r3, r7, r3
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2240      	movs	r2, #64	@ 0x40
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	d013      	beq.n	800500e <HAL_UART_IRQHandler+0x5b6>
 8004fe6:	23a0      	movs	r3, #160	@ 0xa0
 8004fe8:	18fb      	adds	r3, r7, r3
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	2240      	movs	r2, #64	@ 0x40
 8004fee:	4013      	ands	r3, r2
 8004ff0:	d00d      	beq.n	800500e <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	0018      	movs	r0, r3
 8004ff6:	f000 fdbc 	bl	8005b72 <UART_EndTransmit_IT>
    return;
 8004ffa:	e008      	b.n	800500e <HAL_UART_IRQHandler+0x5b6>
      return;
 8004ffc:	46c0      	nop			@ (mov r8, r8)
 8004ffe:	e006      	b.n	800500e <HAL_UART_IRQHandler+0x5b6>
    return;
 8005000:	46c0      	nop			@ (mov r8, r8)
 8005002:	e004      	b.n	800500e <HAL_UART_IRQHandler+0x5b6>
      return;
 8005004:	46c0      	nop			@ (mov r8, r8)
 8005006:	e002      	b.n	800500e <HAL_UART_IRQHandler+0x5b6>
      return;
 8005008:	46c0      	nop			@ (mov r8, r8)
 800500a:	e000      	b.n	800500e <HAL_UART_IRQHandler+0x5b6>
    return;
 800500c:	46c0      	nop			@ (mov r8, r8)
  }

}
 800500e:	46bd      	mov	sp, r7
 8005010:	b02b      	add	sp, #172	@ 0xac
 8005012:	bd90      	pop	{r4, r7, pc}
 8005014:	fffffeff 	.word	0xfffffeff
 8005018:	fffffedf 	.word	0xfffffedf

0800501c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b082      	sub	sp, #8
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005024:	46c0      	nop			@ (mov r8, r8)
 8005026:	46bd      	mov	sp, r7
 8005028:	b002      	add	sp, #8
 800502a:	bd80      	pop	{r7, pc}

0800502c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b082      	sub	sp, #8
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005034:	46c0      	nop			@ (mov r8, r8)
 8005036:	46bd      	mov	sp, r7
 8005038:	b002      	add	sp, #8
 800503a:	bd80      	pop	{r7, pc}

0800503c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b082      	sub	sp, #8
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	000a      	movs	r2, r1
 8005046:	1cbb      	adds	r3, r7, #2
 8005048:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800504a:	46c0      	nop			@ (mov r8, r8)
 800504c:	46bd      	mov	sp, r7
 800504e:	b002      	add	sp, #8
 8005050:	bd80      	pop	{r7, pc}
	...

08005054 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005054:	b5b0      	push	{r4, r5, r7, lr}
 8005056:	b08e      	sub	sp, #56	@ 0x38
 8005058:	af00      	add	r7, sp, #0
 800505a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800505c:	231a      	movs	r3, #26
 800505e:	2218      	movs	r2, #24
 8005060:	189b      	adds	r3, r3, r2
 8005062:	19db      	adds	r3, r3, r7
 8005064:	2200      	movs	r2, #0
 8005066:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005068:	69fb      	ldr	r3, [r7, #28]
 800506a:	689a      	ldr	r2, [r3, #8]
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	691b      	ldr	r3, [r3, #16]
 8005070:	431a      	orrs	r2, r3
 8005072:	69fb      	ldr	r3, [r7, #28]
 8005074:	695b      	ldr	r3, [r3, #20]
 8005076:	431a      	orrs	r2, r3
 8005078:	69fb      	ldr	r3, [r7, #28]
 800507a:	69db      	ldr	r3, [r3, #28]
 800507c:	4313      	orrs	r3, r2
 800507e:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4ac6      	ldr	r2, [pc, #792]	@ (80053a0 <UART_SetConfig+0x34c>)
 8005088:	4013      	ands	r3, r2
 800508a:	0019      	movs	r1, r3
 800508c:	69fb      	ldr	r3, [r7, #28]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005092:	430a      	orrs	r2, r1
 8005094:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005096:	69fb      	ldr	r3, [r7, #28]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	4ac1      	ldr	r2, [pc, #772]	@ (80053a4 <UART_SetConfig+0x350>)
 800509e:	4013      	ands	r3, r2
 80050a0:	0019      	movs	r1, r3
 80050a2:	69fb      	ldr	r3, [r7, #28]
 80050a4:	68da      	ldr	r2, [r3, #12]
 80050a6:	69fb      	ldr	r3, [r7, #28]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	430a      	orrs	r2, r1
 80050ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	699b      	ldr	r3, [r3, #24]
 80050b2:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4abb      	ldr	r2, [pc, #748]	@ (80053a8 <UART_SetConfig+0x354>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d004      	beq.n	80050c8 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80050be:	69fb      	ldr	r3, [r7, #28]
 80050c0:	6a1b      	ldr	r3, [r3, #32]
 80050c2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80050c4:	4313      	orrs	r3, r2
 80050c6:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	4ab7      	ldr	r2, [pc, #732]	@ (80053ac <UART_SetConfig+0x358>)
 80050d0:	4013      	ands	r3, r2
 80050d2:	0019      	movs	r1, r3
 80050d4:	69fb      	ldr	r3, [r7, #28]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80050da:	430a      	orrs	r2, r1
 80050dc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80050de:	69fb      	ldr	r3, [r7, #28]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4ab3      	ldr	r2, [pc, #716]	@ (80053b0 <UART_SetConfig+0x35c>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d131      	bne.n	800514c <UART_SetConfig+0xf8>
 80050e8:	4bb2      	ldr	r3, [pc, #712]	@ (80053b4 <UART_SetConfig+0x360>)
 80050ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050ec:	2203      	movs	r2, #3
 80050ee:	4013      	ands	r3, r2
 80050f0:	2b03      	cmp	r3, #3
 80050f2:	d01d      	beq.n	8005130 <UART_SetConfig+0xdc>
 80050f4:	d823      	bhi.n	800513e <UART_SetConfig+0xea>
 80050f6:	2b02      	cmp	r3, #2
 80050f8:	d00c      	beq.n	8005114 <UART_SetConfig+0xc0>
 80050fa:	d820      	bhi.n	800513e <UART_SetConfig+0xea>
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d002      	beq.n	8005106 <UART_SetConfig+0xb2>
 8005100:	2b01      	cmp	r3, #1
 8005102:	d00e      	beq.n	8005122 <UART_SetConfig+0xce>
 8005104:	e01b      	b.n	800513e <UART_SetConfig+0xea>
 8005106:	231b      	movs	r3, #27
 8005108:	2218      	movs	r2, #24
 800510a:	189b      	adds	r3, r3, r2
 800510c:	19db      	adds	r3, r3, r7
 800510e:	2201      	movs	r2, #1
 8005110:	701a      	strb	r2, [r3, #0]
 8005112:	e09c      	b.n	800524e <UART_SetConfig+0x1fa>
 8005114:	231b      	movs	r3, #27
 8005116:	2218      	movs	r2, #24
 8005118:	189b      	adds	r3, r3, r2
 800511a:	19db      	adds	r3, r3, r7
 800511c:	2202      	movs	r2, #2
 800511e:	701a      	strb	r2, [r3, #0]
 8005120:	e095      	b.n	800524e <UART_SetConfig+0x1fa>
 8005122:	231b      	movs	r3, #27
 8005124:	2218      	movs	r2, #24
 8005126:	189b      	adds	r3, r3, r2
 8005128:	19db      	adds	r3, r3, r7
 800512a:	2204      	movs	r2, #4
 800512c:	701a      	strb	r2, [r3, #0]
 800512e:	e08e      	b.n	800524e <UART_SetConfig+0x1fa>
 8005130:	231b      	movs	r3, #27
 8005132:	2218      	movs	r2, #24
 8005134:	189b      	adds	r3, r3, r2
 8005136:	19db      	adds	r3, r3, r7
 8005138:	2208      	movs	r2, #8
 800513a:	701a      	strb	r2, [r3, #0]
 800513c:	e087      	b.n	800524e <UART_SetConfig+0x1fa>
 800513e:	231b      	movs	r3, #27
 8005140:	2218      	movs	r2, #24
 8005142:	189b      	adds	r3, r3, r2
 8005144:	19db      	adds	r3, r3, r7
 8005146:	2210      	movs	r2, #16
 8005148:	701a      	strb	r2, [r3, #0]
 800514a:	e080      	b.n	800524e <UART_SetConfig+0x1fa>
 800514c:	69fb      	ldr	r3, [r7, #28]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a99      	ldr	r2, [pc, #612]	@ (80053b8 <UART_SetConfig+0x364>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d131      	bne.n	80051ba <UART_SetConfig+0x166>
 8005156:	4b97      	ldr	r3, [pc, #604]	@ (80053b4 <UART_SetConfig+0x360>)
 8005158:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800515a:	220c      	movs	r2, #12
 800515c:	4013      	ands	r3, r2
 800515e:	2b0c      	cmp	r3, #12
 8005160:	d01d      	beq.n	800519e <UART_SetConfig+0x14a>
 8005162:	d823      	bhi.n	80051ac <UART_SetConfig+0x158>
 8005164:	2b08      	cmp	r3, #8
 8005166:	d00c      	beq.n	8005182 <UART_SetConfig+0x12e>
 8005168:	d820      	bhi.n	80051ac <UART_SetConfig+0x158>
 800516a:	2b00      	cmp	r3, #0
 800516c:	d002      	beq.n	8005174 <UART_SetConfig+0x120>
 800516e:	2b04      	cmp	r3, #4
 8005170:	d00e      	beq.n	8005190 <UART_SetConfig+0x13c>
 8005172:	e01b      	b.n	80051ac <UART_SetConfig+0x158>
 8005174:	231b      	movs	r3, #27
 8005176:	2218      	movs	r2, #24
 8005178:	189b      	adds	r3, r3, r2
 800517a:	19db      	adds	r3, r3, r7
 800517c:	2200      	movs	r2, #0
 800517e:	701a      	strb	r2, [r3, #0]
 8005180:	e065      	b.n	800524e <UART_SetConfig+0x1fa>
 8005182:	231b      	movs	r3, #27
 8005184:	2218      	movs	r2, #24
 8005186:	189b      	adds	r3, r3, r2
 8005188:	19db      	adds	r3, r3, r7
 800518a:	2202      	movs	r2, #2
 800518c:	701a      	strb	r2, [r3, #0]
 800518e:	e05e      	b.n	800524e <UART_SetConfig+0x1fa>
 8005190:	231b      	movs	r3, #27
 8005192:	2218      	movs	r2, #24
 8005194:	189b      	adds	r3, r3, r2
 8005196:	19db      	adds	r3, r3, r7
 8005198:	2204      	movs	r2, #4
 800519a:	701a      	strb	r2, [r3, #0]
 800519c:	e057      	b.n	800524e <UART_SetConfig+0x1fa>
 800519e:	231b      	movs	r3, #27
 80051a0:	2218      	movs	r2, #24
 80051a2:	189b      	adds	r3, r3, r2
 80051a4:	19db      	adds	r3, r3, r7
 80051a6:	2208      	movs	r2, #8
 80051a8:	701a      	strb	r2, [r3, #0]
 80051aa:	e050      	b.n	800524e <UART_SetConfig+0x1fa>
 80051ac:	231b      	movs	r3, #27
 80051ae:	2218      	movs	r2, #24
 80051b0:	189b      	adds	r3, r3, r2
 80051b2:	19db      	adds	r3, r3, r7
 80051b4:	2210      	movs	r2, #16
 80051b6:	701a      	strb	r2, [r3, #0]
 80051b8:	e049      	b.n	800524e <UART_SetConfig+0x1fa>
 80051ba:	69fb      	ldr	r3, [r7, #28]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a7a      	ldr	r2, [pc, #488]	@ (80053a8 <UART_SetConfig+0x354>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d13e      	bne.n	8005242 <UART_SetConfig+0x1ee>
 80051c4:	4b7b      	ldr	r3, [pc, #492]	@ (80053b4 <UART_SetConfig+0x360>)
 80051c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80051c8:	23c0      	movs	r3, #192	@ 0xc0
 80051ca:	011b      	lsls	r3, r3, #4
 80051cc:	4013      	ands	r3, r2
 80051ce:	22c0      	movs	r2, #192	@ 0xc0
 80051d0:	0112      	lsls	r2, r2, #4
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d027      	beq.n	8005226 <UART_SetConfig+0x1d2>
 80051d6:	22c0      	movs	r2, #192	@ 0xc0
 80051d8:	0112      	lsls	r2, r2, #4
 80051da:	4293      	cmp	r3, r2
 80051dc:	d82a      	bhi.n	8005234 <UART_SetConfig+0x1e0>
 80051de:	2280      	movs	r2, #128	@ 0x80
 80051e0:	0112      	lsls	r2, r2, #4
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d011      	beq.n	800520a <UART_SetConfig+0x1b6>
 80051e6:	2280      	movs	r2, #128	@ 0x80
 80051e8:	0112      	lsls	r2, r2, #4
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d822      	bhi.n	8005234 <UART_SetConfig+0x1e0>
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d004      	beq.n	80051fc <UART_SetConfig+0x1a8>
 80051f2:	2280      	movs	r2, #128	@ 0x80
 80051f4:	00d2      	lsls	r2, r2, #3
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d00e      	beq.n	8005218 <UART_SetConfig+0x1c4>
 80051fa:	e01b      	b.n	8005234 <UART_SetConfig+0x1e0>
 80051fc:	231b      	movs	r3, #27
 80051fe:	2218      	movs	r2, #24
 8005200:	189b      	adds	r3, r3, r2
 8005202:	19db      	adds	r3, r3, r7
 8005204:	2200      	movs	r2, #0
 8005206:	701a      	strb	r2, [r3, #0]
 8005208:	e021      	b.n	800524e <UART_SetConfig+0x1fa>
 800520a:	231b      	movs	r3, #27
 800520c:	2218      	movs	r2, #24
 800520e:	189b      	adds	r3, r3, r2
 8005210:	19db      	adds	r3, r3, r7
 8005212:	2202      	movs	r2, #2
 8005214:	701a      	strb	r2, [r3, #0]
 8005216:	e01a      	b.n	800524e <UART_SetConfig+0x1fa>
 8005218:	231b      	movs	r3, #27
 800521a:	2218      	movs	r2, #24
 800521c:	189b      	adds	r3, r3, r2
 800521e:	19db      	adds	r3, r3, r7
 8005220:	2204      	movs	r2, #4
 8005222:	701a      	strb	r2, [r3, #0]
 8005224:	e013      	b.n	800524e <UART_SetConfig+0x1fa>
 8005226:	231b      	movs	r3, #27
 8005228:	2218      	movs	r2, #24
 800522a:	189b      	adds	r3, r3, r2
 800522c:	19db      	adds	r3, r3, r7
 800522e:	2208      	movs	r2, #8
 8005230:	701a      	strb	r2, [r3, #0]
 8005232:	e00c      	b.n	800524e <UART_SetConfig+0x1fa>
 8005234:	231b      	movs	r3, #27
 8005236:	2218      	movs	r2, #24
 8005238:	189b      	adds	r3, r3, r2
 800523a:	19db      	adds	r3, r3, r7
 800523c:	2210      	movs	r2, #16
 800523e:	701a      	strb	r2, [r3, #0]
 8005240:	e005      	b.n	800524e <UART_SetConfig+0x1fa>
 8005242:	231b      	movs	r3, #27
 8005244:	2218      	movs	r2, #24
 8005246:	189b      	adds	r3, r3, r2
 8005248:	19db      	adds	r3, r3, r7
 800524a:	2210      	movs	r2, #16
 800524c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800524e:	69fb      	ldr	r3, [r7, #28]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a55      	ldr	r2, [pc, #340]	@ (80053a8 <UART_SetConfig+0x354>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d000      	beq.n	800525a <UART_SetConfig+0x206>
 8005258:	e084      	b.n	8005364 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800525a:	231b      	movs	r3, #27
 800525c:	2218      	movs	r2, #24
 800525e:	189b      	adds	r3, r3, r2
 8005260:	19db      	adds	r3, r3, r7
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	2b08      	cmp	r3, #8
 8005266:	d01d      	beq.n	80052a4 <UART_SetConfig+0x250>
 8005268:	dc20      	bgt.n	80052ac <UART_SetConfig+0x258>
 800526a:	2b04      	cmp	r3, #4
 800526c:	d015      	beq.n	800529a <UART_SetConfig+0x246>
 800526e:	dc1d      	bgt.n	80052ac <UART_SetConfig+0x258>
 8005270:	2b00      	cmp	r3, #0
 8005272:	d002      	beq.n	800527a <UART_SetConfig+0x226>
 8005274:	2b02      	cmp	r3, #2
 8005276:	d005      	beq.n	8005284 <UART_SetConfig+0x230>
 8005278:	e018      	b.n	80052ac <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800527a:	f7fe fde7 	bl	8003e4c <HAL_RCC_GetPCLK1Freq>
 800527e:	0003      	movs	r3, r0
 8005280:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005282:	e01c      	b.n	80052be <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005284:	4b4b      	ldr	r3, [pc, #300]	@ (80053b4 <UART_SetConfig+0x360>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	2210      	movs	r2, #16
 800528a:	4013      	ands	r3, r2
 800528c:	d002      	beq.n	8005294 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800528e:	4b4b      	ldr	r3, [pc, #300]	@ (80053bc <UART_SetConfig+0x368>)
 8005290:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005292:	e014      	b.n	80052be <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8005294:	4b4a      	ldr	r3, [pc, #296]	@ (80053c0 <UART_SetConfig+0x36c>)
 8005296:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005298:	e011      	b.n	80052be <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800529a:	f7fe fd27 	bl	8003cec <HAL_RCC_GetSysClockFreq>
 800529e:	0003      	movs	r3, r0
 80052a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80052a2:	e00c      	b.n	80052be <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052a4:	2380      	movs	r3, #128	@ 0x80
 80052a6:	021b      	lsls	r3, r3, #8
 80052a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80052aa:	e008      	b.n	80052be <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 80052ac:	2300      	movs	r3, #0
 80052ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80052b0:	231a      	movs	r3, #26
 80052b2:	2218      	movs	r2, #24
 80052b4:	189b      	adds	r3, r3, r2
 80052b6:	19db      	adds	r3, r3, r7
 80052b8:	2201      	movs	r2, #1
 80052ba:	701a      	strb	r2, [r3, #0]
        break;
 80052bc:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80052be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d100      	bne.n	80052c6 <UART_SetConfig+0x272>
 80052c4:	e132      	b.n	800552c <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80052c6:	69fb      	ldr	r3, [r7, #28]
 80052c8:	685a      	ldr	r2, [r3, #4]
 80052ca:	0013      	movs	r3, r2
 80052cc:	005b      	lsls	r3, r3, #1
 80052ce:	189b      	adds	r3, r3, r2
 80052d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052d2:	429a      	cmp	r2, r3
 80052d4:	d305      	bcc.n	80052e2 <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 80052d6:	69fb      	ldr	r3, [r7, #28]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80052dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052de:	429a      	cmp	r2, r3
 80052e0:	d906      	bls.n	80052f0 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 80052e2:	231a      	movs	r3, #26
 80052e4:	2218      	movs	r2, #24
 80052e6:	189b      	adds	r3, r3, r2
 80052e8:	19db      	adds	r3, r3, r7
 80052ea:	2201      	movs	r2, #1
 80052ec:	701a      	strb	r2, [r3, #0]
 80052ee:	e11d      	b.n	800552c <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80052f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052f2:	613b      	str	r3, [r7, #16]
 80052f4:	2300      	movs	r3, #0
 80052f6:	617b      	str	r3, [r7, #20]
 80052f8:	6939      	ldr	r1, [r7, #16]
 80052fa:	697a      	ldr	r2, [r7, #20]
 80052fc:	000b      	movs	r3, r1
 80052fe:	0e1b      	lsrs	r3, r3, #24
 8005300:	0010      	movs	r0, r2
 8005302:	0205      	lsls	r5, r0, #8
 8005304:	431d      	orrs	r5, r3
 8005306:	000b      	movs	r3, r1
 8005308:	021c      	lsls	r4, r3, #8
 800530a:	69fb      	ldr	r3, [r7, #28]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	085b      	lsrs	r3, r3, #1
 8005310:	60bb      	str	r3, [r7, #8]
 8005312:	2300      	movs	r3, #0
 8005314:	60fb      	str	r3, [r7, #12]
 8005316:	68b8      	ldr	r0, [r7, #8]
 8005318:	68f9      	ldr	r1, [r7, #12]
 800531a:	1900      	adds	r0, r0, r4
 800531c:	4169      	adcs	r1, r5
 800531e:	69fb      	ldr	r3, [r7, #28]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	603b      	str	r3, [r7, #0]
 8005324:	2300      	movs	r3, #0
 8005326:	607b      	str	r3, [r7, #4]
 8005328:	683a      	ldr	r2, [r7, #0]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	f7fa ff82 	bl	8000234 <__aeabi_uldivmod>
 8005330:	0002      	movs	r2, r0
 8005332:	000b      	movs	r3, r1
 8005334:	0013      	movs	r3, r2
 8005336:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005338:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800533a:	23c0      	movs	r3, #192	@ 0xc0
 800533c:	009b      	lsls	r3, r3, #2
 800533e:	429a      	cmp	r2, r3
 8005340:	d309      	bcc.n	8005356 <UART_SetConfig+0x302>
 8005342:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005344:	2380      	movs	r3, #128	@ 0x80
 8005346:	035b      	lsls	r3, r3, #13
 8005348:	429a      	cmp	r2, r3
 800534a:	d204      	bcs.n	8005356 <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 800534c:	69fb      	ldr	r3, [r7, #28]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005352:	60da      	str	r2, [r3, #12]
 8005354:	e0ea      	b.n	800552c <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 8005356:	231a      	movs	r3, #26
 8005358:	2218      	movs	r2, #24
 800535a:	189b      	adds	r3, r3, r2
 800535c:	19db      	adds	r3, r3, r7
 800535e:	2201      	movs	r2, #1
 8005360:	701a      	strb	r2, [r3, #0]
 8005362:	e0e3      	b.n	800552c <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005364:	69fb      	ldr	r3, [r7, #28]
 8005366:	69da      	ldr	r2, [r3, #28]
 8005368:	2380      	movs	r3, #128	@ 0x80
 800536a:	021b      	lsls	r3, r3, #8
 800536c:	429a      	cmp	r2, r3
 800536e:	d000      	beq.n	8005372 <UART_SetConfig+0x31e>
 8005370:	e085      	b.n	800547e <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 8005372:	231b      	movs	r3, #27
 8005374:	2218      	movs	r2, #24
 8005376:	189b      	adds	r3, r3, r2
 8005378:	19db      	adds	r3, r3, r7
 800537a:	781b      	ldrb	r3, [r3, #0]
 800537c:	2b08      	cmp	r3, #8
 800537e:	d837      	bhi.n	80053f0 <UART_SetConfig+0x39c>
 8005380:	009a      	lsls	r2, r3, #2
 8005382:	4b10      	ldr	r3, [pc, #64]	@ (80053c4 <UART_SetConfig+0x370>)
 8005384:	18d3      	adds	r3, r2, r3
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800538a:	f7fe fd5f 	bl	8003e4c <HAL_RCC_GetPCLK1Freq>
 800538e:	0003      	movs	r3, r0
 8005390:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005392:	e036      	b.n	8005402 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005394:	f7fe fd70 	bl	8003e78 <HAL_RCC_GetPCLK2Freq>
 8005398:	0003      	movs	r3, r0
 800539a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800539c:	e031      	b.n	8005402 <UART_SetConfig+0x3ae>
 800539e:	46c0      	nop			@ (mov r8, r8)
 80053a0:	efff69f3 	.word	0xefff69f3
 80053a4:	ffffcfff 	.word	0xffffcfff
 80053a8:	40004800 	.word	0x40004800
 80053ac:	fffff4ff 	.word	0xfffff4ff
 80053b0:	40013800 	.word	0x40013800
 80053b4:	40021000 	.word	0x40021000
 80053b8:	40004400 	.word	0x40004400
 80053bc:	003d0900 	.word	0x003d0900
 80053c0:	00f42400 	.word	0x00f42400
 80053c4:	080089d8 	.word	0x080089d8
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80053c8:	4b60      	ldr	r3, [pc, #384]	@ (800554c <UART_SetConfig+0x4f8>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	2210      	movs	r2, #16
 80053ce:	4013      	ands	r3, r2
 80053d0:	d002      	beq.n	80053d8 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80053d2:	4b5f      	ldr	r3, [pc, #380]	@ (8005550 <UART_SetConfig+0x4fc>)
 80053d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80053d6:	e014      	b.n	8005402 <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 80053d8:	4b5e      	ldr	r3, [pc, #376]	@ (8005554 <UART_SetConfig+0x500>)
 80053da:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80053dc:	e011      	b.n	8005402 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053de:	f7fe fc85 	bl	8003cec <HAL_RCC_GetSysClockFreq>
 80053e2:	0003      	movs	r3, r0
 80053e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80053e6:	e00c      	b.n	8005402 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053e8:	2380      	movs	r3, #128	@ 0x80
 80053ea:	021b      	lsls	r3, r3, #8
 80053ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80053ee:	e008      	b.n	8005402 <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 80053f0:	2300      	movs	r3, #0
 80053f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80053f4:	231a      	movs	r3, #26
 80053f6:	2218      	movs	r2, #24
 80053f8:	189b      	adds	r3, r3, r2
 80053fa:	19db      	adds	r3, r3, r7
 80053fc:	2201      	movs	r2, #1
 80053fe:	701a      	strb	r2, [r3, #0]
        break;
 8005400:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005404:	2b00      	cmp	r3, #0
 8005406:	d100      	bne.n	800540a <UART_SetConfig+0x3b6>
 8005408:	e090      	b.n	800552c <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800540a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800540c:	005a      	lsls	r2, r3, #1
 800540e:	69fb      	ldr	r3, [r7, #28]
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	085b      	lsrs	r3, r3, #1
 8005414:	18d2      	adds	r2, r2, r3
 8005416:	69fb      	ldr	r3, [r7, #28]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	0019      	movs	r1, r3
 800541c:	0010      	movs	r0, r2
 800541e:	f7fa fe7d 	bl	800011c <__udivsi3>
 8005422:	0003      	movs	r3, r0
 8005424:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005428:	2b0f      	cmp	r3, #15
 800542a:	d921      	bls.n	8005470 <UART_SetConfig+0x41c>
 800542c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800542e:	2380      	movs	r3, #128	@ 0x80
 8005430:	025b      	lsls	r3, r3, #9
 8005432:	429a      	cmp	r2, r3
 8005434:	d21c      	bcs.n	8005470 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005438:	b29a      	uxth	r2, r3
 800543a:	200e      	movs	r0, #14
 800543c:	2418      	movs	r4, #24
 800543e:	1903      	adds	r3, r0, r4
 8005440:	19db      	adds	r3, r3, r7
 8005442:	210f      	movs	r1, #15
 8005444:	438a      	bics	r2, r1
 8005446:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800544a:	085b      	lsrs	r3, r3, #1
 800544c:	b29b      	uxth	r3, r3
 800544e:	2207      	movs	r2, #7
 8005450:	4013      	ands	r3, r2
 8005452:	b299      	uxth	r1, r3
 8005454:	1903      	adds	r3, r0, r4
 8005456:	19db      	adds	r3, r3, r7
 8005458:	1902      	adds	r2, r0, r4
 800545a:	19d2      	adds	r2, r2, r7
 800545c:	8812      	ldrh	r2, [r2, #0]
 800545e:	430a      	orrs	r2, r1
 8005460:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005462:	69fb      	ldr	r3, [r7, #28]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	1902      	adds	r2, r0, r4
 8005468:	19d2      	adds	r2, r2, r7
 800546a:	8812      	ldrh	r2, [r2, #0]
 800546c:	60da      	str	r2, [r3, #12]
 800546e:	e05d      	b.n	800552c <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8005470:	231a      	movs	r3, #26
 8005472:	2218      	movs	r2, #24
 8005474:	189b      	adds	r3, r3, r2
 8005476:	19db      	adds	r3, r3, r7
 8005478:	2201      	movs	r2, #1
 800547a:	701a      	strb	r2, [r3, #0]
 800547c:	e056      	b.n	800552c <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800547e:	231b      	movs	r3, #27
 8005480:	2218      	movs	r2, #24
 8005482:	189b      	adds	r3, r3, r2
 8005484:	19db      	adds	r3, r3, r7
 8005486:	781b      	ldrb	r3, [r3, #0]
 8005488:	2b08      	cmp	r3, #8
 800548a:	d822      	bhi.n	80054d2 <UART_SetConfig+0x47e>
 800548c:	009a      	lsls	r2, r3, #2
 800548e:	4b32      	ldr	r3, [pc, #200]	@ (8005558 <UART_SetConfig+0x504>)
 8005490:	18d3      	adds	r3, r2, r3
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005496:	f7fe fcd9 	bl	8003e4c <HAL_RCC_GetPCLK1Freq>
 800549a:	0003      	movs	r3, r0
 800549c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800549e:	e021      	b.n	80054e4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80054a0:	f7fe fcea 	bl	8003e78 <HAL_RCC_GetPCLK2Freq>
 80054a4:	0003      	movs	r3, r0
 80054a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80054a8:	e01c      	b.n	80054e4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80054aa:	4b28      	ldr	r3, [pc, #160]	@ (800554c <UART_SetConfig+0x4f8>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	2210      	movs	r2, #16
 80054b0:	4013      	ands	r3, r2
 80054b2:	d002      	beq.n	80054ba <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80054b4:	4b26      	ldr	r3, [pc, #152]	@ (8005550 <UART_SetConfig+0x4fc>)
 80054b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80054b8:	e014      	b.n	80054e4 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 80054ba:	4b26      	ldr	r3, [pc, #152]	@ (8005554 <UART_SetConfig+0x500>)
 80054bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80054be:	e011      	b.n	80054e4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054c0:	f7fe fc14 	bl	8003cec <HAL_RCC_GetSysClockFreq>
 80054c4:	0003      	movs	r3, r0
 80054c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80054c8:	e00c      	b.n	80054e4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054ca:	2380      	movs	r3, #128	@ 0x80
 80054cc:	021b      	lsls	r3, r3, #8
 80054ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80054d0:	e008      	b.n	80054e4 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 80054d2:	2300      	movs	r3, #0
 80054d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80054d6:	231a      	movs	r3, #26
 80054d8:	2218      	movs	r2, #24
 80054da:	189b      	adds	r3, r3, r2
 80054dc:	19db      	adds	r3, r3, r7
 80054de:	2201      	movs	r2, #1
 80054e0:	701a      	strb	r2, [r3, #0]
        break;
 80054e2:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80054e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d020      	beq.n	800552c <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80054ea:	69fb      	ldr	r3, [r7, #28]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	085a      	lsrs	r2, r3, #1
 80054f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054f2:	18d2      	adds	r2, r2, r3
 80054f4:	69fb      	ldr	r3, [r7, #28]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	0019      	movs	r1, r3
 80054fa:	0010      	movs	r0, r2
 80054fc:	f7fa fe0e 	bl	800011c <__udivsi3>
 8005500:	0003      	movs	r3, r0
 8005502:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005506:	2b0f      	cmp	r3, #15
 8005508:	d90a      	bls.n	8005520 <UART_SetConfig+0x4cc>
 800550a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800550c:	2380      	movs	r3, #128	@ 0x80
 800550e:	025b      	lsls	r3, r3, #9
 8005510:	429a      	cmp	r2, r3
 8005512:	d205      	bcs.n	8005520 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005516:	b29a      	uxth	r2, r3
 8005518:	69fb      	ldr	r3, [r7, #28]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	60da      	str	r2, [r3, #12]
 800551e:	e005      	b.n	800552c <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8005520:	231a      	movs	r3, #26
 8005522:	2218      	movs	r2, #24
 8005524:	189b      	adds	r3, r3, r2
 8005526:	19db      	adds	r3, r3, r7
 8005528:	2201      	movs	r2, #1
 800552a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800552c:	69fb      	ldr	r3, [r7, #28]
 800552e:	2200      	movs	r2, #0
 8005530:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005532:	69fb      	ldr	r3, [r7, #28]
 8005534:	2200      	movs	r2, #0
 8005536:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005538:	231a      	movs	r3, #26
 800553a:	2218      	movs	r2, #24
 800553c:	189b      	adds	r3, r3, r2
 800553e:	19db      	adds	r3, r3, r7
 8005540:	781b      	ldrb	r3, [r3, #0]
}
 8005542:	0018      	movs	r0, r3
 8005544:	46bd      	mov	sp, r7
 8005546:	b00e      	add	sp, #56	@ 0x38
 8005548:	bdb0      	pop	{r4, r5, r7, pc}
 800554a:	46c0      	nop			@ (mov r8, r8)
 800554c:	40021000 	.word	0x40021000
 8005550:	003d0900 	.word	0x003d0900
 8005554:	00f42400 	.word	0x00f42400
 8005558:	080089fc 	.word	0x080089fc

0800555c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b082      	sub	sp, #8
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005568:	2201      	movs	r2, #1
 800556a:	4013      	ands	r3, r2
 800556c:	d00b      	beq.n	8005586 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	4a4a      	ldr	r2, [pc, #296]	@ (80056a0 <UART_AdvFeatureConfig+0x144>)
 8005576:	4013      	ands	r3, r2
 8005578:	0019      	movs	r1, r3
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	430a      	orrs	r2, r1
 8005584:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800558a:	2202      	movs	r2, #2
 800558c:	4013      	ands	r3, r2
 800558e:	d00b      	beq.n	80055a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	4a43      	ldr	r2, [pc, #268]	@ (80056a4 <UART_AdvFeatureConfig+0x148>)
 8005598:	4013      	ands	r3, r2
 800559a:	0019      	movs	r1, r3
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	430a      	orrs	r2, r1
 80055a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ac:	2204      	movs	r2, #4
 80055ae:	4013      	ands	r3, r2
 80055b0:	d00b      	beq.n	80055ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	4a3b      	ldr	r2, [pc, #236]	@ (80056a8 <UART_AdvFeatureConfig+0x14c>)
 80055ba:	4013      	ands	r3, r2
 80055bc:	0019      	movs	r1, r3
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	430a      	orrs	r2, r1
 80055c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ce:	2208      	movs	r2, #8
 80055d0:	4013      	ands	r3, r2
 80055d2:	d00b      	beq.n	80055ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	4a34      	ldr	r2, [pc, #208]	@ (80056ac <UART_AdvFeatureConfig+0x150>)
 80055dc:	4013      	ands	r3, r2
 80055de:	0019      	movs	r1, r3
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	430a      	orrs	r2, r1
 80055ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055f0:	2210      	movs	r2, #16
 80055f2:	4013      	ands	r3, r2
 80055f4:	d00b      	beq.n	800560e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	4a2c      	ldr	r2, [pc, #176]	@ (80056b0 <UART_AdvFeatureConfig+0x154>)
 80055fe:	4013      	ands	r3, r2
 8005600:	0019      	movs	r1, r3
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	430a      	orrs	r2, r1
 800560c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005612:	2220      	movs	r2, #32
 8005614:	4013      	ands	r3, r2
 8005616:	d00b      	beq.n	8005630 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	4a25      	ldr	r2, [pc, #148]	@ (80056b4 <UART_AdvFeatureConfig+0x158>)
 8005620:	4013      	ands	r3, r2
 8005622:	0019      	movs	r1, r3
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	430a      	orrs	r2, r1
 800562e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005634:	2240      	movs	r2, #64	@ 0x40
 8005636:	4013      	ands	r3, r2
 8005638:	d01d      	beq.n	8005676 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	4a1d      	ldr	r2, [pc, #116]	@ (80056b8 <UART_AdvFeatureConfig+0x15c>)
 8005642:	4013      	ands	r3, r2
 8005644:	0019      	movs	r1, r3
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	430a      	orrs	r2, r1
 8005650:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005656:	2380      	movs	r3, #128	@ 0x80
 8005658:	035b      	lsls	r3, r3, #13
 800565a:	429a      	cmp	r2, r3
 800565c:	d10b      	bne.n	8005676 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	4a15      	ldr	r2, [pc, #84]	@ (80056bc <UART_AdvFeatureConfig+0x160>)
 8005666:	4013      	ands	r3, r2
 8005668:	0019      	movs	r1, r3
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	430a      	orrs	r2, r1
 8005674:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800567a:	2280      	movs	r2, #128	@ 0x80
 800567c:	4013      	ands	r3, r2
 800567e:	d00b      	beq.n	8005698 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	4a0e      	ldr	r2, [pc, #56]	@ (80056c0 <UART_AdvFeatureConfig+0x164>)
 8005688:	4013      	ands	r3, r2
 800568a:	0019      	movs	r1, r3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	430a      	orrs	r2, r1
 8005696:	605a      	str	r2, [r3, #4]
  }
}
 8005698:	46c0      	nop			@ (mov r8, r8)
 800569a:	46bd      	mov	sp, r7
 800569c:	b002      	add	sp, #8
 800569e:	bd80      	pop	{r7, pc}
 80056a0:	fffdffff 	.word	0xfffdffff
 80056a4:	fffeffff 	.word	0xfffeffff
 80056a8:	fffbffff 	.word	0xfffbffff
 80056ac:	ffff7fff 	.word	0xffff7fff
 80056b0:	ffffefff 	.word	0xffffefff
 80056b4:	ffffdfff 	.word	0xffffdfff
 80056b8:	ffefffff 	.word	0xffefffff
 80056bc:	ff9fffff 	.word	0xff9fffff
 80056c0:	fff7ffff 	.word	0xfff7ffff

080056c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b092      	sub	sp, #72	@ 0x48
 80056c8:	af02      	add	r7, sp, #8
 80056ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2284      	movs	r2, #132	@ 0x84
 80056d0:	2100      	movs	r1, #0
 80056d2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80056d4:	f7fc fc64 	bl	8001fa0 <HAL_GetTick>
 80056d8:	0003      	movs	r3, r0
 80056da:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	2208      	movs	r2, #8
 80056e4:	4013      	ands	r3, r2
 80056e6:	2b08      	cmp	r3, #8
 80056e8:	d12c      	bne.n	8005744 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056ec:	2280      	movs	r2, #128	@ 0x80
 80056ee:	0391      	lsls	r1, r2, #14
 80056f0:	6878      	ldr	r0, [r7, #4]
 80056f2:	4a46      	ldr	r2, [pc, #280]	@ (800580c <UART_CheckIdleState+0x148>)
 80056f4:	9200      	str	r2, [sp, #0]
 80056f6:	2200      	movs	r2, #0
 80056f8:	f000 f88c 	bl	8005814 <UART_WaitOnFlagUntilTimeout>
 80056fc:	1e03      	subs	r3, r0, #0
 80056fe:	d021      	beq.n	8005744 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005700:	f3ef 8310 	mrs	r3, PRIMASK
 8005704:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005708:	63bb      	str	r3, [r7, #56]	@ 0x38
 800570a:	2301      	movs	r3, #1
 800570c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800570e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005710:	f383 8810 	msr	PRIMASK, r3
}
 8005714:	46c0      	nop			@ (mov r8, r8)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	2180      	movs	r1, #128	@ 0x80
 8005722:	438a      	bics	r2, r1
 8005724:	601a      	str	r2, [r3, #0]
 8005726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005728:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800572a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800572c:	f383 8810 	msr	PRIMASK, r3
}
 8005730:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2220      	movs	r2, #32
 8005736:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2278      	movs	r2, #120	@ 0x78
 800573c:	2100      	movs	r1, #0
 800573e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005740:	2303      	movs	r3, #3
 8005742:	e05f      	b.n	8005804 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	2204      	movs	r2, #4
 800574c:	4013      	ands	r3, r2
 800574e:	2b04      	cmp	r3, #4
 8005750:	d146      	bne.n	80057e0 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005752:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005754:	2280      	movs	r2, #128	@ 0x80
 8005756:	03d1      	lsls	r1, r2, #15
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	4a2c      	ldr	r2, [pc, #176]	@ (800580c <UART_CheckIdleState+0x148>)
 800575c:	9200      	str	r2, [sp, #0]
 800575e:	2200      	movs	r2, #0
 8005760:	f000 f858 	bl	8005814 <UART_WaitOnFlagUntilTimeout>
 8005764:	1e03      	subs	r3, r0, #0
 8005766:	d03b      	beq.n	80057e0 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005768:	f3ef 8310 	mrs	r3, PRIMASK
 800576c:	60fb      	str	r3, [r7, #12]
  return(result);
 800576e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005770:	637b      	str	r3, [r7, #52]	@ 0x34
 8005772:	2301      	movs	r3, #1
 8005774:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	f383 8810 	msr	PRIMASK, r3
}
 800577c:	46c0      	nop			@ (mov r8, r8)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4921      	ldr	r1, [pc, #132]	@ (8005810 <UART_CheckIdleState+0x14c>)
 800578a:	400a      	ands	r2, r1
 800578c:	601a      	str	r2, [r3, #0]
 800578e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005790:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	f383 8810 	msr	PRIMASK, r3
}
 8005798:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800579a:	f3ef 8310 	mrs	r3, PRIMASK
 800579e:	61bb      	str	r3, [r7, #24]
  return(result);
 80057a0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80057a4:	2301      	movs	r3, #1
 80057a6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057a8:	69fb      	ldr	r3, [r7, #28]
 80057aa:	f383 8810 	msr	PRIMASK, r3
}
 80057ae:	46c0      	nop			@ (mov r8, r8)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	689a      	ldr	r2, [r3, #8]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	2101      	movs	r1, #1
 80057bc:	438a      	bics	r2, r1
 80057be:	609a      	str	r2, [r3, #8]
 80057c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057c4:	6a3b      	ldr	r3, [r7, #32]
 80057c6:	f383 8810 	msr	PRIMASK, r3
}
 80057ca:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2280      	movs	r2, #128	@ 0x80
 80057d0:	2120      	movs	r1, #32
 80057d2:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2278      	movs	r2, #120	@ 0x78
 80057d8:	2100      	movs	r1, #0
 80057da:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057dc:	2303      	movs	r3, #3
 80057de:	e011      	b.n	8005804 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2220      	movs	r2, #32
 80057e4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2280      	movs	r2, #128	@ 0x80
 80057ea:	2120      	movs	r1, #32
 80057ec:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2200      	movs	r2, #0
 80057f2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2200      	movs	r2, #0
 80057f8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2278      	movs	r2, #120	@ 0x78
 80057fe:	2100      	movs	r1, #0
 8005800:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005802:	2300      	movs	r3, #0
}
 8005804:	0018      	movs	r0, r3
 8005806:	46bd      	mov	sp, r7
 8005808:	b010      	add	sp, #64	@ 0x40
 800580a:	bd80      	pop	{r7, pc}
 800580c:	01ffffff 	.word	0x01ffffff
 8005810:	fffffedf 	.word	0xfffffedf

08005814 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b084      	sub	sp, #16
 8005818:	af00      	add	r7, sp, #0
 800581a:	60f8      	str	r0, [r7, #12]
 800581c:	60b9      	str	r1, [r7, #8]
 800581e:	603b      	str	r3, [r7, #0]
 8005820:	1dfb      	adds	r3, r7, #7
 8005822:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005824:	e04b      	b.n	80058be <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	3301      	adds	r3, #1
 800582a:	d048      	beq.n	80058be <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800582c:	f7fc fbb8 	bl	8001fa0 <HAL_GetTick>
 8005830:	0002      	movs	r2, r0
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	69ba      	ldr	r2, [r7, #24]
 8005838:	429a      	cmp	r2, r3
 800583a:	d302      	bcc.n	8005842 <UART_WaitOnFlagUntilTimeout+0x2e>
 800583c:	69bb      	ldr	r3, [r7, #24]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d101      	bne.n	8005846 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005842:	2303      	movs	r3, #3
 8005844:	e04b      	b.n	80058de <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	2204      	movs	r2, #4
 800584e:	4013      	ands	r3, r2
 8005850:	d035      	beq.n	80058be <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	69db      	ldr	r3, [r3, #28]
 8005858:	2208      	movs	r2, #8
 800585a:	4013      	ands	r3, r2
 800585c:	2b08      	cmp	r3, #8
 800585e:	d111      	bne.n	8005884 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	2208      	movs	r2, #8
 8005866:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	0018      	movs	r0, r3
 800586c:	f000 f906 	bl	8005a7c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2284      	movs	r2, #132	@ 0x84
 8005874:	2108      	movs	r1, #8
 8005876:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2278      	movs	r2, #120	@ 0x78
 800587c:	2100      	movs	r1, #0
 800587e:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8005880:	2301      	movs	r3, #1
 8005882:	e02c      	b.n	80058de <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	69da      	ldr	r2, [r3, #28]
 800588a:	2380      	movs	r3, #128	@ 0x80
 800588c:	011b      	lsls	r3, r3, #4
 800588e:	401a      	ands	r2, r3
 8005890:	2380      	movs	r3, #128	@ 0x80
 8005892:	011b      	lsls	r3, r3, #4
 8005894:	429a      	cmp	r2, r3
 8005896:	d112      	bne.n	80058be <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	2280      	movs	r2, #128	@ 0x80
 800589e:	0112      	lsls	r2, r2, #4
 80058a0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	0018      	movs	r0, r3
 80058a6:	f000 f8e9 	bl	8005a7c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2284      	movs	r2, #132	@ 0x84
 80058ae:	2120      	movs	r1, #32
 80058b0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2278      	movs	r2, #120	@ 0x78
 80058b6:	2100      	movs	r1, #0
 80058b8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e00f      	b.n	80058de <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	69db      	ldr	r3, [r3, #28]
 80058c4:	68ba      	ldr	r2, [r7, #8]
 80058c6:	4013      	ands	r3, r2
 80058c8:	68ba      	ldr	r2, [r7, #8]
 80058ca:	1ad3      	subs	r3, r2, r3
 80058cc:	425a      	negs	r2, r3
 80058ce:	4153      	adcs	r3, r2
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	001a      	movs	r2, r3
 80058d4:	1dfb      	adds	r3, r7, #7
 80058d6:	781b      	ldrb	r3, [r3, #0]
 80058d8:	429a      	cmp	r2, r3
 80058da:	d0a4      	beq.n	8005826 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058dc:	2300      	movs	r3, #0
}
 80058de:	0018      	movs	r0, r3
 80058e0:	46bd      	mov	sp, r7
 80058e2:	b004      	add	sp, #16
 80058e4:	bd80      	pop	{r7, pc}
	...

080058e8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b090      	sub	sp, #64	@ 0x40
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	60f8      	str	r0, [r7, #12]
 80058f0:	60b9      	str	r1, [r7, #8]
 80058f2:	1dbb      	adds	r3, r7, #6
 80058f4:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	68ba      	ldr	r2, [r7, #8]
 80058fa:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	1dba      	adds	r2, r7, #6
 8005900:	2158      	movs	r1, #88	@ 0x58
 8005902:	8812      	ldrh	r2, [r2, #0]
 8005904:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	1dba      	adds	r2, r7, #6
 800590a:	215a      	movs	r1, #90	@ 0x5a
 800590c:	8812      	ldrh	r2, [r2, #0]
 800590e:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2200      	movs	r2, #0
 8005914:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	689a      	ldr	r2, [r3, #8]
 800591a:	2380      	movs	r3, #128	@ 0x80
 800591c:	015b      	lsls	r3, r3, #5
 800591e:	429a      	cmp	r2, r3
 8005920:	d10d      	bne.n	800593e <UART_Start_Receive_IT+0x56>
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	691b      	ldr	r3, [r3, #16]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d104      	bne.n	8005934 <UART_Start_Receive_IT+0x4c>
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	225c      	movs	r2, #92	@ 0x5c
 800592e:	4950      	ldr	r1, [pc, #320]	@ (8005a70 <UART_Start_Receive_IT+0x188>)
 8005930:	5299      	strh	r1, [r3, r2]
 8005932:	e02e      	b.n	8005992 <UART_Start_Receive_IT+0xaa>
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	225c      	movs	r2, #92	@ 0x5c
 8005938:	21ff      	movs	r1, #255	@ 0xff
 800593a:	5299      	strh	r1, [r3, r2]
 800593c:	e029      	b.n	8005992 <UART_Start_Receive_IT+0xaa>
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d10d      	bne.n	8005962 <UART_Start_Receive_IT+0x7a>
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	691b      	ldr	r3, [r3, #16]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d104      	bne.n	8005958 <UART_Start_Receive_IT+0x70>
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	225c      	movs	r2, #92	@ 0x5c
 8005952:	21ff      	movs	r1, #255	@ 0xff
 8005954:	5299      	strh	r1, [r3, r2]
 8005956:	e01c      	b.n	8005992 <UART_Start_Receive_IT+0xaa>
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	225c      	movs	r2, #92	@ 0x5c
 800595c:	217f      	movs	r1, #127	@ 0x7f
 800595e:	5299      	strh	r1, [r3, r2]
 8005960:	e017      	b.n	8005992 <UART_Start_Receive_IT+0xaa>
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	689a      	ldr	r2, [r3, #8]
 8005966:	2380      	movs	r3, #128	@ 0x80
 8005968:	055b      	lsls	r3, r3, #21
 800596a:	429a      	cmp	r2, r3
 800596c:	d10d      	bne.n	800598a <UART_Start_Receive_IT+0xa2>
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	691b      	ldr	r3, [r3, #16]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d104      	bne.n	8005980 <UART_Start_Receive_IT+0x98>
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	225c      	movs	r2, #92	@ 0x5c
 800597a:	217f      	movs	r1, #127	@ 0x7f
 800597c:	5299      	strh	r1, [r3, r2]
 800597e:	e008      	b.n	8005992 <UART_Start_Receive_IT+0xaa>
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	225c      	movs	r2, #92	@ 0x5c
 8005984:	213f      	movs	r1, #63	@ 0x3f
 8005986:	5299      	strh	r1, [r3, r2]
 8005988:	e003      	b.n	8005992 <UART_Start_Receive_IT+0xaa>
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	225c      	movs	r2, #92	@ 0x5c
 800598e:	2100      	movs	r1, #0
 8005990:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2284      	movs	r2, #132	@ 0x84
 8005996:	2100      	movs	r1, #0
 8005998:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2280      	movs	r2, #128	@ 0x80
 800599e:	2122      	movs	r1, #34	@ 0x22
 80059a0:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059a2:	f3ef 8310 	mrs	r3, PRIMASK
 80059a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 80059a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80059ac:	2301      	movs	r3, #1
 80059ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059b2:	f383 8810 	msr	PRIMASK, r3
}
 80059b6:	46c0      	nop			@ (mov r8, r8)
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	689a      	ldr	r2, [r3, #8]
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	2101      	movs	r1, #1
 80059c4:	430a      	orrs	r2, r1
 80059c6:	609a      	str	r2, [r3, #8]
 80059c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059ca:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ce:	f383 8810 	msr	PRIMASK, r3
}
 80059d2:	46c0      	nop			@ (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	689a      	ldr	r2, [r3, #8]
 80059d8:	2380      	movs	r3, #128	@ 0x80
 80059da:	015b      	lsls	r3, r3, #5
 80059dc:	429a      	cmp	r2, r3
 80059de:	d107      	bne.n	80059f0 <UART_Start_Receive_IT+0x108>
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	691b      	ldr	r3, [r3, #16]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d103      	bne.n	80059f0 <UART_Start_Receive_IT+0x108>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	4a22      	ldr	r2, [pc, #136]	@ (8005a74 <UART_Start_Receive_IT+0x18c>)
 80059ec:	669a      	str	r2, [r3, #104]	@ 0x68
 80059ee:	e002      	b.n	80059f6 <UART_Start_Receive_IT+0x10e>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	4a21      	ldr	r2, [pc, #132]	@ (8005a78 <UART_Start_Receive_IT+0x190>)
 80059f4:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	691b      	ldr	r3, [r3, #16]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d019      	beq.n	8005a32 <UART_Start_Receive_IT+0x14a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059fe:	f3ef 8310 	mrs	r3, PRIMASK
 8005a02:	61fb      	str	r3, [r7, #28]
  return(result);
 8005a04:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005a06:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a08:	2301      	movs	r3, #1
 8005a0a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a0c:	6a3b      	ldr	r3, [r7, #32]
 8005a0e:	f383 8810 	msr	PRIMASK, r3
}
 8005a12:	46c0      	nop			@ (mov r8, r8)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	2190      	movs	r1, #144	@ 0x90
 8005a20:	0049      	lsls	r1, r1, #1
 8005a22:	430a      	orrs	r2, r1
 8005a24:	601a      	str	r2, [r3, #0]
 8005a26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a28:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a2c:	f383 8810 	msr	PRIMASK, r3
}
 8005a30:	e018      	b.n	8005a64 <UART_Start_Receive_IT+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a32:	f3ef 8310 	mrs	r3, PRIMASK
 8005a36:	613b      	str	r3, [r7, #16]
  return(result);
 8005a38:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005a3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	f383 8810 	msr	PRIMASK, r3
}
 8005a46:	46c0      	nop			@ (mov r8, r8)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	681a      	ldr	r2, [r3, #0]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	2120      	movs	r1, #32
 8005a54:	430a      	orrs	r2, r1
 8005a56:	601a      	str	r2, [r3, #0]
 8005a58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a5a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a5c:	69bb      	ldr	r3, [r7, #24]
 8005a5e:	f383 8810 	msr	PRIMASK, r3
}
 8005a62:	46c0      	nop			@ (mov r8, r8)
  }
  return HAL_OK;
 8005a64:	2300      	movs	r3, #0
}
 8005a66:	0018      	movs	r0, r3
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	b010      	add	sp, #64	@ 0x40
 8005a6c:	bd80      	pop	{r7, pc}
 8005a6e:	46c0      	nop			@ (mov r8, r8)
 8005a70:	000001ff 	.word	0x000001ff
 8005a74:	08005d8d 	.word	0x08005d8d
 8005a78:	08005bc9 	.word	0x08005bc9

08005a7c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b08e      	sub	sp, #56	@ 0x38
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a84:	f3ef 8310 	mrs	r3, PRIMASK
 8005a88:	617b      	str	r3, [r7, #20]
  return(result);
 8005a8a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a8e:	2301      	movs	r3, #1
 8005a90:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a92:	69bb      	ldr	r3, [r7, #24]
 8005a94:	f383 8810 	msr	PRIMASK, r3
}
 8005a98:	46c0      	nop			@ (mov r8, r8)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	681a      	ldr	r2, [r3, #0]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4926      	ldr	r1, [pc, #152]	@ (8005b40 <UART_EndRxTransfer+0xc4>)
 8005aa6:	400a      	ands	r2, r1
 8005aa8:	601a      	str	r2, [r3, #0]
 8005aaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005aac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005aae:	69fb      	ldr	r3, [r7, #28]
 8005ab0:	f383 8810 	msr	PRIMASK, r3
}
 8005ab4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ab6:	f3ef 8310 	mrs	r3, PRIMASK
 8005aba:	623b      	str	r3, [r7, #32]
  return(result);
 8005abc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005abe:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac6:	f383 8810 	msr	PRIMASK, r3
}
 8005aca:	46c0      	nop			@ (mov r8, r8)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	689a      	ldr	r2, [r3, #8]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	2101      	movs	r1, #1
 8005ad8:	438a      	bics	r2, r1
 8005ada:	609a      	str	r2, [r3, #8]
 8005adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ade:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ae2:	f383 8810 	msr	PRIMASK, r3
}
 8005ae6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d118      	bne.n	8005b22 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005af0:	f3ef 8310 	mrs	r3, PRIMASK
 8005af4:	60bb      	str	r3, [r7, #8]
  return(result);
 8005af6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005af8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005afa:	2301      	movs	r3, #1
 8005afc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	f383 8810 	msr	PRIMASK, r3
}
 8005b04:	46c0      	nop			@ (mov r8, r8)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	681a      	ldr	r2, [r3, #0]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	2110      	movs	r1, #16
 8005b12:	438a      	bics	r2, r1
 8005b14:	601a      	str	r2, [r3, #0]
 8005b16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b18:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b1a:	693b      	ldr	r3, [r7, #16]
 8005b1c:	f383 8810 	msr	PRIMASK, r3
}
 8005b20:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2280      	movs	r2, #128	@ 0x80
 8005b26:	2120      	movs	r1, #32
 8005b28:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2200      	movs	r2, #0
 8005b34:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005b36:	46c0      	nop			@ (mov r8, r8)
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	b00e      	add	sp, #56	@ 0x38
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	46c0      	nop			@ (mov r8, r8)
 8005b40:	fffffedf 	.word	0xfffffedf

08005b44 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b084      	sub	sp, #16
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b50:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	225a      	movs	r2, #90	@ 0x5a
 8005b56:	2100      	movs	r1, #0
 8005b58:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	2252      	movs	r2, #82	@ 0x52
 8005b5e:	2100      	movs	r1, #0
 8005b60:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	0018      	movs	r0, r3
 8005b66:	f7ff fa61 	bl	800502c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b6a:	46c0      	nop			@ (mov r8, r8)
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	b004      	add	sp, #16
 8005b70:	bd80      	pop	{r7, pc}

08005b72 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005b72:	b580      	push	{r7, lr}
 8005b74:	b086      	sub	sp, #24
 8005b76:	af00      	add	r7, sp, #0
 8005b78:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b7a:	f3ef 8310 	mrs	r3, PRIMASK
 8005b7e:	60bb      	str	r3, [r7, #8]
  return(result);
 8005b80:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005b82:	617b      	str	r3, [r7, #20]
 8005b84:	2301      	movs	r3, #1
 8005b86:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f383 8810 	msr	PRIMASK, r3
}
 8005b8e:	46c0      	nop			@ (mov r8, r8)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	2140      	movs	r1, #64	@ 0x40
 8005b9c:	438a      	bics	r2, r1
 8005b9e:	601a      	str	r2, [r3, #0]
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	f383 8810 	msr	PRIMASK, r3
}
 8005baa:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2220      	movs	r2, #32
 8005bb0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	0018      	movs	r0, r3
 8005bbc:	f7ff fa2e 	bl	800501c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005bc0:	46c0      	nop			@ (mov r8, r8)
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	b006      	add	sp, #24
 8005bc6:	bd80      	pop	{r7, pc}

08005bc8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b094      	sub	sp, #80	@ 0x50
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005bd0:	204e      	movs	r0, #78	@ 0x4e
 8005bd2:	183b      	adds	r3, r7, r0
 8005bd4:	687a      	ldr	r2, [r7, #4]
 8005bd6:	215c      	movs	r1, #92	@ 0x5c
 8005bd8:	5a52      	ldrh	r2, [r2, r1]
 8005bda:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2280      	movs	r2, #128	@ 0x80
 8005be0:	589b      	ldr	r3, [r3, r2]
 8005be2:	2b22      	cmp	r3, #34	@ 0x22
 8005be4:	d000      	beq.n	8005be8 <UART_RxISR_8BIT+0x20>
 8005be6:	e0bf      	b.n	8005d68 <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005bee:	214c      	movs	r1, #76	@ 0x4c
 8005bf0:	187b      	adds	r3, r7, r1
 8005bf2:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005bf4:	187b      	adds	r3, r7, r1
 8005bf6:	881b      	ldrh	r3, [r3, #0]
 8005bf8:	b2da      	uxtb	r2, r3
 8005bfa:	183b      	adds	r3, r7, r0
 8005bfc:	881b      	ldrh	r3, [r3, #0]
 8005bfe:	b2d9      	uxtb	r1, r3
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c04:	400a      	ands	r2, r1
 8005c06:	b2d2      	uxtb	r2, r2
 8005c08:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c0e:	1c5a      	adds	r2, r3, #1
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	225a      	movs	r2, #90	@ 0x5a
 8005c18:	5a9b      	ldrh	r3, [r3, r2]
 8005c1a:	b29b      	uxth	r3, r3
 8005c1c:	3b01      	subs	r3, #1
 8005c1e:	b299      	uxth	r1, r3
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	225a      	movs	r2, #90	@ 0x5a
 8005c24:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	225a      	movs	r2, #90	@ 0x5a
 8005c2a:	5a9b      	ldrh	r3, [r3, r2]
 8005c2c:	b29b      	uxth	r3, r3
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d000      	beq.n	8005c34 <UART_RxISR_8BIT+0x6c>
 8005c32:	e0a1      	b.n	8005d78 <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c34:	f3ef 8310 	mrs	r3, PRIMASK
 8005c38:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c3e:	2301      	movs	r3, #1
 8005c40:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c44:	f383 8810 	msr	PRIMASK, r3
}
 8005c48:	46c0      	nop			@ (mov r8, r8)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	494a      	ldr	r1, [pc, #296]	@ (8005d80 <UART_RxISR_8BIT+0x1b8>)
 8005c56:	400a      	ands	r2, r1
 8005c58:	601a      	str	r2, [r3, #0]
 8005c5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c60:	f383 8810 	msr	PRIMASK, r3
}
 8005c64:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c66:	f3ef 8310 	mrs	r3, PRIMASK
 8005c6a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8005c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c6e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c70:	2301      	movs	r3, #1
 8005c72:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c76:	f383 8810 	msr	PRIMASK, r3
}
 8005c7a:	46c0      	nop			@ (mov r8, r8)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	689a      	ldr	r2, [r3, #8]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	2101      	movs	r1, #1
 8005c88:	438a      	bics	r2, r1
 8005c8a:	609a      	str	r2, [r3, #8]
 8005c8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c8e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c92:	f383 8810 	msr	PRIMASK, r3
}
 8005c96:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2280      	movs	r2, #128	@ 0x80
 8005c9c:	2120      	movs	r1, #32
 8005c9e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a34      	ldr	r2, [pc, #208]	@ (8005d84 <UART_RxISR_8BIT+0x1bc>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d01f      	beq.n	8005cf6 <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	685a      	ldr	r2, [r3, #4]
 8005cbc:	2380      	movs	r3, #128	@ 0x80
 8005cbe:	041b      	lsls	r3, r3, #16
 8005cc0:	4013      	ands	r3, r2
 8005cc2:	d018      	beq.n	8005cf6 <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cc4:	f3ef 8310 	mrs	r3, PRIMASK
 8005cc8:	61bb      	str	r3, [r7, #24]
  return(result);
 8005cca:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005ccc:	643b      	str	r3, [r7, #64]	@ 0x40
 8005cce:	2301      	movs	r3, #1
 8005cd0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cd2:	69fb      	ldr	r3, [r7, #28]
 8005cd4:	f383 8810 	msr	PRIMASK, r3
}
 8005cd8:	46c0      	nop			@ (mov r8, r8)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4928      	ldr	r1, [pc, #160]	@ (8005d88 <UART_RxISR_8BIT+0x1c0>)
 8005ce6:	400a      	ands	r2, r1
 8005ce8:	601a      	str	r2, [r3, #0]
 8005cea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005cec:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cee:	6a3b      	ldr	r3, [r7, #32]
 8005cf0:	f383 8810 	msr	PRIMASK, r3
}
 8005cf4:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d12f      	bne.n	8005d5e <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2200      	movs	r2, #0
 8005d02:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d04:	f3ef 8310 	mrs	r3, PRIMASK
 8005d08:	60fb      	str	r3, [r7, #12]
  return(result);
 8005d0a:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d0e:	2301      	movs	r3, #1
 8005d10:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	f383 8810 	msr	PRIMASK, r3
}
 8005d18:	46c0      	nop			@ (mov r8, r8)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	2110      	movs	r1, #16
 8005d26:	438a      	bics	r2, r1
 8005d28:	601a      	str	r2, [r3, #0]
 8005d2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d2c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	f383 8810 	msr	PRIMASK, r3
}
 8005d34:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	69db      	ldr	r3, [r3, #28]
 8005d3c:	2210      	movs	r2, #16
 8005d3e:	4013      	ands	r3, r2
 8005d40:	2b10      	cmp	r3, #16
 8005d42:	d103      	bne.n	8005d4c <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	2210      	movs	r2, #16
 8005d4a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2258      	movs	r2, #88	@ 0x58
 8005d50:	5a9a      	ldrh	r2, [r3, r2]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	0011      	movs	r1, r2
 8005d56:	0018      	movs	r0, r3
 8005d58:	f7ff f970 	bl	800503c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005d5c:	e00c      	b.n	8005d78 <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	0018      	movs	r0, r3
 8005d62:	f7fb feab 	bl	8001abc <HAL_UART_RxCpltCallback>
}
 8005d66:	e007      	b.n	8005d78 <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	699a      	ldr	r2, [r3, #24]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	2108      	movs	r1, #8
 8005d74:	430a      	orrs	r2, r1
 8005d76:	619a      	str	r2, [r3, #24]
}
 8005d78:	46c0      	nop			@ (mov r8, r8)
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	b014      	add	sp, #80	@ 0x50
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	fffffedf 	.word	0xfffffedf
 8005d84:	40004800 	.word	0x40004800
 8005d88:	fbffffff 	.word	0xfbffffff

08005d8c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b094      	sub	sp, #80	@ 0x50
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005d94:	204e      	movs	r0, #78	@ 0x4e
 8005d96:	183b      	adds	r3, r7, r0
 8005d98:	687a      	ldr	r2, [r7, #4]
 8005d9a:	215c      	movs	r1, #92	@ 0x5c
 8005d9c:	5a52      	ldrh	r2, [r2, r1]
 8005d9e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2280      	movs	r2, #128	@ 0x80
 8005da4:	589b      	ldr	r3, [r3, r2]
 8005da6:	2b22      	cmp	r3, #34	@ 0x22
 8005da8:	d000      	beq.n	8005dac <UART_RxISR_16BIT+0x20>
 8005daa:	e0bf      	b.n	8005f2c <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005db2:	214c      	movs	r1, #76	@ 0x4c
 8005db4:	187b      	adds	r3, r7, r1
 8005db6:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dbc:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8005dbe:	187b      	adds	r3, r7, r1
 8005dc0:	183a      	adds	r2, r7, r0
 8005dc2:	881b      	ldrh	r3, [r3, #0]
 8005dc4:	8812      	ldrh	r2, [r2, #0]
 8005dc6:	4013      	ands	r3, r2
 8005dc8:	b29a      	uxth	r2, r3
 8005dca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005dcc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dd2:	1c9a      	adds	r2, r3, #2
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	225a      	movs	r2, #90	@ 0x5a
 8005ddc:	5a9b      	ldrh	r3, [r3, r2]
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	3b01      	subs	r3, #1
 8005de2:	b299      	uxth	r1, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	225a      	movs	r2, #90	@ 0x5a
 8005de8:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	225a      	movs	r2, #90	@ 0x5a
 8005dee:	5a9b      	ldrh	r3, [r3, r2]
 8005df0:	b29b      	uxth	r3, r3
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d000      	beq.n	8005df8 <UART_RxISR_16BIT+0x6c>
 8005df6:	e0a1      	b.n	8005f3c <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005df8:	f3ef 8310 	mrs	r3, PRIMASK
 8005dfc:	623b      	str	r3, [r7, #32]
  return(result);
 8005dfe:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e00:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e02:	2301      	movs	r3, #1
 8005e04:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e08:	f383 8810 	msr	PRIMASK, r3
}
 8005e0c:	46c0      	nop			@ (mov r8, r8)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	494a      	ldr	r1, [pc, #296]	@ (8005f44 <UART_RxISR_16BIT+0x1b8>)
 8005e1a:	400a      	ands	r2, r1
 8005e1c:	601a      	str	r2, [r3, #0]
 8005e1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e20:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e24:	f383 8810 	msr	PRIMASK, r3
}
 8005e28:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e2a:	f3ef 8310 	mrs	r3, PRIMASK
 8005e2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8005e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e32:	643b      	str	r3, [r7, #64]	@ 0x40
 8005e34:	2301      	movs	r3, #1
 8005e36:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e3a:	f383 8810 	msr	PRIMASK, r3
}
 8005e3e:	46c0      	nop			@ (mov r8, r8)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	689a      	ldr	r2, [r3, #8]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	2101      	movs	r1, #1
 8005e4c:	438a      	bics	r2, r1
 8005e4e:	609a      	str	r2, [r3, #8]
 8005e50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e52:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e56:	f383 8810 	msr	PRIMASK, r3
}
 8005e5a:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2280      	movs	r2, #128	@ 0x80
 8005e60:	2120      	movs	r1, #32
 8005e62:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2200      	movs	r2, #0
 8005e68:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a34      	ldr	r2, [pc, #208]	@ (8005f48 <UART_RxISR_16BIT+0x1bc>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d01f      	beq.n	8005eba <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	685a      	ldr	r2, [r3, #4]
 8005e80:	2380      	movs	r3, #128	@ 0x80
 8005e82:	041b      	lsls	r3, r3, #16
 8005e84:	4013      	ands	r3, r2
 8005e86:	d018      	beq.n	8005eba <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e88:	f3ef 8310 	mrs	r3, PRIMASK
 8005e8c:	617b      	str	r3, [r7, #20]
  return(result);
 8005e8e:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e92:	2301      	movs	r3, #1
 8005e94:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e96:	69bb      	ldr	r3, [r7, #24]
 8005e98:	f383 8810 	msr	PRIMASK, r3
}
 8005e9c:	46c0      	nop			@ (mov r8, r8)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	681a      	ldr	r2, [r3, #0]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4928      	ldr	r1, [pc, #160]	@ (8005f4c <UART_RxISR_16BIT+0x1c0>)
 8005eaa:	400a      	ands	r2, r1
 8005eac:	601a      	str	r2, [r3, #0]
 8005eae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005eb0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005eb2:	69fb      	ldr	r3, [r7, #28]
 8005eb4:	f383 8810 	msr	PRIMASK, r3
}
 8005eb8:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d12f      	bne.n	8005f22 <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ec8:	f3ef 8310 	mrs	r3, PRIMASK
 8005ecc:	60bb      	str	r3, [r7, #8]
  return(result);
 8005ece:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ed0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	f383 8810 	msr	PRIMASK, r3
}
 8005edc:	46c0      	nop			@ (mov r8, r8)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	2110      	movs	r1, #16
 8005eea:	438a      	bics	r2, r1
 8005eec:	601a      	str	r2, [r3, #0]
 8005eee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ef0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	f383 8810 	msr	PRIMASK, r3
}
 8005ef8:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	69db      	ldr	r3, [r3, #28]
 8005f00:	2210      	movs	r2, #16
 8005f02:	4013      	ands	r3, r2
 8005f04:	2b10      	cmp	r3, #16
 8005f06:	d103      	bne.n	8005f10 <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	2210      	movs	r2, #16
 8005f0e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2258      	movs	r2, #88	@ 0x58
 8005f14:	5a9a      	ldrh	r2, [r3, r2]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	0011      	movs	r1, r2
 8005f1a:	0018      	movs	r0, r3
 8005f1c:	f7ff f88e 	bl	800503c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005f20:	e00c      	b.n	8005f3c <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	0018      	movs	r0, r3
 8005f26:	f7fb fdc9 	bl	8001abc <HAL_UART_RxCpltCallback>
}
 8005f2a:	e007      	b.n	8005f3c <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	699a      	ldr	r2, [r3, #24]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	2108      	movs	r1, #8
 8005f38:	430a      	orrs	r2, r1
 8005f3a:	619a      	str	r2, [r3, #24]
}
 8005f3c:	46c0      	nop			@ (mov r8, r8)
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	b014      	add	sp, #80	@ 0x50
 8005f42:	bd80      	pop	{r7, pc}
 8005f44:	fffffedf 	.word	0xfffffedf
 8005f48:	40004800 	.word	0x40004800
 8005f4c:	fbffffff 	.word	0xfbffffff

08005f50 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b082      	sub	sp, #8
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005f58:	46c0      	nop			@ (mov r8, r8)
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	b002      	add	sp, #8
 8005f5e:	bd80      	pop	{r7, pc}

08005f60 <std>:
 8005f60:	2300      	movs	r3, #0
 8005f62:	b510      	push	{r4, lr}
 8005f64:	0004      	movs	r4, r0
 8005f66:	6003      	str	r3, [r0, #0]
 8005f68:	6043      	str	r3, [r0, #4]
 8005f6a:	6083      	str	r3, [r0, #8]
 8005f6c:	8181      	strh	r1, [r0, #12]
 8005f6e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005f70:	81c2      	strh	r2, [r0, #14]
 8005f72:	6103      	str	r3, [r0, #16]
 8005f74:	6143      	str	r3, [r0, #20]
 8005f76:	6183      	str	r3, [r0, #24]
 8005f78:	0019      	movs	r1, r3
 8005f7a:	2208      	movs	r2, #8
 8005f7c:	305c      	adds	r0, #92	@ 0x5c
 8005f7e:	f000 fa33 	bl	80063e8 <memset>
 8005f82:	4b0b      	ldr	r3, [pc, #44]	@ (8005fb0 <std+0x50>)
 8005f84:	6224      	str	r4, [r4, #32]
 8005f86:	6263      	str	r3, [r4, #36]	@ 0x24
 8005f88:	4b0a      	ldr	r3, [pc, #40]	@ (8005fb4 <std+0x54>)
 8005f8a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005f8c:	4b0a      	ldr	r3, [pc, #40]	@ (8005fb8 <std+0x58>)
 8005f8e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005f90:	4b0a      	ldr	r3, [pc, #40]	@ (8005fbc <std+0x5c>)
 8005f92:	6323      	str	r3, [r4, #48]	@ 0x30
 8005f94:	4b0a      	ldr	r3, [pc, #40]	@ (8005fc0 <std+0x60>)
 8005f96:	429c      	cmp	r4, r3
 8005f98:	d005      	beq.n	8005fa6 <std+0x46>
 8005f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8005fc4 <std+0x64>)
 8005f9c:	429c      	cmp	r4, r3
 8005f9e:	d002      	beq.n	8005fa6 <std+0x46>
 8005fa0:	4b09      	ldr	r3, [pc, #36]	@ (8005fc8 <std+0x68>)
 8005fa2:	429c      	cmp	r4, r3
 8005fa4:	d103      	bne.n	8005fae <std+0x4e>
 8005fa6:	0020      	movs	r0, r4
 8005fa8:	3058      	adds	r0, #88	@ 0x58
 8005faa:	f000 fa9d 	bl	80064e8 <__retarget_lock_init_recursive>
 8005fae:	bd10      	pop	{r4, pc}
 8005fb0:	08006211 	.word	0x08006211
 8005fb4:	08006239 	.word	0x08006239
 8005fb8:	08006271 	.word	0x08006271
 8005fbc:	0800629d 	.word	0x0800629d
 8005fc0:	20001280 	.word	0x20001280
 8005fc4:	200012e8 	.word	0x200012e8
 8005fc8:	20001350 	.word	0x20001350

08005fcc <stdio_exit_handler>:
 8005fcc:	b510      	push	{r4, lr}
 8005fce:	4a03      	ldr	r2, [pc, #12]	@ (8005fdc <stdio_exit_handler+0x10>)
 8005fd0:	4903      	ldr	r1, [pc, #12]	@ (8005fe0 <stdio_exit_handler+0x14>)
 8005fd2:	4804      	ldr	r0, [pc, #16]	@ (8005fe4 <stdio_exit_handler+0x18>)
 8005fd4:	f000 f86c 	bl	80060b0 <_fwalk_sglue>
 8005fd8:	bd10      	pop	{r4, pc}
 8005fda:	46c0      	nop			@ (mov r8, r8)
 8005fdc:	20000654 	.word	0x20000654
 8005fe0:	08006dad 	.word	0x08006dad
 8005fe4:	20000664 	.word	0x20000664

08005fe8 <cleanup_stdio>:
 8005fe8:	6841      	ldr	r1, [r0, #4]
 8005fea:	4b0b      	ldr	r3, [pc, #44]	@ (8006018 <cleanup_stdio+0x30>)
 8005fec:	b510      	push	{r4, lr}
 8005fee:	0004      	movs	r4, r0
 8005ff0:	4299      	cmp	r1, r3
 8005ff2:	d001      	beq.n	8005ff8 <cleanup_stdio+0x10>
 8005ff4:	f000 feda 	bl	8006dac <_fflush_r>
 8005ff8:	68a1      	ldr	r1, [r4, #8]
 8005ffa:	4b08      	ldr	r3, [pc, #32]	@ (800601c <cleanup_stdio+0x34>)
 8005ffc:	4299      	cmp	r1, r3
 8005ffe:	d002      	beq.n	8006006 <cleanup_stdio+0x1e>
 8006000:	0020      	movs	r0, r4
 8006002:	f000 fed3 	bl	8006dac <_fflush_r>
 8006006:	68e1      	ldr	r1, [r4, #12]
 8006008:	4b05      	ldr	r3, [pc, #20]	@ (8006020 <cleanup_stdio+0x38>)
 800600a:	4299      	cmp	r1, r3
 800600c:	d002      	beq.n	8006014 <cleanup_stdio+0x2c>
 800600e:	0020      	movs	r0, r4
 8006010:	f000 fecc 	bl	8006dac <_fflush_r>
 8006014:	bd10      	pop	{r4, pc}
 8006016:	46c0      	nop			@ (mov r8, r8)
 8006018:	20001280 	.word	0x20001280
 800601c:	200012e8 	.word	0x200012e8
 8006020:	20001350 	.word	0x20001350

08006024 <global_stdio_init.part.0>:
 8006024:	b510      	push	{r4, lr}
 8006026:	4b09      	ldr	r3, [pc, #36]	@ (800604c <global_stdio_init.part.0+0x28>)
 8006028:	4a09      	ldr	r2, [pc, #36]	@ (8006050 <global_stdio_init.part.0+0x2c>)
 800602a:	2104      	movs	r1, #4
 800602c:	601a      	str	r2, [r3, #0]
 800602e:	4809      	ldr	r0, [pc, #36]	@ (8006054 <global_stdio_init.part.0+0x30>)
 8006030:	2200      	movs	r2, #0
 8006032:	f7ff ff95 	bl	8005f60 <std>
 8006036:	2201      	movs	r2, #1
 8006038:	2109      	movs	r1, #9
 800603a:	4807      	ldr	r0, [pc, #28]	@ (8006058 <global_stdio_init.part.0+0x34>)
 800603c:	f7ff ff90 	bl	8005f60 <std>
 8006040:	2202      	movs	r2, #2
 8006042:	2112      	movs	r1, #18
 8006044:	4805      	ldr	r0, [pc, #20]	@ (800605c <global_stdio_init.part.0+0x38>)
 8006046:	f7ff ff8b 	bl	8005f60 <std>
 800604a:	bd10      	pop	{r4, pc}
 800604c:	200013b8 	.word	0x200013b8
 8006050:	08005fcd 	.word	0x08005fcd
 8006054:	20001280 	.word	0x20001280
 8006058:	200012e8 	.word	0x200012e8
 800605c:	20001350 	.word	0x20001350

08006060 <__sfp_lock_acquire>:
 8006060:	b510      	push	{r4, lr}
 8006062:	4802      	ldr	r0, [pc, #8]	@ (800606c <__sfp_lock_acquire+0xc>)
 8006064:	f000 fa41 	bl	80064ea <__retarget_lock_acquire_recursive>
 8006068:	bd10      	pop	{r4, pc}
 800606a:	46c0      	nop			@ (mov r8, r8)
 800606c:	200013c1 	.word	0x200013c1

08006070 <__sfp_lock_release>:
 8006070:	b510      	push	{r4, lr}
 8006072:	4802      	ldr	r0, [pc, #8]	@ (800607c <__sfp_lock_release+0xc>)
 8006074:	f000 fa3a 	bl	80064ec <__retarget_lock_release_recursive>
 8006078:	bd10      	pop	{r4, pc}
 800607a:	46c0      	nop			@ (mov r8, r8)
 800607c:	200013c1 	.word	0x200013c1

08006080 <__sinit>:
 8006080:	b510      	push	{r4, lr}
 8006082:	0004      	movs	r4, r0
 8006084:	f7ff ffec 	bl	8006060 <__sfp_lock_acquire>
 8006088:	6a23      	ldr	r3, [r4, #32]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d002      	beq.n	8006094 <__sinit+0x14>
 800608e:	f7ff ffef 	bl	8006070 <__sfp_lock_release>
 8006092:	bd10      	pop	{r4, pc}
 8006094:	4b04      	ldr	r3, [pc, #16]	@ (80060a8 <__sinit+0x28>)
 8006096:	6223      	str	r3, [r4, #32]
 8006098:	4b04      	ldr	r3, [pc, #16]	@ (80060ac <__sinit+0x2c>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d1f6      	bne.n	800608e <__sinit+0xe>
 80060a0:	f7ff ffc0 	bl	8006024 <global_stdio_init.part.0>
 80060a4:	e7f3      	b.n	800608e <__sinit+0xe>
 80060a6:	46c0      	nop			@ (mov r8, r8)
 80060a8:	08005fe9 	.word	0x08005fe9
 80060ac:	200013b8 	.word	0x200013b8

080060b0 <_fwalk_sglue>:
 80060b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80060b2:	0014      	movs	r4, r2
 80060b4:	2600      	movs	r6, #0
 80060b6:	9000      	str	r0, [sp, #0]
 80060b8:	9101      	str	r1, [sp, #4]
 80060ba:	68a5      	ldr	r5, [r4, #8]
 80060bc:	6867      	ldr	r7, [r4, #4]
 80060be:	3f01      	subs	r7, #1
 80060c0:	d504      	bpl.n	80060cc <_fwalk_sglue+0x1c>
 80060c2:	6824      	ldr	r4, [r4, #0]
 80060c4:	2c00      	cmp	r4, #0
 80060c6:	d1f8      	bne.n	80060ba <_fwalk_sglue+0xa>
 80060c8:	0030      	movs	r0, r6
 80060ca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80060cc:	89ab      	ldrh	r3, [r5, #12]
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d908      	bls.n	80060e4 <_fwalk_sglue+0x34>
 80060d2:	220e      	movs	r2, #14
 80060d4:	5eab      	ldrsh	r3, [r5, r2]
 80060d6:	3301      	adds	r3, #1
 80060d8:	d004      	beq.n	80060e4 <_fwalk_sglue+0x34>
 80060da:	0029      	movs	r1, r5
 80060dc:	9800      	ldr	r0, [sp, #0]
 80060de:	9b01      	ldr	r3, [sp, #4]
 80060e0:	4798      	blx	r3
 80060e2:	4306      	orrs	r6, r0
 80060e4:	3568      	adds	r5, #104	@ 0x68
 80060e6:	e7ea      	b.n	80060be <_fwalk_sglue+0xe>

080060e8 <_puts_r>:
 80060e8:	6a03      	ldr	r3, [r0, #32]
 80060ea:	b570      	push	{r4, r5, r6, lr}
 80060ec:	0005      	movs	r5, r0
 80060ee:	000e      	movs	r6, r1
 80060f0:	6884      	ldr	r4, [r0, #8]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d101      	bne.n	80060fa <_puts_r+0x12>
 80060f6:	f7ff ffc3 	bl	8006080 <__sinit>
 80060fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80060fc:	07db      	lsls	r3, r3, #31
 80060fe:	d405      	bmi.n	800610c <_puts_r+0x24>
 8006100:	89a3      	ldrh	r3, [r4, #12]
 8006102:	059b      	lsls	r3, r3, #22
 8006104:	d402      	bmi.n	800610c <_puts_r+0x24>
 8006106:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006108:	f000 f9ef 	bl	80064ea <__retarget_lock_acquire_recursive>
 800610c:	89a3      	ldrh	r3, [r4, #12]
 800610e:	071b      	lsls	r3, r3, #28
 8006110:	d502      	bpl.n	8006118 <_puts_r+0x30>
 8006112:	6923      	ldr	r3, [r4, #16]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d11f      	bne.n	8006158 <_puts_r+0x70>
 8006118:	0021      	movs	r1, r4
 800611a:	0028      	movs	r0, r5
 800611c:	f000 f906 	bl	800632c <__swsetup_r>
 8006120:	2800      	cmp	r0, #0
 8006122:	d019      	beq.n	8006158 <_puts_r+0x70>
 8006124:	2501      	movs	r5, #1
 8006126:	426d      	negs	r5, r5
 8006128:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800612a:	07db      	lsls	r3, r3, #31
 800612c:	d405      	bmi.n	800613a <_puts_r+0x52>
 800612e:	89a3      	ldrh	r3, [r4, #12]
 8006130:	059b      	lsls	r3, r3, #22
 8006132:	d402      	bmi.n	800613a <_puts_r+0x52>
 8006134:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006136:	f000 f9d9 	bl	80064ec <__retarget_lock_release_recursive>
 800613a:	0028      	movs	r0, r5
 800613c:	bd70      	pop	{r4, r5, r6, pc}
 800613e:	3601      	adds	r6, #1
 8006140:	60a3      	str	r3, [r4, #8]
 8006142:	2b00      	cmp	r3, #0
 8006144:	da04      	bge.n	8006150 <_puts_r+0x68>
 8006146:	69a2      	ldr	r2, [r4, #24]
 8006148:	429a      	cmp	r2, r3
 800614a:	dc16      	bgt.n	800617a <_puts_r+0x92>
 800614c:	290a      	cmp	r1, #10
 800614e:	d014      	beq.n	800617a <_puts_r+0x92>
 8006150:	6823      	ldr	r3, [r4, #0]
 8006152:	1c5a      	adds	r2, r3, #1
 8006154:	6022      	str	r2, [r4, #0]
 8006156:	7019      	strb	r1, [r3, #0]
 8006158:	68a3      	ldr	r3, [r4, #8]
 800615a:	7831      	ldrb	r1, [r6, #0]
 800615c:	3b01      	subs	r3, #1
 800615e:	2900      	cmp	r1, #0
 8006160:	d1ed      	bne.n	800613e <_puts_r+0x56>
 8006162:	60a3      	str	r3, [r4, #8]
 8006164:	2b00      	cmp	r3, #0
 8006166:	da0f      	bge.n	8006188 <_puts_r+0xa0>
 8006168:	0022      	movs	r2, r4
 800616a:	0028      	movs	r0, r5
 800616c:	310a      	adds	r1, #10
 800616e:	f000 f89b 	bl	80062a8 <__swbuf_r>
 8006172:	3001      	adds	r0, #1
 8006174:	d0d6      	beq.n	8006124 <_puts_r+0x3c>
 8006176:	250a      	movs	r5, #10
 8006178:	e7d6      	b.n	8006128 <_puts_r+0x40>
 800617a:	0022      	movs	r2, r4
 800617c:	0028      	movs	r0, r5
 800617e:	f000 f893 	bl	80062a8 <__swbuf_r>
 8006182:	3001      	adds	r0, #1
 8006184:	d1e8      	bne.n	8006158 <_puts_r+0x70>
 8006186:	e7cd      	b.n	8006124 <_puts_r+0x3c>
 8006188:	6823      	ldr	r3, [r4, #0]
 800618a:	1c5a      	adds	r2, r3, #1
 800618c:	6022      	str	r2, [r4, #0]
 800618e:	220a      	movs	r2, #10
 8006190:	701a      	strb	r2, [r3, #0]
 8006192:	e7f0      	b.n	8006176 <_puts_r+0x8e>

08006194 <puts>:
 8006194:	b510      	push	{r4, lr}
 8006196:	4b03      	ldr	r3, [pc, #12]	@ (80061a4 <puts+0x10>)
 8006198:	0001      	movs	r1, r0
 800619a:	6818      	ldr	r0, [r3, #0]
 800619c:	f7ff ffa4 	bl	80060e8 <_puts_r>
 80061a0:	bd10      	pop	{r4, pc}
 80061a2:	46c0      	nop			@ (mov r8, r8)
 80061a4:	20000660 	.word	0x20000660

080061a8 <sniprintf>:
 80061a8:	b40c      	push	{r2, r3}
 80061aa:	b530      	push	{r4, r5, lr}
 80061ac:	4b17      	ldr	r3, [pc, #92]	@ (800620c <sniprintf+0x64>)
 80061ae:	000c      	movs	r4, r1
 80061b0:	681d      	ldr	r5, [r3, #0]
 80061b2:	b09d      	sub	sp, #116	@ 0x74
 80061b4:	2900      	cmp	r1, #0
 80061b6:	da08      	bge.n	80061ca <sniprintf+0x22>
 80061b8:	238b      	movs	r3, #139	@ 0x8b
 80061ba:	2001      	movs	r0, #1
 80061bc:	602b      	str	r3, [r5, #0]
 80061be:	4240      	negs	r0, r0
 80061c0:	b01d      	add	sp, #116	@ 0x74
 80061c2:	bc30      	pop	{r4, r5}
 80061c4:	bc08      	pop	{r3}
 80061c6:	b002      	add	sp, #8
 80061c8:	4718      	bx	r3
 80061ca:	2382      	movs	r3, #130	@ 0x82
 80061cc:	466a      	mov	r2, sp
 80061ce:	009b      	lsls	r3, r3, #2
 80061d0:	8293      	strh	r3, [r2, #20]
 80061d2:	2300      	movs	r3, #0
 80061d4:	9002      	str	r0, [sp, #8]
 80061d6:	9006      	str	r0, [sp, #24]
 80061d8:	4299      	cmp	r1, r3
 80061da:	d000      	beq.n	80061de <sniprintf+0x36>
 80061dc:	1e4b      	subs	r3, r1, #1
 80061de:	9304      	str	r3, [sp, #16]
 80061e0:	9307      	str	r3, [sp, #28]
 80061e2:	2301      	movs	r3, #1
 80061e4:	466a      	mov	r2, sp
 80061e6:	425b      	negs	r3, r3
 80061e8:	82d3      	strh	r3, [r2, #22]
 80061ea:	0028      	movs	r0, r5
 80061ec:	ab21      	add	r3, sp, #132	@ 0x84
 80061ee:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80061f0:	a902      	add	r1, sp, #8
 80061f2:	9301      	str	r3, [sp, #4]
 80061f4:	f000 fad8 	bl	80067a8 <_svfiprintf_r>
 80061f8:	1c43      	adds	r3, r0, #1
 80061fa:	da01      	bge.n	8006200 <sniprintf+0x58>
 80061fc:	238b      	movs	r3, #139	@ 0x8b
 80061fe:	602b      	str	r3, [r5, #0]
 8006200:	2c00      	cmp	r4, #0
 8006202:	d0dd      	beq.n	80061c0 <sniprintf+0x18>
 8006204:	2200      	movs	r2, #0
 8006206:	9b02      	ldr	r3, [sp, #8]
 8006208:	701a      	strb	r2, [r3, #0]
 800620a:	e7d9      	b.n	80061c0 <sniprintf+0x18>
 800620c:	20000660 	.word	0x20000660

08006210 <__sread>:
 8006210:	b570      	push	{r4, r5, r6, lr}
 8006212:	000c      	movs	r4, r1
 8006214:	250e      	movs	r5, #14
 8006216:	5f49      	ldrsh	r1, [r1, r5]
 8006218:	f000 f914 	bl	8006444 <_read_r>
 800621c:	2800      	cmp	r0, #0
 800621e:	db03      	blt.n	8006228 <__sread+0x18>
 8006220:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006222:	181b      	adds	r3, r3, r0
 8006224:	6563      	str	r3, [r4, #84]	@ 0x54
 8006226:	bd70      	pop	{r4, r5, r6, pc}
 8006228:	89a3      	ldrh	r3, [r4, #12]
 800622a:	4a02      	ldr	r2, [pc, #8]	@ (8006234 <__sread+0x24>)
 800622c:	4013      	ands	r3, r2
 800622e:	81a3      	strh	r3, [r4, #12]
 8006230:	e7f9      	b.n	8006226 <__sread+0x16>
 8006232:	46c0      	nop			@ (mov r8, r8)
 8006234:	ffffefff 	.word	0xffffefff

08006238 <__swrite>:
 8006238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800623a:	001f      	movs	r7, r3
 800623c:	898b      	ldrh	r3, [r1, #12]
 800623e:	0005      	movs	r5, r0
 8006240:	000c      	movs	r4, r1
 8006242:	0016      	movs	r6, r2
 8006244:	05db      	lsls	r3, r3, #23
 8006246:	d505      	bpl.n	8006254 <__swrite+0x1c>
 8006248:	230e      	movs	r3, #14
 800624a:	5ec9      	ldrsh	r1, [r1, r3]
 800624c:	2200      	movs	r2, #0
 800624e:	2302      	movs	r3, #2
 8006250:	f000 f8e4 	bl	800641c <_lseek_r>
 8006254:	89a3      	ldrh	r3, [r4, #12]
 8006256:	4a05      	ldr	r2, [pc, #20]	@ (800626c <__swrite+0x34>)
 8006258:	0028      	movs	r0, r5
 800625a:	4013      	ands	r3, r2
 800625c:	81a3      	strh	r3, [r4, #12]
 800625e:	0032      	movs	r2, r6
 8006260:	230e      	movs	r3, #14
 8006262:	5ee1      	ldrsh	r1, [r4, r3]
 8006264:	003b      	movs	r3, r7
 8006266:	f000 f901 	bl	800646c <_write_r>
 800626a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800626c:	ffffefff 	.word	0xffffefff

08006270 <__sseek>:
 8006270:	b570      	push	{r4, r5, r6, lr}
 8006272:	000c      	movs	r4, r1
 8006274:	250e      	movs	r5, #14
 8006276:	5f49      	ldrsh	r1, [r1, r5]
 8006278:	f000 f8d0 	bl	800641c <_lseek_r>
 800627c:	89a3      	ldrh	r3, [r4, #12]
 800627e:	1c42      	adds	r2, r0, #1
 8006280:	d103      	bne.n	800628a <__sseek+0x1a>
 8006282:	4a05      	ldr	r2, [pc, #20]	@ (8006298 <__sseek+0x28>)
 8006284:	4013      	ands	r3, r2
 8006286:	81a3      	strh	r3, [r4, #12]
 8006288:	bd70      	pop	{r4, r5, r6, pc}
 800628a:	2280      	movs	r2, #128	@ 0x80
 800628c:	0152      	lsls	r2, r2, #5
 800628e:	4313      	orrs	r3, r2
 8006290:	81a3      	strh	r3, [r4, #12]
 8006292:	6560      	str	r0, [r4, #84]	@ 0x54
 8006294:	e7f8      	b.n	8006288 <__sseek+0x18>
 8006296:	46c0      	nop			@ (mov r8, r8)
 8006298:	ffffefff 	.word	0xffffefff

0800629c <__sclose>:
 800629c:	b510      	push	{r4, lr}
 800629e:	230e      	movs	r3, #14
 80062a0:	5ec9      	ldrsh	r1, [r1, r3]
 80062a2:	f000 f8a9 	bl	80063f8 <_close_r>
 80062a6:	bd10      	pop	{r4, pc}

080062a8 <__swbuf_r>:
 80062a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062aa:	0006      	movs	r6, r0
 80062ac:	000d      	movs	r5, r1
 80062ae:	0014      	movs	r4, r2
 80062b0:	2800      	cmp	r0, #0
 80062b2:	d004      	beq.n	80062be <__swbuf_r+0x16>
 80062b4:	6a03      	ldr	r3, [r0, #32]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d101      	bne.n	80062be <__swbuf_r+0x16>
 80062ba:	f7ff fee1 	bl	8006080 <__sinit>
 80062be:	69a3      	ldr	r3, [r4, #24]
 80062c0:	60a3      	str	r3, [r4, #8]
 80062c2:	89a3      	ldrh	r3, [r4, #12]
 80062c4:	071b      	lsls	r3, r3, #28
 80062c6:	d502      	bpl.n	80062ce <__swbuf_r+0x26>
 80062c8:	6923      	ldr	r3, [r4, #16]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d109      	bne.n	80062e2 <__swbuf_r+0x3a>
 80062ce:	0021      	movs	r1, r4
 80062d0:	0030      	movs	r0, r6
 80062d2:	f000 f82b 	bl	800632c <__swsetup_r>
 80062d6:	2800      	cmp	r0, #0
 80062d8:	d003      	beq.n	80062e2 <__swbuf_r+0x3a>
 80062da:	2501      	movs	r5, #1
 80062dc:	426d      	negs	r5, r5
 80062de:	0028      	movs	r0, r5
 80062e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80062e2:	6923      	ldr	r3, [r4, #16]
 80062e4:	6820      	ldr	r0, [r4, #0]
 80062e6:	b2ef      	uxtb	r7, r5
 80062e8:	1ac0      	subs	r0, r0, r3
 80062ea:	6963      	ldr	r3, [r4, #20]
 80062ec:	b2ed      	uxtb	r5, r5
 80062ee:	4283      	cmp	r3, r0
 80062f0:	dc05      	bgt.n	80062fe <__swbuf_r+0x56>
 80062f2:	0021      	movs	r1, r4
 80062f4:	0030      	movs	r0, r6
 80062f6:	f000 fd59 	bl	8006dac <_fflush_r>
 80062fa:	2800      	cmp	r0, #0
 80062fc:	d1ed      	bne.n	80062da <__swbuf_r+0x32>
 80062fe:	68a3      	ldr	r3, [r4, #8]
 8006300:	3001      	adds	r0, #1
 8006302:	3b01      	subs	r3, #1
 8006304:	60a3      	str	r3, [r4, #8]
 8006306:	6823      	ldr	r3, [r4, #0]
 8006308:	1c5a      	adds	r2, r3, #1
 800630a:	6022      	str	r2, [r4, #0]
 800630c:	701f      	strb	r7, [r3, #0]
 800630e:	6963      	ldr	r3, [r4, #20]
 8006310:	4283      	cmp	r3, r0
 8006312:	d004      	beq.n	800631e <__swbuf_r+0x76>
 8006314:	89a3      	ldrh	r3, [r4, #12]
 8006316:	07db      	lsls	r3, r3, #31
 8006318:	d5e1      	bpl.n	80062de <__swbuf_r+0x36>
 800631a:	2d0a      	cmp	r5, #10
 800631c:	d1df      	bne.n	80062de <__swbuf_r+0x36>
 800631e:	0021      	movs	r1, r4
 8006320:	0030      	movs	r0, r6
 8006322:	f000 fd43 	bl	8006dac <_fflush_r>
 8006326:	2800      	cmp	r0, #0
 8006328:	d0d9      	beq.n	80062de <__swbuf_r+0x36>
 800632a:	e7d6      	b.n	80062da <__swbuf_r+0x32>

0800632c <__swsetup_r>:
 800632c:	4b2d      	ldr	r3, [pc, #180]	@ (80063e4 <__swsetup_r+0xb8>)
 800632e:	b570      	push	{r4, r5, r6, lr}
 8006330:	0005      	movs	r5, r0
 8006332:	6818      	ldr	r0, [r3, #0]
 8006334:	000c      	movs	r4, r1
 8006336:	2800      	cmp	r0, #0
 8006338:	d004      	beq.n	8006344 <__swsetup_r+0x18>
 800633a:	6a03      	ldr	r3, [r0, #32]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d101      	bne.n	8006344 <__swsetup_r+0x18>
 8006340:	f7ff fe9e 	bl	8006080 <__sinit>
 8006344:	230c      	movs	r3, #12
 8006346:	5ee2      	ldrsh	r2, [r4, r3]
 8006348:	0713      	lsls	r3, r2, #28
 800634a:	d423      	bmi.n	8006394 <__swsetup_r+0x68>
 800634c:	06d3      	lsls	r3, r2, #27
 800634e:	d407      	bmi.n	8006360 <__swsetup_r+0x34>
 8006350:	2309      	movs	r3, #9
 8006352:	602b      	str	r3, [r5, #0]
 8006354:	2340      	movs	r3, #64	@ 0x40
 8006356:	2001      	movs	r0, #1
 8006358:	4313      	orrs	r3, r2
 800635a:	81a3      	strh	r3, [r4, #12]
 800635c:	4240      	negs	r0, r0
 800635e:	e03a      	b.n	80063d6 <__swsetup_r+0xaa>
 8006360:	0752      	lsls	r2, r2, #29
 8006362:	d513      	bpl.n	800638c <__swsetup_r+0x60>
 8006364:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006366:	2900      	cmp	r1, #0
 8006368:	d008      	beq.n	800637c <__swsetup_r+0x50>
 800636a:	0023      	movs	r3, r4
 800636c:	3344      	adds	r3, #68	@ 0x44
 800636e:	4299      	cmp	r1, r3
 8006370:	d002      	beq.n	8006378 <__swsetup_r+0x4c>
 8006372:	0028      	movs	r0, r5
 8006374:	f000 f8bc 	bl	80064f0 <_free_r>
 8006378:	2300      	movs	r3, #0
 800637a:	6363      	str	r3, [r4, #52]	@ 0x34
 800637c:	2224      	movs	r2, #36	@ 0x24
 800637e:	89a3      	ldrh	r3, [r4, #12]
 8006380:	4393      	bics	r3, r2
 8006382:	81a3      	strh	r3, [r4, #12]
 8006384:	2300      	movs	r3, #0
 8006386:	6063      	str	r3, [r4, #4]
 8006388:	6923      	ldr	r3, [r4, #16]
 800638a:	6023      	str	r3, [r4, #0]
 800638c:	2308      	movs	r3, #8
 800638e:	89a2      	ldrh	r2, [r4, #12]
 8006390:	4313      	orrs	r3, r2
 8006392:	81a3      	strh	r3, [r4, #12]
 8006394:	6923      	ldr	r3, [r4, #16]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d10b      	bne.n	80063b2 <__swsetup_r+0x86>
 800639a:	21a0      	movs	r1, #160	@ 0xa0
 800639c:	2280      	movs	r2, #128	@ 0x80
 800639e:	89a3      	ldrh	r3, [r4, #12]
 80063a0:	0089      	lsls	r1, r1, #2
 80063a2:	0092      	lsls	r2, r2, #2
 80063a4:	400b      	ands	r3, r1
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d003      	beq.n	80063b2 <__swsetup_r+0x86>
 80063aa:	0021      	movs	r1, r4
 80063ac:	0028      	movs	r0, r5
 80063ae:	f000 fd53 	bl	8006e58 <__smakebuf_r>
 80063b2:	230c      	movs	r3, #12
 80063b4:	5ee2      	ldrsh	r2, [r4, r3]
 80063b6:	2101      	movs	r1, #1
 80063b8:	0013      	movs	r3, r2
 80063ba:	400b      	ands	r3, r1
 80063bc:	420a      	tst	r2, r1
 80063be:	d00b      	beq.n	80063d8 <__swsetup_r+0xac>
 80063c0:	2300      	movs	r3, #0
 80063c2:	60a3      	str	r3, [r4, #8]
 80063c4:	6963      	ldr	r3, [r4, #20]
 80063c6:	425b      	negs	r3, r3
 80063c8:	61a3      	str	r3, [r4, #24]
 80063ca:	2000      	movs	r0, #0
 80063cc:	6923      	ldr	r3, [r4, #16]
 80063ce:	4283      	cmp	r3, r0
 80063d0:	d101      	bne.n	80063d6 <__swsetup_r+0xaa>
 80063d2:	0613      	lsls	r3, r2, #24
 80063d4:	d4be      	bmi.n	8006354 <__swsetup_r+0x28>
 80063d6:	bd70      	pop	{r4, r5, r6, pc}
 80063d8:	0791      	lsls	r1, r2, #30
 80063da:	d400      	bmi.n	80063de <__swsetup_r+0xb2>
 80063dc:	6963      	ldr	r3, [r4, #20]
 80063de:	60a3      	str	r3, [r4, #8]
 80063e0:	e7f3      	b.n	80063ca <__swsetup_r+0x9e>
 80063e2:	46c0      	nop			@ (mov r8, r8)
 80063e4:	20000660 	.word	0x20000660

080063e8 <memset>:
 80063e8:	0003      	movs	r3, r0
 80063ea:	1882      	adds	r2, r0, r2
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d100      	bne.n	80063f2 <memset+0xa>
 80063f0:	4770      	bx	lr
 80063f2:	7019      	strb	r1, [r3, #0]
 80063f4:	3301      	adds	r3, #1
 80063f6:	e7f9      	b.n	80063ec <memset+0x4>

080063f8 <_close_r>:
 80063f8:	2300      	movs	r3, #0
 80063fa:	b570      	push	{r4, r5, r6, lr}
 80063fc:	4d06      	ldr	r5, [pc, #24]	@ (8006418 <_close_r+0x20>)
 80063fe:	0004      	movs	r4, r0
 8006400:	0008      	movs	r0, r1
 8006402:	602b      	str	r3, [r5, #0]
 8006404:	f7fb fcd3 	bl	8001dae <_close>
 8006408:	1c43      	adds	r3, r0, #1
 800640a:	d103      	bne.n	8006414 <_close_r+0x1c>
 800640c:	682b      	ldr	r3, [r5, #0]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d000      	beq.n	8006414 <_close_r+0x1c>
 8006412:	6023      	str	r3, [r4, #0]
 8006414:	bd70      	pop	{r4, r5, r6, pc}
 8006416:	46c0      	nop			@ (mov r8, r8)
 8006418:	200013bc 	.word	0x200013bc

0800641c <_lseek_r>:
 800641c:	b570      	push	{r4, r5, r6, lr}
 800641e:	0004      	movs	r4, r0
 8006420:	0008      	movs	r0, r1
 8006422:	0011      	movs	r1, r2
 8006424:	001a      	movs	r2, r3
 8006426:	2300      	movs	r3, #0
 8006428:	4d05      	ldr	r5, [pc, #20]	@ (8006440 <_lseek_r+0x24>)
 800642a:	602b      	str	r3, [r5, #0]
 800642c:	f7fb fce0 	bl	8001df0 <_lseek>
 8006430:	1c43      	adds	r3, r0, #1
 8006432:	d103      	bne.n	800643c <_lseek_r+0x20>
 8006434:	682b      	ldr	r3, [r5, #0]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d000      	beq.n	800643c <_lseek_r+0x20>
 800643a:	6023      	str	r3, [r4, #0]
 800643c:	bd70      	pop	{r4, r5, r6, pc}
 800643e:	46c0      	nop			@ (mov r8, r8)
 8006440:	200013bc 	.word	0x200013bc

08006444 <_read_r>:
 8006444:	b570      	push	{r4, r5, r6, lr}
 8006446:	0004      	movs	r4, r0
 8006448:	0008      	movs	r0, r1
 800644a:	0011      	movs	r1, r2
 800644c:	001a      	movs	r2, r3
 800644e:	2300      	movs	r3, #0
 8006450:	4d05      	ldr	r5, [pc, #20]	@ (8006468 <_read_r+0x24>)
 8006452:	602b      	str	r3, [r5, #0]
 8006454:	f7fb fc8e 	bl	8001d74 <_read>
 8006458:	1c43      	adds	r3, r0, #1
 800645a:	d103      	bne.n	8006464 <_read_r+0x20>
 800645c:	682b      	ldr	r3, [r5, #0]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d000      	beq.n	8006464 <_read_r+0x20>
 8006462:	6023      	str	r3, [r4, #0]
 8006464:	bd70      	pop	{r4, r5, r6, pc}
 8006466:	46c0      	nop			@ (mov r8, r8)
 8006468:	200013bc 	.word	0x200013bc

0800646c <_write_r>:
 800646c:	b570      	push	{r4, r5, r6, lr}
 800646e:	0004      	movs	r4, r0
 8006470:	0008      	movs	r0, r1
 8006472:	0011      	movs	r1, r2
 8006474:	001a      	movs	r2, r3
 8006476:	2300      	movs	r3, #0
 8006478:	4d05      	ldr	r5, [pc, #20]	@ (8006490 <_write_r+0x24>)
 800647a:	602b      	str	r3, [r5, #0]
 800647c:	f7fb f852 	bl	8001524 <_write>
 8006480:	1c43      	adds	r3, r0, #1
 8006482:	d103      	bne.n	800648c <_write_r+0x20>
 8006484:	682b      	ldr	r3, [r5, #0]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d000      	beq.n	800648c <_write_r+0x20>
 800648a:	6023      	str	r3, [r4, #0]
 800648c:	bd70      	pop	{r4, r5, r6, pc}
 800648e:	46c0      	nop			@ (mov r8, r8)
 8006490:	200013bc 	.word	0x200013bc

08006494 <__errno>:
 8006494:	4b01      	ldr	r3, [pc, #4]	@ (800649c <__errno+0x8>)
 8006496:	6818      	ldr	r0, [r3, #0]
 8006498:	4770      	bx	lr
 800649a:	46c0      	nop			@ (mov r8, r8)
 800649c:	20000660 	.word	0x20000660

080064a0 <__libc_init_array>:
 80064a0:	b570      	push	{r4, r5, r6, lr}
 80064a2:	2600      	movs	r6, #0
 80064a4:	4c0c      	ldr	r4, [pc, #48]	@ (80064d8 <__libc_init_array+0x38>)
 80064a6:	4d0d      	ldr	r5, [pc, #52]	@ (80064dc <__libc_init_array+0x3c>)
 80064a8:	1b64      	subs	r4, r4, r5
 80064aa:	10a4      	asrs	r4, r4, #2
 80064ac:	42a6      	cmp	r6, r4
 80064ae:	d109      	bne.n	80064c4 <__libc_init_array+0x24>
 80064b0:	2600      	movs	r6, #0
 80064b2:	f000 fda7 	bl	8007004 <_init>
 80064b6:	4c0a      	ldr	r4, [pc, #40]	@ (80064e0 <__libc_init_array+0x40>)
 80064b8:	4d0a      	ldr	r5, [pc, #40]	@ (80064e4 <__libc_init_array+0x44>)
 80064ba:	1b64      	subs	r4, r4, r5
 80064bc:	10a4      	asrs	r4, r4, #2
 80064be:	42a6      	cmp	r6, r4
 80064c0:	d105      	bne.n	80064ce <__libc_init_array+0x2e>
 80064c2:	bd70      	pop	{r4, r5, r6, pc}
 80064c4:	00b3      	lsls	r3, r6, #2
 80064c6:	58eb      	ldr	r3, [r5, r3]
 80064c8:	4798      	blx	r3
 80064ca:	3601      	adds	r6, #1
 80064cc:	e7ee      	b.n	80064ac <__libc_init_array+0xc>
 80064ce:	00b3      	lsls	r3, r6, #2
 80064d0:	58eb      	ldr	r3, [r5, r3]
 80064d2:	4798      	blx	r3
 80064d4:	3601      	adds	r6, #1
 80064d6:	e7f2      	b.n	80064be <__libc_init_array+0x1e>
 80064d8:	08008a5c 	.word	0x08008a5c
 80064dc:	08008a5c 	.word	0x08008a5c
 80064e0:	08008a60 	.word	0x08008a60
 80064e4:	08008a5c 	.word	0x08008a5c

080064e8 <__retarget_lock_init_recursive>:
 80064e8:	4770      	bx	lr

080064ea <__retarget_lock_acquire_recursive>:
 80064ea:	4770      	bx	lr

080064ec <__retarget_lock_release_recursive>:
 80064ec:	4770      	bx	lr
	...

080064f0 <_free_r>:
 80064f0:	b570      	push	{r4, r5, r6, lr}
 80064f2:	0005      	movs	r5, r0
 80064f4:	1e0c      	subs	r4, r1, #0
 80064f6:	d010      	beq.n	800651a <_free_r+0x2a>
 80064f8:	3c04      	subs	r4, #4
 80064fa:	6823      	ldr	r3, [r4, #0]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	da00      	bge.n	8006502 <_free_r+0x12>
 8006500:	18e4      	adds	r4, r4, r3
 8006502:	0028      	movs	r0, r5
 8006504:	f000 f8e0 	bl	80066c8 <__malloc_lock>
 8006508:	4a1d      	ldr	r2, [pc, #116]	@ (8006580 <_free_r+0x90>)
 800650a:	6813      	ldr	r3, [r2, #0]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d105      	bne.n	800651c <_free_r+0x2c>
 8006510:	6063      	str	r3, [r4, #4]
 8006512:	6014      	str	r4, [r2, #0]
 8006514:	0028      	movs	r0, r5
 8006516:	f000 f8df 	bl	80066d8 <__malloc_unlock>
 800651a:	bd70      	pop	{r4, r5, r6, pc}
 800651c:	42a3      	cmp	r3, r4
 800651e:	d908      	bls.n	8006532 <_free_r+0x42>
 8006520:	6820      	ldr	r0, [r4, #0]
 8006522:	1821      	adds	r1, r4, r0
 8006524:	428b      	cmp	r3, r1
 8006526:	d1f3      	bne.n	8006510 <_free_r+0x20>
 8006528:	6819      	ldr	r1, [r3, #0]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	1809      	adds	r1, r1, r0
 800652e:	6021      	str	r1, [r4, #0]
 8006530:	e7ee      	b.n	8006510 <_free_r+0x20>
 8006532:	001a      	movs	r2, r3
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d001      	beq.n	800653e <_free_r+0x4e>
 800653a:	42a3      	cmp	r3, r4
 800653c:	d9f9      	bls.n	8006532 <_free_r+0x42>
 800653e:	6811      	ldr	r1, [r2, #0]
 8006540:	1850      	adds	r0, r2, r1
 8006542:	42a0      	cmp	r0, r4
 8006544:	d10b      	bne.n	800655e <_free_r+0x6e>
 8006546:	6820      	ldr	r0, [r4, #0]
 8006548:	1809      	adds	r1, r1, r0
 800654a:	1850      	adds	r0, r2, r1
 800654c:	6011      	str	r1, [r2, #0]
 800654e:	4283      	cmp	r3, r0
 8006550:	d1e0      	bne.n	8006514 <_free_r+0x24>
 8006552:	6818      	ldr	r0, [r3, #0]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	1841      	adds	r1, r0, r1
 8006558:	6011      	str	r1, [r2, #0]
 800655a:	6053      	str	r3, [r2, #4]
 800655c:	e7da      	b.n	8006514 <_free_r+0x24>
 800655e:	42a0      	cmp	r0, r4
 8006560:	d902      	bls.n	8006568 <_free_r+0x78>
 8006562:	230c      	movs	r3, #12
 8006564:	602b      	str	r3, [r5, #0]
 8006566:	e7d5      	b.n	8006514 <_free_r+0x24>
 8006568:	6820      	ldr	r0, [r4, #0]
 800656a:	1821      	adds	r1, r4, r0
 800656c:	428b      	cmp	r3, r1
 800656e:	d103      	bne.n	8006578 <_free_r+0x88>
 8006570:	6819      	ldr	r1, [r3, #0]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	1809      	adds	r1, r1, r0
 8006576:	6021      	str	r1, [r4, #0]
 8006578:	6063      	str	r3, [r4, #4]
 800657a:	6054      	str	r4, [r2, #4]
 800657c:	e7ca      	b.n	8006514 <_free_r+0x24>
 800657e:	46c0      	nop			@ (mov r8, r8)
 8006580:	200013c8 	.word	0x200013c8

08006584 <sbrk_aligned>:
 8006584:	b570      	push	{r4, r5, r6, lr}
 8006586:	4e0f      	ldr	r6, [pc, #60]	@ (80065c4 <sbrk_aligned+0x40>)
 8006588:	000d      	movs	r5, r1
 800658a:	6831      	ldr	r1, [r6, #0]
 800658c:	0004      	movs	r4, r0
 800658e:	2900      	cmp	r1, #0
 8006590:	d102      	bne.n	8006598 <sbrk_aligned+0x14>
 8006592:	f000 fcd9 	bl	8006f48 <_sbrk_r>
 8006596:	6030      	str	r0, [r6, #0]
 8006598:	0029      	movs	r1, r5
 800659a:	0020      	movs	r0, r4
 800659c:	f000 fcd4 	bl	8006f48 <_sbrk_r>
 80065a0:	1c43      	adds	r3, r0, #1
 80065a2:	d103      	bne.n	80065ac <sbrk_aligned+0x28>
 80065a4:	2501      	movs	r5, #1
 80065a6:	426d      	negs	r5, r5
 80065a8:	0028      	movs	r0, r5
 80065aa:	bd70      	pop	{r4, r5, r6, pc}
 80065ac:	2303      	movs	r3, #3
 80065ae:	1cc5      	adds	r5, r0, #3
 80065b0:	439d      	bics	r5, r3
 80065b2:	42a8      	cmp	r0, r5
 80065b4:	d0f8      	beq.n	80065a8 <sbrk_aligned+0x24>
 80065b6:	1a29      	subs	r1, r5, r0
 80065b8:	0020      	movs	r0, r4
 80065ba:	f000 fcc5 	bl	8006f48 <_sbrk_r>
 80065be:	3001      	adds	r0, #1
 80065c0:	d1f2      	bne.n	80065a8 <sbrk_aligned+0x24>
 80065c2:	e7ef      	b.n	80065a4 <sbrk_aligned+0x20>
 80065c4:	200013c4 	.word	0x200013c4

080065c8 <_malloc_r>:
 80065c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80065ca:	2203      	movs	r2, #3
 80065cc:	1ccb      	adds	r3, r1, #3
 80065ce:	4393      	bics	r3, r2
 80065d0:	3308      	adds	r3, #8
 80065d2:	0005      	movs	r5, r0
 80065d4:	001f      	movs	r7, r3
 80065d6:	2b0c      	cmp	r3, #12
 80065d8:	d234      	bcs.n	8006644 <_malloc_r+0x7c>
 80065da:	270c      	movs	r7, #12
 80065dc:	42b9      	cmp	r1, r7
 80065de:	d833      	bhi.n	8006648 <_malloc_r+0x80>
 80065e0:	0028      	movs	r0, r5
 80065e2:	f000 f871 	bl	80066c8 <__malloc_lock>
 80065e6:	4e37      	ldr	r6, [pc, #220]	@ (80066c4 <_malloc_r+0xfc>)
 80065e8:	6833      	ldr	r3, [r6, #0]
 80065ea:	001c      	movs	r4, r3
 80065ec:	2c00      	cmp	r4, #0
 80065ee:	d12f      	bne.n	8006650 <_malloc_r+0x88>
 80065f0:	0039      	movs	r1, r7
 80065f2:	0028      	movs	r0, r5
 80065f4:	f7ff ffc6 	bl	8006584 <sbrk_aligned>
 80065f8:	0004      	movs	r4, r0
 80065fa:	1c43      	adds	r3, r0, #1
 80065fc:	d15f      	bne.n	80066be <_malloc_r+0xf6>
 80065fe:	6834      	ldr	r4, [r6, #0]
 8006600:	9400      	str	r4, [sp, #0]
 8006602:	9b00      	ldr	r3, [sp, #0]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d14a      	bne.n	800669e <_malloc_r+0xd6>
 8006608:	2c00      	cmp	r4, #0
 800660a:	d052      	beq.n	80066b2 <_malloc_r+0xea>
 800660c:	6823      	ldr	r3, [r4, #0]
 800660e:	0028      	movs	r0, r5
 8006610:	18e3      	adds	r3, r4, r3
 8006612:	9900      	ldr	r1, [sp, #0]
 8006614:	9301      	str	r3, [sp, #4]
 8006616:	f000 fc97 	bl	8006f48 <_sbrk_r>
 800661a:	9b01      	ldr	r3, [sp, #4]
 800661c:	4283      	cmp	r3, r0
 800661e:	d148      	bne.n	80066b2 <_malloc_r+0xea>
 8006620:	6823      	ldr	r3, [r4, #0]
 8006622:	0028      	movs	r0, r5
 8006624:	1aff      	subs	r7, r7, r3
 8006626:	0039      	movs	r1, r7
 8006628:	f7ff ffac 	bl	8006584 <sbrk_aligned>
 800662c:	3001      	adds	r0, #1
 800662e:	d040      	beq.n	80066b2 <_malloc_r+0xea>
 8006630:	6823      	ldr	r3, [r4, #0]
 8006632:	19db      	adds	r3, r3, r7
 8006634:	6023      	str	r3, [r4, #0]
 8006636:	6833      	ldr	r3, [r6, #0]
 8006638:	685a      	ldr	r2, [r3, #4]
 800663a:	2a00      	cmp	r2, #0
 800663c:	d133      	bne.n	80066a6 <_malloc_r+0xde>
 800663e:	9b00      	ldr	r3, [sp, #0]
 8006640:	6033      	str	r3, [r6, #0]
 8006642:	e019      	b.n	8006678 <_malloc_r+0xb0>
 8006644:	2b00      	cmp	r3, #0
 8006646:	dac9      	bge.n	80065dc <_malloc_r+0x14>
 8006648:	230c      	movs	r3, #12
 800664a:	602b      	str	r3, [r5, #0]
 800664c:	2000      	movs	r0, #0
 800664e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006650:	6821      	ldr	r1, [r4, #0]
 8006652:	1bc9      	subs	r1, r1, r7
 8006654:	d420      	bmi.n	8006698 <_malloc_r+0xd0>
 8006656:	290b      	cmp	r1, #11
 8006658:	d90a      	bls.n	8006670 <_malloc_r+0xa8>
 800665a:	19e2      	adds	r2, r4, r7
 800665c:	6027      	str	r7, [r4, #0]
 800665e:	42a3      	cmp	r3, r4
 8006660:	d104      	bne.n	800666c <_malloc_r+0xa4>
 8006662:	6032      	str	r2, [r6, #0]
 8006664:	6863      	ldr	r3, [r4, #4]
 8006666:	6011      	str	r1, [r2, #0]
 8006668:	6053      	str	r3, [r2, #4]
 800666a:	e005      	b.n	8006678 <_malloc_r+0xb0>
 800666c:	605a      	str	r2, [r3, #4]
 800666e:	e7f9      	b.n	8006664 <_malloc_r+0x9c>
 8006670:	6862      	ldr	r2, [r4, #4]
 8006672:	42a3      	cmp	r3, r4
 8006674:	d10e      	bne.n	8006694 <_malloc_r+0xcc>
 8006676:	6032      	str	r2, [r6, #0]
 8006678:	0028      	movs	r0, r5
 800667a:	f000 f82d 	bl	80066d8 <__malloc_unlock>
 800667e:	0020      	movs	r0, r4
 8006680:	2207      	movs	r2, #7
 8006682:	300b      	adds	r0, #11
 8006684:	1d23      	adds	r3, r4, #4
 8006686:	4390      	bics	r0, r2
 8006688:	1ac2      	subs	r2, r0, r3
 800668a:	4298      	cmp	r0, r3
 800668c:	d0df      	beq.n	800664e <_malloc_r+0x86>
 800668e:	1a1b      	subs	r3, r3, r0
 8006690:	50a3      	str	r3, [r4, r2]
 8006692:	e7dc      	b.n	800664e <_malloc_r+0x86>
 8006694:	605a      	str	r2, [r3, #4]
 8006696:	e7ef      	b.n	8006678 <_malloc_r+0xb0>
 8006698:	0023      	movs	r3, r4
 800669a:	6864      	ldr	r4, [r4, #4]
 800669c:	e7a6      	b.n	80065ec <_malloc_r+0x24>
 800669e:	9c00      	ldr	r4, [sp, #0]
 80066a0:	6863      	ldr	r3, [r4, #4]
 80066a2:	9300      	str	r3, [sp, #0]
 80066a4:	e7ad      	b.n	8006602 <_malloc_r+0x3a>
 80066a6:	001a      	movs	r2, r3
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	42a3      	cmp	r3, r4
 80066ac:	d1fb      	bne.n	80066a6 <_malloc_r+0xde>
 80066ae:	2300      	movs	r3, #0
 80066b0:	e7da      	b.n	8006668 <_malloc_r+0xa0>
 80066b2:	230c      	movs	r3, #12
 80066b4:	0028      	movs	r0, r5
 80066b6:	602b      	str	r3, [r5, #0]
 80066b8:	f000 f80e 	bl	80066d8 <__malloc_unlock>
 80066bc:	e7c6      	b.n	800664c <_malloc_r+0x84>
 80066be:	6007      	str	r7, [r0, #0]
 80066c0:	e7da      	b.n	8006678 <_malloc_r+0xb0>
 80066c2:	46c0      	nop			@ (mov r8, r8)
 80066c4:	200013c8 	.word	0x200013c8

080066c8 <__malloc_lock>:
 80066c8:	b510      	push	{r4, lr}
 80066ca:	4802      	ldr	r0, [pc, #8]	@ (80066d4 <__malloc_lock+0xc>)
 80066cc:	f7ff ff0d 	bl	80064ea <__retarget_lock_acquire_recursive>
 80066d0:	bd10      	pop	{r4, pc}
 80066d2:	46c0      	nop			@ (mov r8, r8)
 80066d4:	200013c0 	.word	0x200013c0

080066d8 <__malloc_unlock>:
 80066d8:	b510      	push	{r4, lr}
 80066da:	4802      	ldr	r0, [pc, #8]	@ (80066e4 <__malloc_unlock+0xc>)
 80066dc:	f7ff ff06 	bl	80064ec <__retarget_lock_release_recursive>
 80066e0:	bd10      	pop	{r4, pc}
 80066e2:	46c0      	nop			@ (mov r8, r8)
 80066e4:	200013c0 	.word	0x200013c0

080066e8 <__ssputs_r>:
 80066e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066ea:	688e      	ldr	r6, [r1, #8]
 80066ec:	b085      	sub	sp, #20
 80066ee:	001f      	movs	r7, r3
 80066f0:	000c      	movs	r4, r1
 80066f2:	680b      	ldr	r3, [r1, #0]
 80066f4:	9002      	str	r0, [sp, #8]
 80066f6:	9203      	str	r2, [sp, #12]
 80066f8:	42be      	cmp	r6, r7
 80066fa:	d830      	bhi.n	800675e <__ssputs_r+0x76>
 80066fc:	210c      	movs	r1, #12
 80066fe:	5e62      	ldrsh	r2, [r4, r1]
 8006700:	2190      	movs	r1, #144	@ 0x90
 8006702:	00c9      	lsls	r1, r1, #3
 8006704:	420a      	tst	r2, r1
 8006706:	d028      	beq.n	800675a <__ssputs_r+0x72>
 8006708:	2003      	movs	r0, #3
 800670a:	6921      	ldr	r1, [r4, #16]
 800670c:	1a5b      	subs	r3, r3, r1
 800670e:	9301      	str	r3, [sp, #4]
 8006710:	6963      	ldr	r3, [r4, #20]
 8006712:	4343      	muls	r3, r0
 8006714:	9801      	ldr	r0, [sp, #4]
 8006716:	0fdd      	lsrs	r5, r3, #31
 8006718:	18ed      	adds	r5, r5, r3
 800671a:	1c7b      	adds	r3, r7, #1
 800671c:	181b      	adds	r3, r3, r0
 800671e:	106d      	asrs	r5, r5, #1
 8006720:	42ab      	cmp	r3, r5
 8006722:	d900      	bls.n	8006726 <__ssputs_r+0x3e>
 8006724:	001d      	movs	r5, r3
 8006726:	0552      	lsls	r2, r2, #21
 8006728:	d528      	bpl.n	800677c <__ssputs_r+0x94>
 800672a:	0029      	movs	r1, r5
 800672c:	9802      	ldr	r0, [sp, #8]
 800672e:	f7ff ff4b 	bl	80065c8 <_malloc_r>
 8006732:	1e06      	subs	r6, r0, #0
 8006734:	d02c      	beq.n	8006790 <__ssputs_r+0xa8>
 8006736:	9a01      	ldr	r2, [sp, #4]
 8006738:	6921      	ldr	r1, [r4, #16]
 800673a:	f000 fc22 	bl	8006f82 <memcpy>
 800673e:	89a2      	ldrh	r2, [r4, #12]
 8006740:	4b18      	ldr	r3, [pc, #96]	@ (80067a4 <__ssputs_r+0xbc>)
 8006742:	401a      	ands	r2, r3
 8006744:	2380      	movs	r3, #128	@ 0x80
 8006746:	4313      	orrs	r3, r2
 8006748:	81a3      	strh	r3, [r4, #12]
 800674a:	9b01      	ldr	r3, [sp, #4]
 800674c:	6126      	str	r6, [r4, #16]
 800674e:	18f6      	adds	r6, r6, r3
 8006750:	6026      	str	r6, [r4, #0]
 8006752:	003e      	movs	r6, r7
 8006754:	6165      	str	r5, [r4, #20]
 8006756:	1aed      	subs	r5, r5, r3
 8006758:	60a5      	str	r5, [r4, #8]
 800675a:	42be      	cmp	r6, r7
 800675c:	d900      	bls.n	8006760 <__ssputs_r+0x78>
 800675e:	003e      	movs	r6, r7
 8006760:	0032      	movs	r2, r6
 8006762:	9903      	ldr	r1, [sp, #12]
 8006764:	6820      	ldr	r0, [r4, #0]
 8006766:	f000 fbb8 	bl	8006eda <memmove>
 800676a:	2000      	movs	r0, #0
 800676c:	68a3      	ldr	r3, [r4, #8]
 800676e:	1b9b      	subs	r3, r3, r6
 8006770:	60a3      	str	r3, [r4, #8]
 8006772:	6823      	ldr	r3, [r4, #0]
 8006774:	199b      	adds	r3, r3, r6
 8006776:	6023      	str	r3, [r4, #0]
 8006778:	b005      	add	sp, #20
 800677a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800677c:	002a      	movs	r2, r5
 800677e:	9802      	ldr	r0, [sp, #8]
 8006780:	f000 fc08 	bl	8006f94 <_realloc_r>
 8006784:	1e06      	subs	r6, r0, #0
 8006786:	d1e0      	bne.n	800674a <__ssputs_r+0x62>
 8006788:	6921      	ldr	r1, [r4, #16]
 800678a:	9802      	ldr	r0, [sp, #8]
 800678c:	f7ff feb0 	bl	80064f0 <_free_r>
 8006790:	230c      	movs	r3, #12
 8006792:	2001      	movs	r0, #1
 8006794:	9a02      	ldr	r2, [sp, #8]
 8006796:	4240      	negs	r0, r0
 8006798:	6013      	str	r3, [r2, #0]
 800679a:	89a2      	ldrh	r2, [r4, #12]
 800679c:	3334      	adds	r3, #52	@ 0x34
 800679e:	4313      	orrs	r3, r2
 80067a0:	81a3      	strh	r3, [r4, #12]
 80067a2:	e7e9      	b.n	8006778 <__ssputs_r+0x90>
 80067a4:	fffffb7f 	.word	0xfffffb7f

080067a8 <_svfiprintf_r>:
 80067a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067aa:	b0a1      	sub	sp, #132	@ 0x84
 80067ac:	9003      	str	r0, [sp, #12]
 80067ae:	001d      	movs	r5, r3
 80067b0:	898b      	ldrh	r3, [r1, #12]
 80067b2:	000f      	movs	r7, r1
 80067b4:	0016      	movs	r6, r2
 80067b6:	061b      	lsls	r3, r3, #24
 80067b8:	d511      	bpl.n	80067de <_svfiprintf_r+0x36>
 80067ba:	690b      	ldr	r3, [r1, #16]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d10e      	bne.n	80067de <_svfiprintf_r+0x36>
 80067c0:	2140      	movs	r1, #64	@ 0x40
 80067c2:	f7ff ff01 	bl	80065c8 <_malloc_r>
 80067c6:	6038      	str	r0, [r7, #0]
 80067c8:	6138      	str	r0, [r7, #16]
 80067ca:	2800      	cmp	r0, #0
 80067cc:	d105      	bne.n	80067da <_svfiprintf_r+0x32>
 80067ce:	230c      	movs	r3, #12
 80067d0:	9a03      	ldr	r2, [sp, #12]
 80067d2:	6013      	str	r3, [r2, #0]
 80067d4:	2001      	movs	r0, #1
 80067d6:	4240      	negs	r0, r0
 80067d8:	e0cf      	b.n	800697a <_svfiprintf_r+0x1d2>
 80067da:	2340      	movs	r3, #64	@ 0x40
 80067dc:	617b      	str	r3, [r7, #20]
 80067de:	2300      	movs	r3, #0
 80067e0:	ac08      	add	r4, sp, #32
 80067e2:	6163      	str	r3, [r4, #20]
 80067e4:	3320      	adds	r3, #32
 80067e6:	7663      	strb	r3, [r4, #25]
 80067e8:	3310      	adds	r3, #16
 80067ea:	76a3      	strb	r3, [r4, #26]
 80067ec:	9507      	str	r5, [sp, #28]
 80067ee:	0035      	movs	r5, r6
 80067f0:	782b      	ldrb	r3, [r5, #0]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d001      	beq.n	80067fa <_svfiprintf_r+0x52>
 80067f6:	2b25      	cmp	r3, #37	@ 0x25
 80067f8:	d148      	bne.n	800688c <_svfiprintf_r+0xe4>
 80067fa:	1bab      	subs	r3, r5, r6
 80067fc:	9305      	str	r3, [sp, #20]
 80067fe:	42b5      	cmp	r5, r6
 8006800:	d00b      	beq.n	800681a <_svfiprintf_r+0x72>
 8006802:	0032      	movs	r2, r6
 8006804:	0039      	movs	r1, r7
 8006806:	9803      	ldr	r0, [sp, #12]
 8006808:	f7ff ff6e 	bl	80066e8 <__ssputs_r>
 800680c:	3001      	adds	r0, #1
 800680e:	d100      	bne.n	8006812 <_svfiprintf_r+0x6a>
 8006810:	e0ae      	b.n	8006970 <_svfiprintf_r+0x1c8>
 8006812:	6963      	ldr	r3, [r4, #20]
 8006814:	9a05      	ldr	r2, [sp, #20]
 8006816:	189b      	adds	r3, r3, r2
 8006818:	6163      	str	r3, [r4, #20]
 800681a:	782b      	ldrb	r3, [r5, #0]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d100      	bne.n	8006822 <_svfiprintf_r+0x7a>
 8006820:	e0a6      	b.n	8006970 <_svfiprintf_r+0x1c8>
 8006822:	2201      	movs	r2, #1
 8006824:	2300      	movs	r3, #0
 8006826:	4252      	negs	r2, r2
 8006828:	6062      	str	r2, [r4, #4]
 800682a:	a904      	add	r1, sp, #16
 800682c:	3254      	adds	r2, #84	@ 0x54
 800682e:	1852      	adds	r2, r2, r1
 8006830:	1c6e      	adds	r6, r5, #1
 8006832:	6023      	str	r3, [r4, #0]
 8006834:	60e3      	str	r3, [r4, #12]
 8006836:	60a3      	str	r3, [r4, #8]
 8006838:	7013      	strb	r3, [r2, #0]
 800683a:	65a3      	str	r3, [r4, #88]	@ 0x58
 800683c:	4b54      	ldr	r3, [pc, #336]	@ (8006990 <_svfiprintf_r+0x1e8>)
 800683e:	2205      	movs	r2, #5
 8006840:	0018      	movs	r0, r3
 8006842:	7831      	ldrb	r1, [r6, #0]
 8006844:	9305      	str	r3, [sp, #20]
 8006846:	f000 fb91 	bl	8006f6c <memchr>
 800684a:	1c75      	adds	r5, r6, #1
 800684c:	2800      	cmp	r0, #0
 800684e:	d11f      	bne.n	8006890 <_svfiprintf_r+0xe8>
 8006850:	6822      	ldr	r2, [r4, #0]
 8006852:	06d3      	lsls	r3, r2, #27
 8006854:	d504      	bpl.n	8006860 <_svfiprintf_r+0xb8>
 8006856:	2353      	movs	r3, #83	@ 0x53
 8006858:	a904      	add	r1, sp, #16
 800685a:	185b      	adds	r3, r3, r1
 800685c:	2120      	movs	r1, #32
 800685e:	7019      	strb	r1, [r3, #0]
 8006860:	0713      	lsls	r3, r2, #28
 8006862:	d504      	bpl.n	800686e <_svfiprintf_r+0xc6>
 8006864:	2353      	movs	r3, #83	@ 0x53
 8006866:	a904      	add	r1, sp, #16
 8006868:	185b      	adds	r3, r3, r1
 800686a:	212b      	movs	r1, #43	@ 0x2b
 800686c:	7019      	strb	r1, [r3, #0]
 800686e:	7833      	ldrb	r3, [r6, #0]
 8006870:	2b2a      	cmp	r3, #42	@ 0x2a
 8006872:	d016      	beq.n	80068a2 <_svfiprintf_r+0xfa>
 8006874:	0035      	movs	r5, r6
 8006876:	2100      	movs	r1, #0
 8006878:	200a      	movs	r0, #10
 800687a:	68e3      	ldr	r3, [r4, #12]
 800687c:	782a      	ldrb	r2, [r5, #0]
 800687e:	1c6e      	adds	r6, r5, #1
 8006880:	3a30      	subs	r2, #48	@ 0x30
 8006882:	2a09      	cmp	r2, #9
 8006884:	d950      	bls.n	8006928 <_svfiprintf_r+0x180>
 8006886:	2900      	cmp	r1, #0
 8006888:	d111      	bne.n	80068ae <_svfiprintf_r+0x106>
 800688a:	e017      	b.n	80068bc <_svfiprintf_r+0x114>
 800688c:	3501      	adds	r5, #1
 800688e:	e7af      	b.n	80067f0 <_svfiprintf_r+0x48>
 8006890:	9b05      	ldr	r3, [sp, #20]
 8006892:	6822      	ldr	r2, [r4, #0]
 8006894:	1ac0      	subs	r0, r0, r3
 8006896:	2301      	movs	r3, #1
 8006898:	4083      	lsls	r3, r0
 800689a:	4313      	orrs	r3, r2
 800689c:	002e      	movs	r6, r5
 800689e:	6023      	str	r3, [r4, #0]
 80068a0:	e7cc      	b.n	800683c <_svfiprintf_r+0x94>
 80068a2:	9b07      	ldr	r3, [sp, #28]
 80068a4:	1d19      	adds	r1, r3, #4
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	9107      	str	r1, [sp, #28]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	db01      	blt.n	80068b2 <_svfiprintf_r+0x10a>
 80068ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 80068b0:	e004      	b.n	80068bc <_svfiprintf_r+0x114>
 80068b2:	425b      	negs	r3, r3
 80068b4:	60e3      	str	r3, [r4, #12]
 80068b6:	2302      	movs	r3, #2
 80068b8:	4313      	orrs	r3, r2
 80068ba:	6023      	str	r3, [r4, #0]
 80068bc:	782b      	ldrb	r3, [r5, #0]
 80068be:	2b2e      	cmp	r3, #46	@ 0x2e
 80068c0:	d10c      	bne.n	80068dc <_svfiprintf_r+0x134>
 80068c2:	786b      	ldrb	r3, [r5, #1]
 80068c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80068c6:	d134      	bne.n	8006932 <_svfiprintf_r+0x18a>
 80068c8:	9b07      	ldr	r3, [sp, #28]
 80068ca:	3502      	adds	r5, #2
 80068cc:	1d1a      	adds	r2, r3, #4
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	9207      	str	r2, [sp, #28]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	da01      	bge.n	80068da <_svfiprintf_r+0x132>
 80068d6:	2301      	movs	r3, #1
 80068d8:	425b      	negs	r3, r3
 80068da:	9309      	str	r3, [sp, #36]	@ 0x24
 80068dc:	4e2d      	ldr	r6, [pc, #180]	@ (8006994 <_svfiprintf_r+0x1ec>)
 80068de:	2203      	movs	r2, #3
 80068e0:	0030      	movs	r0, r6
 80068e2:	7829      	ldrb	r1, [r5, #0]
 80068e4:	f000 fb42 	bl	8006f6c <memchr>
 80068e8:	2800      	cmp	r0, #0
 80068ea:	d006      	beq.n	80068fa <_svfiprintf_r+0x152>
 80068ec:	2340      	movs	r3, #64	@ 0x40
 80068ee:	1b80      	subs	r0, r0, r6
 80068f0:	4083      	lsls	r3, r0
 80068f2:	6822      	ldr	r2, [r4, #0]
 80068f4:	3501      	adds	r5, #1
 80068f6:	4313      	orrs	r3, r2
 80068f8:	6023      	str	r3, [r4, #0]
 80068fa:	7829      	ldrb	r1, [r5, #0]
 80068fc:	2206      	movs	r2, #6
 80068fe:	4826      	ldr	r0, [pc, #152]	@ (8006998 <_svfiprintf_r+0x1f0>)
 8006900:	1c6e      	adds	r6, r5, #1
 8006902:	7621      	strb	r1, [r4, #24]
 8006904:	f000 fb32 	bl	8006f6c <memchr>
 8006908:	2800      	cmp	r0, #0
 800690a:	d038      	beq.n	800697e <_svfiprintf_r+0x1d6>
 800690c:	4b23      	ldr	r3, [pc, #140]	@ (800699c <_svfiprintf_r+0x1f4>)
 800690e:	2b00      	cmp	r3, #0
 8006910:	d122      	bne.n	8006958 <_svfiprintf_r+0x1b0>
 8006912:	2207      	movs	r2, #7
 8006914:	9b07      	ldr	r3, [sp, #28]
 8006916:	3307      	adds	r3, #7
 8006918:	4393      	bics	r3, r2
 800691a:	3308      	adds	r3, #8
 800691c:	9307      	str	r3, [sp, #28]
 800691e:	6963      	ldr	r3, [r4, #20]
 8006920:	9a04      	ldr	r2, [sp, #16]
 8006922:	189b      	adds	r3, r3, r2
 8006924:	6163      	str	r3, [r4, #20]
 8006926:	e762      	b.n	80067ee <_svfiprintf_r+0x46>
 8006928:	4343      	muls	r3, r0
 800692a:	0035      	movs	r5, r6
 800692c:	2101      	movs	r1, #1
 800692e:	189b      	adds	r3, r3, r2
 8006930:	e7a4      	b.n	800687c <_svfiprintf_r+0xd4>
 8006932:	2300      	movs	r3, #0
 8006934:	200a      	movs	r0, #10
 8006936:	0019      	movs	r1, r3
 8006938:	3501      	adds	r5, #1
 800693a:	6063      	str	r3, [r4, #4]
 800693c:	782a      	ldrb	r2, [r5, #0]
 800693e:	1c6e      	adds	r6, r5, #1
 8006940:	3a30      	subs	r2, #48	@ 0x30
 8006942:	2a09      	cmp	r2, #9
 8006944:	d903      	bls.n	800694e <_svfiprintf_r+0x1a6>
 8006946:	2b00      	cmp	r3, #0
 8006948:	d0c8      	beq.n	80068dc <_svfiprintf_r+0x134>
 800694a:	9109      	str	r1, [sp, #36]	@ 0x24
 800694c:	e7c6      	b.n	80068dc <_svfiprintf_r+0x134>
 800694e:	4341      	muls	r1, r0
 8006950:	0035      	movs	r5, r6
 8006952:	2301      	movs	r3, #1
 8006954:	1889      	adds	r1, r1, r2
 8006956:	e7f1      	b.n	800693c <_svfiprintf_r+0x194>
 8006958:	aa07      	add	r2, sp, #28
 800695a:	9200      	str	r2, [sp, #0]
 800695c:	0021      	movs	r1, r4
 800695e:	003a      	movs	r2, r7
 8006960:	4b0f      	ldr	r3, [pc, #60]	@ (80069a0 <_svfiprintf_r+0x1f8>)
 8006962:	9803      	ldr	r0, [sp, #12]
 8006964:	e000      	b.n	8006968 <_svfiprintf_r+0x1c0>
 8006966:	bf00      	nop
 8006968:	9004      	str	r0, [sp, #16]
 800696a:	9b04      	ldr	r3, [sp, #16]
 800696c:	3301      	adds	r3, #1
 800696e:	d1d6      	bne.n	800691e <_svfiprintf_r+0x176>
 8006970:	89bb      	ldrh	r3, [r7, #12]
 8006972:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8006974:	065b      	lsls	r3, r3, #25
 8006976:	d500      	bpl.n	800697a <_svfiprintf_r+0x1d2>
 8006978:	e72c      	b.n	80067d4 <_svfiprintf_r+0x2c>
 800697a:	b021      	add	sp, #132	@ 0x84
 800697c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800697e:	aa07      	add	r2, sp, #28
 8006980:	9200      	str	r2, [sp, #0]
 8006982:	0021      	movs	r1, r4
 8006984:	003a      	movs	r2, r7
 8006986:	4b06      	ldr	r3, [pc, #24]	@ (80069a0 <_svfiprintf_r+0x1f8>)
 8006988:	9803      	ldr	r0, [sp, #12]
 800698a:	f000 f87b 	bl	8006a84 <_printf_i>
 800698e:	e7eb      	b.n	8006968 <_svfiprintf_r+0x1c0>
 8006990:	08008a20 	.word	0x08008a20
 8006994:	08008a26 	.word	0x08008a26
 8006998:	08008a2a 	.word	0x08008a2a
 800699c:	00000000 	.word	0x00000000
 80069a0:	080066e9 	.word	0x080066e9

080069a4 <_printf_common>:
 80069a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069a6:	0016      	movs	r6, r2
 80069a8:	9301      	str	r3, [sp, #4]
 80069aa:	688a      	ldr	r2, [r1, #8]
 80069ac:	690b      	ldr	r3, [r1, #16]
 80069ae:	000c      	movs	r4, r1
 80069b0:	9000      	str	r0, [sp, #0]
 80069b2:	4293      	cmp	r3, r2
 80069b4:	da00      	bge.n	80069b8 <_printf_common+0x14>
 80069b6:	0013      	movs	r3, r2
 80069b8:	0022      	movs	r2, r4
 80069ba:	6033      	str	r3, [r6, #0]
 80069bc:	3243      	adds	r2, #67	@ 0x43
 80069be:	7812      	ldrb	r2, [r2, #0]
 80069c0:	2a00      	cmp	r2, #0
 80069c2:	d001      	beq.n	80069c8 <_printf_common+0x24>
 80069c4:	3301      	adds	r3, #1
 80069c6:	6033      	str	r3, [r6, #0]
 80069c8:	6823      	ldr	r3, [r4, #0]
 80069ca:	069b      	lsls	r3, r3, #26
 80069cc:	d502      	bpl.n	80069d4 <_printf_common+0x30>
 80069ce:	6833      	ldr	r3, [r6, #0]
 80069d0:	3302      	adds	r3, #2
 80069d2:	6033      	str	r3, [r6, #0]
 80069d4:	6822      	ldr	r2, [r4, #0]
 80069d6:	2306      	movs	r3, #6
 80069d8:	0015      	movs	r5, r2
 80069da:	401d      	ands	r5, r3
 80069dc:	421a      	tst	r2, r3
 80069de:	d027      	beq.n	8006a30 <_printf_common+0x8c>
 80069e0:	0023      	movs	r3, r4
 80069e2:	3343      	adds	r3, #67	@ 0x43
 80069e4:	781b      	ldrb	r3, [r3, #0]
 80069e6:	1e5a      	subs	r2, r3, #1
 80069e8:	4193      	sbcs	r3, r2
 80069ea:	6822      	ldr	r2, [r4, #0]
 80069ec:	0692      	lsls	r2, r2, #26
 80069ee:	d430      	bmi.n	8006a52 <_printf_common+0xae>
 80069f0:	0022      	movs	r2, r4
 80069f2:	9901      	ldr	r1, [sp, #4]
 80069f4:	9800      	ldr	r0, [sp, #0]
 80069f6:	9d08      	ldr	r5, [sp, #32]
 80069f8:	3243      	adds	r2, #67	@ 0x43
 80069fa:	47a8      	blx	r5
 80069fc:	3001      	adds	r0, #1
 80069fe:	d025      	beq.n	8006a4c <_printf_common+0xa8>
 8006a00:	2206      	movs	r2, #6
 8006a02:	6823      	ldr	r3, [r4, #0]
 8006a04:	2500      	movs	r5, #0
 8006a06:	4013      	ands	r3, r2
 8006a08:	2b04      	cmp	r3, #4
 8006a0a:	d105      	bne.n	8006a18 <_printf_common+0x74>
 8006a0c:	6833      	ldr	r3, [r6, #0]
 8006a0e:	68e5      	ldr	r5, [r4, #12]
 8006a10:	1aed      	subs	r5, r5, r3
 8006a12:	43eb      	mvns	r3, r5
 8006a14:	17db      	asrs	r3, r3, #31
 8006a16:	401d      	ands	r5, r3
 8006a18:	68a3      	ldr	r3, [r4, #8]
 8006a1a:	6922      	ldr	r2, [r4, #16]
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	dd01      	ble.n	8006a24 <_printf_common+0x80>
 8006a20:	1a9b      	subs	r3, r3, r2
 8006a22:	18ed      	adds	r5, r5, r3
 8006a24:	2600      	movs	r6, #0
 8006a26:	42b5      	cmp	r5, r6
 8006a28:	d120      	bne.n	8006a6c <_printf_common+0xc8>
 8006a2a:	2000      	movs	r0, #0
 8006a2c:	e010      	b.n	8006a50 <_printf_common+0xac>
 8006a2e:	3501      	adds	r5, #1
 8006a30:	68e3      	ldr	r3, [r4, #12]
 8006a32:	6832      	ldr	r2, [r6, #0]
 8006a34:	1a9b      	subs	r3, r3, r2
 8006a36:	42ab      	cmp	r3, r5
 8006a38:	ddd2      	ble.n	80069e0 <_printf_common+0x3c>
 8006a3a:	0022      	movs	r2, r4
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	9901      	ldr	r1, [sp, #4]
 8006a40:	9800      	ldr	r0, [sp, #0]
 8006a42:	9f08      	ldr	r7, [sp, #32]
 8006a44:	3219      	adds	r2, #25
 8006a46:	47b8      	blx	r7
 8006a48:	3001      	adds	r0, #1
 8006a4a:	d1f0      	bne.n	8006a2e <_printf_common+0x8a>
 8006a4c:	2001      	movs	r0, #1
 8006a4e:	4240      	negs	r0, r0
 8006a50:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006a52:	2030      	movs	r0, #48	@ 0x30
 8006a54:	18e1      	adds	r1, r4, r3
 8006a56:	3143      	adds	r1, #67	@ 0x43
 8006a58:	7008      	strb	r0, [r1, #0]
 8006a5a:	0021      	movs	r1, r4
 8006a5c:	1c5a      	adds	r2, r3, #1
 8006a5e:	3145      	adds	r1, #69	@ 0x45
 8006a60:	7809      	ldrb	r1, [r1, #0]
 8006a62:	18a2      	adds	r2, r4, r2
 8006a64:	3243      	adds	r2, #67	@ 0x43
 8006a66:	3302      	adds	r3, #2
 8006a68:	7011      	strb	r1, [r2, #0]
 8006a6a:	e7c1      	b.n	80069f0 <_printf_common+0x4c>
 8006a6c:	0022      	movs	r2, r4
 8006a6e:	2301      	movs	r3, #1
 8006a70:	9901      	ldr	r1, [sp, #4]
 8006a72:	9800      	ldr	r0, [sp, #0]
 8006a74:	9f08      	ldr	r7, [sp, #32]
 8006a76:	321a      	adds	r2, #26
 8006a78:	47b8      	blx	r7
 8006a7a:	3001      	adds	r0, #1
 8006a7c:	d0e6      	beq.n	8006a4c <_printf_common+0xa8>
 8006a7e:	3601      	adds	r6, #1
 8006a80:	e7d1      	b.n	8006a26 <_printf_common+0x82>
	...

08006a84 <_printf_i>:
 8006a84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a86:	b08b      	sub	sp, #44	@ 0x2c
 8006a88:	9206      	str	r2, [sp, #24]
 8006a8a:	000a      	movs	r2, r1
 8006a8c:	3243      	adds	r2, #67	@ 0x43
 8006a8e:	9307      	str	r3, [sp, #28]
 8006a90:	9005      	str	r0, [sp, #20]
 8006a92:	9203      	str	r2, [sp, #12]
 8006a94:	7e0a      	ldrb	r2, [r1, #24]
 8006a96:	000c      	movs	r4, r1
 8006a98:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006a9a:	2a78      	cmp	r2, #120	@ 0x78
 8006a9c:	d809      	bhi.n	8006ab2 <_printf_i+0x2e>
 8006a9e:	2a62      	cmp	r2, #98	@ 0x62
 8006aa0:	d80b      	bhi.n	8006aba <_printf_i+0x36>
 8006aa2:	2a00      	cmp	r2, #0
 8006aa4:	d100      	bne.n	8006aa8 <_printf_i+0x24>
 8006aa6:	e0bc      	b.n	8006c22 <_printf_i+0x19e>
 8006aa8:	497b      	ldr	r1, [pc, #492]	@ (8006c98 <_printf_i+0x214>)
 8006aaa:	9104      	str	r1, [sp, #16]
 8006aac:	2a58      	cmp	r2, #88	@ 0x58
 8006aae:	d100      	bne.n	8006ab2 <_printf_i+0x2e>
 8006ab0:	e090      	b.n	8006bd4 <_printf_i+0x150>
 8006ab2:	0025      	movs	r5, r4
 8006ab4:	3542      	adds	r5, #66	@ 0x42
 8006ab6:	702a      	strb	r2, [r5, #0]
 8006ab8:	e022      	b.n	8006b00 <_printf_i+0x7c>
 8006aba:	0010      	movs	r0, r2
 8006abc:	3863      	subs	r0, #99	@ 0x63
 8006abe:	2815      	cmp	r0, #21
 8006ac0:	d8f7      	bhi.n	8006ab2 <_printf_i+0x2e>
 8006ac2:	f7f9 fb21 	bl	8000108 <__gnu_thumb1_case_shi>
 8006ac6:	0016      	.short	0x0016
 8006ac8:	fff6001f 	.word	0xfff6001f
 8006acc:	fff6fff6 	.word	0xfff6fff6
 8006ad0:	001ffff6 	.word	0x001ffff6
 8006ad4:	fff6fff6 	.word	0xfff6fff6
 8006ad8:	fff6fff6 	.word	0xfff6fff6
 8006adc:	003600a1 	.word	0x003600a1
 8006ae0:	fff60080 	.word	0xfff60080
 8006ae4:	00b2fff6 	.word	0x00b2fff6
 8006ae8:	0036fff6 	.word	0x0036fff6
 8006aec:	fff6fff6 	.word	0xfff6fff6
 8006af0:	0084      	.short	0x0084
 8006af2:	0025      	movs	r5, r4
 8006af4:	681a      	ldr	r2, [r3, #0]
 8006af6:	3542      	adds	r5, #66	@ 0x42
 8006af8:	1d11      	adds	r1, r2, #4
 8006afa:	6019      	str	r1, [r3, #0]
 8006afc:	6813      	ldr	r3, [r2, #0]
 8006afe:	702b      	strb	r3, [r5, #0]
 8006b00:	2301      	movs	r3, #1
 8006b02:	e0a0      	b.n	8006c46 <_printf_i+0x1c2>
 8006b04:	6818      	ldr	r0, [r3, #0]
 8006b06:	6809      	ldr	r1, [r1, #0]
 8006b08:	1d02      	adds	r2, r0, #4
 8006b0a:	060d      	lsls	r5, r1, #24
 8006b0c:	d50b      	bpl.n	8006b26 <_printf_i+0xa2>
 8006b0e:	6806      	ldr	r6, [r0, #0]
 8006b10:	601a      	str	r2, [r3, #0]
 8006b12:	2e00      	cmp	r6, #0
 8006b14:	da03      	bge.n	8006b1e <_printf_i+0x9a>
 8006b16:	232d      	movs	r3, #45	@ 0x2d
 8006b18:	9a03      	ldr	r2, [sp, #12]
 8006b1a:	4276      	negs	r6, r6
 8006b1c:	7013      	strb	r3, [r2, #0]
 8006b1e:	4b5e      	ldr	r3, [pc, #376]	@ (8006c98 <_printf_i+0x214>)
 8006b20:	270a      	movs	r7, #10
 8006b22:	9304      	str	r3, [sp, #16]
 8006b24:	e018      	b.n	8006b58 <_printf_i+0xd4>
 8006b26:	6806      	ldr	r6, [r0, #0]
 8006b28:	601a      	str	r2, [r3, #0]
 8006b2a:	0649      	lsls	r1, r1, #25
 8006b2c:	d5f1      	bpl.n	8006b12 <_printf_i+0x8e>
 8006b2e:	b236      	sxth	r6, r6
 8006b30:	e7ef      	b.n	8006b12 <_printf_i+0x8e>
 8006b32:	6808      	ldr	r0, [r1, #0]
 8006b34:	6819      	ldr	r1, [r3, #0]
 8006b36:	c940      	ldmia	r1!, {r6}
 8006b38:	0605      	lsls	r5, r0, #24
 8006b3a:	d402      	bmi.n	8006b42 <_printf_i+0xbe>
 8006b3c:	0640      	lsls	r0, r0, #25
 8006b3e:	d500      	bpl.n	8006b42 <_printf_i+0xbe>
 8006b40:	b2b6      	uxth	r6, r6
 8006b42:	6019      	str	r1, [r3, #0]
 8006b44:	4b54      	ldr	r3, [pc, #336]	@ (8006c98 <_printf_i+0x214>)
 8006b46:	270a      	movs	r7, #10
 8006b48:	9304      	str	r3, [sp, #16]
 8006b4a:	2a6f      	cmp	r2, #111	@ 0x6f
 8006b4c:	d100      	bne.n	8006b50 <_printf_i+0xcc>
 8006b4e:	3f02      	subs	r7, #2
 8006b50:	0023      	movs	r3, r4
 8006b52:	2200      	movs	r2, #0
 8006b54:	3343      	adds	r3, #67	@ 0x43
 8006b56:	701a      	strb	r2, [r3, #0]
 8006b58:	6863      	ldr	r3, [r4, #4]
 8006b5a:	60a3      	str	r3, [r4, #8]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	db03      	blt.n	8006b68 <_printf_i+0xe4>
 8006b60:	2104      	movs	r1, #4
 8006b62:	6822      	ldr	r2, [r4, #0]
 8006b64:	438a      	bics	r2, r1
 8006b66:	6022      	str	r2, [r4, #0]
 8006b68:	2e00      	cmp	r6, #0
 8006b6a:	d102      	bne.n	8006b72 <_printf_i+0xee>
 8006b6c:	9d03      	ldr	r5, [sp, #12]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d00c      	beq.n	8006b8c <_printf_i+0x108>
 8006b72:	9d03      	ldr	r5, [sp, #12]
 8006b74:	0030      	movs	r0, r6
 8006b76:	0039      	movs	r1, r7
 8006b78:	f7f9 fb56 	bl	8000228 <__aeabi_uidivmod>
 8006b7c:	9b04      	ldr	r3, [sp, #16]
 8006b7e:	3d01      	subs	r5, #1
 8006b80:	5c5b      	ldrb	r3, [r3, r1]
 8006b82:	702b      	strb	r3, [r5, #0]
 8006b84:	0033      	movs	r3, r6
 8006b86:	0006      	movs	r6, r0
 8006b88:	429f      	cmp	r7, r3
 8006b8a:	d9f3      	bls.n	8006b74 <_printf_i+0xf0>
 8006b8c:	2f08      	cmp	r7, #8
 8006b8e:	d109      	bne.n	8006ba4 <_printf_i+0x120>
 8006b90:	6823      	ldr	r3, [r4, #0]
 8006b92:	07db      	lsls	r3, r3, #31
 8006b94:	d506      	bpl.n	8006ba4 <_printf_i+0x120>
 8006b96:	6862      	ldr	r2, [r4, #4]
 8006b98:	6923      	ldr	r3, [r4, #16]
 8006b9a:	429a      	cmp	r2, r3
 8006b9c:	dc02      	bgt.n	8006ba4 <_printf_i+0x120>
 8006b9e:	2330      	movs	r3, #48	@ 0x30
 8006ba0:	3d01      	subs	r5, #1
 8006ba2:	702b      	strb	r3, [r5, #0]
 8006ba4:	9b03      	ldr	r3, [sp, #12]
 8006ba6:	1b5b      	subs	r3, r3, r5
 8006ba8:	6123      	str	r3, [r4, #16]
 8006baa:	9b07      	ldr	r3, [sp, #28]
 8006bac:	0021      	movs	r1, r4
 8006bae:	9300      	str	r3, [sp, #0]
 8006bb0:	9805      	ldr	r0, [sp, #20]
 8006bb2:	9b06      	ldr	r3, [sp, #24]
 8006bb4:	aa09      	add	r2, sp, #36	@ 0x24
 8006bb6:	f7ff fef5 	bl	80069a4 <_printf_common>
 8006bba:	3001      	adds	r0, #1
 8006bbc:	d148      	bne.n	8006c50 <_printf_i+0x1cc>
 8006bbe:	2001      	movs	r0, #1
 8006bc0:	4240      	negs	r0, r0
 8006bc2:	b00b      	add	sp, #44	@ 0x2c
 8006bc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bc6:	2220      	movs	r2, #32
 8006bc8:	6809      	ldr	r1, [r1, #0]
 8006bca:	430a      	orrs	r2, r1
 8006bcc:	6022      	str	r2, [r4, #0]
 8006bce:	2278      	movs	r2, #120	@ 0x78
 8006bd0:	4932      	ldr	r1, [pc, #200]	@ (8006c9c <_printf_i+0x218>)
 8006bd2:	9104      	str	r1, [sp, #16]
 8006bd4:	0021      	movs	r1, r4
 8006bd6:	3145      	adds	r1, #69	@ 0x45
 8006bd8:	700a      	strb	r2, [r1, #0]
 8006bda:	6819      	ldr	r1, [r3, #0]
 8006bdc:	6822      	ldr	r2, [r4, #0]
 8006bde:	c940      	ldmia	r1!, {r6}
 8006be0:	0610      	lsls	r0, r2, #24
 8006be2:	d402      	bmi.n	8006bea <_printf_i+0x166>
 8006be4:	0650      	lsls	r0, r2, #25
 8006be6:	d500      	bpl.n	8006bea <_printf_i+0x166>
 8006be8:	b2b6      	uxth	r6, r6
 8006bea:	6019      	str	r1, [r3, #0]
 8006bec:	07d3      	lsls	r3, r2, #31
 8006bee:	d502      	bpl.n	8006bf6 <_printf_i+0x172>
 8006bf0:	2320      	movs	r3, #32
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	6023      	str	r3, [r4, #0]
 8006bf6:	2e00      	cmp	r6, #0
 8006bf8:	d001      	beq.n	8006bfe <_printf_i+0x17a>
 8006bfa:	2710      	movs	r7, #16
 8006bfc:	e7a8      	b.n	8006b50 <_printf_i+0xcc>
 8006bfe:	2220      	movs	r2, #32
 8006c00:	6823      	ldr	r3, [r4, #0]
 8006c02:	4393      	bics	r3, r2
 8006c04:	6023      	str	r3, [r4, #0]
 8006c06:	e7f8      	b.n	8006bfa <_printf_i+0x176>
 8006c08:	681a      	ldr	r2, [r3, #0]
 8006c0a:	680d      	ldr	r5, [r1, #0]
 8006c0c:	1d10      	adds	r0, r2, #4
 8006c0e:	6949      	ldr	r1, [r1, #20]
 8006c10:	6018      	str	r0, [r3, #0]
 8006c12:	6813      	ldr	r3, [r2, #0]
 8006c14:	062e      	lsls	r6, r5, #24
 8006c16:	d501      	bpl.n	8006c1c <_printf_i+0x198>
 8006c18:	6019      	str	r1, [r3, #0]
 8006c1a:	e002      	b.n	8006c22 <_printf_i+0x19e>
 8006c1c:	066d      	lsls	r5, r5, #25
 8006c1e:	d5fb      	bpl.n	8006c18 <_printf_i+0x194>
 8006c20:	8019      	strh	r1, [r3, #0]
 8006c22:	2300      	movs	r3, #0
 8006c24:	9d03      	ldr	r5, [sp, #12]
 8006c26:	6123      	str	r3, [r4, #16]
 8006c28:	e7bf      	b.n	8006baa <_printf_i+0x126>
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	1d11      	adds	r1, r2, #4
 8006c2e:	6019      	str	r1, [r3, #0]
 8006c30:	6815      	ldr	r5, [r2, #0]
 8006c32:	2100      	movs	r1, #0
 8006c34:	0028      	movs	r0, r5
 8006c36:	6862      	ldr	r2, [r4, #4]
 8006c38:	f000 f998 	bl	8006f6c <memchr>
 8006c3c:	2800      	cmp	r0, #0
 8006c3e:	d001      	beq.n	8006c44 <_printf_i+0x1c0>
 8006c40:	1b40      	subs	r0, r0, r5
 8006c42:	6060      	str	r0, [r4, #4]
 8006c44:	6863      	ldr	r3, [r4, #4]
 8006c46:	6123      	str	r3, [r4, #16]
 8006c48:	2300      	movs	r3, #0
 8006c4a:	9a03      	ldr	r2, [sp, #12]
 8006c4c:	7013      	strb	r3, [r2, #0]
 8006c4e:	e7ac      	b.n	8006baa <_printf_i+0x126>
 8006c50:	002a      	movs	r2, r5
 8006c52:	6923      	ldr	r3, [r4, #16]
 8006c54:	9906      	ldr	r1, [sp, #24]
 8006c56:	9805      	ldr	r0, [sp, #20]
 8006c58:	9d07      	ldr	r5, [sp, #28]
 8006c5a:	47a8      	blx	r5
 8006c5c:	3001      	adds	r0, #1
 8006c5e:	d0ae      	beq.n	8006bbe <_printf_i+0x13a>
 8006c60:	6823      	ldr	r3, [r4, #0]
 8006c62:	079b      	lsls	r3, r3, #30
 8006c64:	d415      	bmi.n	8006c92 <_printf_i+0x20e>
 8006c66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c68:	68e0      	ldr	r0, [r4, #12]
 8006c6a:	4298      	cmp	r0, r3
 8006c6c:	daa9      	bge.n	8006bc2 <_printf_i+0x13e>
 8006c6e:	0018      	movs	r0, r3
 8006c70:	e7a7      	b.n	8006bc2 <_printf_i+0x13e>
 8006c72:	0022      	movs	r2, r4
 8006c74:	2301      	movs	r3, #1
 8006c76:	9906      	ldr	r1, [sp, #24]
 8006c78:	9805      	ldr	r0, [sp, #20]
 8006c7a:	9e07      	ldr	r6, [sp, #28]
 8006c7c:	3219      	adds	r2, #25
 8006c7e:	47b0      	blx	r6
 8006c80:	3001      	adds	r0, #1
 8006c82:	d09c      	beq.n	8006bbe <_printf_i+0x13a>
 8006c84:	3501      	adds	r5, #1
 8006c86:	68e3      	ldr	r3, [r4, #12]
 8006c88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c8a:	1a9b      	subs	r3, r3, r2
 8006c8c:	42ab      	cmp	r3, r5
 8006c8e:	dcf0      	bgt.n	8006c72 <_printf_i+0x1ee>
 8006c90:	e7e9      	b.n	8006c66 <_printf_i+0x1e2>
 8006c92:	2500      	movs	r5, #0
 8006c94:	e7f7      	b.n	8006c86 <_printf_i+0x202>
 8006c96:	46c0      	nop			@ (mov r8, r8)
 8006c98:	08008a31 	.word	0x08008a31
 8006c9c:	08008a42 	.word	0x08008a42

08006ca0 <__sflush_r>:
 8006ca0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ca2:	220c      	movs	r2, #12
 8006ca4:	5e8b      	ldrsh	r3, [r1, r2]
 8006ca6:	0005      	movs	r5, r0
 8006ca8:	000c      	movs	r4, r1
 8006caa:	071a      	lsls	r2, r3, #28
 8006cac:	d456      	bmi.n	8006d5c <__sflush_r+0xbc>
 8006cae:	684a      	ldr	r2, [r1, #4]
 8006cb0:	2a00      	cmp	r2, #0
 8006cb2:	dc02      	bgt.n	8006cba <__sflush_r+0x1a>
 8006cb4:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8006cb6:	2a00      	cmp	r2, #0
 8006cb8:	dd4e      	ble.n	8006d58 <__sflush_r+0xb8>
 8006cba:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8006cbc:	2f00      	cmp	r7, #0
 8006cbe:	d04b      	beq.n	8006d58 <__sflush_r+0xb8>
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	2080      	movs	r0, #128	@ 0x80
 8006cc4:	682e      	ldr	r6, [r5, #0]
 8006cc6:	602a      	str	r2, [r5, #0]
 8006cc8:	001a      	movs	r2, r3
 8006cca:	0140      	lsls	r0, r0, #5
 8006ccc:	6a21      	ldr	r1, [r4, #32]
 8006cce:	4002      	ands	r2, r0
 8006cd0:	4203      	tst	r3, r0
 8006cd2:	d033      	beq.n	8006d3c <__sflush_r+0x9c>
 8006cd4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006cd6:	89a3      	ldrh	r3, [r4, #12]
 8006cd8:	075b      	lsls	r3, r3, #29
 8006cda:	d506      	bpl.n	8006cea <__sflush_r+0x4a>
 8006cdc:	6863      	ldr	r3, [r4, #4]
 8006cde:	1ad2      	subs	r2, r2, r3
 8006ce0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d001      	beq.n	8006cea <__sflush_r+0x4a>
 8006ce6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006ce8:	1ad2      	subs	r2, r2, r3
 8006cea:	2300      	movs	r3, #0
 8006cec:	0028      	movs	r0, r5
 8006cee:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8006cf0:	6a21      	ldr	r1, [r4, #32]
 8006cf2:	47b8      	blx	r7
 8006cf4:	89a2      	ldrh	r2, [r4, #12]
 8006cf6:	1c43      	adds	r3, r0, #1
 8006cf8:	d106      	bne.n	8006d08 <__sflush_r+0x68>
 8006cfa:	6829      	ldr	r1, [r5, #0]
 8006cfc:	291d      	cmp	r1, #29
 8006cfe:	d846      	bhi.n	8006d8e <__sflush_r+0xee>
 8006d00:	4b29      	ldr	r3, [pc, #164]	@ (8006da8 <__sflush_r+0x108>)
 8006d02:	410b      	asrs	r3, r1
 8006d04:	07db      	lsls	r3, r3, #31
 8006d06:	d442      	bmi.n	8006d8e <__sflush_r+0xee>
 8006d08:	2300      	movs	r3, #0
 8006d0a:	6063      	str	r3, [r4, #4]
 8006d0c:	6923      	ldr	r3, [r4, #16]
 8006d0e:	6023      	str	r3, [r4, #0]
 8006d10:	04d2      	lsls	r2, r2, #19
 8006d12:	d505      	bpl.n	8006d20 <__sflush_r+0x80>
 8006d14:	1c43      	adds	r3, r0, #1
 8006d16:	d102      	bne.n	8006d1e <__sflush_r+0x7e>
 8006d18:	682b      	ldr	r3, [r5, #0]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d100      	bne.n	8006d20 <__sflush_r+0x80>
 8006d1e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006d20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006d22:	602e      	str	r6, [r5, #0]
 8006d24:	2900      	cmp	r1, #0
 8006d26:	d017      	beq.n	8006d58 <__sflush_r+0xb8>
 8006d28:	0023      	movs	r3, r4
 8006d2a:	3344      	adds	r3, #68	@ 0x44
 8006d2c:	4299      	cmp	r1, r3
 8006d2e:	d002      	beq.n	8006d36 <__sflush_r+0x96>
 8006d30:	0028      	movs	r0, r5
 8006d32:	f7ff fbdd 	bl	80064f0 <_free_r>
 8006d36:	2300      	movs	r3, #0
 8006d38:	6363      	str	r3, [r4, #52]	@ 0x34
 8006d3a:	e00d      	b.n	8006d58 <__sflush_r+0xb8>
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	0028      	movs	r0, r5
 8006d40:	47b8      	blx	r7
 8006d42:	0002      	movs	r2, r0
 8006d44:	1c43      	adds	r3, r0, #1
 8006d46:	d1c6      	bne.n	8006cd6 <__sflush_r+0x36>
 8006d48:	682b      	ldr	r3, [r5, #0]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d0c3      	beq.n	8006cd6 <__sflush_r+0x36>
 8006d4e:	2b1d      	cmp	r3, #29
 8006d50:	d001      	beq.n	8006d56 <__sflush_r+0xb6>
 8006d52:	2b16      	cmp	r3, #22
 8006d54:	d11a      	bne.n	8006d8c <__sflush_r+0xec>
 8006d56:	602e      	str	r6, [r5, #0]
 8006d58:	2000      	movs	r0, #0
 8006d5a:	e01e      	b.n	8006d9a <__sflush_r+0xfa>
 8006d5c:	690e      	ldr	r6, [r1, #16]
 8006d5e:	2e00      	cmp	r6, #0
 8006d60:	d0fa      	beq.n	8006d58 <__sflush_r+0xb8>
 8006d62:	680f      	ldr	r7, [r1, #0]
 8006d64:	600e      	str	r6, [r1, #0]
 8006d66:	1bba      	subs	r2, r7, r6
 8006d68:	9201      	str	r2, [sp, #4]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	079b      	lsls	r3, r3, #30
 8006d6e:	d100      	bne.n	8006d72 <__sflush_r+0xd2>
 8006d70:	694a      	ldr	r2, [r1, #20]
 8006d72:	60a2      	str	r2, [r4, #8]
 8006d74:	9b01      	ldr	r3, [sp, #4]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	ddee      	ble.n	8006d58 <__sflush_r+0xb8>
 8006d7a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8006d7c:	0032      	movs	r2, r6
 8006d7e:	001f      	movs	r7, r3
 8006d80:	0028      	movs	r0, r5
 8006d82:	9b01      	ldr	r3, [sp, #4]
 8006d84:	6a21      	ldr	r1, [r4, #32]
 8006d86:	47b8      	blx	r7
 8006d88:	2800      	cmp	r0, #0
 8006d8a:	dc07      	bgt.n	8006d9c <__sflush_r+0xfc>
 8006d8c:	89a2      	ldrh	r2, [r4, #12]
 8006d8e:	2340      	movs	r3, #64	@ 0x40
 8006d90:	2001      	movs	r0, #1
 8006d92:	4313      	orrs	r3, r2
 8006d94:	b21b      	sxth	r3, r3
 8006d96:	81a3      	strh	r3, [r4, #12]
 8006d98:	4240      	negs	r0, r0
 8006d9a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006d9c:	9b01      	ldr	r3, [sp, #4]
 8006d9e:	1836      	adds	r6, r6, r0
 8006da0:	1a1b      	subs	r3, r3, r0
 8006da2:	9301      	str	r3, [sp, #4]
 8006da4:	e7e6      	b.n	8006d74 <__sflush_r+0xd4>
 8006da6:	46c0      	nop			@ (mov r8, r8)
 8006da8:	dfbffffe 	.word	0xdfbffffe

08006dac <_fflush_r>:
 8006dac:	690b      	ldr	r3, [r1, #16]
 8006dae:	b570      	push	{r4, r5, r6, lr}
 8006db0:	0005      	movs	r5, r0
 8006db2:	000c      	movs	r4, r1
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d102      	bne.n	8006dbe <_fflush_r+0x12>
 8006db8:	2500      	movs	r5, #0
 8006dba:	0028      	movs	r0, r5
 8006dbc:	bd70      	pop	{r4, r5, r6, pc}
 8006dbe:	2800      	cmp	r0, #0
 8006dc0:	d004      	beq.n	8006dcc <_fflush_r+0x20>
 8006dc2:	6a03      	ldr	r3, [r0, #32]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d101      	bne.n	8006dcc <_fflush_r+0x20>
 8006dc8:	f7ff f95a 	bl	8006080 <__sinit>
 8006dcc:	220c      	movs	r2, #12
 8006dce:	5ea3      	ldrsh	r3, [r4, r2]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d0f1      	beq.n	8006db8 <_fflush_r+0xc>
 8006dd4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006dd6:	07d2      	lsls	r2, r2, #31
 8006dd8:	d404      	bmi.n	8006de4 <_fflush_r+0x38>
 8006dda:	059b      	lsls	r3, r3, #22
 8006ddc:	d402      	bmi.n	8006de4 <_fflush_r+0x38>
 8006dde:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006de0:	f7ff fb83 	bl	80064ea <__retarget_lock_acquire_recursive>
 8006de4:	0028      	movs	r0, r5
 8006de6:	0021      	movs	r1, r4
 8006de8:	f7ff ff5a 	bl	8006ca0 <__sflush_r>
 8006dec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006dee:	0005      	movs	r5, r0
 8006df0:	07db      	lsls	r3, r3, #31
 8006df2:	d4e2      	bmi.n	8006dba <_fflush_r+0xe>
 8006df4:	89a3      	ldrh	r3, [r4, #12]
 8006df6:	059b      	lsls	r3, r3, #22
 8006df8:	d4df      	bmi.n	8006dba <_fflush_r+0xe>
 8006dfa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006dfc:	f7ff fb76 	bl	80064ec <__retarget_lock_release_recursive>
 8006e00:	e7db      	b.n	8006dba <_fflush_r+0xe>
	...

08006e04 <__swhatbuf_r>:
 8006e04:	b570      	push	{r4, r5, r6, lr}
 8006e06:	000e      	movs	r6, r1
 8006e08:	001d      	movs	r5, r3
 8006e0a:	230e      	movs	r3, #14
 8006e0c:	5ec9      	ldrsh	r1, [r1, r3]
 8006e0e:	0014      	movs	r4, r2
 8006e10:	b096      	sub	sp, #88	@ 0x58
 8006e12:	2900      	cmp	r1, #0
 8006e14:	da0c      	bge.n	8006e30 <__swhatbuf_r+0x2c>
 8006e16:	89b2      	ldrh	r2, [r6, #12]
 8006e18:	2380      	movs	r3, #128	@ 0x80
 8006e1a:	0011      	movs	r1, r2
 8006e1c:	4019      	ands	r1, r3
 8006e1e:	421a      	tst	r2, r3
 8006e20:	d114      	bne.n	8006e4c <__swhatbuf_r+0x48>
 8006e22:	2380      	movs	r3, #128	@ 0x80
 8006e24:	00db      	lsls	r3, r3, #3
 8006e26:	2000      	movs	r0, #0
 8006e28:	6029      	str	r1, [r5, #0]
 8006e2a:	6023      	str	r3, [r4, #0]
 8006e2c:	b016      	add	sp, #88	@ 0x58
 8006e2e:	bd70      	pop	{r4, r5, r6, pc}
 8006e30:	466a      	mov	r2, sp
 8006e32:	f000 f865 	bl	8006f00 <_fstat_r>
 8006e36:	2800      	cmp	r0, #0
 8006e38:	dbed      	blt.n	8006e16 <__swhatbuf_r+0x12>
 8006e3a:	23f0      	movs	r3, #240	@ 0xf0
 8006e3c:	9901      	ldr	r1, [sp, #4]
 8006e3e:	021b      	lsls	r3, r3, #8
 8006e40:	4019      	ands	r1, r3
 8006e42:	4b04      	ldr	r3, [pc, #16]	@ (8006e54 <__swhatbuf_r+0x50>)
 8006e44:	18c9      	adds	r1, r1, r3
 8006e46:	424b      	negs	r3, r1
 8006e48:	4159      	adcs	r1, r3
 8006e4a:	e7ea      	b.n	8006e22 <__swhatbuf_r+0x1e>
 8006e4c:	2100      	movs	r1, #0
 8006e4e:	2340      	movs	r3, #64	@ 0x40
 8006e50:	e7e9      	b.n	8006e26 <__swhatbuf_r+0x22>
 8006e52:	46c0      	nop			@ (mov r8, r8)
 8006e54:	ffffe000 	.word	0xffffe000

08006e58 <__smakebuf_r>:
 8006e58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e5a:	2602      	movs	r6, #2
 8006e5c:	898b      	ldrh	r3, [r1, #12]
 8006e5e:	0005      	movs	r5, r0
 8006e60:	000c      	movs	r4, r1
 8006e62:	b085      	sub	sp, #20
 8006e64:	4233      	tst	r3, r6
 8006e66:	d007      	beq.n	8006e78 <__smakebuf_r+0x20>
 8006e68:	0023      	movs	r3, r4
 8006e6a:	3347      	adds	r3, #71	@ 0x47
 8006e6c:	6023      	str	r3, [r4, #0]
 8006e6e:	6123      	str	r3, [r4, #16]
 8006e70:	2301      	movs	r3, #1
 8006e72:	6163      	str	r3, [r4, #20]
 8006e74:	b005      	add	sp, #20
 8006e76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e78:	ab03      	add	r3, sp, #12
 8006e7a:	aa02      	add	r2, sp, #8
 8006e7c:	f7ff ffc2 	bl	8006e04 <__swhatbuf_r>
 8006e80:	9f02      	ldr	r7, [sp, #8]
 8006e82:	9001      	str	r0, [sp, #4]
 8006e84:	0039      	movs	r1, r7
 8006e86:	0028      	movs	r0, r5
 8006e88:	f7ff fb9e 	bl	80065c8 <_malloc_r>
 8006e8c:	2800      	cmp	r0, #0
 8006e8e:	d108      	bne.n	8006ea2 <__smakebuf_r+0x4a>
 8006e90:	220c      	movs	r2, #12
 8006e92:	5ea3      	ldrsh	r3, [r4, r2]
 8006e94:	059a      	lsls	r2, r3, #22
 8006e96:	d4ed      	bmi.n	8006e74 <__smakebuf_r+0x1c>
 8006e98:	2203      	movs	r2, #3
 8006e9a:	4393      	bics	r3, r2
 8006e9c:	431e      	orrs	r6, r3
 8006e9e:	81a6      	strh	r6, [r4, #12]
 8006ea0:	e7e2      	b.n	8006e68 <__smakebuf_r+0x10>
 8006ea2:	2380      	movs	r3, #128	@ 0x80
 8006ea4:	89a2      	ldrh	r2, [r4, #12]
 8006ea6:	6020      	str	r0, [r4, #0]
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	81a3      	strh	r3, [r4, #12]
 8006eac:	9b03      	ldr	r3, [sp, #12]
 8006eae:	6120      	str	r0, [r4, #16]
 8006eb0:	6167      	str	r7, [r4, #20]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d00c      	beq.n	8006ed0 <__smakebuf_r+0x78>
 8006eb6:	0028      	movs	r0, r5
 8006eb8:	230e      	movs	r3, #14
 8006eba:	5ee1      	ldrsh	r1, [r4, r3]
 8006ebc:	f000 f832 	bl	8006f24 <_isatty_r>
 8006ec0:	2800      	cmp	r0, #0
 8006ec2:	d005      	beq.n	8006ed0 <__smakebuf_r+0x78>
 8006ec4:	2303      	movs	r3, #3
 8006ec6:	89a2      	ldrh	r2, [r4, #12]
 8006ec8:	439a      	bics	r2, r3
 8006eca:	3b02      	subs	r3, #2
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	81a3      	strh	r3, [r4, #12]
 8006ed0:	89a3      	ldrh	r3, [r4, #12]
 8006ed2:	9a01      	ldr	r2, [sp, #4]
 8006ed4:	4313      	orrs	r3, r2
 8006ed6:	81a3      	strh	r3, [r4, #12]
 8006ed8:	e7cc      	b.n	8006e74 <__smakebuf_r+0x1c>

08006eda <memmove>:
 8006eda:	b510      	push	{r4, lr}
 8006edc:	4288      	cmp	r0, r1
 8006ede:	d806      	bhi.n	8006eee <memmove+0x14>
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	429a      	cmp	r2, r3
 8006ee4:	d008      	beq.n	8006ef8 <memmove+0x1e>
 8006ee6:	5ccc      	ldrb	r4, [r1, r3]
 8006ee8:	54c4      	strb	r4, [r0, r3]
 8006eea:	3301      	adds	r3, #1
 8006eec:	e7f9      	b.n	8006ee2 <memmove+0x8>
 8006eee:	188b      	adds	r3, r1, r2
 8006ef0:	4298      	cmp	r0, r3
 8006ef2:	d2f5      	bcs.n	8006ee0 <memmove+0x6>
 8006ef4:	3a01      	subs	r2, #1
 8006ef6:	d200      	bcs.n	8006efa <memmove+0x20>
 8006ef8:	bd10      	pop	{r4, pc}
 8006efa:	5c8b      	ldrb	r3, [r1, r2]
 8006efc:	5483      	strb	r3, [r0, r2]
 8006efe:	e7f9      	b.n	8006ef4 <memmove+0x1a>

08006f00 <_fstat_r>:
 8006f00:	2300      	movs	r3, #0
 8006f02:	b570      	push	{r4, r5, r6, lr}
 8006f04:	4d06      	ldr	r5, [pc, #24]	@ (8006f20 <_fstat_r+0x20>)
 8006f06:	0004      	movs	r4, r0
 8006f08:	0008      	movs	r0, r1
 8006f0a:	0011      	movs	r1, r2
 8006f0c:	602b      	str	r3, [r5, #0]
 8006f0e:	f7fa ff58 	bl	8001dc2 <_fstat>
 8006f12:	1c43      	adds	r3, r0, #1
 8006f14:	d103      	bne.n	8006f1e <_fstat_r+0x1e>
 8006f16:	682b      	ldr	r3, [r5, #0]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d000      	beq.n	8006f1e <_fstat_r+0x1e>
 8006f1c:	6023      	str	r3, [r4, #0]
 8006f1e:	bd70      	pop	{r4, r5, r6, pc}
 8006f20:	200013bc 	.word	0x200013bc

08006f24 <_isatty_r>:
 8006f24:	2300      	movs	r3, #0
 8006f26:	b570      	push	{r4, r5, r6, lr}
 8006f28:	4d06      	ldr	r5, [pc, #24]	@ (8006f44 <_isatty_r+0x20>)
 8006f2a:	0004      	movs	r4, r0
 8006f2c:	0008      	movs	r0, r1
 8006f2e:	602b      	str	r3, [r5, #0]
 8006f30:	f7fa ff55 	bl	8001dde <_isatty>
 8006f34:	1c43      	adds	r3, r0, #1
 8006f36:	d103      	bne.n	8006f40 <_isatty_r+0x1c>
 8006f38:	682b      	ldr	r3, [r5, #0]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d000      	beq.n	8006f40 <_isatty_r+0x1c>
 8006f3e:	6023      	str	r3, [r4, #0]
 8006f40:	bd70      	pop	{r4, r5, r6, pc}
 8006f42:	46c0      	nop			@ (mov r8, r8)
 8006f44:	200013bc 	.word	0x200013bc

08006f48 <_sbrk_r>:
 8006f48:	2300      	movs	r3, #0
 8006f4a:	b570      	push	{r4, r5, r6, lr}
 8006f4c:	4d06      	ldr	r5, [pc, #24]	@ (8006f68 <_sbrk_r+0x20>)
 8006f4e:	0004      	movs	r4, r0
 8006f50:	0008      	movs	r0, r1
 8006f52:	602b      	str	r3, [r5, #0]
 8006f54:	f7fa ff58 	bl	8001e08 <_sbrk>
 8006f58:	1c43      	adds	r3, r0, #1
 8006f5a:	d103      	bne.n	8006f64 <_sbrk_r+0x1c>
 8006f5c:	682b      	ldr	r3, [r5, #0]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d000      	beq.n	8006f64 <_sbrk_r+0x1c>
 8006f62:	6023      	str	r3, [r4, #0]
 8006f64:	bd70      	pop	{r4, r5, r6, pc}
 8006f66:	46c0      	nop			@ (mov r8, r8)
 8006f68:	200013bc 	.word	0x200013bc

08006f6c <memchr>:
 8006f6c:	b2c9      	uxtb	r1, r1
 8006f6e:	1882      	adds	r2, r0, r2
 8006f70:	4290      	cmp	r0, r2
 8006f72:	d101      	bne.n	8006f78 <memchr+0xc>
 8006f74:	2000      	movs	r0, #0
 8006f76:	4770      	bx	lr
 8006f78:	7803      	ldrb	r3, [r0, #0]
 8006f7a:	428b      	cmp	r3, r1
 8006f7c:	d0fb      	beq.n	8006f76 <memchr+0xa>
 8006f7e:	3001      	adds	r0, #1
 8006f80:	e7f6      	b.n	8006f70 <memchr+0x4>

08006f82 <memcpy>:
 8006f82:	2300      	movs	r3, #0
 8006f84:	b510      	push	{r4, lr}
 8006f86:	429a      	cmp	r2, r3
 8006f88:	d100      	bne.n	8006f8c <memcpy+0xa>
 8006f8a:	bd10      	pop	{r4, pc}
 8006f8c:	5ccc      	ldrb	r4, [r1, r3]
 8006f8e:	54c4      	strb	r4, [r0, r3]
 8006f90:	3301      	adds	r3, #1
 8006f92:	e7f8      	b.n	8006f86 <memcpy+0x4>

08006f94 <_realloc_r>:
 8006f94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f96:	0006      	movs	r6, r0
 8006f98:	000c      	movs	r4, r1
 8006f9a:	0015      	movs	r5, r2
 8006f9c:	2900      	cmp	r1, #0
 8006f9e:	d105      	bne.n	8006fac <_realloc_r+0x18>
 8006fa0:	0011      	movs	r1, r2
 8006fa2:	f7ff fb11 	bl	80065c8 <_malloc_r>
 8006fa6:	0004      	movs	r4, r0
 8006fa8:	0020      	movs	r0, r4
 8006faa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006fac:	2a00      	cmp	r2, #0
 8006fae:	d103      	bne.n	8006fb8 <_realloc_r+0x24>
 8006fb0:	f7ff fa9e 	bl	80064f0 <_free_r>
 8006fb4:	2400      	movs	r4, #0
 8006fb6:	e7f7      	b.n	8006fa8 <_realloc_r+0x14>
 8006fb8:	f000 f81b 	bl	8006ff2 <_malloc_usable_size_r>
 8006fbc:	0007      	movs	r7, r0
 8006fbe:	4285      	cmp	r5, r0
 8006fc0:	d802      	bhi.n	8006fc8 <_realloc_r+0x34>
 8006fc2:	0843      	lsrs	r3, r0, #1
 8006fc4:	42ab      	cmp	r3, r5
 8006fc6:	d3ef      	bcc.n	8006fa8 <_realloc_r+0x14>
 8006fc8:	0029      	movs	r1, r5
 8006fca:	0030      	movs	r0, r6
 8006fcc:	f7ff fafc 	bl	80065c8 <_malloc_r>
 8006fd0:	9001      	str	r0, [sp, #4]
 8006fd2:	2800      	cmp	r0, #0
 8006fd4:	d0ee      	beq.n	8006fb4 <_realloc_r+0x20>
 8006fd6:	002a      	movs	r2, r5
 8006fd8:	42bd      	cmp	r5, r7
 8006fda:	d900      	bls.n	8006fde <_realloc_r+0x4a>
 8006fdc:	003a      	movs	r2, r7
 8006fde:	0021      	movs	r1, r4
 8006fe0:	9801      	ldr	r0, [sp, #4]
 8006fe2:	f7ff ffce 	bl	8006f82 <memcpy>
 8006fe6:	0021      	movs	r1, r4
 8006fe8:	0030      	movs	r0, r6
 8006fea:	f7ff fa81 	bl	80064f0 <_free_r>
 8006fee:	9c01      	ldr	r4, [sp, #4]
 8006ff0:	e7da      	b.n	8006fa8 <_realloc_r+0x14>

08006ff2 <_malloc_usable_size_r>:
 8006ff2:	1f0b      	subs	r3, r1, #4
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	1f18      	subs	r0, r3, #4
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	da01      	bge.n	8007000 <_malloc_usable_size_r+0xe>
 8006ffc:	580b      	ldr	r3, [r1, r0]
 8006ffe:	18c0      	adds	r0, r0, r3
 8007000:	4770      	bx	lr
	...

08007004 <_init>:
 8007004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007006:	46c0      	nop			@ (mov r8, r8)
 8007008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800700a:	bc08      	pop	{r3}
 800700c:	469e      	mov	lr, r3
 800700e:	4770      	bx	lr

08007010 <_fini>:
 8007010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007012:	46c0      	nop			@ (mov r8, r8)
 8007014:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007016:	bc08      	pop	{r3}
 8007018:	469e      	mov	lr, r3
 800701a:	4770      	bx	lr
