 
// -----------
// This file was generated by riscv_ctg (https://gitlab.com/incoresemi/riscv-compliance/riscv_ctg)
// version   : 0.1.0
// timestamp : Fri Nov  6 10:29:11 2020 GMT
// usage     : riscv_ctg \
//                  -- cgf /scratch/git-repo/incoresemi/riscv-compliance/riscv_ctg/sample_cgfs/rv32i.cgf \
//                  -- xlen 32 \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the add instruction of the RISC-V I extension for the add covergroup.
// 
#include "compliance_model.h"
#include "compliance_test.h"
RVTEST_ISA("RV32I")

RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*32.*);check ISA:=regex(.*I.*);def TEST_CASE_1=True;",add)

RVTEST_SIGBASE( x3,signature_x3_1)

inst_0:
// rs2 == rd != rs1, rs1==x12, rs2==x2, rd==x2, rs1_val == (-2**(xlen-1)), rs1_val < 0 and rs2_val < 0, rs1_val == -2147483648, rs1_val != rs2_val, rs2_val == -1048577
// opcode: add ; op1:x12; op2:x2; dest:x2; op1val:-2147483648;  op2val:-1048577
TEST_RR_OP(add, x2, x12, x2, 0x7fefffff, -2147483648, -1048577, x3, 0, x22)

inst_1:
// rs1 != rs2  and rs1 != rd and rs2 != rd, rs1==x0, rs2==x21, rd==x4, rs1_val == 0, rs2_val == 1431655765
// opcode: add ; op1:x0; op2:x21; dest:x4; op1val:0;  op2val:1431655765
TEST_RR_OP(add, x4, x0, x21, 0x55555555, 0, 1431655765, x3, 4, x22)

inst_2:
// rs1 == rs2 != rd, rs1==x15, rs2==x15, rd==x19, rs1_val == (2**(xlen-1)-1), rs1_val > 0 and rs2_val < 0, rs2_val == -134217729, rs1_val == 2147483647
// opcode: add ; op1:x15; op2:x15; dest:x19; op1val:2147483647;  op2val:-134217729
TEST_RR_OP(add, x19, x15, x15, 0x77fffffe, 2147483647, -134217729, x3, 8, x22)

inst_3:
// rs1 == rs2 == rd, rs1==x7, rs2==x7, rd==x7, rs1_val == 1, rs2_val == (-2**(xlen-1)), rs2_val == -2147483648
// opcode: add ; op1:x7; op2:x7; dest:x7; op1val:1;  op2val:-2147483648
TEST_RR_OP(add, x7, x7, x7, 0x80000001, 1, -2147483648, x3, 12, x22)

inst_4:
// rs1 == rd != rs2, rs1==x28, rs2==x27, rd==x28, rs2_val == 0, 
// opcode: add ; op1:x28; op2:x27; dest:x28; op1val:-2147483648;  op2val:0
TEST_RR_OP(add, x28, x28, x27, 0x80000000, -2147483648, 0, x3, 16, x22)

inst_5:
// rs1==x6, rs2==x9, rd==x11, rs2_val == (2**(xlen-1)-1), rs1_val > 0 and rs2_val > 0, rs1_val == 32, rs2_val == 2147483647
// opcode: add ; op1:x6; op2:x9; dest:x11; op1val:32;  op2val:2147483647
TEST_RR_OP(add, x11, x6, x9, 0x8000001f, 32, 2147483647, x3, 20, x22)

inst_6:
// rs1==x1, rs2==x8, rd==x10, rs2_val == 1, rs1_val < 0 and rs2_val > 0, rs1_val == -16777217
// opcode: add ; op1:x1; op2:x8; dest:x10; op1val:-16777217;  op2val:1
TEST_RR_OP(add, x10, x1, x8, 0xff000000, -16777217, 1, x3, 24, x22)

inst_7:
// rs1==x18, rs2==x23, rd==x8, rs1_val == rs2_val, rs1_val == 2097152, rs2_val == 2097152
// opcode: add ; op1:x18; op2:x23; dest:x8; op1val:2097152;  op2val:2097152
TEST_RR_OP(add, x8, x18, x23, 0x400000, 2097152, 2097152, x3, 28, x22)

inst_8:
// rs1==x8, rs2==x19, rd==x6, rs1_val == 2, rs2_val == 67108864
// opcode: add ; op1:x8; op2:x19; dest:x6; op1val:2;  op2val:67108864
TEST_RR_OP(add, x6, x8, x19, 0x4000002, 2, 67108864, x3, 32, x22)

inst_9:
// rs1==x27, rs2==x12, rd==x1, rs1_val == 4, 
// opcode: add ; op1:x27; op2:x12; dest:x1; op1val:4;  op2val:1431655765
TEST_RR_OP(add, x1, x27, x12, 0x55555559, 4, 1431655765, x3, 36, x22)

inst_10:
// rs1==x30, rs2==x10, rd==x26, rs1_val == 8, rs2_val == -8388609
// opcode: add ; op1:x30; op2:x10; dest:x26; op1val:8;  op2val:-8388609
TEST_RR_OP(add, x26, x30, x10, 0xff800007, 8, -8388609, x3, 40, x22)

inst_11:
// rs1==x9, rs2==x14, rd==x17, rs1_val == 16, rs2_val == 32
// opcode: add ; op1:x9; op2:x14; dest:x17; op1val:16;  op2val:32
TEST_RR_OP(add, x17, x9, x14, 0x30, 16, 32, x3, 44, x22)

inst_12:
// rs1==x11, rs2==x29, rd==x5, rs1_val == 64, rs2_val == -1431655766
// opcode: add ; op1:x11; op2:x29; dest:x5; op1val:64;  op2val:-1431655766
TEST_RR_OP(add, x5, x11, x29, 0xaaaaaaea, 64, -1431655766, x3, 48, x22)

inst_13:
// rs1==x13, rs2==x26, rd==x20, rs1_val == 128, 
// opcode: add ; op1:x13; op2:x26; dest:x20; op1val:128;  op2val:0
TEST_RR_OP(add, x20, x13, x26, 0x80, 128, 0, x3, 52, x22)

inst_14:
// rs1==x31, rs2==x16, rd==x29, rs1_val == 256, 
// opcode: add ; op1:x31; op2:x16; dest:x29; op1val:256;  op2val:32
TEST_RR_OP(add, x29, x31, x16, 0x120, 256, 32, x3, 56, x22)

inst_15:
// rs1==x17, rs2==x11, rd==x25, rs1_val == 512, rs2_val == -131073
// opcode: add ; op1:x17; op2:x11; dest:x25; op1val:512;  op2val:-131073
TEST_RR_OP(add, x25, x17, x11, 0xfffe01ff, 512, -131073, x3, 60, x8)
RVTEST_SIGBASE( x7,signature_x7_0)

inst_16:
// rs1==x23, rs2==x4, rd==x18, rs1_val == 1024, 
// opcode: add ; op1:x23; op2:x4; dest:x18; op1val:1024;  op2val:1073741823
TEST_RR_OP(add, x18, x23, x4, 0x400003ff, 1024, 1073741823, x7, 0, x8)

inst_17:
// rs1==x29, rs2==x31, rd==x16, rs1_val == 2048, 
// opcode: add ; op1:x29; op2:x31; dest:x16; op1val:2048;  op2val:67108864
TEST_RR_OP(add, x16, x29, x31, 0x4000800, 2048, 67108864, x7, 4, x8)

inst_18:
// rs1==x19, rs2==x6, rd==x0, rs1_val == 4096, 
// opcode: add ; op1:x19; op2:x6; dest:x0; op1val:4096;  op2val:2097152
TEST_RR_OP(add, x0, x19, x6, 0x201000, 4096, 2097152, x7, 8, x8)

inst_19:
// rs1==x21, rs2==x17, rd==x12, rs1_val == 8192, rs2_val == 524288
// opcode: add ; op1:x21; op2:x17; dest:x12; op1val:8192;  op2val:524288
TEST_RR_OP(add, x12, x21, x17, 0x82000, 8192, 524288, x7, 12, x8)

inst_20:
// rs1==x16, rs2==x1, rd==x31, rs1_val == 16384, rs2_val == 16384
// opcode: add ; op1:x16; op2:x1; dest:x31; op1val:16384;  op2val:16384
TEST_RR_OP(add, x31, x16, x1, 0x8000, 16384, 16384, x7, 16, x8)

inst_21:
// rs1==x4, rs2==x22, rd==x30, rs1_val == 32768, rs2_val == -16777217
// opcode: add ; op1:x4; op2:x22; dest:x30; op1val:32768;  op2val:-16777217
TEST_RR_OP(add, x30, x4, x22, 0xff007fff, 32768, -16777217, x7, 20, x8)

inst_22:
// rs1==x14, rs2==x28, rd==x15, rs1_val == 65536, rs2_val == -513
// opcode: add ; op1:x14; op2:x28; dest:x15; op1val:65536;  op2val:-513
TEST_RR_OP(add, x15, x14, x28, 0xfdff, 65536, -513, x7, 24, x8)

inst_23:
// rs1==x3, rs2==x0, rd==x13, rs1_val == 131072, rs2_val == 16
// opcode: add ; op1:x3; op2:x0; dest:x13; op1val:131072;  op2val:16
TEST_RR_OP(add, x13, x3, x0, 0x20010, 131072, 16, x7, 28, x8)

inst_24:
// rs1==x2, rs2==x30, rd==x21, rs1_val == 262144, 
// opcode: add ; op1:x2; op2:x30; dest:x21; op1val:262144;  op2val:-6
TEST_RR_OP(add, x21, x2, x30, 0x3fffa, 262144, -6, x7, 32, x8)

inst_25:
// rs1==x26, rs2==x13, rd==x3, rs1_val == 524288, 
// opcode: add ; op1:x26; op2:x13; dest:x3; op1val:524288;  op2val:2097152
TEST_RR_OP(add, x3, x26, x13, 0x280000, 524288, 2097152, x7, 36, x8)

inst_26:
// rs1==x22, rs2==x25, rd==x23, rs1_val == 1048576, rs2_val == 2048
// opcode: add ; op1:x22; op2:x25; dest:x23; op1val:1048576;  op2val:2048
TEST_RR_OP(add, x23, x22, x25, 0x100800, 1048576, 2048, x7, 40, x8)

inst_27:
// rs1==x25, rs2==x3, rd==x22, rs1_val == 4194304, 
// opcode: add ; op1:x25; op2:x3; dest:x22; op1val:4194304;  op2val:3
TEST_RR_OP(add, x22, x25, x3, 0x400003, 4194304, 3, x7, 44, x8)

inst_28:
// rs1==x20, rs2==x24, rd==x9, rs1_val == 8388608, rs2_val == -5
// opcode: add ; op1:x20; op2:x24; dest:x9; op1val:8388608;  op2val:-5
TEST_RR_OP(add, x9, x20, x24, 0x7ffffb, 8388608, -5, x7, 48, x8)

inst_29:
// rs1==x24, rs2==x5, rd==x14, rs1_val == 16777216, rs2_val == 268435456
// opcode: add ; op1:x24; op2:x5; dest:x14; op1val:16777216;  op2val:268435456
TEST_RR_OP(add, x14, x24, x5, 0x11000000, 16777216, 268435456, x7, 52, x8)

inst_30:
// rs1==x5, rs2==x18, rd==x27, rs1_val == 33554432, 
// opcode: add ; op1:x5; op2:x18; dest:x27; op1val:33554432;  op2val:-513
TEST_RR_OP(add, x27, x5, x18, 0x1fffdff, 33554432, -513, x7, 56, x2)

inst_31:
// rs1==x10, rs2==x20, rd==x24, rs1_val == 67108864, 
// opcode: add ; op1:x10; op2:x20; dest:x24; op1val:67108864;  op2val:-5
TEST_RR_OP(add, x24, x10, x20, 0x3fffffb, 67108864, -5, x7, 60, x2)
RVTEST_SIGBASE( x1,signature_x1_0)

inst_32:
// rs1_val == 134217728, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:134217728;  op2val:-8
TEST_RR_OP(add, x12, x10, x11, 0x7fffff8, 134217728, -8, x1, 0, x2)

inst_33:
// rs1_val == 268435456, rs2_val == 4194304
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:268435456;  op2val:4194304
TEST_RR_OP(add, x12, x10, x11, 0x10400000, 268435456, 4194304, x1, 4, x2)

inst_34:
// rs1_val == 536870912, rs2_val == 131072
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:536870912;  op2val:131072
TEST_RR_OP(add, x12, x10, x11, 0x20020000, 536870912, 131072, x1, 8, x2)

inst_35:
// rs1_val == 1073741824, rs2_val == 1048576
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:1073741824;  op2val:1048576
TEST_RR_OP(add, x12, x10, x11, 0x40100000, 1073741824, 1048576, x1, 12, x2)

inst_36:
// rs1_val == -2, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-2;  op2val:-131073
TEST_RR_OP(add, x12, x10, x11, 0xfffdfffd, -2, -131073, x1, 16, x2)

inst_37:
// rs1_val == -3, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-3;  op2val:-7
TEST_RR_OP(add, x12, x10, x11, 0xfffffff6, -3, -7, x1, 20, x2)

inst_38:
// rs1_val == -5, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-5;  op2val:268435456
TEST_RR_OP(add, x12, x10, x11, 0xffffffb, -5, 268435456, x1, 24, x2)

inst_39:
// rs1_val == -9, rs2_val == 32768
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-9;  op2val:32768
TEST_RR_OP(add, x12, x10, x11, 0x7ff7, -9, 32768, x1, 28, x2)

inst_40:
// rs1_val == -17, rs2_val == -17
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-17;  op2val:-17
TEST_RR_OP(add, x12, x10, x11, 0xffffffde, -17, -17, x1, 32, x2)

inst_41:
// rs1_val == -33, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-33;  op2val:524288
TEST_RR_OP(add, x12, x10, x11, 0x7ffdf, -33, 524288, x1, 36, x2)

inst_42:
// rs1_val == -65, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-65;  op2val:524288
TEST_RR_OP(add, x12, x10, x11, 0x7ffbf, -65, 524288, x1, 40, x2)

inst_43:
// rs1_val == -129, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-129;  op2val:16384
TEST_RR_OP(add, x12, x10, x11, 0x3f7f, -129, 16384, x1, 44, x2)

inst_44:
// rs1_val == -257, rs2_val == -67108865
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-257;  op2val:-67108865
TEST_RR_OP(add, x12, x10, x11, 0xfbfffefe, -257, -67108865, x1, 48, x2)

inst_45:
// rs1_val == -513, rs2_val == 65536
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-513;  op2val:65536
TEST_RR_OP(add, x12, x10, x11, 0xfdff, -513, 65536, x1, 52, x2)

inst_46:
// rs2_val == -262145, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-4;  op2val:-262145
TEST_RR_OP(add, x12, x10, x11, 0xfffbfffb, -4, -262145, x1, 56, x2)

inst_47:
// rs2_val == -524289, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:32;  op2val:-524289
TEST_RR_OP(add, x12, x10, x11, 0xfff8001f, 32, -524289, x1, 60, x2)

inst_48:
// rs2_val == -2097153, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-65;  op2val:-2097153
TEST_RR_OP(add, x12, x10, x11, 0xffdfffbe, -65, -2097153, x1, 64, x2)

inst_49:
// rs2_val == -4194305, rs1_val == -1431655766
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-1431655766;  op2val:-4194305
TEST_RR_OP(add, x12, x10, x11, 0xaa6aaaa9, -1431655766, -4194305, x1, 68, x2)

inst_50:
// rs2_val == -33554433, rs1_val == -32769
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-32769;  op2val:-33554433
TEST_RR_OP(add, x12, x10, x11, 0xfdff7ffe, -32769, -33554433, x1, 72, x2)

inst_51:
// rs2_val == -268435457, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:67108864;  op2val:-268435457
TEST_RR_OP(add, x12, x10, x11, 0xf3ffffff, 67108864, -268435457, x1, 76, x2)

inst_52:
// rs2_val == -536870913, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:524288;  op2val:-536870913
TEST_RR_OP(add, x12, x10, x11, 0xe007ffff, 524288, -536870913, x1, 80, x2)

inst_53:
// rs2_val == -1073741825, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:16777216;  op2val:-1073741825
TEST_RR_OP(add, x12, x10, x11, 0xc0ffffff, 16777216, -1073741825, x1, 84, x2)

inst_54:
// rs1_val == -1025, rs2_val == 8388608
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-1025;  op2val:8388608
TEST_RR_OP(add, x12, x10, x11, 0x7ffbff, -1025, 8388608, x1, 88, x2)

inst_55:
// rs1_val == -2049, rs2_val == -9
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-2049;  op2val:-9
TEST_RR_OP(add, x12, x10, x11, 0xfffff7f6, -2049, -9, x1, 92, x2)

inst_56:
// rs1_val == -4097, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-4097;  op2val:-67108865
TEST_RR_OP(add, x12, x10, x11, 0xfbffeffe, -4097, -67108865, x1, 96, x2)

inst_57:
// rs1_val == -8193, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-8193;  op2val:-1
TEST_RR_OP(add, x12, x10, x11, 0xffffdffe, -8193, -1, x1, 100, x2)

inst_58:
// rs1_val == -16385, rs2_val == -32769
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-16385;  op2val:-32769
TEST_RR_OP(add, x12, x10, x11, 0xffff3ffe, -16385, -32769, x1, 104, x2)

inst_59:
// rs1_val == -65537, rs2_val == -65
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-65537;  op2val:-65
TEST_RR_OP(add, x12, x10, x11, 0xfffeffbe, -65537, -65, x1, 108, x2)

inst_60:
// rs1_val == -131073, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-131073;  op2val:65536
TEST_RR_OP(add, x12, x10, x11, 0xfffeffff, -131073, 65536, x1, 112, x2)

inst_61:
// rs1_val == -262145, rs2_val == 1073741824
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-262145;  op2val:1073741824
TEST_RR_OP(add, x12, x10, x11, 0x3ffbffff, -262145, 1073741824, x1, 116, x2)

inst_62:
// rs1_val == -524289, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-524289;  op2val:-10
TEST_RR_OP(add, x12, x10, x11, 0xfff7fff5, -524289, -10, x1, 120, x2)

inst_63:
// rs1_val == -1048577, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-1048577;  op2val:-134217729
TEST_RR_OP(add, x12, x10, x11, 0xf7effffe, -1048577, -134217729, x1, 124, x2)

inst_64:
// rs1_val == -2097153, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-2097153;  op2val:-33554433
TEST_RR_OP(add, x12, x10, x11, 0xfddffffe, -2097153, -33554433, x1, 128, x2)

inst_65:
// rs1_val == -4194305, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-4194305;  op2val:1431655765
TEST_RR_OP(add, x12, x10, x11, 0x55155554, -4194305, 1431655765, x1, 132, x2)

inst_66:
// rs1_val == -8388609, rs2_val == 512
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-8388609;  op2val:512
TEST_RR_OP(add, x12, x10, x11, 0xff8001ff, -8388609, 512, x1, 136, x2)

inst_67:
// rs1_val == -33554433, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-33554433;  op2val:-4
TEST_RR_OP(add, x12, x10, x11, 0xfdfffffb, -33554433, -4, x1, 140, x2)

inst_68:
// rs1_val == -67108865, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-67108865;  op2val:-1431655766
TEST_RR_OP(add, x12, x10, x11, 0xa6aaaaa9, -67108865, -1431655766, x1, 144, x2)

inst_69:
// rs1_val == -134217729, rs2_val == 256
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-134217729;  op2val:256
TEST_RR_OP(add, x12, x10, x11, 0xf80000ff, -134217729, 256, x1, 148, x2)

inst_70:
// rs1_val == -268435457, rs2_val == 128
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-268435457;  op2val:128
TEST_RR_OP(add, x12, x10, x11, 0xf000007f, -268435457, 128, x1, 152, x2)

inst_71:
// rs1_val == -536870913, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-536870913;  op2val:1431655765
TEST_RR_OP(add, x12, x10, x11, 0x35555554, -536870913, 1431655765, x1, 156, x2)

inst_72:
// rs1_val == -1073741825, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-1073741825;  op2val:-262145
TEST_RR_OP(add, x12, x10, x11, 0xbffbfffe, -1073741825, -262145, x1, 160, x2)

inst_73:
// rs1_val == 1431655765, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:1431655765;  op2val:512
TEST_RR_OP(add, x12, x10, x11, 0x55555755, 1431655765, 512, x1, 164, x2)

inst_74:
// rs2_val == 2, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:3;  op2val:2
TEST_RR_OP(add, x12, x10, x11, 0x5, 3, 2, x1, 168, x2)

inst_75:
// rs2_val == 4, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-8;  op2val:4
TEST_RR_OP(add, x12, x10, x11, 0xfffffffc, -8, 4, x1, 172, x2)

inst_76:
// rs2_val == 8, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:262144;  op2val:8
TEST_RR_OP(add, x12, x10, x11, 0x40008, 262144, 8, x1, 176, x2)

inst_77:
// rs2_val == 64, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:67108864;  op2val:64
TEST_RR_OP(add, x12, x10, x11, 0x4000040, 67108864, 64, x1, 180, x2)

inst_78:
// rs2_val == 1024, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:1073741824;  op2val:1024
TEST_RR_OP(add, x12, x10, x11, 0x40000400, 1073741824, 1024, x1, 184, x2)

inst_79:
// rs2_val == 4096, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-16385;  op2val:4096
TEST_RR_OP(add, x12, x10, x11, 0xffffcfff, -16385, 4096, x1, 188, x2)

inst_80:
// rs2_val == 8192, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-5;  op2val:8192
TEST_RR_OP(add, x12, x10, x11, 0x1ffb, -5, 8192, x1, 192, x2)

inst_81:
// rs2_val == 262144, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:131072;  op2val:262144
TEST_RR_OP(add, x12, x10, x11, 0x60000, 131072, 262144, x1, 196, x2)

inst_82:
// rs2_val == 16777216, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-32769;  op2val:16777216
TEST_RR_OP(add, x12, x10, x11, 0xff7fff, -32769, 16777216, x1, 200, x2)

inst_83:
// rs2_val == 33554432, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:0;  op2val:33554432
TEST_RR_OP(add, x12, x10, x11, 0x2000000, 0, 33554432, x1, 204, x2)

inst_84:
// rs2_val == 134217728, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-262145;  op2val:134217728
TEST_RR_OP(add, x12, x10, x11, 0x7fbffff, -262145, 134217728, x1, 208, x2)

inst_85:
// rs2_val == 536870912, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:5;  op2val:536870912
TEST_RR_OP(add, x12, x10, x11, 0x20000005, 5, 536870912, x1, 212, x2)

inst_86:
// rs2_val == -2, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-33;  op2val:-2
TEST_RR_OP(add, x12, x10, x11, 0xffffffdd, -33, -2, x1, 216, x2)

inst_87:
// rs2_val == -3, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-262145;  op2val:-3
TEST_RR_OP(add, x12, x10, x11, 0xfffbfffc, -262145, -3, x1, 220, x2)

inst_88:
// rs2_val == -33, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-5;  op2val:-33
TEST_RR_OP(add, x12, x10, x11, 0xffffffda, -5, -33, x1, 224, x2)

inst_89:
// rs2_val == -129, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:2097152;  op2val:-129
TEST_RR_OP(add, x12, x10, x11, 0x1fff7f, 2097152, -129, x1, 228, x2)

inst_90:
// rs2_val == -257, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:262144;  op2val:-257
TEST_RR_OP(add, x12, x10, x11, 0x3feff, 262144, -257, x1, 232, x2)

inst_91:
// rs2_val == -1025, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:32;  op2val:-1025
TEST_RR_OP(add, x12, x10, x11, 0xfffffc1f, 32, -1025, x1, 236, x2)

inst_92:
// rs2_val == -2049, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-524289;  op2val:-2049
TEST_RR_OP(add, x12, x10, x11, 0xfff7f7fe, -524289, -2049, x1, 240, x2)

inst_93:
// rs2_val == -4097, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-134217729;  op2val:-4097
TEST_RR_OP(add, x12, x10, x11, 0xf7ffeffe, -134217729, -4097, x1, 244, x2)

inst_94:
// rs2_val == -8193, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:128;  op2val:-8193
TEST_RR_OP(add, x12, x10, x11, 0xffffe07f, 128, -8193, x1, 248, x2)

inst_95:
// rs2_val == -16385, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:32;  op2val:-16385
TEST_RR_OP(add, x12, x10, x11, 0xffffc01f, 32, -16385, x1, 252, x2)

inst_96:
// rs2_val == -65537, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:-262145;  op2val:-65537
TEST_RR_OP(add, x12, x10, x11, 0xfffafffe, -262145, -65537, x1, 256, x2)

inst_97:
// rs1_val == (2**(xlen-1)-1), rs1_val > 0 and rs2_val < 0, rs2_val == -134217729, rs1_val == 2147483647
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:2147483647;  op2val:-134217729
TEST_RR_OP(add, x12, x10, x11, 0x77fffffe, 2147483647, -134217729, x1, 260, x2)

inst_98:
// rs1_val == 1, rs2_val == (-2**(xlen-1)), rs2_val == -2147483648
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:1;  op2val:-2147483648
TEST_RR_OP(add, x12, x10, x11, 0x80000001, 1, -2147483648, x1, 264, x2)

inst_99:
// rs1_val == 4096, 
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:4096;  op2val:2097152
TEST_RR_OP(add, x12, x10, x11, 0x201000, 4096, 2097152, x1, 268, x2)

inst_100:
// rs1_val == 131072, rs2_val == 16
// opcode: add ; op1:x10; op2:x11; dest:x12; op1val:131072;  op2val:16
TEST_RR_OP(add, x12, x10, x11, 0x20010, 131072, 16, x1, 272, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x3_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x3_1:
    .fill 16*(XLEN/32),4,0xdeadbeef


signature_x7_0:
    .fill 16*(XLEN/32),4,0xdeadbeef


signature_x1_0:
    .fill 69*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

RVMODEL_DATA_END
