//Verilog HDL for "Adder", "GreyCell" "functional"


module GreyCell ( );

endmodule
