--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Multiplier.twx Multiplier.ncd -o Multiplier.twr
Multiplier.pcf

Design file:              Multiplier.ncd
Physical constraint file: Multiplier.pcf
Device,package,speed:     xc6slx9,cpg196,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
Multiplicand<0>|    6.488(R)|      SLOW  |   -1.908(R)|      FAST  |clk_BUFGP         |   0.000|
Multiplicand<1>|    6.157(R)|      SLOW  |   -1.886(R)|      FAST  |clk_BUFGP         |   0.000|
Multiplicand<2>|    5.396(R)|      SLOW  |   -1.306(R)|      FAST  |clk_BUFGP         |   0.000|
Multiplicand<3>|    7.129(R)|      SLOW  |   -2.283(R)|      FAST  |clk_BUFGP         |   0.000|
Multiplicand<4>|    4.888(R)|      SLOW  |   -1.469(R)|      FAST  |clk_BUFGP         |   0.000|
Multiplicand<5>|    6.546(R)|      SLOW  |   -2.383(R)|      FAST  |clk_BUFGP         |   0.000|
Multiplicand<6>|    6.226(R)|      SLOW  |   -1.652(R)|      FAST  |clk_BUFGP         |   0.000|
Multiplicand<7>|    5.500(R)|      SLOW  |   -1.986(R)|      FAST  |clk_BUFGP         |   0.000|
Multiplier<0>  |    4.399(R)|      SLOW  |   -2.146(R)|      FAST  |clk_BUFGP         |   0.000|
Multiplier<1>  |    3.805(R)|      SLOW  |   -1.694(R)|      FAST  |clk_BUFGP         |   0.000|
Multiplier<2>  |    3.787(R)|      SLOW  |   -1.664(R)|      FAST  |clk_BUFGP         |   0.000|
Multiplier<3>  |    3.576(R)|      SLOW  |   -1.526(R)|      FAST  |clk_BUFGP         |   0.000|
Multiplier<4>  |    4.097(R)|      SLOW  |   -1.889(R)|      FAST  |clk_BUFGP         |   0.000|
Multiplier<5>  |    3.719(R)|      SLOW  |   -1.662(R)|      FAST  |clk_BUFGP         |   0.000|
Multiplier<6>  |    4.190(R)|      SLOW  |   -1.932(R)|      FAST  |clk_BUFGP         |   0.000|
Multiplier<7>  |    3.703(R)|      SLOW  |   -1.640(R)|      FAST  |clk_BUFGP         |   0.000|
RST            |    8.194(R)|      SLOW  |   -1.358(R)|      FAST  |clk_BUFGP         |   0.000|
START          |    3.684(R)|      SLOW  |   -1.546(R)|      FAST  |clk_BUFGP         |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Ready       |        11.411(R)|      SLOW  |         5.078(R)|      FAST  |clk_BUFGP         |   0.000|
in_3<0>     |        11.168(R)|      SLOW  |         5.004(R)|      FAST  |clk_BUFGP         |   0.000|
in_3<1>     |        11.414(R)|      SLOW  |         5.113(R)|      FAST  |clk_BUFGP         |   0.000|
in_3<2>     |        11.268(R)|      SLOW  |         5.043(R)|      FAST  |clk_BUFGP         |   0.000|
in_3<3>     |        11.160(R)|      SLOW  |         4.950(R)|      FAST  |clk_BUFGP         |   0.000|
in_3<4>     |        11.123(R)|      SLOW  |         4.954(R)|      FAST  |clk_BUFGP         |   0.000|
in_3<5>     |        11.272(R)|      SLOW  |         5.051(R)|      FAST  |clk_BUFGP         |   0.000|
in_3<6>     |        10.464(R)|      SLOW  |         4.509(R)|      FAST  |clk_BUFGP         |   0.000|
in_3<7>     |        10.700(R)|      SLOW  |         4.644(R)|      FAST  |clk_BUFGP         |   0.000|
in_3<8>     |        10.695(R)|      SLOW  |         4.671(R)|      FAST  |clk_BUFGP         |   0.000|
in_3<9>     |        10.889(R)|      SLOW  |         4.794(R)|      FAST  |clk_BUFGP         |   0.000|
in_3<10>    |        10.819(R)|      SLOW  |         4.778(R)|      FAST  |clk_BUFGP         |   0.000|
in_3<11>    |        10.973(R)|      SLOW  |         4.851(R)|      FAST  |clk_BUFGP         |   0.000|
in_3<12>    |        11.015(R)|      SLOW  |         4.893(R)|      FAST  |clk_BUFGP         |   0.000|
in_3<13>    |        11.333(R)|      SLOW  |         5.118(R)|      FAST  |clk_BUFGP         |   0.000|
in_3<14>    |        11.275(R)|      SLOW  |         5.052(R)|      FAST  |clk_BUFGP         |   0.000|
in_3<15>    |        11.269(R)|      SLOW  |         5.071(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.141|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jun 17 08:02:41 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



