#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 18 12:16:23 2021
# Process ID: 9376
# Current directory: E:/github/SoCMyCock_Project/vivado/Synthesizer_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7200 E:\github\SoCMyCock_Project\vivado\Synthesizer_project\Synthesizer_project.xpr
# Log file: E:/github/SoCMyCock_Project/vivado/Synthesizer_project/vivado.log
# Journal file: E:/github/SoCMyCock_Project/vivado/Synthesizer_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/github/SoCMyCock_Project/vivado/Synthesizer_project/Synthesizer_project.xpr
open_bd_design {E:/github/SoCMyCock_Project/vivado/Synthesizer_project/Synthesizer_project.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
close_project
create_project synthezise_my_soc E:/github/SoCMyCock_Project/vivado/synthezise_my_soc -part xc7z007sclg225-1
set_property board_part em.avnet.com:minized:part0:1.2 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
create_peripheral xilinx.com user i2s_playback 1.0 -dir E:/github/SoCMyCock_Project/vivado/synthezise_my_soc/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:i2s_playback:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:i2s_playback:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:i2s_playback:1.0]
set_property  ip_repo_paths  E:/github/SoCMyCock_Project/vivado/synthezise_my_soc/../ip_repo/i2s_playback_1.0 [current_project]
update_ip_catalog -rebuild
create_peripheral xilinx.com user i2s_playback 1.0 -dir E:/github/SoCMyCock_Project/vivado/synthezise_my_soc/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:i2s_playback:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:i2s_playback:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:i2s_playback:1.0]
set_property  ip_repo_paths  {E:/github/SoCMyCock_Project/vivado/synthezise_my_soc/../ip_repo/i2s_playback_1.0 E:/github/SoCMyCock_Project/vivado/ip_repo/i2s_playback_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_i2s_playback_v1_0 -directory E:/github/SoCMyCock_Project/vivado/synthezise_my_soc/../ip_repo e:/github/SoCMyCock_Project/vivado/ip_repo/i2s_playback_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to e:/github/SoCMyCock_Project/vivado/ip_repo/i2s_playback_1.0/src {E:/github/SoCMyCock_Project/digikey_files/i2s_playback.vhd E:/github/SoCMyCock_Project/digikey_files/i2s_transceiver.vhd}
update_compile_order -fileset sources_1
close_project
