LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY AND_COMPONENT IS 
port(
	X,Y :IN std_logic_vector(3 DOWNTO 0);
	ADD_SUB :IN STD_LOGIC;
	Z : OUT STD_LOGIC_VECTOR(3 DOWNTO)
	);
END AND_COMPONENT

ARCHITECTURE Behavior OF AND_COMPONENT IS

Z <= X AND Y;

END Behavior
