FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~62849024
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1010
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1010
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~2353004545
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~400558096
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~20969455
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1100
ZFid_insn~~-2837446656
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~2416009800
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0100
FFex_insn[11:8]==0010
FFex_insn[15:12]==0110
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~-199254603
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0100
FFex_insn[11:8]==0010
FFex_insn[15:12]==0110
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0100
FFex_insn[11:8]==0010
FFex_insn[15:12]==0110
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0100
FFex_insn[11:8]==0010
FFex_insn[15:12]==0110
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0100
FFex_insn[11:8]==0010
FFex_insn[15:12]==0110
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0100
FFex_insn[11:8]==0010
FFex_insn[15:12]==0110
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0100
FFex_insn[11:8]==0010
FFex_insn[15:12]==0110
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0100
FFex_insn[11:8]==0010
FFex_insn[15:12]==0110
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0100
FFex_insn[11:8]==0010
FFex_insn[15:12]==0110
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0100
FFex_insn[11:8]==0010
FFex_insn[15:12]==0110
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1101
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~1138757638
BFrst==1
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0010
FFwb_insn[15:12]==0110
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1101
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0010
FFwb_insn[15:12]==0110
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1101
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0010
FFwb_insn[15:12]==0110
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1101
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0010
FFwb_insn[15:12]==0110
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1101
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0010
FFwb_insn[15:12]==0110
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1101
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0010
FFwb_insn[15:12]==0110
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1101
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0010
FFwb_insn[15:12]==0110
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1101
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0010
FFwb_insn[15:12]==0110
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1101
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0010
FFwb_insn[15:12]==0110
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1101
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0010
FFwb_insn[15:12]==0110
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-3349221379
BFrst==0
FFwb_insn[3:0]==1101
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1101
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1101
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1101
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1101
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1101
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1101
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1101
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1101
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1101
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~2416185344
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0100
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~-1686368256
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0100
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0100
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0100
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0100
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0100
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0100
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0100
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0100
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0100
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0100
ZFid_insn~~-788537344
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~-12517376
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~-272694888
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==1001
FFex_insn[11:8]==0001
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0000
ZFid_insn~~285212264
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==1001
FFex_insn[11:8]==0001
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0000
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==1001
FFex_insn[11:8]==0001
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0000
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==1001
FFex_insn[11:8]==0001
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0000
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==1001
FFex_insn[11:8]==0001
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0000
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==1001
FFex_insn[11:8]==0001
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0000
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==1001
FFex_insn[11:8]==0001
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0000
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==1001
FFex_insn[11:8]==0001
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0000
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==1001
FFex_insn[11:8]==0001
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0000
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==1001
FFex_insn[11:8]==0001
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0000
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~-12517376
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==1001
FFwb_insn[11:8]==0001
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0000
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==1001
FFwb_insn[11:8]==0001
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0000
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==1001
FFwb_insn[11:8]==0001
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0000
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==1001
FFwb_insn[11:8]==0001
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0000
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==1001
FFwb_insn[11:8]==0001
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0000
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==1001
FFwb_insn[11:8]==0001
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0000
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==1001
FFwb_insn[11:8]==0001
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0000
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==1001
FFwb_insn[11:8]==0001
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0000
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==1001
FFwb_insn[11:8]==0001
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0000
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==1001
FFwb_insn[11:8]==0001
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0000
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~2686386177
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~-266141693
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~1065418748
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3557031903
BFrst==1
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==0001
ZFid_insn~~83886047
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~2680160273
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~-404684818
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1111
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~268697617
BFrst==1
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1111
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1111
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1111
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1111
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1111
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1111
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1111
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1111
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1111
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0101
FFex_insn[23:20]==1010
FFex_insn[27:24]==1100
FFex_insn[31:28]==1010
ZFid_insn~~872490995
BFrst==0
FFwb_insn[3:0]==1111
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0101
FFex_insn[23:20]==1010
FFex_insn[27:24]==1100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1111
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0101
FFex_insn[23:20]==1010
FFex_insn[27:24]==1100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1111
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0101
FFex_insn[23:20]==1010
FFex_insn[27:24]==1100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1111
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0101
FFex_insn[23:20]==1010
FFex_insn[27:24]==1100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1111
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0101
FFex_insn[23:20]==1010
FFex_insn[27:24]==1100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1111
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0101
FFex_insn[23:20]==1010
FFex_insn[27:24]==1100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1111
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0101
FFex_insn[23:20]==1010
FFex_insn[27:24]==1100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1111
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0101
FFex_insn[23:20]==1010
FFex_insn[27:24]==1100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1111
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0101
FFex_insn[23:20]==1010
FFex_insn[27:24]==1100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1111
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-547749874
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0101
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1010
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0101
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1010
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0101
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1010
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0101
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1010
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0101
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1010
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0101
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1010
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0101
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1010
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0101
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1010
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0101
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1010
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0101
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1010
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~-195045387
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0110
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~-266141574
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0110
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0110
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0110
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0110
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0110
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0110
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0110
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0110
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0110
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0100
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==1000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~337706951
BFrst==0
FFwb_insn[3:0]==0110
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==1000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0110
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==1000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0110
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==1000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0110
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==1000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0110
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==1000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0110
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==1000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0110
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==1000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0110
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==1000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0110
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==1000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0110
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1011
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0111
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1011
ZFid_insn~~-266600503
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==1000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFeear==epcr
TFeear==operand_a
TFeear==rf_dataw
TFepcr==operand_a
TFepcr==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0111
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==1000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFeear==epcr
TFeear==operand_a
TFeear==rf_dataw
TFepcr==operand_a
TFepcr==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0111
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==1000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFeear==epcr
TFeear==operand_a
TFeear==rf_dataw
TFepcr==operand_a
TFepcr==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0111
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==1000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFeear==epcr
TFeear==operand_a
TFeear==rf_dataw
TFepcr==operand_a
TFepcr==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0111
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==1000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFeear==epcr
TFeear==operand_a
TFeear==rf_dataw
TFepcr==operand_a
TFepcr==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0111
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==1000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFeear==epcr
TFeear==operand_a
TFeear==rf_dataw
TFepcr==operand_a
TFepcr==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0111
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==1000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFeear==epcr
TFeear==operand_a
TFeear==rf_dataw
TFepcr==operand_a
TFepcr==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0111
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==1000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFeear==epcr
TFeear==operand_a
TFeear==rf_dataw
TFepcr==operand_a
TFepcr==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0111
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==1000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFeear==epcr
TFeear==operand_a
TFeear==rf_dataw
TFepcr==operand_a
TFepcr==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0111
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==1000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFeear==epcr
TFeear==operand_a
TFeear==rf_dataw
TFepcr==operand_a
TFepcr==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~956704760
BFrst==0
FFwb_insn[3:0]==0111
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1011
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0111
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1011
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0111
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1011
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0111
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1011
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0111
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1011
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0111
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1011
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0111
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1011
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0111
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1011
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0111
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1011
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0111
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1011
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~-1027811216
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0111
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~337706955
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0111
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0111
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0111
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0111
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0111
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0111
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0111
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0111
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0111
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0011
FFex_insn[23:20]==1000
FFex_insn[27:24]==0100
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1011
ZFid_insn~~-266600514
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0111
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0111
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0111
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0111
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0111
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0111
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0111
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0111
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0111
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0011
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0100
FFex_insn[23:20]==1010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1011
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0111
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0011
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~942024711
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1011
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1011
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1011
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1011
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1011
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1011
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1011
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1011
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1011
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0011
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0100
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1011
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-1143351304
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==1110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~1139681288
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1100
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==1110
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-539883526
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==1110
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==1110
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==1110
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==1110
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==1110
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==1110
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==1110
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==1110
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==1110
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1100
FFwb_insn[31:28]==1001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~598079486
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==1110
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==1110
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==1110
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==1110
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==1110
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==1110
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==1110
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==1110
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==1110
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==1110
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3492161538
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==operand_a
TFeear==rf_dataw
TFepcr==operand_a
TFepcr==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==operand_a
TFeear==rf_dataw
TFepcr==operand_a
TFepcr==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFesr==sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==operand_a
TFeear==rf_dataw
TFepcr==operand_a
TFepcr==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==operand_a
TFeear==rf_dataw
TFepcr==operand_a
TFepcr==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==operand_a
TFeear==rf_dataw
TFepcr==operand_a
TFepcr==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==operand_a
TFeear==rf_dataw
TFepcr==operand_a
TFepcr==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==operand_a
TFeear==rf_dataw
TFepcr==operand_a
TFepcr==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==operand_a
TFeear==rf_dataw
TFepcr==operand_a
TFepcr==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==operand_a
TFeear==rf_dataw
TFepcr==operand_a
TFepcr==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==operand_a
TFeear==rf_dataw
TFepcr==operand_a
TFepcr==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~3435556866
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-3431297024
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~2889822210
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==operand_a
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~598079486
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3492161538
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~3435556866
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-3431297024
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~2889822210
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~598079486
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3492161538
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~3435556866
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-3431297024
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~2889822210
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~598079486
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3492161538
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~3435556866
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-3431297024
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~2889822210
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~598079486
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3492161538
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~3435556866
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-3431297024
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~2889822210
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~598079486
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3492161538
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~3435556866
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-3431297024
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~2889822210
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~598079486
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3492161538
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~3435556866
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-3431297024
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~2889822210
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~598079486
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3492161538
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~3435556866
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-3431297024
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~2889822210
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~598079486
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3492161538
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~3435556866
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-3431297024
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~2889822210
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~598079486
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3492161538
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~3435556866
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-3431297024
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~2889822210
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~598079486
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3492161538
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~3435556866
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-3431297024
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~2889822210
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~598079486
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3492161538
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~3435556866
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-3431297024
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~2889822210
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~598079486
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3492161538
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~3435556866
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-3431297024
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~2889822210
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~598079486
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3492161538
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~3435556866
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-3431297024
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~2889822210
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~598079486
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3492161538
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~3435556866
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-3431297024
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~2889822210
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~598079486
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3492161538
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~3435556866
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-3431297024
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~2889822210
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~598079486
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3492161538
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~3435556866
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-3431297024
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~2889822210
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~598079486
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3492161538
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~3435556866
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-3431297024
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~2889822210
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~598079486
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0010
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0011
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFeear==operand_a
TFepcr==operand_a
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3492161538
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0010
FFex_insn[19:16]==0110
FFex_insn[23:20]==0010
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0010
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0011
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFeear==epcr
TFeear==rf_dataw
TFepcr==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~3435556866
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0010
FFwb_insn[19:16]==0110
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~-3431297024
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0111
FFex_insn[19:16]==0110
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
--
