
*** Running vivado
    with args -log RV32I_WSC_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RV32I_WSC_wrapper.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Feb  5 19:02:03 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source RV32I_WSC_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top RV32I_WSC_wrapper -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Device 21-9227] Part: xc7z007sclg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20612
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1382.105 ; gain = 445.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I_WSC_wrapper' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/hdl/RV32I_WSC_wrapper.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/hdl/RV32I_WSC_wrapper.v:22]
INFO: [Synth 8-6157] synthesizing module 'RV32I_WSC' [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/synth/RV32I_WSC.v:13]
INFO: [Synth 8-6157] synthesizing module 'RV32I_WSC_Execution_0_0' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/.Xil/Vivado-15292-COMSYS01/realtime/RV32I_WSC_Execution_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_WSC_Execution_0_0' (0#1) [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/.Xil/Vivado-15292-COMSYS01/realtime/RV32I_WSC_Execution_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RV32I_WSC_Fowarding_Unit_0_0' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/.Xil/Vivado-15292-COMSYS01/realtime/RV32I_WSC_Fowarding_Unit_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_WSC_Fowarding_Unit_0_0' (0#1) [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/.Xil/Vivado-15292-COMSYS01/realtime/RV32I_WSC_Fowarding_Unit_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RV32I_WSC_Hazard_Processing_0_1' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/.Xil/Vivado-15292-COMSYS01/realtime/RV32I_WSC_Hazard_Processing_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_WSC_Hazard_Processing_0_1' (0#1) [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/.Xil/Vivado-15292-COMSYS01/realtime/RV32I_WSC_Hazard_Processing_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RV32I_WSC_Instruction_Decode_0_0' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/.Xil/Vivado-15292-COMSYS01/realtime/RV32I_WSC_Instruction_Decode_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_WSC_Instruction_Decode_0_0' (0#1) [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/.Xil/Vivado-15292-COMSYS01/realtime/RV32I_WSC_Instruction_Decode_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RV32I_WSC_Instruction_Fetch_0_0' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/.Xil/Vivado-15292-COMSYS01/realtime/RV32I_WSC_Instruction_Fetch_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_WSC_Instruction_Fetch_0_0' (0#1) [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/.Xil/Vivado-15292-COMSYS01/realtime/RV32I_WSC_Instruction_Fetch_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RV32I_WSC_Memory_0_0' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/.Xil/Vivado-15292-COMSYS01/realtime/RV32I_WSC_Memory_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_WSC_Memory_0_0' (0#1) [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/.Xil/Vivado-15292-COMSYS01/realtime/RV32I_WSC_Memory_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RV32I_WSC_Write_back_0_0' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/.Xil/Vivado-15292-COMSYS01/realtime/RV32I_WSC_Write_back_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_WSC_Write_back_0_0' (0#1) [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/.Xil/Vivado-15292-COMSYS01/realtime/RV32I_WSC_Write_back_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RV32I_WSC_reg_EXMEM_0_0' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/.Xil/Vivado-15292-COMSYS01/realtime/RV32I_WSC_reg_EXMEM_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_WSC_reg_EXMEM_0_0' (0#1) [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/.Xil/Vivado-15292-COMSYS01/realtime/RV32I_WSC_reg_EXMEM_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RV32I_WSC_reg_IDEX_0_0' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/.Xil/Vivado-15292-COMSYS01/realtime/RV32I_WSC_reg_IDEX_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_WSC_reg_IDEX_0_0' (0#1) [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/.Xil/Vivado-15292-COMSYS01/realtime/RV32I_WSC_reg_IDEX_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RV32I_WSC_reg_IFID_0_0' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/.Xil/Vivado-15292-COMSYS01/realtime/RV32I_WSC_reg_IFID_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_WSC_reg_IFID_0_0' (0#1) [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/.Xil/Vivado-15292-COMSYS01/realtime/RV32I_WSC_reg_IFID_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RV32I_WSC_reg_MEMWB_0_1' [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/.Xil/Vivado-15292-COMSYS01/realtime/RV32I_WSC_reg_MEMWB_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_WSC_reg_MEMWB_0_1' (0#1) [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/.Xil/Vivado-15292-COMSYS01/realtime/RV32I_WSC_reg_MEMWB_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_WSC' (0#1) [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/synth/RV32I_WSC.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_WSC_wrapper' (0#1) [C:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/hdl/RV32I_WSC_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1492.105 ; gain = 555.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1492.105 ; gain = 555.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1492.105 ; gain = 555.875
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1492.105 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Instruction_Fetch_0_0/RV32I_WSC_Instruction_Fetch_0_0/RV32I_WSC_Instruction_Fetch_0_0_in_context.xdc] for cell 'RV32I_WSC_i/Instruction_Fetch_0'
Finished Parsing XDC File [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Instruction_Fetch_0_0/RV32I_WSC_Instruction_Fetch_0_0/RV32I_WSC_Instruction_Fetch_0_0_in_context.xdc] for cell 'RV32I_WSC_i/Instruction_Fetch_0'
Parsing XDC File [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Instruction_Decode_0_0/RV32I_WSC_Instruction_Decode_0_0/RV32I_WSC_Instruction_Decode_0_0_in_context.xdc] for cell 'RV32I_WSC_i/Instruction_Decode_0'
Finished Parsing XDC File [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Instruction_Decode_0_0/RV32I_WSC_Instruction_Decode_0_0/RV32I_WSC_Instruction_Decode_0_0_in_context.xdc] for cell 'RV32I_WSC_i/Instruction_Decode_0'
Parsing XDC File [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_IFID_0_0/RV32I_WSC_reg_IFID_0_0/RV32I_WSC_reg_IFID_0_0_in_context.xdc] for cell 'RV32I_WSC_i/reg_IFID_0'
Finished Parsing XDC File [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_IFID_0_0/RV32I_WSC_reg_IFID_0_0/RV32I_WSC_reg_IFID_0_0_in_context.xdc] for cell 'RV32I_WSC_i/reg_IFID_0'
Parsing XDC File [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_IDEX_0_0/RV32I_WSC_reg_IDEX_0_0/RV32I_WSC_reg_IDEX_0_0_in_context.xdc] for cell 'RV32I_WSC_i/reg_IDEX_0'
Finished Parsing XDC File [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_IDEX_0_0/RV32I_WSC_reg_IDEX_0_0/RV32I_WSC_reg_IDEX_0_0_in_context.xdc] for cell 'RV32I_WSC_i/reg_IDEX_0'
Parsing XDC File [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Execution_0_0/RV32I_WSC_Execution_0_0/RV32I_WSC_Execution_0_0_in_context.xdc] for cell 'RV32I_WSC_i/Execution_0'
Finished Parsing XDC File [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Execution_0_0/RV32I_WSC_Execution_0_0/RV32I_WSC_Execution_0_0_in_context.xdc] for cell 'RV32I_WSC_i/Execution_0'
Parsing XDC File [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_EXMEM_0_0/RV32I_WSC_reg_EXMEM_0_0/RV32I_WSC_reg_EXMEM_0_0_in_context.xdc] for cell 'RV32I_WSC_i/reg_EXMEM_0'
Finished Parsing XDC File [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_EXMEM_0_0/RV32I_WSC_reg_EXMEM_0_0/RV32I_WSC_reg_EXMEM_0_0_in_context.xdc] for cell 'RV32I_WSC_i/reg_EXMEM_0'
Parsing XDC File [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Memory_0_0/RV32I_WSC_Memory_0_0/RV32I_WSC_Memory_0_0_in_context.xdc] for cell 'RV32I_WSC_i/Memory_0'
Finished Parsing XDC File [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Memory_0_0/RV32I_WSC_Memory_0_0/RV32I_WSC_Memory_0_0_in_context.xdc] for cell 'RV32I_WSC_i/Memory_0'
Parsing XDC File [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_MEMWB_0_1/RV32I_WSC_reg_MEMWB_0_1/RV32I_WSC_reg_MEMWB_0_1_in_context.xdc] for cell 'RV32I_WSC_i/reg_MEMWB_0'
Finished Parsing XDC File [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_MEMWB_0_1/RV32I_WSC_reg_MEMWB_0_1/RV32I_WSC_reg_MEMWB_0_1_in_context.xdc] for cell 'RV32I_WSC_i/reg_MEMWB_0'
Parsing XDC File [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Write_back_0_0/RV32I_WSC_Write_back_0_0/RV32I_WSC_Write_back_0_0_in_context.xdc] for cell 'RV32I_WSC_i/Write_back_0'
Finished Parsing XDC File [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Write_back_0_0/RV32I_WSC_Write_back_0_0/RV32I_WSC_Write_back_0_0_in_context.xdc] for cell 'RV32I_WSC_i/Write_back_0'
Parsing XDC File [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Hazard_Processing_0_1/RV32I_WSC_Hazard_Processing_0_1/RV32I_WSC_Hazard_Processing_0_1_in_context.xdc] for cell 'RV32I_WSC_i/Hazard_Processing_0'
Finished Parsing XDC File [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Hazard_Processing_0_1/RV32I_WSC_Hazard_Processing_0_1/RV32I_WSC_Hazard_Processing_0_1_in_context.xdc] for cell 'RV32I_WSC_i/Hazard_Processing_0'
Parsing XDC File [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Fowarding_Unit_0_0/RV32I_WSC_Fowarding_Unit_0_0/RV32I_WSC_Fowarding_Unit_0_0_in_context.xdc] for cell 'RV32I_WSC_i/Fowarding_Unit_0'
Finished Parsing XDC File [c:/FPGA_project/RV32I_WSC/RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Fowarding_Unit_0_0/RV32I_WSC_Fowarding_Unit_0_0/RV32I_WSC_Fowarding_Unit_0_0_in_context.xdc] for cell 'RV32I_WSC_i/Fowarding_Unit_0'
Parsing XDC File [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1511.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1511.695 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1511.695 ; gain = 575.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1511.695 ; gain = 575.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for RV32I_WSC_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for RV32I_WSC_i/Instruction_Fetch_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for RV32I_WSC_i/Instruction_Decode_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for RV32I_WSC_i/reg_IFID_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for RV32I_WSC_i/reg_IDEX_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for RV32I_WSC_i/Execution_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for RV32I_WSC_i/reg_EXMEM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for RV32I_WSC_i/Memory_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for RV32I_WSC_i/reg_MEMWB_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for RV32I_WSC_i/Write_back_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for RV32I_WSC_i/Hazard_Processing_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for RV32I_WSC_i/Fowarding_Unit_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1511.695 ; gain = 575.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1511.695 ; gain = 575.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1511.695 ; gain = 575.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1511.695 ; gain = 575.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1511.695 ; gain = 575.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1511.695 ; gain = 575.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1511.695 ; gain = 575.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1511.695 ; gain = 575.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1511.695 ; gain = 575.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1511.695 ; gain = 575.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1511.695 ; gain = 575.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1511.695 ; gain = 575.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |RV32I_WSC_Execution_0_0          |         1|
|2     |RV32I_WSC_Fowarding_Unit_0_0     |         1|
|3     |RV32I_WSC_Hazard_Processing_0_1  |         1|
|4     |RV32I_WSC_Instruction_Decode_0_0 |         1|
|5     |RV32I_WSC_Instruction_Fetch_0_0  |         1|
|6     |RV32I_WSC_Memory_0_0             |         1|
|7     |RV32I_WSC_Write_back_0_0         |         1|
|8     |RV32I_WSC_reg_EXMEM_0_0          |         1|
|9     |RV32I_WSC_reg_IDEX_0_0           |         1|
|10    |RV32I_WSC_reg_IFID_0_0           |         1|
|11    |RV32I_WSC_reg_MEMWB_0_1          |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |RV32I_WSC_Execution_0          |     1|
|2     |RV32I_WSC_Fowarding_Unit_0     |     1|
|3     |RV32I_WSC_Hazard_Processing_0  |     1|
|4     |RV32I_WSC_Instruction_Decode_0 |     1|
|5     |RV32I_WSC_Instruction_Fetch_0  |     1|
|6     |RV32I_WSC_Memory_0             |     1|
|7     |RV32I_WSC_Write_back_0         |     1|
|8     |RV32I_WSC_reg_EXMEM_0          |     1|
|9     |RV32I_WSC_reg_IDEX_0           |     1|
|10    |RV32I_WSC_reg_IFID_0           |     1|
|11    |RV32I_WSC_reg_MEMWB_0          |     1|
|12    |IBUF                           |     2|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1511.695 ; gain = 575.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1511.695 ; gain = 555.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1511.695 ; gain = 575.465
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1511.695 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1511.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c217b379
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1511.695 ; gain = 982.609
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1511.695 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_project/RV32I_WSC/RV32I_WSC.runs/synth_1/RV32I_WSC_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file RV32I_WSC_wrapper_utilization_synth.rpt -pb RV32I_WSC_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 19:02:30 2025...
