INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component/SoC_hls_component.hlsrun_csim_summary, at Fri Nov 15 13:43:36 2024
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run csim -work_dir /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component -config /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg -cmdlineconfig /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Nov 15 13:43:37 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'almavitis' on host 'vitis' (Linux_x86_64 version 5.14.0-427.37.1.el9_4.x86_64) on Fri Nov 15 13:43:39 IST 2024
INFO: [HLS 200-10] On os "AlmaLinux 9.4 (Seafoam Ocelot)"
INFO: [HLS 200-10] In directory '/home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component'
INFO: [HLS 200-2005] Using work_dir /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/almavitis/VM_share/SOCExtraFeatures/src/dimensions.h' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/almavitis/VM_share/SOCExtraFeatures/src/dimensions.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/almavitis/VM_share/SOCExtraFeatures/src/MatCalc.cpp' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/almavitis/VM_share/SOCExtraFeatures/src/MatCalc.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/almavitis/VM_share/SOCExtraFeatures/src/FFT.cpp' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file '/home/almavitis/VM_share/SOCExtraFeatures/src/FFT.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/almavitis/VM_share/SOCExtraFeatures/src/H_L2_1.csv' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file '/home/almavitis/VM_share/SOCExtraFeatures/src/H_L2_1.csv' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/almavitis/VM_share/SOCExtraFeatures/src/tb.cpp' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(15)
INFO: [HLS 200-10] Adding test bench file '/home/almavitis/VM_share/SOCExtraFeatures/src/tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=pack_stream_to_blk' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'clock=5ns' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=0ns' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/almavitis/VM_share/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(5)
INFO: [SIM 211-200] Executing Code Analyzer instead of classic HLS C simulation
INFO: [SIM 211-210] Code Analyzer finished
INFO: [HLS 200-112] Total CPU user time: 5.19 seconds. Total CPU system time: 0.86 seconds. Total elapsed time: 6.58 seconds; peak allocated memory: 260.441 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 10s
