<!doctype html>
<html lang="en" dir="ltr" class="docs-wrapper plugin-docs plugin-id-default docs-version-current docs-doc-page docs-doc-id-FPGA-IC/IC设计常用文件及格式介绍" data-has-hydrated="false">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v3.5.2">
<title data-rh="true">IC设计常用文件及格式介绍 | My Site</title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:image" content="https://xalwayswill.github.io/img/docusaurus-social-card.jpg"><meta data-rh="true" name="twitter:image" content="https://xalwayswill.github.io/img/docusaurus-social-card.jpg"><meta data-rh="true" property="og:url" content="https://xalwayswill.github.io/docs/FPGA-IC/IC设计常用文件及格式介绍"><meta data-rh="true" property="og:locale" content="en"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="IC设计常用文件及格式介绍 | My Site"><meta data-rh="true" name="description" content="GDSII："><meta data-rh="true" property="og:description" content="GDSII："><link data-rh="true" rel="icon" href="/img/favicon.ico"><link data-rh="true" rel="canonical" href="https://xalwayswill.github.io/docs/FPGA-IC/IC设计常用文件及格式介绍"><link data-rh="true" rel="alternate" href="https://xalwayswill.github.io/docs/FPGA-IC/IC设计常用文件及格式介绍" hreflang="en"><link data-rh="true" rel="alternate" href="https://xalwayswill.github.io/docs/FPGA-IC/IC设计常用文件及格式介绍" hreflang="x-default"><link rel="alternate" type="application/rss+xml" href="/blog/rss.xml" title="My Site RSS Feed">
<link rel="alternate" type="application/atom+xml" href="/blog/atom.xml" title="My Site Atom Feed"><link rel="stylesheet" href="/assets/css/styles.ce37c9a8.css">
<script src="/assets/js/runtime~main.d44e907a.js" defer="defer"></script>
<script src="/assets/js/main.754f4077.js" defer="defer"></script>
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){try{return new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}}()||function(){try{return window.localStorage.getItem("theme")}catch(t){}}();t(null!==e?e:"light")}(),function(){try{const n=new URLSearchParams(window.location.search).entries();for(var[t,e]of n)if(t.startsWith("docusaurus-data-")){var a=t.replace("docusaurus-data-","data-");document.documentElement.setAttribute(a,e)}}catch(t){}}()</script><div id="__docusaurus"><div role="region" aria-label="Skip to main content"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">Skip to main content</a></div><nav aria-label="Main" class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><button aria-label="Toggle navigation bar" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/"><div class="navbar__logo"><img src="/img/logo.svg" alt="My Site Logo" class="themedComponent_mlkZ themedComponent--light_NVdE"><img src="/img/logo.svg" alt="My Site Logo" class="themedComponent_mlkZ themedComponent--dark_xIcU"></div><b class="navbar__title text--truncate">My Site</b></a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/docs/intro">Tutorial</a><a class="navbar__item navbar__link" href="/blog">Blog</a></div><div class="navbar__items navbar__items--right"><a href="https://github.com/facebook/docusaurus" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="Switch between dark and light mode (currently light mode)" aria-label="Switch between dark and light mode (currently light mode)" aria-live="polite"><svg viewBox="0 0 24 24" width="24" height="24" class="lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" class="darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg></button></div><div class="navbarSearchContainer_Bca1"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0"><div class="docsWrapper_hBAB"><button aria-label="Scroll back to top" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docRoot_UBD9"><aside class="theme-doc-sidebar-container docSidebarContainer_YfHR"><div class="sidebarViewport_aRkj"><div class="sidebar_njMd"><nav aria-label="Docs sidebar" class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/docs/intro">Tutorial Intro</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" href="/docs/category/tutorial---basics">Tutorial - Basics</a><button aria-label="Expand sidebar category &#x27;Tutorial - Basics&#x27;" aria-expanded="false" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" href="/docs/category/tutorial---extras">Tutorial - Extras</a><button aria-label="Expand sidebar category &#x27;Tutorial - Extras&#x27;" aria-expanded="false" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" role="button" aria-expanded="true" href="/docs/FPGA-IC/8B10B编码">FPGA-IC</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/8B10B编码">8B10B编码</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/AHB">AHB</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/APB">APB</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/AXI4简记">AXI4简记</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/CRC生成-LFSR电路">[CRC Generator](http://outputlogic.com/)</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/Coding-style">Coding-style</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/DC简明教程">DC简明教程</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/DDR3-简记">DDR3-简记</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/DesignWire">DesignWire</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/ECC校验【转载】">ECC校验【转载】</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/FIFO设计">FIFO设计</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/FPGA内部结构">FPGA内部结构</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/High-Speed-Links-Circuits-and-Systems">High-Speed-Links-Circuits-and-Systems</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/docs/FPGA-IC/IC设计常用文件及格式介绍">IC设计常用文件及格式介绍</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/LUT实现逻辑功能">LUT实现逻辑功能</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/PTPX">PTPX</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/QuestaSim-仿真VIVADO-IP">QuestaSim-仿真VIVADO-IP</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/RAM-三种模式">RAM-三种模式</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/Register">Register</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/SPI四种工作模式">SPI四种工作模式</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/STA">STA</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/Systen-Cache">关于CPU Cache&lt;sup&gt;[1](https://blog.csdn.net/zhangj95/article/details/81199272#fn1)&lt;/sup&gt;</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/VALID-READY-handshake">VALID-READY-handshake</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/VCS+Verdi仿真环境的设置及Makefile文件编写">简介</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/VCS-仿真-VIVADO-IP">VCS-仿真-VIVADO-IP</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/Valid-Ready打拍-TODO：自己整理下">Valid-Ready打拍-TODO：自己整理下</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/common-lib">common-lib</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/gotcha">gotcha</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/memory-compiler">memory-compiler</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/notepad++调用VIVADO语法检测工具进行verilog语法检测">notepad++调用VIVADO语法检测工具进行verilog语法检测</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/仲裁器-TODO：自己整理下">仲裁器-TODO：自己整理下</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/低功耗相关">低功耗相关</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/原型验证(Prototyping)">原型验证(Prototyping)</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/双调排序Bitonic-Sort">双调排序Bitonic-Sort</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/后端">后端</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/器件工艺相关">器件工艺相关</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/基础知识">基础知识</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/异步FIFO">异步FIFO</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/总线跨4K处理">总线跨4K处理</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/直方图统计">直方图统计</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/跨时钟域(CDC)">跨时钟域(CDC)</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/门控时钟">门控时钟</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/除法运算">除法运算</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/高级ASIC芯片综合">Reference</a></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/System-Verilog/Assertion">System-Verilog</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/save this to git code reponsitories/2021-01-27">save this to git code reponsitories</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/script/CSH">script</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/work-log---arm-china/2023-08-15">work-log---arm-china</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/work-log---g/2024-09-24">work-log---g</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/功能安全/低功耗相关">功能安全</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/图像处理/3DLUT">图像处理</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/开发工具/Graphviz---绘制图形网络">开发工具</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/接口协议/CameraLink">接口协议</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/环境配置/Anaconda-配置多环境">环境配置</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/移知网课程/AMBA-APB-AHB-AXI">移知网课程</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/随笔/ImageData-sv">随笔</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/面试题目记录/为什么使用与非门而不是或非门进行逻辑面积评估？">面试题目记录</a></div></li></ul></nav></div></div></aside><main class="docMainContainer_TBSr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Breadcrumbs"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="Home page" class="breadcrumbs__link" href="/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_YNFT"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">FPGA-IC</span><meta itemprop="position" content="1"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">IC设计常用文件及格式介绍</span><meta itemprop="position" content="2"></li></ul></nav><div class="theme-doc-markdown markdown"><header><h1>IC设计常用文件及格式介绍</h1></header><p><img decoding="async" loading="lazy" src="/assets/images/23495115-95081fde63eb8108-c8d9753bafd71e4f60bd02446251abcc.png" width="1200" height="541" class="img_ev3q"></p>
<p><strong>GDSII：</strong>
用来描述掩膜几何图形的shishi3标准，是二进制格式，内容包括层和几何图形的基本组成</p>
<p><strong>CIF：</strong>
（caltech intermediate format）,叫caltech中介格式，是另一种基本文本的掩模描述语言。</p>
<p><strong>LIB：</strong>
DC综合需要转化为 .db
<img decoding="async" loading="lazy" src="/assets/images/23495115-ead17146052bae92-d7cc67c90d211efb1ee3c93e388b1475.png" width="1200" height="620" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-d86fcd51fd83ccf6-f6507286ec0bad56d50ce52ac2371ca1.png" width="1200" height="553" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-87fb9f5a030a19f7-eafea6245fd55485a814faf197248e50.png" width="1200" height="723" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-f19c4890f08376e2-2b9635b9db4db9e5f9d03770448a355a.png" width="1200" height="563" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-18c428e3d9425a6b-9d1c4584a4ad7a9ce690e81b97292191.png" width="1200" height="661" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-4b111ade6ecdcd2b-50cfe05a3dead4fae0a4631fa1267bf7.png" width="1200" height="653" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-b2e550900166e2dc-273b406f0868c1e3073a4a75a3a74274.png" width="1200" height="700" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-17bb7ecb971a1c49-b710251730de6f1e105a3d7aa21d02de.png" width="1200" height="694" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-f50d90422bd33cfe-8d321045fcc08947707bcba143231818.png" width="1200" height="630" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-9a2deda36cfabc37-d3ee384495d539d1e886a232c374dcf0.png" width="1200" height="657" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-aaee07fe09de9e05-99e716b5d10b3dfe7c7873ded26de289.png" width="1200" height="663" class="img_ev3q">
输入的transition和输出端的load去查找器件的delay，输出load包括走线以及下一级的输入pin</p>
<p><strong>LEF：</strong>
<img decoding="async" loading="lazy" src="/assets/images/23495115-39dbcf25e1ade35d-33f0bb52cddfabd2c8f2b460a4661c2c.png" width="1200" height="377" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-01e0bc100002918e-4e3f172f41c3c710bf7dc218443cf616.png" width="1200" height="611" class="img_ev3q"></p>
<p>（library exchange format）,叫库交换格式，它是描述库单元的物理属性，包括端口位置、层定义和通孔定义。它抽象了单元的底层几何细节，提供了足够的信息，以便允许布线器在不对内部单元约束来进行修订的基础上进行单元连接。
包含了工艺的<a href="http://aax1985.spaces.eepw.com.cn/articles/article/item/30504" target="_blank" rel="noopener noreferrer"><strong>技术</strong></a>信息，如布线的层数、最小的线宽、线与线之间的最小距离以及每个被选用cell, BLOCK, PAD的大小和pin的实际位置。cell, PAD的这些信息由厂家提供的LEF文件给出，自己定制的BLOCK的LEF文件描述经ABSTRACT后生成，只要把这两个LEF文件整合起来就可以了。
<img decoding="async" loading="lazy" src="/assets/images/23495115-0487afb8979ec70a-098c61c0cfe0e29399abf97de72d8fd7.png" width="1200" height="375" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-21568a8d32646e3f-55e66d59aaa3e3b9c79e266b7d72eea6.png" width="1200" height="488" class="img_ev3q"></p>
<p><strong>SDC</strong>
<img decoding="async" loading="lazy" src="/assets/images/23495115-1250f5f7dfc58813-d347eae7d907df8b50084101e6cd3c0a.png" width="1200" height="580" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-49a18ca4e6374f23-68fc4d66d5e4fa347c3ee9261ef842cc.png" width="1200" height="649" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-103e9fcd1197cf09-0154948b49aecd99bdc9676fefc419d5.png" width="1200" height="606" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-645ddeb7b3a9ca12-c5057a6c723032ad016d4f9057aba165.png" width="1200" height="652" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-01a6c1c71ea462fc-4a0b3f8494236a9542e3cc9f1f5bb245.png" width="1200" height="390" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-20eec1cea2335f50-3172bcf4c09a201d784c215f676bfe0f.png" width="1200" height="594" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-126fa167ce89420a-29afd55d3def27726d6b12b80b242337.png" width="1200" height="696" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-5d1d3a621d14d3aa-adada5107b6cbc7bc072c3cb074fa468.png" width="1200" height="735" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-015197966547a789-fb0057c7746eacc37497f923a02b4728.png" width="1200" height="664" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-c4feea6fc3a03746-a5ca7b104fdf04b3d94208a339af117a.png" width="1200" height="640" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-b9988096f9e35d47-27574490a748d040748c309b660e8f44.png" width="1200" height="590" class="img_ev3q"></p>
<p><a href="https://aijishu.com/a/1060000000210678" target="_blank" rel="noopener noreferrer"><strong>UPF：</strong></a>
Unified Power Format，其作用是把功耗设计意图（power intent）传递给EDA工具，从而帮助实现物理设计。这就类似于综合时的约束，是把跟时序相关的设计意图传达给EDA。说简单一些，UPF就是一些tcl命令，系统架构师通过这些命令的组合，把真实的低功耗设计意图传递给工具。下面是UPF的spec中的解释。
<img decoding="async" loading="lazy" src="/assets/images/23495115-079a40d9ea684321-767bd87cacac45eac915a774e3bf18fd.png" width="554" height="361" class="img_ev3q">
<img decoding="async" loading="lazy" src="/assets/images/23495115-d065d1db3ddb9863-5a3a2f5ab2ec69d0655ff0af0be4e7cf.png" width="1200" height="608" class="img_ev3q"></p>
<p><strong>DEF：</strong>
（design exchange format），叫<a href="http://aax1985.spaces.eepw.com.cn/articles/article/item/30504" target="_blank" rel="noopener noreferrer"><strong>设计</strong></a>交换格式，它描述的是实际的设计，对库单元及它们的位置和连接关系进行了列表，使用DEF来在不同的设计系统间传递设计，同时又可以保持设计的内容不变。DEF与只传递几何信息的GDSII不一样。它还给出了器件的物理位置关系和时序限制等信息。
DEF files are ASCII files that contain information that represent the design at any point during the layout process.DEF files can pass both logical information to and physical information fro place-and-route tools.</p>
<ul>
<li>logical information includes internal connectivery(represented by a netlist),grouping information and physical constraints.</li>
<li>physical information includes the floorplan,placement locations and orientations, and routing geometry data.</li>
</ul>
<p><strong>SDF：</strong>
(Standard delay format),叫标准延时格式，是IEEE标准，它描述设计中的时序信息，指明了模块管脚和管脚之间的延迟、时钟到数据的延迟和内部连接延迟。</p>
<p><strong>DSPF、RSPF、SBPF和SPEF：</strong>
DSPF（detailed standard parasitic format）,叫详细标准寄生格式，属于CADENCE公司的文件格式。
RSPF（reduced standard parasitic format）,叫精简标准寄生格式，属于CADENCE公司的文件格式。
SBPF（synopsys binary parasitic format）,叫新思科技二进制寄生格式，属于SYNOPSYS公司的文件格式。
SPEF（standard parasitic exchange format）,叫标准寄生交换格式，属于IEEE国际标准文件格式。
以上四种文件格式都是从网表中提取出来的表示RC值信息，是在提取工具与时序<a href="http://aax1985.spaces.eepw.com.cn/articles/article/item/30504" target="_blank" rel="noopener noreferrer"><strong>验证</strong></a>工具之间传递RC信息的文件格式。</p>
<p><strong>ALF：</strong>
(Advanved library format),叫先进库格式，是一种用于描述基本库单元的格式。它包含电性能参数。</p>
<p><strong>PDEF：</strong>
（physical design exchange format）叫物理设计交换格式。它是SYNOPSYS公司用在前端和后端工具之间传递信息的文件格式。描述了与单元层次分组相关的互连信息。这种文件格式只有在使用SYNOPSYS公司的Physical Compiler工具才会用到，而且.13以下工艺基本都会用到该工具。</p>
<p><strong>TLF：</strong>
TLF文件是描述cell时序的文件，标准单元的rise time，hold time，fall time都在TLF内定义。时序分析时就调用TLF文件，根据cell的输入信号强度和cell的负载来计算cell的各种时序信息。</p>
<p><strong>GCF：</strong>
GCF文件包括TLF/CTLF文件的路径，以及综合时序、面积等约束条件。在布局布线前，GCF文件将设计者对电路的时序要求提供给SE。这些信息将在时序驱动布局布线以及静态时序分析中被调用。</p></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="row margin-top--sm theme-doc-footer-edit-meta-row"><div class="col"><a href="https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/FPGA-IC/IC设计常用文件及格式介绍.md" target="_blank" rel="noopener noreferrer" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>Edit this page</a></div><div class="col lastUpdated_JAkA"></div></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Docs pages"><a class="pagination-nav__link pagination-nav__link--prev" href="/docs/FPGA-IC/High-Speed-Links-Circuits-and-Systems"><div class="pagination-nav__sublabel">Previous</div><div class="pagination-nav__label">High-Speed-Links-Circuits-and-Systems</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/docs/FPGA-IC/LUT实现逻辑功能"><div class="pagination-nav__sublabel">Next</div><div class="pagination-nav__label">LUT实现逻辑功能</div></a></nav></div></div></div></div></main></div></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">Docs</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/docs/intro">Tutorial</a></li></ul></div><div class="col footer__col"><div class="footer__title">Community</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://stackoverflow.com/questions/tagged/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">Stack Overflow<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://discordapp.com/invite/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">Discord<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://twitter.com/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">Twitter<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div><div class="col footer__col"><div class="footer__title">More</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/blog">Blog</a></li><li class="footer__item"><a href="https://github.com/facebook/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">Copyright © 2024 My Project, Inc. Built with Docusaurus.</div></div></div></footer></div>
</body>
</html>