name: asicworld_code_verilog_tutorial_n_out_primitive
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_n_out_primitive.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module n_out_primitive;
	wire out;
	wire out_0;
	wire out_1;
	wire out_2;
	wire out_3;
	wire out_a;
	wire out_b;
	wire out_c;
	wire in;
	buf u_buf0 (out, in);
	buf u_buf1 (out_3, out_2, out_1, out_0, in);
	not u_not0 (out_c, out_b, out_a, in);
endmodule
