
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000045                       # Number of seconds simulated
sim_ticks                                    45159000                       # Number of ticks simulated
final_tick                                   45159000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  90214                       # Simulator instruction rate (inst/s)
host_op_rate                                   176804                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              227942858                       # Simulator tick rate (ticks/s)
host_mem_usage                                 646756                       # Number of bytes of host memory used
host_seconds                                     0.20                       # Real time elapsed on the host
sim_insts                                       17871                       # Number of instructions simulated
sim_ops                                         35026                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     45159000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           26240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           14208                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               40448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        26240                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          26240                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              410                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              222                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  632                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          581058039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          314621670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              895679709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     581058039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         581058039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         581058039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         314621670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             895679709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       410.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       222.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000590250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1258                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          632                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        632                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   40448                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    40448                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                118                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                  9                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  2                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 16                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 63                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 34                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                  9                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                24                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                50                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               102                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                96                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                51                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                       45075000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    632                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      415                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      162                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       46                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          130                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     299.323077                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    188.221781                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    302.632230                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            40     30.77%     30.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           36     27.69%     58.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           15     11.54%     70.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           11      8.46%     78.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            8      6.15%     84.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            4      3.08%     87.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            2      1.54%     89.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      2.31%     91.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           11      8.46%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           130                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        26240                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        14208                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 581058039.371996760368                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 314621670.098983585835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          410                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          222                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     13524250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data      7631250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32985.98                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34375.00                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                       9305500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 21155500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     3160000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14723.89                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33473.89                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        895.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     895.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          7.00                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      7.00                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.45                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       494                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  78.16                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       71321.20                       # Average gap between requests
system.mem_ctrl.pageHitRate                     78.16                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    392700                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    193545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2070600                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               4161570                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                 82080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         15022350                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          1104480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                26100525                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             577.969508                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime              35790500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE         48500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        1300000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN      2875000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        7979250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     32956250                       # Time in different power states
system.mem_ctrl_1.actEnergy                    592620                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    299805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2441880                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               4603890                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                113760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         14203830                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          1389600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy                26718585                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             591.655816                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime              34764500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        130500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1300000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      3617250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        8964000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     31147250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     45159000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    5947                       # Number of BP lookups
system.cpu.branchPred.condPredicted              5947                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               803                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 5135                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     737                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                142                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            5135                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1875                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3260                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          600                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     45159000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                        4986                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        3327                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            73                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            28                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED     45159000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     45159000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        4002                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           118                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        45159000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            90319                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              27392                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          27988                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        5947                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               2612                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         40548                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1734                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   58                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           760                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                      3921                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   242                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              69636                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.797361                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.963494                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    40807     58.60%     58.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2133      3.06%     61.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    26696     38.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                69636                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.065844                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.309879                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    26910                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 14547                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     26901                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   411                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    867                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                  50839                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1934                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    867                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    28714                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    4483                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1455                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     25481                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  8636                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  48697                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   953                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    34                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     65                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   8341                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                7                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands               55900                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                118250                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            68488                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              3830                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 40954                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    14946                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 23                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             18                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       805                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 5674                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                3890                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               181                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               53                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      46439                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 109                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     42862                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               534                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           11521                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        15063                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            100                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         69636                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.615515                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.875587                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               45227     64.95%     64.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                5956      8.55%     73.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               18453     26.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           69636                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    250     15.98%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     53      3.39%     19.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     19.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     17      1.09%     20.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   117      7.48%     27.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     27.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     27.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  127      8.12%     36.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     36.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     36.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     36.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     36.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     36.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     36.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     36.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     36.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     36.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     36.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     36.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     36.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     36.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     36.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     36.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     36.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     36.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     36.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     36.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    872     55.75%     91.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   128      8.18%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               277      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 32608     76.08%     76.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  300      0.70%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    16      0.04%     77.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  10      0.02%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.87%     78.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   70      0.16%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.25%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.50%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.43%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 5145     12.00%     91.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3058      7.13%     98.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              64      0.15%     99.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            430      1.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  42862                       # Type of FU issued
system.cpu.iq.rate                           0.474562                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        1564                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.036489                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             152949                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             56054                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        38513                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4509                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2023                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1959                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  41613                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2536                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              438                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1368                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          862                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            15                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    867                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1189                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1423                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               46548                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               723                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  5674                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 3890                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 46                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1397                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            191                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          784                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  975                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 40977                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  4984                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1885                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         8310                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     4043                       # Number of branches executed
system.cpu.iew.exec_stores                       3326                       # Number of stores executed
system.cpu.iew.exec_rate                     0.453692                       # Inst execution rate
system.cpu.iew.wb_sent                          40736                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         40472                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     29425                       # num instructions producing a value
system.cpu.iew.wb_consumers                     46781                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.448101                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.628995                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           10385                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               859                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        68479                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.511485                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.838492                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        48970     71.51%     71.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3992      5.83%     77.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        15517     22.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        68479                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                17871                       # Number of instructions committed
system.cpu.commit.committedOps                  35026                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           7334                       # Number of memory references committed
system.cpu.commit.loads                          4306                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       3709                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1943                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     33504                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  555                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          101      0.29%      0.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            26325     75.16%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             292      0.83%     76.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.04%     76.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             10      0.03%     76.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      1.07%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.19%     77.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.31%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.61%     78.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.53%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4250     12.13%     91.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2613      7.46%     98.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           56      0.16%     98.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          415      1.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             35026                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 15517                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        98373                       # The number of ROB reads
system.cpu.rob.rob_writes                       91981                       # The number of ROB writes
system.cpu.timesIdled                             257                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           20683                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       17871                       # Number of Instructions Simulated
system.cpu.committedOps                         35026                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.053942                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.053942                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.197865                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.197865                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    55601                       # number of integer regfile reads
system.cpu.int_regfile_writes                   31920                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3786                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1483                       # number of floating regfile writes
system.cpu.cc_regfile_reads                     18658                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    13590                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   17890                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     45159000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           136.102650                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7391                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               227                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.559471                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   136.102650                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.531651                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.531651                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          216                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             60227                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            60227                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     45159000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         4253                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4253                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         2911                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2911                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data         7164                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             7164                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         7164                       # number of overall hits
system.cpu.dcache.overall_hits::total            7164                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          219                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           219                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          117                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          117                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          336                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            336                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          336                       # number of overall misses
system.cpu.dcache.overall_misses::total           336                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16656000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16656000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      9846500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9846500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     26502500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     26502500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     26502500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     26502500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         4472                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4472                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         3028                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3028                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data         7500                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         7500                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         7500                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         7500                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.048971                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.048971                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.038639                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.038639                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.044800                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044800                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.044800                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044800                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76054.794521                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76054.794521                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84158.119658                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84158.119658                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78876.488095                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78876.488095                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78876.488095                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78876.488095                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          349                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            4                       # number of writebacks
system.cpu.dcache.writebacks::total                 4                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          108                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          108                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          109                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          111                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          116                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          227                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          227                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9072500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9072500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9661500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9661500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     18734000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18734000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     18734000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18734000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024821                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024821                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038309                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038309                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030267                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030267                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030267                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030267                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81734.234234                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81734.234234                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83288.793103                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83288.793103                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82528.634361                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82528.634361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82528.634361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82528.634361                       # average overall mshr miss latency
system.cpu.dcache.replacements                     11                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     45159000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           182.033362                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3817                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               419                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.109785                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   182.033362                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.711068                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.711068                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             31787                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            31787                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     45159000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst         3398                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3398                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst         3398                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3398                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3398                       # number of overall hits
system.cpu.icache.overall_hits::total            3398                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          523                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           523                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          523                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            523                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          523                       # number of overall misses
system.cpu.icache.overall_misses::total           523                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40487000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40487000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     40487000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40487000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40487000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40487000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3921                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3921                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst         3921                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3921                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3921                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3921                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133384                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.133384                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133384                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.133384                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133384                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.133384                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77413.001912                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77413.001912                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77413.001912                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77413.001912                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77413.001912                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77413.001912                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           50                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           50                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          103                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          103                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          103                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          420                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          420                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          420                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34007000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34007000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34007000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34007000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34007000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34007000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.107116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.107116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.107116                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.107116                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.107116                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.107116                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80969.047619                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80969.047619                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80969.047619                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80969.047619                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80969.047619                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80969.047619                       # average overall mshr miss latency
system.cpu.icache.replacements                    163                       # number of replacements
system.l2bus.snoop_filter.tot_requests            821                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          178                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED     45159000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 530                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             4                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               170                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                116                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               116                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            531                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1001                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          465                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1466                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        26752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        14784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    41536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 1                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                647                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.006182                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.078445                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      643     99.38%     99.38% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      0.62%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  647                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               418500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1047500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.3                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              567500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     45159000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              362.095635                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    649                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  632                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.026899                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   225.950988                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   136.144646                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.110328                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.066477                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.176805                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          632                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          576                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.308594                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 5832                       # Number of tag accesses
system.l2cache.tags.data_accesses                5832                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     45159000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks            4                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            4                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           13                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               8                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data               5                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  13                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              8                       # number of overall hits
system.l2cache.overall_hits::.cpu.data              5                       # number of overall hits
system.l2cache.overall_hits::total                 13                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          116                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            116                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          411                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          106                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          517                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           411                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           222                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               633                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          411                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          222                       # number of overall misses
system.l2cache.overall_misses::total              633                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      9487500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      9487500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     33293000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8846000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     42139000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     33293000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     18333500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     51626500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     33293000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     18333500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     51626500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks            4                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            4                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          116                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          116                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          419                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          111                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          530                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          419                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          227                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             646                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          419                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          227                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            646                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.980907                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.954955                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.975472                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.980907                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.977974                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.979876                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.980907                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.977974                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.979876                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 81788.793103                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 81788.793103                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 81004.866180                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 83452.830189                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 81506.769826                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 81004.866180                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 82583.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 81558.451817                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 81004.866180                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 82583.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 81558.451817                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          116                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          116                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          411                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          106                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          517                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          411                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          222                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          633                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          411                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          222                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          633                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      9255500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      9255500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     32473000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8634000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     41107000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     32473000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     17889500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     50362500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     32473000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     17889500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     50362500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.980907                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.954955                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.975472                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.980907                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.977974                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.979876                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.980907                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.977974                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.979876                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 79788.793103                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 79788.793103                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 79009.732360                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81452.830189                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 79510.638298                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 79009.732360                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 80583.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 79561.611374                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 79009.732360                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 80583.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 79561.611374                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            632                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED     45159000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 516                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                116                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               116                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            516                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1264                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        40448                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                632                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      632    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  632                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               316000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1580000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               3.5                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED     45159000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              362.137620                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    632                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  632                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   225.978225                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   136.159394                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.013793                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.008311                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.022103                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          632                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          576                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.038574                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                10744                       # Number of tag accesses
system.l3cache.tags.data_accesses               10744                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED     45159000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          116                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            116                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          410                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          106                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          516                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           410                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           222                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               632                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          410                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          222                       # number of overall misses
system.l3cache.overall_misses::total              632                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data      8211500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total      8211500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     28783000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      7680000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     36463000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     28783000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     15891500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     44674500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     28783000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     15891500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     44674500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          116                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          116                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          410                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          106                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          516                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          410                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          222                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             632                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          410                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          222                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            632                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 70788.793103                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 70788.793103                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 70202.439024                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 72452.830189                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 70664.728682                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 70202.439024                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 71583.333333                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 70687.500000                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 70202.439024                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 71583.333333                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 70687.500000                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          116                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          116                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          410                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          106                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          516                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          410                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          222                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          632                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          410                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          222                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          632                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data      7979500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total      7979500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     27963000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7468000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     35431000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     27963000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     15447500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     43410500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     27963000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     15447500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     43410500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 68788.793103                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 68788.793103                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 68202.439024                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70452.830189                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 68664.728682                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 68202.439024                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 69583.333333                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 68687.500000                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 68202.439024                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 69583.333333                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 68687.500000                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           632                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     45159000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                516                       # Transaction distribution
system.membus.trans_dist::ReadExReq               116                       # Transaction distribution
system.membus.trans_dist::ReadExResp              116                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           516                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        40448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        40448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   40448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               632                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     632    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 632                       # Request fanout histogram
system.membus.reqLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1715000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
