
set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6F17C8
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 12.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:38:44  AUGUST 28, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "17.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 256
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_C3 -to vga_out_b[0]
set_location_assignment PIN_D4 -to vga_out_b[1]
set_location_assignment PIN_D3 -to vga_out_b[2]
set_location_assignment PIN_E5 -to vga_out_b[3]
set_location_assignment PIN_F6 -to vga_out_b[4]
set_location_assignment PIN_F5 -to vga_out_g[0]
set_location_assignment PIN_G5 -to vga_out_g[1]
set_location_assignment PIN_F7 -to vga_out_g[2]
set_location_assignment PIN_K8 -to vga_out_g[3]
set_location_assignment PIN_L8 -to vga_out_g[4]
set_location_assignment PIN_J6 -to vga_out_g[5]
set_location_assignment PIN_L6 -to vga_out_hs
set_location_assignment PIN_K6 -to vga_out_r[0]
set_location_assignment PIN_K5 -to vga_out_r[1]
set_location_assignment PIN_L7 -to vga_out_r[2]
set_location_assignment PIN_L3 -to vga_out_r[3]
set_location_assignment PIN_L4 -to vga_out_r[4]
set_location_assignment PIN_N3 -to vga_out_vs
set_location_assignment PIN_E1 -to clk
set_location_assignment PIN_N13 -to rst_n
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE output_files/stp1.stp
set_location_assignment PIN_T11 -to ad7606_busy
set_location_assignment PIN_T13 -to ad7606_convstab
set_location_assignment PIN_R10 -to ad7606_cs
set_location_assignment PIN_T8 -to ad7606_data[0]
set_location_assignment PIN_R7 -to ad7606_data[1]
set_location_assignment PIN_T7 -to ad7606_data[2]
set_location_assignment PIN_R6 -to ad7606_data[3]
set_location_assignment PIN_T6 -to ad7606_data[4]
set_location_assignment PIN_R5 -to ad7606_data[5]
set_location_assignment PIN_T5 -to ad7606_data[6]
set_location_assignment PIN_R4 -to ad7606_data[7]
set_location_assignment PIN_T4 -to ad7606_data[8]
set_location_assignment PIN_R3 -to ad7606_data[9]
set_location_assignment PIN_T3 -to ad7606_data[10]
set_location_assignment PIN_P3 -to ad7606_data[11]
set_location_assignment PIN_T2 -to ad7606_data[12]
set_location_assignment PIN_M9 -to ad7606_data[13]
set_location_assignment PIN_L10 -to ad7606_data[14]
set_location_assignment PIN_L9 -to ad7606_data[15]
set_location_assignment PIN_R13 -to ad7606_os[0]
set_location_assignment PIN_T14 -to ad7606_os[1]
set_location_assignment PIN_R12 -to ad7606_os[2]
set_location_assignment PIN_T12 -to ad7606_rd
set_location_assignment PIN_R11 -to ad7606_reset
set_location_assignment PIN_R9 -to ad7606_first_data
set_global_assignment -name SDC_FILE ad7606_vga_test.sdc
set_global_assignment -name VERILOG_FILE src/ad7606_sample.v
set_global_assignment -name VERILOG_FILE src/ad7606_if.v
set_global_assignment -name VERILOG_FILE src/grid_display.v
set_global_assignment -name VERILOG_FILE src/ip_core/video_pll.v
set_global_assignment -name VERILOG_FILE src/wav_display.v
set_global_assignment -name VERILOG_FILE src/video_define.v
set_global_assignment -name VERILOG_FILE src/top.v
set_global_assignment -name VERILOG_FILE src/timing_gen_xy.v
set_global_assignment -name VERILOG_FILE src/dp_ram.v
set_global_assignment -name VERILOG_FILE src/color_bar.v
set_global_assignment -name SIGNALTAP_FILE output_files/stp1.stp
set_global_assignment -name QIP_FILE src/ip_core/dpram1024x8.qip
set_global_assignment -name QIP_FILE src/ip_core/adc_pll.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top