
- [Ravi Iyer](http://dblp2.uni-trier.de/pers/hd/i/Iyer:Ravi), [Qing Yang](http://dblp2.uni-trier.de/pers/hd/y/Yang:Qing), [Antonio González](http://dblp2.uni-trier.de/pers/hd/g/Gonz=aacute=lez_0001:Antonio):
  38th International Symposium on Computer Architecture (ISCA 2011), June 4-8, 2011, San Jose, CA, USA. ACM 2011, ISBN 978-1-4503-0472-6

## Novel architectures

- [Atif Hashmi](http://dblp2.uni-trier.de/pers/hd/h/Hashmi:Atif), [Hugues Berry](http://dblp2.uni-trier.de/pers/hd/b/Berry:Hugues), [Olivier Temam](http://dblp2.uni-trier.de/pers/hd/t/Temam:Olivier), [Mikko H. Lipasti](http://dblp2.uni-trier.de/pers/hd/l/Lipasti:Mikko_H=):
  Automatic abstraction and fault tolerance in cortical microachitectures. 1-10

- [Niket Kumar Choudhary](http://dblp2.uni-trier.de/pers/hd/c/Choudhary:Niket_Kumar), [Salil V. Wadhavkar](http://dblp2.uni-trier.de/pers/hd/w/Wadhavkar:Salil_V=), [Tanmay A. Shah](http://dblp2.uni-trier.de/pers/hd/s/Shah:Tanmay_A=), [Hiran Mayukh](http://dblp2.uni-trier.de/pers/hd/m/Mayukh:Hiran), [Jayneel Gandhi](http://dblp2.uni-trier.de/pers/hd/g/Gandhi:Jayneel), [Brandon H. Dwiel](http://dblp2.uni-trier.de/pers/hd/d/Dwiel:Brandon_H=), [Sandeep Navada](http://dblp2.uni-trier.de/pers/hd/n/Navada:Sandeep), [Hashem Hashemi Najaf-abadi](http://dblp2.uni-trier.de/pers/hd/n/Najaf=abadi:Hashem_Hashemi), [Eric Rotenberg](http://dblp2.uni-trier.de/pers/hd/r/Rotenberg:Eric):
  FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template. 11-22

- [Erika Gunadi](http://dblp2.uni-trier.de/pers/hd/g/Gunadi:Erika), [Mikko H. Lipasti](http://dblp2.uni-trier.de/pers/hd/l/Lipasti:Mikko_H=):
  CRIB: consolidated rename, issue, and bypass. 23-32

## Parallel architectures I

- [Rishi Agarwal](http://dblp2.uni-trier.de/pers/hd/a/Agarwal:Rishi), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep):
  FlexBulk: intelligently forming atomic blocks in blocked-execution multiprocessors to minimize squashes. 33-44

- [Youngjin Kwon](http://dblp2.uni-trier.de/pers/hd/k/Kwon:Youngjin), [Changdae Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Changdae), [Seungryoul Maeng](http://dblp2.uni-trier.de/pers/hd/m/Maeng:Seungryoul), [Jaehyuk Huh](http://dblp2.uni-trier.de/pers/hd/h/Huh:Jaehyuk):
  **Virtualizing performance asymmetric multi-core systems**. 45-56

## Caches

- [Daniel Sanchez](http://dblp2.uni-trier.de/pers/hd/s/Sanchez:Daniel), [Christos Kozyrakis](http://dblp2.uni-trier.de/pers/hd/k/Kozyrakis:Christos):
  **Vantage: scalable and efficient fine-grain cache partitioning**. 57-68

- [Asit K. Mishra](http://dblp2.uni-trier.de/pers/hd/m/Mishra:Asit_K=), [Xiangyu Dong](http://dblp2.uni-trier.de/pers/hd/d/Dong:Xiangyu), [Guangyu Sun](http://dblp2.uni-trier.de/pers/hd/s/Sun:Guangyu), [Yuan Xie](http://dblp2.uni-trier.de/pers/hd/x/Xie_0001:Yuan), [Narayanan Vijaykrishnan](http://dblp2.uni-trier.de/pers/hd/v/Vijaykrishnan:Narayanan), [Chita R. Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Chita_R=):
  **Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs**. 69-80

- [Jayesh Gaur](http://dblp2.uni-trier.de/pers/hd/g/Gaur:Jayesh), [Mainak Chaudhuri](http://dblp2.uni-trier.de/pers/hd/c/Chaudhuri:Mainak), [Sreenivas Subramoney](http://dblp2.uni-trier.de/pers/hd/s/Subramoney:Sreenivas):
  **Bypass and insertion algorithms for exclusive last-level caches**. 81-92

- [Blas Cuesta](http://dblp2.uni-trier.de/pers/hd/c/Cuesta:Blas), [Alberto Ros](http://dblp2.uni-trier.de/pers/hd/r/Ros:Alberto), [María Engracia Gómez](http://dblp2.uni-trier.de/pers/hd/g/G=oacute=mez:Mar=iacute=a_Engracia), [Antonio Robles](http://dblp2.uni-trier.de/pers/hd/r/Robles:Antonio), [José Duato](http://dblp2.uni-trier.de/pers/hd/d/Duato:Jos=eacute=):
  **Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks**. 93-104

## Parallel architectures II

- [Jungju Oh](http://dblp2.uni-trier.de/pers/hd/o/Oh:Jungju), [Milos Prvulovic](http://dblp2.uni-trier.de/pers/hd/p/Prvulovic:Milos), [Alenka G. Zajic](http://dblp2.uni-trier.de/pers/hd/z/Zajic:Alenka_G=):
  TLSync: support for multiple fast barriers using on-chip transmission lines. 105-116

- [Neal Clayton Crago](http://dblp2.uni-trier.de/pers/hd/c/Crago:Neal_Clayton), [Sanjay J. Patel](http://dblp2.uni-trier.de/pers/hd/p/Patel:Sanjay_J=):
  OUTRIDER: efficient memory latency tolerance with decoupled strands. 117-128

- [Yunsup Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Yunsup), [Rimas Avizienis](http://dblp2.uni-trier.de/pers/hd/a/Avizienis:Rimas), [Alex Bishara](http://dblp2.uni-trier.de/pers/hd/b/Bishara:Alex), [Richard Xia](http://dblp2.uni-trier.de/pers/hd/x/Xia:Richard), [Derek Lockhart](http://dblp2.uni-trier.de/pers/hd/l/Lockhart:Derek), [Christopher Batten](http://dblp2.uni-trier.de/pers/hd/b/Batten:Christopher), [Krste Asanovic](http://dblp2.uni-trier.de/pers/hd/a/Asanovic:Krste):
  Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators. 129-140

- [Eiman Ebrahimi](http://dblp2.uni-trier.de/pers/hd/e/Ebrahimi:Eiman), [Chang Joo Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Chang_Joo), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur), [Yale N. Patt](http://dblp2.uni-trier.de/pers/hd/p/Patt:Yale_N=):
  **Prefetch-aware shared resource management for multi-core systems**. 141-152

## Dependable architectures

- [Rishi Agarwal](http://dblp2.uni-trier.de/pers/hd/a/Agarwal:Rishi), [Pranav Garg](http://dblp2.uni-trier.de/pers/hd/g/Garg_0001:Pranav), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep):
  Rebound: scalable checkpointing for coherent shared memory. 153-164

- [Joseph L. Greathouse](http://dblp2.uni-trier.de/pers/hd/g/Greathouse:Joseph_L=), [Zhiqiang Ma](http://dblp2.uni-trier.de/pers/hd/m/Ma:Zhiqiang), [Matthew I. Frank](http://dblp2.uni-trier.de/pers/hd/f/Frank:Matthew_I=), [Ramesh Peri](http://dblp2.uni-trier.de/pers/hd/p/Peri:Ramesh), [Todd M. Austin](http://dblp2.uni-trier.de/pers/hd/a/Austin:Todd_M=):
  Demand-driven software race detection using hardware performance counters. 165-176

## Security

- [Siddhartha Chhabra](http://dblp2.uni-trier.de/pers/hd/c/Chhabra:Siddhartha), [Yan Solihin](http://dblp2.uni-trier.de/pers/hd/s/Solihin:Yan):
  **i-NVMM: a secure non-volatile main memory system with incremental encryption**. 177-188

- [Mohit Tiwari](http://dblp2.uni-trier.de/pers/hd/t/Tiwari:Mohit), [Jason Oberg](http://dblp2.uni-trier.de/pers/hd/o/Oberg:Jason), [Xun Li](http://dblp2.uni-trier.de/pers/hd/l/Li_0001:Xun), [Jonathan Valamehr](http://dblp2.uni-trier.de/pers/hd/v/Valamehr:Jonathan), [Timothy E. Levin](http://dblp2.uni-trier.de/pers/hd/l/Levin:Timothy_E=), [Ben Hardekopf](http://dblp2.uni-trier.de/pers/hd/h/Hardekopf:Ben), [Ryan Kastner](http://dblp2.uni-trier.de/pers/hd/k/Kastner:Ryan), [Frederic T. Chong](http://dblp2.uni-trier.de/pers/hd/c/Chong:Frederic_T=), [Timothy Sherwood](http://dblp2.uni-trier.de/pers/hd/s/Sherwood:Timothy):
  Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security. 189-200

## Reliability

- [Shuou Nomura](http://dblp2.uni-trier.de/pers/hd/n/Nomura:Shuou), [Matthew D. Sinclair](http://dblp2.uni-trier.de/pers/hd/s/Sinclair:Matthew_D=), [Chen-Han Ho](http://dblp2.uni-trier.de/pers/hd/h/Ho:Chen=Han), [Venkatraman Govindaraju](http://dblp2.uni-trier.de/pers/hd/g/Govindaraju:Venkatraman), [Marc de Kruijf](http://dblp2.uni-trier.de/pers/hd/k/Kruijf:Marc_de), [Karthikeyan Sankaralingam](http://dblp2.uni-trier.de/pers/hd/s/Sankaralingam:Karthikeyan):
  Sampling + DMR: practical and low-overhead permanent fault detection. 201-212

- [Sangeetha Sudhakrishnan](http://dblp2.uni-trier.de/pers/hd/s/Sudhakrishnan:Sangeetha), [Rigo Dicochea](http://dblp2.uni-trier.de/pers/hd/d/Dicochea:Rigo), [Jose Renau](http://dblp2.uni-trier.de/pers/hd/r/Renau:Jose):
  Releasing efficient beta cores to market early. 213-222

- [Mehrtash Manoochehri](http://dblp2.uni-trier.de/pers/hd/m/Manoochehri:Mehrtash), [Murali Annavaram](http://dblp2.uni-trier.de/pers/hd/a/Annavaram:Murali), [Michel Dubois](http://dblp2.uni-trier.de/pers/hd/d/Dubois:Michel):
  CPPC: correctable parity protected cache. 223-234

## Multithreading

- [Mark Gebhart](http://dblp2.uni-trier.de/pers/hd/g/Gebhart:Mark), [Daniel R. Johnson](http://dblp2.uni-trier.de/pers/hd/j/Johnson:Daniel_R=), [David Tarjan](http://dblp2.uni-trier.de/pers/hd/t/Tarjan:David), [Stephen W. Keckler](http://dblp2.uni-trier.de/pers/hd/k/Keckler:Stephen_W=), [William J. Dally](http://dblp2.uni-trier.de/pers/hd/d/Dally:William_J=), [Erik Lindholm](http://dblp2.uni-trier.de/pers/hd/l/Lindholm:Erik), [Kevin Skadron](http://dblp2.uni-trier.de/pers/hd/s/Skadron:Kevin):
  Energy-efficient mechanisms for managing thread context in throughput processors. 235-246

- [Wing-Kei S. Yu](http://dblp2.uni-trier.de/pers/hd/y/Yu:Wing=Kei_S=), [Ruirui C. Huang](http://dblp2.uni-trier.de/pers/hd/h/Huang:Ruirui_C=), [Sarah Q. Xu](http://dblp2.uni-trier.de/pers/hd/x/Xu:Sarah_Q=), [Sung-En Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Sung=En), [Edwin Kan](http://dblp2.uni-trier.de/pers/hd/k/Kan:Edwin), [G. Edward Suh](http://dblp2.uni-trier.de/pers/hd/s/Suh:G=_Edward):
  **SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading**. 247-258

## On-chip networks I

- [Binzhang Fu](http://dblp2.uni-trier.de/pers/hd/f/Fu:Binzhang), [Yinhe Han](http://dblp2.uni-trier.de/pers/hd/h/Han:Yinhe), [Jun Ma](http://dblp2.uni-trier.de/pers/hd/m/Ma:Jun), [Huawei Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Huawei), [Xiaowei Li](http://dblp2.uni-trier.de/pers/hd/l/Li_0001:Xiaowei):
  An abacus turn model for time/space-efficient reconfigurable routing. 259-270

- [Aaron Carpenter](http://dblp2.uni-trier.de/pers/hd/c/Carpenter:Aaron), [Jianyun Hu](http://dblp2.uni-trier.de/pers/hd/h/Hu:Jianyun), [Jie Xu](http://dblp2.uni-trier.de/pers/hd/x/Xu:Jie), [Michael C. Huang](http://dblp2.uni-trier.de/pers/hd/h/Huang:Michael_C=), [Hui Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Hui):
  A case for globally shared-medium on-chip interconnect. 271-282

## Memory

- [Lingjia Tang](http://dblp2.uni-trier.de/pers/hd/t/Tang:Lingjia), [Jason Mars](http://dblp2.uni-trier.de/pers/hd/m/Mars:Jason), [Neil Vachharajani](http://dblp2.uni-trier.de/pers/hd/v/Vachharajani:Neil), [Robert Hundt](http://dblp2.uni-trier.de/pers/hd/h/Hundt:Robert), [Mary Lou Soffa](http://dblp2.uni-trier.de/pers/hd/s/Soffa:Mary_Lou):
  The impact of memory subsystem resource sharing on datacenter applications. 283-294

- [Doe Hyun Yoon](http://dblp2.uni-trier.de/pers/hd/y/Yoon:Doe_Hyun), [Min Kyu Jeong](http://dblp2.uni-trier.de/pers/hd/j/Jeong:Min_Kyu), [Mattan Erez](http://dblp2.uni-trier.de/pers/hd/e/Erez:Mattan):
  **Adaptive granularity memory systems: a tradeoff between storage efficiency and throughput**. 295-306

- [Thomas W. Barr](http://dblp2.uni-trier.de/pers/hd/b/Barr:Thomas_W=), [Alan L. Cox](http://dblp2.uni-trier.de/pers/hd/c/Cox:Alan_L=), [Scott Rixner](http://dblp2.uni-trier.de/pers/hd/r/Rixner:Scott):
  **SpecTLB: a mechanism for speculative address translation**. 307-318

## Power I

- [David Meisner](http://dblp2.uni-trier.de/pers/hd/m/Meisner:David), [Christopher M. Sadler](http://dblp2.uni-trier.de/pers/hd/s/Sadler:Christopher_M=), [Luiz André Barroso](http://dblp2.uni-trier.de/pers/hd/b/Barroso:Luiz_Andr=eacute=), [Wolf-Dietrich Weber](http://dblp2.uni-trier.de/pers/hd/w/Weber:Wolf=Dietrich), [Thomas F. Wenisch](http://dblp2.uni-trier.de/pers/hd/w/Wenisch:Thomas_F=):
  Power management of online data-intensive services. 319-330

- [Susmit Biswas](http://dblp2.uni-trier.de/pers/hd/b/Biswas:Susmit), [Mohit Tiwari](http://dblp2.uni-trier.de/pers/hd/t/Tiwari:Mohit), [Timothy Sherwood](http://dblp2.uni-trier.de/pers/hd/s/Sherwood:Timothy), [Luke Theogarajan](http://dblp2.uni-trier.de/pers/hd/t/Theogarajan:Luke), [Frederic T. Chong](http://dblp2.uni-trier.de/pers/hd/c/Chong:Frederic_T=):
  Fighting fire with fire: modeling the datacenter-scale effects of targeted superlattice thermal management. 331-340

- [Sriram Govindan](http://dblp2.uni-trier.de/pers/hd/g/Govindan:Sriram), [Anand Sivasubramaniam](http://dblp2.uni-trier.de/pers/hd/s/Sivasubramaniam:Anand), [Bhuvan Urgaonkar](http://dblp2.uni-trier.de/pers/hd/u/Urgaonkar:Bhuvan):
  Benefits and limitations of tapping into stored energy for datacenters. 341-352

## Architecture modeling and evaluation

- [John Demme](http://dblp2.uni-trier.de/pers/hd/d/Demme:John), [Simha Sethumadhavan](http://dblp2.uni-trier.de/pers/hd/s/Sethumadhavan:Simha):
  **Rapid identification of architectural bottlenecks via precise event counting**. 353-364

- [Hadi Esmaeilzadeh](http://dblp2.uni-trier.de/pers/hd/e/Esmaeilzadeh:Hadi), [Emily R. Blem](http://dblp2.uni-trier.de/pers/hd/b/Blem:Emily_R=), [Renée St. Amant](http://dblp2.uni-trier.de/pers/hd/a/Amant:Ren=eacute=e_St=), [Karthikeyan Sankaralingam](http://dblp2.uni-trier.de/pers/hd/s/Sankaralingam:Karthikeyan), [Doug Burger](http://dblp2.uni-trier.de/pers/hd/b/Burger:Doug):
  **Dark silicon and the end of multicore scaling**. 365-376

- [Guangyu Sun](http://dblp2.uni-trier.de/pers/hd/s/Sun:Guangyu), [Christopher J. Hughes](http://dblp2.uni-trier.de/pers/hd/h/Hughes:Christopher_J=), [Changkyu Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Changkyu), [Jishen Zhao](http://dblp2.uni-trier.de/pers/hd/z/Zhao:Jishen), [Cong Xu](http://dblp2.uni-trier.de/pers/hd/x/Xu:Cong), [Yuan Xie](http://dblp2.uni-trier.de/pers/hd/x/Xie_0001:Yuan), [Yen-Kuang Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Yen=Kuang):
  **Moguls: a model to explore the memory hierarchy for bandwidth improvements**. 377-388

## On-chip networks II

- [Asit K. Mishra](http://dblp2.uni-trier.de/pers/hd/m/Mishra:Asit_K=), [Narayanan Vijaykrishnan](http://dblp2.uni-trier.de/pers/hd/v/Vijaykrishnan:Narayanan), [Chita R. Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Chita_R=):
  A case for heterogeneous on-chip interconnects for CMPs. 389-400

- [Boris Grot](http://dblp2.uni-trier.de/pers/hd/g/Grot:Boris), [Joel Hestness](http://dblp2.uni-trier.de/pers/hd/h/Hestness:Joel), [Stephen W. Keckler](http://dblp2.uni-trier.de/pers/hd/k/Keckler:Stephen_W=), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur):
  Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees. 401-412

- [Sheng Ma](http://dblp2.uni-trier.de/pers/hd/m/Ma:Sheng), [Natalie D. Enright Jerger](http://dblp2.uni-trier.de/pers/hd/j/Jerger:Natalie_D=_Enright), [Zhiying Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Zhiying):
  DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip. 413-424

## Photonics

- [Aniruddha N. Udipi](http://dblp2.uni-trier.de/pers/hd/u/Udipi:Aniruddha_N=), [Naveen Muralimanohar](http://dblp2.uni-trier.de/pers/hd/m/Muralimanohar:Naveen), [Rajeev Balasubramonian](http://dblp2.uni-trier.de/pers/hd/b/Balasubramonian:Rajeev), [Al Davis](http://dblp2.uni-trier.de/pers/hd/d/Davis:Al), [Norman P. Jouppi](http://dblp2.uni-trier.de/pers/hd/j/Jouppi:Norman_P=):
  Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems. 425-436

- [Nathan L. Binkert](http://dblp2.uni-trier.de/pers/hd/b/Binkert:Nathan_L=), [Al Davis](http://dblp2.uni-trier.de/pers/hd/d/Davis:Al), [Norman P. Jouppi](http://dblp2.uni-trier.de/pers/hd/j/Jouppi:Norman_P=), [Moray McLaren](http://dblp2.uni-trier.de/pers/hd/m/McLaren:Moray), [Naveen Muralimanohar](http://dblp2.uni-trier.de/pers/hd/m/Muralimanohar:Naveen), [Robert Schreiber](http://dblp2.uni-trier.de/pers/hd/s/Schreiber:Robert), [Jung Ho Ahn](http://dblp2.uni-trier.de/pers/hd/a/Ahn:Jung_Ho):
  The role of optics in future high radix switch design. 437-448

- [Kai Ma](http://dblp2.uni-trier.de/pers/hd/m/Ma:Kai), [Xue Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Xue), [Ming Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen_0002:Ming), [Xiaorui Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Xiaorui):
  Scalable power control for many-core architectures running multi-threaded applications. 449-460

- [Alaa R. Alameldeen](http://dblp2.uni-trier.de/pers/hd/a/Alameldeen:Alaa_R=), [Ilya Wagner](http://dblp2.uni-trier.de/pers/hd/w/Wagner:Ilya), [Zeshan Chishti](http://dblp2.uni-trier.de/pers/hd/c/Chishti:Zeshan), [Wei Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Wei), [Chris Wilkerson](http://dblp2.uni-trier.de/pers/hd/w/Wilkerson:Chris), [Shih-Lien Lu](http://dblp2.uni-trier.de/pers/hd/l/Lu:Shih=Lien):
  Energy-efficient cache design using variable-strength error-correcting codes. 461-472