<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › block › umem.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>umem.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file contains defines for the</span>
<span class="cm"> *   Micro Memory MM5415</span>
<span class="cm"> * family PCI Memory Module with Battery Backup.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright Micro Memory INC 2001.  All rights reserved.</span>
<span class="cm"> * Release under the terms of the GNU GENERAL PUBLIC LICENSE version 2.</span>
<span class="cm"> * See the file COPYING.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _DRIVERS_BLOCK_MM_H</span>
<span class="cp">#define _DRIVERS_BLOCK_MM_H</span>


<span class="cp">#define IRQ_TIMEOUT (1 * HZ)</span>

<span class="cm">/* CSR register definition */</span>
<span class="cp">#define MEMCTRLSTATUS_MAGIC	0x00</span>
<span class="cp">#define  MM_MAGIC_VALUE		(unsigned char)0x59</span>

<span class="cp">#define MEMCTRLSTATUS_BATTERY	0x04</span>
<span class="cp">#define  BATTERY_1_DISABLED	0x01</span>
<span class="cp">#define  BATTERY_1_FAILURE	0x02</span>
<span class="cp">#define  BATTERY_2_DISABLED	0x04</span>
<span class="cp">#define  BATTERY_2_FAILURE	0x08</span>

<span class="cp">#define MEMCTRLSTATUS_MEMORY	0x07</span>
<span class="cp">#define  MEM_128_MB		0xfe</span>
<span class="cp">#define  MEM_256_MB		0xfc</span>
<span class="cp">#define  MEM_512_MB		0xf8</span>
<span class="cp">#define  MEM_1_GB		0xf0</span>
<span class="cp">#define  MEM_2_GB		0xe0</span>

<span class="cp">#define MEMCTRLCMD_LEDCTRL	0x08</span>
<span class="cp">#define  LED_REMOVE		2</span>
<span class="cp">#define  LED_FAULT		4</span>
<span class="cp">#define  LED_POWER		6</span>
<span class="cp">#define	 LED_FLIP		255</span>
<span class="cp">#define  LED_OFF		0x00</span>
<span class="cp">#define  LED_ON			0x01</span>
<span class="cp">#define  LED_FLASH_3_5		0x02</span>
<span class="cp">#define  LED_FLASH_7_0		0x03</span>
<span class="cp">#define  LED_POWER_ON		0x00</span>
<span class="cp">#define  LED_POWER_OFF		0x01</span>
<span class="cp">#define  USER_BIT1		0x01</span>
<span class="cp">#define  USER_BIT2		0x02</span>

<span class="cp">#define MEMORY_INITIALIZED	USER_BIT1</span>

<span class="cp">#define MEMCTRLCMD_ERRCTRL	0x0C</span>
<span class="cp">#define  EDC_NONE_DEFAULT	0x00</span>
<span class="cp">#define  EDC_NONE		0x01</span>
<span class="cp">#define  EDC_STORE_READ		0x02</span>
<span class="cp">#define  EDC_STORE_CORRECT	0x03</span>

<span class="cp">#define MEMCTRLCMD_ERRCNT	0x0D</span>
<span class="cp">#define MEMCTRLCMD_ERRSTATUS	0x0E</span>

<span class="cp">#define ERROR_DATA_LOG		0x20</span>
<span class="cp">#define ERROR_ADDR_LOG		0x28</span>
<span class="cp">#define ERROR_COUNT		0x3D</span>
<span class="cp">#define ERROR_SYNDROME		0x3E</span>
<span class="cp">#define ERROR_CHECK		0x3F</span>

<span class="cp">#define DMA_PCI_ADDR		0x40</span>
<span class="cp">#define DMA_LOCAL_ADDR		0x48</span>
<span class="cp">#define DMA_TRANSFER_SIZE	0x50</span>
<span class="cp">#define DMA_DESCRIPTOR_ADDR	0x58</span>
<span class="cp">#define DMA_SEMAPHORE_ADDR	0x60</span>
<span class="cp">#define DMA_STATUS_CTRL		0x68</span>
<span class="cp">#define  DMASCR_GO		0x00001</span>
<span class="cp">#define  DMASCR_TRANSFER_READ	0x00002</span>
<span class="cp">#define  DMASCR_CHAIN_EN	0x00004</span>
<span class="cp">#define  DMASCR_SEM_EN		0x00010</span>
<span class="cp">#define  DMASCR_DMA_COMP_EN	0x00020</span>
<span class="cp">#define  DMASCR_CHAIN_COMP_EN	0x00040</span>
<span class="cp">#define  DMASCR_ERR_INT_EN	0x00080</span>
<span class="cp">#define  DMASCR_PARITY_INT_EN	0x00100</span>
<span class="cp">#define  DMASCR_ANY_ERR		0x00800</span>
<span class="cp">#define  DMASCR_MBE_ERR		0x01000</span>
<span class="cp">#define  DMASCR_PARITY_ERR_REP	0x02000</span>
<span class="cp">#define  DMASCR_PARITY_ERR_DET	0x04000</span>
<span class="cp">#define  DMASCR_SYSTEM_ERR_SIG	0x08000</span>
<span class="cp">#define  DMASCR_TARGET_ABT	0x10000</span>
<span class="cp">#define  DMASCR_MASTER_ABT	0x20000</span>
<span class="cp">#define  DMASCR_DMA_COMPLETE	0x40000</span>
<span class="cp">#define  DMASCR_CHAIN_COMPLETE	0x80000</span>

<span class="cm">/*</span>
<span class="cm">3.SOME PCs HAVE HOST BRIDGES WHICH APPARENTLY DO NOT CORRECTLY HANDLE</span>
<span class="cm">READ-LINE (0xE) OR READ-MULTIPLE (0xC) PCI COMMAND CODES DURING DMA</span>
<span class="cm">TRANSFERS. IN OTHER SYSTEMS THESE COMMAND CODES WILL CAUSE THE HOST BRIDGE</span>
<span class="cm">TO ALLOW LONGER BURSTS DURING DMA READ OPERATIONS. THE UPPER FOUR BITS</span>
<span class="cm">(31..28) OF THE DMA CSR HAVE BEEN MADE PROGRAMMABLE, SO THAT EITHER A 0x6,</span>
<span class="cm">AN 0xE OR A 0xC CAN BE WRITTEN TO THEM TO SET THE COMMAND CODE USED DURING</span>
<span class="cm">DMA READ OPERATIONS.</span>
<span class="cm">*/</span>
<span class="cp">#define        DMASCR_READ   0x60000000</span>
<span class="cp">#define        DMASCR_READLINE   0xE0000000</span>
<span class="cp">#define        DMASCR_READMULTI   0xC0000000</span>


<span class="cp">#define DMASCR_ERROR_MASK	(DMASCR_MASTER_ABT | DMASCR_TARGET_ABT | DMASCR_SYSTEM_ERR_SIG | DMASCR_PARITY_ERR_DET | DMASCR_MBE_ERR | DMASCR_ANY_ERR)</span>
<span class="cp">#define DMASCR_HARD_ERROR	(DMASCR_MASTER_ABT | DMASCR_TARGET_ABT | DMASCR_SYSTEM_ERR_SIG | DMASCR_PARITY_ERR_DET | DMASCR_MBE_ERR)</span>

<span class="cp">#define WINDOWMAP_WINNUM	0x7B</span>

<span class="cp">#define DMA_READ_FROM_HOST 0</span>
<span class="cp">#define DMA_WRITE_TO_HOST 1</span>

<span class="k">struct</span> <span class="n">mm_dma_desc</span> <span class="p">{</span>
	<span class="n">__le64</span>	<span class="n">pci_addr</span><span class="p">;</span>
	<span class="n">__le64</span>	<span class="n">local_addr</span><span class="p">;</span>
	<span class="n">__le32</span>	<span class="n">transfer_size</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">zero1</span><span class="p">;</span>
	<span class="n">__le64</span>	<span class="n">next_desc_addr</span><span class="p">;</span>
	<span class="n">__le64</span>	<span class="n">sem_addr</span><span class="p">;</span>
	<span class="n">__le32</span>	<span class="n">control_bits</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">zero2</span><span class="p">;</span>

	<span class="n">dma_addr_t</span> <span class="n">data_dma_handle</span><span class="p">;</span>

	<span class="cm">/* Copy of the bits */</span>
	<span class="n">__le64</span>	<span class="n">sem_control_bits</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">aligned</span><span class="p">(</span><span class="mi">8</span><span class="p">)));</span>

<span class="cm">/* bits for card-&gt;flags */</span>
<span class="cp">#define UM_FLAG_DMA_IN_REGS		1</span>
<span class="cp">#define UM_FLAG_NO_BYTE_STATUS		2</span>
<span class="cp">#define UM_FLAG_NO_BATTREG		4</span>
<span class="cp">#define	UM_FLAG_NO_BATT			8</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
