
LAB_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002aa0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002bac  08002bac  00012bac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002bd0  08002bd0  0002008c  2**0
                  CONTENTS
  4 .ARM          00000000  08002bd0  08002bd0  0002008c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002bd0  08002bd0  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002bd0  08002bd0  00012bd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002bd4  08002bd4  00012bd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08002bd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000dc  2000008c  08002c64  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000168  08002c64  00020168  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009a22  00000000  00000000  000200b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c01  00000000  00000000  00029ad7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ac0  00000000  00000000  0002b6d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009a8  00000000  00000000  0002c198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016fcd  00000000  00000000  0002cb40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c2ff  00000000  00000000  00043b0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008274b  00000000  00000000  0004fe0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d2557  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029e0  00000000  00000000  000d25ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000008c 	.word	0x2000008c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002b94 	.word	0x08002b94

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000090 	.word	0x20000090
 8000148:	08002b94 	.word	0x08002b94

0800014c <isButtonPressed>:
int TimerForPressKey = 200;

int button_flag[number_button] = {0};

int isButtonPressed(int index)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (button_flag[index] == 1)
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
	{
		button_flag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	200000a8 	.word	0x200000a8

08000180 <subProcess>:

void subProcess(int index)
{
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	button_flag[index] = 1;
 8000188:	4a04      	ldr	r2, [pc, #16]	; (800019c <subProcess+0x1c>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	2101      	movs	r1, #1
 800018e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	200000a8 	.word	0x200000a8

080001a0 <getKeyInput>:

void getKeyInput()
{
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
	for (int i = 1; i <= 3; i++)
 80001a6:	2301      	movs	r3, #1
 80001a8:	607b      	str	r3, [r7, #4]
 80001aa:	e077      	b.n	800029c <getKeyInput+0xfc>
	{
		KeyReg0[i] = KeyReg1[i];
 80001ac:	4a3f      	ldr	r2, [pc, #252]	; (80002ac <getKeyInput+0x10c>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	493e      	ldr	r1, [pc, #248]	; (80002b0 <getKeyInput+0x110>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg2[i];
 80001bc:	4a3d      	ldr	r2, [pc, #244]	; (80002b4 <getKeyInput+0x114>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001c4:	4939      	ldr	r1, [pc, #228]	; (80002ac <getKeyInput+0x10c>)
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		if (i == 1)
 80001cc:	687b      	ldr	r3, [r7, #4]
 80001ce:	2b01      	cmp	r3, #1
 80001d0:	d108      	bne.n	80001e4 <getKeyInput+0x44>
			KeyReg2[1] = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 80001d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80001d6:	4838      	ldr	r0, [pc, #224]	; (80002b8 <getKeyInput+0x118>)
 80001d8:	f001 fcb0 	bl	8001b3c <HAL_GPIO_ReadPin>
 80001dc:	4603      	mov	r3, r0
 80001de:	461a      	mov	r2, r3
 80001e0:	4b34      	ldr	r3, [pc, #208]	; (80002b4 <getKeyInput+0x114>)
 80001e2:	605a      	str	r2, [r3, #4]
		if (i == 2)
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	2b02      	cmp	r3, #2
 80001e8:	d108      	bne.n	80001fc <getKeyInput+0x5c>
			KeyReg2[2] = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 80001ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001ee:	4832      	ldr	r0, [pc, #200]	; (80002b8 <getKeyInput+0x118>)
 80001f0:	f001 fca4 	bl	8001b3c <HAL_GPIO_ReadPin>
 80001f4:	4603      	mov	r3, r0
 80001f6:	461a      	mov	r2, r3
 80001f8:	4b2e      	ldr	r3, [pc, #184]	; (80002b4 <getKeyInput+0x114>)
 80001fa:	609a      	str	r2, [r3, #8]
		if (i == 3)
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	2b03      	cmp	r3, #3
 8000200:	d108      	bne.n	8000214 <getKeyInput+0x74>
			KeyReg2[3] = HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin);
 8000202:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000206:	482c      	ldr	r0, [pc, #176]	; (80002b8 <getKeyInput+0x118>)
 8000208:	f001 fc98 	bl	8001b3c <HAL_GPIO_ReadPin>
 800020c:	4603      	mov	r3, r0
 800020e:	461a      	mov	r2, r3
 8000210:	4b28      	ldr	r3, [pc, #160]	; (80002b4 <getKeyInput+0x114>)
 8000212:	60da      	str	r2, [r3, #12]

		if ((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i]))
 8000214:	4a26      	ldr	r2, [pc, #152]	; (80002b0 <getKeyInput+0x110>)
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800021c:	4923      	ldr	r1, [pc, #140]	; (80002ac <getKeyInput+0x10c>)
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000224:	429a      	cmp	r2, r3
 8000226:	d136      	bne.n	8000296 <getKeyInput+0xf6>
 8000228:	4a20      	ldr	r2, [pc, #128]	; (80002ac <getKeyInput+0x10c>)
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000230:	4920      	ldr	r1, [pc, #128]	; (80002b4 <getKeyInput+0x114>)
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000238:	429a      	cmp	r2, r3
 800023a:	d12c      	bne.n	8000296 <getKeyInput+0xf6>
		{
			if (KeyReg3[i] != KeyReg2[i])
 800023c:	4a1f      	ldr	r2, [pc, #124]	; (80002bc <getKeyInput+0x11c>)
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000244:	491b      	ldr	r1, [pc, #108]	; (80002b4 <getKeyInput+0x114>)
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800024c:	429a      	cmp	r2, r3
 800024e:	d014      	beq.n	800027a <getKeyInput+0xda>
			{
				KeyReg3[i] = KeyReg2[i];
 8000250:	4a18      	ldr	r2, [pc, #96]	; (80002b4 <getKeyInput+0x114>)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000258:	4918      	ldr	r1, [pc, #96]	; (80002bc <getKeyInput+0x11c>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (KeyReg2[i] == PRESSED_STATE)
 8000260:	4a14      	ldr	r2, [pc, #80]	; (80002b4 <getKeyInput+0x114>)
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000268:	2b00      	cmp	r3, #0
 800026a:	d114      	bne.n	8000296 <getKeyInput+0xf6>
				{
					// TODO
					subProcess(i);
 800026c:	6878      	ldr	r0, [r7, #4]
 800026e:	f7ff ff87 	bl	8000180 <subProcess>
					TimerForPressKey = 200;
 8000272:	4b13      	ldr	r3, [pc, #76]	; (80002c0 <getKeyInput+0x120>)
 8000274:	22c8      	movs	r2, #200	; 0xc8
 8000276:	601a      	str	r2, [r3, #0]
 8000278:	e00d      	b.n	8000296 <getKeyInput+0xf6>
				}
			}
			else
			{
				TimerForPressKey--;
 800027a:	4b11      	ldr	r3, [pc, #68]	; (80002c0 <getKeyInput+0x120>)
 800027c:	681b      	ldr	r3, [r3, #0]
 800027e:	3b01      	subs	r3, #1
 8000280:	4a0f      	ldr	r2, [pc, #60]	; (80002c0 <getKeyInput+0x120>)
 8000282:	6013      	str	r3, [r2, #0]
				if (TimerForPressKey == 0)
 8000284:	4b0e      	ldr	r3, [pc, #56]	; (80002c0 <getKeyInput+0x120>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	2b00      	cmp	r3, #0
 800028a:	d104      	bne.n	8000296 <getKeyInput+0xf6>
					//				{
					//					//TODO
					//					subProcess();
					//				}
					//				TimerForPressKey = 200;
					KeyReg3[i] = NORMAL_STATE;
 800028c:	4a0b      	ldr	r2, [pc, #44]	; (80002bc <getKeyInput+0x11c>)
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	2101      	movs	r1, #1
 8000292:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 1; i <= 3; i++)
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	3301      	adds	r3, #1
 800029a:	607b      	str	r3, [r7, #4]
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	2b03      	cmp	r3, #3
 80002a0:	dd84      	ble.n	80001ac <getKeyInput+0xc>
				}
			}
		}
	}
}
 80002a2:	bf00      	nop
 80002a4:	bf00      	nop
 80002a6:	3708      	adds	r7, #8
 80002a8:	46bd      	mov	sp, r7
 80002aa:	bd80      	pop	{r7, pc}
 80002ac:	20000010 	.word	0x20000010
 80002b0:	20000000 	.word	0x20000000
 80002b4:	20000020 	.word	0x20000020
 80002b8:	40010800 	.word	0x40010800
 80002bc:	20000030 	.word	0x20000030
 80002c0:	20000040 	.word	0x20000040

080002c4 <fsm_automatic_run>:
 */

#include "fsm_automatic.h"

void fsm_automatic_run()
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	af00      	add	r7, sp, #0
	switch (status_horizontal_traffic)
 80002c8:	4ba0      	ldr	r3, [pc, #640]	; (800054c <fsm_automatic_run+0x288>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	3b01      	subs	r3, #1
 80002ce:	2b03      	cmp	r3, #3
 80002d0:	f200 8123 	bhi.w	800051a <fsm_automatic_run+0x256>
 80002d4:	a201      	add	r2, pc, #4	; (adr r2, 80002dc <fsm_automatic_run+0x18>)
 80002d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002da:	bf00      	nop
 80002dc:	080002ed 	.word	0x080002ed
 80002e0:	08000333 	.word	0x08000333
 80002e4:	080003d7 	.word	0x080003d7
 80002e8:	08000479 	.word	0x08000479
	{
	case INIT:
		status_horizontal_traffic = AUTO_RED; // Thoi gian chuyen trang thai led giao thong
 80002ec:	4b97      	ldr	r3, [pc, #604]	; (800054c <fsm_automatic_run+0x288>)
 80002ee:	2202      	movs	r2, #2
 80002f0:	601a      	str	r2, [r3, #0]
		counter_horizontal = red_duration - 1;
 80002f2:	4b97      	ldr	r3, [pc, #604]	; (8000550 <fsm_automatic_run+0x28c>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	3b01      	subs	r3, #1
 80002f8:	4a96      	ldr	r2, [pc, #600]	; (8000554 <fsm_automatic_run+0x290>)
 80002fa:	6013      	str	r3, [r2, #0]
		update_buffer_horizontal();
 80002fc:	f000 fdb4 	bl	8000e68 <update_buffer_horizontal>
		index_buffer_horizontal = 0;
 8000300:	4b95      	ldr	r3, [pc, #596]	; (8000558 <fsm_automatic_run+0x294>)
 8000302:	2200      	movs	r2, #0
 8000304:	601a      	str	r2, [r3, #0]
		setTimer(1, time_scan_7seg);				  // Quet led
 8000306:	4b95      	ldr	r3, [pc, #596]	; (800055c <fsm_automatic_run+0x298>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	4619      	mov	r1, r3
 800030c:	2001      	movs	r0, #1
 800030e:	f000 ff19 	bl	8001144 <setTimer>
		setTimer(0, red_duration * 1000); // thoi gian red on
 8000312:	4b8f      	ldr	r3, [pc, #572]	; (8000550 <fsm_automatic_run+0x28c>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800031a:	fb02 f303 	mul.w	r3, r2, r3
 800031e:	4619      	mov	r1, r3
 8000320:	2000      	movs	r0, #0
 8000322:	f000 ff0f 	bl	8001144 <setTimer>
		setTimer(2, 1250);				  // giam counter led 7 doan
 8000326:	f240 41e2 	movw	r1, #1250	; 0x4e2
 800032a:	2002      	movs	r0, #2
 800032c:	f000 ff0a 	bl	8001144 <setTimer>
		break;
 8000330:	e0fa      	b.n	8000528 <fsm_automatic_run+0x264>
	case AUTO_RED:
		if (timer_flag[1] == 1)
 8000332:	4b8b      	ldr	r3, [pc, #556]	; (8000560 <fsm_automatic_run+0x29c>)
 8000334:	685b      	ldr	r3, [r3, #4]
 8000336:	2b01      	cmp	r3, #1
 8000338:	d118      	bne.n	800036c <fsm_automatic_run+0xa8>
		{
			red_on_horizontal();
 800033a:	f001 f847 	bl	80013cc <red_on_horizontal>
			update_7seg_horizontal(index_buffer_horizontal);
 800033e:	4b86      	ldr	r3, [pc, #536]	; (8000558 <fsm_automatic_run+0x294>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	4618      	mov	r0, r3
 8000344:	f000 fd48 	bl	8000dd8 <update_7seg_horizontal>
			index_buffer_horizontal++;
 8000348:	4b83      	ldr	r3, [pc, #524]	; (8000558 <fsm_automatic_run+0x294>)
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	3301      	adds	r3, #1
 800034e:	4a82      	ldr	r2, [pc, #520]	; (8000558 <fsm_automatic_run+0x294>)
 8000350:	6013      	str	r3, [r2, #0]
			if (index_buffer_horizontal >= 2)
 8000352:	4b81      	ldr	r3, [pc, #516]	; (8000558 <fsm_automatic_run+0x294>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	2b01      	cmp	r3, #1
 8000358:	dd02      	ble.n	8000360 <fsm_automatic_run+0x9c>
				index_buffer_horizontal = 0;
 800035a:	4b7f      	ldr	r3, [pc, #508]	; (8000558 <fsm_automatic_run+0x294>)
 800035c:	2200      	movs	r2, #0
 800035e:	601a      	str	r2, [r3, #0]
			setTimer(1, time_scan_7seg);
 8000360:	4b7e      	ldr	r3, [pc, #504]	; (800055c <fsm_automatic_run+0x298>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	4619      	mov	r1, r3
 8000366:	2001      	movs	r0, #1
 8000368:	f000 feec 	bl	8001144 <setTimer>
		}

		if (timer_flag[0] == 1)
 800036c:	4b7c      	ldr	r3, [pc, #496]	; (8000560 <fsm_automatic_run+0x29c>)
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	2b01      	cmp	r3, #1
 8000372:	d112      	bne.n	800039a <fsm_automatic_run+0xd6>
		{
			status_horizontal_traffic = AUTO_GREEN;
 8000374:	4b75      	ldr	r3, [pc, #468]	; (800054c <fsm_automatic_run+0x288>)
 8000376:	2203      	movs	r2, #3
 8000378:	601a      	str	r2, [r3, #0]
			counter_horizontal = green_duration;
 800037a:	4b7a      	ldr	r3, [pc, #488]	; (8000564 <fsm_automatic_run+0x2a0>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	4a75      	ldr	r2, [pc, #468]	; (8000554 <fsm_automatic_run+0x290>)
 8000380:	6013      	str	r3, [r2, #0]
			update_buffer_horizontal();
 8000382:	f000 fd71 	bl	8000e68 <update_buffer_horizontal>
			setTimer(0, green_duration * 1000);
 8000386:	4b77      	ldr	r3, [pc, #476]	; (8000564 <fsm_automatic_run+0x2a0>)
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800038e:	fb02 f303 	mul.w	r3, r2, r3
 8000392:	4619      	mov	r1, r3
 8000394:	2000      	movs	r0, #0
 8000396:	f000 fed5 	bl	8001144 <setTimer>
		}

		if (timer_flag[2] == 1)
 800039a:	4b71      	ldr	r3, [pc, #452]	; (8000560 <fsm_automatic_run+0x29c>)
 800039c:	689b      	ldr	r3, [r3, #8]
 800039e:	2b01      	cmp	r3, #1
 80003a0:	d10b      	bne.n	80003ba <fsm_automatic_run+0xf6>
		{
			counter_horizontal--;
 80003a2:	4b6c      	ldr	r3, [pc, #432]	; (8000554 <fsm_automatic_run+0x290>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	3b01      	subs	r3, #1
 80003a8:	4a6a      	ldr	r2, [pc, #424]	; (8000554 <fsm_automatic_run+0x290>)
 80003aa:	6013      	str	r3, [r2, #0]
			update_buffer_horizontal();
 80003ac:	f000 fd5c 	bl	8000e68 <update_buffer_horizontal>
			setTimer(2, 1000);
 80003b0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80003b4:	2002      	movs	r0, #2
 80003b6:	f000 fec5 	bl	8001144 <setTimer>
		}

		if (isButtonPressed(1) == 1)
 80003ba:	2001      	movs	r0, #1
 80003bc:	f7ff fec6 	bl	800014c <isButtonPressed>
 80003c0:	4603      	mov	r3, r0
 80003c2:	2b01      	cmp	r3, #1
 80003c4:	f040 80ab 	bne.w	800051e <fsm_automatic_run+0x25a>
		{
			status_horizontal_traffic = INIT_MODE;
 80003c8:	4b60      	ldr	r3, [pc, #384]	; (800054c <fsm_automatic_run+0x288>)
 80003ca:	2214      	movs	r2, #20
 80003cc:	601a      	str	r2, [r3, #0]
			status_vertical_traffic = INIT_MODE;
 80003ce:	4b66      	ldr	r3, [pc, #408]	; (8000568 <fsm_automatic_run+0x2a4>)
 80003d0:	2214      	movs	r2, #20
 80003d2:	601a      	str	r2, [r3, #0]
		}

		break;
 80003d4:	e0a3      	b.n	800051e <fsm_automatic_run+0x25a>
	case AUTO_GREEN:
		if (timer_flag[1] == 1)
 80003d6:	4b62      	ldr	r3, [pc, #392]	; (8000560 <fsm_automatic_run+0x29c>)
 80003d8:	685b      	ldr	r3, [r3, #4]
 80003da:	2b01      	cmp	r3, #1
 80003dc:	d118      	bne.n	8000410 <fsm_automatic_run+0x14c>
		{
			green_on_horizontal();
 80003de:	f001 f80b 	bl	80013f8 <green_on_horizontal>
			update_7seg_horizontal(index_buffer_horizontal);
 80003e2:	4b5d      	ldr	r3, [pc, #372]	; (8000558 <fsm_automatic_run+0x294>)
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	4618      	mov	r0, r3
 80003e8:	f000 fcf6 	bl	8000dd8 <update_7seg_horizontal>
			index_buffer_horizontal++;
 80003ec:	4b5a      	ldr	r3, [pc, #360]	; (8000558 <fsm_automatic_run+0x294>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	3301      	adds	r3, #1
 80003f2:	4a59      	ldr	r2, [pc, #356]	; (8000558 <fsm_automatic_run+0x294>)
 80003f4:	6013      	str	r3, [r2, #0]
			if (index_buffer_horizontal >= 2)
 80003f6:	4b58      	ldr	r3, [pc, #352]	; (8000558 <fsm_automatic_run+0x294>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	2b01      	cmp	r3, #1
 80003fc:	dd02      	ble.n	8000404 <fsm_automatic_run+0x140>
				index_buffer_horizontal = 0;
 80003fe:	4b56      	ldr	r3, [pc, #344]	; (8000558 <fsm_automatic_run+0x294>)
 8000400:	2200      	movs	r2, #0
 8000402:	601a      	str	r2, [r3, #0]
			setTimer(1, time_scan_7seg);
 8000404:	4b55      	ldr	r3, [pc, #340]	; (800055c <fsm_automatic_run+0x298>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	4619      	mov	r1, r3
 800040a:	2001      	movs	r0, #1
 800040c:	f000 fe9a 	bl	8001144 <setTimer>
		}

		if (timer_flag[0] == 1)
 8000410:	4b53      	ldr	r3, [pc, #332]	; (8000560 <fsm_automatic_run+0x29c>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	2b01      	cmp	r3, #1
 8000416:	d112      	bne.n	800043e <fsm_automatic_run+0x17a>
		{
			status_horizontal_traffic = AUTO_YELLOW;
 8000418:	4b4c      	ldr	r3, [pc, #304]	; (800054c <fsm_automatic_run+0x288>)
 800041a:	2204      	movs	r2, #4
 800041c:	601a      	str	r2, [r3, #0]
			counter_horizontal = yellow_duration;
 800041e:	4b53      	ldr	r3, [pc, #332]	; (800056c <fsm_automatic_run+0x2a8>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	4a4c      	ldr	r2, [pc, #304]	; (8000554 <fsm_automatic_run+0x290>)
 8000424:	6013      	str	r3, [r2, #0]
			update_buffer_horizontal();
 8000426:	f000 fd1f 	bl	8000e68 <update_buffer_horizontal>
			setTimer(0, yellow_duration * 1000);
 800042a:	4b50      	ldr	r3, [pc, #320]	; (800056c <fsm_automatic_run+0x2a8>)
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000432:	fb02 f303 	mul.w	r3, r2, r3
 8000436:	4619      	mov	r1, r3
 8000438:	2000      	movs	r0, #0
 800043a:	f000 fe83 	bl	8001144 <setTimer>
		}

		if (timer_flag[2] == 1)
 800043e:	4b48      	ldr	r3, [pc, #288]	; (8000560 <fsm_automatic_run+0x29c>)
 8000440:	689b      	ldr	r3, [r3, #8]
 8000442:	2b01      	cmp	r3, #1
 8000444:	d10b      	bne.n	800045e <fsm_automatic_run+0x19a>
		{
			counter_horizontal--;
 8000446:	4b43      	ldr	r3, [pc, #268]	; (8000554 <fsm_automatic_run+0x290>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	3b01      	subs	r3, #1
 800044c:	4a41      	ldr	r2, [pc, #260]	; (8000554 <fsm_automatic_run+0x290>)
 800044e:	6013      	str	r3, [r2, #0]
			update_buffer_horizontal();
 8000450:	f000 fd0a 	bl	8000e68 <update_buffer_horizontal>
			setTimer(2, 1000);
 8000454:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000458:	2002      	movs	r0, #2
 800045a:	f000 fe73 	bl	8001144 <setTimer>
		}

		if (isButtonPressed(1) == 1)
 800045e:	2001      	movs	r0, #1
 8000460:	f7ff fe74 	bl	800014c <isButtonPressed>
 8000464:	4603      	mov	r3, r0
 8000466:	2b01      	cmp	r3, #1
 8000468:	d15b      	bne.n	8000522 <fsm_automatic_run+0x25e>
		{
			status_horizontal_traffic = INIT_MODE;
 800046a:	4b38      	ldr	r3, [pc, #224]	; (800054c <fsm_automatic_run+0x288>)
 800046c:	2214      	movs	r2, #20
 800046e:	601a      	str	r2, [r3, #0]
			status_vertical_traffic = INIT_MODE;
 8000470:	4b3d      	ldr	r3, [pc, #244]	; (8000568 <fsm_automatic_run+0x2a4>)
 8000472:	2214      	movs	r2, #20
 8000474:	601a      	str	r2, [r3, #0]
		}

		break;
 8000476:	e054      	b.n	8000522 <fsm_automatic_run+0x25e>
	case AUTO_YELLOW:
		if (timer_flag[1] == 1)
 8000478:	4b39      	ldr	r3, [pc, #228]	; (8000560 <fsm_automatic_run+0x29c>)
 800047a:	685b      	ldr	r3, [r3, #4]
 800047c:	2b01      	cmp	r3, #1
 800047e:	d118      	bne.n	80004b2 <fsm_automatic_run+0x1ee>
		{
			yellow_on_horizontal();
 8000480:	f000 ffd0 	bl	8001424 <yellow_on_horizontal>
			update_7seg_horizontal(index_buffer_horizontal);
 8000484:	4b34      	ldr	r3, [pc, #208]	; (8000558 <fsm_automatic_run+0x294>)
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	4618      	mov	r0, r3
 800048a:	f000 fca5 	bl	8000dd8 <update_7seg_horizontal>
			index_buffer_horizontal++;
 800048e:	4b32      	ldr	r3, [pc, #200]	; (8000558 <fsm_automatic_run+0x294>)
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	3301      	adds	r3, #1
 8000494:	4a30      	ldr	r2, [pc, #192]	; (8000558 <fsm_automatic_run+0x294>)
 8000496:	6013      	str	r3, [r2, #0]
			if (index_buffer_horizontal >= 2)
 8000498:	4b2f      	ldr	r3, [pc, #188]	; (8000558 <fsm_automatic_run+0x294>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	2b01      	cmp	r3, #1
 800049e:	dd02      	ble.n	80004a6 <fsm_automatic_run+0x1e2>
				index_buffer_horizontal = 0;
 80004a0:	4b2d      	ldr	r3, [pc, #180]	; (8000558 <fsm_automatic_run+0x294>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	601a      	str	r2, [r3, #0]
			setTimer(1, time_scan_7seg);
 80004a6:	4b2d      	ldr	r3, [pc, #180]	; (800055c <fsm_automatic_run+0x298>)
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	4619      	mov	r1, r3
 80004ac:	2001      	movs	r0, #1
 80004ae:	f000 fe49 	bl	8001144 <setTimer>
		}

		if (timer_flag[0] == 1)
 80004b2:	4b2b      	ldr	r3, [pc, #172]	; (8000560 <fsm_automatic_run+0x29c>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	2b01      	cmp	r3, #1
 80004b8:	d112      	bne.n	80004e0 <fsm_automatic_run+0x21c>
		{
			status_horizontal_traffic = AUTO_RED;
 80004ba:	4b24      	ldr	r3, [pc, #144]	; (800054c <fsm_automatic_run+0x288>)
 80004bc:	2202      	movs	r2, #2
 80004be:	601a      	str	r2, [r3, #0]
			counter_horizontal = red_duration;
 80004c0:	4b23      	ldr	r3, [pc, #140]	; (8000550 <fsm_automatic_run+0x28c>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	4a23      	ldr	r2, [pc, #140]	; (8000554 <fsm_automatic_run+0x290>)
 80004c6:	6013      	str	r3, [r2, #0]
			update_buffer_horizontal();
 80004c8:	f000 fcce 	bl	8000e68 <update_buffer_horizontal>
			setTimer(0, red_duration * 1000);
 80004cc:	4b20      	ldr	r3, [pc, #128]	; (8000550 <fsm_automatic_run+0x28c>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80004d4:	fb02 f303 	mul.w	r3, r2, r3
 80004d8:	4619      	mov	r1, r3
 80004da:	2000      	movs	r0, #0
 80004dc:	f000 fe32 	bl	8001144 <setTimer>
		}

		if (timer_flag[2] == 1)
 80004e0:	4b1f      	ldr	r3, [pc, #124]	; (8000560 <fsm_automatic_run+0x29c>)
 80004e2:	689b      	ldr	r3, [r3, #8]
 80004e4:	2b01      	cmp	r3, #1
 80004e6:	d10b      	bne.n	8000500 <fsm_automatic_run+0x23c>
		{
			counter_horizontal--;
 80004e8:	4b1a      	ldr	r3, [pc, #104]	; (8000554 <fsm_automatic_run+0x290>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	3b01      	subs	r3, #1
 80004ee:	4a19      	ldr	r2, [pc, #100]	; (8000554 <fsm_automatic_run+0x290>)
 80004f0:	6013      	str	r3, [r2, #0]
			update_buffer_horizontal();
 80004f2:	f000 fcb9 	bl	8000e68 <update_buffer_horizontal>
			setTimer(2, 1000);
 80004f6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80004fa:	2002      	movs	r0, #2
 80004fc:	f000 fe22 	bl	8001144 <setTimer>
		}

		if (isButtonPressed(1) == 1)
 8000500:	2001      	movs	r0, #1
 8000502:	f7ff fe23 	bl	800014c <isButtonPressed>
 8000506:	4603      	mov	r3, r0
 8000508:	2b01      	cmp	r3, #1
 800050a:	d10c      	bne.n	8000526 <fsm_automatic_run+0x262>
		{
			status_horizontal_traffic = INIT_MODE;
 800050c:	4b0f      	ldr	r3, [pc, #60]	; (800054c <fsm_automatic_run+0x288>)
 800050e:	2214      	movs	r2, #20
 8000510:	601a      	str	r2, [r3, #0]
			status_vertical_traffic = INIT_MODE;
 8000512:	4b15      	ldr	r3, [pc, #84]	; (8000568 <fsm_automatic_run+0x2a4>)
 8000514:	2214      	movs	r2, #20
 8000516:	601a      	str	r2, [r3, #0]
		}

		break;
 8000518:	e005      	b.n	8000526 <fsm_automatic_run+0x262>
	default:
		break;
 800051a:	bf00      	nop
 800051c:	e004      	b.n	8000528 <fsm_automatic_run+0x264>
		break;
 800051e:	bf00      	nop
 8000520:	e002      	b.n	8000528 <fsm_automatic_run+0x264>
		break;
 8000522:	bf00      	nop
 8000524:	e000      	b.n	8000528 <fsm_automatic_run+0x264>
		break;
 8000526:	bf00      	nop
	}

	switch (status_vertical_traffic)
 8000528:	4b0f      	ldr	r3, [pc, #60]	; (8000568 <fsm_automatic_run+0x2a4>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	3b01      	subs	r3, #1
 800052e:	2b03      	cmp	r3, #3
 8000530:	f200 812f 	bhi.w	8000792 <fsm_automatic_run+0x4ce>
 8000534:	a201      	add	r2, pc, #4	; (adr r2, 800053c <fsm_automatic_run+0x278>)
 8000536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800053a:	bf00      	nop
 800053c:	08000571 	.word	0x08000571
 8000540:	080005b7 	.word	0x080005b7
 8000544:	08000657 	.word	0x08000657
 8000548:	080006f5 	.word	0x080006f5
 800054c:	20000044 	.word	0x20000044
 8000550:	2000004c 	.word	0x2000004c
 8000554:	20000068 	.word	0x20000068
 8000558:	200000c4 	.word	0x200000c4
 800055c:	20000070 	.word	0x20000070
 8000560:	200000f4 	.word	0x200000f4
 8000564:	20000050 	.word	0x20000050
 8000568:	20000048 	.word	0x20000048
 800056c:	20000054 	.word	0x20000054
	{
	case INIT:
		status_vertical_traffic = AUTO_GREEN;
 8000570:	4b8c      	ldr	r3, [pc, #560]	; (80007a4 <fsm_automatic_run+0x4e0>)
 8000572:	2203      	movs	r2, #3
 8000574:	601a      	str	r2, [r3, #0]
		counter_vertical = green_duration - 1;
 8000576:	4b8c      	ldr	r3, [pc, #560]	; (80007a8 <fsm_automatic_run+0x4e4>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	3b01      	subs	r3, #1
 800057c:	4a8b      	ldr	r2, [pc, #556]	; (80007ac <fsm_automatic_run+0x4e8>)
 800057e:	6013      	str	r3, [r2, #0]
		update_buffer_vertical();
 8000580:	f000 fc98 	bl	8000eb4 <update_buffer_vertical>
		index_buffer_vertical = 0;
 8000584:	4b8a      	ldr	r3, [pc, #552]	; (80007b0 <fsm_automatic_run+0x4ec>)
 8000586:	2200      	movs	r2, #0
 8000588:	601a      	str	r2, [r3, #0]
		setTimer(4, time_scan_7seg); // Quet led
 800058a:	4b8a      	ldr	r3, [pc, #552]	; (80007b4 <fsm_automatic_run+0x4f0>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	4619      	mov	r1, r3
 8000590:	2004      	movs	r0, #4
 8000592:	f000 fdd7 	bl	8001144 <setTimer>
		setTimer(3, green_duration * 1000);
 8000596:	4b84      	ldr	r3, [pc, #528]	; (80007a8 <fsm_automatic_run+0x4e4>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800059e:	fb02 f303 	mul.w	r3, r2, r3
 80005a2:	4619      	mov	r1, r3
 80005a4:	2003      	movs	r0, #3
 80005a6:	f000 fdcd 	bl	8001144 <setTimer>
		setTimer(5, 1300); // giam counter led 7 doan
 80005aa:	f240 5114 	movw	r1, #1300	; 0x514
 80005ae:	2005      	movs	r0, #5
 80005b0:	f000 fdc8 	bl	8001144 <setTimer>
		break;
 80005b4:	e0f4      	b.n	80007a0 <fsm_automatic_run+0x4dc>
	case AUTO_RED:

		if (timer_flag[4] == 1)
 80005b6:	4b80      	ldr	r3, [pc, #512]	; (80007b8 <fsm_automatic_run+0x4f4>)
 80005b8:	691b      	ldr	r3, [r3, #16]
 80005ba:	2b01      	cmp	r3, #1
 80005bc:	d116      	bne.n	80005ec <fsm_automatic_run+0x328>
		{
			red_on_vertical();
 80005be:	f000 fec3 	bl	8001348 <red_on_vertical>
			update_7seg_vertical(index_buffer_vertical++);
 80005c2:	4b7b      	ldr	r3, [pc, #492]	; (80007b0 <fsm_automatic_run+0x4ec>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	1c5a      	adds	r2, r3, #1
 80005c8:	4979      	ldr	r1, [pc, #484]	; (80007b0 <fsm_automatic_run+0x4ec>)
 80005ca:	600a      	str	r2, [r1, #0]
 80005cc:	4618      	mov	r0, r3
 80005ce:	f000 fc27 	bl	8000e20 <update_7seg_vertical>
			if (index_buffer_vertical >= 2)
 80005d2:	4b77      	ldr	r3, [pc, #476]	; (80007b0 <fsm_automatic_run+0x4ec>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	2b01      	cmp	r3, #1
 80005d8:	dd02      	ble.n	80005e0 <fsm_automatic_run+0x31c>
				index_buffer_vertical = 0;
 80005da:	4b75      	ldr	r3, [pc, #468]	; (80007b0 <fsm_automatic_run+0x4ec>)
 80005dc:	2200      	movs	r2, #0
 80005de:	601a      	str	r2, [r3, #0]
			setTimer(4, time_scan_7seg);
 80005e0:	4b74      	ldr	r3, [pc, #464]	; (80007b4 <fsm_automatic_run+0x4f0>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	4619      	mov	r1, r3
 80005e6:	2004      	movs	r0, #4
 80005e8:	f000 fdac 	bl	8001144 <setTimer>
		}

		if (timer_flag[3] == 1)
 80005ec:	4b72      	ldr	r3, [pc, #456]	; (80007b8 <fsm_automatic_run+0x4f4>)
 80005ee:	68db      	ldr	r3, [r3, #12]
 80005f0:	2b01      	cmp	r3, #1
 80005f2:	d112      	bne.n	800061a <fsm_automatic_run+0x356>
		{
			status_vertical_traffic = AUTO_GREEN;
 80005f4:	4b6b      	ldr	r3, [pc, #428]	; (80007a4 <fsm_automatic_run+0x4e0>)
 80005f6:	2203      	movs	r2, #3
 80005f8:	601a      	str	r2, [r3, #0]
			counter_vertical = green_duration;
 80005fa:	4b6b      	ldr	r3, [pc, #428]	; (80007a8 <fsm_automatic_run+0x4e4>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	4a6b      	ldr	r2, [pc, #428]	; (80007ac <fsm_automatic_run+0x4e8>)
 8000600:	6013      	str	r3, [r2, #0]
			update_buffer_vertical();
 8000602:	f000 fc57 	bl	8000eb4 <update_buffer_vertical>
			setTimer(3, green_duration * 1000);
 8000606:	4b68      	ldr	r3, [pc, #416]	; (80007a8 <fsm_automatic_run+0x4e4>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800060e:	fb02 f303 	mul.w	r3, r2, r3
 8000612:	4619      	mov	r1, r3
 8000614:	2003      	movs	r0, #3
 8000616:	f000 fd95 	bl	8001144 <setTimer>
		}

		if (timer_flag[5] == 1)
 800061a:	4b67      	ldr	r3, [pc, #412]	; (80007b8 <fsm_automatic_run+0x4f4>)
 800061c:	695b      	ldr	r3, [r3, #20]
 800061e:	2b01      	cmp	r3, #1
 8000620:	d10b      	bne.n	800063a <fsm_automatic_run+0x376>
		{
			counter_vertical--;
 8000622:	4b62      	ldr	r3, [pc, #392]	; (80007ac <fsm_automatic_run+0x4e8>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	3b01      	subs	r3, #1
 8000628:	4a60      	ldr	r2, [pc, #384]	; (80007ac <fsm_automatic_run+0x4e8>)
 800062a:	6013      	str	r3, [r2, #0]
			update_buffer_vertical();
 800062c:	f000 fc42 	bl	8000eb4 <update_buffer_vertical>
			setTimer(5, 1000);
 8000630:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000634:	2005      	movs	r0, #5
 8000636:	f000 fd85 	bl	8001144 <setTimer>
		}

		if (isButtonPressed(1) == 1)
 800063a:	2001      	movs	r0, #1
 800063c:	f7ff fd86 	bl	800014c <isButtonPressed>
 8000640:	4603      	mov	r3, r0
 8000642:	2b01      	cmp	r3, #1
 8000644:	f040 80a7 	bne.w	8000796 <fsm_automatic_run+0x4d2>
		{
			status_vertical_traffic = INIT_MODE;
 8000648:	4b56      	ldr	r3, [pc, #344]	; (80007a4 <fsm_automatic_run+0x4e0>)
 800064a:	2214      	movs	r2, #20
 800064c:	601a      	str	r2, [r3, #0]
			status_horizontal_traffic = INIT_MODE;
 800064e:	4b5b      	ldr	r3, [pc, #364]	; (80007bc <fsm_automatic_run+0x4f8>)
 8000650:	2214      	movs	r2, #20
 8000652:	601a      	str	r2, [r3, #0]
		}

		break;
 8000654:	e09f      	b.n	8000796 <fsm_automatic_run+0x4d2>
	case AUTO_GREEN:

		if (timer_flag[4] == 1)
 8000656:	4b58      	ldr	r3, [pc, #352]	; (80007b8 <fsm_automatic_run+0x4f4>)
 8000658:	691b      	ldr	r3, [r3, #16]
 800065a:	2b01      	cmp	r3, #1
 800065c:	d116      	bne.n	800068c <fsm_automatic_run+0x3c8>
		{
			green_on_vertical();
 800065e:	f000 fe89 	bl	8001374 <green_on_vertical>
			update_7seg_vertical(index_buffer_vertical++);
 8000662:	4b53      	ldr	r3, [pc, #332]	; (80007b0 <fsm_automatic_run+0x4ec>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	1c5a      	adds	r2, r3, #1
 8000668:	4951      	ldr	r1, [pc, #324]	; (80007b0 <fsm_automatic_run+0x4ec>)
 800066a:	600a      	str	r2, [r1, #0]
 800066c:	4618      	mov	r0, r3
 800066e:	f000 fbd7 	bl	8000e20 <update_7seg_vertical>
			if (index_buffer_vertical >= 2)
 8000672:	4b4f      	ldr	r3, [pc, #316]	; (80007b0 <fsm_automatic_run+0x4ec>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	2b01      	cmp	r3, #1
 8000678:	dd02      	ble.n	8000680 <fsm_automatic_run+0x3bc>
				index_buffer_vertical = 0;
 800067a:	4b4d      	ldr	r3, [pc, #308]	; (80007b0 <fsm_automatic_run+0x4ec>)
 800067c:	2200      	movs	r2, #0
 800067e:	601a      	str	r2, [r3, #0]
			setTimer(4, time_scan_7seg);
 8000680:	4b4c      	ldr	r3, [pc, #304]	; (80007b4 <fsm_automatic_run+0x4f0>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4619      	mov	r1, r3
 8000686:	2004      	movs	r0, #4
 8000688:	f000 fd5c 	bl	8001144 <setTimer>
		}

		if (timer_flag[3] == 1)
 800068c:	4b4a      	ldr	r3, [pc, #296]	; (80007b8 <fsm_automatic_run+0x4f4>)
 800068e:	68db      	ldr	r3, [r3, #12]
 8000690:	2b01      	cmp	r3, #1
 8000692:	d112      	bne.n	80006ba <fsm_automatic_run+0x3f6>
		{
			status_vertical_traffic = AUTO_YELLOW;
 8000694:	4b43      	ldr	r3, [pc, #268]	; (80007a4 <fsm_automatic_run+0x4e0>)
 8000696:	2204      	movs	r2, #4
 8000698:	601a      	str	r2, [r3, #0]
			counter_vertical = yellow_duration;
 800069a:	4b49      	ldr	r3, [pc, #292]	; (80007c0 <fsm_automatic_run+0x4fc>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	4a43      	ldr	r2, [pc, #268]	; (80007ac <fsm_automatic_run+0x4e8>)
 80006a0:	6013      	str	r3, [r2, #0]
			update_buffer_vertical();
 80006a2:	f000 fc07 	bl	8000eb4 <update_buffer_vertical>
			setTimer(3, yellow_duration * 1000);
 80006a6:	4b46      	ldr	r3, [pc, #280]	; (80007c0 <fsm_automatic_run+0x4fc>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80006ae:	fb02 f303 	mul.w	r3, r2, r3
 80006b2:	4619      	mov	r1, r3
 80006b4:	2003      	movs	r0, #3
 80006b6:	f000 fd45 	bl	8001144 <setTimer>
		}

		if (timer_flag[5] == 1)
 80006ba:	4b3f      	ldr	r3, [pc, #252]	; (80007b8 <fsm_automatic_run+0x4f4>)
 80006bc:	695b      	ldr	r3, [r3, #20]
 80006be:	2b01      	cmp	r3, #1
 80006c0:	d10b      	bne.n	80006da <fsm_automatic_run+0x416>
		{
			counter_vertical--;
 80006c2:	4b3a      	ldr	r3, [pc, #232]	; (80007ac <fsm_automatic_run+0x4e8>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	3b01      	subs	r3, #1
 80006c8:	4a38      	ldr	r2, [pc, #224]	; (80007ac <fsm_automatic_run+0x4e8>)
 80006ca:	6013      	str	r3, [r2, #0]
			update_buffer_vertical();
 80006cc:	f000 fbf2 	bl	8000eb4 <update_buffer_vertical>
			setTimer(5, 1000);
 80006d0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80006d4:	2005      	movs	r0, #5
 80006d6:	f000 fd35 	bl	8001144 <setTimer>
		}

		if (isButtonPressed(1) == 1)
 80006da:	2001      	movs	r0, #1
 80006dc:	f7ff fd36 	bl	800014c <isButtonPressed>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b01      	cmp	r3, #1
 80006e4:	d159      	bne.n	800079a <fsm_automatic_run+0x4d6>
		{
			status_vertical_traffic = INIT_MODE;
 80006e6:	4b2f      	ldr	r3, [pc, #188]	; (80007a4 <fsm_automatic_run+0x4e0>)
 80006e8:	2214      	movs	r2, #20
 80006ea:	601a      	str	r2, [r3, #0]
			status_horizontal_traffic = INIT_MODE;
 80006ec:	4b33      	ldr	r3, [pc, #204]	; (80007bc <fsm_automatic_run+0x4f8>)
 80006ee:	2214      	movs	r2, #20
 80006f0:	601a      	str	r2, [r3, #0]
		}

		break;
 80006f2:	e052      	b.n	800079a <fsm_automatic_run+0x4d6>
	case AUTO_YELLOW:
		if (timer_flag[4] == 1)
 80006f4:	4b30      	ldr	r3, [pc, #192]	; (80007b8 <fsm_automatic_run+0x4f4>)
 80006f6:	691b      	ldr	r3, [r3, #16]
 80006f8:	2b01      	cmp	r3, #1
 80006fa:	d116      	bne.n	800072a <fsm_automatic_run+0x466>
		{
			yellow_on_vertical();
 80006fc:	f000 fe50 	bl	80013a0 <yellow_on_vertical>
			update_7seg_vertical(index_buffer_vertical++);
 8000700:	4b2b      	ldr	r3, [pc, #172]	; (80007b0 <fsm_automatic_run+0x4ec>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	1c5a      	adds	r2, r3, #1
 8000706:	492a      	ldr	r1, [pc, #168]	; (80007b0 <fsm_automatic_run+0x4ec>)
 8000708:	600a      	str	r2, [r1, #0]
 800070a:	4618      	mov	r0, r3
 800070c:	f000 fb88 	bl	8000e20 <update_7seg_vertical>
			if (index_buffer_vertical >= 2)
 8000710:	4b27      	ldr	r3, [pc, #156]	; (80007b0 <fsm_automatic_run+0x4ec>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	2b01      	cmp	r3, #1
 8000716:	dd02      	ble.n	800071e <fsm_automatic_run+0x45a>
				index_buffer_vertical = 0;
 8000718:	4b25      	ldr	r3, [pc, #148]	; (80007b0 <fsm_automatic_run+0x4ec>)
 800071a:	2200      	movs	r2, #0
 800071c:	601a      	str	r2, [r3, #0]
			setTimer(4, time_scan_7seg);
 800071e:	4b25      	ldr	r3, [pc, #148]	; (80007b4 <fsm_automatic_run+0x4f0>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	4619      	mov	r1, r3
 8000724:	2004      	movs	r0, #4
 8000726:	f000 fd0d 	bl	8001144 <setTimer>
		}

		if (timer_flag[3] == 1)
 800072a:	4b23      	ldr	r3, [pc, #140]	; (80007b8 <fsm_automatic_run+0x4f4>)
 800072c:	68db      	ldr	r3, [r3, #12]
 800072e:	2b01      	cmp	r3, #1
 8000730:	d112      	bne.n	8000758 <fsm_automatic_run+0x494>
		{
			status_vertical_traffic = AUTO_RED;
 8000732:	4b1c      	ldr	r3, [pc, #112]	; (80007a4 <fsm_automatic_run+0x4e0>)
 8000734:	2202      	movs	r2, #2
 8000736:	601a      	str	r2, [r3, #0]
			counter_vertical = red_duration;
 8000738:	4b22      	ldr	r3, [pc, #136]	; (80007c4 <fsm_automatic_run+0x500>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a1b      	ldr	r2, [pc, #108]	; (80007ac <fsm_automatic_run+0x4e8>)
 800073e:	6013      	str	r3, [r2, #0]
			update_buffer_vertical();
 8000740:	f000 fbb8 	bl	8000eb4 <update_buffer_vertical>
			setTimer(3, red_duration * 1000);
 8000744:	4b1f      	ldr	r3, [pc, #124]	; (80007c4 <fsm_automatic_run+0x500>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800074c:	fb02 f303 	mul.w	r3, r2, r3
 8000750:	4619      	mov	r1, r3
 8000752:	2003      	movs	r0, #3
 8000754:	f000 fcf6 	bl	8001144 <setTimer>
		}

		if (timer_flag[5] == 1)
 8000758:	4b17      	ldr	r3, [pc, #92]	; (80007b8 <fsm_automatic_run+0x4f4>)
 800075a:	695b      	ldr	r3, [r3, #20]
 800075c:	2b01      	cmp	r3, #1
 800075e:	d10b      	bne.n	8000778 <fsm_automatic_run+0x4b4>
		{
			counter_vertical--;
 8000760:	4b12      	ldr	r3, [pc, #72]	; (80007ac <fsm_automatic_run+0x4e8>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	3b01      	subs	r3, #1
 8000766:	4a11      	ldr	r2, [pc, #68]	; (80007ac <fsm_automatic_run+0x4e8>)
 8000768:	6013      	str	r3, [r2, #0]
			update_buffer_vertical();
 800076a:	f000 fba3 	bl	8000eb4 <update_buffer_vertical>
			setTimer(5, 1000);
 800076e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000772:	2005      	movs	r0, #5
 8000774:	f000 fce6 	bl	8001144 <setTimer>
		}

		if (isButtonPressed(1) == 1)
 8000778:	2001      	movs	r0, #1
 800077a:	f7ff fce7 	bl	800014c <isButtonPressed>
 800077e:	4603      	mov	r3, r0
 8000780:	2b01      	cmp	r3, #1
 8000782:	d10c      	bne.n	800079e <fsm_automatic_run+0x4da>
		{
			status_vertical_traffic = INIT_MODE;
 8000784:	4b07      	ldr	r3, [pc, #28]	; (80007a4 <fsm_automatic_run+0x4e0>)
 8000786:	2214      	movs	r2, #20
 8000788:	601a      	str	r2, [r3, #0]
			status_horizontal_traffic = INIT_MODE;
 800078a:	4b0c      	ldr	r3, [pc, #48]	; (80007bc <fsm_automatic_run+0x4f8>)
 800078c:	2214      	movs	r2, #20
 800078e:	601a      	str	r2, [r3, #0]
		}

		break;
 8000790:	e005      	b.n	800079e <fsm_automatic_run+0x4da>
	default:
		break;
 8000792:	bf00      	nop
 8000794:	e004      	b.n	80007a0 <fsm_automatic_run+0x4dc>
		break;
 8000796:	bf00      	nop
 8000798:	e002      	b.n	80007a0 <fsm_automatic_run+0x4dc>
		break;
 800079a:	bf00      	nop
 800079c:	e000      	b.n	80007a0 <fsm_automatic_run+0x4dc>
		break;
 800079e:	bf00      	nop
	}
}
 80007a0:	bf00      	nop
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	20000048 	.word	0x20000048
 80007a8:	20000050 	.word	0x20000050
 80007ac:	2000006c 	.word	0x2000006c
 80007b0:	200000c8 	.word	0x200000c8
 80007b4:	20000070 	.word	0x20000070
 80007b8:	200000f4 	.word	0x200000f4
 80007bc:	20000044 	.word	0x20000044
 80007c0:	20000054 	.word	0x20000054
 80007c4:	2000004c 	.word	0x2000004c

080007c8 <fsm_setting_run>:
 */

#include "fsm_setting.h"

void fsm_setting_run()
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
	switch (status_horizontal_traffic)
 80007cc:	4b92      	ldr	r3, [pc, #584]	; (8000a18 <fsm_setting_run+0x250>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	3b14      	subs	r3, #20
 80007d2:	2b04      	cmp	r3, #4
 80007d4:	f200 819d 	bhi.w	8000b12 <fsm_setting_run+0x34a>
 80007d8:	a201      	add	r2, pc, #4	; (adr r2, 80007e0 <fsm_setting_run+0x18>)
 80007da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007de:	bf00      	nop
 80007e0:	080007f5 	.word	0x080007f5
 80007e4:	0800081f 	.word	0x0800081f
 80007e8:	08000865 	.word	0x08000865
 80007ec:	08000943 	.word	0x08000943
 80007f0:	08000a3d 	.word	0x08000a3d
	{
	case INIT_MODE:
		status_horizontal_traffic = MODE2;
 80007f4:	4b88      	ldr	r3, [pc, #544]	; (8000a18 <fsm_setting_run+0x250>)
 80007f6:	2216      	movs	r2, #22
 80007f8:	601a      	str	r2, [r3, #0]
		clear_all();
 80007fa:	f000 f9bd 	bl	8000b78 <clear_all>
		setTimer(1, 10000); // đợi nút 1 chuyển mode
 80007fe:	f242 7110 	movw	r1, #10000	; 0x2710
 8000802:	2001      	movs	r0, #1
 8000804:	f000 fc9e 	bl	8001144 <setTimer>
		setTimer(2, 250);
 8000808:	21fa      	movs	r1, #250	; 0xfa
 800080a:	2002      	movs	r0, #2
 800080c:	f000 fc9a 	bl	8001144 <setTimer>
		setTimer(3, 250);
 8000810:	21fa      	movs	r1, #250	; 0xfa
 8000812:	2003      	movs	r0, #3
 8000814:	f000 fc96 	bl	8001144 <setTimer>

		set_tmp_duration();
 8000818:	f000 f990 	bl	8000b3c <set_tmp_duration>

		break;
 800081c:	e180      	b.n	8000b20 <fsm_setting_run+0x358>
	case MODE1:
		if (timer_flag[0] == 1)
 800081e:	4b7f      	ldr	r3, [pc, #508]	; (8000a1c <fsm_setting_run+0x254>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	2b01      	cmp	r3, #1
 8000824:	d105      	bne.n	8000832 <fsm_setting_run+0x6a>
		{
			status_horizontal_traffic = INIT;
 8000826:	4b7c      	ldr	r3, [pc, #496]	; (8000a18 <fsm_setting_run+0x250>)
 8000828:	2201      	movs	r2, #1
 800082a:	601a      	str	r2, [r3, #0]
			status_vertical_traffic = INIT;
 800082c:	4b7c      	ldr	r3, [pc, #496]	; (8000a20 <fsm_setting_run+0x258>)
 800082e:	2201      	movs	r2, #1
 8000830:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(1) == 1)
 8000832:	2001      	movs	r0, #1
 8000834:	f7ff fc8a 	bl	800014c <isButtonPressed>
 8000838:	4603      	mov	r3, r0
 800083a:	2b01      	cmp	r3, #1
 800083c:	d10f      	bne.n	800085e <fsm_setting_run+0x96>
		{
			status_horizontal_traffic = MODE2;
 800083e:	4b76      	ldr	r3, [pc, #472]	; (8000a18 <fsm_setting_run+0x250>)
 8000840:	2216      	movs	r2, #22
 8000842:	601a      	str	r2, [r3, #0]
			setTimer(1, 10000); // đợi nút 1 chuyển mode
 8000844:	f242 7110 	movw	r1, #10000	; 0x2710
 8000848:	2001      	movs	r0, #1
 800084a:	f000 fc7b 	bl	8001144 <setTimer>
			setTimer(2, 250);
 800084e:	21fa      	movs	r1, #250	; 0xfa
 8000850:	2002      	movs	r0, #2
 8000852:	f000 fc77 	bl	8001144 <setTimer>
			setTimer(3, 250);
 8000856:	21fa      	movs	r1, #250	; 0xfa
 8000858:	2003      	movs	r0, #3
 800085a:	f000 fc73 	bl	8001144 <setTimer>
		}
		set_tmp_duration();
 800085e:	f000 f96d 	bl	8000b3c <set_tmp_duration>

		break;
 8000862:	e15d      	b.n	8000b20 <fsm_setting_run+0x358>
	case MODE2:
		enable_vertical(0);
 8000864:	2000      	movs	r0, #0
 8000866:	f000 fa75 	bl	8000d54 <enable_vertical>
		display_number_vertical(2);
 800086a:	2002      	movs	r0, #2
 800086c:	f000 f98c 	bl	8000b88 <display_number_vertical>
		counter_horizontal = red_duration_tmp;
 8000870:	4b6c      	ldr	r3, [pc, #432]	; (8000a24 <fsm_setting_run+0x25c>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a6c      	ldr	r2, [pc, #432]	; (8000a28 <fsm_setting_run+0x260>)
 8000876:	6013      	str	r3, [r2, #0]
		update_buffer_horizontal();
 8000878:	f000 faf6 	bl	8000e68 <update_buffer_horizontal>

		if (timer_flag[3] == 1)
 800087c:	4b67      	ldr	r3, [pc, #412]	; (8000a1c <fsm_setting_run+0x254>)
 800087e:	68db      	ldr	r3, [r3, #12]
 8000880:	2b01      	cmp	r3, #1
 8000882:	d112      	bne.n	80008aa <fsm_setting_run+0xe2>
		{
			update_7seg_horizontal(index_buffer_horizontal++);
 8000884:	4b69      	ldr	r3, [pc, #420]	; (8000a2c <fsm_setting_run+0x264>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	1c5a      	adds	r2, r3, #1
 800088a:	4968      	ldr	r1, [pc, #416]	; (8000a2c <fsm_setting_run+0x264>)
 800088c:	600a      	str	r2, [r1, #0]
 800088e:	4618      	mov	r0, r3
 8000890:	f000 faa2 	bl	8000dd8 <update_7seg_horizontal>
			if (index_buffer_horizontal >= 2)
 8000894:	4b65      	ldr	r3, [pc, #404]	; (8000a2c <fsm_setting_run+0x264>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	2b01      	cmp	r3, #1
 800089a:	dd02      	ble.n	80008a2 <fsm_setting_run+0xda>
				index_buffer_horizontal = 0;
 800089c:	4b63      	ldr	r3, [pc, #396]	; (8000a2c <fsm_setting_run+0x264>)
 800089e:	2200      	movs	r2, #0
 80008a0:	601a      	str	r2, [r3, #0]
			setTimer(3, 250);
 80008a2:	21fa      	movs	r1, #250	; 0xfa
 80008a4:	2003      	movs	r0, #3
 80008a6:	f000 fc4d 	bl	8001144 <setTimer>
		}

		if (timer_flag[2] == 1)
 80008aa:	4b5c      	ldr	r3, [pc, #368]	; (8000a1c <fsm_setting_run+0x254>)
 80008ac:	689b      	ldr	r3, [r3, #8]
 80008ae:	2b01      	cmp	r3, #1
 80008b0:	d105      	bne.n	80008be <fsm_setting_run+0xf6>
		{
			custom_red_mode();
 80008b2:	f000 fdcd 	bl	8001450 <custom_red_mode>
			setTimer(2, 250);
 80008b6:	21fa      	movs	r1, #250	; 0xfa
 80008b8:	2002      	movs	r0, #2
 80008ba:	f000 fc43 	bl	8001144 <setTimer>
		}
		if (isButtonPressed(1) == 1)
 80008be:	2001      	movs	r0, #1
 80008c0:	f7ff fc44 	bl	800014c <isButtonPressed>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b01      	cmp	r3, #1
 80008c8:	d107      	bne.n	80008da <fsm_setting_run+0x112>
		{
			status_horizontal_traffic = MODE3;
 80008ca:	4b53      	ldr	r3, [pc, #332]	; (8000a18 <fsm_setting_run+0x250>)
 80008cc:	2217      	movs	r2, #23
 80008ce:	601a      	str	r2, [r3, #0]
			setTimer(1, 10000);
 80008d0:	f242 7110 	movw	r1, #10000	; 0x2710
 80008d4:	2001      	movs	r0, #1
 80008d6:	f000 fc35 	bl	8001144 <setTimer>
		}
		if (isButtonPressed(2) == 1)
 80008da:	2002      	movs	r0, #2
 80008dc:	f7ff fc36 	bl	800014c <isButtonPressed>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b01      	cmp	r3, #1
 80008e4:	d110      	bne.n	8000908 <fsm_setting_run+0x140>
		{
			red_duration_tmp++;
 80008e6:	4b4f      	ldr	r3, [pc, #316]	; (8000a24 <fsm_setting_run+0x25c>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	3301      	adds	r3, #1
 80008ec:	4a4d      	ldr	r2, [pc, #308]	; (8000a24 <fsm_setting_run+0x25c>)
 80008ee:	6013      	str	r3, [r2, #0]
			if (red_duration_tmp > 99)
 80008f0:	4b4c      	ldr	r3, [pc, #304]	; (8000a24 <fsm_setting_run+0x25c>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	2b63      	cmp	r3, #99	; 0x63
 80008f6:	dd02      	ble.n	80008fe <fsm_setting_run+0x136>
				red_duration_tmp = 0;
 80008f8:	4b4a      	ldr	r3, [pc, #296]	; (8000a24 <fsm_setting_run+0x25c>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	601a      	str	r2, [r3, #0]
			setTimer(1, 10000);
 80008fe:	f242 7110 	movw	r1, #10000	; 0x2710
 8000902:	2001      	movs	r0, #1
 8000904:	f000 fc1e 	bl	8001144 <setTimer>
		}
		if (isButtonPressed(3) == 1)
 8000908:	2003      	movs	r0, #3
 800090a:	f7ff fc1f 	bl	800014c <isButtonPressed>
 800090e:	4603      	mov	r3, r0
 8000910:	2b01      	cmp	r3, #1
 8000912:	d10d      	bne.n	8000930 <fsm_setting_run+0x168>
		{
			red_duration = red_duration_tmp;
 8000914:	4b43      	ldr	r3, [pc, #268]	; (8000a24 <fsm_setting_run+0x25c>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a45      	ldr	r2, [pc, #276]	; (8000a30 <fsm_setting_run+0x268>)
 800091a:	6013      	str	r3, [r2, #0]
			status_horizontal_traffic = MODE1;
 800091c:	4b3e      	ldr	r3, [pc, #248]	; (8000a18 <fsm_setting_run+0x250>)
 800091e:	2215      	movs	r2, #21
 8000920:	601a      	str	r2, [r3, #0]
			clear_all();
 8000922:	f000 f929 	bl	8000b78 <clear_all>
			setTimer(0, 1000);
 8000926:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800092a:	2000      	movs	r0, #0
 800092c:	f000 fc0a 	bl	8001144 <setTimer>
		}
		if (timer_flag[1] == 1)
 8000930:	4b3a      	ldr	r3, [pc, #232]	; (8000a1c <fsm_setting_run+0x254>)
 8000932:	685b      	ldr	r3, [r3, #4]
 8000934:	2b01      	cmp	r3, #1
 8000936:	f040 80ee 	bne.w	8000b16 <fsm_setting_run+0x34e>
		{
			status_horizontal_traffic = MODE1;
 800093a:	4b37      	ldr	r3, [pc, #220]	; (8000a18 <fsm_setting_run+0x250>)
 800093c:	2215      	movs	r2, #21
 800093e:	601a      	str	r2, [r3, #0]
		}

		break;
 8000940:	e0e9      	b.n	8000b16 <fsm_setting_run+0x34e>
	case MODE3:
		enable_vertical(0);
 8000942:	2000      	movs	r0, #0
 8000944:	f000 fa06 	bl	8000d54 <enable_vertical>
		display_number_vertical(3);
 8000948:	2003      	movs	r0, #3
 800094a:	f000 f91d 	bl	8000b88 <display_number_vertical>
		counter_horizontal = green_duration_tmp;
 800094e:	4b39      	ldr	r3, [pc, #228]	; (8000a34 <fsm_setting_run+0x26c>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	4a35      	ldr	r2, [pc, #212]	; (8000a28 <fsm_setting_run+0x260>)
 8000954:	6013      	str	r3, [r2, #0]
		update_buffer_horizontal();
 8000956:	f000 fa87 	bl	8000e68 <update_buffer_horizontal>

		if (timer_flag[3] == 1)
 800095a:	4b30      	ldr	r3, [pc, #192]	; (8000a1c <fsm_setting_run+0x254>)
 800095c:	68db      	ldr	r3, [r3, #12]
 800095e:	2b01      	cmp	r3, #1
 8000960:	d112      	bne.n	8000988 <fsm_setting_run+0x1c0>
		{
			update_7seg_horizontal(index_buffer_horizontal++);
 8000962:	4b32      	ldr	r3, [pc, #200]	; (8000a2c <fsm_setting_run+0x264>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	1c5a      	adds	r2, r3, #1
 8000968:	4930      	ldr	r1, [pc, #192]	; (8000a2c <fsm_setting_run+0x264>)
 800096a:	600a      	str	r2, [r1, #0]
 800096c:	4618      	mov	r0, r3
 800096e:	f000 fa33 	bl	8000dd8 <update_7seg_horizontal>
			if (index_buffer_horizontal >= 2)
 8000972:	4b2e      	ldr	r3, [pc, #184]	; (8000a2c <fsm_setting_run+0x264>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	2b01      	cmp	r3, #1
 8000978:	dd02      	ble.n	8000980 <fsm_setting_run+0x1b8>
				index_buffer_horizontal = 0;
 800097a:	4b2c      	ldr	r3, [pc, #176]	; (8000a2c <fsm_setting_run+0x264>)
 800097c:	2200      	movs	r2, #0
 800097e:	601a      	str	r2, [r3, #0]
			setTimer(3, 250);
 8000980:	21fa      	movs	r1, #250	; 0xfa
 8000982:	2003      	movs	r0, #3
 8000984:	f000 fbde 	bl	8001144 <setTimer>
		}

		if (timer_flag[2] == 1)
 8000988:	4b24      	ldr	r3, [pc, #144]	; (8000a1c <fsm_setting_run+0x254>)
 800098a:	689b      	ldr	r3, [r3, #8]
 800098c:	2b01      	cmp	r3, #1
 800098e:	d105      	bne.n	800099c <fsm_setting_run+0x1d4>
		{
			custom_green_mode();
 8000990:	f000 fd80 	bl	8001494 <custom_green_mode>
			setTimer(2, 250);
 8000994:	21fa      	movs	r1, #250	; 0xfa
 8000996:	2002      	movs	r0, #2
 8000998:	f000 fbd4 	bl	8001144 <setTimer>
		}
		if (isButtonPressed(1) == 1)
 800099c:	2001      	movs	r0, #1
 800099e:	f7ff fbd5 	bl	800014c <isButtonPressed>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b01      	cmp	r3, #1
 80009a6:	d107      	bne.n	80009b8 <fsm_setting_run+0x1f0>
		{
			status_horizontal_traffic = MODE4;
 80009a8:	4b1b      	ldr	r3, [pc, #108]	; (8000a18 <fsm_setting_run+0x250>)
 80009aa:	2218      	movs	r2, #24
 80009ac:	601a      	str	r2, [r3, #0]
			setTimer(1, 10000);
 80009ae:	f242 7110 	movw	r1, #10000	; 0x2710
 80009b2:	2001      	movs	r0, #1
 80009b4:	f000 fbc6 	bl	8001144 <setTimer>
		}
		if (isButtonPressed(2) == 1)
 80009b8:	2002      	movs	r0, #2
 80009ba:	f7ff fbc7 	bl	800014c <isButtonPressed>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b01      	cmp	r3, #1
 80009c2:	d10b      	bne.n	80009dc <fsm_setting_run+0x214>
		{
			// Tang thoi gian green
			green_duration_tmp++;
 80009c4:	4b1b      	ldr	r3, [pc, #108]	; (8000a34 <fsm_setting_run+0x26c>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	3301      	adds	r3, #1
 80009ca:	4a1a      	ldr	r2, [pc, #104]	; (8000a34 <fsm_setting_run+0x26c>)
 80009cc:	6013      	str	r3, [r2, #0]
			if (green_duration_tmp > 99)
 80009ce:	4b19      	ldr	r3, [pc, #100]	; (8000a34 <fsm_setting_run+0x26c>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	2b63      	cmp	r3, #99	; 0x63
 80009d4:	dd02      	ble.n	80009dc <fsm_setting_run+0x214>
				green_duration_tmp = 0;
 80009d6:	4b17      	ldr	r3, [pc, #92]	; (8000a34 <fsm_setting_run+0x26c>)
 80009d8:	2200      	movs	r2, #0
 80009da:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(3) == 1)
 80009dc:	2003      	movs	r0, #3
 80009de:	f7ff fbb5 	bl	800014c <isButtonPressed>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b01      	cmp	r3, #1
 80009e6:	d10d      	bne.n	8000a04 <fsm_setting_run+0x23c>
		{
			green_duration = green_duration_tmp;
 80009e8:	4b12      	ldr	r3, [pc, #72]	; (8000a34 <fsm_setting_run+0x26c>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a12      	ldr	r2, [pc, #72]	; (8000a38 <fsm_setting_run+0x270>)
 80009ee:	6013      	str	r3, [r2, #0]
			status_horizontal_traffic = MODE1;
 80009f0:	4b09      	ldr	r3, [pc, #36]	; (8000a18 <fsm_setting_run+0x250>)
 80009f2:	2215      	movs	r2, #21
 80009f4:	601a      	str	r2, [r3, #0]
			clear_all();
 80009f6:	f000 f8bf 	bl	8000b78 <clear_all>
			setTimer(0, 1000);
 80009fa:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80009fe:	2000      	movs	r0, #0
 8000a00:	f000 fba0 	bl	8001144 <setTimer>
		}
		if (timer_flag[1] == 1)
 8000a04:	4b05      	ldr	r3, [pc, #20]	; (8000a1c <fsm_setting_run+0x254>)
 8000a06:	685b      	ldr	r3, [r3, #4]
 8000a08:	2b01      	cmp	r3, #1
 8000a0a:	f040 8086 	bne.w	8000b1a <fsm_setting_run+0x352>
		{
			status_horizontal_traffic = MODE1;
 8000a0e:	4b02      	ldr	r3, [pc, #8]	; (8000a18 <fsm_setting_run+0x250>)
 8000a10:	2215      	movs	r2, #21
 8000a12:	601a      	str	r2, [r3, #0]
		}

		break;
 8000a14:	e081      	b.n	8000b1a <fsm_setting_run+0x352>
 8000a16:	bf00      	nop
 8000a18:	20000044 	.word	0x20000044
 8000a1c:	200000f4 	.word	0x200000f4
 8000a20:	20000048 	.word	0x20000048
 8000a24:	200000b8 	.word	0x200000b8
 8000a28:	20000068 	.word	0x20000068
 8000a2c:	200000c4 	.word	0x200000c4
 8000a30:	2000004c 	.word	0x2000004c
 8000a34:	200000bc 	.word	0x200000bc
 8000a38:	20000050 	.word	0x20000050
	case MODE4:
		enable_vertical(0);
 8000a3c:	2000      	movs	r0, #0
 8000a3e:	f000 f989 	bl	8000d54 <enable_vertical>
		display_number_vertical(4);
 8000a42:	2004      	movs	r0, #4
 8000a44:	f000 f8a0 	bl	8000b88 <display_number_vertical>
		counter_horizontal = yellow_duration_tmp;
 8000a48:	4b36      	ldr	r3, [pc, #216]	; (8000b24 <fsm_setting_run+0x35c>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a36      	ldr	r2, [pc, #216]	; (8000b28 <fsm_setting_run+0x360>)
 8000a4e:	6013      	str	r3, [r2, #0]
		update_buffer_horizontal();
 8000a50:	f000 fa0a 	bl	8000e68 <update_buffer_horizontal>

		if (timer_flag[3] == 1)
 8000a54:	4b35      	ldr	r3, [pc, #212]	; (8000b2c <fsm_setting_run+0x364>)
 8000a56:	68db      	ldr	r3, [r3, #12]
 8000a58:	2b01      	cmp	r3, #1
 8000a5a:	d112      	bne.n	8000a82 <fsm_setting_run+0x2ba>
		{
			update_7seg_horizontal(index_buffer_horizontal++);
 8000a5c:	4b34      	ldr	r3, [pc, #208]	; (8000b30 <fsm_setting_run+0x368>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	1c5a      	adds	r2, r3, #1
 8000a62:	4933      	ldr	r1, [pc, #204]	; (8000b30 <fsm_setting_run+0x368>)
 8000a64:	600a      	str	r2, [r1, #0]
 8000a66:	4618      	mov	r0, r3
 8000a68:	f000 f9b6 	bl	8000dd8 <update_7seg_horizontal>
			if (index_buffer_horizontal >= 2)
 8000a6c:	4b30      	ldr	r3, [pc, #192]	; (8000b30 <fsm_setting_run+0x368>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	2b01      	cmp	r3, #1
 8000a72:	dd02      	ble.n	8000a7a <fsm_setting_run+0x2b2>
				index_buffer_horizontal = 0;
 8000a74:	4b2e      	ldr	r3, [pc, #184]	; (8000b30 <fsm_setting_run+0x368>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	601a      	str	r2, [r3, #0]
			setTimer(3, 250);
 8000a7a:	21fa      	movs	r1, #250	; 0xfa
 8000a7c:	2003      	movs	r0, #3
 8000a7e:	f000 fb61 	bl	8001144 <setTimer>
		}

		if (timer_flag[2] == 1)
 8000a82:	4b2a      	ldr	r3, [pc, #168]	; (8000b2c <fsm_setting_run+0x364>)
 8000a84:	689b      	ldr	r3, [r3, #8]
 8000a86:	2b01      	cmp	r3, #1
 8000a88:	d105      	bne.n	8000a96 <fsm_setting_run+0x2ce>
		{
			custom_yellow_mode();
 8000a8a:	f000 fd25 	bl	80014d8 <custom_yellow_mode>
			setTimer(2, 250);
 8000a8e:	21fa      	movs	r1, #250	; 0xfa
 8000a90:	2002      	movs	r0, #2
 8000a92:	f000 fb57 	bl	8001144 <setTimer>
		}
		if (isButtonPressed(1) == 1)
 8000a96:	2001      	movs	r0, #1
 8000a98:	f7ff fb58 	bl	800014c <isButtonPressed>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b01      	cmp	r3, #1
 8000aa0:	d109      	bne.n	8000ab6 <fsm_setting_run+0x2ee>
		{
			status_horizontal_traffic = MODE1;
 8000aa2:	4b24      	ldr	r3, [pc, #144]	; (8000b34 <fsm_setting_run+0x36c>)
 8000aa4:	2215      	movs	r2, #21
 8000aa6:	601a      	str	r2, [r3, #0]
			clear_all();
 8000aa8:	f000 f866 	bl	8000b78 <clear_all>
			setTimer(0, 1000);
 8000aac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000ab0:	2000      	movs	r0, #0
 8000ab2:	f000 fb47 	bl	8001144 <setTimer>
		}
		if (isButtonPressed(2) == 1)
 8000ab6:	2002      	movs	r0, #2
 8000ab8:	f7ff fb48 	bl	800014c <isButtonPressed>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b01      	cmp	r3, #1
 8000ac0:	d10b      	bne.n	8000ada <fsm_setting_run+0x312>
		{
			// Tang thoi gian yellow
			yellow_duration_tmp++;
 8000ac2:	4b18      	ldr	r3, [pc, #96]	; (8000b24 <fsm_setting_run+0x35c>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	3301      	adds	r3, #1
 8000ac8:	4a16      	ldr	r2, [pc, #88]	; (8000b24 <fsm_setting_run+0x35c>)
 8000aca:	6013      	str	r3, [r2, #0]
			if (yellow_duration_tmp > 99)
 8000acc:	4b15      	ldr	r3, [pc, #84]	; (8000b24 <fsm_setting_run+0x35c>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	2b63      	cmp	r3, #99	; 0x63
 8000ad2:	dd02      	ble.n	8000ada <fsm_setting_run+0x312>
				yellow_duration_tmp = 0;
 8000ad4:	4b13      	ldr	r3, [pc, #76]	; (8000b24 <fsm_setting_run+0x35c>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(3) == 1)
 8000ada:	2003      	movs	r0, #3
 8000adc:	f7ff fb36 	bl	800014c <isButtonPressed>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b01      	cmp	r3, #1
 8000ae4:	d10d      	bne.n	8000b02 <fsm_setting_run+0x33a>
		{
			yellow_duration = yellow_duration_tmp;
 8000ae6:	4b0f      	ldr	r3, [pc, #60]	; (8000b24 <fsm_setting_run+0x35c>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4a13      	ldr	r2, [pc, #76]	; (8000b38 <fsm_setting_run+0x370>)
 8000aec:	6013      	str	r3, [r2, #0]
			status_horizontal_traffic = MODE1;
 8000aee:	4b11      	ldr	r3, [pc, #68]	; (8000b34 <fsm_setting_run+0x36c>)
 8000af0:	2215      	movs	r2, #21
 8000af2:	601a      	str	r2, [r3, #0]
			clear_all();
 8000af4:	f000 f840 	bl	8000b78 <clear_all>
			setTimer(0, 1000);
 8000af8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000afc:	2000      	movs	r0, #0
 8000afe:	f000 fb21 	bl	8001144 <setTimer>
		}
		if (timer_flag[1] == 1)
 8000b02:	4b0a      	ldr	r3, [pc, #40]	; (8000b2c <fsm_setting_run+0x364>)
 8000b04:	685b      	ldr	r3, [r3, #4]
 8000b06:	2b01      	cmp	r3, #1
 8000b08:	d109      	bne.n	8000b1e <fsm_setting_run+0x356>
		{
			status_horizontal_traffic = MODE1;
 8000b0a:	4b0a      	ldr	r3, [pc, #40]	; (8000b34 <fsm_setting_run+0x36c>)
 8000b0c:	2215      	movs	r2, #21
 8000b0e:	601a      	str	r2, [r3, #0]
		}

		break;
 8000b10:	e005      	b.n	8000b1e <fsm_setting_run+0x356>
	default:
		break;
 8000b12:	bf00      	nop
 8000b14:	e004      	b.n	8000b20 <fsm_setting_run+0x358>
		break;
 8000b16:	bf00      	nop
 8000b18:	e002      	b.n	8000b20 <fsm_setting_run+0x358>
		break;
 8000b1a:	bf00      	nop
 8000b1c:	e000      	b.n	8000b20 <fsm_setting_run+0x358>
		break;
 8000b1e:	bf00      	nop
	}
}
 8000b20:	bf00      	nop
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	200000c0 	.word	0x200000c0
 8000b28:	20000068 	.word	0x20000068
 8000b2c:	200000f4 	.word	0x200000f4
 8000b30:	200000c4 	.word	0x200000c4
 8000b34:	20000044 	.word	0x20000044
 8000b38:	20000054 	.word	0x20000054

08000b3c <set_tmp_duration>:
int counter_vertical = 3;

int time_scan_7seg = 500;

void set_tmp_duration()
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
    red_duration_tmp = red_duration;
 8000b40:	4b07      	ldr	r3, [pc, #28]	; (8000b60 <set_tmp_duration+0x24>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a07      	ldr	r2, [pc, #28]	; (8000b64 <set_tmp_duration+0x28>)
 8000b46:	6013      	str	r3, [r2, #0]
	green_duration_tmp = green_duration;
 8000b48:	4b07      	ldr	r3, [pc, #28]	; (8000b68 <set_tmp_duration+0x2c>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a07      	ldr	r2, [pc, #28]	; (8000b6c <set_tmp_duration+0x30>)
 8000b4e:	6013      	str	r3, [r2, #0]
	yellow_duration_tmp = yellow_duration;
 8000b50:	4b07      	ldr	r3, [pc, #28]	; (8000b70 <set_tmp_duration+0x34>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a07      	ldr	r2, [pc, #28]	; (8000b74 <set_tmp_duration+0x38>)
 8000b56:	6013      	str	r3, [r2, #0]
}
 8000b58:	bf00      	nop
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bc80      	pop	{r7}
 8000b5e:	4770      	bx	lr
 8000b60:	2000004c 	.word	0x2000004c
 8000b64:	200000b8 	.word	0x200000b8
 8000b68:	20000050 	.word	0x20000050
 8000b6c:	200000bc 	.word	0x200000bc
 8000b70:	20000054 	.word	0x20000054
 8000b74:	200000c0 	.word	0x200000c0

08000b78 <clear_all>:

void clear_all()
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
    clear_all_7seg();
 8000b7c:	f000 f912 	bl	8000da4 <clear_all_7seg>
    clear_all_led();
 8000b80:	f000 fbbe 	bl	8001300 <clear_all_led>
}
 8000b84:	bf00      	nop
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <display_number_vertical>:
		0x78,
		0x00,
		0x10};

void display_number_vertical(int number)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b084      	sub	sp, #16
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
	char code = seg[number];
 8000b90:	4a29      	ldr	r2, [pc, #164]	; (8000c38 <display_number_vertical+0xb0>)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	4413      	add	r3, r2
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	73fb      	strb	r3, [r7, #15]

	// Kiem tra bit tuong ung SEG cua so can hien thi neu = 1 thi SEG OFF
	HAL_GPIO_WritePin(SEG0_A_GPIO_Port, SEG0_A_Pin, (code & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000b9a:	7bfb      	ldrb	r3, [r7, #15]
 8000b9c:	f003 0301 	and.w	r3, r3, #1
 8000ba0:	b2db      	uxtb	r3, r3
 8000ba2:	461a      	mov	r2, r3
 8000ba4:	2101      	movs	r1, #1
 8000ba6:	4825      	ldr	r0, [pc, #148]	; (8000c3c <display_number_vertical+0xb4>)
 8000ba8:	f000 ffdf 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG0_B_GPIO_Port, SEG0_B_Pin, (code & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000bac:	7bfb      	ldrb	r3, [r7, #15]
 8000bae:	105b      	asrs	r3, r3, #1
 8000bb0:	b2db      	uxtb	r3, r3
 8000bb2:	f003 0301 	and.w	r3, r3, #1
 8000bb6:	b2db      	uxtb	r3, r3
 8000bb8:	461a      	mov	r2, r3
 8000bba:	2102      	movs	r1, #2
 8000bbc:	481f      	ldr	r0, [pc, #124]	; (8000c3c <display_number_vertical+0xb4>)
 8000bbe:	f000 ffd4 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG0_C_GPIO_Port, SEG0_C_Pin, (code & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000bc2:	7bfb      	ldrb	r3, [r7, #15]
 8000bc4:	109b      	asrs	r3, r3, #2
 8000bc6:	b2db      	uxtb	r3, r3
 8000bc8:	f003 0301 	and.w	r3, r3, #1
 8000bcc:	b2db      	uxtb	r3, r3
 8000bce:	461a      	mov	r2, r3
 8000bd0:	2104      	movs	r1, #4
 8000bd2:	481a      	ldr	r0, [pc, #104]	; (8000c3c <display_number_vertical+0xb4>)
 8000bd4:	f000 ffc9 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG0_D_GPIO_Port, SEG0_D_Pin, (code & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000bd8:	7bfb      	ldrb	r3, [r7, #15]
 8000bda:	10db      	asrs	r3, r3, #3
 8000bdc:	b2db      	uxtb	r3, r3
 8000bde:	f003 0301 	and.w	r3, r3, #1
 8000be2:	b2db      	uxtb	r3, r3
 8000be4:	461a      	mov	r2, r3
 8000be6:	2108      	movs	r1, #8
 8000be8:	4814      	ldr	r0, [pc, #80]	; (8000c3c <display_number_vertical+0xb4>)
 8000bea:	f000 ffbe 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG0_E_GPIO_Port, SEG0_E_Pin, (code & 0x10) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000bee:	7bfb      	ldrb	r3, [r7, #15]
 8000bf0:	111b      	asrs	r3, r3, #4
 8000bf2:	b2db      	uxtb	r3, r3
 8000bf4:	f003 0301 	and.w	r3, r3, #1
 8000bf8:	b2db      	uxtb	r3, r3
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	2110      	movs	r1, #16
 8000bfe:	480f      	ldr	r0, [pc, #60]	; (8000c3c <display_number_vertical+0xb4>)
 8000c00:	f000 ffb3 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG0_F_GPIO_Port, SEG0_F_Pin, (code & 0x20) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000c04:	7bfb      	ldrb	r3, [r7, #15]
 8000c06:	115b      	asrs	r3, r3, #5
 8000c08:	b2db      	uxtb	r3, r3
 8000c0a:	f003 0301 	and.w	r3, r3, #1
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	461a      	mov	r2, r3
 8000c12:	2120      	movs	r1, #32
 8000c14:	4809      	ldr	r0, [pc, #36]	; (8000c3c <display_number_vertical+0xb4>)
 8000c16:	f000 ffa8 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG0_G_GPIO_Port, SEG0_G_Pin, (code & 0x40) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000c1a:	7bfb      	ldrb	r3, [r7, #15]
 8000c1c:	119b      	asrs	r3, r3, #6
 8000c1e:	b2db      	uxtb	r3, r3
 8000c20:	f003 0301 	and.w	r3, r3, #1
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	461a      	mov	r2, r3
 8000c28:	2140      	movs	r1, #64	; 0x40
 8000c2a:	4804      	ldr	r0, [pc, #16]	; (8000c3c <display_number_vertical+0xb4>)
 8000c2c:	f000 ff9d 	bl	8001b6a <HAL_GPIO_WritePin>
}
 8000c30:	bf00      	nop
 8000c32:	3710      	adds	r7, #16
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	20000074 	.word	0x20000074
 8000c3c:	40010c00 	.word	0x40010c00

08000c40 <display_number_horizontal>:

void display_number_horizontal(int number)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b084      	sub	sp, #16
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
	char code = seg[number];
 8000c48:	4a2c      	ldr	r2, [pc, #176]	; (8000cfc <display_number_horizontal+0xbc>)
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	4413      	add	r3, r2
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	73fb      	strb	r3, [r7, #15]

	// Kiem tra bit tuong ung SEG cua so can hien thi neu = 1 thi SEG OFF
	HAL_GPIO_WritePin(SEG1_A_GPIO_Port, SEG1_A_Pin, (code & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000c52:	7bfb      	ldrb	r3, [r7, #15]
 8000c54:	f003 0301 	and.w	r3, r3, #1
 8000c58:	b2db      	uxtb	r3, r3
 8000c5a:	461a      	mov	r2, r3
 8000c5c:	2180      	movs	r1, #128	; 0x80
 8000c5e:	4828      	ldr	r0, [pc, #160]	; (8000d00 <display_number_horizontal+0xc0>)
 8000c60:	f000 ff83 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG1_B_GPIO_Port, SEG1_B_Pin, (code & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000c64:	7bfb      	ldrb	r3, [r7, #15]
 8000c66:	105b      	asrs	r3, r3, #1
 8000c68:	b2db      	uxtb	r3, r3
 8000c6a:	f003 0301 	and.w	r3, r3, #1
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	461a      	mov	r2, r3
 8000c72:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c76:	4822      	ldr	r0, [pc, #136]	; (8000d00 <display_number_horizontal+0xc0>)
 8000c78:	f000 ff77 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG1_C_GPIO_Port, SEG1_C_Pin, (code & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000c7c:	7bfb      	ldrb	r3, [r7, #15]
 8000c7e:	109b      	asrs	r3, r3, #2
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	f003 0301 	and.w	r3, r3, #1
 8000c86:	b2db      	uxtb	r3, r3
 8000c88:	461a      	mov	r2, r3
 8000c8a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c8e:	481c      	ldr	r0, [pc, #112]	; (8000d00 <display_number_horizontal+0xc0>)
 8000c90:	f000 ff6b 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG1_D_GPIO_Port, SEG1_D_Pin, (code & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000c94:	7bfb      	ldrb	r3, [r7, #15]
 8000c96:	10db      	asrs	r3, r3, #3
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	f003 0301 	and.w	r3, r3, #1
 8000c9e:	b2db      	uxtb	r3, r3
 8000ca0:	461a      	mov	r2, r3
 8000ca2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ca6:	4816      	ldr	r0, [pc, #88]	; (8000d00 <display_number_horizontal+0xc0>)
 8000ca8:	f000 ff5f 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG1_E_GPIO_Port, SEG1_E_Pin, (code & 0x10) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000cac:	7bfb      	ldrb	r3, [r7, #15]
 8000cae:	111b      	asrs	r3, r3, #4
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	f003 0301 	and.w	r3, r3, #1
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	461a      	mov	r2, r3
 8000cba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cbe:	4810      	ldr	r0, [pc, #64]	; (8000d00 <display_number_horizontal+0xc0>)
 8000cc0:	f000 ff53 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG1_F_GPIO_Port, SEG1_F_Pin, (code & 0x20) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000cc4:	7bfb      	ldrb	r3, [r7, #15]
 8000cc6:	115b      	asrs	r3, r3, #5
 8000cc8:	b2db      	uxtb	r3, r3
 8000cca:	f003 0301 	and.w	r3, r3, #1
 8000cce:	b2db      	uxtb	r3, r3
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cd6:	480a      	ldr	r0, [pc, #40]	; (8000d00 <display_number_horizontal+0xc0>)
 8000cd8:	f000 ff47 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG1_G_GPIO_Port, SEG1_G_Pin, (code & 0x40) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000cdc:	7bfb      	ldrb	r3, [r7, #15]
 8000cde:	119b      	asrs	r3, r3, #6
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	f003 0301 	and.w	r3, r3, #1
 8000ce6:	b2db      	uxtb	r3, r3
 8000ce8:	461a      	mov	r2, r3
 8000cea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cee:	4804      	ldr	r0, [pc, #16]	; (8000d00 <display_number_horizontal+0xc0>)
 8000cf0:	f000 ff3b 	bl	8001b6a <HAL_GPIO_WritePin>
}
 8000cf4:	bf00      	nop
 8000cf6:	3710      	adds	r7, #16
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	20000074 	.word	0x20000074
 8000d00:	40010c00 	.word	0x40010c00

08000d04 <enable_horizontal>:

void enable_horizontal(int index)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
	if (index == 0)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d10b      	bne.n	8000d2a <enable_horizontal+0x26>
	{
		HAL_GPIO_WritePin(GPIOA, EN2_Pin, RESET);
 8000d12:	2200      	movs	r2, #0
 8000d14:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d18:	480d      	ldr	r0, [pc, #52]	; (8000d50 <enable_horizontal+0x4c>)
 8000d1a:	f000 ff26 	bl	8001b6a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, EN3_Pin, SET);
 8000d1e:	2201      	movs	r2, #1
 8000d20:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d24:	480a      	ldr	r0, [pc, #40]	; (8000d50 <enable_horizontal+0x4c>)
 8000d26:	f000 ff20 	bl	8001b6a <HAL_GPIO_WritePin>
	}
	if (index == 1)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2b01      	cmp	r3, #1
 8000d2e:	d10b      	bne.n	8000d48 <enable_horizontal+0x44>
	{
		HAL_GPIO_WritePin(GPIOA, EN3_Pin, RESET);
 8000d30:	2200      	movs	r2, #0
 8000d32:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d36:	4806      	ldr	r0, [pc, #24]	; (8000d50 <enable_horizontal+0x4c>)
 8000d38:	f000 ff17 	bl	8001b6a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, EN2_Pin, SET);
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d42:	4803      	ldr	r0, [pc, #12]	; (8000d50 <enable_horizontal+0x4c>)
 8000d44:	f000 ff11 	bl	8001b6a <HAL_GPIO_WritePin>
	}
}
 8000d48:	bf00      	nop
 8000d4a:	3708      	adds	r7, #8
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	40010800 	.word	0x40010800

08000d54 <enable_vertical>:

void enable_vertical(int index)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
	if (index == 0)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d10b      	bne.n	8000d7a <enable_vertical+0x26>
	{
		HAL_GPIO_WritePin(GPIOA, EN0_Pin, RESET);
 8000d62:	2200      	movs	r2, #0
 8000d64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d68:	480d      	ldr	r0, [pc, #52]	; (8000da0 <enable_vertical+0x4c>)
 8000d6a:	f000 fefe 	bl	8001b6a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, EN1_Pin, SET);
 8000d6e:	2201      	movs	r2, #1
 8000d70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d74:	480a      	ldr	r0, [pc, #40]	; (8000da0 <enable_vertical+0x4c>)
 8000d76:	f000 fef8 	bl	8001b6a <HAL_GPIO_WritePin>
	}
	if (index == 1)
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	2b01      	cmp	r3, #1
 8000d7e:	d10b      	bne.n	8000d98 <enable_vertical+0x44>
	{
		HAL_GPIO_WritePin(GPIOA, EN1_Pin, RESET);
 8000d80:	2200      	movs	r2, #0
 8000d82:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d86:	4806      	ldr	r0, [pc, #24]	; (8000da0 <enable_vertical+0x4c>)
 8000d88:	f000 feef 	bl	8001b6a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, EN0_Pin, SET);
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d92:	4803      	ldr	r0, [pc, #12]	; (8000da0 <enable_vertical+0x4c>)
 8000d94:	f000 fee9 	bl	8001b6a <HAL_GPIO_WritePin>
	}
}
 8000d98:	bf00      	nop
 8000d9a:	3708      	adds	r7, #8
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	40010800 	.word	0x40010800

08000da4 <clear_all_7seg>:

void clear_all_7seg()
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN2_Pin | EN3_Pin, SET);
 8000da8:	2201      	movs	r2, #1
 8000daa:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000dae:	4808      	ldr	r0, [pc, #32]	; (8000dd0 <clear_all_7seg+0x2c>)
 8000db0:	f000 fedb 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, SEG0_A_Pin | SEG0_B_Pin | SEG0_C_Pin | SEG0_D_Pin | SEG0_E_Pin | SEG0_F_Pin | SEG0_G_Pin, SET);
 8000db4:	2201      	movs	r2, #1
 8000db6:	217f      	movs	r1, #127	; 0x7f
 8000db8:	4806      	ldr	r0, [pc, #24]	; (8000dd4 <clear_all_7seg+0x30>)
 8000dba:	f000 fed6 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, SEG1_A_Pin | SEG1_B_Pin | SEG1_C_Pin | SEG1_D_Pin | SEG1_E_Pin | SEG1_F_Pin | SEG1_G_Pin, SET);
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	f44f 517e 	mov.w	r1, #16256	; 0x3f80
 8000dc4:	4803      	ldr	r0, [pc, #12]	; (8000dd4 <clear_all_7seg+0x30>)
 8000dc6:	f000 fed0 	bl	8001b6a <HAL_GPIO_WritePin>
}
 8000dca:	bf00      	nop
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	40010800 	.word	0x40010800
 8000dd4:	40010c00 	.word	0x40010c00

08000dd8 <update_7seg_horizontal>:

void update_7seg_horizontal(int index_buffer_horizontal)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b082      	sub	sp, #8
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
	switch (index_buffer_horizontal)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d003      	beq.n	8000dee <update_7seg_horizontal+0x16>
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d009      	beq.n	8000e00 <update_7seg_horizontal+0x28>
	case 1:
		enable_horizontal(1);
		display_number_horizontal(led_buffer_horizontal[1]);
		break;
	default:
		break;
 8000dec:	e011      	b.n	8000e12 <update_7seg_horizontal+0x3a>
		enable_horizontal(0);
 8000dee:	2000      	movs	r0, #0
 8000df0:	f7ff ff88 	bl	8000d04 <enable_horizontal>
		display_number_horizontal(led_buffer_horizontal[0]);
 8000df4:	4b09      	ldr	r3, [pc, #36]	; (8000e1c <update_7seg_horizontal+0x44>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f7ff ff21 	bl	8000c40 <display_number_horizontal>
		break;
 8000dfe:	e008      	b.n	8000e12 <update_7seg_horizontal+0x3a>
		enable_horizontal(1);
 8000e00:	2001      	movs	r0, #1
 8000e02:	f7ff ff7f 	bl	8000d04 <enable_horizontal>
		display_number_horizontal(led_buffer_horizontal[1]);
 8000e06:	4b05      	ldr	r3, [pc, #20]	; (8000e1c <update_7seg_horizontal+0x44>)
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f7ff ff18 	bl	8000c40 <display_number_horizontal>
		break;
 8000e10:	bf00      	nop
	}
}
 8000e12:	bf00      	nop
 8000e14:	3708      	adds	r7, #8
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	20000058 	.word	0x20000058

08000e20 <update_7seg_vertical>:

void update_7seg_vertical(int index_buffer_vertical)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
	switch (index_buffer_vertical)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d003      	beq.n	8000e36 <update_7seg_vertical+0x16>
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	2b01      	cmp	r3, #1
 8000e32:	d009      	beq.n	8000e48 <update_7seg_vertical+0x28>
	case 1:
		enable_vertical(1);
		display_number_vertical(led_buffer_vertical[1]);
		break;
	default:
		break;
 8000e34:	e011      	b.n	8000e5a <update_7seg_vertical+0x3a>
		enable_vertical(0);
 8000e36:	2000      	movs	r0, #0
 8000e38:	f7ff ff8c 	bl	8000d54 <enable_vertical>
		display_number_vertical(led_buffer_vertical[0]);
 8000e3c:	4b09      	ldr	r3, [pc, #36]	; (8000e64 <update_7seg_vertical+0x44>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff fea1 	bl	8000b88 <display_number_vertical>
		break;
 8000e46:	e008      	b.n	8000e5a <update_7seg_vertical+0x3a>
		enable_vertical(1);
 8000e48:	2001      	movs	r0, #1
 8000e4a:	f7ff ff83 	bl	8000d54 <enable_vertical>
		display_number_vertical(led_buffer_vertical[1]);
 8000e4e:	4b05      	ldr	r3, [pc, #20]	; (8000e64 <update_7seg_vertical+0x44>)
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	4618      	mov	r0, r3
 8000e54:	f7ff fe98 	bl	8000b88 <display_number_vertical>
		break;
 8000e58:	bf00      	nop
	}
}
 8000e5a:	bf00      	nop
 8000e5c:	3708      	adds	r7, #8
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	20000060 	.word	0x20000060

08000e68 <update_buffer_horizontal>:

void update_buffer_horizontal()
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
	led_buffer_horizontal[0] = counter_horizontal / 10;
 8000e6c:	4b0e      	ldr	r3, [pc, #56]	; (8000ea8 <update_buffer_horizontal+0x40>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a0e      	ldr	r2, [pc, #56]	; (8000eac <update_buffer_horizontal+0x44>)
 8000e72:	fb82 1203 	smull	r1, r2, r2, r3
 8000e76:	1092      	asrs	r2, r2, #2
 8000e78:	17db      	asrs	r3, r3, #31
 8000e7a:	1ad3      	subs	r3, r2, r3
 8000e7c:	4a0c      	ldr	r2, [pc, #48]	; (8000eb0 <update_buffer_horizontal+0x48>)
 8000e7e:	6013      	str	r3, [r2, #0]
	led_buffer_horizontal[1] = counter_horizontal % 10;
 8000e80:	4b09      	ldr	r3, [pc, #36]	; (8000ea8 <update_buffer_horizontal+0x40>)
 8000e82:	6819      	ldr	r1, [r3, #0]
 8000e84:	4b09      	ldr	r3, [pc, #36]	; (8000eac <update_buffer_horizontal+0x44>)
 8000e86:	fb83 2301 	smull	r2, r3, r3, r1
 8000e8a:	109a      	asrs	r2, r3, #2
 8000e8c:	17cb      	asrs	r3, r1, #31
 8000e8e:	1ad2      	subs	r2, r2, r3
 8000e90:	4613      	mov	r3, r2
 8000e92:	009b      	lsls	r3, r3, #2
 8000e94:	4413      	add	r3, r2
 8000e96:	005b      	lsls	r3, r3, #1
 8000e98:	1aca      	subs	r2, r1, r3
 8000e9a:	4b05      	ldr	r3, [pc, #20]	; (8000eb0 <update_buffer_horizontal+0x48>)
 8000e9c:	605a      	str	r2, [r3, #4]
}
 8000e9e:	bf00      	nop
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bc80      	pop	{r7}
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	20000068 	.word	0x20000068
 8000eac:	66666667 	.word	0x66666667
 8000eb0:	20000058 	.word	0x20000058

08000eb4 <update_buffer_vertical>:

void update_buffer_vertical()
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
	led_buffer_vertical[0] = counter_vertical / 10;
 8000eb8:	4b0e      	ldr	r3, [pc, #56]	; (8000ef4 <update_buffer_vertical+0x40>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a0e      	ldr	r2, [pc, #56]	; (8000ef8 <update_buffer_vertical+0x44>)
 8000ebe:	fb82 1203 	smull	r1, r2, r2, r3
 8000ec2:	1092      	asrs	r2, r2, #2
 8000ec4:	17db      	asrs	r3, r3, #31
 8000ec6:	1ad3      	subs	r3, r2, r3
 8000ec8:	4a0c      	ldr	r2, [pc, #48]	; (8000efc <update_buffer_vertical+0x48>)
 8000eca:	6013      	str	r3, [r2, #0]
	led_buffer_vertical[1] = counter_vertical % 10;
 8000ecc:	4b09      	ldr	r3, [pc, #36]	; (8000ef4 <update_buffer_vertical+0x40>)
 8000ece:	6819      	ldr	r1, [r3, #0]
 8000ed0:	4b09      	ldr	r3, [pc, #36]	; (8000ef8 <update_buffer_vertical+0x44>)
 8000ed2:	fb83 2301 	smull	r2, r3, r3, r1
 8000ed6:	109a      	asrs	r2, r3, #2
 8000ed8:	17cb      	asrs	r3, r1, #31
 8000eda:	1ad2      	subs	r2, r2, r3
 8000edc:	4613      	mov	r3, r2
 8000ede:	009b      	lsls	r3, r3, #2
 8000ee0:	4413      	add	r3, r2
 8000ee2:	005b      	lsls	r3, r3, #1
 8000ee4:	1aca      	subs	r2, r1, r3
 8000ee6:	4b05      	ldr	r3, [pc, #20]	; (8000efc <update_buffer_vertical+0x48>)
 8000ee8:	605a      	str	r2, [r3, #4]
}
 8000eea:	bf00      	nop
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bc80      	pop	{r7}
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	2000006c 	.word	0x2000006c
 8000ef8:	66666667 	.word	0x66666667
 8000efc:	20000060 	.word	0x20000060

08000f00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f04:	f000 fb30 	bl	8001568 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f08:	f000 f812 	bl	8000f30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 8000f0c:	f000 f84c 	bl	8000fa8 <MX_TIM2_Init>
  MX_GPIO_Init();
 8000f10:	f000 f896 	bl	8001040 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000f14:	4805      	ldr	r0, [pc, #20]	; (8000f2c <main+0x2c>)
 8000f16:	f001 fa85 	bl	8002424 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  clear_all_led();
 8000f1a:	f000 f9f1 	bl	8001300 <clear_all_led>
  clear_all_7seg();
 8000f1e:	f7ff ff41 	bl	8000da4 <clear_all_7seg>
  while (1)
  {
	  fsm_automatic_run();
 8000f22:	f7ff f9cf 	bl	80002c4 <fsm_automatic_run>
	  fsm_setting_run();
 8000f26:	f7ff fc4f 	bl	80007c8 <fsm_setting_run>
	  fsm_automatic_run();
 8000f2a:	e7fa      	b.n	8000f22 <main+0x22>
 8000f2c:	2000011c 	.word	0x2000011c

08000f30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b090      	sub	sp, #64	; 0x40
 8000f34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f36:	f107 0318 	add.w	r3, r7, #24
 8000f3a:	2228      	movs	r2, #40	; 0x28
 8000f3c:	2100      	movs	r1, #0
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f001 fe20 	bl	8002b84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f44:	1d3b      	adds	r3, r7, #4
 8000f46:	2200      	movs	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]
 8000f4a:	605a      	str	r2, [r3, #4]
 8000f4c:	609a      	str	r2, [r3, #8]
 8000f4e:	60da      	str	r2, [r3, #12]
 8000f50:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f52:	2302      	movs	r3, #2
 8000f54:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f56:	2301      	movs	r3, #1
 8000f58:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f5a:	2310      	movs	r3, #16
 8000f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f62:	f107 0318 	add.w	r3, r7, #24
 8000f66:	4618      	mov	r0, r3
 8000f68:	f000 fe30 	bl	8001bcc <HAL_RCC_OscConfig>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000f72:	f000 f8e1 	bl	8001138 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f76:	230f      	movs	r3, #15
 8000f78:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f82:	2300      	movs	r3, #0
 8000f84:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f86:	2300      	movs	r3, #0
 8000f88:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f8a:	1d3b      	adds	r3, r7, #4
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f001 f89c 	bl	80020cc <HAL_RCC_ClockConfig>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000f9a:	f000 f8cd 	bl	8001138 <Error_Handler>
  }
}
 8000f9e:	bf00      	nop
 8000fa0:	3740      	adds	r7, #64	; 0x40
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
	...

08000fa8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b086      	sub	sp, #24
 8000fac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fae:	f107 0308 	add.w	r3, r7, #8
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	601a      	str	r2, [r3, #0]
 8000fb6:	605a      	str	r2, [r3, #4]
 8000fb8:	609a      	str	r2, [r3, #8]
 8000fba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fbc:	463b      	mov	r3, r7
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
 8000fc2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000fc4:	4b1d      	ldr	r3, [pc, #116]	; (800103c <MX_TIM2_Init+0x94>)
 8000fc6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000fcc:	4b1b      	ldr	r3, [pc, #108]	; (800103c <MX_TIM2_Init+0x94>)
 8000fce:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000fd2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fd4:	4b19      	ldr	r3, [pc, #100]	; (800103c <MX_TIM2_Init+0x94>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000fda:	4b18      	ldr	r3, [pc, #96]	; (800103c <MX_TIM2_Init+0x94>)
 8000fdc:	2209      	movs	r2, #9
 8000fde:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fe0:	4b16      	ldr	r3, [pc, #88]	; (800103c <MX_TIM2_Init+0x94>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fe6:	4b15      	ldr	r3, [pc, #84]	; (800103c <MX_TIM2_Init+0x94>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000fec:	4813      	ldr	r0, [pc, #76]	; (800103c <MX_TIM2_Init+0x94>)
 8000fee:	f001 f9c9 	bl	8002384 <HAL_TIM_Base_Init>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000ff8:	f000 f89e 	bl	8001138 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ffc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001000:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001002:	f107 0308 	add.w	r3, r7, #8
 8001006:	4619      	mov	r1, r3
 8001008:	480c      	ldr	r0, [pc, #48]	; (800103c <MX_TIM2_Init+0x94>)
 800100a:	f001 fb47 	bl	800269c <HAL_TIM_ConfigClockSource>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001014:	f000 f890 	bl	8001138 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001018:	2300      	movs	r3, #0
 800101a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800101c:	2300      	movs	r3, #0
 800101e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001020:	463b      	mov	r3, r7
 8001022:	4619      	mov	r1, r3
 8001024:	4805      	ldr	r0, [pc, #20]	; (800103c <MX_TIM2_Init+0x94>)
 8001026:	f001 fd1f 	bl	8002a68 <HAL_TIMEx_MasterConfigSynchronization>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001030:	f000 f882 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001034:	bf00      	nop
 8001036:	3718      	adds	r7, #24
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	2000011c 	.word	0x2000011c

08001040 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b088      	sub	sp, #32
 8001044:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001046:	f107 0310 	add.w	r3, r7, #16
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]
 8001050:	609a      	str	r2, [r3, #8]
 8001052:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001054:	4b2f      	ldr	r3, [pc, #188]	; (8001114 <MX_GPIO_Init+0xd4>)
 8001056:	699b      	ldr	r3, [r3, #24]
 8001058:	4a2e      	ldr	r2, [pc, #184]	; (8001114 <MX_GPIO_Init+0xd4>)
 800105a:	f043 0320 	orr.w	r3, r3, #32
 800105e:	6193      	str	r3, [r2, #24]
 8001060:	4b2c      	ldr	r3, [pc, #176]	; (8001114 <MX_GPIO_Init+0xd4>)
 8001062:	699b      	ldr	r3, [r3, #24]
 8001064:	f003 0320 	and.w	r3, r3, #32
 8001068:	60fb      	str	r3, [r7, #12]
 800106a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800106c:	4b29      	ldr	r3, [pc, #164]	; (8001114 <MX_GPIO_Init+0xd4>)
 800106e:	699b      	ldr	r3, [r3, #24]
 8001070:	4a28      	ldr	r2, [pc, #160]	; (8001114 <MX_GPIO_Init+0xd4>)
 8001072:	f043 0304 	orr.w	r3, r3, #4
 8001076:	6193      	str	r3, [r2, #24]
 8001078:	4b26      	ldr	r3, [pc, #152]	; (8001114 <MX_GPIO_Init+0xd4>)
 800107a:	699b      	ldr	r3, [r3, #24]
 800107c:	f003 0304 	and.w	r3, r3, #4
 8001080:	60bb      	str	r3, [r7, #8]
 8001082:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001084:	4b23      	ldr	r3, [pc, #140]	; (8001114 <MX_GPIO_Init+0xd4>)
 8001086:	699b      	ldr	r3, [r3, #24]
 8001088:	4a22      	ldr	r2, [pc, #136]	; (8001114 <MX_GPIO_Init+0xd4>)
 800108a:	f043 0308 	orr.w	r3, r3, #8
 800108e:	6193      	str	r3, [r2, #24]
 8001090:	4b20      	ldr	r3, [pc, #128]	; (8001114 <MX_GPIO_Init+0xd4>)
 8001092:	699b      	ldr	r3, [r3, #24]
 8001094:	f003 0308 	and.w	r3, r3, #8
 8001098:	607b      	str	r3, [r7, #4]
 800109a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin|LED_GREEN1_Pin|LED_YELLOW1_Pin|LED_RED2_Pin
 800109c:	2200      	movs	r2, #0
 800109e:	f24f 01fc 	movw	r1, #61692	; 0xf0fc
 80010a2:	481d      	ldr	r0, [pc, #116]	; (8001118 <MX_GPIO_Init+0xd8>)
 80010a4:	f000 fd61 	bl	8001b6a <HAL_GPIO_WritePin>
                          |LED_GREEN2_Pin|LED_YELLOW2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_A_Pin|SEG0_B_Pin|SEG0_C_Pin|SEG1_D_Pin
 80010a8:	2200      	movs	r2, #0
 80010aa:	f643 71ff 	movw	r1, #16383	; 0x3fff
 80010ae:	481b      	ldr	r0, [pc, #108]	; (800111c <MX_GPIO_Init+0xdc>)
 80010b0:	f000 fd5b 	bl	8001b6a <HAL_GPIO_WritePin>
                          |SEG1_B_Pin|SEG1_C_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_RED1_Pin LED_GREEN1_Pin LED_YELLOW1_Pin LED_RED2_Pin
                           LED_GREEN2_Pin LED_YELLOW2_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = LED_RED1_Pin|LED_GREEN1_Pin|LED_YELLOW1_Pin|LED_RED2_Pin
 80010b4:	f24f 03fc 	movw	r3, #61692	; 0xf0fc
 80010b8:	613b      	str	r3, [r7, #16]
                          |LED_GREEN2_Pin|LED_YELLOW2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ba:	2301      	movs	r3, #1
 80010bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010be:	2300      	movs	r3, #0
 80010c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c2:	2302      	movs	r3, #2
 80010c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010c6:	f107 0310 	add.w	r3, r7, #16
 80010ca:	4619      	mov	r1, r3
 80010cc:	4812      	ldr	r0, [pc, #72]	; (8001118 <MX_GPIO_Init+0xd8>)
 80010ce:	f000 fbbb 	bl	8001848 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_A_Pin SEG0_B_Pin SEG0_C_Pin SEG1_D_Pin
                           SEG1_E_Pin SEG1_F_Pin SEG1_G_Pin SEG0_D_Pin
                           SEG0_E_Pin SEG0_F_Pin SEG0_G_Pin SEG1_A_Pin
                           SEG1_B_Pin SEG1_C_Pin */
  GPIO_InitStruct.Pin = SEG0_A_Pin|SEG0_B_Pin|SEG0_C_Pin|SEG1_D_Pin
 80010d2:	f643 73ff 	movw	r3, #16383	; 0x3fff
 80010d6:	613b      	str	r3, [r7, #16]
                          |SEG1_E_Pin|SEG1_F_Pin|SEG1_G_Pin|SEG0_D_Pin
                          |SEG0_E_Pin|SEG0_F_Pin|SEG0_G_Pin|SEG1_A_Pin
                          |SEG1_B_Pin|SEG1_C_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d8:	2301      	movs	r3, #1
 80010da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010dc:	2300      	movs	r3, #0
 80010de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e0:	2302      	movs	r3, #2
 80010e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e4:	f107 0310 	add.w	r3, r7, #16
 80010e8:	4619      	mov	r1, r3
 80010ea:	480c      	ldr	r0, [pc, #48]	; (800111c <MX_GPIO_Init+0xdc>)
 80010ec:	f000 fbac 	bl	8001848 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 80010f0:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 80010f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010f6:	2300      	movs	r3, #0
 80010f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010fa:	2301      	movs	r3, #1
 80010fc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010fe:	f107 0310 	add.w	r3, r7, #16
 8001102:	4619      	mov	r1, r3
 8001104:	4804      	ldr	r0, [pc, #16]	; (8001118 <MX_GPIO_Init+0xd8>)
 8001106:	f000 fb9f 	bl	8001848 <HAL_GPIO_Init>

}
 800110a:	bf00      	nop
 800110c:	3720      	adds	r7, #32
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	40021000 	.word	0x40021000
 8001118:	40010800 	.word	0x40010800
 800111c:	40010c00 	.word	0x40010c00

08001120 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]

	timerRun();
 8001128:	f000 f82c 	bl	8001184 <timerRun>
	getKeyInput();
 800112c:	f7ff f838 	bl	80001a0 <getKeyInput>
}
 8001130:	bf00      	nop
 8001132:	3708      	adds	r7, #8
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}

08001138 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800113c:	b672      	cpsid	i
}
 800113e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001140:	e7fe      	b.n	8001140 <Error_Handler+0x8>
	...

08001144 <setTimer>:
#define MAX_TIMER 10

int timer_counter[10] = {0};
int timer_flag[10] = {0};

void setTimer(int index, int duration){
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
 800114c:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration / TIMER_CYCLE;
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	4a09      	ldr	r2, [pc, #36]	; (8001178 <setTimer+0x34>)
 8001152:	fb82 1203 	smull	r1, r2, r2, r3
 8001156:	1092      	asrs	r2, r2, #2
 8001158:	17db      	asrs	r3, r3, #31
 800115a:	1ad2      	subs	r2, r2, r3
 800115c:	4907      	ldr	r1, [pc, #28]	; (800117c <setTimer+0x38>)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 8001164:	4a06      	ldr	r2, [pc, #24]	; (8001180 <setTimer+0x3c>)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	2100      	movs	r1, #0
 800116a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800116e:	bf00      	nop
 8001170:	370c      	adds	r7, #12
 8001172:	46bd      	mov	sp, r7
 8001174:	bc80      	pop	{r7}
 8001176:	4770      	bx	lr
 8001178:	66666667 	.word	0x66666667
 800117c:	200000cc 	.word	0x200000cc
 8001180:	200000f4 	.word	0x200000f4

08001184 <timerRun>:
		return 1;
	}
	return 0;
}

void timerRun(){
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
	for (int i = 0; i < 7; i++){
 800118a:	2300      	movs	r3, #0
 800118c:	607b      	str	r3, [r7, #4]
 800118e:	e01c      	b.n	80011ca <timerRun+0x46>
		if (timer_counter[i]> 0){
 8001190:	4a12      	ldr	r2, [pc, #72]	; (80011dc <timerRun+0x58>)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001198:	2b00      	cmp	r3, #0
 800119a:	dd13      	ble.n	80011c4 <timerRun+0x40>
			timer_counter[i]--;
 800119c:	4a0f      	ldr	r2, [pc, #60]	; (80011dc <timerRun+0x58>)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011a4:	1e5a      	subs	r2, r3, #1
 80011a6:	490d      	ldr	r1, [pc, #52]	; (80011dc <timerRun+0x58>)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] <= 0){
 80011ae:	4a0b      	ldr	r2, [pc, #44]	; (80011dc <timerRun+0x58>)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	dc04      	bgt.n	80011c4 <timerRun+0x40>
				timer_flag[i] = 1;
 80011ba:	4a09      	ldr	r2, [pc, #36]	; (80011e0 <timerRun+0x5c>)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2101      	movs	r1, #1
 80011c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 7; i++){
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	3301      	adds	r3, #1
 80011c8:	607b      	str	r3, [r7, #4]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2b06      	cmp	r3, #6
 80011ce:	dddf      	ble.n	8001190 <timerRun+0xc>
			}
		}
	}
}
 80011d0:	bf00      	nop
 80011d2:	bf00      	nop
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bc80      	pop	{r7}
 80011da:	4770      	bx	lr
 80011dc:	200000cc 	.word	0x200000cc
 80011e0:	200000f4 	.word	0x200000f4

080011e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b085      	sub	sp, #20
 80011e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011ea:	4b15      	ldr	r3, [pc, #84]	; (8001240 <HAL_MspInit+0x5c>)
 80011ec:	699b      	ldr	r3, [r3, #24]
 80011ee:	4a14      	ldr	r2, [pc, #80]	; (8001240 <HAL_MspInit+0x5c>)
 80011f0:	f043 0301 	orr.w	r3, r3, #1
 80011f4:	6193      	str	r3, [r2, #24]
 80011f6:	4b12      	ldr	r3, [pc, #72]	; (8001240 <HAL_MspInit+0x5c>)
 80011f8:	699b      	ldr	r3, [r3, #24]
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	60bb      	str	r3, [r7, #8]
 8001200:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001202:	4b0f      	ldr	r3, [pc, #60]	; (8001240 <HAL_MspInit+0x5c>)
 8001204:	69db      	ldr	r3, [r3, #28]
 8001206:	4a0e      	ldr	r2, [pc, #56]	; (8001240 <HAL_MspInit+0x5c>)
 8001208:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800120c:	61d3      	str	r3, [r2, #28]
 800120e:	4b0c      	ldr	r3, [pc, #48]	; (8001240 <HAL_MspInit+0x5c>)
 8001210:	69db      	ldr	r3, [r3, #28]
 8001212:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001216:	607b      	str	r3, [r7, #4]
 8001218:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800121a:	4b0a      	ldr	r3, [pc, #40]	; (8001244 <HAL_MspInit+0x60>)
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800122e:	60fb      	str	r3, [r7, #12]
 8001230:	4a04      	ldr	r2, [pc, #16]	; (8001244 <HAL_MspInit+0x60>)
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001236:	bf00      	nop
 8001238:	3714      	adds	r7, #20
 800123a:	46bd      	mov	sp, r7
 800123c:	bc80      	pop	{r7}
 800123e:	4770      	bx	lr
 8001240:	40021000 	.word	0x40021000
 8001244:	40010000 	.word	0x40010000

08001248 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001258:	d113      	bne.n	8001282 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800125a:	4b0c      	ldr	r3, [pc, #48]	; (800128c <HAL_TIM_Base_MspInit+0x44>)
 800125c:	69db      	ldr	r3, [r3, #28]
 800125e:	4a0b      	ldr	r2, [pc, #44]	; (800128c <HAL_TIM_Base_MspInit+0x44>)
 8001260:	f043 0301 	orr.w	r3, r3, #1
 8001264:	61d3      	str	r3, [r2, #28]
 8001266:	4b09      	ldr	r3, [pc, #36]	; (800128c <HAL_TIM_Base_MspInit+0x44>)
 8001268:	69db      	ldr	r3, [r3, #28]
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	60fb      	str	r3, [r7, #12]
 8001270:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001272:	2200      	movs	r2, #0
 8001274:	2100      	movs	r1, #0
 8001276:	201c      	movs	r0, #28
 8001278:	f000 faaf 	bl	80017da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800127c:	201c      	movs	r0, #28
 800127e:	f000 fac8 	bl	8001812 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001282:	bf00      	nop
 8001284:	3710      	adds	r7, #16
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	40021000 	.word	0x40021000

08001290 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001294:	e7fe      	b.n	8001294 <NMI_Handler+0x4>

08001296 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001296:	b480      	push	{r7}
 8001298:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800129a:	e7fe      	b.n	800129a <HardFault_Handler+0x4>

0800129c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012a0:	e7fe      	b.n	80012a0 <MemManage_Handler+0x4>

080012a2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012a2:	b480      	push	{r7}
 80012a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012a6:	e7fe      	b.n	80012a6 <BusFault_Handler+0x4>

080012a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012ac:	e7fe      	b.n	80012ac <UsageFault_Handler+0x4>

080012ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012ae:	b480      	push	{r7}
 80012b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012b2:	bf00      	nop
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bc80      	pop	{r7}
 80012b8:	4770      	bx	lr

080012ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012ba:	b480      	push	{r7}
 80012bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012be:	bf00      	nop
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bc80      	pop	{r7}
 80012c4:	4770      	bx	lr

080012c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012c6:	b480      	push	{r7}
 80012c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012ca:	bf00      	nop
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bc80      	pop	{r7}
 80012d0:	4770      	bx	lr

080012d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012d2:	b580      	push	{r7, lr}
 80012d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012d6:	f000 f98d 	bl	80015f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012da:	bf00      	nop
 80012dc:	bd80      	pop	{r7, pc}
	...

080012e0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80012e4:	4802      	ldr	r0, [pc, #8]	; (80012f0 <TIM2_IRQHandler+0x10>)
 80012e6:	f001 f8e9 	bl	80024bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80012ea:	bf00      	nop
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	2000011c 	.word	0x2000011c

080012f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012f8:	bf00      	nop
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bc80      	pop	{r7}
 80012fe:	4770      	bx	lr

08001300 <clear_all_led>:
 */

#include "traffic.h"

void clear_all_led()
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8001304:	2201      	movs	r2, #1
 8001306:	2104      	movs	r1, #4
 8001308:	480e      	ldr	r0, [pc, #56]	; (8001344 <clear_all_led+0x44>)
 800130a:	f000 fc2e 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 800130e:	2201      	movs	r2, #1
 8001310:	2108      	movs	r1, #8
 8001312:	480c      	ldr	r0, [pc, #48]	; (8001344 <clear_all_led+0x44>)
 8001314:	f000 fc29 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 8001318:	2201      	movs	r2, #1
 800131a:	2110      	movs	r1, #16
 800131c:	4809      	ldr	r0, [pc, #36]	; (8001344 <clear_all_led+0x44>)
 800131e:	f000 fc24 	bl	8001b6a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 8001322:	2201      	movs	r2, #1
 8001324:	2120      	movs	r1, #32
 8001326:	4807      	ldr	r0, [pc, #28]	; (8001344 <clear_all_led+0x44>)
 8001328:	f000 fc1f 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 800132c:	2201      	movs	r2, #1
 800132e:	2140      	movs	r1, #64	; 0x40
 8001330:	4804      	ldr	r0, [pc, #16]	; (8001344 <clear_all_led+0x44>)
 8001332:	f000 fc1a 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 8001336:	2201      	movs	r2, #1
 8001338:	2180      	movs	r1, #128	; 0x80
 800133a:	4802      	ldr	r0, [pc, #8]	; (8001344 <clear_all_led+0x44>)
 800133c:	f000 fc15 	bl	8001b6a <HAL_GPIO_WritePin>
}
 8001340:	bf00      	nop
 8001342:	bd80      	pop	{r7, pc}
 8001344:	40010800 	.word	0x40010800

08001348 <red_on_vertical>:

void red_on_vertical()
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
 800134c:	2200      	movs	r2, #0
 800134e:	2104      	movs	r1, #4
 8001350:	4807      	ldr	r0, [pc, #28]	; (8001370 <red_on_vertical+0x28>)
 8001352:	f000 fc0a 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 8001356:	2201      	movs	r2, #1
 8001358:	2108      	movs	r1, #8
 800135a:	4805      	ldr	r0, [pc, #20]	; (8001370 <red_on_vertical+0x28>)
 800135c:	f000 fc05 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 8001360:	2201      	movs	r2, #1
 8001362:	2110      	movs	r1, #16
 8001364:	4802      	ldr	r0, [pc, #8]	; (8001370 <red_on_vertical+0x28>)
 8001366:	f000 fc00 	bl	8001b6a <HAL_GPIO_WritePin>
}
 800136a:	bf00      	nop
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	40010800 	.word	0x40010800

08001374 <green_on_vertical>:

void green_on_vertical()
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8001378:	2201      	movs	r2, #1
 800137a:	2104      	movs	r1, #4
 800137c:	4807      	ldr	r0, [pc, #28]	; (800139c <green_on_vertical+0x28>)
 800137e:	f000 fbf4 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, RESET);
 8001382:	2200      	movs	r2, #0
 8001384:	2108      	movs	r1, #8
 8001386:	4805      	ldr	r0, [pc, #20]	; (800139c <green_on_vertical+0x28>)
 8001388:	f000 fbef 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 800138c:	2201      	movs	r2, #1
 800138e:	2110      	movs	r1, #16
 8001390:	4802      	ldr	r0, [pc, #8]	; (800139c <green_on_vertical+0x28>)
 8001392:	f000 fbea 	bl	8001b6a <HAL_GPIO_WritePin>
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	40010800 	.word	0x40010800

080013a0 <yellow_on_vertical>:

void yellow_on_vertical()
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 80013a4:	2201      	movs	r2, #1
 80013a6:	2104      	movs	r1, #4
 80013a8:	4807      	ldr	r0, [pc, #28]	; (80013c8 <yellow_on_vertical+0x28>)
 80013aa:	f000 fbde 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 80013ae:	2201      	movs	r2, #1
 80013b0:	2108      	movs	r1, #8
 80013b2:	4805      	ldr	r0, [pc, #20]	; (80013c8 <yellow_on_vertical+0x28>)
 80013b4:	f000 fbd9 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, RESET);
 80013b8:	2200      	movs	r2, #0
 80013ba:	2110      	movs	r1, #16
 80013bc:	4802      	ldr	r0, [pc, #8]	; (80013c8 <yellow_on_vertical+0x28>)
 80013be:	f000 fbd4 	bl	8001b6a <HAL_GPIO_WritePin>
}
 80013c2:	bf00      	nop
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	40010800 	.word	0x40010800

080013cc <red_on_horizontal>:

void red_on_horizontal()
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, RESET);
 80013d0:	2200      	movs	r2, #0
 80013d2:	2120      	movs	r1, #32
 80013d4:	4807      	ldr	r0, [pc, #28]	; (80013f4 <red_on_horizontal+0x28>)
 80013d6:	f000 fbc8 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 80013da:	2201      	movs	r2, #1
 80013dc:	2140      	movs	r1, #64	; 0x40
 80013de:	4805      	ldr	r0, [pc, #20]	; (80013f4 <red_on_horizontal+0x28>)
 80013e0:	f000 fbc3 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 80013e4:	2201      	movs	r2, #1
 80013e6:	2180      	movs	r1, #128	; 0x80
 80013e8:	4802      	ldr	r0, [pc, #8]	; (80013f4 <red_on_horizontal+0x28>)
 80013ea:	f000 fbbe 	bl	8001b6a <HAL_GPIO_WritePin>
}
 80013ee:	bf00      	nop
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	40010800 	.word	0x40010800

080013f8 <green_on_horizontal>:

void green_on_horizontal()
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 80013fc:	2201      	movs	r2, #1
 80013fe:	2120      	movs	r1, #32
 8001400:	4807      	ldr	r0, [pc, #28]	; (8001420 <green_on_horizontal+0x28>)
 8001402:	f000 fbb2 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, RESET);
 8001406:	2200      	movs	r2, #0
 8001408:	2140      	movs	r1, #64	; 0x40
 800140a:	4805      	ldr	r0, [pc, #20]	; (8001420 <green_on_horizontal+0x28>)
 800140c:	f000 fbad 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 8001410:	2201      	movs	r2, #1
 8001412:	2180      	movs	r1, #128	; 0x80
 8001414:	4802      	ldr	r0, [pc, #8]	; (8001420 <green_on_horizontal+0x28>)
 8001416:	f000 fba8 	bl	8001b6a <HAL_GPIO_WritePin>
}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	40010800 	.word	0x40010800

08001424 <yellow_on_horizontal>:

void yellow_on_horizontal()
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 8001428:	2201      	movs	r2, #1
 800142a:	2120      	movs	r1, #32
 800142c:	4807      	ldr	r0, [pc, #28]	; (800144c <yellow_on_horizontal+0x28>)
 800142e:	f000 fb9c 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 8001432:	2201      	movs	r2, #1
 8001434:	2140      	movs	r1, #64	; 0x40
 8001436:	4805      	ldr	r0, [pc, #20]	; (800144c <yellow_on_horizontal+0x28>)
 8001438:	f000 fb97 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, RESET);
 800143c:	2200      	movs	r2, #0
 800143e:	2180      	movs	r1, #128	; 0x80
 8001440:	4802      	ldr	r0, [pc, #8]	; (800144c <yellow_on_horizontal+0x28>)
 8001442:	f000 fb92 	bl	8001b6a <HAL_GPIO_WritePin>
}
 8001446:	bf00      	nop
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	40010800 	.word	0x40010800

08001450 <custom_red_mode>:

void custom_red_mode()
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 8001454:	2201      	movs	r2, #1
 8001456:	2108      	movs	r1, #8
 8001458:	480d      	ldr	r0, [pc, #52]	; (8001490 <custom_red_mode+0x40>)
 800145a:	f000 fb86 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 800145e:	2201      	movs	r2, #1
 8001460:	2140      	movs	r1, #64	; 0x40
 8001462:	480b      	ldr	r0, [pc, #44]	; (8001490 <custom_red_mode+0x40>)
 8001464:	f000 fb81 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 8001468:	2201      	movs	r2, #1
 800146a:	2110      	movs	r1, #16
 800146c:	4808      	ldr	r0, [pc, #32]	; (8001490 <custom_red_mode+0x40>)
 800146e:	f000 fb7c 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 8001472:	2201      	movs	r2, #1
 8001474:	2180      	movs	r1, #128	; 0x80
 8001476:	4806      	ldr	r0, [pc, #24]	; (8001490 <custom_red_mode+0x40>)
 8001478:	f000 fb77 	bl	8001b6a <HAL_GPIO_WritePin>

	HAL_GPIO_TogglePin(LED_RED1_GPIO_Port, LED_RED1_Pin);
 800147c:	2104      	movs	r1, #4
 800147e:	4804      	ldr	r0, [pc, #16]	; (8001490 <custom_red_mode+0x40>)
 8001480:	f000 fb8b 	bl	8001b9a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED_RED2_GPIO_Port, LED_RED2_Pin);
 8001484:	2120      	movs	r1, #32
 8001486:	4802      	ldr	r0, [pc, #8]	; (8001490 <custom_red_mode+0x40>)
 8001488:	f000 fb87 	bl	8001b9a <HAL_GPIO_TogglePin>
}
 800148c:	bf00      	nop
 800148e:	bd80      	pop	{r7, pc}
 8001490:	40010800 	.word	0x40010800

08001494 <custom_green_mode>:

void custom_green_mode()
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8001498:	2201      	movs	r2, #1
 800149a:	2104      	movs	r1, #4
 800149c:	480d      	ldr	r0, [pc, #52]	; (80014d4 <custom_green_mode+0x40>)
 800149e:	f000 fb64 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 80014a2:	2201      	movs	r2, #1
 80014a4:	2120      	movs	r1, #32
 80014a6:	480b      	ldr	r0, [pc, #44]	; (80014d4 <custom_green_mode+0x40>)
 80014a8:	f000 fb5f 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 80014ac:	2201      	movs	r2, #1
 80014ae:	2110      	movs	r1, #16
 80014b0:	4808      	ldr	r0, [pc, #32]	; (80014d4 <custom_green_mode+0x40>)
 80014b2:	f000 fb5a 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 80014b6:	2201      	movs	r2, #1
 80014b8:	2180      	movs	r1, #128	; 0x80
 80014ba:	4806      	ldr	r0, [pc, #24]	; (80014d4 <custom_green_mode+0x40>)
 80014bc:	f000 fb55 	bl	8001b6a <HAL_GPIO_WritePin>

	HAL_GPIO_TogglePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin);
 80014c0:	2108      	movs	r1, #8
 80014c2:	4804      	ldr	r0, [pc, #16]	; (80014d4 <custom_green_mode+0x40>)
 80014c4:	f000 fb69 	bl	8001b9a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin);
 80014c8:	2140      	movs	r1, #64	; 0x40
 80014ca:	4802      	ldr	r0, [pc, #8]	; (80014d4 <custom_green_mode+0x40>)
 80014cc:	f000 fb65 	bl	8001b9a <HAL_GPIO_TogglePin>
}
 80014d0:	bf00      	nop
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	40010800 	.word	0x40010800

080014d8 <custom_yellow_mode>:

void custom_yellow_mode()
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 80014dc:	2201      	movs	r2, #1
 80014de:	2108      	movs	r1, #8
 80014e0:	480d      	ldr	r0, [pc, #52]	; (8001518 <custom_yellow_mode+0x40>)
 80014e2:	f000 fb42 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 80014e6:	2201      	movs	r2, #1
 80014e8:	2140      	movs	r1, #64	; 0x40
 80014ea:	480b      	ldr	r0, [pc, #44]	; (8001518 <custom_yellow_mode+0x40>)
 80014ec:	f000 fb3d 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 80014f0:	2201      	movs	r2, #1
 80014f2:	2104      	movs	r1, #4
 80014f4:	4808      	ldr	r0, [pc, #32]	; (8001518 <custom_yellow_mode+0x40>)
 80014f6:	f000 fb38 	bl	8001b6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 80014fa:	2201      	movs	r2, #1
 80014fc:	2120      	movs	r1, #32
 80014fe:	4806      	ldr	r0, [pc, #24]	; (8001518 <custom_yellow_mode+0x40>)
 8001500:	f000 fb33 	bl	8001b6a <HAL_GPIO_WritePin>

	HAL_GPIO_TogglePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin);
 8001504:	2110      	movs	r1, #16
 8001506:	4804      	ldr	r0, [pc, #16]	; (8001518 <custom_yellow_mode+0x40>)
 8001508:	f000 fb47 	bl	8001b9a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin);
 800150c:	2180      	movs	r1, #128	; 0x80
 800150e:	4802      	ldr	r0, [pc, #8]	; (8001518 <custom_yellow_mode+0x40>)
 8001510:	f000 fb43 	bl	8001b9a <HAL_GPIO_TogglePin>
}
 8001514:	bf00      	nop
 8001516:	bd80      	pop	{r7, pc}
 8001518:	40010800 	.word	0x40010800

0800151c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800151c:	f7ff feea 	bl	80012f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001520:	480b      	ldr	r0, [pc, #44]	; (8001550 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001522:	490c      	ldr	r1, [pc, #48]	; (8001554 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001524:	4a0c      	ldr	r2, [pc, #48]	; (8001558 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001526:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001528:	e002      	b.n	8001530 <LoopCopyDataInit>

0800152a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800152a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800152c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800152e:	3304      	adds	r3, #4

08001530 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001530:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001532:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001534:	d3f9      	bcc.n	800152a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001536:	4a09      	ldr	r2, [pc, #36]	; (800155c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001538:	4c09      	ldr	r4, [pc, #36]	; (8001560 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800153a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800153c:	e001      	b.n	8001542 <LoopFillZerobss>

0800153e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800153e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001540:	3204      	adds	r2, #4

08001542 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001542:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001544:	d3fb      	bcc.n	800153e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001546:	f001 faf9 	bl	8002b3c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800154a:	f7ff fcd9 	bl	8000f00 <main>
  bx lr
 800154e:	4770      	bx	lr
  ldr r0, =_sdata
 8001550:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001554:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8001558:	08002bd8 	.word	0x08002bd8
  ldr r2, =_sbss
 800155c:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8001560:	20000168 	.word	0x20000168

08001564 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001564:	e7fe      	b.n	8001564 <ADC1_2_IRQHandler>
	...

08001568 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800156c:	4b08      	ldr	r3, [pc, #32]	; (8001590 <HAL_Init+0x28>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a07      	ldr	r2, [pc, #28]	; (8001590 <HAL_Init+0x28>)
 8001572:	f043 0310 	orr.w	r3, r3, #16
 8001576:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001578:	2003      	movs	r0, #3
 800157a:	f000 f923 	bl	80017c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800157e:	200f      	movs	r0, #15
 8001580:	f000 f808 	bl	8001594 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001584:	f7ff fe2e 	bl	80011e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001588:	2300      	movs	r3, #0
}
 800158a:	4618      	mov	r0, r3
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	40022000 	.word	0x40022000

08001594 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800159c:	4b12      	ldr	r3, [pc, #72]	; (80015e8 <HAL_InitTick+0x54>)
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	4b12      	ldr	r3, [pc, #72]	; (80015ec <HAL_InitTick+0x58>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	4619      	mov	r1, r3
 80015a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80015ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80015b2:	4618      	mov	r0, r3
 80015b4:	f000 f93b 	bl	800182e <HAL_SYSTICK_Config>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e00e      	b.n	80015e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2b0f      	cmp	r3, #15
 80015c6:	d80a      	bhi.n	80015de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015c8:	2200      	movs	r2, #0
 80015ca:	6879      	ldr	r1, [r7, #4]
 80015cc:	f04f 30ff 	mov.w	r0, #4294967295
 80015d0:	f000 f903 	bl	80017da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015d4:	4a06      	ldr	r2, [pc, #24]	; (80015f0 <HAL_InitTick+0x5c>)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015da:	2300      	movs	r3, #0
 80015dc:	e000      	b.n	80015e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	20000080 	.word	0x20000080
 80015ec:	20000088 	.word	0x20000088
 80015f0:	20000084 	.word	0x20000084

080015f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015f8:	4b05      	ldr	r3, [pc, #20]	; (8001610 <HAL_IncTick+0x1c>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	461a      	mov	r2, r3
 80015fe:	4b05      	ldr	r3, [pc, #20]	; (8001614 <HAL_IncTick+0x20>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4413      	add	r3, r2
 8001604:	4a03      	ldr	r2, [pc, #12]	; (8001614 <HAL_IncTick+0x20>)
 8001606:	6013      	str	r3, [r2, #0]
}
 8001608:	bf00      	nop
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr
 8001610:	20000088 	.word	0x20000088
 8001614:	20000164 	.word	0x20000164

08001618 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  return uwTick;
 800161c:	4b02      	ldr	r3, [pc, #8]	; (8001628 <HAL_GetTick+0x10>)
 800161e:	681b      	ldr	r3, [r3, #0]
}
 8001620:	4618      	mov	r0, r3
 8001622:	46bd      	mov	sp, r7
 8001624:	bc80      	pop	{r7}
 8001626:	4770      	bx	lr
 8001628:	20000164 	.word	0x20000164

0800162c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800162c:	b480      	push	{r7}
 800162e:	b085      	sub	sp, #20
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f003 0307 	and.w	r3, r3, #7
 800163a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800163c:	4b0c      	ldr	r3, [pc, #48]	; (8001670 <__NVIC_SetPriorityGrouping+0x44>)
 800163e:	68db      	ldr	r3, [r3, #12]
 8001640:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001642:	68ba      	ldr	r2, [r7, #8]
 8001644:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001648:	4013      	ands	r3, r2
 800164a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001654:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001658:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800165c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800165e:	4a04      	ldr	r2, [pc, #16]	; (8001670 <__NVIC_SetPriorityGrouping+0x44>)
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	60d3      	str	r3, [r2, #12]
}
 8001664:	bf00      	nop
 8001666:	3714      	adds	r7, #20
 8001668:	46bd      	mov	sp, r7
 800166a:	bc80      	pop	{r7}
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	e000ed00 	.word	0xe000ed00

08001674 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001678:	4b04      	ldr	r3, [pc, #16]	; (800168c <__NVIC_GetPriorityGrouping+0x18>)
 800167a:	68db      	ldr	r3, [r3, #12]
 800167c:	0a1b      	lsrs	r3, r3, #8
 800167e:	f003 0307 	and.w	r3, r3, #7
}
 8001682:	4618      	mov	r0, r3
 8001684:	46bd      	mov	sp, r7
 8001686:	bc80      	pop	{r7}
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	e000ed00 	.word	0xe000ed00

08001690 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	4603      	mov	r3, r0
 8001698:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800169a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	db0b      	blt.n	80016ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016a2:	79fb      	ldrb	r3, [r7, #7]
 80016a4:	f003 021f 	and.w	r2, r3, #31
 80016a8:	4906      	ldr	r1, [pc, #24]	; (80016c4 <__NVIC_EnableIRQ+0x34>)
 80016aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ae:	095b      	lsrs	r3, r3, #5
 80016b0:	2001      	movs	r0, #1
 80016b2:	fa00 f202 	lsl.w	r2, r0, r2
 80016b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016ba:	bf00      	nop
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	bc80      	pop	{r7}
 80016c2:	4770      	bx	lr
 80016c4:	e000e100 	.word	0xe000e100

080016c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	4603      	mov	r3, r0
 80016d0:	6039      	str	r1, [r7, #0]
 80016d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	db0a      	blt.n	80016f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	b2da      	uxtb	r2, r3
 80016e0:	490c      	ldr	r1, [pc, #48]	; (8001714 <__NVIC_SetPriority+0x4c>)
 80016e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e6:	0112      	lsls	r2, r2, #4
 80016e8:	b2d2      	uxtb	r2, r2
 80016ea:	440b      	add	r3, r1
 80016ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016f0:	e00a      	b.n	8001708 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	b2da      	uxtb	r2, r3
 80016f6:	4908      	ldr	r1, [pc, #32]	; (8001718 <__NVIC_SetPriority+0x50>)
 80016f8:	79fb      	ldrb	r3, [r7, #7]
 80016fa:	f003 030f 	and.w	r3, r3, #15
 80016fe:	3b04      	subs	r3, #4
 8001700:	0112      	lsls	r2, r2, #4
 8001702:	b2d2      	uxtb	r2, r2
 8001704:	440b      	add	r3, r1
 8001706:	761a      	strb	r2, [r3, #24]
}
 8001708:	bf00      	nop
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	bc80      	pop	{r7}
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	e000e100 	.word	0xe000e100
 8001718:	e000ed00 	.word	0xe000ed00

0800171c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800171c:	b480      	push	{r7}
 800171e:	b089      	sub	sp, #36	; 0x24
 8001720:	af00      	add	r7, sp, #0
 8001722:	60f8      	str	r0, [r7, #12]
 8001724:	60b9      	str	r1, [r7, #8]
 8001726:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	f003 0307 	and.w	r3, r3, #7
 800172e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001730:	69fb      	ldr	r3, [r7, #28]
 8001732:	f1c3 0307 	rsb	r3, r3, #7
 8001736:	2b04      	cmp	r3, #4
 8001738:	bf28      	it	cs
 800173a:	2304      	movcs	r3, #4
 800173c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	3304      	adds	r3, #4
 8001742:	2b06      	cmp	r3, #6
 8001744:	d902      	bls.n	800174c <NVIC_EncodePriority+0x30>
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	3b03      	subs	r3, #3
 800174a:	e000      	b.n	800174e <NVIC_EncodePriority+0x32>
 800174c:	2300      	movs	r3, #0
 800174e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001750:	f04f 32ff 	mov.w	r2, #4294967295
 8001754:	69bb      	ldr	r3, [r7, #24]
 8001756:	fa02 f303 	lsl.w	r3, r2, r3
 800175a:	43da      	mvns	r2, r3
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	401a      	ands	r2, r3
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001764:	f04f 31ff 	mov.w	r1, #4294967295
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	fa01 f303 	lsl.w	r3, r1, r3
 800176e:	43d9      	mvns	r1, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001774:	4313      	orrs	r3, r2
         );
}
 8001776:	4618      	mov	r0, r3
 8001778:	3724      	adds	r7, #36	; 0x24
 800177a:	46bd      	mov	sp, r7
 800177c:	bc80      	pop	{r7}
 800177e:	4770      	bx	lr

08001780 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	3b01      	subs	r3, #1
 800178c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001790:	d301      	bcc.n	8001796 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001792:	2301      	movs	r3, #1
 8001794:	e00f      	b.n	80017b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001796:	4a0a      	ldr	r2, [pc, #40]	; (80017c0 <SysTick_Config+0x40>)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	3b01      	subs	r3, #1
 800179c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800179e:	210f      	movs	r1, #15
 80017a0:	f04f 30ff 	mov.w	r0, #4294967295
 80017a4:	f7ff ff90 	bl	80016c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017a8:	4b05      	ldr	r3, [pc, #20]	; (80017c0 <SysTick_Config+0x40>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017ae:	4b04      	ldr	r3, [pc, #16]	; (80017c0 <SysTick_Config+0x40>)
 80017b0:	2207      	movs	r2, #7
 80017b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017b4:	2300      	movs	r3, #0
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3708      	adds	r7, #8
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	e000e010 	.word	0xe000e010

080017c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f7ff ff2d 	bl	800162c <__NVIC_SetPriorityGrouping>
}
 80017d2:	bf00      	nop
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017da:	b580      	push	{r7, lr}
 80017dc:	b086      	sub	sp, #24
 80017de:	af00      	add	r7, sp, #0
 80017e0:	4603      	mov	r3, r0
 80017e2:	60b9      	str	r1, [r7, #8]
 80017e4:	607a      	str	r2, [r7, #4]
 80017e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017e8:	2300      	movs	r3, #0
 80017ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017ec:	f7ff ff42 	bl	8001674 <__NVIC_GetPriorityGrouping>
 80017f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017f2:	687a      	ldr	r2, [r7, #4]
 80017f4:	68b9      	ldr	r1, [r7, #8]
 80017f6:	6978      	ldr	r0, [r7, #20]
 80017f8:	f7ff ff90 	bl	800171c <NVIC_EncodePriority>
 80017fc:	4602      	mov	r2, r0
 80017fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001802:	4611      	mov	r1, r2
 8001804:	4618      	mov	r0, r3
 8001806:	f7ff ff5f 	bl	80016c8 <__NVIC_SetPriority>
}
 800180a:	bf00      	nop
 800180c:	3718      	adds	r7, #24
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}

08001812 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001812:	b580      	push	{r7, lr}
 8001814:	b082      	sub	sp, #8
 8001816:	af00      	add	r7, sp, #0
 8001818:	4603      	mov	r3, r0
 800181a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800181c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001820:	4618      	mov	r0, r3
 8001822:	f7ff ff35 	bl	8001690 <__NVIC_EnableIRQ>
}
 8001826:	bf00      	nop
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}

0800182e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	b082      	sub	sp, #8
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001836:	6878      	ldr	r0, [r7, #4]
 8001838:	f7ff ffa2 	bl	8001780 <SysTick_Config>
 800183c:	4603      	mov	r3, r0
}
 800183e:	4618      	mov	r0, r3
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
	...

08001848 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001848:	b480      	push	{r7}
 800184a:	b08b      	sub	sp, #44	; 0x2c
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001852:	2300      	movs	r3, #0
 8001854:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001856:	2300      	movs	r3, #0
 8001858:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800185a:	e148      	b.n	8001aee <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800185c:	2201      	movs	r2, #1
 800185e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001860:	fa02 f303 	lsl.w	r3, r2, r3
 8001864:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	69fa      	ldr	r2, [r7, #28]
 800186c:	4013      	ands	r3, r2
 800186e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001870:	69ba      	ldr	r2, [r7, #24]
 8001872:	69fb      	ldr	r3, [r7, #28]
 8001874:	429a      	cmp	r2, r3
 8001876:	f040 8137 	bne.w	8001ae8 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	4aa3      	ldr	r2, [pc, #652]	; (8001b0c <HAL_GPIO_Init+0x2c4>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d05e      	beq.n	8001942 <HAL_GPIO_Init+0xfa>
 8001884:	4aa1      	ldr	r2, [pc, #644]	; (8001b0c <HAL_GPIO_Init+0x2c4>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d875      	bhi.n	8001976 <HAL_GPIO_Init+0x12e>
 800188a:	4aa1      	ldr	r2, [pc, #644]	; (8001b10 <HAL_GPIO_Init+0x2c8>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d058      	beq.n	8001942 <HAL_GPIO_Init+0xfa>
 8001890:	4a9f      	ldr	r2, [pc, #636]	; (8001b10 <HAL_GPIO_Init+0x2c8>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d86f      	bhi.n	8001976 <HAL_GPIO_Init+0x12e>
 8001896:	4a9f      	ldr	r2, [pc, #636]	; (8001b14 <HAL_GPIO_Init+0x2cc>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d052      	beq.n	8001942 <HAL_GPIO_Init+0xfa>
 800189c:	4a9d      	ldr	r2, [pc, #628]	; (8001b14 <HAL_GPIO_Init+0x2cc>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d869      	bhi.n	8001976 <HAL_GPIO_Init+0x12e>
 80018a2:	4a9d      	ldr	r2, [pc, #628]	; (8001b18 <HAL_GPIO_Init+0x2d0>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d04c      	beq.n	8001942 <HAL_GPIO_Init+0xfa>
 80018a8:	4a9b      	ldr	r2, [pc, #620]	; (8001b18 <HAL_GPIO_Init+0x2d0>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d863      	bhi.n	8001976 <HAL_GPIO_Init+0x12e>
 80018ae:	4a9b      	ldr	r2, [pc, #620]	; (8001b1c <HAL_GPIO_Init+0x2d4>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d046      	beq.n	8001942 <HAL_GPIO_Init+0xfa>
 80018b4:	4a99      	ldr	r2, [pc, #612]	; (8001b1c <HAL_GPIO_Init+0x2d4>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d85d      	bhi.n	8001976 <HAL_GPIO_Init+0x12e>
 80018ba:	2b12      	cmp	r3, #18
 80018bc:	d82a      	bhi.n	8001914 <HAL_GPIO_Init+0xcc>
 80018be:	2b12      	cmp	r3, #18
 80018c0:	d859      	bhi.n	8001976 <HAL_GPIO_Init+0x12e>
 80018c2:	a201      	add	r2, pc, #4	; (adr r2, 80018c8 <HAL_GPIO_Init+0x80>)
 80018c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018c8:	08001943 	.word	0x08001943
 80018cc:	0800191d 	.word	0x0800191d
 80018d0:	0800192f 	.word	0x0800192f
 80018d4:	08001971 	.word	0x08001971
 80018d8:	08001977 	.word	0x08001977
 80018dc:	08001977 	.word	0x08001977
 80018e0:	08001977 	.word	0x08001977
 80018e4:	08001977 	.word	0x08001977
 80018e8:	08001977 	.word	0x08001977
 80018ec:	08001977 	.word	0x08001977
 80018f0:	08001977 	.word	0x08001977
 80018f4:	08001977 	.word	0x08001977
 80018f8:	08001977 	.word	0x08001977
 80018fc:	08001977 	.word	0x08001977
 8001900:	08001977 	.word	0x08001977
 8001904:	08001977 	.word	0x08001977
 8001908:	08001977 	.word	0x08001977
 800190c:	08001925 	.word	0x08001925
 8001910:	08001939 	.word	0x08001939
 8001914:	4a82      	ldr	r2, [pc, #520]	; (8001b20 <HAL_GPIO_Init+0x2d8>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d013      	beq.n	8001942 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800191a:	e02c      	b.n	8001976 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	68db      	ldr	r3, [r3, #12]
 8001920:	623b      	str	r3, [r7, #32]
          break;
 8001922:	e029      	b.n	8001978 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	3304      	adds	r3, #4
 800192a:	623b      	str	r3, [r7, #32]
          break;
 800192c:	e024      	b.n	8001978 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	68db      	ldr	r3, [r3, #12]
 8001932:	3308      	adds	r3, #8
 8001934:	623b      	str	r3, [r7, #32]
          break;
 8001936:	e01f      	b.n	8001978 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	330c      	adds	r3, #12
 800193e:	623b      	str	r3, [r7, #32]
          break;
 8001940:	e01a      	b.n	8001978 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d102      	bne.n	8001950 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800194a:	2304      	movs	r3, #4
 800194c:	623b      	str	r3, [r7, #32]
          break;
 800194e:	e013      	b.n	8001978 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	2b01      	cmp	r3, #1
 8001956:	d105      	bne.n	8001964 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001958:	2308      	movs	r3, #8
 800195a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	69fa      	ldr	r2, [r7, #28]
 8001960:	611a      	str	r2, [r3, #16]
          break;
 8001962:	e009      	b.n	8001978 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001964:	2308      	movs	r3, #8
 8001966:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	69fa      	ldr	r2, [r7, #28]
 800196c:	615a      	str	r2, [r3, #20]
          break;
 800196e:	e003      	b.n	8001978 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001970:	2300      	movs	r3, #0
 8001972:	623b      	str	r3, [r7, #32]
          break;
 8001974:	e000      	b.n	8001978 <HAL_GPIO_Init+0x130>
          break;
 8001976:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001978:	69bb      	ldr	r3, [r7, #24]
 800197a:	2bff      	cmp	r3, #255	; 0xff
 800197c:	d801      	bhi.n	8001982 <HAL_GPIO_Init+0x13a>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	e001      	b.n	8001986 <HAL_GPIO_Init+0x13e>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	3304      	adds	r3, #4
 8001986:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001988:	69bb      	ldr	r3, [r7, #24]
 800198a:	2bff      	cmp	r3, #255	; 0xff
 800198c:	d802      	bhi.n	8001994 <HAL_GPIO_Init+0x14c>
 800198e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	e002      	b.n	800199a <HAL_GPIO_Init+0x152>
 8001994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001996:	3b08      	subs	r3, #8
 8001998:	009b      	lsls	r3, r3, #2
 800199a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	210f      	movs	r1, #15
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	fa01 f303 	lsl.w	r3, r1, r3
 80019a8:	43db      	mvns	r3, r3
 80019aa:	401a      	ands	r2, r3
 80019ac:	6a39      	ldr	r1, [r7, #32]
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	fa01 f303 	lsl.w	r3, r1, r3
 80019b4:	431a      	orrs	r2, r3
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	f000 8090 	beq.w	8001ae8 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80019c8:	4b56      	ldr	r3, [pc, #344]	; (8001b24 <HAL_GPIO_Init+0x2dc>)
 80019ca:	699b      	ldr	r3, [r3, #24]
 80019cc:	4a55      	ldr	r2, [pc, #340]	; (8001b24 <HAL_GPIO_Init+0x2dc>)
 80019ce:	f043 0301 	orr.w	r3, r3, #1
 80019d2:	6193      	str	r3, [r2, #24]
 80019d4:	4b53      	ldr	r3, [pc, #332]	; (8001b24 <HAL_GPIO_Init+0x2dc>)
 80019d6:	699b      	ldr	r3, [r3, #24]
 80019d8:	f003 0301 	and.w	r3, r3, #1
 80019dc:	60bb      	str	r3, [r7, #8]
 80019de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80019e0:	4a51      	ldr	r2, [pc, #324]	; (8001b28 <HAL_GPIO_Init+0x2e0>)
 80019e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e4:	089b      	lsrs	r3, r3, #2
 80019e6:	3302      	adds	r3, #2
 80019e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80019ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019f0:	f003 0303 	and.w	r3, r3, #3
 80019f4:	009b      	lsls	r3, r3, #2
 80019f6:	220f      	movs	r2, #15
 80019f8:	fa02 f303 	lsl.w	r3, r2, r3
 80019fc:	43db      	mvns	r3, r3
 80019fe:	68fa      	ldr	r2, [r7, #12]
 8001a00:	4013      	ands	r3, r2
 8001a02:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	4a49      	ldr	r2, [pc, #292]	; (8001b2c <HAL_GPIO_Init+0x2e4>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d00d      	beq.n	8001a28 <HAL_GPIO_Init+0x1e0>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	4a48      	ldr	r2, [pc, #288]	; (8001b30 <HAL_GPIO_Init+0x2e8>)
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d007      	beq.n	8001a24 <HAL_GPIO_Init+0x1dc>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	4a47      	ldr	r2, [pc, #284]	; (8001b34 <HAL_GPIO_Init+0x2ec>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d101      	bne.n	8001a20 <HAL_GPIO_Init+0x1d8>
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	e004      	b.n	8001a2a <HAL_GPIO_Init+0x1e2>
 8001a20:	2303      	movs	r3, #3
 8001a22:	e002      	b.n	8001a2a <HAL_GPIO_Init+0x1e2>
 8001a24:	2301      	movs	r3, #1
 8001a26:	e000      	b.n	8001a2a <HAL_GPIO_Init+0x1e2>
 8001a28:	2300      	movs	r3, #0
 8001a2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a2c:	f002 0203 	and.w	r2, r2, #3
 8001a30:	0092      	lsls	r2, r2, #2
 8001a32:	4093      	lsls	r3, r2
 8001a34:	68fa      	ldr	r2, [r7, #12]
 8001a36:	4313      	orrs	r3, r2
 8001a38:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001a3a:	493b      	ldr	r1, [pc, #236]	; (8001b28 <HAL_GPIO_Init+0x2e0>)
 8001a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a3e:	089b      	lsrs	r3, r3, #2
 8001a40:	3302      	adds	r3, #2
 8001a42:	68fa      	ldr	r2, [r7, #12]
 8001a44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d006      	beq.n	8001a62 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a54:	4b38      	ldr	r3, [pc, #224]	; (8001b38 <HAL_GPIO_Init+0x2f0>)
 8001a56:	689a      	ldr	r2, [r3, #8]
 8001a58:	4937      	ldr	r1, [pc, #220]	; (8001b38 <HAL_GPIO_Init+0x2f0>)
 8001a5a:	69bb      	ldr	r3, [r7, #24]
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	608b      	str	r3, [r1, #8]
 8001a60:	e006      	b.n	8001a70 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a62:	4b35      	ldr	r3, [pc, #212]	; (8001b38 <HAL_GPIO_Init+0x2f0>)
 8001a64:	689a      	ldr	r2, [r3, #8]
 8001a66:	69bb      	ldr	r3, [r7, #24]
 8001a68:	43db      	mvns	r3, r3
 8001a6a:	4933      	ldr	r1, [pc, #204]	; (8001b38 <HAL_GPIO_Init+0x2f0>)
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d006      	beq.n	8001a8a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a7c:	4b2e      	ldr	r3, [pc, #184]	; (8001b38 <HAL_GPIO_Init+0x2f0>)
 8001a7e:	68da      	ldr	r2, [r3, #12]
 8001a80:	492d      	ldr	r1, [pc, #180]	; (8001b38 <HAL_GPIO_Init+0x2f0>)
 8001a82:	69bb      	ldr	r3, [r7, #24]
 8001a84:	4313      	orrs	r3, r2
 8001a86:	60cb      	str	r3, [r1, #12]
 8001a88:	e006      	b.n	8001a98 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a8a:	4b2b      	ldr	r3, [pc, #172]	; (8001b38 <HAL_GPIO_Init+0x2f0>)
 8001a8c:	68da      	ldr	r2, [r3, #12]
 8001a8e:	69bb      	ldr	r3, [r7, #24]
 8001a90:	43db      	mvns	r3, r3
 8001a92:	4929      	ldr	r1, [pc, #164]	; (8001b38 <HAL_GPIO_Init+0x2f0>)
 8001a94:	4013      	ands	r3, r2
 8001a96:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d006      	beq.n	8001ab2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001aa4:	4b24      	ldr	r3, [pc, #144]	; (8001b38 <HAL_GPIO_Init+0x2f0>)
 8001aa6:	685a      	ldr	r2, [r3, #4]
 8001aa8:	4923      	ldr	r1, [pc, #140]	; (8001b38 <HAL_GPIO_Init+0x2f0>)
 8001aaa:	69bb      	ldr	r3, [r7, #24]
 8001aac:	4313      	orrs	r3, r2
 8001aae:	604b      	str	r3, [r1, #4]
 8001ab0:	e006      	b.n	8001ac0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001ab2:	4b21      	ldr	r3, [pc, #132]	; (8001b38 <HAL_GPIO_Init+0x2f0>)
 8001ab4:	685a      	ldr	r2, [r3, #4]
 8001ab6:	69bb      	ldr	r3, [r7, #24]
 8001ab8:	43db      	mvns	r3, r3
 8001aba:	491f      	ldr	r1, [pc, #124]	; (8001b38 <HAL_GPIO_Init+0x2f0>)
 8001abc:	4013      	ands	r3, r2
 8001abe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d006      	beq.n	8001ada <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001acc:	4b1a      	ldr	r3, [pc, #104]	; (8001b38 <HAL_GPIO_Init+0x2f0>)
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	4919      	ldr	r1, [pc, #100]	; (8001b38 <HAL_GPIO_Init+0x2f0>)
 8001ad2:	69bb      	ldr	r3, [r7, #24]
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	600b      	str	r3, [r1, #0]
 8001ad8:	e006      	b.n	8001ae8 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ada:	4b17      	ldr	r3, [pc, #92]	; (8001b38 <HAL_GPIO_Init+0x2f0>)
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	43db      	mvns	r3, r3
 8001ae2:	4915      	ldr	r1, [pc, #84]	; (8001b38 <HAL_GPIO_Init+0x2f0>)
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aea:	3301      	adds	r3, #1
 8001aec:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af4:	fa22 f303 	lsr.w	r3, r2, r3
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	f47f aeaf 	bne.w	800185c <HAL_GPIO_Init+0x14>
  }
}
 8001afe:	bf00      	nop
 8001b00:	bf00      	nop
 8001b02:	372c      	adds	r7, #44	; 0x2c
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bc80      	pop	{r7}
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	10320000 	.word	0x10320000
 8001b10:	10310000 	.word	0x10310000
 8001b14:	10220000 	.word	0x10220000
 8001b18:	10210000 	.word	0x10210000
 8001b1c:	10120000 	.word	0x10120000
 8001b20:	10110000 	.word	0x10110000
 8001b24:	40021000 	.word	0x40021000
 8001b28:	40010000 	.word	0x40010000
 8001b2c:	40010800 	.word	0x40010800
 8001b30:	40010c00 	.word	0x40010c00
 8001b34:	40011000 	.word	0x40011000
 8001b38:	40010400 	.word	0x40010400

08001b3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	460b      	mov	r3, r1
 8001b46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	689a      	ldr	r2, [r3, #8]
 8001b4c:	887b      	ldrh	r3, [r7, #2]
 8001b4e:	4013      	ands	r3, r2
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d002      	beq.n	8001b5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b54:	2301      	movs	r3, #1
 8001b56:	73fb      	strb	r3, [r7, #15]
 8001b58:	e001      	b.n	8001b5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3714      	adds	r7, #20
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bc80      	pop	{r7}
 8001b68:	4770      	bx	lr

08001b6a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b6a:	b480      	push	{r7}
 8001b6c:	b083      	sub	sp, #12
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	6078      	str	r0, [r7, #4]
 8001b72:	460b      	mov	r3, r1
 8001b74:	807b      	strh	r3, [r7, #2]
 8001b76:	4613      	mov	r3, r2
 8001b78:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b7a:	787b      	ldrb	r3, [r7, #1]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d003      	beq.n	8001b88 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b80:	887a      	ldrh	r2, [r7, #2]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001b86:	e003      	b.n	8001b90 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001b88:	887b      	ldrh	r3, [r7, #2]
 8001b8a:	041a      	lsls	r2, r3, #16
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	611a      	str	r2, [r3, #16]
}
 8001b90:	bf00      	nop
 8001b92:	370c      	adds	r7, #12
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bc80      	pop	{r7}
 8001b98:	4770      	bx	lr

08001b9a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b9a:	b480      	push	{r7}
 8001b9c:	b085      	sub	sp, #20
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	6078      	str	r0, [r7, #4]
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	68db      	ldr	r3, [r3, #12]
 8001baa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001bac:	887a      	ldrh	r2, [r7, #2]
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	041a      	lsls	r2, r3, #16
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	43d9      	mvns	r1, r3
 8001bb8:	887b      	ldrh	r3, [r7, #2]
 8001bba:	400b      	ands	r3, r1
 8001bbc:	431a      	orrs	r2, r3
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	611a      	str	r2, [r3, #16]
}
 8001bc2:	bf00      	nop
 8001bc4:	3714      	adds	r7, #20
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bc80      	pop	{r7}
 8001bca:	4770      	bx	lr

08001bcc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b086      	sub	sp, #24
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d101      	bne.n	8001bde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e26c      	b.n	80020b8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 0301 	and.w	r3, r3, #1
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	f000 8087 	beq.w	8001cfa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bec:	4b92      	ldr	r3, [pc, #584]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f003 030c 	and.w	r3, r3, #12
 8001bf4:	2b04      	cmp	r3, #4
 8001bf6:	d00c      	beq.n	8001c12 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001bf8:	4b8f      	ldr	r3, [pc, #572]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f003 030c 	and.w	r3, r3, #12
 8001c00:	2b08      	cmp	r3, #8
 8001c02:	d112      	bne.n	8001c2a <HAL_RCC_OscConfig+0x5e>
 8001c04:	4b8c      	ldr	r3, [pc, #560]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c10:	d10b      	bne.n	8001c2a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c12:	4b89      	ldr	r3, [pc, #548]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d06c      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x12c>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d168      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e246      	b.n	80020b8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c32:	d106      	bne.n	8001c42 <HAL_RCC_OscConfig+0x76>
 8001c34:	4b80      	ldr	r3, [pc, #512]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a7f      	ldr	r2, [pc, #508]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001c3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c3e:	6013      	str	r3, [r2, #0]
 8001c40:	e02e      	b.n	8001ca0 <HAL_RCC_OscConfig+0xd4>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d10c      	bne.n	8001c64 <HAL_RCC_OscConfig+0x98>
 8001c4a:	4b7b      	ldr	r3, [pc, #492]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a7a      	ldr	r2, [pc, #488]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001c50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c54:	6013      	str	r3, [r2, #0]
 8001c56:	4b78      	ldr	r3, [pc, #480]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4a77      	ldr	r2, [pc, #476]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001c5c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c60:	6013      	str	r3, [r2, #0]
 8001c62:	e01d      	b.n	8001ca0 <HAL_RCC_OscConfig+0xd4>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c6c:	d10c      	bne.n	8001c88 <HAL_RCC_OscConfig+0xbc>
 8001c6e:	4b72      	ldr	r3, [pc, #456]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a71      	ldr	r2, [pc, #452]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001c74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c78:	6013      	str	r3, [r2, #0]
 8001c7a:	4b6f      	ldr	r3, [pc, #444]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a6e      	ldr	r2, [pc, #440]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001c80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c84:	6013      	str	r3, [r2, #0]
 8001c86:	e00b      	b.n	8001ca0 <HAL_RCC_OscConfig+0xd4>
 8001c88:	4b6b      	ldr	r3, [pc, #428]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a6a      	ldr	r2, [pc, #424]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001c8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c92:	6013      	str	r3, [r2, #0]
 8001c94:	4b68      	ldr	r3, [pc, #416]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a67      	ldr	r2, [pc, #412]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001c9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c9e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d013      	beq.n	8001cd0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ca8:	f7ff fcb6 	bl	8001618 <HAL_GetTick>
 8001cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cae:	e008      	b.n	8001cc2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cb0:	f7ff fcb2 	bl	8001618 <HAL_GetTick>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	2b64      	cmp	r3, #100	; 0x64
 8001cbc:	d901      	bls.n	8001cc2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	e1fa      	b.n	80020b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cc2:	4b5d      	ldr	r3, [pc, #372]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d0f0      	beq.n	8001cb0 <HAL_RCC_OscConfig+0xe4>
 8001cce:	e014      	b.n	8001cfa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd0:	f7ff fca2 	bl	8001618 <HAL_GetTick>
 8001cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cd6:	e008      	b.n	8001cea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cd8:	f7ff fc9e 	bl	8001618 <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	2b64      	cmp	r3, #100	; 0x64
 8001ce4:	d901      	bls.n	8001cea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	e1e6      	b.n	80020b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cea:	4b53      	ldr	r3, [pc, #332]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d1f0      	bne.n	8001cd8 <HAL_RCC_OscConfig+0x10c>
 8001cf6:	e000      	b.n	8001cfa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0302 	and.w	r3, r3, #2
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d063      	beq.n	8001dce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d06:	4b4c      	ldr	r3, [pc, #304]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	f003 030c 	and.w	r3, r3, #12
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d00b      	beq.n	8001d2a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001d12:	4b49      	ldr	r3, [pc, #292]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	f003 030c 	and.w	r3, r3, #12
 8001d1a:	2b08      	cmp	r3, #8
 8001d1c:	d11c      	bne.n	8001d58 <HAL_RCC_OscConfig+0x18c>
 8001d1e:	4b46      	ldr	r3, [pc, #280]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d116      	bne.n	8001d58 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d2a:	4b43      	ldr	r3, [pc, #268]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0302 	and.w	r3, r3, #2
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d005      	beq.n	8001d42 <HAL_RCC_OscConfig+0x176>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	691b      	ldr	r3, [r3, #16]
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d001      	beq.n	8001d42 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e1ba      	b.n	80020b8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d42:	4b3d      	ldr	r3, [pc, #244]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	695b      	ldr	r3, [r3, #20]
 8001d4e:	00db      	lsls	r3, r3, #3
 8001d50:	4939      	ldr	r1, [pc, #228]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001d52:	4313      	orrs	r3, r2
 8001d54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d56:	e03a      	b.n	8001dce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	691b      	ldr	r3, [r3, #16]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d020      	beq.n	8001da2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d60:	4b36      	ldr	r3, [pc, #216]	; (8001e3c <HAL_RCC_OscConfig+0x270>)
 8001d62:	2201      	movs	r2, #1
 8001d64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d66:	f7ff fc57 	bl	8001618 <HAL_GetTick>
 8001d6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d6c:	e008      	b.n	8001d80 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d6e:	f7ff fc53 	bl	8001618 <HAL_GetTick>
 8001d72:	4602      	mov	r2, r0
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d901      	bls.n	8001d80 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e19b      	b.n	80020b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d80:	4b2d      	ldr	r3, [pc, #180]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 0302 	and.w	r3, r3, #2
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d0f0      	beq.n	8001d6e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d8c:	4b2a      	ldr	r3, [pc, #168]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	695b      	ldr	r3, [r3, #20]
 8001d98:	00db      	lsls	r3, r3, #3
 8001d9a:	4927      	ldr	r1, [pc, #156]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	600b      	str	r3, [r1, #0]
 8001da0:	e015      	b.n	8001dce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001da2:	4b26      	ldr	r3, [pc, #152]	; (8001e3c <HAL_RCC_OscConfig+0x270>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001da8:	f7ff fc36 	bl	8001618 <HAL_GetTick>
 8001dac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dae:	e008      	b.n	8001dc2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001db0:	f7ff fc32 	bl	8001618 <HAL_GetTick>
 8001db4:	4602      	mov	r2, r0
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	d901      	bls.n	8001dc2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	e17a      	b.n	80020b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dc2:	4b1d      	ldr	r3, [pc, #116]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0302 	and.w	r3, r3, #2
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d1f0      	bne.n	8001db0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 0308 	and.w	r3, r3, #8
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d03a      	beq.n	8001e50 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	699b      	ldr	r3, [r3, #24]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d019      	beq.n	8001e16 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001de2:	4b17      	ldr	r3, [pc, #92]	; (8001e40 <HAL_RCC_OscConfig+0x274>)
 8001de4:	2201      	movs	r2, #1
 8001de6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001de8:	f7ff fc16 	bl	8001618 <HAL_GetTick>
 8001dec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dee:	e008      	b.n	8001e02 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001df0:	f7ff fc12 	bl	8001618 <HAL_GetTick>
 8001df4:	4602      	mov	r2, r0
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	2b02      	cmp	r3, #2
 8001dfc:	d901      	bls.n	8001e02 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	e15a      	b.n	80020b8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e02:	4b0d      	ldr	r3, [pc, #52]	; (8001e38 <HAL_RCC_OscConfig+0x26c>)
 8001e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e06:	f003 0302 	and.w	r3, r3, #2
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d0f0      	beq.n	8001df0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001e0e:	2001      	movs	r0, #1
 8001e10:	f000 fa9a 	bl	8002348 <RCC_Delay>
 8001e14:	e01c      	b.n	8001e50 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e16:	4b0a      	ldr	r3, [pc, #40]	; (8001e40 <HAL_RCC_OscConfig+0x274>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e1c:	f7ff fbfc 	bl	8001618 <HAL_GetTick>
 8001e20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e22:	e00f      	b.n	8001e44 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e24:	f7ff fbf8 	bl	8001618 <HAL_GetTick>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	1ad3      	subs	r3, r2, r3
 8001e2e:	2b02      	cmp	r3, #2
 8001e30:	d908      	bls.n	8001e44 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001e32:	2303      	movs	r3, #3
 8001e34:	e140      	b.n	80020b8 <HAL_RCC_OscConfig+0x4ec>
 8001e36:	bf00      	nop
 8001e38:	40021000 	.word	0x40021000
 8001e3c:	42420000 	.word	0x42420000
 8001e40:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e44:	4b9e      	ldr	r3, [pc, #632]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e48:	f003 0302 	and.w	r3, r3, #2
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d1e9      	bne.n	8001e24 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f003 0304 	and.w	r3, r3, #4
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	f000 80a6 	beq.w	8001faa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e62:	4b97      	ldr	r3, [pc, #604]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001e64:	69db      	ldr	r3, [r3, #28]
 8001e66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d10d      	bne.n	8001e8a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e6e:	4b94      	ldr	r3, [pc, #592]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001e70:	69db      	ldr	r3, [r3, #28]
 8001e72:	4a93      	ldr	r2, [pc, #588]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001e74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e78:	61d3      	str	r3, [r2, #28]
 8001e7a:	4b91      	ldr	r3, [pc, #580]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001e7c:	69db      	ldr	r3, [r3, #28]
 8001e7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e82:	60bb      	str	r3, [r7, #8]
 8001e84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e86:	2301      	movs	r3, #1
 8001e88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e8a:	4b8e      	ldr	r3, [pc, #568]	; (80020c4 <HAL_RCC_OscConfig+0x4f8>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d118      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e96:	4b8b      	ldr	r3, [pc, #556]	; (80020c4 <HAL_RCC_OscConfig+0x4f8>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a8a      	ldr	r2, [pc, #552]	; (80020c4 <HAL_RCC_OscConfig+0x4f8>)
 8001e9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ea0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ea2:	f7ff fbb9 	bl	8001618 <HAL_GetTick>
 8001ea6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ea8:	e008      	b.n	8001ebc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001eaa:	f7ff fbb5 	bl	8001618 <HAL_GetTick>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	2b64      	cmp	r3, #100	; 0x64
 8001eb6:	d901      	bls.n	8001ebc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	e0fd      	b.n	80020b8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ebc:	4b81      	ldr	r3, [pc, #516]	; (80020c4 <HAL_RCC_OscConfig+0x4f8>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d0f0      	beq.n	8001eaa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d106      	bne.n	8001ede <HAL_RCC_OscConfig+0x312>
 8001ed0:	4b7b      	ldr	r3, [pc, #492]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001ed2:	6a1b      	ldr	r3, [r3, #32]
 8001ed4:	4a7a      	ldr	r2, [pc, #488]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001ed6:	f043 0301 	orr.w	r3, r3, #1
 8001eda:	6213      	str	r3, [r2, #32]
 8001edc:	e02d      	b.n	8001f3a <HAL_RCC_OscConfig+0x36e>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	68db      	ldr	r3, [r3, #12]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d10c      	bne.n	8001f00 <HAL_RCC_OscConfig+0x334>
 8001ee6:	4b76      	ldr	r3, [pc, #472]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001ee8:	6a1b      	ldr	r3, [r3, #32]
 8001eea:	4a75      	ldr	r2, [pc, #468]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001eec:	f023 0301 	bic.w	r3, r3, #1
 8001ef0:	6213      	str	r3, [r2, #32]
 8001ef2:	4b73      	ldr	r3, [pc, #460]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001ef4:	6a1b      	ldr	r3, [r3, #32]
 8001ef6:	4a72      	ldr	r2, [pc, #456]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001ef8:	f023 0304 	bic.w	r3, r3, #4
 8001efc:	6213      	str	r3, [r2, #32]
 8001efe:	e01c      	b.n	8001f3a <HAL_RCC_OscConfig+0x36e>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	2b05      	cmp	r3, #5
 8001f06:	d10c      	bne.n	8001f22 <HAL_RCC_OscConfig+0x356>
 8001f08:	4b6d      	ldr	r3, [pc, #436]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001f0a:	6a1b      	ldr	r3, [r3, #32]
 8001f0c:	4a6c      	ldr	r2, [pc, #432]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001f0e:	f043 0304 	orr.w	r3, r3, #4
 8001f12:	6213      	str	r3, [r2, #32]
 8001f14:	4b6a      	ldr	r3, [pc, #424]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001f16:	6a1b      	ldr	r3, [r3, #32]
 8001f18:	4a69      	ldr	r2, [pc, #420]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001f1a:	f043 0301 	orr.w	r3, r3, #1
 8001f1e:	6213      	str	r3, [r2, #32]
 8001f20:	e00b      	b.n	8001f3a <HAL_RCC_OscConfig+0x36e>
 8001f22:	4b67      	ldr	r3, [pc, #412]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001f24:	6a1b      	ldr	r3, [r3, #32]
 8001f26:	4a66      	ldr	r2, [pc, #408]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001f28:	f023 0301 	bic.w	r3, r3, #1
 8001f2c:	6213      	str	r3, [r2, #32]
 8001f2e:	4b64      	ldr	r3, [pc, #400]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001f30:	6a1b      	ldr	r3, [r3, #32]
 8001f32:	4a63      	ldr	r2, [pc, #396]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001f34:	f023 0304 	bic.w	r3, r3, #4
 8001f38:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	68db      	ldr	r3, [r3, #12]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d015      	beq.n	8001f6e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f42:	f7ff fb69 	bl	8001618 <HAL_GetTick>
 8001f46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f48:	e00a      	b.n	8001f60 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f4a:	f7ff fb65 	bl	8001618 <HAL_GetTick>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	1ad3      	subs	r3, r2, r3
 8001f54:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d901      	bls.n	8001f60 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	e0ab      	b.n	80020b8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f60:	4b57      	ldr	r3, [pc, #348]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001f62:	6a1b      	ldr	r3, [r3, #32]
 8001f64:	f003 0302 	and.w	r3, r3, #2
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d0ee      	beq.n	8001f4a <HAL_RCC_OscConfig+0x37e>
 8001f6c:	e014      	b.n	8001f98 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f6e:	f7ff fb53 	bl	8001618 <HAL_GetTick>
 8001f72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f74:	e00a      	b.n	8001f8c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f76:	f7ff fb4f 	bl	8001618 <HAL_GetTick>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d901      	bls.n	8001f8c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001f88:	2303      	movs	r3, #3
 8001f8a:	e095      	b.n	80020b8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f8c:	4b4c      	ldr	r3, [pc, #304]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001f8e:	6a1b      	ldr	r3, [r3, #32]
 8001f90:	f003 0302 	and.w	r3, r3, #2
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d1ee      	bne.n	8001f76 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001f98:	7dfb      	ldrb	r3, [r7, #23]
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d105      	bne.n	8001faa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f9e:	4b48      	ldr	r3, [pc, #288]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001fa0:	69db      	ldr	r3, [r3, #28]
 8001fa2:	4a47      	ldr	r2, [pc, #284]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001fa4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fa8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	69db      	ldr	r3, [r3, #28]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	f000 8081 	beq.w	80020b6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fb4:	4b42      	ldr	r3, [pc, #264]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	f003 030c 	and.w	r3, r3, #12
 8001fbc:	2b08      	cmp	r3, #8
 8001fbe:	d061      	beq.n	8002084 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	69db      	ldr	r3, [r3, #28]
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d146      	bne.n	8002056 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fc8:	4b3f      	ldr	r3, [pc, #252]	; (80020c8 <HAL_RCC_OscConfig+0x4fc>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fce:	f7ff fb23 	bl	8001618 <HAL_GetTick>
 8001fd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fd4:	e008      	b.n	8001fe8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fd6:	f7ff fb1f 	bl	8001618 <HAL_GetTick>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	1ad3      	subs	r3, r2, r3
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	d901      	bls.n	8001fe8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	e067      	b.n	80020b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fe8:	4b35      	ldr	r3, [pc, #212]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d1f0      	bne.n	8001fd6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6a1b      	ldr	r3, [r3, #32]
 8001ff8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ffc:	d108      	bne.n	8002010 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ffe:	4b30      	ldr	r3, [pc, #192]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	492d      	ldr	r1, [pc, #180]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 800200c:	4313      	orrs	r3, r2
 800200e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002010:	4b2b      	ldr	r3, [pc, #172]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6a19      	ldr	r1, [r3, #32]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002020:	430b      	orrs	r3, r1
 8002022:	4927      	ldr	r1, [pc, #156]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8002024:	4313      	orrs	r3, r2
 8002026:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002028:	4b27      	ldr	r3, [pc, #156]	; (80020c8 <HAL_RCC_OscConfig+0x4fc>)
 800202a:	2201      	movs	r2, #1
 800202c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800202e:	f7ff faf3 	bl	8001618 <HAL_GetTick>
 8002032:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002034:	e008      	b.n	8002048 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002036:	f7ff faef 	bl	8001618 <HAL_GetTick>
 800203a:	4602      	mov	r2, r0
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	2b02      	cmp	r3, #2
 8002042:	d901      	bls.n	8002048 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002044:	2303      	movs	r3, #3
 8002046:	e037      	b.n	80020b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002048:	4b1d      	ldr	r3, [pc, #116]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d0f0      	beq.n	8002036 <HAL_RCC_OscConfig+0x46a>
 8002054:	e02f      	b.n	80020b6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002056:	4b1c      	ldr	r3, [pc, #112]	; (80020c8 <HAL_RCC_OscConfig+0x4fc>)
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800205c:	f7ff fadc 	bl	8001618 <HAL_GetTick>
 8002060:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002062:	e008      	b.n	8002076 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002064:	f7ff fad8 	bl	8001618 <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	2b02      	cmp	r3, #2
 8002070:	d901      	bls.n	8002076 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e020      	b.n	80020b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002076:	4b12      	ldr	r3, [pc, #72]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800207e:	2b00      	cmp	r3, #0
 8002080:	d1f0      	bne.n	8002064 <HAL_RCC_OscConfig+0x498>
 8002082:	e018      	b.n	80020b6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	69db      	ldr	r3, [r3, #28]
 8002088:	2b01      	cmp	r3, #1
 800208a:	d101      	bne.n	8002090 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e013      	b.n	80020b8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002090:	4b0b      	ldr	r3, [pc, #44]	; (80020c0 <HAL_RCC_OscConfig+0x4f4>)
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6a1b      	ldr	r3, [r3, #32]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d106      	bne.n	80020b2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d001      	beq.n	80020b6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e000      	b.n	80020b8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80020b6:	2300      	movs	r3, #0
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3718      	adds	r7, #24
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	40021000 	.word	0x40021000
 80020c4:	40007000 	.word	0x40007000
 80020c8:	42420060 	.word	0x42420060

080020cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
 80020d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d101      	bne.n	80020e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e0d0      	b.n	8002282 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020e0:	4b6a      	ldr	r3, [pc, #424]	; (800228c <HAL_RCC_ClockConfig+0x1c0>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0307 	and.w	r3, r3, #7
 80020e8:	683a      	ldr	r2, [r7, #0]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d910      	bls.n	8002110 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020ee:	4b67      	ldr	r3, [pc, #412]	; (800228c <HAL_RCC_ClockConfig+0x1c0>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f023 0207 	bic.w	r2, r3, #7
 80020f6:	4965      	ldr	r1, [pc, #404]	; (800228c <HAL_RCC_ClockConfig+0x1c0>)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020fe:	4b63      	ldr	r3, [pc, #396]	; (800228c <HAL_RCC_ClockConfig+0x1c0>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0307 	and.w	r3, r3, #7
 8002106:	683a      	ldr	r2, [r7, #0]
 8002108:	429a      	cmp	r2, r3
 800210a:	d001      	beq.n	8002110 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	e0b8      	b.n	8002282 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0302 	and.w	r3, r3, #2
 8002118:	2b00      	cmp	r3, #0
 800211a:	d020      	beq.n	800215e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0304 	and.w	r3, r3, #4
 8002124:	2b00      	cmp	r3, #0
 8002126:	d005      	beq.n	8002134 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002128:	4b59      	ldr	r3, [pc, #356]	; (8002290 <HAL_RCC_ClockConfig+0x1c4>)
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	4a58      	ldr	r2, [pc, #352]	; (8002290 <HAL_RCC_ClockConfig+0x1c4>)
 800212e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002132:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0308 	and.w	r3, r3, #8
 800213c:	2b00      	cmp	r3, #0
 800213e:	d005      	beq.n	800214c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002140:	4b53      	ldr	r3, [pc, #332]	; (8002290 <HAL_RCC_ClockConfig+0x1c4>)
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	4a52      	ldr	r2, [pc, #328]	; (8002290 <HAL_RCC_ClockConfig+0x1c4>)
 8002146:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800214a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800214c:	4b50      	ldr	r3, [pc, #320]	; (8002290 <HAL_RCC_ClockConfig+0x1c4>)
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	494d      	ldr	r1, [pc, #308]	; (8002290 <HAL_RCC_ClockConfig+0x1c4>)
 800215a:	4313      	orrs	r3, r2
 800215c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	2b00      	cmp	r3, #0
 8002168:	d040      	beq.n	80021ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	2b01      	cmp	r3, #1
 8002170:	d107      	bne.n	8002182 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002172:	4b47      	ldr	r3, [pc, #284]	; (8002290 <HAL_RCC_ClockConfig+0x1c4>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d115      	bne.n	80021aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	e07f      	b.n	8002282 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	2b02      	cmp	r3, #2
 8002188:	d107      	bne.n	800219a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800218a:	4b41      	ldr	r3, [pc, #260]	; (8002290 <HAL_RCC_ClockConfig+0x1c4>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002192:	2b00      	cmp	r3, #0
 8002194:	d109      	bne.n	80021aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	e073      	b.n	8002282 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800219a:	4b3d      	ldr	r3, [pc, #244]	; (8002290 <HAL_RCC_ClockConfig+0x1c4>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 0302 	and.w	r3, r3, #2
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d101      	bne.n	80021aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e06b      	b.n	8002282 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021aa:	4b39      	ldr	r3, [pc, #228]	; (8002290 <HAL_RCC_ClockConfig+0x1c4>)
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f023 0203 	bic.w	r2, r3, #3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	4936      	ldr	r1, [pc, #216]	; (8002290 <HAL_RCC_ClockConfig+0x1c4>)
 80021b8:	4313      	orrs	r3, r2
 80021ba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021bc:	f7ff fa2c 	bl	8001618 <HAL_GetTick>
 80021c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021c2:	e00a      	b.n	80021da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021c4:	f7ff fa28 	bl	8001618 <HAL_GetTick>
 80021c8:	4602      	mov	r2, r0
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d901      	bls.n	80021da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e053      	b.n	8002282 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021da:	4b2d      	ldr	r3, [pc, #180]	; (8002290 <HAL_RCC_ClockConfig+0x1c4>)
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	f003 020c 	and.w	r2, r3, #12
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d1eb      	bne.n	80021c4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021ec:	4b27      	ldr	r3, [pc, #156]	; (800228c <HAL_RCC_ClockConfig+0x1c0>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0307 	and.w	r3, r3, #7
 80021f4:	683a      	ldr	r2, [r7, #0]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d210      	bcs.n	800221c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021fa:	4b24      	ldr	r3, [pc, #144]	; (800228c <HAL_RCC_ClockConfig+0x1c0>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f023 0207 	bic.w	r2, r3, #7
 8002202:	4922      	ldr	r1, [pc, #136]	; (800228c <HAL_RCC_ClockConfig+0x1c0>)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	4313      	orrs	r3, r2
 8002208:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800220a:	4b20      	ldr	r3, [pc, #128]	; (800228c <HAL_RCC_ClockConfig+0x1c0>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0307 	and.w	r3, r3, #7
 8002212:	683a      	ldr	r2, [r7, #0]
 8002214:	429a      	cmp	r2, r3
 8002216:	d001      	beq.n	800221c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	e032      	b.n	8002282 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 0304 	and.w	r3, r3, #4
 8002224:	2b00      	cmp	r3, #0
 8002226:	d008      	beq.n	800223a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002228:	4b19      	ldr	r3, [pc, #100]	; (8002290 <HAL_RCC_ClockConfig+0x1c4>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	4916      	ldr	r1, [pc, #88]	; (8002290 <HAL_RCC_ClockConfig+0x1c4>)
 8002236:	4313      	orrs	r3, r2
 8002238:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 0308 	and.w	r3, r3, #8
 8002242:	2b00      	cmp	r3, #0
 8002244:	d009      	beq.n	800225a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002246:	4b12      	ldr	r3, [pc, #72]	; (8002290 <HAL_RCC_ClockConfig+0x1c4>)
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	691b      	ldr	r3, [r3, #16]
 8002252:	00db      	lsls	r3, r3, #3
 8002254:	490e      	ldr	r1, [pc, #56]	; (8002290 <HAL_RCC_ClockConfig+0x1c4>)
 8002256:	4313      	orrs	r3, r2
 8002258:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800225a:	f000 f821 	bl	80022a0 <HAL_RCC_GetSysClockFreq>
 800225e:	4602      	mov	r2, r0
 8002260:	4b0b      	ldr	r3, [pc, #44]	; (8002290 <HAL_RCC_ClockConfig+0x1c4>)
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	091b      	lsrs	r3, r3, #4
 8002266:	f003 030f 	and.w	r3, r3, #15
 800226a:	490a      	ldr	r1, [pc, #40]	; (8002294 <HAL_RCC_ClockConfig+0x1c8>)
 800226c:	5ccb      	ldrb	r3, [r1, r3]
 800226e:	fa22 f303 	lsr.w	r3, r2, r3
 8002272:	4a09      	ldr	r2, [pc, #36]	; (8002298 <HAL_RCC_ClockConfig+0x1cc>)
 8002274:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002276:	4b09      	ldr	r3, [pc, #36]	; (800229c <HAL_RCC_ClockConfig+0x1d0>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff f98a 	bl	8001594 <HAL_InitTick>

  return HAL_OK;
 8002280:	2300      	movs	r3, #0
}
 8002282:	4618      	mov	r0, r3
 8002284:	3710      	adds	r7, #16
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	40022000 	.word	0x40022000
 8002290:	40021000 	.word	0x40021000
 8002294:	08002bac 	.word	0x08002bac
 8002298:	20000080 	.word	0x20000080
 800229c:	20000084 	.word	0x20000084

080022a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b087      	sub	sp, #28
 80022a4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80022a6:	2300      	movs	r3, #0
 80022a8:	60fb      	str	r3, [r7, #12]
 80022aa:	2300      	movs	r3, #0
 80022ac:	60bb      	str	r3, [r7, #8]
 80022ae:	2300      	movs	r3, #0
 80022b0:	617b      	str	r3, [r7, #20]
 80022b2:	2300      	movs	r3, #0
 80022b4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80022b6:	2300      	movs	r3, #0
 80022b8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80022ba:	4b1e      	ldr	r3, [pc, #120]	; (8002334 <HAL_RCC_GetSysClockFreq+0x94>)
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f003 030c 	and.w	r3, r3, #12
 80022c6:	2b04      	cmp	r3, #4
 80022c8:	d002      	beq.n	80022d0 <HAL_RCC_GetSysClockFreq+0x30>
 80022ca:	2b08      	cmp	r3, #8
 80022cc:	d003      	beq.n	80022d6 <HAL_RCC_GetSysClockFreq+0x36>
 80022ce:	e027      	b.n	8002320 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80022d0:	4b19      	ldr	r3, [pc, #100]	; (8002338 <HAL_RCC_GetSysClockFreq+0x98>)
 80022d2:	613b      	str	r3, [r7, #16]
      break;
 80022d4:	e027      	b.n	8002326 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	0c9b      	lsrs	r3, r3, #18
 80022da:	f003 030f 	and.w	r3, r3, #15
 80022de:	4a17      	ldr	r2, [pc, #92]	; (800233c <HAL_RCC_GetSysClockFreq+0x9c>)
 80022e0:	5cd3      	ldrb	r3, [r2, r3]
 80022e2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d010      	beq.n	8002310 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80022ee:	4b11      	ldr	r3, [pc, #68]	; (8002334 <HAL_RCC_GetSysClockFreq+0x94>)
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	0c5b      	lsrs	r3, r3, #17
 80022f4:	f003 0301 	and.w	r3, r3, #1
 80022f8:	4a11      	ldr	r2, [pc, #68]	; (8002340 <HAL_RCC_GetSysClockFreq+0xa0>)
 80022fa:	5cd3      	ldrb	r3, [r2, r3]
 80022fc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a0d      	ldr	r2, [pc, #52]	; (8002338 <HAL_RCC_GetSysClockFreq+0x98>)
 8002302:	fb02 f203 	mul.w	r2, r2, r3
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	fbb2 f3f3 	udiv	r3, r2, r3
 800230c:	617b      	str	r3, [r7, #20]
 800230e:	e004      	b.n	800231a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	4a0c      	ldr	r2, [pc, #48]	; (8002344 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002314:	fb02 f303 	mul.w	r3, r2, r3
 8002318:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	613b      	str	r3, [r7, #16]
      break;
 800231e:	e002      	b.n	8002326 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002320:	4b05      	ldr	r3, [pc, #20]	; (8002338 <HAL_RCC_GetSysClockFreq+0x98>)
 8002322:	613b      	str	r3, [r7, #16]
      break;
 8002324:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002326:	693b      	ldr	r3, [r7, #16]
}
 8002328:	4618      	mov	r0, r3
 800232a:	371c      	adds	r7, #28
 800232c:	46bd      	mov	sp, r7
 800232e:	bc80      	pop	{r7}
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	40021000 	.word	0x40021000
 8002338:	007a1200 	.word	0x007a1200
 800233c:	08002bbc 	.word	0x08002bbc
 8002340:	08002bcc 	.word	0x08002bcc
 8002344:	003d0900 	.word	0x003d0900

08002348 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002348:	b480      	push	{r7}
 800234a:	b085      	sub	sp, #20
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002350:	4b0a      	ldr	r3, [pc, #40]	; (800237c <RCC_Delay+0x34>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a0a      	ldr	r2, [pc, #40]	; (8002380 <RCC_Delay+0x38>)
 8002356:	fba2 2303 	umull	r2, r3, r2, r3
 800235a:	0a5b      	lsrs	r3, r3, #9
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	fb02 f303 	mul.w	r3, r2, r3
 8002362:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002364:	bf00      	nop
  }
  while (Delay --);
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	1e5a      	subs	r2, r3, #1
 800236a:	60fa      	str	r2, [r7, #12]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d1f9      	bne.n	8002364 <RCC_Delay+0x1c>
}
 8002370:	bf00      	nop
 8002372:	bf00      	nop
 8002374:	3714      	adds	r7, #20
 8002376:	46bd      	mov	sp, r7
 8002378:	bc80      	pop	{r7}
 800237a:	4770      	bx	lr
 800237c:	20000080 	.word	0x20000080
 8002380:	10624dd3 	.word	0x10624dd3

08002384 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d101      	bne.n	8002396 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e041      	b.n	800241a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800239c:	b2db      	uxtb	r3, r3
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d106      	bne.n	80023b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2200      	movs	r2, #0
 80023a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f7fe ff4c 	bl	8001248 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2202      	movs	r2, #2
 80023b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	3304      	adds	r3, #4
 80023c0:	4619      	mov	r1, r3
 80023c2:	4610      	mov	r0, r2
 80023c4:	f000 fa56 	bl	8002874 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2201      	movs	r2, #1
 80023cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2201      	movs	r2, #1
 80023d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2201      	movs	r2, #1
 80023dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2201      	movs	r2, #1
 80023e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2201      	movs	r2, #1
 80023ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2201      	movs	r2, #1
 80023f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2201      	movs	r2, #1
 80023fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2201      	movs	r2, #1
 8002404:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2201      	movs	r2, #1
 800240c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2201      	movs	r2, #1
 8002414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002418:	2300      	movs	r3, #0
}
 800241a:	4618      	mov	r0, r3
 800241c:	3708      	adds	r7, #8
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
	...

08002424 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002424:	b480      	push	{r7}
 8002426:	b085      	sub	sp, #20
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002432:	b2db      	uxtb	r3, r3
 8002434:	2b01      	cmp	r3, #1
 8002436:	d001      	beq.n	800243c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	e035      	b.n	80024a8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2202      	movs	r2, #2
 8002440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	68da      	ldr	r2, [r3, #12]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f042 0201 	orr.w	r2, r2, #1
 8002452:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a16      	ldr	r2, [pc, #88]	; (80024b4 <HAL_TIM_Base_Start_IT+0x90>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d009      	beq.n	8002472 <HAL_TIM_Base_Start_IT+0x4e>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002466:	d004      	beq.n	8002472 <HAL_TIM_Base_Start_IT+0x4e>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a12      	ldr	r2, [pc, #72]	; (80024b8 <HAL_TIM_Base_Start_IT+0x94>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d111      	bne.n	8002496 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	f003 0307 	and.w	r3, r3, #7
 800247c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2b06      	cmp	r3, #6
 8002482:	d010      	beq.n	80024a6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f042 0201 	orr.w	r2, r2, #1
 8002492:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002494:	e007      	b.n	80024a6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f042 0201 	orr.w	r2, r2, #1
 80024a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80024a6:	2300      	movs	r3, #0
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3714      	adds	r7, #20
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bc80      	pop	{r7}
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	40012c00 	.word	0x40012c00
 80024b8:	40000400 	.word	0x40000400

080024bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	691b      	ldr	r3, [r3, #16]
 80024d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	f003 0302 	and.w	r3, r3, #2
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d020      	beq.n	8002520 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	f003 0302 	and.w	r3, r3, #2
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d01b      	beq.n	8002520 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f06f 0202 	mvn.w	r2, #2
 80024f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2201      	movs	r2, #1
 80024f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	699b      	ldr	r3, [r3, #24]
 80024fe:	f003 0303 	and.w	r3, r3, #3
 8002502:	2b00      	cmp	r3, #0
 8002504:	d003      	beq.n	800250e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f000 f998 	bl	800283c <HAL_TIM_IC_CaptureCallback>
 800250c:	e005      	b.n	800251a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f000 f98b 	bl	800282a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	f000 f99a 	bl	800284e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	f003 0304 	and.w	r3, r3, #4
 8002526:	2b00      	cmp	r3, #0
 8002528:	d020      	beq.n	800256c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	f003 0304 	and.w	r3, r3, #4
 8002530:	2b00      	cmp	r3, #0
 8002532:	d01b      	beq.n	800256c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f06f 0204 	mvn.w	r2, #4
 800253c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2202      	movs	r2, #2
 8002542:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	699b      	ldr	r3, [r3, #24]
 800254a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800254e:	2b00      	cmp	r3, #0
 8002550:	d003      	beq.n	800255a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002552:	6878      	ldr	r0, [r7, #4]
 8002554:	f000 f972 	bl	800283c <HAL_TIM_IC_CaptureCallback>
 8002558:	e005      	b.n	8002566 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f000 f965 	bl	800282a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002560:	6878      	ldr	r0, [r7, #4]
 8002562:	f000 f974 	bl	800284e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2200      	movs	r2, #0
 800256a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	f003 0308 	and.w	r3, r3, #8
 8002572:	2b00      	cmp	r3, #0
 8002574:	d020      	beq.n	80025b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	f003 0308 	and.w	r3, r3, #8
 800257c:	2b00      	cmp	r3, #0
 800257e:	d01b      	beq.n	80025b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f06f 0208 	mvn.w	r2, #8
 8002588:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2204      	movs	r2, #4
 800258e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	69db      	ldr	r3, [r3, #28]
 8002596:	f003 0303 	and.w	r3, r3, #3
 800259a:	2b00      	cmp	r3, #0
 800259c:	d003      	beq.n	80025a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f000 f94c 	bl	800283c <HAL_TIM_IC_CaptureCallback>
 80025a4:	e005      	b.n	80025b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f000 f93f 	bl	800282a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	f000 f94e 	bl	800284e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2200      	movs	r2, #0
 80025b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	f003 0310 	and.w	r3, r3, #16
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d020      	beq.n	8002604 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	f003 0310 	and.w	r3, r3, #16
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d01b      	beq.n	8002604 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f06f 0210 	mvn.w	r2, #16
 80025d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2208      	movs	r2, #8
 80025da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	69db      	ldr	r3, [r3, #28]
 80025e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d003      	beq.n	80025f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f000 f926 	bl	800283c <HAL_TIM_IC_CaptureCallback>
 80025f0:	e005      	b.n	80025fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	f000 f919 	bl	800282a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f000 f928 	bl	800284e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2200      	movs	r2, #0
 8002602:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	f003 0301 	and.w	r3, r3, #1
 800260a:	2b00      	cmp	r3, #0
 800260c:	d00c      	beq.n	8002628 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	f003 0301 	and.w	r3, r3, #1
 8002614:	2b00      	cmp	r3, #0
 8002616:	d007      	beq.n	8002628 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f06f 0201 	mvn.w	r2, #1
 8002620:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f7fe fd7c 	bl	8001120 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800262e:	2b00      	cmp	r3, #0
 8002630:	d00c      	beq.n	800264c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002638:	2b00      	cmp	r3, #0
 800263a:	d007      	beq.n	800264c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002644:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f000 fa6f 	bl	8002b2a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002652:	2b00      	cmp	r3, #0
 8002654:	d00c      	beq.n	8002670 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800265c:	2b00      	cmp	r3, #0
 800265e:	d007      	beq.n	8002670 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002668:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f000 f8f8 	bl	8002860 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	f003 0320 	and.w	r3, r3, #32
 8002676:	2b00      	cmp	r3, #0
 8002678:	d00c      	beq.n	8002694 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	f003 0320 	and.w	r3, r3, #32
 8002680:	2b00      	cmp	r3, #0
 8002682:	d007      	beq.n	8002694 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f06f 0220 	mvn.w	r2, #32
 800268c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f000 fa42 	bl	8002b18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002694:	bf00      	nop
 8002696:	3710      	adds	r7, #16
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}

0800269c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026a6:	2300      	movs	r3, #0
 80026a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d101      	bne.n	80026b8 <HAL_TIM_ConfigClockSource+0x1c>
 80026b4:	2302      	movs	r3, #2
 80026b6:	e0b4      	b.n	8002822 <HAL_TIM_ConfigClockSource+0x186>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2202      	movs	r2, #2
 80026c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80026d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80026de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	68ba      	ldr	r2, [r7, #8]
 80026e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026f0:	d03e      	beq.n	8002770 <HAL_TIM_ConfigClockSource+0xd4>
 80026f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026f6:	f200 8087 	bhi.w	8002808 <HAL_TIM_ConfigClockSource+0x16c>
 80026fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026fe:	f000 8086 	beq.w	800280e <HAL_TIM_ConfigClockSource+0x172>
 8002702:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002706:	d87f      	bhi.n	8002808 <HAL_TIM_ConfigClockSource+0x16c>
 8002708:	2b70      	cmp	r3, #112	; 0x70
 800270a:	d01a      	beq.n	8002742 <HAL_TIM_ConfigClockSource+0xa6>
 800270c:	2b70      	cmp	r3, #112	; 0x70
 800270e:	d87b      	bhi.n	8002808 <HAL_TIM_ConfigClockSource+0x16c>
 8002710:	2b60      	cmp	r3, #96	; 0x60
 8002712:	d050      	beq.n	80027b6 <HAL_TIM_ConfigClockSource+0x11a>
 8002714:	2b60      	cmp	r3, #96	; 0x60
 8002716:	d877      	bhi.n	8002808 <HAL_TIM_ConfigClockSource+0x16c>
 8002718:	2b50      	cmp	r3, #80	; 0x50
 800271a:	d03c      	beq.n	8002796 <HAL_TIM_ConfigClockSource+0xfa>
 800271c:	2b50      	cmp	r3, #80	; 0x50
 800271e:	d873      	bhi.n	8002808 <HAL_TIM_ConfigClockSource+0x16c>
 8002720:	2b40      	cmp	r3, #64	; 0x40
 8002722:	d058      	beq.n	80027d6 <HAL_TIM_ConfigClockSource+0x13a>
 8002724:	2b40      	cmp	r3, #64	; 0x40
 8002726:	d86f      	bhi.n	8002808 <HAL_TIM_ConfigClockSource+0x16c>
 8002728:	2b30      	cmp	r3, #48	; 0x30
 800272a:	d064      	beq.n	80027f6 <HAL_TIM_ConfigClockSource+0x15a>
 800272c:	2b30      	cmp	r3, #48	; 0x30
 800272e:	d86b      	bhi.n	8002808 <HAL_TIM_ConfigClockSource+0x16c>
 8002730:	2b20      	cmp	r3, #32
 8002732:	d060      	beq.n	80027f6 <HAL_TIM_ConfigClockSource+0x15a>
 8002734:	2b20      	cmp	r3, #32
 8002736:	d867      	bhi.n	8002808 <HAL_TIM_ConfigClockSource+0x16c>
 8002738:	2b00      	cmp	r3, #0
 800273a:	d05c      	beq.n	80027f6 <HAL_TIM_ConfigClockSource+0x15a>
 800273c:	2b10      	cmp	r3, #16
 800273e:	d05a      	beq.n	80027f6 <HAL_TIM_ConfigClockSource+0x15a>
 8002740:	e062      	b.n	8002808 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6818      	ldr	r0, [r3, #0]
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	6899      	ldr	r1, [r3, #8]
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	685a      	ldr	r2, [r3, #4]
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	f000 f96a 	bl	8002a2a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002764:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	68ba      	ldr	r2, [r7, #8]
 800276c:	609a      	str	r2, [r3, #8]
      break;
 800276e:	e04f      	b.n	8002810 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6818      	ldr	r0, [r3, #0]
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	6899      	ldr	r1, [r3, #8]
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685a      	ldr	r2, [r3, #4]
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	f000 f953 	bl	8002a2a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	689a      	ldr	r2, [r3, #8]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002792:	609a      	str	r2, [r3, #8]
      break;
 8002794:	e03c      	b.n	8002810 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6818      	ldr	r0, [r3, #0]
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	6859      	ldr	r1, [r3, #4]
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	461a      	mov	r2, r3
 80027a4:	f000 f8ca 	bl	800293c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2150      	movs	r1, #80	; 0x50
 80027ae:	4618      	mov	r0, r3
 80027b0:	f000 f921 	bl	80029f6 <TIM_ITRx_SetConfig>
      break;
 80027b4:	e02c      	b.n	8002810 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6818      	ldr	r0, [r3, #0]
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	6859      	ldr	r1, [r3, #4]
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	68db      	ldr	r3, [r3, #12]
 80027c2:	461a      	mov	r2, r3
 80027c4:	f000 f8e8 	bl	8002998 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2160      	movs	r1, #96	; 0x60
 80027ce:	4618      	mov	r0, r3
 80027d0:	f000 f911 	bl	80029f6 <TIM_ITRx_SetConfig>
      break;
 80027d4:	e01c      	b.n	8002810 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6818      	ldr	r0, [r3, #0]
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	6859      	ldr	r1, [r3, #4]
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	461a      	mov	r2, r3
 80027e4:	f000 f8aa 	bl	800293c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2140      	movs	r1, #64	; 0x40
 80027ee:	4618      	mov	r0, r3
 80027f0:	f000 f901 	bl	80029f6 <TIM_ITRx_SetConfig>
      break;
 80027f4:	e00c      	b.n	8002810 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4619      	mov	r1, r3
 8002800:	4610      	mov	r0, r2
 8002802:	f000 f8f8 	bl	80029f6 <TIM_ITRx_SetConfig>
      break;
 8002806:	e003      	b.n	8002810 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	73fb      	strb	r3, [r7, #15]
      break;
 800280c:	e000      	b.n	8002810 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800280e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002820:	7bfb      	ldrb	r3, [r7, #15]
}
 8002822:	4618      	mov	r0, r3
 8002824:	3710      	adds	r7, #16
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}

0800282a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800282a:	b480      	push	{r7}
 800282c:	b083      	sub	sp, #12
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002832:	bf00      	nop
 8002834:	370c      	adds	r7, #12
 8002836:	46bd      	mov	sp, r7
 8002838:	bc80      	pop	{r7}
 800283a:	4770      	bx	lr

0800283c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002844:	bf00      	nop
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	bc80      	pop	{r7}
 800284c:	4770      	bx	lr

0800284e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800284e:	b480      	push	{r7}
 8002850:	b083      	sub	sp, #12
 8002852:	af00      	add	r7, sp, #0
 8002854:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002856:	bf00      	nop
 8002858:	370c      	adds	r7, #12
 800285a:	46bd      	mov	sp, r7
 800285c:	bc80      	pop	{r7}
 800285e:	4770      	bx	lr

08002860 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002868:	bf00      	nop
 800286a:	370c      	adds	r7, #12
 800286c:	46bd      	mov	sp, r7
 800286e:	bc80      	pop	{r7}
 8002870:	4770      	bx	lr
	...

08002874 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002874:	b480      	push	{r7}
 8002876:	b085      	sub	sp, #20
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	4a2b      	ldr	r2, [pc, #172]	; (8002934 <TIM_Base_SetConfig+0xc0>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d007      	beq.n	800289c <TIM_Base_SetConfig+0x28>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002892:	d003      	beq.n	800289c <TIM_Base_SetConfig+0x28>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	4a28      	ldr	r2, [pc, #160]	; (8002938 <TIM_Base_SetConfig+0xc4>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d108      	bne.n	80028ae <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	68fa      	ldr	r2, [r7, #12]
 80028aa:	4313      	orrs	r3, r2
 80028ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a20      	ldr	r2, [pc, #128]	; (8002934 <TIM_Base_SetConfig+0xc0>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d007      	beq.n	80028c6 <TIM_Base_SetConfig+0x52>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028bc:	d003      	beq.n	80028c6 <TIM_Base_SetConfig+0x52>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a1d      	ldr	r2, [pc, #116]	; (8002938 <TIM_Base_SetConfig+0xc4>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d108      	bne.n	80028d8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	68fa      	ldr	r2, [r7, #12]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	695b      	ldr	r3, [r3, #20]
 80028e2:	4313      	orrs	r3, r2
 80028e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	68fa      	ldr	r2, [r7, #12]
 80028ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	689a      	ldr	r2, [r3, #8]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	4a0d      	ldr	r2, [pc, #52]	; (8002934 <TIM_Base_SetConfig+0xc0>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d103      	bne.n	800290c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	691a      	ldr	r2, [r3, #16]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2201      	movs	r2, #1
 8002910:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	691b      	ldr	r3, [r3, #16]
 8002916:	f003 0301 	and.w	r3, r3, #1
 800291a:	2b00      	cmp	r3, #0
 800291c:	d005      	beq.n	800292a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	691b      	ldr	r3, [r3, #16]
 8002922:	f023 0201 	bic.w	r2, r3, #1
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	611a      	str	r2, [r3, #16]
  }
}
 800292a:	bf00      	nop
 800292c:	3714      	adds	r7, #20
 800292e:	46bd      	mov	sp, r7
 8002930:	bc80      	pop	{r7}
 8002932:	4770      	bx	lr
 8002934:	40012c00 	.word	0x40012c00
 8002938:	40000400 	.word	0x40000400

0800293c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800293c:	b480      	push	{r7}
 800293e:	b087      	sub	sp, #28
 8002940:	af00      	add	r7, sp, #0
 8002942:	60f8      	str	r0, [r7, #12]
 8002944:	60b9      	str	r1, [r7, #8]
 8002946:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	6a1b      	ldr	r3, [r3, #32]
 800294c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	6a1b      	ldr	r3, [r3, #32]
 8002952:	f023 0201 	bic.w	r2, r3, #1
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	699b      	ldr	r3, [r3, #24]
 800295e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002966:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	011b      	lsls	r3, r3, #4
 800296c:	693a      	ldr	r2, [r7, #16]
 800296e:	4313      	orrs	r3, r2
 8002970:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	f023 030a 	bic.w	r3, r3, #10
 8002978:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800297a:	697a      	ldr	r2, [r7, #20]
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	4313      	orrs	r3, r2
 8002980:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	693a      	ldr	r2, [r7, #16]
 8002986:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	697a      	ldr	r2, [r7, #20]
 800298c:	621a      	str	r2, [r3, #32]
}
 800298e:	bf00      	nop
 8002990:	371c      	adds	r7, #28
 8002992:	46bd      	mov	sp, r7
 8002994:	bc80      	pop	{r7}
 8002996:	4770      	bx	lr

08002998 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002998:	b480      	push	{r7}
 800299a:	b087      	sub	sp, #28
 800299c:	af00      	add	r7, sp, #0
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	60b9      	str	r1, [r7, #8]
 80029a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	6a1b      	ldr	r3, [r3, #32]
 80029a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	6a1b      	ldr	r3, [r3, #32]
 80029ae:	f023 0210 	bic.w	r2, r3, #16
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	699b      	ldr	r3, [r3, #24]
 80029ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80029c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	031b      	lsls	r3, r3, #12
 80029c8:	693a      	ldr	r2, [r7, #16]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80029d4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	011b      	lsls	r3, r3, #4
 80029da:	697a      	ldr	r2, [r7, #20]
 80029dc:	4313      	orrs	r3, r2
 80029de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	693a      	ldr	r2, [r7, #16]
 80029e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	697a      	ldr	r2, [r7, #20]
 80029ea:	621a      	str	r2, [r3, #32]
}
 80029ec:	bf00      	nop
 80029ee:	371c      	adds	r7, #28
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bc80      	pop	{r7}
 80029f4:	4770      	bx	lr

080029f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80029f6:	b480      	push	{r7}
 80029f8:	b085      	sub	sp, #20
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	6078      	str	r0, [r7, #4]
 80029fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a0c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002a0e:	683a      	ldr	r2, [r7, #0]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	f043 0307 	orr.w	r3, r3, #7
 8002a18:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	68fa      	ldr	r2, [r7, #12]
 8002a1e:	609a      	str	r2, [r3, #8]
}
 8002a20:	bf00      	nop
 8002a22:	3714      	adds	r7, #20
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bc80      	pop	{r7}
 8002a28:	4770      	bx	lr

08002a2a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002a2a:	b480      	push	{r7}
 8002a2c:	b087      	sub	sp, #28
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	60f8      	str	r0, [r7, #12]
 8002a32:	60b9      	str	r1, [r7, #8]
 8002a34:	607a      	str	r2, [r7, #4]
 8002a36:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a44:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	021a      	lsls	r2, r3, #8
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	431a      	orrs	r2, r3
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	4313      	orrs	r3, r2
 8002a52:	697a      	ldr	r2, [r7, #20]
 8002a54:	4313      	orrs	r3, r2
 8002a56:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	697a      	ldr	r2, [r7, #20]
 8002a5c:	609a      	str	r2, [r3, #8]
}
 8002a5e:	bf00      	nop
 8002a60:	371c      	adds	r7, #28
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bc80      	pop	{r7}
 8002a66:	4770      	bx	lr

08002a68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b085      	sub	sp, #20
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d101      	bne.n	8002a80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002a7c:	2302      	movs	r3, #2
 8002a7e:	e041      	b.n	8002b04 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2201      	movs	r2, #1
 8002a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2202      	movs	r2, #2
 8002a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002aa6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	68fa      	ldr	r2, [r7, #12]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68fa      	ldr	r2, [r7, #12]
 8002ab8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a14      	ldr	r2, [pc, #80]	; (8002b10 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d009      	beq.n	8002ad8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002acc:	d004      	beq.n	8002ad8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a10      	ldr	r2, [pc, #64]	; (8002b14 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d10c      	bne.n	8002af2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ade:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	68ba      	ldr	r2, [r7, #8]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	68ba      	ldr	r2, [r7, #8]
 8002af0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2201      	movs	r2, #1
 8002af6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002b02:	2300      	movs	r3, #0
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3714      	adds	r7, #20
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bc80      	pop	{r7}
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	40012c00 	.word	0x40012c00
 8002b14:	40000400 	.word	0x40000400

08002b18 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002b20:	bf00      	nop
 8002b22:	370c      	adds	r7, #12
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bc80      	pop	{r7}
 8002b28:	4770      	bx	lr

08002b2a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	b083      	sub	sp, #12
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002b32:	bf00      	nop
 8002b34:	370c      	adds	r7, #12
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bc80      	pop	{r7}
 8002b3a:	4770      	bx	lr

08002b3c <__libc_init_array>:
 8002b3c:	b570      	push	{r4, r5, r6, lr}
 8002b3e:	2600      	movs	r6, #0
 8002b40:	4d0c      	ldr	r5, [pc, #48]	; (8002b74 <__libc_init_array+0x38>)
 8002b42:	4c0d      	ldr	r4, [pc, #52]	; (8002b78 <__libc_init_array+0x3c>)
 8002b44:	1b64      	subs	r4, r4, r5
 8002b46:	10a4      	asrs	r4, r4, #2
 8002b48:	42a6      	cmp	r6, r4
 8002b4a:	d109      	bne.n	8002b60 <__libc_init_array+0x24>
 8002b4c:	f000 f822 	bl	8002b94 <_init>
 8002b50:	2600      	movs	r6, #0
 8002b52:	4d0a      	ldr	r5, [pc, #40]	; (8002b7c <__libc_init_array+0x40>)
 8002b54:	4c0a      	ldr	r4, [pc, #40]	; (8002b80 <__libc_init_array+0x44>)
 8002b56:	1b64      	subs	r4, r4, r5
 8002b58:	10a4      	asrs	r4, r4, #2
 8002b5a:	42a6      	cmp	r6, r4
 8002b5c:	d105      	bne.n	8002b6a <__libc_init_array+0x2e>
 8002b5e:	bd70      	pop	{r4, r5, r6, pc}
 8002b60:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b64:	4798      	blx	r3
 8002b66:	3601      	adds	r6, #1
 8002b68:	e7ee      	b.n	8002b48 <__libc_init_array+0xc>
 8002b6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b6e:	4798      	blx	r3
 8002b70:	3601      	adds	r6, #1
 8002b72:	e7f2      	b.n	8002b5a <__libc_init_array+0x1e>
 8002b74:	08002bd0 	.word	0x08002bd0
 8002b78:	08002bd0 	.word	0x08002bd0
 8002b7c:	08002bd0 	.word	0x08002bd0
 8002b80:	08002bd4 	.word	0x08002bd4

08002b84 <memset>:
 8002b84:	4603      	mov	r3, r0
 8002b86:	4402      	add	r2, r0
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d100      	bne.n	8002b8e <memset+0xa>
 8002b8c:	4770      	bx	lr
 8002b8e:	f803 1b01 	strb.w	r1, [r3], #1
 8002b92:	e7f9      	b.n	8002b88 <memset+0x4>

08002b94 <_init>:
 8002b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b96:	bf00      	nop
 8002b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b9a:	bc08      	pop	{r3}
 8002b9c:	469e      	mov	lr, r3
 8002b9e:	4770      	bx	lr

08002ba0 <_fini>:
 8002ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ba2:	bf00      	nop
 8002ba4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ba6:	bc08      	pop	{r3}
 8002ba8:	469e      	mov	lr, r3
 8002baa:	4770      	bx	lr
