module TopLevel (SW, LEDR);
 input [9:0] SW;
 output [9:0] LEDR;
 reg sum, carry;
 assign LEDR[0] = sum;
 assign LEDR[1] = carry;
 always @ (*)
  {carry,sum} = SW[0] + SW[1] + SW[2];
endmodule
