****************************************
Report : clock timing
	-type latency
	-launch
	-nworst 1
	-setup
Design : fir_top
Version: K-2015.06
Date   : Tue May  3 11:49:25 2022
****************************************

  Clock: r_clk

                                                 --- Latency ---
  Clock Pin                        Trans    Source   Network  Total
----------------------------------------------------------------------------
  my_config_fir_open_reg/CP        0.0000   0.0000   0.0000   0.0000   rp-+
----------------------------------------------------------------------------

  Clock: w_clk

                                                 --- Latency ---
  Clock Pin                        Trans    Source   Network  Total
----------------------------------------------------------------------------
  my_fifo_dual_ram_mem_reg_0__0_/CP
                                   0.0000   0.0000   0.0000   0.0000   rp-+
----------------------------------------------------------------------------

1
