benchmark,config,status,result,time_real,exit_code,time_cpu,memory
uart-37.base.cvc_p0.smt2,,ok,unsat,0.5,0,0.5,12.5
uart-37.base.cvc_p1.smt2,,ok,unsat,0.6,0,0.5,12.0
uart-37.base.cvc_p10.smt2,,ok,unsat,0.6,0,0.6,12.3
uart-37.base.cvc_p11.smt2,,ok,unsat,0.6,0,0.6,12.5
uart-37.base.cvc_p12.smt2,,ok,unsat,0.7,0,0.7,12.4
uart-37.base.cvc_p13.smt2,,ok,unsat,0.5,0,0.5,12.5
uart-37.base.cvc_p14.smt2,,ok,unsat,0.5,0,0.5,12.9
uart-37.base.cvc_p15.smt2,,ok,unsat,0.5,0,0.5,12.4
uart-37.base.cvc_p16.smt2,,ok,unsat,0.6,0,0.5,12.8
uart-37.base.cvc_p17.smt2,,ok,unsat,0.5,0,0.5,12.3
uart-37.base.cvc_p18.smt2,,ok,unsat,0.5,0,0.5,13.1
uart-37.base.cvc_p19.smt2,,ok,unsat,0.5,0,0.5,13.0
uart-37.base.cvc_p2.smt2,,ok,unsat,0.9,0,0.9,13.0
uart-37.base.cvc_p20.smt2,,ok,unsat,0.5,0,0.5,12.5
uart-37.base.cvc_p21.smt2,,ok,unsat,0.5,0,0.5,12.7
uart-37.base.cvc_p22.smt2,,ok,unsat,0.6,0,0.5,12.6
uart-37.base.cvc_p23.smt2,,ok,unsat,0.5,0,0.5,13.0
uart-37.base.cvc_p24.smt2,,ok,unsat,0.9,0,0.8,12.7
uart-37.base.cvc_p25.smt2,,ok,unsat,0.6,0,0.5,12.4
uart-37.base.cvc_p26.smt2,,ok,unsat,0.6,0,0.6,12.1
uart-37.base.cvc_p27.smt2,,ok,unsat,0.6,0,0.6,12.2
uart-37.base.cvc_p28.smt2,,ok,unsat,0.6,0,0.5,12.7
uart-37.base.cvc_p29.smt2,,ok,unsat,0.6,0,0.6,12.4
uart-37.base.cvc_p3.smt2,,ok,unsat,0.6,0,0.6,12.7
uart-37.base.cvc_p30.smt2,,ok,unsat,0.5,0,0.5,12.4
uart-37.base.cvc_p31.smt2,,ok,unsat,0.6,0,0.6,12.2
uart-37.base.cvc_p32.smt2,,ok,unsat,85.2,0,85.1,61.5
uart-37.base.cvc_p33.smt2,,ok,unsat,24.2,0,24.2,51.8
uart-37.base.cvc_p34.smt2,,ok,unsat,48.5,0,48.5,56.4
uart-37.base.cvc_p35.smt2,,ok,unsat,66.9,0,66.9,59.5
uart-37.base.cvc_p36.smt2,,ok,unsat,50.9,0,50.9,57.5
uart-37.base.cvc_p37.smt2,,ok,unsat,19.8,0,19.8,54.4
uart-37.base.cvc_p38.smt2,,ok,unsat,61.3,0,61.3,56.5
uart-37.base.cvc_p39.smt2,,ok,unsat,14.7,0,14.7,52.6
uart-37.base.cvc_p4.smt2,,ok,unsat,0.6,0,0.6,12.8
uart-37.base.cvc_p40.smt2,,ok,unsat,146.9,0,146.9,66.9
uart-37.base.cvc_p41.smt2,,ok,unsat,41.6,0,41.6,55.8
uart-37.base.cvc_p42.smt2,,ok,unsat,69.1,0,69.1,59.8
uart-37.base.cvc_p43.smt2,,ok,unsat,154.3,0,154.3,68.7
uart-37.base.cvc_p44.smt2,,ok,unsat,91.6,0,91.6,63.4
uart-37.base.cvc_p45.smt2,,ok,unsat,41.6,0,41.5,59.6
uart-37.base.cvc_p46.smt2,,ok,unsat,109.9,0,109.8,62.2
uart-37.base.cvc_p47.smt2,,ok,unsat,28.8,0,28.7,53.3
uart-37.base.cvc_p48.smt2,,ok,unsat,0.6,0,0.5,12.5
uart-37.base.cvc_p49.smt2,,ok,unsat,0.6,0,0.5,12.2
uart-37.base.cvc_p5.smt2,,ok,unsat,0.5,0,0.5,12.3
uart-37.base.cvc_p50.smt2,,ok,unsat,0.6,0,0.5,12.9
uart-37.base.cvc_p51.smt2,,ok,unsat,0.5,0,0.5,12.2
uart-37.base.cvc_p52.smt2,,ok,unsat,0.6,0,0.5,12.6
uart-37.base.cvc_p53.smt2,,ok,unsat,0.5,0,0.5,12.4
uart-37.base.cvc_p54.smt2,,ok,unsat,0.5,0,0.5,12.7
uart-37.base.cvc_p55.smt2,,ok,unsat,0.7,0,0.7,12.3
uart-37.base.cvc_p56.smt2,,ok,unsat,0.6,0,0.6,12.4
uart-37.base.cvc_p57.smt2,,ok,unsat,0.6,0,0.6,12.4
uart-37.base.cvc_p58.smt2,,ok,unsat,0.6,0,0.5,12.6
uart-37.base.cvc_p59.smt2,,ok,unsat,0.6,0,0.5,12.3
uart-37.base.cvc_p6.smt2,,ok,unsat,0.6,0,0.5,13.0
uart-37.base.cvc_p60.smt2,,ok,unsat,0.5,0,0.5,12.5
uart-37.base.cvc_p61.smt2,,ok,unsat,0.6,0,0.5,12.7
uart-37.base.cvc_p62.smt2,,ok,unsat,0.6,0,0.6,13.1
uart-37.base.cvc_p63.smt2,,ok,unsat,0.6,0,0.5,12.3
uart-37.base.cvc_p7.smt2,,ok,unsat,0.6,0,0.5,12.7
uart-37.base.cvc_p8.smt2,,ok,unsat,0.5,0,0.5,12.4
uart-37.base.cvc_p9.smt2,,ok,unsat,0.6,0,0.5,13.0
