<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: HRTIM_Timerx_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">HRTIM_Timerx_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32g474xx.html">Stm32g474xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a060da3ec26c85eb3ef64b50dcd14b91f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#a060da3ec26c85eb3ef64b50dcd14b91f">TIMxCR</a></td></tr>
<tr class="separator:a060da3ec26c85eb3ef64b50dcd14b91f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b578ebd9a6ec5da66798dc7a3453f4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#a5b578ebd9a6ec5da66798dc7a3453f4e">TIMxISR</a></td></tr>
<tr class="separator:a5b578ebd9a6ec5da66798dc7a3453f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d09f095c7632ad7ac48b348d734818f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#a6d09f095c7632ad7ac48b348d734818f">TIMxICR</a></td></tr>
<tr class="separator:a6d09f095c7632ad7ac48b348d734818f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac958e2010a06cf867e061d328458389c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#ac958e2010a06cf867e061d328458389c">TIMxDIER</a></td></tr>
<tr class="separator:ac958e2010a06cf867e061d328458389c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb89668ffdc8bd00b2382dc9532614e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#adb89668ffdc8bd00b2382dc9532614e0">CNTxR</a></td></tr>
<tr class="separator:adb89668ffdc8bd00b2382dc9532614e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a853e7ebf605585017dcd4d6df1d80f5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#a853e7ebf605585017dcd4d6df1d80f5b">PERxR</a></td></tr>
<tr class="separator:a853e7ebf605585017dcd4d6df1d80f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8c3ea512bf1f88597ee95fecbe92081"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#ae8c3ea512bf1f88597ee95fecbe92081">REPxR</a></td></tr>
<tr class="separator:ae8c3ea512bf1f88597ee95fecbe92081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7b9a6dc9a2d2065fac824231b22221"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#afe7b9a6dc9a2d2065fac824231b22221">CMP1xR</a></td></tr>
<tr class="separator:afe7b9a6dc9a2d2065fac824231b22221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d82f9a0f2cd9fe3d26ec272728810a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#a4d82f9a0f2cd9fe3d26ec272728810a5">CMP1CxR</a></td></tr>
<tr class="separator:a4d82f9a0f2cd9fe3d26ec272728810a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7cabe716f2dc9dcff3eab06a5a987bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#ab7cabe716f2dc9dcff3eab06a5a987bc">CMP2xR</a></td></tr>
<tr class="separator:ab7cabe716f2dc9dcff3eab06a5a987bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a157990ebc5f51a3c43b0d4dd317e444a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#a157990ebc5f51a3c43b0d4dd317e444a">CMP3xR</a></td></tr>
<tr class="separator:a157990ebc5f51a3c43b0d4dd317e444a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbc088e70c4b1e787e40e9b159dee87c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#adbc088e70c4b1e787e40e9b159dee87c">CMP4xR</a></td></tr>
<tr class="separator:adbc088e70c4b1e787e40e9b159dee87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee01add8751c200022c389a5ffed95f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#aee01add8751c200022c389a5ffed95f7">CPT1xR</a></td></tr>
<tr class="separator:aee01add8751c200022c389a5ffed95f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3fe904fe296dcfab94f0be9cbfee2d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#ae3fe904fe296dcfab94f0be9cbfee2d8">CPT2xR</a></td></tr>
<tr class="separator:ae3fe904fe296dcfab94f0be9cbfee2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf946a75b3ea025a50d591c0ec0fc79c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#aaf946a75b3ea025a50d591c0ec0fc79c">DTxR</a></td></tr>
<tr class="separator:aaf946a75b3ea025a50d591c0ec0fc79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c8fa17b933f3a35376fed37d21305dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#a3c8fa17b933f3a35376fed37d21305dd">SETx1R</a></td></tr>
<tr class="separator:a3c8fa17b933f3a35376fed37d21305dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91f27f126117fa3e81bbdf07af2087da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#a91f27f126117fa3e81bbdf07af2087da">RSTx1R</a></td></tr>
<tr class="separator:a91f27f126117fa3e81bbdf07af2087da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd77a782de3159644c338fb02c68738"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#a0cd77a782de3159644c338fb02c68738">SETx2R</a></td></tr>
<tr class="separator:a0cd77a782de3159644c338fb02c68738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77259ad89cc75621bae19f36f15a1f81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#a77259ad89cc75621bae19f36f15a1f81">RSTx2R</a></td></tr>
<tr class="separator:a77259ad89cc75621bae19f36f15a1f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d7607fc7fed3c39c540aa7c15f7a81e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#a7d7607fc7fed3c39c540aa7c15f7a81e">EEFxR1</a></td></tr>
<tr class="separator:a7d7607fc7fed3c39c540aa7c15f7a81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae12acf680bca5dbb90058747ae3bcc4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#ae12acf680bca5dbb90058747ae3bcc4a">EEFxR2</a></td></tr>
<tr class="separator:ae12acf680bca5dbb90058747ae3bcc4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ce5dc08111ac3b18acfc9a2c2953e38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#a2ce5dc08111ac3b18acfc9a2c2953e38">RSTxR</a></td></tr>
<tr class="separator:a2ce5dc08111ac3b18acfc9a2c2953e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0cdb8d7079d34d08019013708524ed7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#ae0cdb8d7079d34d08019013708524ed7">CHPxR</a></td></tr>
<tr class="separator:ae0cdb8d7079d34d08019013708524ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aa829c29f3d207b7f1f32470536f5b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#a8aa829c29f3d207b7f1f32470536f5b2">CPT1xCR</a></td></tr>
<tr class="separator:a8aa829c29f3d207b7f1f32470536f5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7040b06fd536d8f287546f0a0eb510d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#a7040b06fd536d8f287546f0a0eb510d6">CPT2xCR</a></td></tr>
<tr class="separator:a7040b06fd536d8f287546f0a0eb510d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2940b6ea0d39280d7cca26eb6d21360b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#a2940b6ea0d39280d7cca26eb6d21360b">OUTxR</a></td></tr>
<tr class="separator:a2940b6ea0d39280d7cca26eb6d21360b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ed3ef41c4b0e86fa0e121d7fc131fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#ab5ed3ef41c4b0e86fa0e121d7fc131fa">FLTxR</a></td></tr>
<tr class="separator:ab5ed3ef41c4b0e86fa0e121d7fc131fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d58c55e21017cef0560b506c2806a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#af2d58c55e21017cef0560b506c2806a4">TIMxCR2</a></td></tr>
<tr class="separator:af2d58c55e21017cef0560b506c2806a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ed0782bf191b0bcd7ee1f0c647840cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#a9ed0782bf191b0bcd7ee1f0c647840cd">EEFxR3</a></td></tr>
<tr class="separator:a9ed0782bf191b0bcd7ee1f0c647840cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5872ef46261e096eae509eec8bc5c3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___timerx___type_def.html#a8d5872ef46261e096eae509eec8bc5c3">RESERVED0</a> [3]</td></tr>
<tr class="separator:a8d5872ef46261e096eae509eec8bc5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="ae0cdb8d7079d34d08019013708524ed7" name="ae0cdb8d7079d34d08019013708524ed7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0cdb8d7079d34d08019013708524ed7">&#9670;&#160;</a></span>CHPxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CHPxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx Chopper register, Address offset: 0x58 </p>

</div>
</div>
<a id="a4d82f9a0f2cd9fe3d26ec272728810a5" name="a4d82f9a0f2cd9fe3d26ec272728810a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d82f9a0f2cd9fe3d26ec272728810a5">&#9670;&#160;</a></span>CMP1CxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMP1CxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx compare 1 compound register, Address offset: 0x20 <br  />
 </p>

</div>
</div>
<a id="afe7b9a6dc9a2d2065fac824231b22221" name="afe7b9a6dc9a2d2065fac824231b22221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe7b9a6dc9a2d2065fac824231b22221">&#9670;&#160;</a></span>CMP1xR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMP1xR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx compare 1 register, Address offset: 0x1C <br  />
 </p>

</div>
</div>
<a id="ab7cabe716f2dc9dcff3eab06a5a987bc" name="ab7cabe716f2dc9dcff3eab06a5a987bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7cabe716f2dc9dcff3eab06a5a987bc">&#9670;&#160;</a></span>CMP2xR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMP2xR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx compare 2 register, Address offset: 0x24 <br  />
 </p>

</div>
</div>
<a id="a157990ebc5f51a3c43b0d4dd317e444a" name="a157990ebc5f51a3c43b0d4dd317e444a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a157990ebc5f51a3c43b0d4dd317e444a">&#9670;&#160;</a></span>CMP3xR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMP3xR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx compare 3 register, Address offset: 0x28 <br  />
 </p>

</div>
</div>
<a id="adbc088e70c4b1e787e40e9b159dee87c" name="adbc088e70c4b1e787e40e9b159dee87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbc088e70c4b1e787e40e9b159dee87c">&#9670;&#160;</a></span>CMP4xR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMP4xR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx compare 4 register, Address offset: 0x2C <br  />
 </p>

</div>
</div>
<a id="adb89668ffdc8bd00b2382dc9532614e0" name="adb89668ffdc8bd00b2382dc9532614e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb89668ffdc8bd00b2382dc9532614e0">&#9670;&#160;</a></span>CNTxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNTxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx counter register, Address offset: 0x10 <br  />
 </p>

</div>
</div>
<a id="a8aa829c29f3d207b7f1f32470536f5b2" name="a8aa829c29f3d207b7f1f32470536f5b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aa829c29f3d207b7f1f32470536f5b2">&#9670;&#160;</a></span>CPT1xCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPT1xCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx Capture 1 register, Address offset: 0x5C </p>

</div>
</div>
<a id="aee01add8751c200022c389a5ffed95f7" name="aee01add8751c200022c389a5ffed95f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee01add8751c200022c389a5ffed95f7">&#9670;&#160;</a></span>CPT1xR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPT1xR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx capture 1 register, Address offset: 0x30 <br  />
 </p>

</div>
</div>
<a id="a7040b06fd536d8f287546f0a0eb510d6" name="a7040b06fd536d8f287546f0a0eb510d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7040b06fd536d8f287546f0a0eb510d6">&#9670;&#160;</a></span>CPT2xCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPT2xCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx Capture 2 register, Address offset: 0x60 </p>

</div>
</div>
<a id="ae3fe904fe296dcfab94f0be9cbfee2d8" name="ae3fe904fe296dcfab94f0be9cbfee2d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3fe904fe296dcfab94f0be9cbfee2d8">&#9670;&#160;</a></span>CPT2xR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPT2xR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx capture 2 register, Address offset: 0x34 </p>

</div>
</div>
<a id="aaf946a75b3ea025a50d591c0ec0fc79c" name="aaf946a75b3ea025a50d591c0ec0fc79c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf946a75b3ea025a50d591c0ec0fc79c">&#9670;&#160;</a></span>DTxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DTxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx dead time register, Address offset: 0x38 </p>

</div>
</div>
<a id="a7d7607fc7fed3c39c540aa7c15f7a81e" name="a7d7607fc7fed3c39c540aa7c15f7a81e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d7607fc7fed3c39c540aa7c15f7a81e">&#9670;&#160;</a></span>EEFxR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EEFxR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx external event filtering 1 register, Address offset: 0x4C </p>

</div>
</div>
<a id="ae12acf680bca5dbb90058747ae3bcc4a" name="ae12acf680bca5dbb90058747ae3bcc4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae12acf680bca5dbb90058747ae3bcc4a">&#9670;&#160;</a></span>EEFxR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EEFxR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx external event filtering 2 register, Address offset: 0x50 </p>

</div>
</div>
<a id="a9ed0782bf191b0bcd7ee1f0c647840cd" name="a9ed0782bf191b0bcd7ee1f0c647840cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ed0782bf191b0bcd7ee1f0c647840cd">&#9670;&#160;</a></span>EEFxR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EEFxR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx external event filtering 3 register, Address offset: 0x70 </p>

</div>
</div>
<a id="ab5ed3ef41c4b0e86fa0e121d7fc131fa" name="ab5ed3ef41c4b0e86fa0e121d7fc131fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5ed3ef41c4b0e86fa0e121d7fc131fa">&#9670;&#160;</a></span>FLTxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx Fault register, Address offset: 0x68 </p>

</div>
</div>
<a id="a2940b6ea0d39280d7cca26eb6d21360b" name="a2940b6ea0d39280d7cca26eb6d21360b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2940b6ea0d39280d7cca26eb6d21360b">&#9670;&#160;</a></span>OUTxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OUTxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx Output register, Address offset: 0x64 </p>

</div>
</div>
<a id="a853e7ebf605585017dcd4d6df1d80f5b" name="a853e7ebf605585017dcd4d6df1d80f5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a853e7ebf605585017dcd4d6df1d80f5b">&#9670;&#160;</a></span>PERxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PERxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx period register, Address offset: 0x14 <br  />
 </p>

</div>
</div>
<a id="ae8c3ea512bf1f88597ee95fecbe92081" name="ae8c3ea512bf1f88597ee95fecbe92081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8c3ea512bf1f88597ee95fecbe92081">&#9670;&#160;</a></span>REPxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t REPxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx repetition register, Address offset: 0x18 <br  />
 </p>

</div>
</div>
<a id="a8d5872ef46261e096eae509eec8bc5c3" name="a8d5872ef46261e096eae509eec8bc5c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d5872ef46261e096eae509eec8bc5c3">&#9670;&#160;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved, 0x74..0x7C </p>

</div>
</div>
<a id="a91f27f126117fa3e81bbdf07af2087da" name="a91f27f126117fa3e81bbdf07af2087da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91f27f126117fa3e81bbdf07af2087da">&#9670;&#160;</a></span>RSTx1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSTx1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx output 1 reset register, Address offset: 0x40 </p>

</div>
</div>
<a id="a77259ad89cc75621bae19f36f15a1f81" name="a77259ad89cc75621bae19f36f15a1f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77259ad89cc75621bae19f36f15a1f81">&#9670;&#160;</a></span>RSTx2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSTx2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx output 2 reset register, Address offset: 0x48 </p>

</div>
</div>
<a id="a2ce5dc08111ac3b18acfc9a2c2953e38" name="a2ce5dc08111ac3b18acfc9a2c2953e38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ce5dc08111ac3b18acfc9a2c2953e38">&#9670;&#160;</a></span>RSTxR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSTxR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx Reset register, Address offset: 0x54 </p>

</div>
</div>
<a id="a3c8fa17b933f3a35376fed37d21305dd" name="a3c8fa17b933f3a35376fed37d21305dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c8fa17b933f3a35376fed37d21305dd">&#9670;&#160;</a></span>SETx1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SETx1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx output 1 set register, Address offset: 0x3C </p>

</div>
</div>
<a id="a0cd77a782de3159644c338fb02c68738" name="a0cd77a782de3159644c338fb02c68738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cd77a782de3159644c338fb02c68738">&#9670;&#160;</a></span>SETx2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SETx2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx output 2 set register, Address offset: 0x44 </p>

</div>
</div>
<a id="a060da3ec26c85eb3ef64b50dcd14b91f" name="a060da3ec26c85eb3ef64b50dcd14b91f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a060da3ec26c85eb3ef64b50dcd14b91f">&#9670;&#160;</a></span>TIMxCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMxCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx control register, Address offset: 0x00 <br  />
 </p>

</div>
</div>
<a id="af2d58c55e21017cef0560b506c2806a4" name="af2d58c55e21017cef0560b506c2806a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2d58c55e21017cef0560b506c2806a4">&#9670;&#160;</a></span>TIMxCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMxCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx Control register 2, Address offset: 0x6C </p>

</div>
</div>
<a id="ac958e2010a06cf867e061d328458389c" name="ac958e2010a06cf867e061d328458389c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac958e2010a06cf867e061d328458389c">&#9670;&#160;</a></span>TIMxDIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMxDIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx DMA/interrupt enable register, Address offset: 0x0C <br  />
 </p>

</div>
</div>
<a id="a6d09f095c7632ad7ac48b348d734818f" name="a6d09f095c7632ad7ac48b348d734818f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d09f095c7632ad7ac48b348d734818f">&#9670;&#160;</a></span>TIMxICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMxICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx interrupt clear register, Address offset: 0x08 <br  />
 </p>

</div>
</div>
<a id="a5b578ebd9a6ec5da66798dc7a3453f4e" name="a5b578ebd9a6ec5da66798dc7a3453f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b578ebd9a6ec5da66798dc7a3453f4e">&#9670;&#160;</a></span>TIMxISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMxISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HRTIM Timerx interrupt status register, Address offset: 0x04 <br  />
 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Drivers/CMSIS/Device/ST/STM32G4xx/Include/<a class="el" href="stm32g474xx_8h_source.html">stm32g474xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
