ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f103xx_CMSIS.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	__NVIC_EnableIRQ:
  24              	.LFB46:
  25              		.file 1 "Drivers/CMSIS/core_cm3.h"
   1:Drivers/CMSIS/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/core_cm3.h **** /*
   8:Drivers/CMSIS/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/core_cm3.h ****  *
  10:Drivers/CMSIS/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/core_cm3.h ****  *
  12:Drivers/CMSIS/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/core_cm3.h ****  *
  16:Drivers/CMSIS/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/core_cm3.h ****  *
  18:Drivers/CMSIS/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/core_cm3.h ****  */
  24:Drivers/CMSIS/core_cm3.h **** 
  25:Drivers/CMSIS/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/core_cm3.h **** #endif
  30:Drivers/CMSIS/core_cm3.h **** 
  31:Drivers/CMSIS/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:Drivers/CMSIS/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 2


  34:Drivers/CMSIS/core_cm3.h **** #include <stdint.h>
  35:Drivers/CMSIS/core_cm3.h **** 
  36:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/core_cm3.h **** #endif
  39:Drivers/CMSIS/core_cm3.h **** 
  40:Drivers/CMSIS/core_cm3.h **** /**
  41:Drivers/CMSIS/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/core_cm3.h **** 
  44:Drivers/CMSIS/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/core_cm3.h **** 
  47:Drivers/CMSIS/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/core_cm3.h **** 
  50:Drivers/CMSIS/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/core_cm3.h ****  */
  53:Drivers/CMSIS/core_cm3.h **** 
  54:Drivers/CMSIS/core_cm3.h **** 
  55:Drivers/CMSIS/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/core_cm3.h **** /**
  59:Drivers/CMSIS/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/core_cm3.h ****   @{
  61:Drivers/CMSIS/core_cm3.h ****  */
  62:Drivers/CMSIS/core_cm3.h **** 
  63:Drivers/CMSIS/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/core_cm3.h **** 
  65:Drivers/CMSIS/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/core_cm3.h **** 
  71:Drivers/CMSIS/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/core_cm3.h **** 
  73:Drivers/CMSIS/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/core_cm3.h **** */
  76:Drivers/CMSIS/core_cm3.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/core_cm3.h **** 
  78:Drivers/CMSIS/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/core_cm3.h ****   #endif
  82:Drivers/CMSIS/core_cm3.h **** 
  83:Drivers/CMSIS/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/core_cm3.h ****   #endif
  87:Drivers/CMSIS/core_cm3.h **** 
  88:Drivers/CMSIS/core_cm3.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 3


  91:Drivers/CMSIS/core_cm3.h ****   #endif
  92:Drivers/CMSIS/core_cm3.h **** 
  93:Drivers/CMSIS/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/core_cm3.h ****   #endif
  97:Drivers/CMSIS/core_cm3.h **** 
  98:Drivers/CMSIS/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/core_cm3.h ****   #endif
 102:Drivers/CMSIS/core_cm3.h **** 
 103:Drivers/CMSIS/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/core_cm3.h ****   #endif
 107:Drivers/CMSIS/core_cm3.h **** 
 108:Drivers/CMSIS/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/core_cm3.h ****   #endif
 112:Drivers/CMSIS/core_cm3.h **** 
 113:Drivers/CMSIS/core_cm3.h **** #endif
 114:Drivers/CMSIS/core_cm3.h **** 
 115:Drivers/CMSIS/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/core_cm3.h **** 
 117:Drivers/CMSIS/core_cm3.h **** 
 118:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/core_cm3.h **** }
 120:Drivers/CMSIS/core_cm3.h **** #endif
 121:Drivers/CMSIS/core_cm3.h **** 
 122:Drivers/CMSIS/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/core_cm3.h **** 
 124:Drivers/CMSIS/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/core_cm3.h **** 
 126:Drivers/CMSIS/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/core_cm3.h **** 
 129:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/core_cm3.h **** #endif
 132:Drivers/CMSIS/core_cm3.h **** 
 133:Drivers/CMSIS/core_cm3.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/core_cm3.h ****   #endif
 139:Drivers/CMSIS/core_cm3.h **** 
 140:Drivers/CMSIS/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/core_cm3.h ****   #endif
 144:Drivers/CMSIS/core_cm3.h **** 
 145:Drivers/CMSIS/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 146:Drivers/CMSIS/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:Drivers/CMSIS/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 4


 148:Drivers/CMSIS/core_cm3.h ****   #endif
 149:Drivers/CMSIS/core_cm3.h **** 
 150:Drivers/CMSIS/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/core_cm3.h ****   #endif
 154:Drivers/CMSIS/core_cm3.h **** #endif
 155:Drivers/CMSIS/core_cm3.h **** 
 156:Drivers/CMSIS/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/core_cm3.h **** /**
 158:Drivers/CMSIS/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/core_cm3.h **** 
 160:Drivers/CMSIS/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/core_cm3.h **** */
 164:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
 165:Drivers/CMSIS/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/core_cm3.h **** #else
 167:Drivers/CMSIS/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/core_cm3.h **** #endif
 169:Drivers/CMSIS/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/core_cm3.h **** 
 172:Drivers/CMSIS/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Drivers/CMSIS/core_cm3.h **** 
 177:Drivers/CMSIS/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/core_cm3.h **** 
 179:Drivers/CMSIS/core_cm3.h **** 
 180:Drivers/CMSIS/core_cm3.h **** 
 181:Drivers/CMSIS/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/core_cm3.h ****   - Core NVIC Register
 186:Drivers/CMSIS/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
 191:Drivers/CMSIS/core_cm3.h **** /**
 192:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/core_cm3.h **** */
 195:Drivers/CMSIS/core_cm3.h **** 
 196:Drivers/CMSIS/core_cm3.h **** /**
 197:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/core_cm3.h ****   @{
 201:Drivers/CMSIS/core_cm3.h ****  */
 202:Drivers/CMSIS/core_cm3.h **** 
 203:Drivers/CMSIS/core_cm3.h **** /**
 204:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 5


 205:Drivers/CMSIS/core_cm3.h ****  */
 206:Drivers/CMSIS/core_cm3.h **** typedef union
 207:Drivers/CMSIS/core_cm3.h **** {
 208:Drivers/CMSIS/core_cm3.h ****   struct
 209:Drivers/CMSIS/core_cm3.h ****   {
 210:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/core_cm3.h **** 
 220:Drivers/CMSIS/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:Drivers/CMSIS/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/core_cm3.h **** 
 224:Drivers/CMSIS/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/core_cm3.h **** 
 227:Drivers/CMSIS/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/core_cm3.h **** 
 230:Drivers/CMSIS/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/core_cm3.h **** 
 233:Drivers/CMSIS/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/core_cm3.h **** 
 236:Drivers/CMSIS/core_cm3.h **** 
 237:Drivers/CMSIS/core_cm3.h **** /**
 238:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/core_cm3.h ****  */
 240:Drivers/CMSIS/core_cm3.h **** typedef union
 241:Drivers/CMSIS/core_cm3.h **** {
 242:Drivers/CMSIS/core_cm3.h ****   struct
 243:Drivers/CMSIS/core_cm3.h ****   {
 244:Drivers/CMSIS/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/core_cm3.h **** } IPSR_Type;
 249:Drivers/CMSIS/core_cm3.h **** 
 250:Drivers/CMSIS/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/core_cm3.h **** 
 254:Drivers/CMSIS/core_cm3.h **** 
 255:Drivers/CMSIS/core_cm3.h **** /**
 256:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/core_cm3.h ****  */
 258:Drivers/CMSIS/core_cm3.h **** typedef union
 259:Drivers/CMSIS/core_cm3.h **** {
 260:Drivers/CMSIS/core_cm3.h ****   struct
 261:Drivers/CMSIS/core_cm3.h ****   {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 6


 262:Drivers/CMSIS/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/core_cm3.h **** 
 277:Drivers/CMSIS/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:Drivers/CMSIS/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/core_cm3.h **** 
 281:Drivers/CMSIS/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/core_cm3.h **** 
 284:Drivers/CMSIS/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/core_cm3.h **** 
 287:Drivers/CMSIS/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/core_cm3.h **** 
 290:Drivers/CMSIS/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/core_cm3.h **** 
 293:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/core_cm3.h **** 
 296:Drivers/CMSIS/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/core_cm3.h **** 
 299:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/core_cm3.h **** 
 302:Drivers/CMSIS/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/core_cm3.h **** 
 305:Drivers/CMSIS/core_cm3.h **** 
 306:Drivers/CMSIS/core_cm3.h **** /**
 307:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/core_cm3.h ****  */
 309:Drivers/CMSIS/core_cm3.h **** typedef union
 310:Drivers/CMSIS/core_cm3.h **** {
 311:Drivers/CMSIS/core_cm3.h ****   struct
 312:Drivers/CMSIS/core_cm3.h ****   {
 313:Drivers/CMSIS/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 317:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:Drivers/CMSIS/core_cm3.h **** } CONTROL_Type;
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 7


 319:Drivers/CMSIS/core_cm3.h **** 
 320:Drivers/CMSIS/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/core_cm3.h **** 
 324:Drivers/CMSIS/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/core_cm3.h **** 
 327:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/core_cm3.h **** 
 329:Drivers/CMSIS/core_cm3.h **** 
 330:Drivers/CMSIS/core_cm3.h **** /**
 331:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/core_cm3.h ****   @{
 335:Drivers/CMSIS/core_cm3.h ****  */
 336:Drivers/CMSIS/core_cm3.h **** 
 337:Drivers/CMSIS/core_cm3.h **** /**
 338:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/core_cm3.h ****  */
 340:Drivers/CMSIS/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/core_cm3.h **** {
 342:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/core_cm3.h **** 
 357:Drivers/CMSIS/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/core_cm3.h **** 
 361:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Drivers/CMSIS/core_cm3.h **** 
 363:Drivers/CMSIS/core_cm3.h **** 
 364:Drivers/CMSIS/core_cm3.h **** /**
 365:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Drivers/CMSIS/core_cm3.h ****   @{
 369:Drivers/CMSIS/core_cm3.h ****  */
 370:Drivers/CMSIS/core_cm3.h **** 
 371:Drivers/CMSIS/core_cm3.h **** /**
 372:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/core_cm3.h ****  */
 374:Drivers/CMSIS/core_cm3.h **** typedef struct
 375:Drivers/CMSIS/core_cm3.h **** {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 8


 376:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/core_cm3.h **** 
 399:Drivers/CMSIS/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/core_cm3.h **** 
 403:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/core_cm3.h **** 
 406:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/core_cm3.h **** 
 409:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/core_cm3.h **** 
 412:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Drivers/CMSIS/core_cm3.h **** 
 415:Drivers/CMSIS/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/core_cm3.h **** 
 419:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/core_cm3.h **** 
 422:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/core_cm3.h **** 
 425:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/core_cm3.h **** 
 428:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/core_cm3.h **** 
 431:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 9


 433:Drivers/CMSIS/core_cm3.h **** 
 434:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/core_cm3.h **** 
 437:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/core_cm3.h **** 
 440:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/core_cm3.h **** 
 443:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/core_cm3.h **** 
 446:Drivers/CMSIS/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:Drivers/CMSIS/core_cm3.h **** 
 451:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/core_cm3.h **** #else
 454:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/core_cm3.h **** #endif
 457:Drivers/CMSIS/core_cm3.h **** 
 458:Drivers/CMSIS/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Drivers/CMSIS/core_cm3.h **** 
 462:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/core_cm3.h **** 
 465:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/core_cm3.h **** 
 468:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/core_cm3.h **** 
 471:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/core_cm3.h **** 
 474:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Drivers/CMSIS/core_cm3.h **** 
 477:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/core_cm3.h **** 
 480:Drivers/CMSIS/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/core_cm3.h **** 
 484:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/core_cm3.h **** 
 487:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 488:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 10


 490:Drivers/CMSIS/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/core_cm3.h **** 
 494:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/core_cm3.h **** 
 497:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/core_cm3.h **** 
 500:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/core_cm3.h **** 
 503:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/core_cm3.h **** 
 506:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/core_cm3.h **** 
 509:Drivers/CMSIS/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/core_cm3.h **** 
 513:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/core_cm3.h **** 
 516:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Drivers/CMSIS/core_cm3.h **** 
 519:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/core_cm3.h **** 
 522:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/core_cm3.h **** 
 525:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/core_cm3.h **** 
 528:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/core_cm3.h **** 
 531:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Drivers/CMSIS/core_cm3.h **** 
 534:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/core_cm3.h **** 
 537:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Drivers/CMSIS/core_cm3.h **** 
 540:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/core_cm3.h **** 
 543:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 545:Drivers/CMSIS/core_cm3.h **** 
 546:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 11


 547:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Drivers/CMSIS/core_cm3.h **** 
 549:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/core_cm3.h **** 
 552:Drivers/CMSIS/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/core_cm3.h **** 
 556:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/core_cm3.h **** 
 559:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/core_cm3.h **** 
 562:Drivers/CMSIS/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/core_cm3.h **** 
 566:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/core_cm3.h **** 
 569:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/core_cm3.h **** 
 572:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/core_cm3.h **** 
 575:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/core_cm3.h **** 
 578:Drivers/CMSIS/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/core_cm3.h **** 
 582:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/core_cm3.h **** 
 585:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/core_cm3.h **** 
 588:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Drivers/CMSIS/core_cm3.h **** 
 591:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/core_cm3.h **** 
 594:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Drivers/CMSIS/core_cm3.h **** 
 597:Drivers/CMSIS/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/core_cm3.h **** 
 601:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 602:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 12


 604:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/core_cm3.h **** 
 607:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/core_cm3.h **** 
 610:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/core_cm3.h **** 
 613:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/core_cm3.h **** 
 616:Drivers/CMSIS/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/core_cm3.h **** 
 620:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/core_cm3.h **** 
 623:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/core_cm3.h **** 
 626:Drivers/CMSIS/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/core_cm3.h **** 
 630:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Drivers/CMSIS/core_cm3.h **** 
 633:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/core_cm3.h **** 
 636:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/core_cm3.h **** 
 639:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/core_cm3.h **** 
 642:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/core_cm3.h **** 
 644:Drivers/CMSIS/core_cm3.h **** 
 645:Drivers/CMSIS/core_cm3.h **** /**
 646:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/core_cm3.h ****   @{
 650:Drivers/CMSIS/core_cm3.h ****  */
 651:Drivers/CMSIS/core_cm3.h **** 
 652:Drivers/CMSIS/core_cm3.h **** /**
 653:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/core_cm3.h ****  */
 655:Drivers/CMSIS/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/core_cm3.h **** {
 657:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 659:Drivers/CMSIS/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 13


 661:Drivers/CMSIS/core_cm3.h **** #else
 662:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/core_cm3.h **** #endif
 664:Drivers/CMSIS/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/core_cm3.h **** 
 666:Drivers/CMSIS/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/core_cm3.h **** 
 670:Drivers/CMSIS/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/core_cm3.h **** 
 672:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/core_cm3.h **** 
 675:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/core_cm3.h **** 
 678:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/core_cm3.h **** 
 681:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/core_cm3.h **** 
 683:Drivers/CMSIS/core_cm3.h **** 
 684:Drivers/CMSIS/core_cm3.h **** /**
 685:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/core_cm3.h ****   @{
 689:Drivers/CMSIS/core_cm3.h ****  */
 690:Drivers/CMSIS/core_cm3.h **** 
 691:Drivers/CMSIS/core_cm3.h **** /**
 692:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/core_cm3.h ****  */
 694:Drivers/CMSIS/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/core_cm3.h **** {
 696:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/core_cm3.h **** 
 702:Drivers/CMSIS/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:Drivers/CMSIS/core_cm3.h **** 
 706:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/core_cm3.h **** 
 709:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/core_cm3.h **** 
 712:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/core_cm3.h **** 
 715:Drivers/CMSIS/core_cm3.h **** /* SysTick Reload Register Definitions */
 716:Drivers/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:Drivers/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 14


 718:Drivers/CMSIS/core_cm3.h **** 
 719:Drivers/CMSIS/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/core_cm3.h **** 
 723:Drivers/CMSIS/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/core_cm3.h **** 
 727:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/core_cm3.h **** 
 730:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/core_cm3.h **** 
 733:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/core_cm3.h **** 
 735:Drivers/CMSIS/core_cm3.h **** 
 736:Drivers/CMSIS/core_cm3.h **** /**
 737:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/core_cm3.h ****   @{
 741:Drivers/CMSIS/core_cm3.h ****  */
 742:Drivers/CMSIS/core_cm3.h **** 
 743:Drivers/CMSIS/core_cm3.h **** /**
 744:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/core_cm3.h ****  */
 746:Drivers/CMSIS/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/core_cm3.h **** {
 748:Drivers/CMSIS/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/core_cm3.h ****   {
 750:Drivers/CMSIS/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 773:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 15


 775:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/core_cm3.h **** 
 782:Drivers/CMSIS/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/core_cm3.h **** 
 786:Drivers/CMSIS/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/core_cm3.h **** 
 790:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:Drivers/CMSIS/core_cm3.h **** 
 793:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/core_cm3.h **** 
 796:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/core_cm3.h **** 
 799:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/core_cm3.h **** 
 802:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/core_cm3.h **** 
 805:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/core_cm3.h **** 
 808:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/core_cm3.h **** 
 811:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Drivers/CMSIS/core_cm3.h **** 
 814:Drivers/CMSIS/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/core_cm3.h **** 
 818:Drivers/CMSIS/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:Drivers/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/core_cm3.h **** 
 822:Drivers/CMSIS/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Drivers/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/core_cm3.h **** 
 826:Drivers/CMSIS/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/core_cm3.h **** 
 830:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 16


 832:Drivers/CMSIS/core_cm3.h **** 
 833:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/core_cm3.h **** 
 836:Drivers/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/core_cm3.h **** 
 838:Drivers/CMSIS/core_cm3.h **** 
 839:Drivers/CMSIS/core_cm3.h **** /**
 840:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/core_cm3.h ****   @{
 844:Drivers/CMSIS/core_cm3.h ****  */
 845:Drivers/CMSIS/core_cm3.h **** 
 846:Drivers/CMSIS/core_cm3.h **** /**
 847:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/core_cm3.h ****  */
 849:Drivers/CMSIS/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/core_cm3.h **** {
 851:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/core_cm3.h **** } DWT_Type;
 875:Drivers/CMSIS/core_cm3.h **** 
 876:Drivers/CMSIS/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/core_cm3.h **** 
 880:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/core_cm3.h **** 
 883:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/core_cm3.h **** 
 886:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 887:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 17


 889:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/core_cm3.h **** 
 892:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/core_cm3.h **** 
 895:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/core_cm3.h **** 
 898:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/core_cm3.h **** 
 901:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/core_cm3.h **** 
 904:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:Drivers/CMSIS/core_cm3.h **** 
 907:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/core_cm3.h **** 
 910:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/core_cm3.h **** 
 913:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/core_cm3.h **** 
 916:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/core_cm3.h **** 
 919:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/core_cm3.h **** 
 922:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/core_cm3.h **** 
 925:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Drivers/CMSIS/core_cm3.h **** 
 928:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/core_cm3.h **** 
 931:Drivers/CMSIS/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Drivers/CMSIS/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:Drivers/CMSIS/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/core_cm3.h **** 
 935:Drivers/CMSIS/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Drivers/CMSIS/core_cm3.h **** 
 939:Drivers/CMSIS/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/core_cm3.h **** 
 943:Drivers/CMSIS/core_cm3.h **** /* DWT LSU Count Register Definitions */
 944:Drivers/CMSIS/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:Drivers/CMSIS/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 18


 946:Drivers/CMSIS/core_cm3.h **** 
 947:Drivers/CMSIS/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/core_cm3.h **** 
 951:Drivers/CMSIS/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/core_cm3.h **** 
 955:Drivers/CMSIS/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/core_cm3.h **** 
 959:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/core_cm3.h **** 
 962:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/core_cm3.h **** 
 965:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/core_cm3.h **** 
 968:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/core_cm3.h **** 
 971:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/core_cm3.h **** 
 974:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/core_cm3.h **** 
 977:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/core_cm3.h **** 
 980:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/core_cm3.h **** 
 983:Drivers/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Drivers/CMSIS/core_cm3.h **** 
 985:Drivers/CMSIS/core_cm3.h **** 
 986:Drivers/CMSIS/core_cm3.h **** /**
 987:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:Drivers/CMSIS/core_cm3.h ****   @{
 991:Drivers/CMSIS/core_cm3.h ****  */
 992:Drivers/CMSIS/core_cm3.h **** 
 993:Drivers/CMSIS/core_cm3.h **** /**
 994:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Drivers/CMSIS/core_cm3.h ****  */
 996:Drivers/CMSIS/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/core_cm3.h **** {
 998:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[2U];
1001:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[55U];
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 19


1003:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/core_cm3.h **** 
1024:Drivers/CMSIS/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/core_cm3.h **** 
1028:Drivers/CMSIS/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Drivers/CMSIS/core_cm3.h **** 
1032:Drivers/CMSIS/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/core_cm3.h **** 
1036:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/core_cm3.h **** 
1039:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/core_cm3.h **** 
1042:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/core_cm3.h **** 
1045:Drivers/CMSIS/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/core_cm3.h **** 
1049:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/core_cm3.h **** 
1052:Drivers/CMSIS/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/core_cm3.h **** 
1056:Drivers/CMSIS/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1058:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 20


1060:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/core_cm3.h **** 
1063:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/core_cm3.h **** 
1066:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/core_cm3.h **** 
1069:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/core_cm3.h **** 
1072:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/core_cm3.h **** 
1075:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:Drivers/CMSIS/core_cm3.h **** 
1078:Drivers/CMSIS/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/core_cm3.h **** 
1082:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/core_cm3.h **** 
1085:Drivers/CMSIS/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/core_cm3.h **** 
1089:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/core_cm3.h **** 
1092:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/core_cm3.h **** 
1095:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/core_cm3.h **** 
1098:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/core_cm3.h **** 
1101:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/core_cm3.h **** 
1104:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/core_cm3.h **** 
1107:Drivers/CMSIS/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/core_cm3.h **** 
1111:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/core_cm3.h **** 
1114:Drivers/CMSIS/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1115:Drivers/CMSIS/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:Drivers/CMSIS/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 21


1117:Drivers/CMSIS/core_cm3.h **** 
1118:Drivers/CMSIS/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/core_cm3.h **** 
1122:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/core_cm3.h **** 
1125:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/core_cm3.h **** 
1128:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/core_cm3.h **** 
1131:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/core_cm3.h **** 
1134:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/core_cm3.h **** 
1137:Drivers/CMSIS/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/core_cm3.h **** 
1141:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/core_cm3.h **** 
1144:Drivers/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Drivers/CMSIS/core_cm3.h **** 
1146:Drivers/CMSIS/core_cm3.h **** 
1147:Drivers/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/core_cm3.h **** /**
1149:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/core_cm3.h ****   @{
1153:Drivers/CMSIS/core_cm3.h ****  */
1154:Drivers/CMSIS/core_cm3.h **** 
1155:Drivers/CMSIS/core_cm3.h **** /**
1156:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/core_cm3.h ****  */
1158:Drivers/CMSIS/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/core_cm3.h **** {
1160:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/core_cm3.h **** } MPU_Type;
1172:Drivers/CMSIS/core_cm3.h **** 
1173:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 22


1174:Drivers/CMSIS/core_cm3.h **** 
1175:Drivers/CMSIS/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/core_cm3.h **** 
1179:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/core_cm3.h **** 
1182:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/core_cm3.h **** 
1185:Drivers/CMSIS/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/core_cm3.h **** 
1189:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:Drivers/CMSIS/core_cm3.h **** 
1192:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/core_cm3.h **** 
1195:Drivers/CMSIS/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/core_cm3.h **** 
1199:Drivers/CMSIS/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Drivers/CMSIS/core_cm3.h **** 
1203:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/core_cm3.h **** 
1206:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/core_cm3.h **** 
1209:Drivers/CMSIS/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Drivers/CMSIS/core_cm3.h **** 
1213:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/core_cm3.h **** 
1216:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:Drivers/CMSIS/core_cm3.h **** 
1219:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/core_cm3.h **** 
1222:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/core_cm3.h **** 
1225:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/core_cm3.h **** 
1228:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1229:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 23


1231:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/core_cm3.h **** 
1234:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/core_cm3.h **** 
1237:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/core_cm3.h **** 
1240:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/core_cm3.h **** #endif
1242:Drivers/CMSIS/core_cm3.h **** 
1243:Drivers/CMSIS/core_cm3.h **** 
1244:Drivers/CMSIS/core_cm3.h **** /**
1245:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:Drivers/CMSIS/core_cm3.h ****   @{
1249:Drivers/CMSIS/core_cm3.h ****  */
1250:Drivers/CMSIS/core_cm3.h **** 
1251:Drivers/CMSIS/core_cm3.h **** /**
1252:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/core_cm3.h ****  */
1254:Drivers/CMSIS/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/core_cm3.h **** {
1256:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/core_cm3.h **** 
1262:Drivers/CMSIS/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/core_cm3.h **** 
1266:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/core_cm3.h **** 
1269:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/core_cm3.h **** 
1272:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Drivers/CMSIS/core_cm3.h **** 
1275:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/core_cm3.h **** 
1278:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Drivers/CMSIS/core_cm3.h **** 
1281:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/core_cm3.h **** 
1284:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1286:Drivers/CMSIS/core_cm3.h **** 
1287:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 24


1288:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Drivers/CMSIS/core_cm3.h **** 
1290:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/core_cm3.h **** 
1293:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/core_cm3.h **** 
1296:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/core_cm3.h **** 
1299:Drivers/CMSIS/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/core_cm3.h **** 
1303:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:Drivers/CMSIS/core_cm3.h **** 
1306:Drivers/CMSIS/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/core_cm3.h **** 
1310:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/core_cm3.h **** 
1313:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/core_cm3.h **** 
1316:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/core_cm3.h **** 
1319:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/core_cm3.h **** 
1322:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/core_cm3.h **** 
1325:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/core_cm3.h **** 
1328:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/core_cm3.h **** 
1331:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/core_cm3.h **** 
1334:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/core_cm3.h **** 
1337:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/core_cm3.h **** 
1340:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/core_cm3.h **** 
1343:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 25


1345:Drivers/CMSIS/core_cm3.h **** 
1346:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/core_cm3.h **** 
1348:Drivers/CMSIS/core_cm3.h **** 
1349:Drivers/CMSIS/core_cm3.h **** /**
1350:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/core_cm3.h ****   @{
1354:Drivers/CMSIS/core_cm3.h ****  */
1355:Drivers/CMSIS/core_cm3.h **** 
1356:Drivers/CMSIS/core_cm3.h **** /**
1357:Drivers/CMSIS/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/core_cm3.h **** */
1362:Drivers/CMSIS/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/core_cm3.h **** 
1364:Drivers/CMSIS/core_cm3.h **** /**
1365:Drivers/CMSIS/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/core_cm3.h **** */
1370:Drivers/CMSIS/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/core_cm3.h **** 
1372:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Drivers/CMSIS/core_cm3.h **** 
1374:Drivers/CMSIS/core_cm3.h **** 
1375:Drivers/CMSIS/core_cm3.h **** /**
1376:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/core_cm3.h ****   @{
1380:Drivers/CMSIS/core_cm3.h ****  */
1381:Drivers/CMSIS/core_cm3.h **** 
1382:Drivers/CMSIS/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Drivers/CMSIS/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Drivers/CMSIS/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:Drivers/CMSIS/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/core_cm3.h **** 
1392:Drivers/CMSIS/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Drivers/CMSIS/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1400:Drivers/CMSIS/core_cm3.h **** 
1401:Drivers/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 26


1402:Drivers/CMSIS/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Drivers/CMSIS/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/core_cm3.h **** #endif
1405:Drivers/CMSIS/core_cm3.h **** 
1406:Drivers/CMSIS/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/core_cm3.h **** 
1408:Drivers/CMSIS/core_cm3.h **** 
1409:Drivers/CMSIS/core_cm3.h **** 
1410:Drivers/CMSIS/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/core_cm3.h **** /**
1419:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/core_cm3.h **** */
1421:Drivers/CMSIS/core_cm3.h **** 
1422:Drivers/CMSIS/core_cm3.h **** 
1423:Drivers/CMSIS/core_cm3.h **** 
1424:Drivers/CMSIS/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/core_cm3.h **** /**
1426:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/core_cm3.h ****   @{
1430:Drivers/CMSIS/core_cm3.h ****  */
1431:Drivers/CMSIS/core_cm3.h **** 
1432:Drivers/CMSIS/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/core_cm3.h ****   #endif
1436:Drivers/CMSIS/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/core_cm3.h **** #else
1438:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Drivers/CMSIS/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Drivers/CMSIS/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Drivers/CMSIS/core_cm3.h **** 
1452:Drivers/CMSIS/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/core_cm3.h ****   #endif
1456:Drivers/CMSIS/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1457:Drivers/CMSIS/core_cm3.h **** #else
1458:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 27


1459:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Drivers/CMSIS/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/core_cm3.h **** 
1462:Drivers/CMSIS/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/core_cm3.h **** 
1464:Drivers/CMSIS/core_cm3.h **** 
1465:Drivers/CMSIS/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/core_cm3.h **** 
1470:Drivers/CMSIS/core_cm3.h **** 
1471:Drivers/CMSIS/core_cm3.h **** /**
1472:Drivers/CMSIS/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/core_cm3.h ****            Only values from 0..7 are used.
1476:Drivers/CMSIS/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/core_cm3.h ****  */
1480:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Drivers/CMSIS/core_cm3.h **** {
1482:Drivers/CMSIS/core_cm3.h ****   uint32_t reg_value;
1483:Drivers/CMSIS/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:Drivers/CMSIS/core_cm3.h **** 
1485:Drivers/CMSIS/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Drivers/CMSIS/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Drivers/CMSIS/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Drivers/CMSIS/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Drivers/CMSIS/core_cm3.h **** }
1492:Drivers/CMSIS/core_cm3.h **** 
1493:Drivers/CMSIS/core_cm3.h **** 
1494:Drivers/CMSIS/core_cm3.h **** /**
1495:Drivers/CMSIS/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Drivers/CMSIS/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/core_cm3.h ****  */
1499:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Drivers/CMSIS/core_cm3.h **** {
1501:Drivers/CMSIS/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:Drivers/CMSIS/core_cm3.h **** }
1503:Drivers/CMSIS/core_cm3.h **** 
1504:Drivers/CMSIS/core_cm3.h **** 
1505:Drivers/CMSIS/core_cm3.h **** /**
1506:Drivers/CMSIS/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Drivers/CMSIS/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/core_cm3.h ****  */
1511:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/core_cm3.h **** {
  26              		.loc 1 1512 1
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 28


  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 83B0     		sub	sp, sp, #12
  35              		.cfi_def_cfa_offset 16
  36 0004 00AF     		add	r7, sp, #0
  37              		.cfi_def_cfa_register 7
  38 0006 0346     		mov	r3, r0
  39 0008 FB71     		strb	r3, [r7, #7]
1513:Drivers/CMSIS/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
  40              		.loc 1 1513 6
  41 000a 97F90730 		ldrsb	r3, [r7, #7]
  42 000e 002B     		cmp	r3, #0
  43 0010 0BDB     		blt	.L3
1514:Drivers/CMSIS/core_cm3.h ****   {
1515:Drivers/CMSIS/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  44              		.loc 1 1515 81
  45 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  46 0014 03F01F02 		and	r2, r3, #31
  47              		.loc 1 1515 9
  48 0018 0649     		ldr	r1, .L4
  49              		.loc 1 1515 18
  50 001a 97F90730 		ldrsb	r3, [r7, #7]
  51              		.loc 1 1515 34
  52 001e 5B09     		lsrs	r3, r3, #5
  53              		.loc 1 1515 45
  54 0020 0120     		movs	r0, #1
  55 0022 00FA02F2 		lsl	r2, r0, r2
  56              		.loc 1 1515 43
  57 0026 41F82320 		str	r2, [r1, r3, lsl #2]
  58              	.L3:
1516:Drivers/CMSIS/core_cm3.h ****   }
1517:Drivers/CMSIS/core_cm3.h **** }
  59              		.loc 1 1517 1
  60 002a 00BF     		nop
  61 002c 0C37     		adds	r7, r7, #12
  62              		.cfi_def_cfa_offset 4
  63 002e BD46     		mov	sp, r7
  64              		.cfi_def_cfa_register 13
  65              		@ sp needed
  66 0030 80BC     		pop	{r7}
  67              		.cfi_restore 7
  68              		.cfi_def_cfa_offset 0
  69 0032 7047     		bx	lr
  70              	.L5:
  71              		.align	2
  72              	.L4:
  73 0034 00E100E0 		.word	-536813312
  74              		.cfi_endproc
  75              	.LFE46:
  77              		.section	.text.CMSIS_Debug_init,"ax",%progbits
  78              		.align	1
  79              		.global	CMSIS_Debug_init
  80              		.syntax unified
  81              		.thumb
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 29


  82              		.thumb_func
  84              	CMSIS_Debug_init:
  85              	.LFB65:
  86              		.file 2 "Core/Src/stm32f103xx_CMSIS.c"
   1:Core/Src/stm32f103xx_CMSIS.c **** /**
   2:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
   3:Core/Src/stm32f103xx_CMSIS.c ****  *  @file stm32f103xx_CMSIS.c
   4:Core/Src/stm32f103xx_CMSIS.c ****  *  @brief CMSIS    STM32F103C8T6
   5:Core/Src/stm32f103xx_CMSIS.c ****  *  @author  
   6:Core/Src/stm32f103xx_CMSIS.c ****  *  @date 17.07.2022
   7:Core/Src/stm32f103xx_CMSIS.c ****  *
   8:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
   9:Core/Src/stm32f103xx_CMSIS.c ****  * @attention
  10:Core/Src/stm32f103xx_CMSIS.c ****  *
  11:Core/Src/stm32f103xx_CMSIS.c ****  *       CMSIS 
  12:Core/Src/stm32f103xx_CMSIS.c ****  *   STM32F103C8T6
  13:Core/Src/stm32f103xx_CMSIS.c ****  *
  14:Core/Src/stm32f103xx_CMSIS.c ****  *  YouTube: https://www.youtube.com/channel/UCzZKTNVpcMSALU57G1THoVw
  15:Core/Src/stm32f103xx_CMSIS.c ****  *  GitHub: https://github.com/Solderingironspb/Lessons-Stm32/blob/master/README.md
  16:Core/Src/stm32f103xx_CMSIS.c ****  *   : https://vk.com/solderingiron.stm32
  17:Core/Src/stm32f103xx_CMSIS.c ****  *    Reference Manual: https://www.st.com/resource/en/reference_manual/cd0017119
  18:Core/Src/stm32f103xx_CMSIS.c ****  *
  19:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
  20:Core/Src/stm32f103xx_CMSIS.c ****  */
  21:Core/Src/stm32f103xx_CMSIS.c **** 
  22:Core/Src/stm32f103xx_CMSIS.c **** #include "stm32f103xx_CMSIS.h"
  23:Core/Src/stm32f103xx_CMSIS.c **** 
  24:Core/Src/stm32f103xx_CMSIS.c **** #if defined FreeRTOS_USE
  25:Core/Src/stm32f103xx_CMSIS.c **** #include "FreeRTOS.h"
  26:Core/Src/stm32f103xx_CMSIS.c **** #endif
  27:Core/Src/stm32f103xx_CMSIS.c **** 
  28:Core/Src/stm32f103xx_CMSIS.c **** /*=================================  DEBUG ======================================
  29:Core/Src/stm32f103xx_CMSIS.c **** 
  30:Core/Src/stm32f103xx_CMSIS.c **** /**
  31:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
  32:Core/Src/stm32f103xx_CMSIS.c **** *  @breif Debug port mapping
  33:Core/Src/stm32f103xx_CMSIS.c **** *  Reference Manual/. .9.3.5 JTAG/SWD alternate function remapping (. 177)
  34:Core/Src/stm32f103xx_CMSIS.c **** *        ,  
  35:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
  36:Core/Src/stm32f103xx_CMSIS.c **** */
  37:Core/Src/stm32f103xx_CMSIS.c **** 
  38:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_Debug_init(void) {
  87              		.loc 2 38 29
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 0
  90              		@ frame_needed = 1, uses_anonymous_args = 0
  91              		@ link register save eliminated.
  92 0000 80B4     		push	{r7}
  93              		.cfi_def_cfa_offset 4
  94              		.cfi_offset 7, -4
  95 0002 00AF     		add	r7, sp, #0
  96              		.cfi_def_cfa_register 7
  39:Core/Src/stm32f103xx_CMSIS.c ****     /**
  40:Core/Src/stm32f103xx_CMSIS.c ****      *  Alternate function GPIO port
  41:Core/Src/stm32f103xx_CMSIS.c ****      *  JTMS / SWDIO PA13
  42:Core/Src/stm32f103xx_CMSIS.c ****      *  JTCK / SWCLK PA14
  43:Core/Src/stm32f103xx_CMSIS.c ****      *  JTDI PA15
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 30


  44:Core/Src/stm32f103xx_CMSIS.c ****      *  JTDO / TRACESWO PB3
  45:Core/Src/stm32f103xx_CMSIS.c ****      *  NJTRST PB4
  46:Core/Src/stm32f103xx_CMSIS.c ****      */
  47:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);  //   
  97              		.loc 2 47 5
  98 0004 124B     		ldr	r3, .L7
  99 0006 9B69     		ldr	r3, [r3, #24]
 100 0008 114A     		ldr	r2, .L7
 101 000a 43F00403 		orr	r3, r3, #4
 102 000e 9361     		str	r3, [r2, #24]
  48:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);  //   
 103              		.loc 2 48 5
 104 0010 0F4B     		ldr	r3, .L7
 105 0012 9B69     		ldr	r3, [r3, #24]
 106 0014 0E4A     		ldr	r2, .L7
 107 0016 43F00103 		orr	r3, r3, #1
 108 001a 9361     		str	r3, [r2, #24]
  49:Core/Src/stm32f103xx_CMSIS.c **** 
  50:Core/Src/stm32f103xx_CMSIS.c ****     /**
  51:Core/Src/stm32f103xx_CMSIS.c ****      *     . 9.4.2 AF remap and debug I/O configuration
  52:Core/Src/stm32f103xx_CMSIS.c ****      */
  53:Core/Src/stm32f103xx_CMSIS.c **** 
  54:Core/Src/stm32f103xx_CMSIS.c ****     /**
  55:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 26:24 SWJ_CFG[2:0]: Serial wire JTAG configuration
  56:Core/Src/stm32f103xx_CMSIS.c ****      *  These bits are write-only (when read, the value is undefined). They are used to configure t
  57:Core/Src/stm32f103xx_CMSIS.c ****      *  SWJ and trace alternate function I/Os. The SWJ (Serial Wire JTAG) supports JTAG or SWD
  58:Core/Src/stm32f103xx_CMSIS.c ****      *  access to the Cortex debug port. The default state after reset is SWJ ON without trace.
  59:Core/Src/stm32f103xx_CMSIS.c ****      *  This allows JTAG or SW mode to be enabled by sending a specific sequence on the JTMS / JTCK
  60:Core/Src/stm32f103xx_CMSIS.c ****      *  000: Full SWJ (JTAG-DP + SW-DP): Reset State          (JTAG 5 pins ) -
  61:Core/Src/stm32f103xx_CMSIS.c ****      *  001: Full SWJ (JTAG-DP + SW-DP) but without NJTRST    (JTAG 4 pins)
  62:Core/Src/stm32f103xx_CMSIS.c ****      *  010: JTAG-DP Disabled and SW-DP Enabled               (Serial wire)
  63:Core/Src/stm32f103xx_CMSIS.c ****      *  100: JTAG-DP Disabled and SW-DP Disabled              (No Debug)
  64:Core/Src/stm32f103xx_CMSIS.c ****      *  Other combinations: no effect
  65:Core/Src/stm32f103xx_CMSIS.c ****      */
  66:Core/Src/stm32f103xx_CMSIS.c **** 
  67:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(AFIO->MAPR, AFIO_MAPR_SWJ_CFG, 0b010 << AFIO_MAPR_SWJ_CFG_Pos);  // Serial wire
 109              		.loc 2 67 5
 110 001c 0D4B     		ldr	r3, .L7+4
 111 001e 5B68     		ldr	r3, [r3, #4]
 112 0020 23F0E063 		bic	r3, r3, #117440512
 113 0024 0B4A     		ldr	r2, .L7+4
 114 0026 43F00073 		orr	r3, r3, #33554432
 115 002a 5360     		str	r3, [r2, #4]
  68:Core/Src/stm32f103xx_CMSIS.c **** 
  69:Core/Src/stm32f103xx_CMSIS.c ****     /**
  70:Core/Src/stm32f103xx_CMSIS.c ****      *    Serial wire:
  71:Core/Src/stm32f103xx_CMSIS.c ****      *  PA13 /JTMS/SWDIO
  72:Core/Src/stm32f103xx_CMSIS.c ****      *  PA14 /JTCK/SWCLK.
  73:Core/Src/stm32f103xx_CMSIS.c ****      *  PA15, PB3  PB4 
  74:Core/Src/stm32f103xx_CMSIS.c ****      */
  75:Core/Src/stm32f103xx_CMSIS.c ****     /*    
  76:Core/Src/stm32f103xx_CMSIS.c ****     GPIOA->LCKR = GPIO_LCKR_LCKK | GPIO_LCKR_LCK13 | GPIO_LCKR_LCK14;
 116              		.loc 2 76 10
 117 002c 0A4B     		ldr	r3, .L7+8
 118              		.loc 2 76 17
 119 002e 4FF4B032 		mov	r2, #90112
 120 0032 9A61     		str	r2, [r3, #24]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 31


  77:Core/Src/stm32f103xx_CMSIS.c ****     GPIOA->LCKR = GPIO_LCKR_LCK13 | GPIO_LCKR_LCK14;
 121              		.loc 2 77 10
 122 0034 084B     		ldr	r3, .L7+8
 123              		.loc 2 77 17
 124 0036 4FF4C042 		mov	r2, #24576
 125 003a 9A61     		str	r2, [r3, #24]
  78:Core/Src/stm32f103xx_CMSIS.c ****     GPIOA->LCKR = GPIO_LCKR_LCKK | GPIO_LCKR_LCK13 | GPIO_LCKR_LCK14;
 126              		.loc 2 78 10
 127 003c 064B     		ldr	r3, .L7+8
 128              		.loc 2 78 17
 129 003e 4FF4B032 		mov	r2, #90112
 130 0042 9A61     		str	r2, [r3, #24]
  79:Core/Src/stm32f103xx_CMSIS.c ****     GPIOA->LCKR;
 131              		.loc 2 79 10
 132 0044 044B     		ldr	r3, .L7+8
 133 0046 9B69     		ldr	r3, [r3, #24]
  80:Core/Src/stm32f103xx_CMSIS.c **** }
 134              		.loc 2 80 1
 135 0048 00BF     		nop
 136 004a BD46     		mov	sp, r7
 137              		.cfi_def_cfa_register 13
 138              		@ sp needed
 139 004c 80BC     		pop	{r7}
 140              		.cfi_restore 7
 141              		.cfi_def_cfa_offset 0
 142 004e 7047     		bx	lr
 143              	.L8:
 144              		.align	2
 145              	.L7:
 146 0050 00100240 		.word	1073876992
 147 0054 00000140 		.word	1073807360
 148 0058 00080140 		.word	1073809408
 149              		.cfi_endproc
 150              	.LFE65:
 152              		.section	.text.CMSIS_RCC_SystemClock_72MHz,"ax",%progbits
 153              		.align	1
 154              		.global	CMSIS_RCC_SystemClock_72MHz
 155              		.syntax unified
 156              		.thumb
 157              		.thumb_func
 159              	CMSIS_RCC_SystemClock_72MHz:
 160              	.LFB66:
  81:Core/Src/stm32f103xx_CMSIS.c **** 
  82:Core/Src/stm32f103xx_CMSIS.c **** /*==============================  RCC =======================================*/
  83:Core/Src/stm32f103xx_CMSIS.c **** /**
  84:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
  85:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif   STM32F103C8T6   72MHz   
  86:Core/Src/stm32f103xx_CMSIS.c ****  *      8 MHz
  87:Core/Src/stm32f103xx_CMSIS.c ****  *  ADC   12MHz
  88:Core/Src/stm32f103xx_CMSIS.c ****  *  USB   48MHz
  89:Core/Src/stm32f103xx_CMSIS.c ****  *  MCO   PLL    36MHz
  90:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .7.3 RCC registers (. 99)
  91:Core/Src/stm32f103xx_CMSIS.c ****  *       FLASH  
  92:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .3.2 Memory organization (. 49)
  93:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
  94:Core/Src/stm32f103xx_CMSIS.c ****  */
  95:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 32


  96:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_RCC_SystemClock_72MHz(void) {
 161              		.loc 2 96 40
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 1, uses_anonymous_args = 0
 165              		@ link register save eliminated.
 166 0000 80B4     		push	{r7}
 167              		.cfi_def_cfa_offset 4
 168              		.cfi_offset 7, -4
 169 0002 00AF     		add	r7, sp, #0
 170              		.cfi_def_cfa_register 7
  97:Core/Src/stm32f103xx_CMSIS.c ****     /*   . 7.3.1 Clock control register (RCC_CR)*/
  98:Core/Src/stm32f103xx_CMSIS.c **** 
  99:Core/Src/stm32f103xx_CMSIS.c ****     /**
 100:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 0 HSION : Internal high - speed clock enable
 101:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software.
 102:Core/Src/stm32f103xx_CMSIS.c ****      *  Set by hardware to force the internal 8 MHz RC oscillator ON when leaving Stop or Standby
 103:Core/Src/stm32f103xx_CMSIS.c ****      *  mode or in case of failure of the external 4 - 16 MHz oscillator used directly or indirectl
 104:Core/Src/stm32f103xx_CMSIS.c ****      *  system clock.This bit cannot be reset if the internal 8 MHz RC is used directly or indirect
 105:Core/Src/stm32f103xx_CMSIS.c ****      *  as system clock or is selected to become the system clock.
 106:Core/Src/stm32f103xx_CMSIS.c ****      *  0 : internal 8 MHz RC oscillator OFF
 107:Core/Src/stm32f103xx_CMSIS.c ****      *  1 : internal 8 MHz RC oscillator ON
 108:Core/Src/stm32f103xx_CMSIS.c ****      */
 109:Core/Src/stm32f103xx_CMSIS.c **** 
 110:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->CR, RCC_CR_HSION);  //   RC 
 171              		.loc 2 110 5
 172 0004 474B     		ldr	r3, .L13
 173 0006 1B68     		ldr	r3, [r3]
 174 0008 464A     		ldr	r2, .L13
 175 000a 43F00103 		orr	r3, r3, #1
 176 000e 1360     		str	r3, [r2]
 111:Core/Src/stm32f103xx_CMSIS.c **** 
 112:Core/Src/stm32f103xx_CMSIS.c ****     /**
 113:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 1 HSIRDY : Internal high - speed clock ready flag
 114:Core/Src/stm32f103xx_CMSIS.c ****      *  Set by hardware to indicate that internal 8 MHz RC oscillator is stable.After the HSION bit
 115:Core/Src/stm32f103xx_CMSIS.c ****      *  cleared, HSIRDY goes low after 6 internal 8 MHz RC oscillator clock cycles.
 116:Core/Src/stm32f103xx_CMSIS.c ****      *  0 : internal 8 MHz RC oscillator not ready
 117:Core/Src/stm32f103xx_CMSIS.c ****      *  1 : internal 8 MHz RC oscillator ready
 118:Core/Src/stm32f103xx_CMSIS.c ****      */
 119:Core/Src/stm32f103xx_CMSIS.c **** 
 120:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0);  //   
 177              		.loc 2 120 11
 178 0010 00BF     		nop
 179              	.L10:
 180              		.loc 2 120 12 discriminator 1
 181 0012 444B     		ldr	r3, .L13
 182 0014 1B68     		ldr	r3, [r3]
 183 0016 03F00203 		and	r3, r3, #2
 184              		.loc 2 120 11 discriminator 1
 185 001a 002B     		cmp	r3, #0
 186 001c F9D0     		beq	.L10
 121:Core/Src/stm32f103xx_CMSIS.c **** 
 122:Core/Src/stm32f103xx_CMSIS.c ****     /**
 123:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 2 Reserved, must be kept at reset value.
 124:Core/Src/stm32f103xx_CMSIS.c ****      */
 125:Core/Src/stm32f103xx_CMSIS.c **** 
 126:Core/Src/stm32f103xx_CMSIS.c ****     /**
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 33


 127:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 7:3 HSITRIM[4:0]: Internal high-speed clock trimming
 128:Core/Src/stm32f103xx_CMSIS.c ****      *  These bits provide an additional user-programmable trimming value that is added to the
 129:Core/Src/stm32f103xx_CMSIS.c ****      *  HSICAL[7:0] bits. It can be programmed to adjust to variations in voltage and temperature
 130:Core/Src/stm32f103xx_CMSIS.c ****      *  that influence the frequency of the internal HSI RC.
 131:Core/Src/stm32f103xx_CMSIS.c ****      *  The default value is 16, which, when added to the HSICAL value, should trim the HSI to 8
 132:Core/Src/stm32f103xx_CMSIS.c ****      *  MHz  1%. The trimming step (Fhsitrim) is around 40 kHz between two consecutive HSICAL ste
 133:Core/Src/stm32f103xx_CMSIS.c ****      */
 134:Core/Src/stm32f103xx_CMSIS.c ****     //   -
 135:Core/Src/stm32f103xx_CMSIS.c **** 
 136:Core/Src/stm32f103xx_CMSIS.c ****     /**
 137:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 15:8 HSICAL[7:0]: Internal high-speed clock calibration
 138:Core/Src/stm32f103xx_CMSIS.c ****      *  These bits are initialized automatically at startup.
 139:Core/Src/stm32f103xx_CMSIS.c ****      */
 140:Core/Src/stm32f103xx_CMSIS.c ****     //      -
 141:Core/Src/stm32f103xx_CMSIS.c **** 
 142:Core/Src/stm32f103xx_CMSIS.c ****     //  -    
 143:Core/Src/stm32f103xx_CMSIS.c **** 
 144:Core/Src/stm32f103xx_CMSIS.c ****     /**
 145:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 18 HSEBYP: External high-speed clock bypass
 146:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to bypass the oscillator with an external clock. The external
 147:Core/Src/stm32f103xx_CMSIS.c ****      *  clock must be enabled with the HSEON bit set, to be used by the device. The HSEBYP bit
 148:Core/Src/stm32f103xx_CMSIS.c ****      *  can be written only if the HSE oscillator is disabled.
 149:Core/Src/stm32f103xx_CMSIS.c ****      *  0: external 4-16 MHz oscillator not bypassed
 150:Core/Src/stm32f103xx_CMSIS.c ****      *  1: external 4-16 MHz oscillator bypassed with external clock
 151:Core/Src/stm32f103xx_CMSIS.c ****      */
 152:Core/Src/stm32f103xx_CMSIS.c **** 
 153:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);  //      0(
 187              		.loc 2 153 5
 188 001e 414B     		ldr	r3, .L13
 189 0020 1B68     		ldr	r3, [r3]
 190 0022 404A     		ldr	r2, .L13
 191 0024 23F48023 		bic	r3, r3, #262144
 192 0028 1360     		str	r3, [r2]
 154:Core/Src/stm32f103xx_CMSIS.c **** 
 155:Core/Src/stm32f103xx_CMSIS.c ****     /**
 156:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 16 HSEON: HSE clock enable
 157:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software.
 158:Core/Src/stm32f103xx_CMSIS.c ****      *  Cleared by hardware to stop the HSE oscillator when entering Stop or Standby mode. This
 159:Core/Src/stm32f103xx_CMSIS.c ****      *  bit cannot be reset if the HSE oscillator is used directly or indirectly as the system cloc
 160:Core/Src/stm32f103xx_CMSIS.c ****      *  0: HSE oscillator OFF
 161:Core/Src/stm32f103xx_CMSIS.c ****      *  1: HSE oscillator ON
 162:Core/Src/stm32f103xx_CMSIS.c ****      */
 163:Core/Src/stm32f103xx_CMSIS.c **** 
 164:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->CR, RCC_CR_HSEON);  //    
 193              		.loc 2 164 5
 194 002a 3E4B     		ldr	r3, .L13
 195 002c 1B68     		ldr	r3, [r3]
 196 002e 3D4A     		ldr	r2, .L13
 197 0030 43F48033 		orr	r3, r3, #65536
 198 0034 1360     		str	r3, [r2]
 165:Core/Src/stm32f103xx_CMSIS.c **** 
 166:Core/Src/stm32f103xx_CMSIS.c ****     /**
 167:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 17 HSERDY: External high-speed clock ready flag
 168:Core/Src/stm32f103xx_CMSIS.c ****      *  Set by hardware to indicate that the HSE oscillator is stable. This bit needs 6 cycles of t
 169:Core/Src/stm32f103xx_CMSIS.c ****      *  HSE oscillator clock to fall down after HSEON reset.
 170:Core/Src/stm32f103xx_CMSIS.c ****      *  0: HSE oscillator not ready
 171:Core/Src/stm32f103xx_CMSIS.c ****      *  1: HSE oscillator ready
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 34


 172:Core/Src/stm32f103xx_CMSIS.c ****      */
 173:Core/Src/stm32f103xx_CMSIS.c **** 
 174:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0);  //   
 199              		.loc 2 174 11
 200 0036 00BF     		nop
 201              	.L11:
 202              		.loc 2 174 12 discriminator 1
 203 0038 3A4B     		ldr	r3, .L13
 204 003a 1B68     		ldr	r3, [r3]
 205 003c 03F40033 		and	r3, r3, #131072
 206              		.loc 2 174 11 discriminator 1
 207 0040 002B     		cmp	r3, #0
 208 0042 F9D0     		beq	.L11
 175:Core/Src/stm32f103xx_CMSIS.c **** 
 176:Core/Src/stm32f103xx_CMSIS.c ****     /**
 177:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 19 CSSON: Clock security system enable
 178:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to enable the clock security system. When CSSON is set, the
 179:Core/Src/stm32f103xx_CMSIS.c ****      *  clock detector is enabled by hardware when the HSE oscillator is ready, and disabled by
 180:Core/Src/stm32f103xx_CMSIS.c ****      *  hardware if a HSE clock failure is detected.
 181:Core/Src/stm32f103xx_CMSIS.c ****      *  0: Clock detector OFF
 182:Core/Src/stm32f103xx_CMSIS.c ****      *  1: Clock detector ON (Clock detector ON if the HSE oscillator is ready , OFF if not).
 183:Core/Src/stm32f103xx_CMSIS.c ****      */
 184:Core/Src/stm32f103xx_CMSIS.c **** 
 185:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->CR, RCC_CR_CSSON);  //  CSS
 209              		.loc 2 185 5
 210 0044 374B     		ldr	r3, .L13
 211 0046 1B68     		ldr	r3, [r3]
 212 0048 364A     		ldr	r2, .L13
 213 004a 43F40023 		orr	r3, r3, #524288
 214 004e 1360     		str	r3, [r2]
 186:Core/Src/stm32f103xx_CMSIS.c **** 
 187:Core/Src/stm32f103xx_CMSIS.c ****     /**
 188:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 23 : 20 Reserved, must be kept at reset value.
 189:Core/Src/stm32f103xx_CMSIS.c ****      */
 190:Core/Src/stm32f103xx_CMSIS.c **** 
 191:Core/Src/stm32f103xx_CMSIS.c ****     /**
 192:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 24 PLLON: PLL enable
 193:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to enable PLL.
 194:Core/Src/stm32f103xx_CMSIS.c ****      *  Cleared by hardware when entering Stop or Standby mode. This bit can not be reset if the
 195:Core/Src/stm32f103xx_CMSIS.c ****      *  PLL clock is used as system clock or is selected to become the system clock.
 196:Core/Src/stm32f103xx_CMSIS.c ****      *  0: PLL OFF
 197:Core/Src/stm32f103xx_CMSIS.c ****      *  1: PLL ON
 198:Core/Src/stm32f103xx_CMSIS.c ****      */
 199:Core/Src/stm32f103xx_CMSIS.c **** 
 200:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(RCC->CR, RCC_CR_PLLON); // PLL,   , .
 201:Core/Src/stm32f103xx_CMSIS.c **** 
 202:Core/Src/stm32f103xx_CMSIS.c ****     /**
 203:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 25 PLLRDY: PLL clock ready flag
 204:Core/Src/stm32f103xx_CMSIS.c ****      *  Set by hardware to indicate that the PLL is locked.
 205:Core/Src/stm32f103xx_CMSIS.c ****      *  0: PLL unlocked
 206:Core/Src/stm32f103xx_CMSIS.c ****      *  1: PLL locked
 207:Core/Src/stm32f103xx_CMSIS.c ****      */
 208:Core/Src/stm32f103xx_CMSIS.c **** 
 209:Core/Src/stm32f103xx_CMSIS.c ****     // while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0) ; //   
 210:Core/Src/stm32f103xx_CMSIS.c **** 
 211:Core/Src/stm32f103xx_CMSIS.c ****     /**
 212:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 31:26 Reserved, must be kept at reset value.
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 35


 213:Core/Src/stm32f103xx_CMSIS.c ****      */
 214:Core/Src/stm32f103xx_CMSIS.c **** 
 215:Core/Src/stm32f103xx_CMSIS.c ****     //     7.3.2 Clock configuration register (
 216:Core/Src/stm32f103xx_CMSIS.c ****     //  ,  PPL    ,  
 217:Core/Src/stm32f103xx_CMSIS.c **** 
 218:Core/Src/stm32f103xx_CMSIS.c ****     /**
 219:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 1:0 SW: System clock switch
 220:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to select SYSCLK source.
 221:Core/Src/stm32f103xx_CMSIS.c ****      *  Set by hardware to force HSI selection when leaving Stop and Standby mode or in case of
 222:Core/Src/stm32f103xx_CMSIS.c ****      *  failure of the HSE oscillator used directly or indirectly as system clock (if the Clock Sec
 223:Core/Src/stm32f103xx_CMSIS.c ****      *  00: HSI selected as system clock
 224:Core/Src/stm32f103xx_CMSIS.c ****      *  01: HSE selected as system clock
 225:Core/Src/stm32f103xx_CMSIS.c ****      *  10: PLL selected as system clock
 226:Core/Src/stm32f103xx_CMSIS.c ****      *  11: not allowed
 227:Core/Src/stm32f103xx_CMSIS.c ****      */
 228:Core/Src/stm32f103xx_CMSIS.c **** 
 229:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_HSE);  //  HSE  
 215              		.loc 2 229 5
 216 0050 344B     		ldr	r3, .L13
 217 0052 5B68     		ldr	r3, [r3, #4]
 218 0054 23F00303 		bic	r3, r3, #3
 219 0058 324A     		ldr	r2, .L13
 220 005a 43F00103 		orr	r3, r3, #1
 221 005e 5360     		str	r3, [r2, #4]
 230:Core/Src/stm32f103xx_CMSIS.c ****     // p.s.  KARMA Electronics  .
 231:Core/Src/stm32f103xx_CMSIS.c **** 
 232:Core/Src/stm32f103xx_CMSIS.c ****     /**
 233:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 3:2 SWS: System clock switch status
 234:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by hardware to indicate which clock source is used as system clock.
 235:Core/Src/stm32f103xx_CMSIS.c ****      *  00: HSI oscillator used as system clock
 236:Core/Src/stm32f103xx_CMSIS.c ****      *  01: HSE oscillator used as system clock
 237:Core/Src/stm32f103xx_CMSIS.c ****      *  10: PLL used as system clock
 238:Core/Src/stm32f103xx_CMSIS.c ****      *  11: not applicable
 239:Core/Src/stm32f103xx_CMSIS.c ****      */
 240:Core/Src/stm32f103xx_CMSIS.c **** 
 241:Core/Src/stm32f103xx_CMSIS.c ****     //  
 242:Core/Src/stm32f103xx_CMSIS.c **** 
 243:Core/Src/stm32f103xx_CMSIS.c ****     /**
 244:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 7:4 HPRE: AHB prescaler
 245:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to control the division factor of the AHB clock.
 246:Core/Src/stm32f103xx_CMSIS.c ****      *  0xxx: SYSCLK not divided
 247:Core/Src/stm32f103xx_CMSIS.c ****      *  1000: SYSCLK divided by 2
 248:Core/Src/stm32f103xx_CMSIS.c ****      *  1001: SYSCLK divided by 4
 249:Core/Src/stm32f103xx_CMSIS.c ****      *  1010: SYSCLK divided by 8
 250:Core/Src/stm32f103xx_CMSIS.c ****      *  1011: SYSCLK divided by 16
 251:Core/Src/stm32f103xx_CMSIS.c ****      *  1100: SYSCLK divided by 64
 252:Core/Src/stm32f103xx_CMSIS.c ****      *  1101: SYSCLK divided by 128
 253:Core/Src/stm32f103xx_CMSIS.c ****      *  1110: SYSCLK divided by 256
 254:Core/Src/stm32f103xx_CMSIS.c ****      *  1111: SYSCLK divided by 512
 255:Core/Src/stm32f103xx_CMSIS.c ****      *  Note: The prefetch buffer must be kept on when using a prescaler different from 1 on the
 256:Core/Src/stm32f103xx_CMSIS.c ****      *  AHB clock. Refer to Reading the Flash memory section for more details.
 257:Core/Src/stm32f103xx_CMSIS.c ****      */
 258:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_CFGR_HPRE_DIV1);  // APB Prescaler /1
 222              		.loc 2 258 5
 223 0060 304B     		ldr	r3, .L13
 224 0062 5B68     		ldr	r3, [r3, #4]
 225 0064 2F4A     		ldr	r2, .L13
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 36


 226 0066 23F0F003 		bic	r3, r3, #240
 227 006a 5360     		str	r3, [r2, #4]
 259:Core/Src/stm32f103xx_CMSIS.c ****     //    Note    Flash(. . 58)
 260:Core/Src/stm32f103xx_CMSIS.c **** 
 261:Core/Src/stm32f103xx_CMSIS.c ****     //     Flash (Flash access control register (
 262:Core/Src/stm32f103xx_CMSIS.c **** 
 263:Core/Src/stm32f103xx_CMSIS.c ****     /**
 264:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 2:0 LATENCY: Latency
 265:Core/Src/stm32f103xx_CMSIS.c ****      *  These bits represent the ratio of the SYSCLK (system clock) period to the Flash access time
 266:Core/Src/stm32f103xx_CMSIS.c ****      *  000 Zero wait state, if 0 < SYSCLK <= 24 MHz
 267:Core/Src/stm32f103xx_CMSIS.c ****      *  001 One wait state, if 24 MHz < SYSCLK <= 48 MHz
 268:Core/Src/stm32f103xx_CMSIS.c ****      *  010 Two wait states, if 48 MHz < SYSCLK <= 72 MHz
 269:Core/Src/stm32f103xx_CMSIS.c ****      */
 270:Core/Src/stm32f103xx_CMSIS.c **** 
 271:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, 0b010 << FLASH_ACR_LATENCY_Pos);  // 010 Two wait sta
 228              		.loc 2 271 5
 229 006c 2E4B     		ldr	r3, .L13+4
 230 006e 1B68     		ldr	r3, [r3]
 231 0070 23F00703 		bic	r3, r3, #7
 232 0074 2C4A     		ldr	r2, .L13+4
 233 0076 43F00203 		orr	r3, r3, #2
 234 007a 1360     		str	r3, [r2]
 272:Core/Src/stm32f103xx_CMSIS.c **** 
 273:Core/Src/stm32f103xx_CMSIS.c ****     /**
 274:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 3 HLFCYA: Flash half cycle access enable
 275:Core/Src/stm32f103xx_CMSIS.c ****      *  0: Half cycle is disabled
 276:Core/Src/stm32f103xx_CMSIS.c ****      *  1: Half cycle is enabled
 277:Core/Src/stm32f103xx_CMSIS.c ****      */
 278:Core/Src/stm32f103xx_CMSIS.c ****     //     ,   
 279:Core/Src/stm32f103xx_CMSIS.c **** 
 280:Core/Src/stm32f103xx_CMSIS.c ****     /**
 281:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 4 PRFTBE: Prefetch buffer enable
 282:Core/Src/stm32f103xx_CMSIS.c ****      *  0: Prefetch is disabled
 283:Core/Src/stm32f103xx_CMSIS.c ****      *  1: Prefetch is enabled
 284:Core/Src/stm32f103xx_CMSIS.c ****      */
 285:Core/Src/stm32f103xx_CMSIS.c **** 
 286:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(FLASH->ACR, FLASH_ACR_PRFTBE);  // Prefetch is enabled
 235              		.loc 2 286 5
 236 007c 2A4B     		ldr	r3, .L13+4
 237 007e 1B68     		ldr	r3, [r3]
 238 0080 294A     		ldr	r2, .L13+4
 239 0082 43F01003 		orr	r3, r3, #16
 240 0086 1360     		str	r3, [r2]
 287:Core/Src/stm32f103xx_CMSIS.c **** 
 288:Core/Src/stm32f103xx_CMSIS.c ****     /**
 289:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 5 PRFTBS: Prefetch buffer status
 290:Core/Src/stm32f103xx_CMSIS.c ****      *  This bit provides the status of the prefetch buffer.
 291:Core/Src/stm32f103xx_CMSIS.c ****      *  0: Prefetch buffer is disabled
 292:Core/Src/stm32f103xx_CMSIS.c ****      *  1: Prefetch buffer is enabled
 293:Core/Src/stm32f103xx_CMSIS.c ****      */
 294:Core/Src/stm32f103xx_CMSIS.c **** 
 295:Core/Src/stm32f103xx_CMSIS.c ****     /**
 296:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 31:6 Reserved, must be kept at reset value
 297:Core/Src/stm32f103xx_CMSIS.c ****      */
 298:Core/Src/stm32f103xx_CMSIS.c **** 
 299:Core/Src/stm32f103xx_CMSIS.c ****     //        7.3.2 Clock
 300:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 37


 301:Core/Src/stm32f103xx_CMSIS.c ****     /**
 302:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 10:8 PPRE1: APB low-speed prescaler (APB1)
 303:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to control the division factor of the APB low-speed clock (PCLK
 304:Core/Src/stm32f103xx_CMSIS.c ****      *  Warning: the software has to set correctly these bits to not exceed 36 MHz on this domain.
 305:Core/Src/stm32f103xx_CMSIS.c ****      *  0xx: HCLK not divided
 306:Core/Src/stm32f103xx_CMSIS.c ****      *  100: HCLK divided by 2
 307:Core/Src/stm32f103xx_CMSIS.c ****      *  101: HCLK divided by 4
 308:Core/Src/stm32f103xx_CMSIS.c ****      *  110: HCLK divided by 8
 309:Core/Src/stm32f103xx_CMSIS.c ****      *  111: HCLK divided by 16
 310:Core/Src/stm32f103xx_CMSIS.c ****      */
 311:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_CFGR_PPRE1_DIV2);  // APB1 Prescaler /2, .. PCLK1
 241              		.loc 2 311 5
 242 0088 264B     		ldr	r3, .L13
 243 008a 5B68     		ldr	r3, [r3, #4]
 244 008c 23F4E063 		bic	r3, r3, #1792
 245 0090 244A     		ldr	r2, .L13
 246 0092 43F48063 		orr	r3, r3, #1024
 247 0096 5360     		str	r3, [r2, #4]
 312:Core/Src/stm32f103xx_CMSIS.c **** 
 313:Core/Src/stm32f103xx_CMSIS.c ****     /**
 314:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 13:11 PPRE2: APB high-speed prescaler (APB2)
 315:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to control the division factor of the APB high-speed clock (PCL
 316:Core/Src/stm32f103xx_CMSIS.c ****      *  0xx: HCLK not divided
 317:Core/Src/stm32f103xx_CMSIS.c ****      *  100: HCLK divided by 2
 318:Core/Src/stm32f103xx_CMSIS.c ****      *  101: HCLK divided by 4
 319:Core/Src/stm32f103xx_CMSIS.c ****      *  110: HCLK divided by 8
 320:Core/Src/stm32f103xx_CMSIS.c ****      *  111: HCLK divided by 16
 321:Core/Src/stm32f103xx_CMSIS.c ****      */
 322:Core/Src/stm32f103xx_CMSIS.c **** 
 323:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_CFGR_PPRE2_DIV1);  // APB2 Prescaler /1.  
 248              		.loc 2 323 5
 249 0098 224B     		ldr	r3, .L13
 250 009a 5B68     		ldr	r3, [r3, #4]
 251 009c 214A     		ldr	r2, .L13
 252 009e 23F46053 		bic	r3, r3, #14336
 253 00a2 5360     		str	r3, [r2, #4]
 324:Core/Src/stm32f103xx_CMSIS.c **** 
 325:Core/Src/stm32f103xx_CMSIS.c ****     /**
 326:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 15:14 ADCPRE: ADC prescaler
 327:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to select the frequency of the clock to the ADCs.
 328:Core/Src/stm32f103xx_CMSIS.c ****      *  00: PCLK2 divided by 2
 329:Core/Src/stm32f103xx_CMSIS.c ****      *  01: PCLK2 divided by 4
 330:Core/Src/stm32f103xx_CMSIS.c ****      *  10: PCLK2 divided by 6
 331:Core/Src/stm32f103xx_CMSIS.c ****      *  11: PCLK2 divided by 8
 332:Core/Src/stm32f103xx_CMSIS.c ****      */
 333:Core/Src/stm32f103xx_CMSIS.c **** 
 334:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, RCC_CFGR_ADCPRE_DIV6);  // ADC Prescaler /6,  
 254              		.loc 2 334 5
 255 00a4 1F4B     		ldr	r3, .L13
 256 00a6 5B68     		ldr	r3, [r3, #4]
 257 00a8 23F44043 		bic	r3, r3, #49152
 258 00ac 1D4A     		ldr	r2, .L13
 259 00ae 43F40043 		orr	r3, r3, #32768
 260 00b2 5360     		str	r3, [r2, #4]
 335:Core/Src/stm32f103xx_CMSIS.c **** 
 336:Core/Src/stm32f103xx_CMSIS.c ****     /**
 337:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 16 PLLSRC: PLL entry clock source
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 38


 338:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to select PLL clock source. This bit can be written only when P
 339:Core/Src/stm32f103xx_CMSIS.c ****      *  0: HSI oscillator clock / 2 selected as PLL input clock
 340:Core/Src/stm32f103xx_CMSIS.c ****      *  1: HSE oscillator clock selected as PLL input clock
 341:Core/Src/stm32f103xx_CMSIS.c ****      */
 342:Core/Src/stm32f103xx_CMSIS.c **** 
 343:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);  //     
 261              		.loc 2 343 5
 262 00b4 1B4B     		ldr	r3, .L13
 263 00b6 5B68     		ldr	r3, [r3, #4]
 264 00b8 1A4A     		ldr	r2, .L13
 265 00ba 43F48033 		orr	r3, r3, #65536
 266 00be 5360     		str	r3, [r2, #4]
 344:Core/Src/stm32f103xx_CMSIS.c **** 
 345:Core/Src/stm32f103xx_CMSIS.c ****     /**
 346:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 17 PLLXTPRE: HSE divider for PLL entry
 347:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to divide HSE before PLL entry. This bit can be written only wh
 348:Core/Src/stm32f103xx_CMSIS.c ****      *  0: HSE clock not divided
 349:Core/Src/stm32f103xx_CMSIS.c ****      *  1: HSE clock divided by 2
 350:Core/Src/stm32f103xx_CMSIS.c ****      */
 351:Core/Src/stm32f103xx_CMSIS.c **** 
 352:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE_HSE);  //   
 267              		.loc 2 352 5
 268 00c0 184B     		ldr	r3, .L13
 269 00c2 184A     		ldr	r2, .L13
 270 00c4 5B68     		ldr	r3, [r3, #4]
 271 00c6 5360     		str	r3, [r2, #4]
 353:Core/Src/stm32f103xx_CMSIS.c **** 
 354:Core/Src/stm32f103xx_CMSIS.c ****     /**
 355:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 21:18 PLLMUL: PLL multiplication factor
 356:Core/Src/stm32f103xx_CMSIS.c ****      *  These bits are written by software to define the PLL multiplication factor. These bits can 
 357:Core/Src/stm32f103xx_CMSIS.c ****      *  written only when PLL is disabled.
 358:Core/Src/stm32f103xx_CMSIS.c ****      *  Caution: The PLL output frequency must not exceed 72 MHz.
 359:Core/Src/stm32f103xx_CMSIS.c ****      *  0000: PLL input clock x 2
 360:Core/Src/stm32f103xx_CMSIS.c ****      *  0001: PLL input clock x 3
 361:Core/Src/stm32f103xx_CMSIS.c ****      *  0010: PLL input clock x 4
 362:Core/Src/stm32f103xx_CMSIS.c ****      *  0011: PLL input clock x 5
 363:Core/Src/stm32f103xx_CMSIS.c ****      *  0100: PLL input clock x 6
 364:Core/Src/stm32f103xx_CMSIS.c ****      *  0101: PLL input clock x 7
 365:Core/Src/stm32f103xx_CMSIS.c ****      *  0110: PLL input clock x 8
 366:Core/Src/stm32f103xx_CMSIS.c ****      *  0111: PLL input clock x 9
 367:Core/Src/stm32f103xx_CMSIS.c ****      *  1000: PLL input clock x 10
 368:Core/Src/stm32f103xx_CMSIS.c ****      *  1001: PLL input clock x 11
 369:Core/Src/stm32f103xx_CMSIS.c ****      *  1010: PLL input clock x 12
 370:Core/Src/stm32f103xx_CMSIS.c ****      *  1011: PLL input clock x 13
 371:Core/Src/stm32f103xx_CMSIS.c ****      *  1100: PLL input clock x 14
 372:Core/Src/stm32f103xx_CMSIS.c ****      *  1101: PLL input clock x 15
 373:Core/Src/stm32f103xx_CMSIS.c ****      *  1110: PLL input clock x 16
 374:Core/Src/stm32f103xx_CMSIS.c ****      *  1111: PLL input clock x 16
 375:Core/Src/stm32f103xx_CMSIS.c ****      */
 376:Core/Src/stm32f103xx_CMSIS.c **** 
 377:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLMULL, RCC_CFGR_PLLMULL9);  // ..    8Mh
 272              		.loc 2 377 5
 273 00c8 164B     		ldr	r3, .L13
 274 00ca 5B68     		ldr	r3, [r3, #4]
 275 00cc 23F47013 		bic	r3, r3, #3932160
 276 00d0 144A     		ldr	r2, .L13
 277 00d2 43F4E013 		orr	r3, r3, #1835008
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 39


 278 00d6 5360     		str	r3, [r2, #4]
 378:Core/Src/stm32f103xx_CMSIS.c **** 
 379:Core/Src/stm32f103xx_CMSIS.c ****     /**
 380:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 22 USBPRE: USB prescaler
 381:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to generate 48 MHz USB clock. This bit must be valid before
 382:Core/Src/stm32f103xx_CMSIS.c ****      *  enabling the USB clock in the RCC_APB1ENR register. This bit cant be reset if the USB cl
 383:Core/Src/stm32f103xx_CMSIS.c ****      *  0: PLL clock is divided by 1.5
 384:Core/Src/stm32f103xx_CMSIS.c ****      *  1: PLL clock is not divided
 385:Core/Src/stm32f103xx_CMSIS.c ****      */
 386:Core/Src/stm32f103xx_CMSIS.c **** 
 387:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(RCC->CFGR, RCC_CFGR_USBPRE);  //  USB 72MHz/1.5 = 48MHz
 279              		.loc 2 387 5
 280 00d8 124B     		ldr	r3, .L13
 281 00da 5B68     		ldr	r3, [r3, #4]
 282 00dc 114A     		ldr	r2, .L13
 283 00de 23F48003 		bic	r3, r3, #4194304
 284 00e2 5360     		str	r3, [r2, #4]
 388:Core/Src/stm32f103xx_CMSIS.c **** 
 389:Core/Src/stm32f103xx_CMSIS.c ****     /**
 390:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 26:24 MCO: Microcontroller clock output
 391:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software.
 392:Core/Src/stm32f103xx_CMSIS.c ****      *  0xx: No clock
 393:Core/Src/stm32f103xx_CMSIS.c ****      *  100: System clock (SYSCLK) selected
 394:Core/Src/stm32f103xx_CMSIS.c ****      *  101: HSI clock selected
 395:Core/Src/stm32f103xx_CMSIS.c ****      *  110: HSE clock selected
 396:Core/Src/stm32f103xx_CMSIS.c ****      *  111: PLL clock divided by 2 selected
 397:Core/Src/stm32f103xx_CMSIS.c ****      *  Note: This clock output may have some truncated cycles at startup or during MCO clock sourc
 398:Core/Src/stm32f103xx_CMSIS.c ****      *  When the System Clock is selected to output to the MCO pin, make sure that this clock does 
 399:Core/Src/stm32f103xx_CMSIS.c ****      */
 400:Core/Src/stm32f103xx_CMSIS.c **** 
 401:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO, 0 << RCC_CFGR_MCO_Pos);  //  MCO
 285              		.loc 2 401 5
 286 00e4 0F4B     		ldr	r3, .L13
 287 00e6 5B68     		ldr	r3, [r3, #4]
 288 00e8 0E4A     		ldr	r2, .L13
 289 00ea 23F0E063 		bic	r3, r3, #117440512
 290 00ee 5360     		str	r3, [r2, #4]
 402:Core/Src/stm32f103xx_CMSIS.c ****     //    MCO,   
 403:Core/Src/stm32f103xx_CMSIS.c **** 
 404:Core/Src/stm32f103xx_CMSIS.c ****     /**
 405:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 31:27 Reserved, must be kept at reset value.
 406:Core/Src/stm32f103xx_CMSIS.c ****      */
 407:Core/Src/stm32f103xx_CMSIS.c **** 
 408:Core/Src/stm32f103xx_CMSIS.c ****     //  ,   ,    
 409:Core/Src/stm32f103xx_CMSIS.c **** 
 410:Core/Src/stm32f103xx_CMSIS.c ****     /**
 411:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 24 PLLON: PLL enable
 412:Core/Src/stm32f103xx_CMSIS.c ****      *  Set and cleared by software to enable PLL.
 413:Core/Src/stm32f103xx_CMSIS.c ****      *  Cleared by hardware when entering Stop or Standby mode. This bit can not be reset if the
 414:Core/Src/stm32f103xx_CMSIS.c ****      *  PLL clock is used as system clock or is selected to become the system clock.
 415:Core/Src/stm32f103xx_CMSIS.c ****      *  0: PLL OFF
 416:Core/Src/stm32f103xx_CMSIS.c ****      *  1: PLL ON
 417:Core/Src/stm32f103xx_CMSIS.c ****      */
 418:Core/Src/stm32f103xx_CMSIS.c **** 
 419:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->CR, RCC_CR_PLLON);  //  PLL
 291              		.loc 2 419 5
 292 00f0 0C4B     		ldr	r3, .L13
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 40


 293 00f2 1B68     		ldr	r3, [r3]
 294 00f4 0B4A     		ldr	r2, .L13
 295 00f6 43F08073 		orr	r3, r3, #16777216
 296 00fa 1360     		str	r3, [r2]
 420:Core/Src/stm32f103xx_CMSIS.c **** 
 421:Core/Src/stm32f103xx_CMSIS.c ****     // .. PLL  ,     System Clock:
 422:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_PLL);  //  PLL  
 297              		.loc 2 422 5
 298 00fc 094B     		ldr	r3, .L13
 299 00fe 5B68     		ldr	r3, [r3, #4]
 300 0100 23F00303 		bic	r3, r3, #3
 301 0104 074A     		ldr	r2, .L13
 302 0106 43F00203 		orr	r3, r3, #2
 303 010a 5360     		str	r3, [r2, #4]
 423:Core/Src/stm32f103xx_CMSIS.c **** 
 424:Core/Src/stm32f103xx_CMSIS.c ****     /**
 425:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 25 PLLRDY: PLL clock ready flag
 426:Core/Src/stm32f103xx_CMSIS.c ****      *  Set by hardware to indicate that the PLL is locked.
 427:Core/Src/stm32f103xx_CMSIS.c ****      *  0: PLL unlocked
 428:Core/Src/stm32f103xx_CMSIS.c ****      *  1: PLL locked
 429:Core/Src/stm32f103xx_CMSIS.c ****      */
 430:Core/Src/stm32f103xx_CMSIS.c **** 
 431:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0);  //   
 304              		.loc 2 431 11
 305 010c 00BF     		nop
 306              	.L12:
 307              		.loc 2 431 12 discriminator 1
 308 010e 054B     		ldr	r3, .L13
 309 0110 1B68     		ldr	r3, [r3]
 310 0112 03F00073 		and	r3, r3, #33554432
 311              		.loc 2 431 11 discriminator 1
 312 0116 002B     		cmp	r3, #0
 313 0118 F9D0     		beq	.L12
 432:Core/Src/stm32f103xx_CMSIS.c **** 
 433:Core/Src/stm32f103xx_CMSIS.c ****     //    :
 434:Core/Src/stm32f103xx_CMSIS.c ****     // RCC->CR == 0x030B5A83
 435:Core/Src/stm32f103xx_CMSIS.c ****     // RCC->CFGR == 0x071D840A
 436:Core/Src/stm32f103xx_CMSIS.c ****     //  ,       
 437:Core/Src/stm32f103xx_CMSIS.c **** }
 314              		.loc 2 437 1
 315 011a 00BF     		nop
 316 011c 00BF     		nop
 317 011e BD46     		mov	sp, r7
 318              		.cfi_def_cfa_register 13
 319              		@ sp needed
 320 0120 80BC     		pop	{r7}
 321              		.cfi_restore 7
 322              		.cfi_def_cfa_offset 0
 323 0122 7047     		bx	lr
 324              	.L14:
 325              		.align	2
 326              	.L13:
 327 0124 00100240 		.word	1073876992
 328 0128 00200240 		.word	1073881088
 329              		.cfi_endproc
 330              	.LFE66:
 332              		.section	.text.CMSIS_SysTick_Timer_init,"ax",%progbits
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 41


 333              		.align	1
 334              		.global	CMSIS_SysTick_Timer_init
 335              		.syntax unified
 336              		.thumb
 337              		.thumb_func
 339              	CMSIS_SysTick_Timer_init:
 340              	.LFB67:
 438:Core/Src/stm32f103xx_CMSIS.c **** /*=========================    ================
 439:Core/Src/stm32f103xx_CMSIS.c **** 
 440:Core/Src/stm32f103xx_CMSIS.c **** /**
 441:Core/Src/stm32f103xx_CMSIS.c ****  *  P.S.        , 
 442:Core/Src/stm32f103xx_CMSIS.c ****  *       (PM0056 STM32F10xxx/20xxx/21xxx/L1xx
 443:Core/Src/stm32f103xx_CMSIS.c ****  *  : https://www.st.com/resource/en/programming_manual/pm0056-stm32f10xxx20xxx21xxxl1x
 444:Core/Src/stm32f103xx_CMSIS.c ****  *   . 4.5 SysTick timer (STK) (. 150),     
 445:Core/Src/stm32f103xx_CMSIS.c ****  */
 446:Core/Src/stm32f103xx_CMSIS.c **** 
 447:Core/Src/stm32f103xx_CMSIS.c **** /*The processor has a 24 - bit system timer, SysTick, that counts down from the reload value to
 448:Core/Src/stm32f103xx_CMSIS.c **** zero, reloads(wraps to) the value in the LOAD register on the next clock edge, then counts
 449:Core/Src/stm32f103xx_CMSIS.c **** down on subsequent clocks.
 450:Core/Src/stm32f103xx_CMSIS.c **** When the processor is halted for debugging the counter does not decrement.*/
 451:Core/Src/stm32f103xx_CMSIS.c **** 
 452:Core/Src/stm32f103xx_CMSIS.c **** /**
 453:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 454:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  SysTick  
 455:Core/Src/stm32f103xx_CMSIS.c ****  *       Delay   HAL_GetTick()
 456:Core/Src/stm32f103xx_CMSIS.c ****  *  PM0056 STM32F10xxx/20xxx/21xxx/L1xxxx Cortex-M3 programming manual/
 457:Core/Src/stm32f103xx_CMSIS.c ****  *  . .4.5 SysTick timer (STK) (. 150)
 458:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 459:Core/Src/stm32f103xx_CMSIS.c ****  */
 460:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_SysTick_Timer_init(void) {
 341              		.loc 2 460 37
 342              		.cfi_startproc
 343              		@ args = 0, pretend = 0, frame = 0
 344              		@ frame_needed = 1, uses_anonymous_args = 0
 345              		@ link register save eliminated.
 346 0000 80B4     		push	{r7}
 347              		.cfi_def_cfa_offset 4
 348              		.cfi_offset 7, -4
 349 0002 00AF     		add	r7, sp, #0
 350              		.cfi_def_cfa_register 7
 461:Core/Src/stm32f103xx_CMSIS.c ****     /* . 4.5.1 SysTick control and status register (STK_CTRL) (. 151)*/
 462:Core/Src/stm32f103xx_CMSIS.c **** 
 463:Core/Src/stm32f103xx_CMSIS.c ****     /**
 464:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 0 ENABLE : Counter enable
 465:Core/Src/stm32f103xx_CMSIS.c ****      *  Enables the counter.When ENABLE is set to 1, the counter loads the RELOAD value from the
 466:Core/Src/stm32f103xx_CMSIS.c ****      *  LOAD register and then counts down.On reaching 0, it sets the COUNTFLAG to 1 and
 467:Core/Src/stm32f103xx_CMSIS.c ****      *  optionally asserts the SysTick depending on the value of TICKINT.It then loads the RELOAD
 468:Core/Src/stm32f103xx_CMSIS.c ****      *  value again, and begins counting.
 469:Core/Src/stm32f103xx_CMSIS.c ****      *  0 : Counter disabled
 470:Core/Src/stm32f103xx_CMSIS.c ****      *  1 : Counter enabled
 471:Core/Src/stm32f103xx_CMSIS.c ****      */
 472:Core/Src/stm32f103xx_CMSIS.c **** 
 473:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_ENABLE_Msk);  //    
 351              		.loc 2 473 5
 352 0004 154B     		ldr	r3, .L16
 353 0006 1B68     		ldr	r3, [r3]
 354 0008 144A     		ldr	r2, .L16
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 42


 355 000a 23F00103 		bic	r3, r3, #1
 356 000e 1360     		str	r3, [r2]
 474:Core/Src/stm32f103xx_CMSIS.c **** 
 475:Core/Src/stm32f103xx_CMSIS.c ****     /**
 476:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 1 TICKINT: SysTick exception request enable
 477:Core/Src/stm32f103xx_CMSIS.c ****      *  0: Counting down to zero does not assert the SysTick exception request
 478:Core/Src/stm32f103xx_CMSIS.c ****      *  1: Counting down to zero to asserts the SysTick exception request.
 479:Core/Src/stm32f103xx_CMSIS.c ****      *  Note: Software can use COUNTFLAG to determine if SysTick has ever counted to zero.
 480:Core/Src/stm32f103xx_CMSIS.c ****      */
 481:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);  //   
 357              		.loc 2 481 5
 358 0010 124B     		ldr	r3, .L16
 359 0012 1B68     		ldr	r3, [r3]
 360 0014 114A     		ldr	r2, .L16
 361 0016 43F00203 		orr	r3, r3, #2
 362 001a 1360     		str	r3, [r2]
 482:Core/Src/stm32f103xx_CMSIS.c ****     //     ,  
 483:Core/Src/stm32f103xx_CMSIS.c **** 
 484:Core/Src/stm32f103xx_CMSIS.c ****     /**
 485:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 2 CLKSOURCE : Clock source selection
 486:Core/Src/stm32f103xx_CMSIS.c ****      *  Selects the clock source.
 487:Core/Src/stm32f103xx_CMSIS.c ****      *  0 : AHB / 8
 488:Core/Src/stm32f103xx_CMSIS.c ****      *  1 : Processor clock(AHB)
 489:Core/Src/stm32f103xx_CMSIS.c ****      */
 490:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);  //   .
 363              		.loc 2 490 5
 364 001c 0F4B     		ldr	r3, .L16
 365 001e 1B68     		ldr	r3, [r3]
 366 0020 0E4A     		ldr	r2, .L16
 367 0022 43F00403 		orr	r3, r3, #4
 368 0026 1360     		str	r3, [r2]
 491:Core/Src/stm32f103xx_CMSIS.c **** 
 492:Core/Src/stm32f103xx_CMSIS.c ****     /**
 493:Core/Src/stm32f103xx_CMSIS.c ****      *  Bit 16 COUNTFLAG:
 494:Core/Src/stm32f103xx_CMSIS.c ****      *  Returns 1 if timer counted to 0 since last time this was read.
 495:Core/Src/stm32f103xx_CMSIS.c ****      */
 496:Core/Src/stm32f103xx_CMSIS.c **** 
 497:Core/Src/stm32f103xx_CMSIS.c ****     /**
 498:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 15:3 Reserved, must be kept cleared.
 499:Core/Src/stm32f103xx_CMSIS.c ****      */
 500:Core/Src/stm32f103xx_CMSIS.c **** 
 501:Core/Src/stm32f103xx_CMSIS.c ****     /* . 4.5.2 SysTick reload value register (STK_LOAD) ( 152)*/
 502:Core/Src/stm32f103xx_CMSIS.c ****     // ,       .
 503:Core/Src/stm32f103xx_CMSIS.c **** 
 504:Core/Src/stm32f103xx_CMSIS.c ****     /**
 505:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 23 : 0 RELOAD[23 : 0] : RELOAD value
 506:Core/Src/stm32f103xx_CMSIS.c ****      *  The LOAD register specifies the start value to load into the VAL register when the counter 
 507:Core/Src/stm32f103xx_CMSIS.c ****      *  enabled and when it reaches 0.
 508:Core/Src/stm32f103xx_CMSIS.c ****      *  Calculating the RELOAD value
 509:Core/Src/stm32f103xx_CMSIS.c ****      *  The RELOAD value can be any value in the range 0x00000001 - 0x00FFFFFF. A start value of
 510:Core/Src/stm32f103xx_CMSIS.c ****      *  0 is possible, but has no effect because the SysTick exception request and COUNTFLAG are
 511:Core/Src/stm32f103xx_CMSIS.c ****      *  activated when counting from 1 to 0.
 512:Core/Src/stm32f103xx_CMSIS.c ****      *  The RELOAD value is calculated according to its use :
 513:Core/Src/stm32f103xx_CMSIS.c ****      *  l To generate a multi - shot timer with a period of N processor clock cycles, use a RELOAD
 514:Core/Src/stm32f103xx_CMSIS.c ****      *  value of N - 1. For example, if the SysTick interrupt is required every 100 clock pulses, s
 515:Core/Src/stm32f103xx_CMSIS.c ****      *  RELOAD to 99.
 516:Core/Src/stm32f103xx_CMSIS.c ****      *  l To deliver a single SysTick interrupt after a delay of N processor clock cycles, use a
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 43


 517:Core/Src/stm32f103xx_CMSIS.c ****      *  RELOAD of value N.For example, if a SysTick interrupt is required after 400 clock
 518:Core/Src/stm32f103xx_CMSIS.c ****      *  pulses, set RELOAD to 400.
 519:Core/Src/stm32f103xx_CMSIS.c ****      */
 520:Core/Src/stm32f103xx_CMSIS.c **** 
 521:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(SysTick->LOAD, SysTick_LOAD_RELOAD_Msk, 71999 << SysTick_LOAD_RELOAD_Pos);  // 
 369              		.loc 2 521 5
 370 0028 0C4B     		ldr	r3, .L16
 371 002a 5B68     		ldr	r3, [r3, #4]
 372 002c 03F07F42 		and	r2, r3, #-16777216
 373 0030 0A49     		ldr	r1, .L16
 374 0032 0B4B     		ldr	r3, .L16+4
 375 0034 1343     		orrs	r3, r3, r2
 376 0036 4B60     		str	r3, [r1, #4]
 522:Core/Src/stm32f103xx_CMSIS.c **** 
 523:Core/Src/stm32f103xx_CMSIS.c ****     /**
 524:Core/Src/stm32f103xx_CMSIS.c ****     Bits 31:24 Reserved, must be kept cleared.
 525:Core/Src/stm32f103xx_CMSIS.c ****     */
 526:Core/Src/stm32f103xx_CMSIS.c **** 
 527:Core/Src/stm32f103xx_CMSIS.c ****     /* . 4.5.3 SysTick current value register (STK_VAL) (. 153)*/
 528:Core/Src/stm32f103xx_CMSIS.c **** 
 529:Core/Src/stm32f103xx_CMSIS.c ****     /**
 530:Core/Src/stm32f103xx_CMSIS.c ****      *  CURRENT[23:0]: Current counter value
 531:Core/Src/stm32f103xx_CMSIS.c ****      *  The VAL register contains the current value of the SysTick counter.
 532:Core/Src/stm32f103xx_CMSIS.c ****      *  Reads return the current value of the SysTick counter.
 533:Core/Src/stm32f103xx_CMSIS.c ****      *  A write of any value clears the field to 0, and also clears the COUNTFLAG bit in the
 534:Core/Src/stm32f103xx_CMSIS.c ****      *  STK_CTRL register to 0
 535:Core/Src/stm32f103xx_CMSIS.c ****      */
 536:Core/Src/stm32f103xx_CMSIS.c **** 
 537:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(SysTick->VAL, SysTick_VAL_CURRENT_Msk, 71999 << SysTick_VAL_CURRENT_Pos);  // 
 377              		.loc 2 537 5
 378 0038 084B     		ldr	r3, .L16
 379 003a 9B68     		ldr	r3, [r3, #8]
 380 003c 03F07F42 		and	r2, r3, #-16777216
 381 0040 0649     		ldr	r1, .L16
 382 0042 074B     		ldr	r3, .L16+4
 383 0044 1343     		orrs	r3, r3, r2
 384 0046 8B60     		str	r3, [r1, #8]
 538:Core/Src/stm32f103xx_CMSIS.c **** 
 539:Core/Src/stm32f103xx_CMSIS.c ****     /*    ,     
 540:Core/Src/stm32f103xx_CMSIS.c **** 
 541:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(SysTick->CTRL, SysTick_CTRL_ENABLE_Msk);  //  
 385              		.loc 2 541 5
 386 0048 044B     		ldr	r3, .L16
 387 004a 1B68     		ldr	r3, [r3]
 388 004c 034A     		ldr	r2, .L16
 389 004e 43F00103 		orr	r3, r3, #1
 390 0052 1360     		str	r3, [r2]
 542:Core/Src/stm32f103xx_CMSIS.c **** }
 391              		.loc 2 542 1
 392 0054 00BF     		nop
 393 0056 BD46     		mov	sp, r7
 394              		.cfi_def_cfa_register 13
 395              		@ sp needed
 396 0058 80BC     		pop	{r7}
 397              		.cfi_restore 7
 398              		.cfi_def_cfa_offset 0
 399 005a 7047     		bx	lr
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 44


 400              	.L17:
 401              		.align	2
 402              	.L16:
 403 005c 10E000E0 		.word	-536813552
 404 0060 3F190100 		.word	71999
 405              		.cfi_endproc
 406              	.LFE67:
 408              		.global	SysTimer_ms
 409              		.section	.bss.SysTimer_ms,"aw",%nobits
 410              		.align	2
 413              	SysTimer_ms:
 414 0000 00000000 		.space	4
 415              		.global	Delay_counter_ms
 416              		.section	.bss.Delay_counter_ms,"aw",%nobits
 417              		.align	2
 420              	Delay_counter_ms:
 421 0000 00000000 		.space	4
 422              		.global	Timeout_counter_ms
 423              		.section	.bss.Timeout_counter_ms,"aw",%nobits
 424              		.align	2
 427              	Timeout_counter_ms:
 428 0000 00000000 		.space	4
 429              		.section	.text.Delay_ms,"ax",%progbits
 430              		.align	1
 431              		.global	Delay_ms
 432              		.syntax unified
 433              		.thumb
 434              		.thumb_func
 436              	Delay_ms:
 437              	.LFB68:
 543:Core/Src/stm32f103xx_CMSIS.c **** 
 544:Core/Src/stm32f103xx_CMSIS.c **** /**
 545:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 546:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  Delay   HAL_GetTick()
 547:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 548:Core/Src/stm32f103xx_CMSIS.c ****  */
 549:Core/Src/stm32f103xx_CMSIS.c **** 
 550:Core/Src/stm32f103xx_CMSIS.c **** volatile uint32_t SysTimer_ms = 0;         // ,  HAL_GetT
 551:Core/Src/stm32f103xx_CMSIS.c **** volatile uint32_t Delay_counter_ms = 0;    //    Delay_ms
 552:Core/Src/stm32f103xx_CMSIS.c **** volatile uint32_t Timeout_counter_ms = 0;  //    
 553:Core/Src/stm32f103xx_CMSIS.c **** 
 554:Core/Src/stm32f103xx_CMSIS.c **** /**
 555:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
 556:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif Delay_ms
 557:Core/Src/stm32f103xx_CMSIS.c ****  *  @param   uint32_t Milliseconds -    
 558:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
 559:Core/Src/stm32f103xx_CMSIS.c ****  */
 560:Core/Src/stm32f103xx_CMSIS.c **** void Delay_ms(uint32_t Milliseconds) {
 438              		.loc 2 560 38
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 8
 441              		@ frame_needed = 1, uses_anonymous_args = 0
 442              		@ link register save eliminated.
 443 0000 80B4     		push	{r7}
 444              		.cfi_def_cfa_offset 4
 445              		.cfi_offset 7, -4
 446 0002 83B0     		sub	sp, sp, #12
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 45


 447              		.cfi_def_cfa_offset 16
 448 0004 00AF     		add	r7, sp, #0
 449              		.cfi_def_cfa_register 7
 450 0006 7860     		str	r0, [r7, #4]
 561:Core/Src/stm32f103xx_CMSIS.c ****     Delay_counter_ms = Milliseconds;
 451              		.loc 2 561 22
 452 0008 064A     		ldr	r2, .L20
 453 000a 7B68     		ldr	r3, [r7, #4]
 454 000c 1360     		str	r3, [r2]
 562:Core/Src/stm32f103xx_CMSIS.c ****     while (Delay_counter_ms != 0);
 455              		.loc 2 562 11
 456 000e 00BF     		nop
 457              	.L19:
 458              		.loc 2 562 29 discriminator 1
 459 0010 044B     		ldr	r3, .L20
 460 0012 1B68     		ldr	r3, [r3]
 461              		.loc 2 562 11 discriminator 1
 462 0014 002B     		cmp	r3, #0
 463 0016 FBD1     		bne	.L19
 563:Core/Src/stm32f103xx_CMSIS.c **** }
 464              		.loc 2 563 1
 465 0018 00BF     		nop
 466 001a 00BF     		nop
 467 001c 0C37     		adds	r7, r7, #12
 468              		.cfi_def_cfa_offset 4
 469 001e BD46     		mov	sp, r7
 470              		.cfi_def_cfa_register 13
 471              		@ sp needed
 472 0020 80BC     		pop	{r7}
 473              		.cfi_restore 7
 474              		.cfi_def_cfa_offset 0
 475 0022 7047     		bx	lr
 476              	.L21:
 477              		.align	2
 478              	.L20:
 479 0024 00000000 		.word	Delay_counter_ms
 480              		.cfi_endproc
 481              	.LFE68:
 483              		.section	.text.SysTick_Handler,"ax",%progbits
 484              		.align	1
 485              		.weak	SysTick_Handler
 486              		.syntax unified
 487              		.thumb
 488              		.thumb_func
 490              	SysTick_Handler:
 491              	.LFB69:
 564:Core/Src/stm32f103xx_CMSIS.c **** 
 565:Core/Src/stm32f103xx_CMSIS.c **** /**
 566:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
 567:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    COUNTFLAG (. . 4.5.1 SysTick control and stat
 568:Core/Src/stm32f103xx_CMSIS.c ****  *   ()     startup
 569:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
 570:Core/Src/stm32f103xx_CMSIS.c ****  */
 571:Core/Src/stm32f103xx_CMSIS.c **** 
 572:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void SysTick_Handler(void) {
 492              		.loc 2 572 35
 493              		.cfi_startproc
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 46


 494              		@ args = 0, pretend = 0, frame = 0
 495              		@ frame_needed = 1, uses_anonymous_args = 0
 496              		@ link register save eliminated.
 497 0000 80B4     		push	{r7}
 498              		.cfi_def_cfa_offset 4
 499              		.cfi_offset 7, -4
 500 0002 00AF     		add	r7, sp, #0
 501              		.cfi_def_cfa_register 7
 573:Core/Src/stm32f103xx_CMSIS.c ****     SysTimer_ms++;
 502              		.loc 2 573 16
 503 0004 0D4B     		ldr	r3, .L26
 504 0006 1B68     		ldr	r3, [r3]
 505 0008 0133     		adds	r3, r3, #1
 506 000a 0C4A     		ldr	r2, .L26
 507 000c 1360     		str	r3, [r2]
 574:Core/Src/stm32f103xx_CMSIS.c **** 
 575:Core/Src/stm32f103xx_CMSIS.c ****     if (Delay_counter_ms) {
 508              		.loc 2 575 9
 509 000e 0C4B     		ldr	r3, .L26+4
 510 0010 1B68     		ldr	r3, [r3]
 511              		.loc 2 575 8
 512 0012 002B     		cmp	r3, #0
 513 0014 04D0     		beq	.L23
 576:Core/Src/stm32f103xx_CMSIS.c ****         Delay_counter_ms--;
 514              		.loc 2 576 25
 515 0016 0A4B     		ldr	r3, .L26+4
 516 0018 1B68     		ldr	r3, [r3]
 517 001a 013B     		subs	r3, r3, #1
 518 001c 084A     		ldr	r2, .L26+4
 519 001e 1360     		str	r3, [r2]
 520              	.L23:
 577:Core/Src/stm32f103xx_CMSIS.c ****     }
 578:Core/Src/stm32f103xx_CMSIS.c ****     if (Timeout_counter_ms) {
 521              		.loc 2 578 9
 522 0020 084B     		ldr	r3, .L26+8
 523 0022 1B68     		ldr	r3, [r3]
 524              		.loc 2 578 8
 525 0024 002B     		cmp	r3, #0
 526 0026 04D0     		beq	.L25
 579:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms--;
 527              		.loc 2 579 27
 528 0028 064B     		ldr	r3, .L26+8
 529 002a 1B68     		ldr	r3, [r3]
 530 002c 013B     		subs	r3, r3, #1
 531 002e 054A     		ldr	r2, .L26+8
 532 0030 1360     		str	r3, [r2]
 533              	.L25:
 580:Core/Src/stm32f103xx_CMSIS.c ****     }
 581:Core/Src/stm32f103xx_CMSIS.c **** 
 582:Core/Src/stm32f103xx_CMSIS.c **** #if defined FreeRTOS_USE
 583:Core/Src/stm32f103xx_CMSIS.c ****     xPortSysTickHandler();
 584:Core/Src/stm32f103xx_CMSIS.c **** #endif
 585:Core/Src/stm32f103xx_CMSIS.c **** }
 534              		.loc 2 585 1
 535 0032 00BF     		nop
 536 0034 BD46     		mov	sp, r7
 537              		.cfi_def_cfa_register 13
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 47


 538              		@ sp needed
 539 0036 80BC     		pop	{r7}
 540              		.cfi_restore 7
 541              		.cfi_def_cfa_offset 0
 542 0038 7047     		bx	lr
 543              	.L27:
 544 003a 00BF     		.align	2
 545              	.L26:
 546 003c 00000000 		.word	SysTimer_ms
 547 0040 00000000 		.word	Delay_counter_ms
 548 0044 00000000 		.word	Timeout_counter_ms
 549              		.cfi_endproc
 550              	.LFE69:
 552              		.section	.text.CMSIS_PC13_OUTPUT_Push_Pull_init,"ax",%progbits
 553              		.align	1
 554              		.global	CMSIS_PC13_OUTPUT_Push_Pull_init
 555              		.syntax unified
 556              		.thumb
 557              		.thumb_func
 559              	CMSIS_PC13_OUTPUT_Push_Pull_init:
 560              	.LFB70:
 586:Core/Src/stm32f103xx_CMSIS.c **** 
 587:Core/Src/stm32f103xx_CMSIS.c **** /*==============================  GPIO =======================================*/
 588:Core/Src/stm32f103xx_CMSIS.c **** /**
 589:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 590:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  GPIO
 591:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .9.2 GPIO registers (. 171)
 592:Core/Src/stm32f103xx_CMSIS.c ****  *    (GPIOs and AFIOs)   
 593:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 594:Core/Src/stm32f103xx_CMSIS.c ****  */
 595:Core/Src/stm32f103xx_CMSIS.c **** 
 596:Core/Src/stm32f103xx_CMSIS.c **** /*  */
 597:Core/Src/stm32f103xx_CMSIS.c **** 
 598:Core/Src/stm32f103xx_CMSIS.c **** /*    */
 599:Core/Src/stm32f103xx_CMSIS.c **** // SET_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPAEN); //  
 600:Core/Src/stm32f103xx_CMSIS.c **** // CLEAR_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPAEN); // 
 601:Core/Src/stm32f103xx_CMSIS.c **** 
 602:Core/Src/stm32f103xx_CMSIS.c **** // SET_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPBEN); //  
 603:Core/Src/stm32f103xx_CMSIS.c **** // CLEAR_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPBEN); // 
 604:Core/Src/stm32f103xx_CMSIS.c **** 
 605:Core/Src/stm32f103xx_CMSIS.c **** // SET_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPCEN); //  
 606:Core/Src/stm32f103xx_CMSIS.c **** // CLEAR_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPCEN); // 
 607:Core/Src/stm32f103xx_CMSIS.c **** 
 608:Core/Src/stm32f103xx_CMSIS.c **** // SET_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPDEN); //  
 609:Core/Src/stm32f103xx_CMSIS.c **** // CLEAR_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPDEN); // 
 610:Core/Src/stm32f103xx_CMSIS.c **** 
 611:Core/Src/stm32f103xx_CMSIS.c **** /**
 612:Core/Src/stm32f103xx_CMSIS.c ****  *     2 :
 613:Core/Src/stm32f103xx_CMSIS.c ****  *  CRL  CRH (.  9.2.1 Port configuration register low (GPIOx_CRL) (x=A..G) (. 171)
 614:Core/Src/stm32f103xx_CMSIS.c ****  *   . 9.2.2 Port configuration register high (GPIOx_CRH) (x=A..G) (. 172))
 615:Core/Src/stm32f103xx_CMSIS.c ****  *  CRL     0  7
 616:Core/Src/stm32f103xx_CMSIS.c ****  *  CRH     8  15
 617:Core/Src/stm32f103xx_CMSIS.c ****  */
 618:Core/Src/stm32f103xx_CMSIS.c **** 
 619:Core/Src/stm32f103xx_CMSIS.c **** /**
 620:Core/Src/stm32f103xx_CMSIS.c ****  *  Bits 29 : 28, 25 : 24,
 621:Core/Src/stm32f103xx_CMSIS.c ****  *  21 : 20, 17 : 16, 13 : 12,
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 48


 622:Core/Src/stm32f103xx_CMSIS.c ****  *  9 : 8, 5 : 4, 1 : 0
 623:Core/Src/stm32f103xx_CMSIS.c ****  *  MODEy[1 : 0] : Port x mode bits(y = 0 .. 7)
 624:Core/Src/stm32f103xx_CMSIS.c ****  *  These bits are written by software to configure the corresponding I / O port.
 625:Core/Src/stm32f103xx_CMSIS.c ****  *  Refer to Table 20 : Port bit configuration table.
 626:Core/Src/stm32f103xx_CMSIS.c ****  *  00 : Input mode(reset state)
 627:Core/Src/stm32f103xx_CMSIS.c ****  *  01 : Output mode, max speed 10 MHz.
 628:Core/Src/stm32f103xx_CMSIS.c ****  *  10 : Output mode, max speed 2 MHz.
 629:Core/Src/stm32f103xx_CMSIS.c ****  *  11 : Output mode, max speed 50 MHz
 630:Core/Src/stm32f103xx_CMSIS.c ****  */
 631:Core/Src/stm32f103xx_CMSIS.c **** 
 632:Core/Src/stm32f103xx_CMSIS.c **** // MODIFY_REG(GPIOC->CRH, GPIO_CRH_MODE13, 0b11 << GPIO_CRH_MODE13_Pos); // GPIOC
 633:Core/Src/stm32f103xx_CMSIS.c **** 
 634:Core/Src/stm32f103xx_CMSIS.c **** /**
 635:Core/Src/stm32f103xx_CMSIS.c ****  *  Bits 31 : 30, 27 : 26,
 636:Core/Src/stm32f103xx_CMSIS.c ****  *  23 : 22, 19 : 18, 15 : 14,
 637:Core/Src/stm32f103xx_CMSIS.c ****  *  11 : 10, 7 : 6, 3 : 2
 638:Core/Src/stm32f103xx_CMSIS.c ****  *  CNFy[1 : 0] : Port x configuration bits(y = 0 .. 7)
 639:Core/Src/stm32f103xx_CMSIS.c ****  *  These bits are written by software to configure the corresponding I / O port.
 640:Core/Src/stm32f103xx_CMSIS.c ****  *  Refer to Table 20 : Port bit configuration table.
 641:Core/Src/stm32f103xx_CMSIS.c ****  *  In input mode(MODE[1 : 0] = 00) :
 642:Core/Src/stm32f103xx_CMSIS.c ****  *  00 : Analog mode
 643:Core/Src/stm32f103xx_CMSIS.c ****  *  01 : Floating input(reset state)
 644:Core/Src/stm32f103xx_CMSIS.c ****  *  10 : Input with pull - up / pull - down
 645:Core/Src/stm32f103xx_CMSIS.c ****  *  11 : Reserved
 646:Core/Src/stm32f103xx_CMSIS.c ****  *  In output mode(MODE[1 : 0] > 00) :
 647:Core/Src/stm32f103xx_CMSIS.c ****  *  00 : General purpose output push - pull
 648:Core/Src/stm32f103xx_CMSIS.c ****  *  01 : General purpose output Open - drain
 649:Core/Src/stm32f103xx_CMSIS.c ****  *  10 : Alternate function output Push - pull
 650:Core/Src/stm32f103xx_CMSIS.c ****  *  11 : Alternate function output Open - drain
 651:Core/Src/stm32f103xx_CMSIS.c ****  */
 652:Core/Src/stm32f103xx_CMSIS.c **** 
 653:Core/Src/stm32f103xx_CMSIS.c **** // ..     Output,    :
 654:Core/Src/stm32f103xx_CMSIS.c **** //   In output mode(MODE[1 : 0] > 00) :
 655:Core/Src/stm32f103xx_CMSIS.c **** //   00 : General purpose output push - pull
 656:Core/Src/stm32f103xx_CMSIS.c **** //   01 : General purpose output Open - drain
 657:Core/Src/stm32f103xx_CMSIS.c **** //   10 : Alternate function output Push - pull
 658:Core/Src/stm32f103xx_CMSIS.c **** //   11 : Alternate function output Open - drain
 659:Core/Src/stm32f103xx_CMSIS.c **** 
 660:Core/Src/stm32f103xx_CMSIS.c **** // MODIFY_REG(GPIOC->CRH, GPIO_CRH_CNF13, 0b00 << GPIO_CRH_CNF13_Pos); // GPIOC 
 661:Core/Src/stm32f103xx_CMSIS.c **** 
 662:Core/Src/stm32f103xx_CMSIS.c **** /*   */
 663:Core/Src/stm32f103xx_CMSIS.c **** 
 664:Core/Src/stm32f103xx_CMSIS.c **** /**
 665:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 666:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  PIN PC13     Push-Pull  
 667:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .9.2 GPIO registers (. 171)
 668:Core/Src/stm32f103xx_CMSIS.c ****  *    (GPIOs and AFIOs)   
 669:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 670:Core/Src/stm32f103xx_CMSIS.c ****  */
 671:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_PC13_OUTPUT_Push_Pull_init(void) {
 561              		.loc 2 671 45
 562              		.cfi_startproc
 563              		@ args = 0, pretend = 0, frame = 0
 564              		@ frame_needed = 1, uses_anonymous_args = 0
 565              		@ link register save eliminated.
 566 0000 80B4     		push	{r7}
 567              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 49


 568              		.cfi_offset 7, -4
 569 0002 00AF     		add	r7, sp, #0
 570              		.cfi_def_cfa_register 7
 672:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPCEN);                             //  
 571              		.loc 2 672 5
 572 0004 0B4B     		ldr	r3, .L29
 573 0006 9B69     		ldr	r3, [r3, #24]
 574 0008 0A4A     		ldr	r2, .L29
 575 000a 43F01003 		orr	r3, r3, #16
 576 000e 9361     		str	r3, [r2, #24]
 673:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOC->CRH, GPIO_CRH_MODE13, 0b10 << GPIO_CRH_MODE13_Pos);  //  GP
 577              		.loc 2 673 5
 578 0010 094B     		ldr	r3, .L29+4
 579 0012 5B68     		ldr	r3, [r3, #4]
 580 0014 23F44013 		bic	r3, r3, #3145728
 581 0018 074A     		ldr	r2, .L29+4
 582 001a 43F40013 		orr	r3, r3, #2097152
 583 001e 5360     		str	r3, [r2, #4]
 674:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOC->CRH, GPIO_CRH_CNF13, 0b00 << GPIO_CRH_CNF13_Pos);    //  GP
 584              		.loc 2 674 5
 585 0020 054B     		ldr	r3, .L29+4
 586 0022 5B68     		ldr	r3, [r3, #4]
 587 0024 044A     		ldr	r2, .L29+4
 588 0026 23F44003 		bic	r3, r3, #12582912
 589 002a 5360     		str	r3, [r2, #4]
 675:Core/Src/stm32f103xx_CMSIS.c **** }
 590              		.loc 2 675 1
 591 002c 00BF     		nop
 592 002e BD46     		mov	sp, r7
 593              		.cfi_def_cfa_register 13
 594              		@ sp needed
 595 0030 80BC     		pop	{r7}
 596              		.cfi_restore 7
 597              		.cfi_def_cfa_offset 0
 598 0032 7047     		bx	lr
 599              	.L30:
 600              		.align	2
 601              	.L29:
 602 0034 00100240 		.word	1073876992
 603 0038 00100140 		.word	1073811456
 604              		.cfi_endproc
 605              	.LFE70:
 607              		.section	.text.CMSIS_GPIO_MODE_Set,"ax",%progbits
 608              		.align	1
 609              		.syntax unified
 610              		.thumb
 611              		.thumb_func
 613              	CMSIS_GPIO_MODE_Set:
 614              	.LFB71:
 676:Core/Src/stm32f103xx_CMSIS.c **** 
 677:Core/Src/stm32f103xx_CMSIS.c **** //  
 678:Core/Src/stm32f103xx_CMSIS.c **** static void CMSIS_GPIO_MODE_Set(GPIO_TypeDef* GPIO, uint8_t GPIO_Pin, uint8_t Reg, uint8_t Data) {
 615              		.loc 2 678 98
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 16
 618              		@ frame_needed = 1, uses_anonymous_args = 0
 619              		@ link register save eliminated.
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 50


 620 0000 80B4     		push	{r7}
 621              		.cfi_def_cfa_offset 4
 622              		.cfi_offset 7, -4
 623 0002 85B0     		sub	sp, sp, #20
 624              		.cfi_def_cfa_offset 24
 625 0004 00AF     		add	r7, sp, #0
 626              		.cfi_def_cfa_register 7
 627 0006 7860     		str	r0, [r7, #4]
 628 0008 0846     		mov	r0, r1
 629 000a 1146     		mov	r1, r2
 630 000c 1A46     		mov	r2, r3
 631 000e 0346     		mov	r3, r0
 632 0010 FB70     		strb	r3, [r7, #3]
 633 0012 0B46     		mov	r3, r1
 634 0014 BB70     		strb	r3, [r7, #2]
 635 0016 1346     		mov	r3, r2
 636 0018 7B70     		strb	r3, [r7, #1]
 679:Core/Src/stm32f103xx_CMSIS.c ****     uint8_t Mode = 0;
 637              		.loc 2 679 13
 638 001a 0023     		movs	r3, #0
 639 001c FB73     		strb	r3, [r7, #15]
 680:Core/Src/stm32f103xx_CMSIS.c ****     switch (Reg) {
 640              		.loc 2 680 5
 641 001e BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 642 0020 002B     		cmp	r3, #0
 643 0022 02D0     		beq	.L32
 644 0024 012B     		cmp	r3, #1
 645 0026 13D0     		beq	.L33
 681:Core/Src/stm32f103xx_CMSIS.c ****         case (0):
 682:Core/Src/stm32f103xx_CMSIS.c ****             Mode = GPIO_Pin * 4;
 683:Core/Src/stm32f103xx_CMSIS.c ****             MODIFY_REG(GPIO->CRL, (0x3UL << Mode), Data << Mode);
 684:Core/Src/stm32f103xx_CMSIS.c ****             break;
 685:Core/Src/stm32f103xx_CMSIS.c ****         case (1):
 686:Core/Src/stm32f103xx_CMSIS.c ****             GPIO_Pin = GPIO_Pin - 8;
 687:Core/Src/stm32f103xx_CMSIS.c ****             Mode = GPIO_Pin * 4;
 688:Core/Src/stm32f103xx_CMSIS.c ****             MODIFY_REG(GPIO->CRH, (0x3UL << Mode), Data << Mode);
 689:Core/Src/stm32f103xx_CMSIS.c ****             break;
 690:Core/Src/stm32f103xx_CMSIS.c ****     }
 691:Core/Src/stm32f103xx_CMSIS.c **** }
 646              		.loc 2 691 1
 647 0028 28E0     		b	.L35
 648              	.L32:
 682:Core/Src/stm32f103xx_CMSIS.c ****             MODIFY_REG(GPIO->CRL, (0x3UL << Mode), Data << Mode);
 649              		.loc 2 682 18
 650 002a FB78     		ldrb	r3, [r7, #3]
 651 002c 9B00     		lsls	r3, r3, #2
 652 002e FB73     		strb	r3, [r7, #15]
 683:Core/Src/stm32f103xx_CMSIS.c ****             break;
 653              		.loc 2 683 13
 654 0030 7B68     		ldr	r3, [r7, #4]
 655 0032 1A68     		ldr	r2, [r3]
 656 0034 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 657 0036 0321     		movs	r1, #3
 658 0038 01FA03F3 		lsl	r3, r1, r3
 659 003c DB43     		mvns	r3, r3
 660 003e 1340     		ands	r3, r3, r2
 661 0040 7978     		ldrb	r1, [r7, #1]	@ zero_extendqisi2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 51


 662 0042 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 663 0044 01FA02F2 		lsl	r2, r1, r2
 664 0048 1A43     		orrs	r2, r2, r3
 665 004a 7B68     		ldr	r3, [r7, #4]
 666 004c 1A60     		str	r2, [r3]
 684:Core/Src/stm32f103xx_CMSIS.c ****         case (1):
 667              		.loc 2 684 13
 668 004e 15E0     		b	.L34
 669              	.L33:
 686:Core/Src/stm32f103xx_CMSIS.c ****             Mode = GPIO_Pin * 4;
 670              		.loc 2 686 22
 671 0050 FB78     		ldrb	r3, [r7, #3]
 672 0052 083B     		subs	r3, r3, #8
 673 0054 FB70     		strb	r3, [r7, #3]
 687:Core/Src/stm32f103xx_CMSIS.c ****             MODIFY_REG(GPIO->CRH, (0x3UL << Mode), Data << Mode);
 674              		.loc 2 687 18
 675 0056 FB78     		ldrb	r3, [r7, #3]
 676 0058 9B00     		lsls	r3, r3, #2
 677 005a FB73     		strb	r3, [r7, #15]
 688:Core/Src/stm32f103xx_CMSIS.c ****             break;
 678              		.loc 2 688 13
 679 005c 7B68     		ldr	r3, [r7, #4]
 680 005e 5A68     		ldr	r2, [r3, #4]
 681 0060 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 682 0062 0321     		movs	r1, #3
 683 0064 01FA03F3 		lsl	r3, r1, r3
 684 0068 DB43     		mvns	r3, r3
 685 006a 1340     		ands	r3, r3, r2
 686 006c 7978     		ldrb	r1, [r7, #1]	@ zero_extendqisi2
 687 006e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 688 0070 01FA02F2 		lsl	r2, r1, r2
 689 0074 1A43     		orrs	r2, r2, r3
 690 0076 7B68     		ldr	r3, [r7, #4]
 691 0078 5A60     		str	r2, [r3, #4]
 689:Core/Src/stm32f103xx_CMSIS.c ****     }
 692              		.loc 2 689 13
 693 007a 00BF     		nop
 694              	.L34:
 695              	.L35:
 696              		.loc 2 691 1
 697 007c 00BF     		nop
 698 007e 1437     		adds	r7, r7, #20
 699              		.cfi_def_cfa_offset 4
 700 0080 BD46     		mov	sp, r7
 701              		.cfi_def_cfa_register 13
 702              		@ sp needed
 703 0082 80BC     		pop	{r7}
 704              		.cfi_restore 7
 705              		.cfi_def_cfa_offset 0
 706 0084 7047     		bx	lr
 707              		.cfi_endproc
 708              	.LFE71:
 710              		.section	.text.CMSIS_GPIO_SPEED_Set,"ax",%progbits
 711              		.align	1
 712              		.syntax unified
 713              		.thumb
 714              		.thumb_func
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 52


 716              	CMSIS_GPIO_SPEED_Set:
 717              	.LFB72:
 692:Core/Src/stm32f103xx_CMSIS.c **** 
 693:Core/Src/stm32f103xx_CMSIS.c **** //  
 694:Core/Src/stm32f103xx_CMSIS.c **** static void CMSIS_GPIO_SPEED_Set(GPIO_TypeDef* GPIO, uint8_t GPIO_Pin, uint8_t Speed) {
 718              		.loc 2 694 87
 719              		.cfi_startproc
 720              		@ args = 0, pretend = 0, frame = 16
 721              		@ frame_needed = 1, uses_anonymous_args = 0
 722 0000 80B5     		push	{r7, lr}
 723              		.cfi_def_cfa_offset 8
 724              		.cfi_offset 7, -8
 725              		.cfi_offset 14, -4
 726 0002 84B0     		sub	sp, sp, #16
 727              		.cfi_def_cfa_offset 24
 728 0004 00AF     		add	r7, sp, #0
 729              		.cfi_def_cfa_register 7
 730 0006 7860     		str	r0, [r7, #4]
 731 0008 0B46     		mov	r3, r1
 732 000a FB70     		strb	r3, [r7, #3]
 733 000c 1346     		mov	r3, r2
 734 000e BB70     		strb	r3, [r7, #2]
 695:Core/Src/stm32f103xx_CMSIS.c ****     uint8_t Reg = 0;
 735              		.loc 2 695 13
 736 0010 0023     		movs	r3, #0
 737 0012 FB73     		strb	r3, [r7, #15]
 696:Core/Src/stm32f103xx_CMSIS.c ****     if (GPIO_Pin < 8) {
 738              		.loc 2 696 8
 739 0014 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 740 0016 072B     		cmp	r3, #7
 741 0018 02D8     		bhi	.L37
 697:Core/Src/stm32f103xx_CMSIS.c ****         Reg = 0;
 742              		.loc 2 697 13
 743 001a 0023     		movs	r3, #0
 744 001c FB73     		strb	r3, [r7, #15]
 745 001e 01E0     		b	.L38
 746              	.L37:
 698:Core/Src/stm32f103xx_CMSIS.c ****     } else {
 699:Core/Src/stm32f103xx_CMSIS.c ****         Reg = 1;
 747              		.loc 2 699 13
 748 0020 0123     		movs	r3, #1
 749 0022 FB73     		strb	r3, [r7, #15]
 750              	.L38:
 700:Core/Src/stm32f103xx_CMSIS.c ****     }
 701:Core/Src/stm32f103xx_CMSIS.c ****     // MODE
 702:Core/Src/stm32f103xx_CMSIS.c ****     if (Speed == GPIO_SPEED_RESERVED) {
 751              		.loc 2 702 8
 752 0024 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 753 0026 002B     		cmp	r3, #0
 754 0028 06D1     		bne	.L39
 703:Core/Src/stm32f103xx_CMSIS.c ****         CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b00);
 755              		.loc 2 703 9
 756 002a FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 757 002c F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 758 002e 0023     		movs	r3, #0
 759 0030 7868     		ldr	r0, [r7, #4]
 760 0032 FFF7FEFF 		bl	CMSIS_GPIO_MODE_Set
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 53


 704:Core/Src/stm32f103xx_CMSIS.c ****     } else if (Speed == GPIO_SPEED_10_MHZ) {
 705:Core/Src/stm32f103xx_CMSIS.c ****         CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b01);
 706:Core/Src/stm32f103xx_CMSIS.c ****     } else if (Speed == GPIO_SPEED_2_MHZ) {
 707:Core/Src/stm32f103xx_CMSIS.c ****         CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b10);
 708:Core/Src/stm32f103xx_CMSIS.c ****     } else if (Speed == GPIO_SPEED_50_MHZ) {
 709:Core/Src/stm32f103xx_CMSIS.c ****         CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b11);
 710:Core/Src/stm32f103xx_CMSIS.c ****     }
 711:Core/Src/stm32f103xx_CMSIS.c **** }
 761              		.loc 2 711 1
 762 0036 1CE0     		b	.L43
 763              	.L39:
 704:Core/Src/stm32f103xx_CMSIS.c ****     } else if (Speed == GPIO_SPEED_10_MHZ) {
 764              		.loc 2 704 15
 765 0038 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 766 003a 012B     		cmp	r3, #1
 767 003c 06D1     		bne	.L41
 705:Core/Src/stm32f103xx_CMSIS.c ****     } else if (Speed == GPIO_SPEED_2_MHZ) {
 768              		.loc 2 705 9
 769 003e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 770 0040 F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 771 0042 0123     		movs	r3, #1
 772 0044 7868     		ldr	r0, [r7, #4]
 773 0046 FFF7FEFF 		bl	CMSIS_GPIO_MODE_Set
 774              		.loc 2 711 1
 775 004a 12E0     		b	.L43
 776              	.L41:
 706:Core/Src/stm32f103xx_CMSIS.c ****         CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b10);
 777              		.loc 2 706 15
 778 004c BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 779 004e 022B     		cmp	r3, #2
 780 0050 06D1     		bne	.L42
 707:Core/Src/stm32f103xx_CMSIS.c ****     } else if (Speed == GPIO_SPEED_50_MHZ) {
 781              		.loc 2 707 9
 782 0052 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 783 0054 F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 784 0056 0223     		movs	r3, #2
 785 0058 7868     		ldr	r0, [r7, #4]
 786 005a FFF7FEFF 		bl	CMSIS_GPIO_MODE_Set
 787              		.loc 2 711 1
 788 005e 08E0     		b	.L43
 789              	.L42:
 708:Core/Src/stm32f103xx_CMSIS.c ****         CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b11);
 790              		.loc 2 708 15
 791 0060 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 792 0062 032B     		cmp	r3, #3
 793 0064 05D1     		bne	.L43
 709:Core/Src/stm32f103xx_CMSIS.c ****     }
 794              		.loc 2 709 9
 795 0066 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 796 0068 F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 797 006a 0323     		movs	r3, #3
 798 006c 7868     		ldr	r0, [r7, #4]
 799 006e FFF7FEFF 		bl	CMSIS_GPIO_MODE_Set
 800              	.L43:
 801              		.loc 2 711 1
 802 0072 00BF     		nop
 803 0074 1037     		adds	r7, r7, #16
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 54


 804              		.cfi_def_cfa_offset 8
 805 0076 BD46     		mov	sp, r7
 806              		.cfi_def_cfa_register 13
 807              		@ sp needed
 808 0078 80BD     		pop	{r7, pc}
 809              		.cfi_endproc
 810              	.LFE72:
 812              		.section	.text.CMSIS_GPIO_CNF_Set,"ax",%progbits
 813              		.align	1
 814              		.syntax unified
 815              		.thumb
 816              		.thumb_func
 818              	CMSIS_GPIO_CNF_Set:
 819              	.LFB73:
 712:Core/Src/stm32f103xx_CMSIS.c **** 
 713:Core/Src/stm32f103xx_CMSIS.c **** //  
 714:Core/Src/stm32f103xx_CMSIS.c **** static void CMSIS_GPIO_CNF_Set(GPIO_TypeDef* GPIO, uint8_t Reg, uint8_t Mode, uint8_t* CNF_Pos) {
 820              		.loc 2 714 97
 821              		.cfi_startproc
 822              		@ args = 0, pretend = 0, frame = 16
 823              		@ frame_needed = 1, uses_anonymous_args = 0
 824              		@ link register save eliminated.
 825 0000 80B4     		push	{r7}
 826              		.cfi_def_cfa_offset 4
 827              		.cfi_offset 7, -4
 828 0002 85B0     		sub	sp, sp, #20
 829              		.cfi_def_cfa_offset 24
 830 0004 00AF     		add	r7, sp, #0
 831              		.cfi_def_cfa_register 7
 832 0006 F860     		str	r0, [r7, #12]
 833 0008 7B60     		str	r3, [r7, #4]
 834 000a 0B46     		mov	r3, r1
 835 000c FB72     		strb	r3, [r7, #11]
 836 000e 1346     		mov	r3, r2
 837 0010 BB72     		strb	r3, [r7, #10]
 715:Core/Src/stm32f103xx_CMSIS.c ****     switch (Reg) {
 838              		.loc 2 715 5
 839 0012 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 840 0014 002B     		cmp	r3, #0
 841 0016 02D0     		beq	.L45
 842 0018 012B     		cmp	r3, #1
 843 001a 12D0     		beq	.L46
 716:Core/Src/stm32f103xx_CMSIS.c ****         case (0):
 717:Core/Src/stm32f103xx_CMSIS.c ****             MODIFY_REG(GPIO->CRL, (0x3UL << *CNF_Pos), Mode << *CNF_Pos);
 718:Core/Src/stm32f103xx_CMSIS.c ****             break;
 719:Core/Src/stm32f103xx_CMSIS.c ****         case (1):
 720:Core/Src/stm32f103xx_CMSIS.c ****             MODIFY_REG(GPIO->CRH, (0x3UL << *CNF_Pos), Mode << *CNF_Pos);
 721:Core/Src/stm32f103xx_CMSIS.c ****     }
 722:Core/Src/stm32f103xx_CMSIS.c **** }
 844              		.loc 2 722 1
 845 001c 21E0     		b	.L48
 846              	.L45:
 717:Core/Src/stm32f103xx_CMSIS.c ****             break;
 847              		.loc 2 717 13
 848 001e FB68     		ldr	r3, [r7, #12]
 849 0020 1A68     		ldr	r2, [r3]
 850 0022 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 55


 851 0024 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 852 0026 1946     		mov	r1, r3
 853 0028 0323     		movs	r3, #3
 854 002a 8B40     		lsls	r3, r3, r1
 855 002c DB43     		mvns	r3, r3
 856 002e 1340     		ands	r3, r3, r2
 857 0030 BA7A     		ldrb	r2, [r7, #10]	@ zero_extendqisi2
 858 0032 7968     		ldr	r1, [r7, #4]
 859 0034 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 860 0036 8A40     		lsls	r2, r2, r1
 861 0038 1A43     		orrs	r2, r2, r3
 862 003a FB68     		ldr	r3, [r7, #12]
 863 003c 1A60     		str	r2, [r3]
 718:Core/Src/stm32f103xx_CMSIS.c ****         case (1):
 864              		.loc 2 718 13
 865 003e 00BF     		nop
 866              		.loc 2 722 1
 867 0040 0FE0     		b	.L48
 868              	.L46:
 720:Core/Src/stm32f103xx_CMSIS.c ****     }
 869              		.loc 2 720 13
 870 0042 FB68     		ldr	r3, [r7, #12]
 871 0044 5A68     		ldr	r2, [r3, #4]
 872 0046 7B68     		ldr	r3, [r7, #4]
 873 0048 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 874 004a 1946     		mov	r1, r3
 875 004c 0323     		movs	r3, #3
 876 004e 8B40     		lsls	r3, r3, r1
 877 0050 DB43     		mvns	r3, r3
 878 0052 1340     		ands	r3, r3, r2
 879 0054 BA7A     		ldrb	r2, [r7, #10]	@ zero_extendqisi2
 880 0056 7968     		ldr	r1, [r7, #4]
 881 0058 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 882 005a 8A40     		lsls	r2, r2, r1
 883 005c 1A43     		orrs	r2, r2, r3
 884 005e FB68     		ldr	r3, [r7, #12]
 885 0060 5A60     		str	r2, [r3, #4]
 886              	.L48:
 887              		.loc 2 722 1
 888 0062 00BF     		nop
 889 0064 1437     		adds	r7, r7, #20
 890              		.cfi_def_cfa_offset 4
 891 0066 BD46     		mov	sp, r7
 892              		.cfi_def_cfa_register 13
 893              		@ sp needed
 894 0068 80BC     		pop	{r7}
 895              		.cfi_restore 7
 896              		.cfi_def_cfa_offset 0
 897 006a 7047     		bx	lr
 898              		.cfi_endproc
 899              	.LFE73:
 901              		.section	.text.CMSIS_GPIO_Reg_Set,"ax",%progbits
 902              		.align	1
 903              		.syntax unified
 904              		.thumb
 905              		.thumb_func
 907              	CMSIS_GPIO_Reg_Set:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 56


 908              	.LFB74:
 723:Core/Src/stm32f103xx_CMSIS.c **** 
 724:Core/Src/stm32f103xx_CMSIS.c **** //  
 725:Core/Src/stm32f103xx_CMSIS.c **** static void CMSIS_GPIO_Reg_Set(GPIO_TypeDef* GPIO, uint8_t* GPIO_Pin, uint8_t Configuration_mode, u
 909              		.loc 2 725 144
 910              		.cfi_startproc
 911              		@ args = 8, pretend = 0, frame = 16
 912              		@ frame_needed = 1, uses_anonymous_args = 0
 913 0000 80B5     		push	{r7, lr}
 914              		.cfi_def_cfa_offset 8
 915              		.cfi_offset 7, -8
 916              		.cfi_offset 14, -4
 917 0002 84B0     		sub	sp, sp, #16
 918              		.cfi_def_cfa_offset 24
 919 0004 00AF     		add	r7, sp, #0
 920              		.cfi_def_cfa_register 7
 921 0006 F860     		str	r0, [r7, #12]
 922 0008 B960     		str	r1, [r7, #8]
 923 000a 1146     		mov	r1, r2
 924 000c 1A46     		mov	r2, r3
 925 000e 0B46     		mov	r3, r1
 926 0010 FB71     		strb	r3, [r7, #7]
 927 0012 1346     		mov	r3, r2
 928 0014 BB71     		strb	r3, [r7, #6]
 726:Core/Src/stm32f103xx_CMSIS.c ****     switch (Configuration_mode) {
 929              		.loc 2 726 5
 930 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 931 0018 022B     		cmp	r3, #2
 932 001a 30D0     		beq	.L50
 933 001c 022B     		cmp	r3, #2
 934 001e 6FDC     		bgt	.L66
 935 0020 002B     		cmp	r3, #0
 936 0022 02D0     		beq	.L52
 937 0024 012B     		cmp	r3, #1
 938 0026 15D0     		beq	.L53
 727:Core/Src/stm32f103xx_CMSIS.c ****         case (GPIO_GENERAL_PURPOSE_OUTPUT):
 728:Core/Src/stm32f103xx_CMSIS.c ****             switch (Type) {
 729:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_OUTPUT_PUSH_PULL):
 730:Core/Src/stm32f103xx_CMSIS.c ****                     CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b00, *(&CNF_Pos));
 731:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 732:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_OUTPUT_OPEN_DRAIN):
 733:Core/Src/stm32f103xx_CMSIS.c ****                     CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b01, *(&CNF_Pos));
 734:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 735:Core/Src/stm32f103xx_CMSIS.c ****             }
 736:Core/Src/stm32f103xx_CMSIS.c ****             break;
 737:Core/Src/stm32f103xx_CMSIS.c ****         case (GPIO_ALTERNATIVE_FUNCTION_OUTPUT):
 738:Core/Src/stm32f103xx_CMSIS.c ****             switch (Type) {
 739:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_OUTPUT_PUSH_PULL):
 740:Core/Src/stm32f103xx_CMSIS.c ****                     CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b10, *(&CNF_Pos));
 741:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 742:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_OUTPUT_OPEN_DRAIN):
 743:Core/Src/stm32f103xx_CMSIS.c ****                     CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b11, *(&CNF_Pos));
 744:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 745:Core/Src/stm32f103xx_CMSIS.c ****             }
 746:Core/Src/stm32f103xx_CMSIS.c ****             break;
 747:Core/Src/stm32f103xx_CMSIS.c ****         case (GPIO_INPUT):
 748:Core/Src/stm32f103xx_CMSIS.c ****             switch (Type) {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 57


 749:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_INPUT_ANALOG):
 750:Core/Src/stm32f103xx_CMSIS.c ****                     CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b00, *(&CNF_Pos));
 751:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 752:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_INPUT_FLOATING):
 753:Core/Src/stm32f103xx_CMSIS.c ****                     CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b01, *(&CNF_Pos));
 754:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 755:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_INPUT_PULL_DOWN):
 756:Core/Src/stm32f103xx_CMSIS.c ****                     CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b10, *(&CNF_Pos));
 757:Core/Src/stm32f103xx_CMSIS.c ****                     CLEAR_BIT(GPIO->ODR, (0x1UL << *GPIO_Pin));
 758:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 759:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_INPUT_PULL_UP):
 760:Core/Src/stm32f103xx_CMSIS.c ****                     CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b10, *(&CNF_Pos));
 761:Core/Src/stm32f103xx_CMSIS.c ****                     SET_BIT(GPIO->ODR, (0x1UL << *GPIO_Pin));
 762:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 763:Core/Src/stm32f103xx_CMSIS.c ****             }
 764:Core/Src/stm32f103xx_CMSIS.c ****             break;
 765:Core/Src/stm32f103xx_CMSIS.c ****     }
 766:Core/Src/stm32f103xx_CMSIS.c **** }
 939              		.loc 2 766 1
 940 0028 6AE0     		b	.L66
 941              	.L52:
 728:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_OUTPUT_PUSH_PULL):
 942              		.loc 2 728 13
 943 002a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 944 002c 002B     		cmp	r3, #0
 945 002e 02D0     		beq	.L54
 946 0030 012B     		cmp	r3, #1
 947 0032 07D0     		beq	.L55
 736:Core/Src/stm32f103xx_CMSIS.c ****         case (GPIO_ALTERNATIVE_FUNCTION_OUTPUT):
 948              		.loc 2 736 13
 949 0034 64E0     		b	.L51
 950              	.L54:
 730:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 951              		.loc 2 730 21
 952 0036 FB69     		ldr	r3, [r7, #28]
 953 0038 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 954 003a 0022     		movs	r2, #0
 955 003c F868     		ldr	r0, [r7, #12]
 956 003e FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 731:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_OUTPUT_OPEN_DRAIN):
 957              		.loc 2 731 21
 958 0042 06E0     		b	.L56
 959              	.L55:
 733:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 960              		.loc 2 733 21
 961 0044 FB69     		ldr	r3, [r7, #28]
 962 0046 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 963 0048 0122     		movs	r2, #1
 964 004a F868     		ldr	r0, [r7, #12]
 965 004c FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 734:Core/Src/stm32f103xx_CMSIS.c ****             }
 966              		.loc 2 734 21
 967 0050 00BF     		nop
 968              	.L56:
 736:Core/Src/stm32f103xx_CMSIS.c ****         case (GPIO_ALTERNATIVE_FUNCTION_OUTPUT):
 969              		.loc 2 736 13
 970 0052 55E0     		b	.L51
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 58


 971              	.L53:
 738:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_OUTPUT_PUSH_PULL):
 972              		.loc 2 738 13
 973 0054 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 974 0056 002B     		cmp	r3, #0
 975 0058 02D0     		beq	.L57
 976 005a 012B     		cmp	r3, #1
 977 005c 07D0     		beq	.L58
 746:Core/Src/stm32f103xx_CMSIS.c ****         case (GPIO_INPUT):
 978              		.loc 2 746 13
 979 005e 4FE0     		b	.L51
 980              	.L57:
 740:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 981              		.loc 2 740 21
 982 0060 FB69     		ldr	r3, [r7, #28]
 983 0062 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 984 0064 0222     		movs	r2, #2
 985 0066 F868     		ldr	r0, [r7, #12]
 986 0068 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 741:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_OUTPUT_OPEN_DRAIN):
 987              		.loc 2 741 21
 988 006c 06E0     		b	.L59
 989              	.L58:
 743:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 990              		.loc 2 743 21
 991 006e FB69     		ldr	r3, [r7, #28]
 992 0070 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 993 0072 0322     		movs	r2, #3
 994 0074 F868     		ldr	r0, [r7, #12]
 995 0076 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 744:Core/Src/stm32f103xx_CMSIS.c ****             }
 996              		.loc 2 744 21
 997 007a 00BF     		nop
 998              	.L59:
 746:Core/Src/stm32f103xx_CMSIS.c ****         case (GPIO_INPUT):
 999              		.loc 2 746 13
 1000 007c 40E0     		b	.L51
 1001              	.L50:
 748:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_INPUT_ANALOG):
 1002              		.loc 2 748 13
 1003 007e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1004 0080 023B     		subs	r3, r3, #2
 1005 0082 032B     		cmp	r3, #3
 1006 0084 3BD8     		bhi	.L67
 1007 0086 01A2     		adr	r2, .L62
 1008 0088 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1009              		.p2align 2
 1010              	.L62:
 1011 008c 9D000000 		.word	.L65+1
 1012 0090 AB000000 		.word	.L64+1
 1013 0094 B9000000 		.word	.L63+1
 1014 0098 DD000000 		.word	.L61+1
 1015              		.p2align 1
 1016              	.L65:
 750:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 1017              		.loc 2 750 21
 1018 009c FB69     		ldr	r3, [r7, #28]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 59


 1019 009e 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1020 00a0 0022     		movs	r2, #0
 1021 00a2 F868     		ldr	r0, [r7, #12]
 1022 00a4 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 751:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_INPUT_FLOATING):
 1023              		.loc 2 751 21
 1024 00a8 29E0     		b	.L60
 1025              	.L64:
 753:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 1026              		.loc 2 753 21
 1027 00aa FB69     		ldr	r3, [r7, #28]
 1028 00ac 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1029 00ae 0122     		movs	r2, #1
 1030 00b0 F868     		ldr	r0, [r7, #12]
 1031 00b2 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 754:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_INPUT_PULL_DOWN):
 1032              		.loc 2 754 21
 1033 00b6 22E0     		b	.L60
 1034              	.L63:
 756:Core/Src/stm32f103xx_CMSIS.c ****                     CLEAR_BIT(GPIO->ODR, (0x1UL << *GPIO_Pin));
 1035              		.loc 2 756 21
 1036 00b8 FB69     		ldr	r3, [r7, #28]
 1037 00ba 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1038 00bc 0222     		movs	r2, #2
 1039 00be F868     		ldr	r0, [r7, #12]
 1040 00c0 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 757:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 1041              		.loc 2 757 21
 1042 00c4 FB68     		ldr	r3, [r7, #12]
 1043 00c6 DA68     		ldr	r2, [r3, #12]
 1044 00c8 BB68     		ldr	r3, [r7, #8]
 1045 00ca 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1046 00cc 1946     		mov	r1, r3
 1047 00ce 0123     		movs	r3, #1
 1048 00d0 8B40     		lsls	r3, r3, r1
 1049 00d2 DB43     		mvns	r3, r3
 1050 00d4 1A40     		ands	r2, r2, r3
 1051 00d6 FB68     		ldr	r3, [r7, #12]
 1052 00d8 DA60     		str	r2, [r3, #12]
 758:Core/Src/stm32f103xx_CMSIS.c ****                 case (GPIO_INPUT_PULL_UP):
 1053              		.loc 2 758 21
 1054 00da 10E0     		b	.L60
 1055              	.L61:
 760:Core/Src/stm32f103xx_CMSIS.c ****                     SET_BIT(GPIO->ODR, (0x1UL << *GPIO_Pin));
 1056              		.loc 2 760 21
 1057 00dc FB69     		ldr	r3, [r7, #28]
 1058 00de 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1059 00e0 0222     		movs	r2, #2
 1060 00e2 F868     		ldr	r0, [r7, #12]
 1061 00e4 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 761:Core/Src/stm32f103xx_CMSIS.c ****                     break;
 1062              		.loc 2 761 21
 1063 00e8 FB68     		ldr	r3, [r7, #12]
 1064 00ea DA68     		ldr	r2, [r3, #12]
 1065 00ec BB68     		ldr	r3, [r7, #8]
 1066 00ee 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1067 00f0 1946     		mov	r1, r3
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 60


 1068 00f2 0123     		movs	r3, #1
 1069 00f4 8B40     		lsls	r3, r3, r1
 1070 00f6 1A43     		orrs	r2, r2, r3
 1071 00f8 FB68     		ldr	r3, [r7, #12]
 1072 00fa DA60     		str	r2, [r3, #12]
 762:Core/Src/stm32f103xx_CMSIS.c ****             }
 1073              		.loc 2 762 21
 1074 00fc 00BF     		nop
 1075              	.L60:
 1076              	.L67:
 764:Core/Src/stm32f103xx_CMSIS.c ****     }
 1077              		.loc 2 764 13
 1078 00fe 00BF     		nop
 1079              	.L51:
 1080              	.L66:
 1081              		.loc 2 766 1
 1082 0100 00BF     		nop
 1083 0102 1037     		adds	r7, r7, #16
 1084              		.cfi_def_cfa_offset 8
 1085 0104 BD46     		mov	sp, r7
 1086              		.cfi_def_cfa_register 13
 1087              		@ sp needed
 1088 0106 80BD     		pop	{r7, pc}
 1089              		.cfi_endproc
 1090              	.LFE74:
 1092              		.section	.text.CMSIS_GPIO_init,"ax",%progbits
 1093              		.align	1
 1094              		.global	CMSIS_GPIO_init
 1095              		.syntax unified
 1096              		.thumb
 1097              		.thumb_func
 1099              	CMSIS_GPIO_init:
 1100              	.LFB75:
 767:Core/Src/stm32f103xx_CMSIS.c **** 
 768:Core/Src/stm32f103xx_CMSIS.c **** /**
 769:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 770:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif   GPIO
 771:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .9.2 GPIO registers (. 171)
 772:Core/Src/stm32f103xx_CMSIS.c ****  *    (GPIOs and AFIOs)   
 773:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *GPIO -  GPIO(A, B, C, D, E)
 774:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  GPIO_Pin -   0-15
 775:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Congiguration_mode: GPIO_GENERAL_PURPOSE_OUTPUT, GPIO_ALTERNATIVE_FUNCTION_OUTPUT, GPIO
 776:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Type: GPIO_OUTPUT_PUSH_PULL,
 777:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_OUTPUT_OPEN_DRAIN,
 778:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_INPUT_ANALOG,
 779:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_INPUT_FLOATING,
 780:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_INPUT_PULL_DOWN,
 781:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_INPUT_PULL_UP
 782:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Speed: GPIO_SPEED_RESERVED,
 783:Core/Src/stm32f103xx_CMSIS.c ****  *		           GPIO_SPEED_10_MHZ,
 784:Core/Src/stm32f103xx_CMSIS.c ****  *		           GPIO_SPEED_2_MHZ,
 785:Core/Src/stm32f103xx_CMSIS.c ****  *		           GPIO_SPEED_50_MHZ
 786:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 787:Core/Src/stm32f103xx_CMSIS.c ****  */
 788:Core/Src/stm32f103xx_CMSIS.c **** 
 789:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_GPIO_init(GPIO_TypeDef* GPIO, uint8_t GPIO_Pin, uint8_t Configuration_mode, uint8_t Type
 1101              		.loc 2 789 117
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 61


 1102              		.cfi_startproc
 1103              		@ args = 4, pretend = 0, frame = 16
 1104              		@ frame_needed = 1, uses_anonymous_args = 0
 1105 0000 80B5     		push	{r7, lr}
 1106              		.cfi_def_cfa_offset 8
 1107              		.cfi_offset 7, -8
 1108              		.cfi_offset 14, -4
 1109 0002 86B0     		sub	sp, sp, #24
 1110              		.cfi_def_cfa_offset 32
 1111 0004 02AF     		add	r7, sp, #8
 1112              		.cfi_def_cfa 7, 24
 1113 0006 7860     		str	r0, [r7, #4]
 1114 0008 0846     		mov	r0, r1
 1115 000a 1146     		mov	r1, r2
 1116 000c 1A46     		mov	r2, r3
 1117 000e 0346     		mov	r3, r0
 1118 0010 FB70     		strb	r3, [r7, #3]
 1119 0012 0B46     		mov	r3, r1
 1120 0014 BB70     		strb	r3, [r7, #2]
 1121 0016 1346     		mov	r3, r2
 1122 0018 7B70     		strb	r3, [r7, #1]
 790:Core/Src/stm32f103xx_CMSIS.c ****     uint8_t CNF_Pos = 0;
 1123              		.loc 2 790 13
 1124 001a 0023     		movs	r3, #0
 1125 001c FB73     		strb	r3, [r7, #15]
 791:Core/Src/stm32f103xx_CMSIS.c ****     if (GPIO == GPIOA) {
 1126              		.loc 2 791 8
 1127 001e 7B68     		ldr	r3, [r7, #4]
 1128 0020 354A     		ldr	r2, .L77
 1129 0022 9342     		cmp	r3, r2
 1130 0024 06D1     		bne	.L69
 792:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);  //   
 1131              		.loc 2 792 9
 1132 0026 354B     		ldr	r3, .L77+4
 1133 0028 9B69     		ldr	r3, [r3, #24]
 1134 002a 344A     		ldr	r2, .L77+4
 1135 002c 43F00403 		orr	r3, r3, #4
 1136 0030 9361     		str	r3, [r2, #24]
 1137 0032 2AE0     		b	.L70
 1138              	.L69:
 793:Core/Src/stm32f103xx_CMSIS.c ****     } else if (GPIO == GPIOB) {
 1139              		.loc 2 793 15
 1140 0034 7B68     		ldr	r3, [r7, #4]
 1141 0036 324A     		ldr	r2, .L77+8
 1142 0038 9342     		cmp	r3, r2
 1143 003a 06D1     		bne	.L71
 794:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN);  //   
 1144              		.loc 2 794 9
 1145 003c 2F4B     		ldr	r3, .L77+4
 1146 003e 9B69     		ldr	r3, [r3, #24]
 1147 0040 2E4A     		ldr	r2, .L77+4
 1148 0042 43F00803 		orr	r3, r3, #8
 1149 0046 9361     		str	r3, [r2, #24]
 1150 0048 1FE0     		b	.L70
 1151              	.L71:
 795:Core/Src/stm32f103xx_CMSIS.c ****     } else if (GPIO == GPIOC) {
 1152              		.loc 2 795 15
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 62


 1153 004a 7B68     		ldr	r3, [r7, #4]
 1154 004c 2D4A     		ldr	r2, .L77+12
 1155 004e 9342     		cmp	r3, r2
 1156 0050 06D1     		bne	.L72
 796:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPCEN);  //   
 1157              		.loc 2 796 9
 1158 0052 2A4B     		ldr	r3, .L77+4
 1159 0054 9B69     		ldr	r3, [r3, #24]
 1160 0056 294A     		ldr	r2, .L77+4
 1161 0058 43F01003 		orr	r3, r3, #16
 1162 005c 9361     		str	r3, [r2, #24]
 1163 005e 14E0     		b	.L70
 1164              	.L72:
 797:Core/Src/stm32f103xx_CMSIS.c ****     } else if (GPIO == GPIOD) {
 1165              		.loc 2 797 15
 1166 0060 7B68     		ldr	r3, [r7, #4]
 1167 0062 294A     		ldr	r2, .L77+16
 1168 0064 9342     		cmp	r3, r2
 1169 0066 06D1     		bne	.L73
 798:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPDEN);  //   
 1170              		.loc 2 798 9
 1171 0068 244B     		ldr	r3, .L77+4
 1172 006a 9B69     		ldr	r3, [r3, #24]
 1173 006c 234A     		ldr	r2, .L77+4
 1174 006e 43F02003 		orr	r3, r3, #32
 1175 0072 9361     		str	r3, [r2, #24]
 1176 0074 09E0     		b	.L70
 1177              	.L73:
 799:Core/Src/stm32f103xx_CMSIS.c ****     } else if (GPIO == GPIOE) {
 1178              		.loc 2 799 15
 1179 0076 7B68     		ldr	r3, [r7, #4]
 1180 0078 244A     		ldr	r2, .L77+20
 1181 007a 9342     		cmp	r3, r2
 1182 007c 05D1     		bne	.L70
 800:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPEEN);  //   
 1183              		.loc 2 800 9
 1184 007e 1F4B     		ldr	r3, .L77+4
 1185 0080 9B69     		ldr	r3, [r3, #24]
 1186 0082 1E4A     		ldr	r2, .L77+4
 1187 0084 43F04003 		orr	r3, r3, #64
 1188 0088 9361     		str	r3, [r2, #24]
 1189              	.L70:
 801:Core/Src/stm32f103xx_CMSIS.c ****     }
 802:Core/Src/stm32f103xx_CMSIS.c **** 
 803:Core/Src/stm32f103xx_CMSIS.c ****     CMSIS_GPIO_SPEED_Set(GPIO, GPIO_Pin, Speed);
 1190              		.loc 2 803 5
 1191 008a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1192 008c 3A7E     		ldrb	r2, [r7, #24]	@ zero_extendqisi2
 1193 008e 1946     		mov	r1, r3
 1194 0090 7868     		ldr	r0, [r7, #4]
 1195 0092 FFF7FEFF 		bl	CMSIS_GPIO_SPEED_Set
 804:Core/Src/stm32f103xx_CMSIS.c **** 
 805:Core/Src/stm32f103xx_CMSIS.c ****     if (GPIO_Pin < 8) {
 1196              		.loc 2 805 18
 1197 0096 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1198              		.loc 2 805 8
 1199 0098 072B     		cmp	r3, #7
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 63


 1200 009a 12D8     		bhi	.L74
 806:Core/Src/stm32f103xx_CMSIS.c ****         CNF_Pos = (GPIO_Pin * 4) + 2;
 1201              		.loc 2 806 34
 1202 009c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1203 009e 9B00     		lsls	r3, r3, #2
 1204 00a0 DBB2     		uxtb	r3, r3
 1205 00a2 0233     		adds	r3, r3, #2
 1206 00a4 DBB2     		uxtb	r3, r3
 1207              		.loc 2 806 17
 1208 00a6 FB73     		strb	r3, [r7, #15]
 807:Core/Src/stm32f103xx_CMSIS.c ****         CMSIS_GPIO_Reg_Set(GPIO, (uint8_t*)&GPIO_Pin, Configuration_mode, Type, 0, &CNF_Pos);
 1209              		.loc 2 807 9
 1210 00a8 7878     		ldrb	r0, [r7, #1]	@ zero_extendqisi2
 1211 00aa BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 1212 00ac F91C     		adds	r1, r7, #3
 1213 00ae 07F10F03 		add	r3, r7, #15
 1214 00b2 0193     		str	r3, [sp, #4]
 1215 00b4 0023     		movs	r3, #0
 1216 00b6 0093     		str	r3, [sp]
 1217 00b8 0346     		mov	r3, r0
 1218 00ba 7868     		ldr	r0, [r7, #4]
 1219 00bc FFF7FEFF 		bl	CMSIS_GPIO_Reg_Set
 808:Core/Src/stm32f103xx_CMSIS.c ****     } else {
 809:Core/Src/stm32f103xx_CMSIS.c ****         GPIO_Pin = GPIO_Pin - 8;
 810:Core/Src/stm32f103xx_CMSIS.c ****         CNF_Pos = (GPIO_Pin * 4) + 2;
 811:Core/Src/stm32f103xx_CMSIS.c ****         CMSIS_GPIO_Reg_Set(GPIO, (uint8_t*)&GPIO_Pin, Configuration_mode, Type, 1, &CNF_Pos);
 812:Core/Src/stm32f103xx_CMSIS.c ****     }
 813:Core/Src/stm32f103xx_CMSIS.c **** }
 1220              		.loc 2 813 1
 1221 00c0 15E0     		b	.L76
 1222              	.L74:
 809:Core/Src/stm32f103xx_CMSIS.c ****         CNF_Pos = (GPIO_Pin * 4) + 2;
 1223              		.loc 2 809 29
 1224 00c2 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1225 00c4 083B     		subs	r3, r3, #8
 1226 00c6 DBB2     		uxtb	r3, r3
 809:Core/Src/stm32f103xx_CMSIS.c ****         CNF_Pos = (GPIO_Pin * 4) + 2;
 1227              		.loc 2 809 18
 1228 00c8 FB70     		strb	r3, [r7, #3]
 810:Core/Src/stm32f103xx_CMSIS.c ****         CMSIS_GPIO_Reg_Set(GPIO, (uint8_t*)&GPIO_Pin, Configuration_mode, Type, 1, &CNF_Pos);
 1229              		.loc 2 810 34
 1230 00ca FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1231 00cc 9B00     		lsls	r3, r3, #2
 1232 00ce DBB2     		uxtb	r3, r3
 1233 00d0 0233     		adds	r3, r3, #2
 1234 00d2 DBB2     		uxtb	r3, r3
 810:Core/Src/stm32f103xx_CMSIS.c ****         CMSIS_GPIO_Reg_Set(GPIO, (uint8_t*)&GPIO_Pin, Configuration_mode, Type, 1, &CNF_Pos);
 1235              		.loc 2 810 17
 1236 00d4 FB73     		strb	r3, [r7, #15]
 811:Core/Src/stm32f103xx_CMSIS.c ****     }
 1237              		.loc 2 811 9
 1238 00d6 7878     		ldrb	r0, [r7, #1]	@ zero_extendqisi2
 1239 00d8 BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 1240 00da F91C     		adds	r1, r7, #3
 1241 00dc 07F10F03 		add	r3, r7, #15
 1242 00e0 0193     		str	r3, [sp, #4]
 1243 00e2 0123     		movs	r3, #1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 64


 1244 00e4 0093     		str	r3, [sp]
 1245 00e6 0346     		mov	r3, r0
 1246 00e8 7868     		ldr	r0, [r7, #4]
 1247 00ea FFF7FEFF 		bl	CMSIS_GPIO_Reg_Set
 1248              	.L76:
 1249              		.loc 2 813 1
 1250 00ee 00BF     		nop
 1251 00f0 1037     		adds	r7, r7, #16
 1252              		.cfi_def_cfa_offset 8
 1253 00f2 BD46     		mov	sp, r7
 1254              		.cfi_def_cfa_register 13
 1255              		@ sp needed
 1256 00f4 80BD     		pop	{r7, pc}
 1257              	.L78:
 1258 00f6 00BF     		.align	2
 1259              	.L77:
 1260 00f8 00080140 		.word	1073809408
 1261 00fc 00100240 		.word	1073876992
 1262 0100 000C0140 		.word	1073810432
 1263 0104 00100140 		.word	1073811456
 1264 0108 00140140 		.word	1073812480
 1265 010c 00180140 		.word	1073813504
 1266              		.cfi_endproc
 1267              	.LFE75:
 1269              		.section	.text.CMSIS_Blink_PC13,"ax",%progbits
 1270              		.align	1
 1271              		.global	CMSIS_Blink_PC13
 1272              		.syntax unified
 1273              		.thumb
 1274              		.thumb_func
 1276              	CMSIS_Blink_PC13:
 1277              	.LFB76:
 814:Core/Src/stm32f103xx_CMSIS.c **** 
 815:Core/Src/stm32f103xx_CMSIS.c **** /**
 816:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 817:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif Blink PIN PC13     Push-Pull
 818:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 819:Core/Src/stm32f103xx_CMSIS.c ****  */
 820:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_Blink_PC13(uint32_t ms) {
 1278              		.loc 2 820 36
 1279              		.cfi_startproc
 1280              		@ args = 0, pretend = 0, frame = 8
 1281              		@ frame_needed = 1, uses_anonymous_args = 0
 1282 0000 80B5     		push	{r7, lr}
 1283              		.cfi_def_cfa_offset 8
 1284              		.cfi_offset 7, -8
 1285              		.cfi_offset 14, -4
 1286 0002 82B0     		sub	sp, sp, #8
 1287              		.cfi_def_cfa_offset 16
 1288 0004 00AF     		add	r7, sp, #0
 1289              		.cfi_def_cfa_register 7
 1290 0006 7860     		str	r0, [r7, #4]
 821:Core/Src/stm32f103xx_CMSIS.c ****     GPIOC->BSRR = GPIO_BSRR_BR13;
 1291              		.loc 2 821 10
 1292 0008 084B     		ldr	r3, .L80
 1293              		.loc 2 821 17
 1294 000a 4FF00052 		mov	r2, #536870912
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 65


 1295 000e 1A61     		str	r2, [r3, #16]
 822:Core/Src/stm32f103xx_CMSIS.c ****     Delay_ms(ms);
 1296              		.loc 2 822 5
 1297 0010 7868     		ldr	r0, [r7, #4]
 1298 0012 FFF7FEFF 		bl	Delay_ms
 823:Core/Src/stm32f103xx_CMSIS.c ****     GPIOC->BSRR = GPIO_BSRR_BS13;
 1299              		.loc 2 823 10
 1300 0016 054B     		ldr	r3, .L80
 1301              		.loc 2 823 17
 1302 0018 4FF40052 		mov	r2, #8192
 1303 001c 1A61     		str	r2, [r3, #16]
 824:Core/Src/stm32f103xx_CMSIS.c ****     Delay_ms(ms);
 1304              		.loc 2 824 5
 1305 001e 7868     		ldr	r0, [r7, #4]
 1306 0020 FFF7FEFF 		bl	Delay_ms
 825:Core/Src/stm32f103xx_CMSIS.c **** }
 1307              		.loc 2 825 1
 1308 0024 00BF     		nop
 1309 0026 0837     		adds	r7, r7, #8
 1310              		.cfi_def_cfa_offset 8
 1311 0028 BD46     		mov	sp, r7
 1312              		.cfi_def_cfa_register 13
 1313              		@ sp needed
 1314 002a 80BD     		pop	{r7, pc}
 1315              	.L81:
 1316              		.align	2
 1317              	.L80:
 1318 002c 00100140 		.word	1073811456
 1319              		.cfi_endproc
 1320              	.LFE76:
 1322              		.section	.text.CMSIS_PA8_MCO_init,"ax",%progbits
 1323              		.align	1
 1324              		.global	CMSIS_PA8_MCO_init
 1325              		.syntax unified
 1326              		.thumb
 1327              		.thumb_func
 1329              	CMSIS_PA8_MCO_init:
 1330              	.LFB77:
 826:Core/Src/stm32f103xx_CMSIS.c **** 
 827:Core/Src/stm32f103xx_CMSIS.c **** /**
 828:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 829:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  MCO c    PA8
 830:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .9.2 GPIO registers (. 171)
 831:Core/Src/stm32f103xx_CMSIS.c ****  *    (GPIOs and AFIOs)   
 832:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 833:Core/Src/stm32f103xx_CMSIS.c ****  */
 834:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_PA8_MCO_init(void) {
 1331              		.loc 2 834 31
 1332              		.cfi_startproc
 1333              		@ args = 0, pretend = 0, frame = 0
 1334              		@ frame_needed = 1, uses_anonymous_args = 0
 1335              		@ link register save eliminated.
 1336 0000 80B4     		push	{r7}
 1337              		.cfi_def_cfa_offset 4
 1338              		.cfi_offset 7, -4
 1339 0002 00AF     		add	r7, sp, #0
 1340              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 66


 835:Core/Src/stm32f103xx_CMSIS.c ****     //  MCO      RC
 836:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO, RCC_CFGR_MCO_PLLCLK_DIV2);       //   
 1341              		.loc 2 836 5
 1342 0004 0E4B     		ldr	r3, .L83
 1343 0006 5B68     		ldr	r3, [r3, #4]
 1344 0008 0D4A     		ldr	r2, .L83
 1345 000a 43F0E063 		orr	r3, r3, #117440512
 1346 000e 5360     		str	r3, [r2, #4]
 837:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);                           //  
 1347              		.loc 2 837 5
 1348 0010 0B4B     		ldr	r3, .L83
 1349 0012 9B69     		ldr	r3, [r3, #24]
 1350 0014 0A4A     		ldr	r2, .L83
 1351 0016 43F00403 		orr	r3, r3, #4
 1352 001a 9361     		str	r3, [r2, #24]
 838:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE8, 0b11 << GPIO_CRH_MODE8_Pos);  //  GPIO
 1353              		.loc 2 838 5
 1354 001c 094B     		ldr	r3, .L83+4
 1355 001e 5B68     		ldr	r3, [r3, #4]
 1356 0020 084A     		ldr	r2, .L83+4
 1357 0022 43F00303 		orr	r3, r3, #3
 1358 0026 5360     		str	r3, [r2, #4]
 839:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF8, 0b10 << GPIO_CRH_CNF8_Pos);    //  GPIO
 1359              		.loc 2 839 5
 1360 0028 064B     		ldr	r3, .L83+4
 1361 002a 5B68     		ldr	r3, [r3, #4]
 1362 002c 23F00C03 		bic	r3, r3, #12
 1363 0030 044A     		ldr	r2, .L83+4
 1364 0032 43F00803 		orr	r3, r3, #8
 1365 0036 5360     		str	r3, [r2, #4]
 840:Core/Src/stm32f103xx_CMSIS.c **** }
 1366              		.loc 2 840 1
 1367 0038 00BF     		nop
 1368 003a BD46     		mov	sp, r7
 1369              		.cfi_def_cfa_register 13
 1370              		@ sp needed
 1371 003c 80BC     		pop	{r7}
 1372              		.cfi_restore 7
 1373              		.cfi_def_cfa_offset 0
 1374 003e 7047     		bx	lr
 1375              	.L84:
 1376              		.align	2
 1377              	.L83:
 1378 0040 00100240 		.word	1073876992
 1379 0044 00080140 		.word	1073809408
 1380              		.cfi_endproc
 1381              	.LFE77:
 1383              		.section	.text.CMSIS_RCC_AFIO_enable,"ax",%progbits
 1384              		.align	1
 1385              		.global	CMSIS_RCC_AFIO_enable
 1386              		.syntax unified
 1387              		.thumb
 1388              		.thumb_func
 1390              	CMSIS_RCC_AFIO_enable:
 1391              	.LFB78:
 841:Core/Src/stm32f103xx_CMSIS.c **** 
 842:Core/Src/stm32f103xx_CMSIS.c **** /*================================  EXTI =======================================*/
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 67


 843:Core/Src/stm32f103xx_CMSIS.c **** 
 844:Core/Src/stm32f103xx_CMSIS.c **** /**
 845:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 846:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  EXTI.
 847:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. . 10 Interrupts and events (. 197)
 848:Core/Src/stm32f103xx_CMSIS.c ****  *     ,    EXTI  
 849:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 850:Core/Src/stm32f103xx_CMSIS.c ****  */
 851:Core/Src/stm32f103xx_CMSIS.c **** 
 852:Core/Src/stm32f103xx_CMSIS.c **** //  10.1.1 SysTick calibration value register
 853:Core/Src/stm32f103xx_CMSIS.c **** //  The SysTick calibration value is set to 9000, which gives a reference time base of 1 ms with
 854:Core/Src/stm32f103xx_CMSIS.c **** //  the SysTick clock set to 9 MHz(max HCLK / 8).
 855:Core/Src/stm32f103xx_CMSIS.c **** //        9 MHz, ..    
 856:Core/Src/stm32f103xx_CMSIS.c **** 
 857:Core/Src/stm32f103xx_CMSIS.c **** //    10.1.2 Interrupt and exception vectors   
 858:Core/Src/stm32f103xx_CMSIS.c **** //        startup_stm32f1
 859:Core/Src/stm32f103xx_CMSIS.c **** //  . Figure 21. External interrupt/event GPIO mapping (. 210)
 860:Core/Src/stm32f103xx_CMSIS.c **** //      EXTI 0-15.
 861:Core/Src/stm32f103xx_CMSIS.c **** //      .
 862:Core/Src/stm32f103xx_CMSIS.c **** //     EXTI     
 863:Core/Src/stm32f103xx_CMSIS.c **** //  : EXTI0.    ,  PA0,  PB0,
 864:Core/Src/stm32f103xx_CMSIS.c **** //     . 210  :
 865:Core/Src/stm32f103xx_CMSIS.c **** 
 866:Core/Src/stm32f103xx_CMSIS.c **** /**
 867:Core/Src/stm32f103xx_CMSIS.c ****  *  1. To configure the AFIO_EXTICRx for the mapping of external interrupt/event lines onto GPIOs, 
 868:Core/Src/stm32f103xx_CMSIS.c ****  *  clock should first be enabled. Refer to Section 7.3.7: APB2 peripheral clock enable register
 869:Core/Src/stm32f103xx_CMSIS.c ****  *  (RCC_APB2ENR) for low-, medium-, high- and XL-density devices and, to Section 8.3.7: APB2 perip
 870:Core/Src/stm32f103xx_CMSIS.c ****  *  clock enable register (RCC_APB2ENR) for connectivity line devices.
 871:Core/Src/stm32f103xx_CMSIS.c ****  */
 872:Core/Src/stm32f103xx_CMSIS.c **** 
 873:Core/Src/stm32f103xx_CMSIS.c **** //   ,  ,     EXTI 
 874:Core/Src/stm32f103xx_CMSIS.c **** 
 875:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_RCC_AFIO_enable(void) {
 1392              		.loc 2 875 34
 1393              		.cfi_startproc
 1394              		@ args = 0, pretend = 0, frame = 0
 1395              		@ frame_needed = 1, uses_anonymous_args = 0
 1396              		@ link register save eliminated.
 1397 0000 80B4     		push	{r7}
 1398              		.cfi_def_cfa_offset 4
 1399              		.cfi_offset 7, -4
 1400 0002 00AF     		add	r7, sp, #0
 1401              		.cfi_def_cfa_register 7
 876:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);  //   
 1402              		.loc 2 876 5
 1403 0004 044B     		ldr	r3, .L86
 1404 0006 9B69     		ldr	r3, [r3, #24]
 1405 0008 034A     		ldr	r2, .L86
 1406 000a 43F00103 		orr	r3, r3, #1
 1407 000e 9361     		str	r3, [r2, #24]
 877:Core/Src/stm32f103xx_CMSIS.c **** }
 1408              		.loc 2 877 1
 1409 0010 00BF     		nop
 1410 0012 BD46     		mov	sp, r7
 1411              		.cfi_def_cfa_register 13
 1412              		@ sp needed
 1413 0014 80BC     		pop	{r7}
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 68


 1414              		.cfi_restore 7
 1415              		.cfi_def_cfa_offset 0
 1416 0016 7047     		bx	lr
 1417              	.L87:
 1418              		.align	2
 1419              	.L86:
 1420 0018 00100240 		.word	1073876992
 1421              		.cfi_endproc
 1422              	.LFE78:
 1424              		.section	.text.CMSIS_AFIO_EXTICR1_B0_select,"ax",%progbits
 1425              		.align	1
 1426              		.global	CMSIS_AFIO_EXTICR1_B0_select
 1427              		.syntax unified
 1428              		.thumb
 1429              		.thumb_func
 1431              	CMSIS_AFIO_EXTICR1_B0_select:
 1432              	.LFB79:
 878:Core/Src/stm32f103xx_CMSIS.c **** //   ,     AFIO->EXTICR1, 
 879:Core/Src/stm32f103xx_CMSIS.c **** //   ,     PB0  
 880:Core/Src/stm32f103xx_CMSIS.c **** 
 881:Core/Src/stm32f103xx_CMSIS.c **** // . . 9.4.3 External interrupt configuration register 1 (AFIO_EXTICR1) (. 191)
 882:Core/Src/stm32f103xx_CMSIS.c **** 
 883:Core/Src/stm32f103xx_CMSIS.c **** /**
 884:Core/Src/stm32f103xx_CMSIS.c ****  *  Bits 15:0 EXTIx[3:0]: EXTI x configuration (x= 0 to 3)
 885:Core/Src/stm32f103xx_CMSIS.c ****  *  These bits are written by software to select the source input for EXTIx external interrupt.
 886:Core/Src/stm32f103xx_CMSIS.c ****  *  Refer to Section 10.2.5: External interrupt/event line mapping
 887:Core/Src/stm32f103xx_CMSIS.c ****  *  0000: PA[x] pin
 888:Core/Src/stm32f103xx_CMSIS.c ****  *  0001: PB[x] pin
 889:Core/Src/stm32f103xx_CMSIS.c ****  *  0010: PC[x] pin
 890:Core/Src/stm32f103xx_CMSIS.c ****  *  0011: PD[x] pin
 891:Core/Src/stm32f103xx_CMSIS.c ****  *  0100: PE[x] pin
 892:Core/Src/stm32f103xx_CMSIS.c ****  *  0101: PF[x] pin
 893:Core/Src/stm32f103xx_CMSIS.c ****  *  0110: PG[x] pin
 894:Core/Src/stm32f103xx_CMSIS.c ****  */
 895:Core/Src/stm32f103xx_CMSIS.c **** 
 896:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_AFIO_EXTICR1_B0_select(void) {
 1433              		.loc 2 896 41
 1434              		.cfi_startproc
 1435              		@ args = 0, pretend = 0, frame = 0
 1436              		@ frame_needed = 1, uses_anonymous_args = 0
 1437              		@ link register save eliminated.
 1438 0000 80B4     		push	{r7}
 1439              		.cfi_def_cfa_offset 4
 1440              		.cfi_offset 7, -4
 1441 0002 00AF     		add	r7, sp, #0
 1442              		.cfi_def_cfa_register 7
 897:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(AFIO->EXTICR[0], AFIO_EXTICR1_EXTI0, AFIO_EXTICR1_EXTI0_PB);  // AFIO_EXTICR1, EXTI0
 1443              		.loc 2 897 5
 1444 0004 054B     		ldr	r3, .L89
 1445 0006 9B68     		ldr	r3, [r3, #8]
 1446 0008 23F00F03 		bic	r3, r3, #15
 1447 000c 034A     		ldr	r2, .L89
 1448 000e 43F00103 		orr	r3, r3, #1
 1449 0012 9360     		str	r3, [r2, #8]
 898:Core/Src/stm32f103xx_CMSIS.c **** }
 1450              		.loc 2 898 1
 1451 0014 00BF     		nop
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 69


 1452 0016 BD46     		mov	sp, r7
 1453              		.cfi_def_cfa_register 13
 1454              		@ sp needed
 1455 0018 80BC     		pop	{r7}
 1456              		.cfi_restore 7
 1457              		.cfi_def_cfa_offset 0
 1458 001a 7047     		bx	lr
 1459              	.L90:
 1460              		.align	2
 1461              	.L89:
 1462 001c 00000140 		.word	1073807360
 1463              		.cfi_endproc
 1464              	.LFE79:
 1466              		.section	.text.CMSIS_PB0_INPUT_Pull_Down_init,"ax",%progbits
 1467              		.align	1
 1468              		.global	CMSIS_PB0_INPUT_Pull_Down_init
 1469              		.syntax unified
 1470              		.thumb
 1471              		.thumb_func
 1473              	CMSIS_PB0_INPUT_Pull_Down_init:
 1474              	.LFB80:
 899:Core/Src/stm32f103xx_CMSIS.c **** 
 900:Core/Src/stm32f103xx_CMSIS.c **** /**
 901:Core/Src/stm32f103xx_CMSIS.c ****  *  Bits 31:16 Reserved
 902:Core/Src/stm32f103xx_CMSIS.c ****  */
 903:Core/Src/stm32f103xx_CMSIS.c **** 
 904:Core/Src/stm32f103xx_CMSIS.c **** //     PB0  .  
 905:Core/Src/stm32f103xx_CMSIS.c **** 
 906:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_PB0_INPUT_Pull_Down_init(void) {
 1475              		.loc 2 906 43
 1476              		.cfi_startproc
 1477              		@ args = 0, pretend = 0, frame = 0
 1478              		@ frame_needed = 1, uses_anonymous_args = 0
 1479              		@ link register save eliminated.
 1480 0000 80B4     		push	{r7}
 1481              		.cfi_def_cfa_offset 4
 1482              		.cfi_offset 7, -4
 1483 0002 00AF     		add	r7, sp, #0
 1484              		.cfi_def_cfa_register 7
 907:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN);                           //  
 1485              		.loc 2 907 5
 1486 0004 0D4B     		ldr	r3, .L92
 1487 0006 9B69     		ldr	r3, [r3, #24]
 1488 0008 0C4A     		ldr	r2, .L92
 1489 000a 43F00803 		orr	r3, r3, #8
 1490 000e 9361     		str	r3, [r2, #24]
 908:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOB->CRL, GPIO_CRL_CNF0, 0b10 << GPIO_CRL_CNF0_Pos);    //  
 1491              		.loc 2 908 5
 1492 0010 0B4B     		ldr	r3, .L92+4
 1493 0012 1B68     		ldr	r3, [r3]
 1494 0014 23F00C03 		bic	r3, r3, #12
 1495 0018 094A     		ldr	r2, .L92+4
 1496 001a 43F00803 		orr	r3, r3, #8
 1497 001e 1360     		str	r3, [r2]
 909:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOB->CRL, GPIO_CRL_MODE0, 0b00 << GPIO_CRL_MODE0_Pos);  //   
 1498              		.loc 2 909 5
 1499 0020 074B     		ldr	r3, .L92+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 70


 1500 0022 1B68     		ldr	r3, [r3]
 1501 0024 064A     		ldr	r2, .L92+4
 1502 0026 23F00303 		bic	r3, r3, #3
 1503 002a 1360     		str	r3, [r2]
 910:Core/Src/stm32f103xx_CMSIS.c ****     GPIOB->BSRR = GPIO_BSRR_BR0;                                         //   
 1504              		.loc 2 910 10
 1505 002c 044B     		ldr	r3, .L92+4
 1506              		.loc 2 910 17
 1507 002e 4FF48032 		mov	r2, #65536
 1508 0032 1A61     		str	r2, [r3, #16]
 911:Core/Src/stm32f103xx_CMSIS.c **** }
 1509              		.loc 2 911 1
 1510 0034 00BF     		nop
 1511 0036 BD46     		mov	sp, r7
 1512              		.cfi_def_cfa_register 13
 1513              		@ sp needed
 1514 0038 80BC     		pop	{r7}
 1515              		.cfi_restore 7
 1516              		.cfi_def_cfa_offset 0
 1517 003a 7047     		bx	lr
 1518              	.L93:
 1519              		.align	2
 1520              	.L92:
 1521 003c 00100240 		.word	1073876992
 1522 0040 000C0140 		.word	1073810432
 1523              		.cfi_endproc
 1524              	.LFE80:
 1526              		.section	.text.CMSIS_EXTI_0_init,"ax",%progbits
 1527              		.align	1
 1528              		.global	CMSIS_EXTI_0_init
 1529              		.syntax unified
 1530              		.thumb
 1531              		.thumb_func
 1533              	CMSIS_EXTI_0_init:
 1534              	.LFB81:
 912:Core/Src/stm32f103xx_CMSIS.c **** 
 913:Core/Src/stm32f103xx_CMSIS.c **** //      . 10.3 (. 211)
 914:Core/Src/stm32f103xx_CMSIS.c **** 
 915:Core/Src/stm32f103xx_CMSIS.c **** /**
 916:Core/Src/stm32f103xx_CMSIS.c ****  *  10.3 EXTI registers
 917:Core/Src/stm32f103xx_CMSIS.c ****  *  Refer to Section 2.2 on page 45 for a list of abbreviations used in register descriptions.
 918:Core/Src/stm32f103xx_CMSIS.c ****  *  The peripheral registers have to be accessed by words (32-bit).
 919:Core/Src/stm32f103xx_CMSIS.c ****  */
 920:Core/Src/stm32f103xx_CMSIS.c **** 
 921:Core/Src/stm32f103xx_CMSIS.c **** //    2  Interrupt mask register (EXTI_IMR)  Event mask registe
 922:Core/Src/stm32f103xx_CMSIS.c **** 
 923:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_EXTI_0_init(void) {
 1535              		.loc 2 923 30
 1536              		.cfi_startproc
 1537              		@ args = 0, pretend = 0, frame = 0
 1538              		@ frame_needed = 1, uses_anonymous_args = 0
 1539 0000 80B5     		push	{r7, lr}
 1540              		.cfi_def_cfa_offset 8
 1541              		.cfi_offset 7, -8
 1542              		.cfi_offset 14, -4
 1543 0002 00AF     		add	r7, sp, #0
 1544              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 71


 924:Core/Src/stm32f103xx_CMSIS.c ****     /**
 925:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 19:0 MRx: Interrupt Mask on line x
 926:Core/Src/stm32f103xx_CMSIS.c ****      *  0: Interrupt request from Line x is masked
 927:Core/Src/stm32f103xx_CMSIS.c ****      *  1: Interrupt request from Line x is not masked
 928:Core/Src/stm32f103xx_CMSIS.c ****      *  Note: Bit 19 is used in connectivity line devices only and is reserved otherwise
 929:Core/Src/stm32f103xx_CMSIS.c ****      */
 930:Core/Src/stm32f103xx_CMSIS.c **** 
 931:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(EXTI->IMR, EXTI_IMR_MR0);  //   EXTI0  
 1545              		.loc 2 931 5
 1546 0004 084B     		ldr	r3, .L95
 1547 0006 1B68     		ldr	r3, [r3]
 1548 0008 074A     		ldr	r2, .L95
 1549 000a 43F00103 		orr	r3, r3, #1
 1550 000e 1360     		str	r3, [r2]
 932:Core/Src/stm32f103xx_CMSIS.c **** 
 933:Core/Src/stm32f103xx_CMSIS.c ****     /**
 934:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 31:20 Reserved, must be kept at reset value (0).
 935:Core/Src/stm32f103xx_CMSIS.c ****      */
 936:Core/Src/stm32f103xx_CMSIS.c **** 
 937:Core/Src/stm32f103xx_CMSIS.c ****     /*     EMR,      */
 938:Core/Src/stm32f103xx_CMSIS.c ****     // CLEAR_BIT(EXTI->EMR, EXTI_EMR_EM0);//   ,  
 939:Core/Src/stm32f103xx_CMSIS.c **** 
 940:Core/Src/stm32f103xx_CMSIS.c ****     /*      . . 10.3.3 Risi
 941:Core/Src/stm32f103xx_CMSIS.c **** 
 942:Core/Src/stm32f103xx_CMSIS.c ****     /**
 943:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 19:0 TRx: Rising trigger event configuration bit of line x
 944:Core/Src/stm32f103xx_CMSIS.c ****      *  0: Rising trigger disabled (for Event and Interrupt) for input line
 945:Core/Src/stm32f103xx_CMSIS.c ****      *  1: Rising trigger enabled (for Event and Interrupt) for input line.
 946:Core/Src/stm32f103xx_CMSIS.c ****      *  Note: Bit 19 is used in connectivity line devices only and is reserved otherwise
 947:Core/Src/stm32f103xx_CMSIS.c ****      *
 948:Core/Src/stm32f103xx_CMSIS.c ****      *  Note: The external wakeup lines are edge triggered, no glitches must be generated on these 
 949:Core/Src/stm32f103xx_CMSIS.c ****      *  If a rising edge on external interrupt line occurs during writing of EXTI_RTSR register, th
 950:Core/Src/stm32f103xx_CMSIS.c ****      *  pending bit will not be set.
 951:Core/Src/stm32f103xx_CMSIS.c ****      *  Rising and Falling edge triggers can be set for the same interrupt line. In this configurat
 952:Core/Src/stm32f103xx_CMSIS.c ****      *  both generate a trigger condition.
 953:Core/Src/stm32f103xx_CMSIS.c ****      */
 954:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(EXTI->RTSR, EXTI_RTSR_TR0);  //    .
 1551              		.loc 2 954 5
 1552 0010 054B     		ldr	r3, .L95
 1553 0012 9B68     		ldr	r3, [r3, #8]
 1554 0014 044A     		ldr	r2, .L95
 1555 0016 43F00103 		orr	r3, r3, #1
 1556 001a 9360     		str	r3, [r2, #8]
 955:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(EXTI->FTSR, EXTI_FTSR_TR0);//   .
 956:Core/Src/stm32f103xx_CMSIS.c **** 
 957:Core/Src/stm32f103xx_CMSIS.c ****     /**
 958:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 31:20 Reserved, must be kept at reset value (0)
 959:Core/Src/stm32f103xx_CMSIS.c ****      */
 960:Core/Src/stm32f103xx_CMSIS.c **** 
 961:Core/Src/stm32f103xx_CMSIS.c ****     /**
 962:Core/Src/stm32f103xx_CMSIS.c ****      *   10.3.5 Software interrupt event register (EXTI_SWIER)
 963:Core/Src/stm32f103xx_CMSIS.c ****      *       
 964:Core/Src/stm32f103xx_CMSIS.c ****      */
 965:Core/Src/stm32f103xx_CMSIS.c **** 
 966:Core/Src/stm32f103xx_CMSIS.c ****     /**
 967:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 19:0 SWIERx: Software interrupt on line x
 968:Core/Src/stm32f103xx_CMSIS.c ****      *  If the interrupt is enabled on this line in the EXTI_IMR, writing a '1' to this bit when it
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 72


 969:Core/Src/stm32f103xx_CMSIS.c ****      *  '0' sets the corresponding pending bit in EXTI_PR resulting in an interrupt request generat
 970:Core/Src/stm32f103xx_CMSIS.c ****      *  This bit is cleared by clearing the corresponding bit of EXTI_PR (by writing a 1 into the b
 971:Core/Src/stm32f103xx_CMSIS.c ****      *  Note: Bit 19 used in connectivity line devices and is reserved otherwise
 972:Core/Src/stm32f103xx_CMSIS.c ****      */
 973:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(EXTI->SWIER, EXTI_SWIER_SWIER0);//   
 974:Core/Src/stm32f103xx_CMSIS.c **** 
 975:Core/Src/stm32f103xx_CMSIS.c ****     /*
 976:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 31:20 Reserved, must be kept at reset value (0)
 977:Core/Src/stm32f103xx_CMSIS.c ****      */
 978:Core/Src/stm32f103xx_CMSIS.c **** 
 979:Core/Src/stm32f103xx_CMSIS.c ****     /**
 980:Core/Src/stm32f103xx_CMSIS.c ****      *  . 10.3.6 Pending register (EXTI_PR)
 981:Core/Src/stm32f103xx_CMSIS.c ****      *      .   Handler
 982:Core/Src/stm32f103xx_CMSIS.c ****      *    ,      .
 983:Core/Src/stm32f103xx_CMSIS.c ****      */
 984:Core/Src/stm32f103xx_CMSIS.c **** 
 985:Core/Src/stm32f103xx_CMSIS.c ****     /**
 986:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 19:0 PRx: Pending bit
 987:Core/Src/stm32f103xx_CMSIS.c ****      *  0: No trigger request occurred
 988:Core/Src/stm32f103xx_CMSIS.c ****      *  1: selected trigger request occurred
 989:Core/Src/stm32f103xx_CMSIS.c ****      *  This bit is set when the selected edge event arrives on the external interrupt line. This b
 990:Core/Src/stm32f103xx_CMSIS.c ****      *  cleared by writing a 1 into the bit.
 991:Core/Src/stm32f103xx_CMSIS.c ****      *  Note: Bit 19 is used in connectivity line devices only and is reserved otherwise.
 992:Core/Src/stm32f103xx_CMSIS.c ****      */
 993:Core/Src/stm32f103xx_CMSIS.c **** 
 994:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(EXTI->PR, EXTI_PR_PR0); //   
 995:Core/Src/stm32f103xx_CMSIS.c **** 
 996:Core/Src/stm32f103xx_CMSIS.c ****     /**
 997:Core/Src/stm32f103xx_CMSIS.c ****      *  Bits 31:20 Reserved, must be kept at reset value (0)
 998:Core/Src/stm32f103xx_CMSIS.c ****      */
 999:Core/Src/stm32f103xx_CMSIS.c **** 
1000:Core/Src/stm32f103xx_CMSIS.c ****     NVIC_EnableIRQ(EXTI0_IRQn);  //     EXTI0
 1557              		.loc 2 1000 5
 1558 001c 0620     		movs	r0, #6
 1559 001e FFF7FEFF 		bl	__NVIC_EnableIRQ
1001:Core/Src/stm32f103xx_CMSIS.c **** }
 1560              		.loc 2 1001 1
 1561 0022 00BF     		nop
 1562 0024 80BD     		pop	{r7, pc}
 1563              	.L96:
 1564 0026 00BF     		.align	2
 1565              	.L95:
 1566 0028 00040140 		.word	1073808384
 1567              		.cfi_endproc
 1568              	.LFE81:
 1570              		.section	.text.EXTI0_IRQHandler,"ax",%progbits
 1571              		.align	1
 1572              		.weak	EXTI0_IRQHandler
 1573              		.syntax unified
 1574              		.thumb
 1575              		.thumb_func
 1577              	EXTI0_IRQHandler:
 1578              	.LFB82:
1002:Core/Src/stm32f103xx_CMSIS.c **** 
1003:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void EXTI0_IRQHandler(void) {
 1579              		.loc 2 1003 36
 1580              		.cfi_startproc
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 73


 1581              		@ args = 0, pretend = 0, frame = 0
 1582              		@ frame_needed = 1, uses_anonymous_args = 0
 1583              		@ link register save eliminated.
 1584 0000 80B4     		push	{r7}
 1585              		.cfi_def_cfa_offset 4
 1586              		.cfi_offset 7, -4
 1587 0002 00AF     		add	r7, sp, #0
 1588              		.cfi_def_cfa_register 7
1004:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(EXTI->PR, EXTI_PR_PR0);  //   
 1589              		.loc 2 1004 5
 1590 0004 044B     		ldr	r3, .L98
 1591 0006 5B69     		ldr	r3, [r3, #20]
 1592 0008 034A     		ldr	r2, .L98
 1593 000a 43F00103 		orr	r3, r3, #1
 1594 000e 5361     		str	r3, [r2, #20]
1005:Core/Src/stm32f103xx_CMSIS.c **** }
 1595              		.loc 2 1005 1
 1596 0010 00BF     		nop
 1597 0012 BD46     		mov	sp, r7
 1598              		.cfi_def_cfa_register 13
 1599              		@ sp needed
 1600 0014 80BC     		pop	{r7}
 1601              		.cfi_restore 7
 1602              		.cfi_def_cfa_offset 0
 1603 0016 7047     		bx	lr
 1604              	.L99:
 1605              		.align	2
 1606              	.L98:
 1607 0018 00040140 		.word	1073808384
 1608              		.cfi_endproc
 1609              	.LFE82:
 1611              		.section	.text.CMSIS_TIM3_init,"ax",%progbits
 1612              		.align	1
 1613              		.global	CMSIS_TIM3_init
 1614              		.syntax unified
 1615              		.thumb
 1616              		.thumb_func
 1618              	CMSIS_TIM3_init:
 1619              	.LFB83:
1006:Core/Src/stm32f103xx_CMSIS.c **** 
1007:Core/Src/stm32f103xx_CMSIS.c **** /*================================    TIM3 ========================
1008:Core/Src/stm32f103xx_CMSIS.c **** 
1009:Core/Src/stm32f103xx_CMSIS.c **** /**
1010:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
1011:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif General-purpose timers (TIM2 to TIM5)
1012:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. . 15 General-purpose timers (TIM2 to TIM5) (. 365)
1013:Core/Src/stm32f103xx_CMSIS.c ****  *    ,    
1014:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
1015:Core/Src/stm32f103xx_CMSIS.c ****  */
1016:Core/Src/stm32f103xx_CMSIS.c **** /**
1017:Core/Src/stm32f103xx_CMSIS.c ****  *   16 . PSC  16 .
1018:Core/Src/stm32f103xx_CMSIS.c ****  *  The time - base unit includes :
1019:Core/Src/stm32f103xx_CMSIS.c ****  *  Counter register(TIMx_CNT) -  
1020:Core/Src/stm32f103xx_CMSIS.c ****  *  Prescaler register(TIMx_PSC) -  
1021:Core/Src/stm32f103xx_CMSIS.c ****  *  Auto - Reload register(TIMx_ARR) -   
1022:Core/Src/stm32f103xx_CMSIS.c ****  *
1023:Core/Src/stm32f103xx_CMSIS.c ****  *      CK_CNT, 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 74


1024:Core/Src/stm32f103xx_CMSIS.c ****  *    CEN,    TIMx_CR1 
1025:Core/Src/stm32f103xx_CMSIS.c ****  *  :     CNT_EN 
1026:Core/Src/stm32f103xx_CMSIS.c ****  *   TIMx->PSC      0 
1027:Core/Src/stm32f103xx_CMSIS.c ****  *     , ..  .
1028:Core/Src/stm32f103xx_CMSIS.c ****  */
1029:Core/Src/stm32f103xx_CMSIS.c **** /**
1030:Core/Src/stm32f103xx_CMSIS.c **** *  Counter modes
1031:Core/Src/stm32f103xx_CMSIS.c **** *  Upcounting mode
1032:Core/Src/stm32f103xx_CMSIS.c **** *    Up,    0   
1033:Core/Src/stm32f103xx_CMSIS.c **** *      .
1034:Core/Src/stm32f103xx_CMSIS.c **** *   Update     
1035:Core/Src/stm32f103xx_CMSIS.c **** *     UG   TIMx->EGR(  
1036:Core/Src/stm32f103xx_CMSIS.c **** *
1037:Core/Src/stm32f103xx_CMSIS.c **** *   UEV   ,  
1038:Core/Src/stm32f103xx_CMSIS.c **** *        
1039:Core/Src/stm32f103xx_CMSIS.c **** *   .  Update   
1040:Core/Src/stm32f103xx_CMSIS.c **** *       0,   
1041:Core/Src/stm32f103xx_CMSIS.c **** *   .
1042:Core/Src/stm32f103xx_CMSIS.c **** *   ,    URS (   
1043:Core/Src/stm32f103xx_CMSIS.c **** *     UG   update UEV,   
1044:Core/Src/stm32f103xx_CMSIS.c **** *     interrupt  DMA).   
1045:Core/Src/stm32f103xx_CMSIS.c **** *  update,        
1046:Core/Src/stm32f103xx_CMSIS.c **** *
1047:Core/Src/stm32f103xx_CMSIS.c **** *    Update event,     
1048:Core/Src/stm32f103xx_CMSIS.c **** *  UIF   TIMx->SR
1049:Core/Src/stm32f103xx_CMSIS.c **** *    :
1050:Core/Src/stm32f103xx_CMSIS.c **** *  -  TIMx->PSC   
1051:Core/Src/stm32f103xx_CMSIS.c **** *  -     
1052:Core/Src/stm32f103xx_CMSIS.c **** 
1053:Core/Src/stm32f103xx_CMSIS.c **** *  ARPE(auto-reload preload)  TIMx->CR1    TIMx->ARR
1054:Core/Src/stm32f103xx_CMSIS.c **** *  ..   TIMx->CR1  ARPE  1,    TIMx->ARR,
1055:Core/Src/stm32f103xx_CMSIS.c **** *    TIMx->ARR ,   
1056:Core/Src/stm32f103xx_CMSIS.c **** */
1057:Core/Src/stm32f103xx_CMSIS.c **** 
1058:Core/Src/stm32f103xx_CMSIS.c **** /**
1059:Core/Src/stm32f103xx_CMSIS.c **** *  Center-aligned mode (up/down counting)
1060:Core/Src/stm32f103xx_CMSIS.c **** *       ,   
1061:Core/Src/stm32f103xx_CMSIS.c **** *     ,   
1062:Core/Src/stm32f103xx_CMSIS.c **** *    ,   
1063:Core/Src/stm32f103xx_CMSIS.c **** *
1064:Core/Src/stm32f103xx_CMSIS.c **** *  Center-aligned mode ,   CMS   TIMx->CR1  
1065:Core/Src/stm32f103xx_CMSIS.c **** *  01 -      Down
1066:Core/Src/stm32f103xx_CMSIS.c **** *  02 -      Up
1067:Core/Src/stm32f103xx_CMSIS.c **** *  03 -      Down,   Up
1068:Core/Src/stm32f103xx_CMSIS.c **** *  :   Edge    Center-aligned mode,
1069:Core/Src/stm32f103xx_CMSIS.c **** *         DIR   TIM
1070:Core/Src/stm32f103xx_CMSIS.c **** *        
1071:Core/Src/stm32f103xx_CMSIS.c **** 
1072:Core/Src/stm32f103xx_CMSIS.c **** */
1073:Core/Src/stm32f103xx_CMSIS.c **** 
1074:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM3_init(void) {
 1620              		.loc 2 1074 28
 1621              		.cfi_startproc
 1622              		@ args = 0, pretend = 0, frame = 0
 1623              		@ frame_needed = 1, uses_anonymous_args = 0
 1624 0000 80B5     		push	{r7, lr}
 1625              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 75


 1626              		.cfi_offset 7, -8
 1627              		.cfi_offset 14, -4
 1628 0002 00AF     		add	r7, sp, #0
 1629              		.cfi_def_cfa_register 7
1075:Core/Src/stm32f103xx_CMSIS.c ****     /*   ( 48)*/
1076:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);  //   
 1630              		.loc 2 1076 5
 1631 0004 264B     		ldr	r3, .L101
 1632 0006 DB69     		ldr	r3, [r3, #28]
 1633 0008 254A     		ldr	r2, .L101
 1634 000a 43F00203 		orr	r3, r3, #2
 1635 000e D361     		str	r3, [r2, #28]
1077:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);  //   
 1636              		.loc 2 1077 5
 1637 0010 234B     		ldr	r3, .L101
 1638 0012 9B69     		ldr	r3, [r3, #24]
 1639 0014 224A     		ldr	r2, .L101
 1640 0016 43F00103 		orr	r3, r3, #1
 1641 001a 9361     		str	r3, [r2, #24]
1078:Core/Src/stm32f103xx_CMSIS.c **** 
1079:Core/Src/stm32f103xx_CMSIS.c ****     /*  3 ( 404)*/
1080:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.1 TIMx control register 1 (TIMx_CR1)
1081:Core/Src/stm32f103xx_CMSIS.c **** 
1082:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(TIM3->CR1, TIM_CR1_CEN);  // 
1083:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->CR1, TIM_CR1_UDIS);                               //  
 1642              		.loc 2 1083 5
 1643 001c 214B     		ldr	r3, .L101+4
 1644 001e 1B68     		ldr	r3, [r3]
 1645 0020 204A     		ldr	r2, .L101+4
 1646 0022 23F00203 		bic	r3, r3, #2
 1647 0026 1360     		str	r3, [r2]
1084:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->CR1, TIM_CR1_URS);                                //  
 1648              		.loc 2 1084 5
 1649 0028 1E4B     		ldr	r3, .L101+4
 1650 002a 1B68     		ldr	r3, [r3]
 1651 002c 1D4A     		ldr	r2, .L101+4
 1652 002e 23F00403 		bic	r3, r3, #4
 1653 0032 1360     		str	r3, [r2]
1085:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->CR1, TIM_CR1_OPM);                                // One pulse mode off(
 1654              		.loc 2 1085 5
 1655 0034 1B4B     		ldr	r3, .L101+4
 1656 0036 1B68     		ldr	r3, [r3]
 1657 0038 1A4A     		ldr	r2, .L101+4
 1658 003a 23F00803 		bic	r3, r3, #8
 1659 003e 1360     		str	r3, [r2]
1086:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->CR1, TIM_CR1_DIR);                                //  
 1660              		.loc 2 1086 5
 1661 0040 184B     		ldr	r3, .L101+4
 1662 0042 1B68     		ldr	r3, [r3]
 1663 0044 174A     		ldr	r2, .L101+4
 1664 0046 23F01003 		bic	r3, r3, #16
 1665 004a 1360     		str	r3, [r2]
1087:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM3->CR1, TIM_CR1_CMS_Msk, 0b00 << TIM_CR1_CMS_Pos);  //  
 1666              		.loc 2 1087 5
 1667 004c 154B     		ldr	r3, .L101+4
 1668 004e 1B68     		ldr	r3, [r3]
 1669 0050 144A     		ldr	r2, .L101+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 76


 1670 0052 23F06003 		bic	r3, r3, #96
 1671 0056 1360     		str	r3, [r2]
1088:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM3->CR1, TIM_CR1_ARPE);                                 // Auto-reload preload enable
 1672              		.loc 2 1088 5
 1673 0058 124B     		ldr	r3, .L101+4
 1674 005a 1B68     		ldr	r3, [r3]
 1675 005c 114A     		ldr	r2, .L101+4
 1676 005e 43F08003 		orr	r3, r3, #128
 1677 0062 1360     		str	r3, [r2]
1089:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM3->CR1, TIM_CR1_CKD_Msk, 0b00 << TIM_CR1_CKD_Pos);  //  
 1678              		.loc 2 1089 5
 1679 0064 0F4B     		ldr	r3, .L101+4
 1680 0066 1B68     		ldr	r3, [r3]
 1681 0068 0E4A     		ldr	r2, .L101+4
 1682 006a 23F44073 		bic	r3, r3, #768
 1683 006e 1360     		str	r3, [r2]
1090:Core/Src/stm32f103xx_CMSIS.c **** 
1091:Core/Src/stm32f103xx_CMSIS.c ****     /*  ( 409)*/
1092:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.4 TIMx DMA/Interrupt enable register (TIMx_DIER)
1093:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM3->DIER, TIM_DIER_UIE);  // Update interrupt enable
 1684              		.loc 2 1093 5
 1685 0070 0C4B     		ldr	r3, .L101+4
 1686 0072 DB68     		ldr	r3, [r3, #12]
 1687 0074 0B4A     		ldr	r2, .L101+4
 1688 0076 43F00103 		orr	r3, r3, #1
 1689 007a D360     		str	r3, [r2, #12]
1094:Core/Src/stm32f103xx_CMSIS.c **** 
1095:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.5 TIMx status register (TIMx_SR) -  
1096:Core/Src/stm32f103xx_CMSIS.c **** 
1097:Core/Src/stm32f103xx_CMSIS.c ****     TIM3->PSC = 7200 - 1;
 1690              		.loc 2 1097 9
 1691 007c 094B     		ldr	r3, .L101+4
 1692              		.loc 2 1097 15
 1693 007e 41F61F42 		movw	r2, #7199
 1694 0082 9A62     		str	r2, [r3, #40]
1098:Core/Src/stm32f103xx_CMSIS.c ****     TIM3->ARR = 10 - 1;
 1695              		.loc 2 1098 9
 1696 0084 074B     		ldr	r3, .L101+4
 1697              		.loc 2 1098 15
 1698 0086 0922     		movs	r2, #9
 1699 0088 DA62     		str	r2, [r3, #44]
1099:Core/Src/stm32f103xx_CMSIS.c **** 
1100:Core/Src/stm32f103xx_CMSIS.c ****     NVIC_EnableIRQ(TIM3_IRQn);        //    
 1700              		.loc 2 1100 5
 1701 008a 1D20     		movs	r0, #29
 1702 008c FFF7FEFF 		bl	__NVIC_EnableIRQ
1101:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM3->CR1, TIM_CR1_CEN);  //  
 1703              		.loc 2 1101 5
 1704 0090 044B     		ldr	r3, .L101+4
 1705 0092 1B68     		ldr	r3, [r3]
 1706 0094 034A     		ldr	r2, .L101+4
 1707 0096 43F00103 		orr	r3, r3, #1
 1708 009a 1360     		str	r3, [r2]
1102:Core/Src/stm32f103xx_CMSIS.c **** }
 1709              		.loc 2 1102 1
 1710 009c 00BF     		nop
 1711 009e 80BD     		pop	{r7, pc}
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 77


 1712              	.L102:
 1713              		.align	2
 1714              	.L101:
 1715 00a0 00100240 		.word	1073876992
 1716 00a4 00040040 		.word	1073742848
 1717              		.cfi_endproc
 1718              	.LFE83:
 1720              		.section	.text.CMSIS_TIM3_PWM_CHANNEL1_init,"ax",%progbits
 1721              		.align	1
 1722              		.global	CMSIS_TIM3_PWM_CHANNEL1_init
 1723              		.syntax unified
 1724              		.thumb
 1725              		.thumb_func
 1727              	CMSIS_TIM3_PWM_CHANNEL1_init:
 1728              	.LFB84:
1103:Core/Src/stm32f103xx_CMSIS.c **** 
1104:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM3_PWM_CHANNEL1_init(void) {
 1729              		.loc 2 1104 41
 1730              		.cfi_startproc
 1731              		@ args = 0, pretend = 0, frame = 0
 1732              		@ frame_needed = 1, uses_anonymous_args = 0
 1733              		@ link register save eliminated.
 1734 0000 80B4     		push	{r7}
 1735              		.cfi_def_cfa_offset 4
 1736              		.cfi_offset 7, -4
 1737 0002 00AF     		add	r7, sp, #0
 1738              		.cfi_def_cfa_register 7
1105:Core/Src/stm32f103xx_CMSIS.c ****     /*  PA6  */
1106:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);  //   
 1739              		.loc 2 1106 5
 1740 0004 234B     		ldr	r3, .L104
 1741 0006 9B69     		ldr	r3, [r3, #24]
 1742 0008 224A     		ldr	r2, .L104
 1743 000a 43F00403 		orr	r3, r3, #4
 1744 000e 9361     		str	r3, [r2, #24]
1107:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF6_Msk, 0b10 << GPIO_CRL_CNF6_Pos);
 1745              		.loc 2 1107 5
 1746 0010 214B     		ldr	r3, .L104+4
 1747 0012 1B68     		ldr	r3, [r3]
 1748 0014 23F04063 		bic	r3, r3, #201326592
 1749 0018 1F4A     		ldr	r2, .L104+4
 1750 001a 43F00063 		orr	r3, r3, #134217728
 1751 001e 1360     		str	r3, [r2]
1108:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE6_Msk, 0b11 << GPIO_CRL_MODE6_Pos);
 1752              		.loc 2 1108 5
 1753 0020 1D4B     		ldr	r3, .L104+4
 1754 0022 1B68     		ldr	r3, [r3]
 1755 0024 1C4A     		ldr	r2, .L104+4
 1756 0026 43F04073 		orr	r3, r3, #50331648
 1757 002a 1360     		str	r3, [r2]
1109:Core/Src/stm32f103xx_CMSIS.c **** 
1110:Core/Src/stm32f103xx_CMSIS.c ****     /* ( 1)*/
1111:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_CC1S_Msk, 0b00 << TIM_CCMR1_CC1S_Pos);   // CC1 channel is co
 1758              		.loc 2 1111 5
 1759 002c 1B4B     		ldr	r3, .L104+8
 1760 002e 9B69     		ldr	r3, [r3, #24]
 1761 0030 1A4A     		ldr	r2, .L104+8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 78


 1762 0032 23F00303 		bic	r3, r3, #3
 1763 0036 9361     		str	r3, [r2, #24]
1112:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->CCMR1, TIM_CCMR1_OC1FE);                                   // Fast mode disable
 1764              		.loc 2 1112 5
 1765 0038 184B     		ldr	r3, .L104+8
 1766 003a 9B69     		ldr	r3, [r3, #24]
 1767 003c 174A     		ldr	r2, .L104+8
 1768 003e 23F00403 		bic	r3, r3, #4
 1769 0042 9361     		str	r3, [r2, #24]
1113:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM3->CCMR1, TIM_CCMR1_OC1PE);                                     // Preload enable
 1770              		.loc 2 1113 5
 1771 0044 154B     		ldr	r3, .L104+8
 1772 0046 9B69     		ldr	r3, [r3, #24]
 1773 0048 144A     		ldr	r2, .L104+8
 1774 004a 43F00803 		orr	r3, r3, #8
 1775 004e 9361     		str	r3, [r2, #24]
1114:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_OC1M_Msk, 0b110 << TIM_CCMR1_OC1M_Pos);  // PWM MODE 1
 1776              		.loc 2 1114 5
 1777 0050 124B     		ldr	r3, .L104+8
 1778 0052 9B69     		ldr	r3, [r3, #24]
 1779 0054 23F07003 		bic	r3, r3, #112
 1780 0058 104A     		ldr	r2, .L104+8
 1781 005a 43F06003 		orr	r3, r3, #96
 1782 005e 9361     		str	r3, [r2, #24]
1115:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->CCMR1, TIM_CCMR1_OC1CE);                                   // OC1Ref is not aff
 1783              		.loc 2 1115 5
 1784 0060 0E4B     		ldr	r3, .L104+8
 1785 0062 9B69     		ldr	r3, [r3, #24]
 1786 0064 0D4A     		ldr	r2, .L104+8
 1787 0066 23F08003 		bic	r3, r3, #128
 1788 006a 9361     		str	r3, [r2, #24]
1116:Core/Src/stm32f103xx_CMSIS.c **** 
1117:Core/Src/stm32f103xx_CMSIS.c ****     /* */
1118:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.9 TIMx capture/compare enable register (TIMx_CCER)
1119:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM3->CCER, TIM_CCER_CC1E);  // On - OC1 signal is output on the corresponding output p
 1789              		.loc 2 1119 5
 1790 006c 0B4B     		ldr	r3, .L104+8
 1791 006e 1B6A     		ldr	r3, [r3, #32]
 1792 0070 0A4A     		ldr	r2, .L104+8
 1793 0072 43F00103 		orr	r3, r3, #1
 1794 0076 1362     		str	r3, [r2, #32]
1120:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM3->CCER, TIM_CCER_CC1P);  // OC1 active high.
 1795              		.loc 2 1120 5
 1796 0078 084B     		ldr	r3, .L104+8
 1797 007a 1B6A     		ldr	r3, [r3, #32]
 1798 007c 074A     		ldr	r2, .L104+8
 1799 007e 43F00203 		orr	r3, r3, #2
 1800 0082 1362     		str	r3, [r2, #32]
1121:Core/Src/stm32f103xx_CMSIS.c **** 
1122:Core/Src/stm32f103xx_CMSIS.c ****     TIM3->CCR1 = 5;
 1801              		.loc 2 1122 9
 1802 0084 054B     		ldr	r3, .L104+8
 1803              		.loc 2 1122 16
 1804 0086 0522     		movs	r2, #5
 1805 0088 5A63     		str	r2, [r3, #52]
1123:Core/Src/stm32f103xx_CMSIS.c **** }
 1806              		.loc 2 1123 1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 79


 1807 008a 00BF     		nop
 1808 008c BD46     		mov	sp, r7
 1809              		.cfi_def_cfa_register 13
 1810              		@ sp needed
 1811 008e 80BC     		pop	{r7}
 1812              		.cfi_restore 7
 1813              		.cfi_def_cfa_offset 0
 1814 0090 7047     		bx	lr
 1815              	.L105:
 1816 0092 00BF     		.align	2
 1817              	.L104:
 1818 0094 00100240 		.word	1073876992
 1819 0098 00080140 		.word	1073809408
 1820 009c 00040040 		.word	1073742848
 1821              		.cfi_endproc
 1822              	.LFE84:
 1824              		.section	.text.CMSIS_TIM3_PWM_CHANNEL2_init,"ax",%progbits
 1825              		.align	1
 1826              		.global	CMSIS_TIM3_PWM_CHANNEL2_init
 1827              		.syntax unified
 1828              		.thumb
 1829              		.thumb_func
 1831              	CMSIS_TIM3_PWM_CHANNEL2_init:
 1832              	.LFB85:
1124:Core/Src/stm32f103xx_CMSIS.c **** 
1125:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM3_PWM_CHANNEL2_init(void) {
 1833              		.loc 2 1125 41
 1834              		.cfi_startproc
 1835              		@ args = 0, pretend = 0, frame = 0
 1836              		@ frame_needed = 1, uses_anonymous_args = 0
 1837              		@ link register save eliminated.
 1838 0000 80B4     		push	{r7}
 1839              		.cfi_def_cfa_offset 4
 1840              		.cfi_offset 7, -4
 1841 0002 00AF     		add	r7, sp, #0
 1842              		.cfi_def_cfa_register 7
1126:Core/Src/stm32f103xx_CMSIS.c ****     /*  PA7  */
1127:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);  //   
 1843              		.loc 2 1127 5
 1844 0004 234B     		ldr	r3, .L107
 1845 0006 9B69     		ldr	r3, [r3, #24]
 1846 0008 224A     		ldr	r2, .L107
 1847 000a 43F00403 		orr	r3, r3, #4
 1848 000e 9361     		str	r3, [r2, #24]
1128:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF7_Msk, 0b10 << GPIO_CRL_CNF7_Pos);
 1849              		.loc 2 1128 5
 1850 0010 214B     		ldr	r3, .L107+4
 1851 0012 1B68     		ldr	r3, [r3]
 1852 0014 23F04043 		bic	r3, r3, #-1073741824
 1853 0018 1F4A     		ldr	r2, .L107+4
 1854 001a 43F00043 		orr	r3, r3, #-2147483648
 1855 001e 1360     		str	r3, [r2]
1129:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE7_Msk, 0b11 << GPIO_CRL_MODE7_Pos);
 1856              		.loc 2 1129 5
 1857 0020 1D4B     		ldr	r3, .L107+4
 1858 0022 1B68     		ldr	r3, [r3]
 1859 0024 1C4A     		ldr	r2, .L107+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 80


 1860 0026 43F04053 		orr	r3, r3, #805306368
 1861 002a 1360     		str	r3, [r2]
1130:Core/Src/stm32f103xx_CMSIS.c **** 
1131:Core/Src/stm32f103xx_CMSIS.c ****     /* ( 2)*/
1132:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_CC2S_Msk, 0b00 << TIM_CCMR1_CC2S_Pos);   // CC1 channel is co
 1862              		.loc 2 1132 5
 1863 002c 1B4B     		ldr	r3, .L107+8
 1864 002e 9B69     		ldr	r3, [r3, #24]
 1865 0030 1A4A     		ldr	r2, .L107+8
 1866 0032 23F44073 		bic	r3, r3, #768
 1867 0036 9361     		str	r3, [r2, #24]
1133:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->CCMR1, TIM_CCMR1_OC2FE);                                   // Fast mode disable
 1868              		.loc 2 1133 5
 1869 0038 184B     		ldr	r3, .L107+8
 1870 003a 9B69     		ldr	r3, [r3, #24]
 1871 003c 174A     		ldr	r2, .L107+8
 1872 003e 23F48063 		bic	r3, r3, #1024
 1873 0042 9361     		str	r3, [r2, #24]
1134:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM3->CCMR1, TIM_CCMR1_OC2PE);                                     // Preload enable
 1874              		.loc 2 1134 5
 1875 0044 154B     		ldr	r3, .L107+8
 1876 0046 9B69     		ldr	r3, [r3, #24]
 1877 0048 144A     		ldr	r2, .L107+8
 1878 004a 43F40063 		orr	r3, r3, #2048
 1879 004e 9361     		str	r3, [r2, #24]
1135:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_OC2M_Msk, 0b110 << TIM_CCMR1_OC2M_Pos);  // PWM MODE 1
 1880              		.loc 2 1135 5
 1881 0050 124B     		ldr	r3, .L107+8
 1882 0052 9B69     		ldr	r3, [r3, #24]
 1883 0054 23F4E043 		bic	r3, r3, #28672
 1884 0058 104A     		ldr	r2, .L107+8
 1885 005a 43F4C043 		orr	r3, r3, #24576
 1886 005e 9361     		str	r3, [r2, #24]
1136:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->CCMR1, TIM_CCMR1_OC2CE);                                   // OC1Ref is not aff
 1887              		.loc 2 1136 5
 1888 0060 0E4B     		ldr	r3, .L107+8
 1889 0062 9B69     		ldr	r3, [r3, #24]
 1890 0064 0D4A     		ldr	r2, .L107+8
 1891 0066 23F40043 		bic	r3, r3, #32768
 1892 006a 9361     		str	r3, [r2, #24]
1137:Core/Src/stm32f103xx_CMSIS.c **** 
1138:Core/Src/stm32f103xx_CMSIS.c ****     /* */
1139:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.9 TIMx capture/compare enable register (TIMx_CCER)
1140:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM3->CCER, TIM_CCER_CC2E);    // On - OC1 signal is output on the corresponding output
 1893              		.loc 2 1140 5
 1894 006c 0B4B     		ldr	r3, .L107+8
 1895 006e 1B6A     		ldr	r3, [r3, #32]
 1896 0070 0A4A     		ldr	r2, .L107+8
 1897 0072 43F01003 		orr	r3, r3, #16
 1898 0076 1362     		str	r3, [r2, #32]
1141:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM3->CCER, TIM_CCER_CC2P);  // OC1 active high.
 1899              		.loc 2 1141 5
 1900 0078 084B     		ldr	r3, .L107+8
 1901 007a 1B6A     		ldr	r3, [r3, #32]
 1902 007c 074A     		ldr	r2, .L107+8
 1903 007e 23F02003 		bic	r3, r3, #32
 1904 0082 1362     		str	r3, [r2, #32]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 81


1142:Core/Src/stm32f103xx_CMSIS.c **** 
1143:Core/Src/stm32f103xx_CMSIS.c ****     TIM3->CCR2 = 5;
 1905              		.loc 2 1143 9
 1906 0084 054B     		ldr	r3, .L107+8
 1907              		.loc 2 1143 16
 1908 0086 0522     		movs	r2, #5
 1909 0088 9A63     		str	r2, [r3, #56]
1144:Core/Src/stm32f103xx_CMSIS.c **** }
 1910              		.loc 2 1144 1
 1911 008a 00BF     		nop
 1912 008c BD46     		mov	sp, r7
 1913              		.cfi_def_cfa_register 13
 1914              		@ sp needed
 1915 008e 80BC     		pop	{r7}
 1916              		.cfi_restore 7
 1917              		.cfi_def_cfa_offset 0
 1918 0090 7047     		bx	lr
 1919              	.L108:
 1920 0092 00BF     		.align	2
 1921              	.L107:
 1922 0094 00100240 		.word	1073876992
 1923 0098 00080140 		.word	1073809408
 1924 009c 00040040 		.word	1073742848
 1925              		.cfi_endproc
 1926              	.LFE85:
 1928              		.section	.text.TIM3_IRQHandler,"ax",%progbits
 1929              		.align	1
 1930              		.weak	TIM3_IRQHandler
 1931              		.syntax unified
 1932              		.thumb
 1933              		.thumb_func
 1935              	TIM3_IRQHandler:
 1936              	.LFB86:
1145:Core/Src/stm32f103xx_CMSIS.c **** 
1146:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void TIM3_IRQHandler(void) {
 1937              		.loc 2 1146 35
 1938              		.cfi_startproc
 1939              		@ args = 0, pretend = 0, frame = 0
 1940              		@ frame_needed = 1, uses_anonymous_args = 0
 1941              		@ link register save eliminated.
 1942 0000 80B4     		push	{r7}
 1943              		.cfi_def_cfa_offset 4
 1944              		.cfi_offset 7, -4
 1945 0002 00AF     		add	r7, sp, #0
 1946              		.cfi_def_cfa_register 7
1147:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(TIM3->SR, TIM_SR_UIF)) {
 1947              		.loc 2 1147 9
 1948 0004 074B     		ldr	r3, .L112
 1949 0006 1B69     		ldr	r3, [r3, #16]
 1950 0008 03F00103 		and	r3, r3, #1
 1951              		.loc 2 1147 8
 1952 000c 002B     		cmp	r3, #0
 1953 000e 05D0     		beq	.L111
1148:Core/Src/stm32f103xx_CMSIS.c ****         CLEAR_BIT(TIM3->SR, TIM_SR_UIF);  //   
 1954              		.loc 2 1148 9
 1955 0010 044B     		ldr	r3, .L112
 1956 0012 1B69     		ldr	r3, [r3, #16]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 82


 1957 0014 034A     		ldr	r2, .L112
 1958 0016 23F00103 		bic	r3, r3, #1
 1959 001a 1361     		str	r3, [r2, #16]
 1960              	.L111:
1149:Core/Src/stm32f103xx_CMSIS.c ****     }
1150:Core/Src/stm32f103xx_CMSIS.c **** }
 1961              		.loc 2 1150 1
 1962 001c 00BF     		nop
 1963 001e BD46     		mov	sp, r7
 1964              		.cfi_def_cfa_register 13
 1965              		@ sp needed
 1966 0020 80BC     		pop	{r7}
 1967              		.cfi_restore 7
 1968              		.cfi_def_cfa_offset 0
 1969 0022 7047     		bx	lr
 1970              	.L113:
 1971              		.align	2
 1972              	.L112:
 1973 0024 00040040 		.word	1073742848
 1974              		.cfi_endproc
 1975              	.LFE86:
 1977              		.section	.text.CMSIS_TIM1_init,"ax",%progbits
 1978              		.align	1
 1979              		.global	CMSIS_TIM1_init
 1980              		.syntax unified
 1981              		.thumb
 1982              		.thumb_func
 1984              	CMSIS_TIM1_init:
 1985              	.LFB87:
1151:Core/Src/stm32f103xx_CMSIS.c **** 
1152:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM1_init(void) {
 1986              		.loc 2 1152 28
 1987              		.cfi_startproc
 1988              		@ args = 0, pretend = 0, frame = 0
 1989              		@ frame_needed = 1, uses_anonymous_args = 0
 1990              		@ link register save eliminated.
 1991 0000 80B4     		push	{r7}
 1992              		.cfi_def_cfa_offset 4
 1993              		.cfi_offset 7, -4
 1994 0002 00AF     		add	r7, sp, #0
 1995              		.cfi_def_cfa_register 7
1153:Core/Src/stm32f103xx_CMSIS.c ****     /*   ( 48)*/
1154:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN);  //   
 1996              		.loc 2 1154 5
 1997 0004 2C4B     		ldr	r3, .L115
 1998 0006 9B69     		ldr	r3, [r3, #24]
 1999 0008 2B4A     		ldr	r2, .L115
 2000 000a 43F40063 		orr	r3, r3, #2048
 2001 000e 9361     		str	r3, [r2, #24]
1155:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);  //   
 2002              		.loc 2 1155 5
 2003 0010 294B     		ldr	r3, .L115
 2004 0012 9B69     		ldr	r3, [r3, #24]
 2005 0014 284A     		ldr	r2, .L115
 2006 0016 43F00103 		orr	r3, r3, #1
 2007 001a 9361     		str	r3, [r2, #24]
1156:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 83


1157:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.1 TIMx control register 1 (TIMx_CR1)
1158:Core/Src/stm32f103xx_CMSIS.c **** 
1159:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(TIM1->CR1, TIM_CR1_CEN);  // 
1160:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM1->CR1, TIM_CR1_UDIS);                               //  
 2008              		.loc 2 1160 5
 2009 001c 274B     		ldr	r3, .L115+4
 2010 001e 1B68     		ldr	r3, [r3]
 2011 0020 264A     		ldr	r2, .L115+4
 2012 0022 23F00203 		bic	r3, r3, #2
 2013 0026 1360     		str	r3, [r2]
1161:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM1->CR1, TIM_CR1_URS);                                //  
 2014              		.loc 2 1161 5
 2015 0028 244B     		ldr	r3, .L115+4
 2016 002a 1B68     		ldr	r3, [r3]
 2017 002c 234A     		ldr	r2, .L115+4
 2018 002e 23F00403 		bic	r3, r3, #4
 2019 0032 1360     		str	r3, [r2]
1162:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM1->CR1, TIM_CR1_OPM);                                // One pulse mode off(
 2020              		.loc 2 1162 5
 2021 0034 214B     		ldr	r3, .L115+4
 2022 0036 1B68     		ldr	r3, [r3]
 2023 0038 204A     		ldr	r2, .L115+4
 2024 003a 23F00803 		bic	r3, r3, #8
 2025 003e 1360     		str	r3, [r2]
1163:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM1->CR1, TIM_CR1_DIR);                                //  
 2026              		.loc 2 1163 5
 2027 0040 1E4B     		ldr	r3, .L115+4
 2028 0042 1B68     		ldr	r3, [r3]
 2029 0044 1D4A     		ldr	r2, .L115+4
 2030 0046 23F01003 		bic	r3, r3, #16
 2031 004a 1360     		str	r3, [r2]
1164:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM1->CR1, TIM_CR1_CMS_Msk, 0b00 << TIM_CR1_CMS_Pos);  //  
 2032              		.loc 2 1164 5
 2033 004c 1B4B     		ldr	r3, .L115+4
 2034 004e 1B68     		ldr	r3, [r3]
 2035 0050 1A4A     		ldr	r2, .L115+4
 2036 0052 23F06003 		bic	r3, r3, #96
 2037 0056 1360     		str	r3, [r2]
1165:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM1->CR1, TIM_CR1_ARPE);                                 // Auto-reload preload enable
 2038              		.loc 2 1165 5
 2039 0058 184B     		ldr	r3, .L115+4
 2040 005a 1B68     		ldr	r3, [r3]
 2041 005c 174A     		ldr	r2, .L115+4
 2042 005e 43F08003 		orr	r3, r3, #128
 2043 0062 1360     		str	r3, [r2]
1166:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM1->CR1, TIM_CR1_CKD_Msk, 0b00 << TIM_CR1_CKD_Pos);  //  
 2044              		.loc 2 1166 5
 2045 0064 154B     		ldr	r3, .L115+4
 2046 0066 1B68     		ldr	r3, [r3]
 2047 0068 144A     		ldr	r2, .L115+4
 2048 006a 23F44073 		bic	r3, r3, #768
 2049 006e 1360     		str	r3, [r2]
1167:Core/Src/stm32f103xx_CMSIS.c **** 
1168:Core/Src/stm32f103xx_CMSIS.c ****     /*  ( 409)*/
1169:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.4 TIMx DMA/Interrupt enable register (TIMx_DIER)
1170:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM1->DIER, TIM_DIER_UIE);  // Update interrupt enable
 2050              		.loc 2 1170 5
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 84


 2051 0070 124B     		ldr	r3, .L115+4
 2052 0072 DB68     		ldr	r3, [r3, #12]
 2053 0074 114A     		ldr	r2, .L115+4
 2054 0076 43F00103 		orr	r3, r3, #1
 2055 007a D360     		str	r3, [r2, #12]
1171:Core/Src/stm32f103xx_CMSIS.c **** 
1172:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.5 TIMx status register (TIMx_SR) -  
1173:Core/Src/stm32f103xx_CMSIS.c **** 
1174:Core/Src/stm32f103xx_CMSIS.c ****     TIM1->PSC = 72 - 1;
 2056              		.loc 2 1174 9
 2057 007c 0F4B     		ldr	r3, .L115+4
 2058              		.loc 2 1174 15
 2059 007e 4722     		movs	r2, #71
 2060 0080 9A62     		str	r2, [r3, #40]
1175:Core/Src/stm32f103xx_CMSIS.c ****     TIM1->ARR = 1000 - 1;
 2061              		.loc 2 1175 9
 2062 0082 0E4B     		ldr	r3, .L115+4
 2063              		.loc 2 1175 15
 2064 0084 40F2E732 		movw	r2, #999
 2065 0088 DA62     		str	r2, [r3, #44]
1176:Core/Src/stm32f103xx_CMSIS.c **** 
1177:Core/Src/stm32f103xx_CMSIS.c ****     /*  */
1178:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM1->BDTR, TIM_BDTR_LOCK_Msk, 0b00 << TIM_BDTR_LOCK_Pos);
 2066              		.loc 2 1178 5
 2067 008a 0C4B     		ldr	r3, .L115+4
 2068 008c 5B6C     		ldr	r3, [r3, #68]
 2069 008e 0B4A     		ldr	r2, .L115+4
 2070 0090 23F44073 		bic	r3, r3, #768
 2071 0094 5364     		str	r3, [r2, #68]
1179:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM1->BDTR, TIM_BDTR_AOE);
 2072              		.loc 2 1179 5
 2073 0096 094B     		ldr	r3, .L115+4
 2074 0098 5B6C     		ldr	r3, [r3, #68]
 2075 009a 084A     		ldr	r2, .L115+4
 2076 009c 43F48043 		orr	r3, r3, #16384
 2077 00a0 5364     		str	r3, [r2, #68]
1180:Core/Src/stm32f103xx_CMSIS.c **** 
1181:Core/Src/stm32f103xx_CMSIS.c ****     // NVIC_EnableIRQ(TIM1_UP_IRQn); //    
1182:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM1->CR1, TIM_CR1_CEN);  //  
 2078              		.loc 2 1182 5
 2079 00a2 064B     		ldr	r3, .L115+4
 2080 00a4 1B68     		ldr	r3, [r3]
 2081 00a6 054A     		ldr	r2, .L115+4
 2082 00a8 43F00103 		orr	r3, r3, #1
 2083 00ac 1360     		str	r3, [r2]
1183:Core/Src/stm32f103xx_CMSIS.c **** }
 2084              		.loc 2 1183 1
 2085 00ae 00BF     		nop
 2086 00b0 BD46     		mov	sp, r7
 2087              		.cfi_def_cfa_register 13
 2088              		@ sp needed
 2089 00b2 80BC     		pop	{r7}
 2090              		.cfi_restore 7
 2091              		.cfi_def_cfa_offset 0
 2092 00b4 7047     		bx	lr
 2093              	.L116:
 2094 00b6 00BF     		.align	2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 85


 2095              	.L115:
 2096 00b8 00100240 		.word	1073876992
 2097 00bc 002C0140 		.word	1073818624
 2098              		.cfi_endproc
 2099              	.LFE87:
 2101              		.section	.text.CMSIS_TIM1_PWM_CHANNEL1_init,"ax",%progbits
 2102              		.align	1
 2103              		.global	CMSIS_TIM1_PWM_CHANNEL1_init
 2104              		.syntax unified
 2105              		.thumb
 2106              		.thumb_func
 2108              	CMSIS_TIM1_PWM_CHANNEL1_init:
 2109              	.LFB88:
1184:Core/Src/stm32f103xx_CMSIS.c **** 
1185:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM1_PWM_CHANNEL1_init(void) {
 2110              		.loc 2 1185 41
 2111              		.cfi_startproc
 2112              		@ args = 0, pretend = 0, frame = 0
 2113              		@ frame_needed = 1, uses_anonymous_args = 0
 2114              		@ link register save eliminated.
 2115 0000 80B4     		push	{r7}
 2116              		.cfi_def_cfa_offset 4
 2117              		.cfi_offset 7, -4
 2118 0002 00AF     		add	r7, sp, #0
 2119              		.cfi_def_cfa_register 7
1186:Core/Src/stm32f103xx_CMSIS.c ****     /*  PA8  */
1187:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);  //   
 2120              		.loc 2 1187 5
 2121 0004 234B     		ldr	r3, .L118
 2122 0006 9B69     		ldr	r3, [r3, #24]
 2123 0008 224A     		ldr	r2, .L118
 2124 000a 43F00403 		orr	r3, r3, #4
 2125 000e 9361     		str	r3, [r2, #24]
1188:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF8_Msk, 0b10 << GPIO_CRH_CNF8_Pos);
 2126              		.loc 2 1188 5
 2127 0010 214B     		ldr	r3, .L118+4
 2128 0012 5B68     		ldr	r3, [r3, #4]
 2129 0014 23F00C03 		bic	r3, r3, #12
 2130 0018 1F4A     		ldr	r2, .L118+4
 2131 001a 43F00803 		orr	r3, r3, #8
 2132 001e 5360     		str	r3, [r2, #4]
1189:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE8_Msk, 0b11 << GPIO_CRH_MODE8_Pos);
 2133              		.loc 2 1189 5
 2134 0020 1D4B     		ldr	r3, .L118+4
 2135 0022 5B68     		ldr	r3, [r3, #4]
 2136 0024 1C4A     		ldr	r2, .L118+4
 2137 0026 43F00303 		orr	r3, r3, #3
 2138 002a 5360     		str	r3, [r2, #4]
1190:Core/Src/stm32f103xx_CMSIS.c **** 
1191:Core/Src/stm32f103xx_CMSIS.c ****     /* ( 1)*/
1192:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM1->CCMR1, TIM_CCMR1_CC1S_Msk, 0b00 << TIM_CCMR1_CC1S_Pos);   // CC1 channel is co
 2139              		.loc 2 1192 5
 2140 002c 1B4B     		ldr	r3, .L118+8
 2141 002e 9B69     		ldr	r3, [r3, #24]
 2142 0030 1A4A     		ldr	r2, .L118+8
 2143 0032 23F00303 		bic	r3, r3, #3
 2144 0036 9361     		str	r3, [r2, #24]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 86


1193:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM1->CCMR1, TIM_CCMR1_OC1FE);                                   // Fast mode disable
 2145              		.loc 2 1193 5
 2146 0038 184B     		ldr	r3, .L118+8
 2147 003a 9B69     		ldr	r3, [r3, #24]
 2148 003c 174A     		ldr	r2, .L118+8
 2149 003e 23F00403 		bic	r3, r3, #4
 2150 0042 9361     		str	r3, [r2, #24]
1194:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM1->CCMR1, TIM_CCMR1_OC1PE);                                     // Preload enable
 2151              		.loc 2 1194 5
 2152 0044 154B     		ldr	r3, .L118+8
 2153 0046 9B69     		ldr	r3, [r3, #24]
 2154 0048 144A     		ldr	r2, .L118+8
 2155 004a 43F00803 		orr	r3, r3, #8
 2156 004e 9361     		str	r3, [r2, #24]
1195:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM1->CCMR1, TIM_CCMR1_OC1M_Msk, 0b110 << TIM_CCMR1_OC1M_Pos);  // PWM MODE 1
 2157              		.loc 2 1195 5
 2158 0050 124B     		ldr	r3, .L118+8
 2159 0052 9B69     		ldr	r3, [r3, #24]
 2160 0054 23F07003 		bic	r3, r3, #112
 2161 0058 104A     		ldr	r2, .L118+8
 2162 005a 43F06003 		orr	r3, r3, #96
 2163 005e 9361     		str	r3, [r2, #24]
1196:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM1->CCMR1, TIM_CCMR1_OC1CE);                                   // OC1Ref is not aff
 2164              		.loc 2 1196 5
 2165 0060 0E4B     		ldr	r3, .L118+8
 2166 0062 9B69     		ldr	r3, [r3, #24]
 2167 0064 0D4A     		ldr	r2, .L118+8
 2168 0066 23F08003 		bic	r3, r3, #128
 2169 006a 9361     		str	r3, [r2, #24]
1197:Core/Src/stm32f103xx_CMSIS.c **** 
1198:Core/Src/stm32f103xx_CMSIS.c ****     /* */
1199:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.9 TIMx capture/compare enable register (TIMx_CCER)
1200:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM1->CCER, TIM_CCER_CC1E);    // On - OC1 signal is output on the corresponding output
 2170              		.loc 2 1200 5
 2171 006c 0B4B     		ldr	r3, .L118+8
 2172 006e 1B6A     		ldr	r3, [r3, #32]
 2173 0070 0A4A     		ldr	r2, .L118+8
 2174 0072 43F00103 		orr	r3, r3, #1
 2175 0076 1362     		str	r3, [r2, #32]
1201:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM1->CCER, TIM_CCER_CC1P);  // OC1 active high.
 2176              		.loc 2 1201 5
 2177 0078 084B     		ldr	r3, .L118+8
 2178 007a 1B6A     		ldr	r3, [r3, #32]
 2179 007c 074A     		ldr	r2, .L118+8
 2180 007e 23F00203 		bic	r3, r3, #2
 2181 0082 1362     		str	r3, [r2, #32]
1202:Core/Src/stm32f103xx_CMSIS.c **** 
1203:Core/Src/stm32f103xx_CMSIS.c ****     TIM1->CCR1 = 150;
 2182              		.loc 2 1203 9
 2183 0084 054B     		ldr	r3, .L118+8
 2184              		.loc 2 1203 16
 2185 0086 9622     		movs	r2, #150
 2186 0088 5A63     		str	r2, [r3, #52]
1204:Core/Src/stm32f103xx_CMSIS.c **** }
 2187              		.loc 2 1204 1
 2188 008a 00BF     		nop
 2189 008c BD46     		mov	sp, r7
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 87


 2190              		.cfi_def_cfa_register 13
 2191              		@ sp needed
 2192 008e 80BC     		pop	{r7}
 2193              		.cfi_restore 7
 2194              		.cfi_def_cfa_offset 0
 2195 0090 7047     		bx	lr
 2196              	.L119:
 2197 0092 00BF     		.align	2
 2198              	.L118:
 2199 0094 00100240 		.word	1073876992
 2200 0098 00080140 		.word	1073809408
 2201 009c 002C0140 		.word	1073818624
 2202              		.cfi_endproc
 2203              	.LFE88:
 2205              		.section	.text.CMSIS_TIM1_PWM_CHANNEL2_init,"ax",%progbits
 2206              		.align	1
 2207              		.global	CMSIS_TIM1_PWM_CHANNEL2_init
 2208              		.syntax unified
 2209              		.thumb
 2210              		.thumb_func
 2212              	CMSIS_TIM1_PWM_CHANNEL2_init:
 2213              	.LFB89:
1205:Core/Src/stm32f103xx_CMSIS.c **** 
1206:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM1_PWM_CHANNEL2_init(void) {
 2214              		.loc 2 1206 41
 2215              		.cfi_startproc
 2216              		@ args = 0, pretend = 0, frame = 0
 2217              		@ frame_needed = 1, uses_anonymous_args = 0
 2218              		@ link register save eliminated.
 2219 0000 80B4     		push	{r7}
 2220              		.cfi_def_cfa_offset 4
 2221              		.cfi_offset 7, -4
 2222 0002 00AF     		add	r7, sp, #0
 2223              		.cfi_def_cfa_register 7
1207:Core/Src/stm32f103xx_CMSIS.c ****     /*  PA9  */
1208:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);  //   
 2224              		.loc 2 1208 5
 2225 0004 234B     		ldr	r3, .L121
 2226 0006 9B69     		ldr	r3, [r3, #24]
 2227 0008 224A     		ldr	r2, .L121
 2228 000a 43F00403 		orr	r3, r3, #4
 2229 000e 9361     		str	r3, [r2, #24]
1209:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF9_Msk, 0b10 << GPIO_CRH_CNF9_Pos);
 2230              		.loc 2 1209 5
 2231 0010 214B     		ldr	r3, .L121+4
 2232 0012 5B68     		ldr	r3, [r3, #4]
 2233 0014 23F0C003 		bic	r3, r3, #192
 2234 0018 1F4A     		ldr	r2, .L121+4
 2235 001a 43F08003 		orr	r3, r3, #128
 2236 001e 5360     		str	r3, [r2, #4]
1210:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE9_Msk, 0b11 << GPIO_CRH_MODE9_Pos);
 2237              		.loc 2 1210 5
 2238 0020 1D4B     		ldr	r3, .L121+4
 2239 0022 5B68     		ldr	r3, [r3, #4]
 2240 0024 1C4A     		ldr	r2, .L121+4
 2241 0026 43F03003 		orr	r3, r3, #48
 2242 002a 5360     		str	r3, [r2, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 88


1211:Core/Src/stm32f103xx_CMSIS.c **** 
1212:Core/Src/stm32f103xx_CMSIS.c ****     /* ( 2)*/
1213:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM1->CCMR1, TIM_CCMR1_CC2S_Msk, 0b00 << TIM_CCMR1_CC2S_Pos);   // CC1 channel is co
 2243              		.loc 2 1213 5
 2244 002c 1B4B     		ldr	r3, .L121+8
 2245 002e 9B69     		ldr	r3, [r3, #24]
 2246 0030 1A4A     		ldr	r2, .L121+8
 2247 0032 23F44073 		bic	r3, r3, #768
 2248 0036 9361     		str	r3, [r2, #24]
1214:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM1->CCMR1, TIM_CCMR1_OC2FE);                                   // Fast mode disable
 2249              		.loc 2 1214 5
 2250 0038 184B     		ldr	r3, .L121+8
 2251 003a 9B69     		ldr	r3, [r3, #24]
 2252 003c 174A     		ldr	r2, .L121+8
 2253 003e 23F48063 		bic	r3, r3, #1024
 2254 0042 9361     		str	r3, [r2, #24]
1215:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM1->CCMR1, TIM_CCMR1_OC2PE);                                     // Preload enable
 2255              		.loc 2 1215 5
 2256 0044 154B     		ldr	r3, .L121+8
 2257 0046 9B69     		ldr	r3, [r3, #24]
 2258 0048 144A     		ldr	r2, .L121+8
 2259 004a 43F40063 		orr	r3, r3, #2048
 2260 004e 9361     		str	r3, [r2, #24]
1216:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(TIM1->CCMR1, TIM_CCMR1_OC2M_Msk, 0b110 << TIM_CCMR1_OC2M_Pos);  // PWM MODE 1
 2261              		.loc 2 1216 5
 2262 0050 124B     		ldr	r3, .L121+8
 2263 0052 9B69     		ldr	r3, [r3, #24]
 2264 0054 23F4E043 		bic	r3, r3, #28672
 2265 0058 104A     		ldr	r2, .L121+8
 2266 005a 43F4C043 		orr	r3, r3, #24576
 2267 005e 9361     		str	r3, [r2, #24]
1217:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM1->CCMR1, TIM_CCMR1_OC2CE);                                   // OC1Ref is not aff
 2268              		.loc 2 1217 5
 2269 0060 0E4B     		ldr	r3, .L121+8
 2270 0062 9B69     		ldr	r3, [r3, #24]
 2271 0064 0D4A     		ldr	r2, .L121+8
 2272 0066 23F40043 		bic	r3, r3, #32768
 2273 006a 9361     		str	r3, [r2, #24]
1218:Core/Src/stm32f103xx_CMSIS.c **** 
1219:Core/Src/stm32f103xx_CMSIS.c ****     /* */
1220:Core/Src/stm32f103xx_CMSIS.c ****     // 15.4.9 TIMx capture/compare enable register (TIMx_CCER)
1221:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(TIM1->CCER, TIM_CCER_CC2E);    // On - OC1 signal is output on the corresponding output
 2274              		.loc 2 1221 5
 2275 006c 0B4B     		ldr	r3, .L121+8
 2276 006e 1B6A     		ldr	r3, [r3, #32]
 2277 0070 0A4A     		ldr	r2, .L121+8
 2278 0072 43F01003 		orr	r3, r3, #16
 2279 0076 1362     		str	r3, [r2, #32]
1222:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(TIM1->CCER, TIM_CCER_CC2P);  // OC1 active high.
 2280              		.loc 2 1222 5
 2281 0078 084B     		ldr	r3, .L121+8
 2282 007a 1B6A     		ldr	r3, [r3, #32]
 2283 007c 074A     		ldr	r2, .L121+8
 2284 007e 23F02003 		bic	r3, r3, #32
 2285 0082 1362     		str	r3, [r2, #32]
1223:Core/Src/stm32f103xx_CMSIS.c **** 
1224:Core/Src/stm32f103xx_CMSIS.c ****     TIM1->CCR2 = 250;
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 89


 2286              		.loc 2 1224 9
 2287 0084 054B     		ldr	r3, .L121+8
 2288              		.loc 2 1224 16
 2289 0086 FA22     		movs	r2, #250
 2290 0088 9A63     		str	r2, [r3, #56]
1225:Core/Src/stm32f103xx_CMSIS.c **** }
 2291              		.loc 2 1225 1
 2292 008a 00BF     		nop
 2293 008c BD46     		mov	sp, r7
 2294              		.cfi_def_cfa_register 13
 2295              		@ sp needed
 2296 008e 80BC     		pop	{r7}
 2297              		.cfi_restore 7
 2298              		.cfi_def_cfa_offset 0
 2299 0090 7047     		bx	lr
 2300              	.L122:
 2301 0092 00BF     		.align	2
 2302              	.L121:
 2303 0094 00100240 		.word	1073876992
 2304 0098 00080140 		.word	1073809408
 2305 009c 002C0140 		.word	1073818624
 2306              		.cfi_endproc
 2307              	.LFE89:
 2309              		.section	.text.TIM1_UP_IRQHandler,"ax",%progbits
 2310              		.align	1
 2311              		.weak	TIM1_UP_IRQHandler
 2312              		.syntax unified
 2313              		.thumb
 2314              		.thumb_func
 2316              	TIM1_UP_IRQHandler:
 2317              	.LFB90:
1226:Core/Src/stm32f103xx_CMSIS.c **** 
1227:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void TIM1_UP_IRQHandler(void) {
 2318              		.loc 2 1227 38
 2319              		.cfi_startproc
 2320              		@ args = 0, pretend = 0, frame = 0
 2321              		@ frame_needed = 1, uses_anonymous_args = 0
 2322              		@ link register save eliminated.
 2323 0000 80B4     		push	{r7}
 2324              		.cfi_def_cfa_offset 4
 2325              		.cfi_offset 7, -4
 2326 0002 00AF     		add	r7, sp, #0
 2327              		.cfi_def_cfa_register 7
1228:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(TIM1->SR, TIM_SR_UIF)) {
 2328              		.loc 2 1228 9
 2329 0004 074B     		ldr	r3, .L126
 2330 0006 1B69     		ldr	r3, [r3, #16]
 2331 0008 03F00103 		and	r3, r3, #1
 2332              		.loc 2 1228 8
 2333 000c 002B     		cmp	r3, #0
 2334 000e 05D0     		beq	.L125
1229:Core/Src/stm32f103xx_CMSIS.c ****         CLEAR_BIT(TIM1->SR, TIM_SR_UIF);  //   
 2335              		.loc 2 1229 9
 2336 0010 044B     		ldr	r3, .L126
 2337 0012 1B69     		ldr	r3, [r3, #16]
 2338 0014 034A     		ldr	r2, .L126
 2339 0016 23F00103 		bic	r3, r3, #1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 90


 2340 001a 1361     		str	r3, [r2, #16]
 2341              	.L125:
1230:Core/Src/stm32f103xx_CMSIS.c ****     }
1231:Core/Src/stm32f103xx_CMSIS.c **** }
 2342              		.loc 2 1231 1
 2343 001c 00BF     		nop
 2344 001e BD46     		mov	sp, r7
 2345              		.cfi_def_cfa_register 13
 2346              		@ sp needed
 2347 0020 80BC     		pop	{r7}
 2348              		.cfi_restore 7
 2349              		.cfi_def_cfa_offset 0
 2350 0022 7047     		bx	lr
 2351              	.L127:
 2352              		.align	2
 2353              	.L126:
 2354 0024 002C0140 		.word	1073818624
 2355              		.cfi_endproc
 2356              	.LFE90:
 2358              		.global	ADC_RAW_Data
 2359              		.section	.bss.ADC_RAW_Data,"aw",%nobits
 2360              		.align	2
 2363              	ADC_RAW_Data:
 2364 0000 00000000 		.space	4
 2365              		.section	.text.CMSIS_ADC_DMA_init,"ax",%progbits
 2366              		.align	1
 2367              		.global	CMSIS_ADC_DMA_init
 2368              		.syntax unified
 2369              		.thumb
 2370              		.thumb_func
 2372              	CMSIS_ADC_DMA_init:
 2373              	.LFB91:
1232:Core/Src/stm32f103xx_CMSIS.c **** 
1233:Core/Src/stm32f103xx_CMSIS.c **** /*=================================  ADC ========================================
1234:Core/Src/stm32f103xx_CMSIS.c **** 
1235:Core/Src/stm32f103xx_CMSIS.c **** /**
1236:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1237:Core/Src/stm32f103xx_CMSIS.c **** *  @breif Analog-to-digital converter (ADC)
1238:Core/Src/stm32f103xx_CMSIS.c **** *  Reference Manual/. .11 Analog-to-digital converter (ADC) (. 215)
1239:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1240:Core/Src/stm32f103xx_CMSIS.c **** */
1241:Core/Src/stm32f103xx_CMSIS.c **** // STM32  12    
1242:Core/Src/stm32f103xx_CMSIS.c **** //    18  , 
1243:Core/Src/stm32f103xx_CMSIS.c **** //  .
1244:Core/Src/stm32f103xx_CMSIS.c **** // -    
1245:Core/Src/stm32f103xx_CMSIS.c **** //     16-  
1246:Core/Src/stm32f103xx_CMSIS.c **** 
1247:Core/Src/stm32f103xx_CMSIS.c **** //       
1248:Core/Src/stm32f103xx_CMSIS.c **** //      14 .
1249:Core/Src/stm32f103xx_CMSIS.c **** 
1250:Core/Src/stm32f103xx_CMSIS.c **** /*                                   Table 65. ADC pins                                            
1251:Core/Src/stm32f103xx_CMSIS.c **** /*
1252:Core/Src/stm32f103xx_CMSIS.c ****          Name     |        Signal type                | Remarks
1253:Core/Src/stm32f103xx_CMSIS.c ****          VREF+    | Input, analog reference positive  | The higher/positive reference voltage for t
1254:Core/Src/stm32f103xx_CMSIS.c ****                           |                                   |          2.4 V <= VREF+ <= VDDA
1255:Core/Src/stm32f103xx_CMSIS.c ****         VDDA(1)   |       Input, analog supply        | Analog power supply equal to VDD and
1256:Core/Src/stm32f103xx_CMSIS.c ****                           |                                   |          2.4 V <= VDDA <= 3.6 V
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 91


1257:Core/Src/stm32f103xx_CMSIS.c ****          VREF-    | Input, analog reference negative  | The lower/negative reference voltage for th
1258:Core/Src/stm32f103xx_CMSIS.c ****                           |                                   |              VREF- = VSSA
1259:Core/Src/stm32f103xx_CMSIS.c ****         VSSA(1)   |    Input, analog supply ground    |    Ground for analog power supply equal to 
1260:Core/Src/stm32f103xx_CMSIS.c **** ADCx_IN[15:0] |         Analog signals            |           Up to 21 analog channels(2)
1261:Core/Src/stm32f103xx_CMSIS.c **** */
1262:Core/Src/stm32f103xx_CMSIS.c **** 
1263:Core/Src/stm32f103xx_CMSIS.c **** /*11.3.1 ADC on-off control(. 218)*/
1264:Core/Src/stm32f103xx_CMSIS.c **** //   ,   ADON   ADC_CR2.
1265:Core/Src/stm32f103xx_CMSIS.c **** //   ADON    ,  
1266:Core/Src/stm32f103xx_CMSIS.c **** //  ,   ADON 
1267:Core/Src/stm32f103xx_CMSIS.c **** //   ,     
1268:Core/Src/stm32f103xx_CMSIS.c **** //         ( 
1269:Core/Src/stm32f103xx_CMSIS.c **** 
1270:Core/Src/stm32f103xx_CMSIS.c **** /*11.3.3 Channel selection(. 218)*/
1271:Core/Src/stm32f103xx_CMSIS.c **** //  16  .  
1272:Core/Src/stm32f103xx_CMSIS.c **** //   .    
1273:Core/Src/stm32f103xx_CMSIS.c **** //        . 
1274:Core/Src/stm32f103xx_CMSIS.c **** // Ch3, Ch8, Ch2, Ch2, Ch0, Ch2, Ch2, Ch15.
1275:Core/Src/stm32f103xx_CMSIS.c **** /*
1276:Core/Src/stm32f103xx_CMSIS.c ****  *     16 . 
1277:Core/Src/stm32f103xx_CMSIS.c ****  *       ADC_SQ
1278:Core/Src/stm32f103xx_CMSIS.c ****  *      
1279:Core/Src/stm32f103xx_CMSIS.c ****  *
1280:Core/Src/stm32f103xx_CMSIS.c ****  *     4 . 
1281:Core/Src/stm32f103xx_CMSIS.c ****  *    ADC_ISQR.   
1282:Core/Src/stm32f103xx_CMSIS.c ****  * L[1:0]   ADC_ISQR.
1283:Core/Src/stm32f103xx_CMSIS.c ****  *
1284:Core/Src/stm32f103xx_CMSIS.c ****  *   ADC_SQRx  ADC_ISQR    
1285:Core/Src/stm32f103xx_CMSIS.c ****  *      
1286:Core/Src/stm32f103xx_CMSIS.c ****  * */
1287:Core/Src/stm32f103xx_CMSIS.c **** 
1288:Core/Src/stm32f103xx_CMSIS.c **** /*Temperature sensor/VREFINT internal channels*/
1289:Core/Src/stm32f103xx_CMSIS.c **** /*      ADCx_IN16,  
1290:Core/Src/stm32f103xx_CMSIS.c ****  *        
1291:Core/Src/stm32f103xx_CMSIS.c **** 
1292:Core/Src/stm32f103xx_CMSIS.c **** /*11.4 Calibration*/
1293:Core/Src/stm32f103xx_CMSIS.c **** /*     . 
1294:Core/Src/stm32f103xx_CMSIS.c ****  *   .   
1295:Core/Src/stm32f103xx_CMSIS.c ****  *        
1296:Core/Src/stm32f103xx_CMSIS.c ****  *
1297:Core/Src/stm32f103xx_CMSIS.c ****  *     CAL  
1298:Core/Src/stm32f103xx_CMSIS.c ****  *
1299:Core/Src/stm32f103xx_CMSIS.c ****  *   ,  CAL  
1300:Core/Src/stm32f103xx_CMSIS.c ****  *       
1301:Core/Src/stm32f103xx_CMSIS.c ****  *  .
1302:Core/Src/stm32f103xx_CMSIS.c ****  *
1303:Core/Src/stm32f103xx_CMSIS.c ****  * :      
1304:Core/Src/stm32f103xx_CMSIS.c ****  * */
1305:Core/Src/stm32f103xx_CMSIS.c **** 
1306:Core/Src/stm32f103xx_CMSIS.c **** /*11.8 DMA request(. 227)*/
1307:Core/Src/stm32f103xx_CMSIS.c **** /*     
1308:Core/Src/stm32f103xx_CMSIS.c ****  *  DMA      
1309:Core/Src/stm32f103xx_CMSIS.c ****  *     ADC_DR.
1310:Core/Src/stm32f103xx_CMSIS.c ****  *
1311:Core/Src/stm32f103xx_CMSIS.c ****  *      
1312:Core/Src/stm32f103xx_CMSIS.c ****  *   ADC_DR   ,  
1313:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 92


1314:Core/Src/stm32f103xx_CMSIS.c **** /*11.11 ADC interrupts(. 236)*/
1315:Core/Src/stm32f103xx_CMSIS.c **** /*
1316:Core/Src/stm32f103xx_CMSIS.c ****  *       
1317:Core/Src/stm32f103xx_CMSIS.c ****  *     .
1318:Core/Src/stm32f103xx_CMSIS.c ****  *
1319:Core/Src/stm32f103xx_CMSIS.c ****  *  ADC1  ADC2       
1320:Core/Src/stm32f103xx_CMSIS.c ****  *  .
1321:Core/Src/stm32f103xx_CMSIS.c ****  * */
1322:Core/Src/stm32f103xx_CMSIS.c **** 
1323:Core/Src/stm32f103xx_CMSIS.c **** /*
1324:Core/Src/stm32f103xx_CMSIS.c ****  *       ADC_SR,   
1325:Core/Src/stm32f103xx_CMSIS.c ****  * - JSTRT (    
1326:Core/Src/stm32f103xx_CMSIS.c ****  * - STRT (    
1327:Core/Src/stm32f103xx_CMSIS.c ****  * */
1328:Core/Src/stm32f103xx_CMSIS.c **** 
1329:Core/Src/stm32f103xx_CMSIS.c **** /*Table 71. ADC interrupts*/
1330:Core/Src/stm32f103xx_CMSIS.c **** /*
1331:Core/Src/stm32f103xx_CMSIS.c ****  *          Interrupt event          |         Event flag             |        Enable Control bit
1332:Core/Src/stm32f103xx_CMSIS.c ****  *   End of conversion regular group |             EOC                |              EOCIE
1333:Core/Src/stm32f103xx_CMSIS.c ****  *  End of conversion injected group |             JEOC               |             JEOCIE
1334:Core/Src/stm32f103xx_CMSIS.c ****  * Analog watchdog status bit is set |             AWD                |              AWDIE
1335:Core/Src/stm32f103xx_CMSIS.c ****  */
1336:Core/Src/stm32f103xx_CMSIS.c **** 
1337:Core/Src/stm32f103xx_CMSIS.c **** volatile uint16_t ADC_RAW_Data[2] = {
1338:Core/Src/stm32f103xx_CMSIS.c ****     0,
1339:Core/Src/stm32f103xx_CMSIS.c **** };  // ,      
1340:Core/Src/stm32f103xx_CMSIS.c **** 
1341:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_ADC_DMA_init(void) {
 2374              		.loc 2 1341 31
 2375              		.cfi_startproc
 2376              		@ args = 0, pretend = 0, frame = 0
 2377              		@ frame_needed = 1, uses_anonymous_args = 0
 2378 0000 80B5     		push	{r7, lr}
 2379              		.cfi_def_cfa_offset 8
 2380              		.cfi_offset 7, -8
 2381              		.cfi_offset 14, -4
 2382 0002 00AF     		add	r7, sp, #0
 2383              		.cfi_def_cfa_register 7
1342:Core/Src/stm32f103xx_CMSIS.c ****     /*  DMA
1343:Core/Src/stm32f103xx_CMSIS.c ****      *  :
1344:Core/Src/stm32f103xx_CMSIS.c ****      *    DMA     278 "
1345:Core/Src/stm32f103xx_CMSIS.c **** 
1346:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN);                                       // 
 2384              		.loc 2 1346 5
 2385 0004 8E4B     		ldr	r3, .L130
 2386 0006 5B69     		ldr	r3, [r3, #20]
 2387 0008 8D4A     		ldr	r2, .L130
 2388 000a 43F00103 		orr	r3, r3, #1
 2389 000e 5361     		str	r3, [r2, #20]
1347:Core/Src/stm32f103xx_CMSIS.c ****     DMA1_Channel1->CPAR = (uint32_t)&(ADC1->DR);                                   //  
 2390              		.loc 2 1347 18
 2391 0010 8C4B     		ldr	r3, .L130+4
 2392              		.loc 2 1347 25
 2393 0012 8D4A     		ldr	r2, .L130+8
 2394 0014 9A60     		str	r2, [r3, #8]
1348:Core/Src/stm32f103xx_CMSIS.c ****     DMA1_Channel1->CMAR = (uint32_t)ADC_RAW_Data;                                  //  
 2395              		.loc 2 1348 18
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 93


 2396 0016 8B4B     		ldr	r3, .L130+4
 2397              		.loc 2 1348 27
 2398 0018 8C4A     		ldr	r2, .L130+12
 2399              		.loc 2 1348 25
 2400 001a DA60     		str	r2, [r3, #12]
1349:Core/Src/stm32f103xx_CMSIS.c ****     DMA1_Channel1->CNDTR = 2;                                                      // 
 2401              		.loc 2 1349 18
 2402 001c 894B     		ldr	r3, .L130+4
 2403              		.loc 2 1349 26
 2404 001e 0222     		movs	r2, #2
 2405 0020 5A60     		str	r2, [r3, #4]
1350:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(DMA1_Channel1->CCR, DMA_CCR_PL_Msk, 0b00 << DMA_CCR_PL_Pos);        // 
 2406              		.loc 2 1350 5
 2407 0022 884B     		ldr	r3, .L130+4
 2408 0024 1B68     		ldr	r3, [r3]
 2409 0026 874A     		ldr	r2, .L130+4
 2410 0028 23F44053 		bic	r3, r3, #12288
 2411 002c 1360     		str	r3, [r2]
1351:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(DMA1_Channel1->CCR, DMA_CCR_DIR);                                    //  
 2412              		.loc 2 1351 5
 2413 002e 854B     		ldr	r3, .L130+4
 2414 0030 1B68     		ldr	r3, [r3]
 2415 0032 844A     		ldr	r2, .L130+4
 2416 0034 23F01003 		bic	r3, r3, #16
 2417 0038 1360     		str	r3, [r2]
1352:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(DMA1_Channel1->CCR, DMA_CCR_CIRC);                                     // 
 2418              		.loc 2 1352 5
 2419 003a 824B     		ldr	r3, .L130+4
 2420 003c 1B68     		ldr	r3, [r3]
 2421 003e 814A     		ldr	r2, .L130+4
 2422 0040 43F02003 		orr	r3, r3, #32
 2423 0044 1360     		str	r3, [r2]
1353:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(DMA1_Channel1->CCR, DMA_CCR_PSIZE_Msk, 0b01 << DMA_CCR_PSIZE_Pos);  //  
 2424              		.loc 2 1353 5
 2425 0046 7F4B     		ldr	r3, .L130+4
 2426 0048 1B68     		ldr	r3, [r3]
 2427 004a 23F44073 		bic	r3, r3, #768
 2428 004e 7D4A     		ldr	r2, .L130+4
 2429 0050 43F48073 		orr	r3, r3, #256
 2430 0054 1360     		str	r3, [r2]
1354:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(DMA1_Channel1->CCR, DMA_CCR_MSIZE_Msk, 0b01 << DMA_CCR_MSIZE_Pos);  //  
 2431              		.loc 2 1354 5
 2432 0056 7B4B     		ldr	r3, .L130+4
 2433 0058 1B68     		ldr	r3, [r3]
 2434 005a 23F44063 		bic	r3, r3, #3072
 2435 005e 794A     		ldr	r2, .L130+4
 2436 0060 43F48063 		orr	r3, r3, #1024
 2437 0064 1360     		str	r3, [r2]
1355:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(DMA1_Channel1->CCR, DMA_CCR_TCIE);                                     // 
 2438              		.loc 2 1355 5
 2439 0066 774B     		ldr	r3, .L130+4
 2440 0068 1B68     		ldr	r3, [r3]
 2441 006a 764A     		ldr	r2, .L130+4
 2442 006c 43F00203 		orr	r3, r3, #2
 2443 0070 1360     		str	r3, [r2]
1356:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(DMA1_Channel1->CCR, DMA_CCR_HTIE);                                   // 
 2444              		.loc 2 1356 5
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 94


 2445 0072 744B     		ldr	r3, .L130+4
 2446 0074 1B68     		ldr	r3, [r3]
 2447 0076 734A     		ldr	r2, .L130+4
 2448 0078 23F00403 		bic	r3, r3, #4
 2449 007c 1360     		str	r3, [r2]
1357:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(DMA1_Channel1->CCR, DMA_CCR_TEIE);                                     // 
 2450              		.loc 2 1357 5
 2451 007e 714B     		ldr	r3, .L130+4
 2452 0080 1B68     		ldr	r3, [r3]
 2453 0082 704A     		ldr	r2, .L130+4
 2454 0084 43F00803 		orr	r3, r3, #8
 2455 0088 1360     		str	r3, [r2]
1358:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(DMA1_Channel1->CCR, DMA_CCR_MINC);                                     // 
 2456              		.loc 2 1358 5
 2457 008a 6E4B     		ldr	r3, .L130+4
 2458 008c 1B68     		ldr	r3, [r3]
 2459 008e 6D4A     		ldr	r2, .L130+4
 2460 0090 43F08003 		orr	r3, r3, #128
 2461 0094 1360     		str	r3, [r2]
1359:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(DMA1_Channel1->CCR, DMA_CCR_EN);                                       // DMA ON
 2462              		.loc 2 1359 5
 2463 0096 6B4B     		ldr	r3, .L130+4
 2464 0098 1B68     		ldr	r3, [r3]
 2465 009a 6A4A     		ldr	r2, .L130+4
 2466 009c 43F00103 		orr	r3, r3, #1
 2467 00a0 1360     		str	r3, [r2]
1360:Core/Src/stm32f103xx_CMSIS.c ****     NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 2468              		.loc 2 1360 5
 2469 00a2 0B20     		movs	r0, #11
 2470 00a4 FFF7FEFF 		bl	__NVIC_EnableIRQ
1361:Core/Src/stm32f103xx_CMSIS.c **** 
1362:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN);  //   ADC1
 2471              		.loc 2 1362 5
 2472 00a8 654B     		ldr	r3, .L130
 2473 00aa 9B69     		ldr	r3, [r3, #24]
 2474 00ac 644A     		ldr	r2, .L130
 2475 00ae 43F40073 		orr	r3, r3, #512
 2476 00b2 9361     		str	r3, [r2, #24]
1363:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);  //   
 2477              		.loc 2 1363 5
 2478 00b4 624B     		ldr	r3, .L130
 2479 00b6 9B69     		ldr	r3, [r3, #24]
 2480 00b8 614A     		ldr	r2, .L130
 2481 00ba 43F00403 		orr	r3, r3, #4
 2482 00be 9361     		str	r3, [r2, #24]
1364:Core/Src/stm32f103xx_CMSIS.c **** 
1365:Core/Src/stm32f103xx_CMSIS.c ****     /*  PA0  PA1   */
1366:Core/Src/stm32f103xx_CMSIS.c ****     /*Pin PA0 - Analog*/
1367:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF0_Msk, 0b00 << GPIO_CRL_CNF0_Pos);
 2483              		.loc 2 1367 5
 2484 00c0 634B     		ldr	r3, .L130+16
 2485 00c2 1B68     		ldr	r3, [r3]
 2486 00c4 624A     		ldr	r2, .L130+16
 2487 00c6 23F00C03 		bic	r3, r3, #12
 2488 00ca 1360     		str	r3, [r2]
1368:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE0_Msk, 0b00 << GPIO_CRL_MODE0_Pos);
 2489              		.loc 2 1368 5
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 95


 2490 00cc 604B     		ldr	r3, .L130+16
 2491 00ce 1B68     		ldr	r3, [r3]
 2492 00d0 5F4A     		ldr	r2, .L130+16
 2493 00d2 23F00303 		bic	r3, r3, #3
 2494 00d6 1360     		str	r3, [r2]
1369:Core/Src/stm32f103xx_CMSIS.c **** 
1370:Core/Src/stm32f103xx_CMSIS.c ****     /*Pin PA1 - Analog*/
1371:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF1_Msk, 0b00 << GPIO_CRL_CNF1_Pos);
 2495              		.loc 2 1371 5
 2496 00d8 5D4B     		ldr	r3, .L130+16
 2497 00da 1B68     		ldr	r3, [r3]
 2498 00dc 5C4A     		ldr	r2, .L130+16
 2499 00de 23F0C003 		bic	r3, r3, #192
 2500 00e2 1360     		str	r3, [r2]
1372:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE1_Msk, 0b00 << GPIO_CRL_MODE1_Pos);
 2501              		.loc 2 1372 5
 2502 00e4 5A4B     		ldr	r3, .L130+16
 2503 00e6 1B68     		ldr	r3, [r3]
 2504 00e8 594A     		ldr	r2, .L130+16
 2505 00ea 23F03003 		bic	r3, r3, #48
 2506 00ee 1360     		str	r3, [r2]
1373:Core/Src/stm32f103xx_CMSIS.c **** 
1374:Core/Src/stm32f103xx_CMSIS.c ****     /*11.12 ADC registers( 237)*/
1375:Core/Src/stm32f103xx_CMSIS.c ****     // 11.12.2 ADC control register 1 (ADC_CR1)( 238)
1376:Core/Src/stm32f103xx_CMSIS.c **** 
1377:Core/Src/stm32f103xx_CMSIS.c ****     //   :   (/)
1378:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(ADC1->CR1, ADC_CR1_EOCIE);  // EOC interrupt enabled/disabled. An interrupt is genera
 2507              		.loc 2 1378 5
 2508 00f0 584B     		ldr	r3, .L130+20
 2509 00f2 5B68     		ldr	r3, [r3, #4]
 2510 00f4 574A     		ldr	r2, .L130+20
 2511 00f6 23F02003 		bic	r3, r3, #32
 2512 00fa 5360     		str	r3, [r2, #4]
1379:Core/Src/stm32f103xx_CMSIS.c **** 
1380:Core/Src/stm32f103xx_CMSIS.c ****     //   : analog watchdog (/)
1381:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(ADC1->CR1, ADC_CR1_AWDIE);  // Analog watchdog interrupt disabled
 2513              		.loc 2 1381 5
 2514 00fc 554B     		ldr	r3, .L130+20
 2515 00fe 5B68     		ldr	r3, [r3, #4]
 2516 0100 544A     		ldr	r2, .L130+20
 2517 0102 23F04003 		bic	r3, r3, #64
 2518 0106 5360     		str	r3, [r2, #4]
1382:Core/Src/stm32f103xx_CMSIS.c **** 
1383:Core/Src/stm32f103xx_CMSIS.c ****     //   :   (/
1384:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(ADC1->CR1, ADC_CR1_JEOCIE);  // JEOC interrupt disabled
 2519              		.loc 2 1384 5
 2520 0108 524B     		ldr	r3, .L130+20
 2521 010a 5B68     		ldr	r3, [r3, #4]
 2522 010c 514A     		ldr	r2, .L130+20
 2523 010e 23F08003 		bic	r3, r3, #128
 2524 0112 5360     		str	r3, [r2, #4]
1385:Core/Src/stm32f103xx_CMSIS.c **** 
1386:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(ADC1->CR1, ADC_CR1_SCAN);  // Scan mode enabled
 2525              		.loc 2 1386 5
 2526 0114 4F4B     		ldr	r3, .L130+20
 2527 0116 5B68     		ldr	r3, [r3, #4]
 2528 0118 4E4A     		ldr	r2, .L130+20
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 96


 2529 011a 43F48073 		orr	r3, r3, #256
 2530 011e 5360     		str	r3, [r2, #4]
1387:Core/Src/stm32f103xx_CMSIS.c **** 
1388:Core/Src/stm32f103xx_CMSIS.c ****     /* :
1389:Core/Src/stm32f103xx_CMSIS.c ****      *  EOC  JEOC     
1390:Core/Src/stm32f103xx_CMSIS.c ****      *     EOCIE  JEOCIE.*/
1391:Core/Src/stm32f103xx_CMSIS.c **** 
1392:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(ADC1->CR1, ADC_CR1_AWDSGL);                                       // Analog watchdog 
 2531              		.loc 2 1392 5
 2532 0120 4C4B     		ldr	r3, .L130+20
 2533 0122 5B68     		ldr	r3, [r3, #4]
 2534 0124 4B4A     		ldr	r2, .L130+20
 2535 0126 23F40073 		bic	r3, r3, #512
 2536 012a 5360     		str	r3, [r2, #4]
1393:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(ADC1->CR1, ADC_CR1_JAUTO);                                        // Automatic inject
 2537              		.loc 2 1393 5
 2538 012c 494B     		ldr	r3, .L130+20
 2539 012e 5B68     		ldr	r3, [r3, #4]
 2540 0130 484A     		ldr	r2, .L130+20
 2541 0132 23F48063 		bic	r3, r3, #1024
 2542 0136 5360     		str	r3, [r2, #4]
1394:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(ADC1->CR1, ADC_CR1_DISCEN);                                       // Discontinuous mo
 2543              		.loc 2 1394 5
 2544 0138 464B     		ldr	r3, .L130+20
 2545 013a 5B68     		ldr	r3, [r3, #4]
 2546 013c 454A     		ldr	r2, .L130+20
 2547 013e 23F40063 		bic	r3, r3, #2048
 2548 0142 5360     		str	r3, [r2, #4]
1395:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(ADC1->CR1, ADC_CR1_JDISCEN);                                      // Discontinuous mo
 2549              		.loc 2 1395 5
 2550 0144 434B     		ldr	r3, .L130+20
 2551 0146 5B68     		ldr	r3, [r3, #4]
 2552 0148 424A     		ldr	r2, .L130+20
 2553 014a 23F48053 		bic	r3, r3, #4096
 2554 014e 5360     		str	r3, [r2, #4]
1396:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(ADC1->CR1, ADC_CR1_DUALMOD_Msk, 0b0110 << ADC_CR1_DUALMOD_Pos);  // 0110: Regular si
 2555              		.loc 2 1396 5
 2556 0150 404B     		ldr	r3, .L130+20
 2557 0152 5B68     		ldr	r3, [r3, #4]
 2558 0154 23F47023 		bic	r3, r3, #983040
 2559 0158 3E4A     		ldr	r2, .L130+20
 2560 015a 43F4C023 		orr	r3, r3, #393216
 2561 015e 5360     		str	r3, [r2, #4]
1397:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(ADC1->CR1, ADC_CR1_JAWDEN);                                       // Analog watchdog 
 2562              		.loc 2 1397 5
 2563 0160 3C4B     		ldr	r3, .L130+20
 2564 0162 5B68     		ldr	r3, [r3, #4]
 2565 0164 3B4A     		ldr	r2, .L130+20
 2566 0166 23F48003 		bic	r3, r3, #4194304
 2567 016a 5360     		str	r3, [r2, #4]
1398:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(ADC1->CR1, ADC_CR1_AWDEN);                                        // Analog watchdog 
 2568              		.loc 2 1398 5
 2569 016c 394B     		ldr	r3, .L130+20
 2570 016e 5B68     		ldr	r3, [r3, #4]
 2571 0170 384A     		ldr	r2, .L130+20
 2572 0172 23F40003 		bic	r3, r3, #8388608
 2573 0176 5360     		str	r3, [r2, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 97


1399:Core/Src/stm32f103xx_CMSIS.c **** 
1400:Core/Src/stm32f103xx_CMSIS.c ****     /*11.12.3 ADC control register 2 (ADC_CR2)( 240)*/
1401:Core/Src/stm32f103xx_CMSIS.c **** 
1402:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(ADC1->CR2, ADC_CR2_ADON);  //  
 2574              		.loc 2 1402 5
 2575 0178 364B     		ldr	r3, .L130+20
 2576 017a 9B68     		ldr	r3, [r3, #8]
 2577 017c 354A     		ldr	r2, .L130+20
 2578 017e 43F00103 		orr	r3, r3, #1
 2579 0182 9360     		str	r3, [r2, #8]
1403:Core/Src/stm32f103xx_CMSIS.c **** 
1404:Core/Src/stm32f103xx_CMSIS.c ****     /* :
1405:Core/Src/stm32f103xx_CMSIS.c ****      *       - 
1406:Core/Src/stm32f103xx_CMSIS.c ****      *  ADON,    .
1407:Core/Src/stm32f103xx_CMSIS.c ****      *      
1408:Core/Src/stm32f103xx_CMSIS.c **** 
1409:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(ADC1->CR2, ADC_CR2_CONT);  // Continuous conversion mode( 
 2580              		.loc 2 1409 5
 2581 0184 334B     		ldr	r3, .L130+20
 2582 0186 9B68     		ldr	r3, [r3, #8]
 2583 0188 324A     		ldr	r2, .L130+20
 2584 018a 43F00203 		orr	r3, r3, #2
 2585 018e 9360     		str	r3, [r2, #8]
1410:Core/Src/stm32f103xx_CMSIS.c **** 
1411:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(ADC1->CR2, ADC_CR2_CAL);  // Enable calibration
 2586              		.loc 2 1411 5
 2587 0190 304B     		ldr	r3, .L130+20
 2588 0192 9B68     		ldr	r3, [r3, #8]
 2589 0194 2F4A     		ldr	r2, .L130+20
 2590 0196 43F00403 		orr	r3, r3, #4
 2591 019a 9360     		str	r3, [r2, #8]
1412:Core/Src/stm32f103xx_CMSIS.c **** 
1413:Core/Src/stm32f103xx_CMSIS.c ****     /*:
1414:Core/Src/stm32f103xx_CMSIS.c ****      *       
1415:Core/Src/stm32f103xx_CMSIS.c ****      *      
1416:Core/Src/stm32f103xx_CMSIS.c **** 
1417:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(ADC1->CR2, ADC_CR2_CAL));  //   
 2592              		.loc 2 1417 11
 2593 019c 00BF     		nop
 2594              	.L129:
 2595              		.loc 2 1417 12 discriminator 1
 2596 019e 2D4B     		ldr	r3, .L130+20
 2597 01a0 9B68     		ldr	r3, [r3, #8]
 2598 01a2 03F00403 		and	r3, r3, #4
 2599              		.loc 2 1417 11 discriminator 1
 2600 01a6 002B     		cmp	r3, #0
 2601 01a8 F9D1     		bne	.L129
1418:Core/Src/stm32f103xx_CMSIS.c ****     Delay_ms(1);                               //   GD32F103CBT6.  STM32F
 2602              		.loc 2 1418 5
 2603 01aa 0120     		movs	r0, #1
 2604 01ac FFF7FEFF 		bl	Delay_ms
1419:Core/Src/stm32f103xx_CMSIS.c **** 
1420:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(ADC1->CR2, ADC_CR2_DMA);                                         // DMA 
 2605              		.loc 2 1420 5
 2606 01b0 284B     		ldr	r3, .L130+20
 2607 01b2 9B68     		ldr	r3, [r3, #8]
 2608 01b4 274A     		ldr	r2, .L130+20
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 98


 2609 01b6 43F48073 		orr	r3, r3, #256
 2610 01ba 9360     		str	r3, [r2, #8]
1421:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(ADC1->CR2, ADC_CR2_ALIGN);                                     // 
 2611              		.loc 2 1421 5
 2612 01bc 254B     		ldr	r3, .L130+20
 2613 01be 9B68     		ldr	r3, [r3, #8]
 2614 01c0 244A     		ldr	r2, .L130+20
 2615 01c2 23F40063 		bic	r3, r3, #2048
 2616 01c6 9360     		str	r3, [r2, #8]
1422:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(ADC1->CR2, ADC_CR2_EXTSEL_Msk, 0b111 << ADC_CR2_EXTSEL_Pos);  //  
 2617              		.loc 2 1422 5
 2618 01c8 224B     		ldr	r3, .L130+20
 2619 01ca 9B68     		ldr	r3, [r3, #8]
 2620 01cc 214A     		ldr	r2, .L130+20
 2621 01ce 43F46023 		orr	r3, r3, #917504
 2622 01d2 9360     		str	r3, [r2, #8]
1423:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(ADC1->CR2, ADC_CR2_EXTTRIG);                                   // Conversion on exter
 2623              		.loc 2 1423 5
 2624 01d4 1F4B     		ldr	r3, .L130+20
 2625 01d6 9B68     		ldr	r3, [r3, #8]
 2626 01d8 1E4A     		ldr	r2, .L130+20
 2627 01da 23F48013 		bic	r3, r3, #1048576
 2628 01de 9360     		str	r3, [r2, #8]
1424:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(ADC1->CR2, ADC_CR2_SWSTART); // 
1425:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(ADC1->CR2, ADC_CR2_TSVREFE);  // Temperature sensor and VREFINT channel enabled
 2629              		.loc 2 1425 5
 2630 01e0 1C4B     		ldr	r3, .L130+20
 2631 01e2 9B68     		ldr	r3, [r3, #8]
 2632 01e4 1B4A     		ldr	r2, .L130+20
 2633 01e6 43F40003 		orr	r3, r3, #8388608
 2634 01ea 9360     		str	r3, [r2, #8]
1426:Core/Src/stm32f103xx_CMSIS.c **** 
1427:Core/Src/stm32f103xx_CMSIS.c ****     /*Note:
1428:Core/Src/stm32f103xx_CMSIS.c ****      * ADC1 analog Channel16 and Channel 17 are internally connected to the temperature
1429:Core/Src/stm32f103xx_CMSIS.c ****      * sensor and to VREFINT, respectively.
1430:Core/Src/stm32f103xx_CMSIS.c ****      * ADC2 analog input Channel16 and Channel17 are internally connected to VSS.
1431:Core/Src/stm32f103xx_CMSIS.c ****      * ADC3 analog inputs Channel14, Channel15, Channel16 and Channel17 are connected to VSS.*/
1432:Core/Src/stm32f103xx_CMSIS.c **** 
1433:Core/Src/stm32f103xx_CMSIS.c ****     // 11.12.5 ADC sample time register 2 (ADC_SMPR2)( 245)
1434:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(ADC1->SMPR2, ADC_SMPR2_SMP0_Msk, 0b111 << ADC_SMPR2_SMP0_Pos);    // 239.5 cycles
 2635              		.loc 2 1434 5
 2636 01ec 194B     		ldr	r3, .L130+20
 2637 01ee 1B69     		ldr	r3, [r3, #16]
 2638 01f0 184A     		ldr	r2, .L130+20
 2639 01f2 43F00703 		orr	r3, r3, #7
 2640 01f6 1361     		str	r3, [r2, #16]
1435:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(ADC1->SMPR2, ADC_SMPR2_SMP1_Msk, 0b111 << ADC_SMPR2_SMP1_Pos);    // 239.5 cycles
 2641              		.loc 2 1435 5
 2642 01f8 164B     		ldr	r3, .L130+20
 2643 01fa 1B69     		ldr	r3, [r3, #16]
 2644 01fc 154A     		ldr	r2, .L130+20
 2645 01fe 43F03803 		orr	r3, r3, #56
 2646 0202 1361     		str	r3, [r2, #16]
1436:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(ADC1->SMPR1, ADC_SMPR1_SMP17_Msk, 0b111 << ADC_SMPR1_SMP17_Pos);  // 239.5 cycles
 2647              		.loc 2 1436 5
 2648 0204 134B     		ldr	r3, .L130+20
 2649 0206 DB68     		ldr	r3, [r3, #12]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 99


 2650 0208 124A     		ldr	r2, .L130+20
 2651 020a 43F46003 		orr	r3, r3, #14680064
 2652 020e D360     		str	r3, [r2, #12]
1437:Core/Src/stm32f103xx_CMSIS.c **** 
1438:Core/Src/stm32f103xx_CMSIS.c ****     // 11.12.9 ADC regular sequence register 1 (ADC_SQR1)( 247)
1439:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(ADC1->SQR1, ADC_SQR1_L_Msk, 0b0001 << ADC_SQR1_L_Pos);  // 2 
 2653              		.loc 2 1439 5
 2654 0210 104B     		ldr	r3, .L130+20
 2655 0212 DB6A     		ldr	r3, [r3, #44]
 2656 0214 23F47003 		bic	r3, r3, #15728640
 2657 0218 0E4A     		ldr	r2, .L130+20
 2658 021a 43F48013 		orr	r3, r3, #1048576
 2659 021e D362     		str	r3, [r2, #44]
1440:Core/Src/stm32f103xx_CMSIS.c **** 
1441:Core/Src/stm32f103xx_CMSIS.c ****     // 11.12.11 ADC regular sequence register 3 (ADC_SQR3)( 249)
1442:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(ADC1->SQR3, ADC_SQR3_SQ1_Msk, 0 << ADC_SQR3_SQ1_Pos);
 2660              		.loc 2 1442 5
 2661 0220 0C4B     		ldr	r3, .L130+20
 2662 0222 5B6B     		ldr	r3, [r3, #52]
 2663 0224 0B4A     		ldr	r2, .L130+20
 2664 0226 23F01F03 		bic	r3, r3, #31
 2665 022a 5363     		str	r3, [r2, #52]
1443:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(ADC1->SQR3, ADC_SQR3_SQ2_Msk, 17 << ADC_SQR3_SQ2_Pos);
 2666              		.loc 2 1443 5
 2667 022c 094B     		ldr	r3, .L130+20
 2668 022e 5B6B     		ldr	r3, [r3, #52]
 2669 0230 23F47873 		bic	r3, r3, #992
 2670 0234 074A     		ldr	r2, .L130+20
 2671 0236 43F40873 		orr	r3, r3, #544
 2672 023a 5363     		str	r3, [r2, #52]
1444:Core/Src/stm32f103xx_CMSIS.c ****     // NVIC_EnableIRQ(ADC1_IRQn); //   
1445:Core/Src/stm32f103xx_CMSIS.c **** 
1446:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(ADC1->CR2, ADC_CR2_SWSTART); // .  
1447:Core/Src/stm32f103xx_CMSIS.c **** }
 2673              		.loc 2 1447 1
 2674 023c 00BF     		nop
 2675 023e 80BD     		pop	{r7, pc}
 2676              	.L131:
 2677              		.align	2
 2678              	.L130:
 2679 0240 00100240 		.word	1073876992
 2680 0244 08000240 		.word	1073872904
 2681 0248 4C240140 		.word	1073816652
 2682 024c 00000000 		.word	ADC_RAW_Data
 2683 0250 00080140 		.word	1073809408
 2684 0254 00240140 		.word	1073816576
 2685              		.cfi_endproc
 2686              	.LFE91:
 2688              		.section	.text.ADC1_2_IRQHandler,"ax",%progbits
 2689              		.align	1
 2690              		.weak	ADC1_2_IRQHandler
 2691              		.syntax unified
 2692              		.thumb
 2693              		.thumb_func
 2695              	ADC1_2_IRQHandler:
 2696              	.LFB92:
1448:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 100


1449:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void ADC1_2_IRQHandler(void) {
 2697              		.loc 2 1449 37
 2698              		.cfi_startproc
 2699              		@ args = 0, pretend = 0, frame = 0
 2700              		@ frame_needed = 1, uses_anonymous_args = 0
 2701              		@ link register save eliminated.
 2702 0000 80B4     		push	{r7}
 2703              		.cfi_def_cfa_offset 4
 2704              		.cfi_offset 7, -4
 2705 0002 00AF     		add	r7, sp, #0
 2706              		.cfi_def_cfa_register 7
1450:Core/Src/stm32f103xx_CMSIS.c ****     /*This bit is set by hardware at the end of a group channel conversion (regular or injected). I
1451:Core/Src/stm32f103xx_CMSIS.c ****      * cleared by software or by reading the ADC_DR.
1452:Core/Src/stm32f103xx_CMSIS.c ****      * 0: Conversion is not complete
1453:Core/Src/stm32f103xx_CMSIS.c ****      * 1: Conversion complete*/
1454:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(ADC1->SR, ADC_SR_EOC)) {
 2707              		.loc 2 1454 9
 2708 0004 054B     		ldr	r3, .L135
 2709 0006 1B68     		ldr	r3, [r3]
 2710 0008 03F00203 		and	r3, r3, #2
 2711              		.loc 2 1454 8
 2712 000c 002B     		cmp	r3, #0
 2713 000e 01D0     		beq	.L134
1455:Core/Src/stm32f103xx_CMSIS.c ****         ADC1->DR;  //  ,   
 2714              		.loc 2 1455 13
 2715 0010 024B     		ldr	r3, .L135
 2716 0012 DB6C     		ldr	r3, [r3, #76]
 2717              	.L134:
1456:Core/Src/stm32f103xx_CMSIS.c ****     }
1457:Core/Src/stm32f103xx_CMSIS.c **** }
 2718              		.loc 2 1457 1
 2719 0014 00BF     		nop
 2720 0016 BD46     		mov	sp, r7
 2721              		.cfi_def_cfa_register 13
 2722              		@ sp needed
 2723 0018 80BC     		pop	{r7}
 2724              		.cfi_restore 7
 2725              		.cfi_def_cfa_offset 0
 2726 001a 7047     		bx	lr
 2727              	.L136:
 2728              		.align	2
 2729              	.L135:
 2730 001c 00240140 		.word	1073816576
 2731              		.cfi_endproc
 2732              	.LFE92:
 2734              		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
 2735              		.align	1
 2736              		.weak	DMA1_Channel1_IRQHandler
 2737              		.syntax unified
 2738              		.thumb
 2739              		.thumb_func
 2741              	DMA1_Channel1_IRQHandler:
 2742              	.LFB93:
1458:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void DMA1_Channel1_IRQHandler(void) {
 2743              		.loc 2 1458 44
 2744              		.cfi_startproc
 2745              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 101


 2746              		@ frame_needed = 1, uses_anonymous_args = 0
 2747              		@ link register save eliminated.
 2748 0000 80B4     		push	{r7}
 2749              		.cfi_def_cfa_offset 4
 2750              		.cfi_offset 7, -4
 2751 0002 00AF     		add	r7, sp, #0
 2752              		.cfi_def_cfa_register 7
1459:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(DMA1->ISR, DMA_ISR_TCIF1)) {
 2753              		.loc 2 1459 9
 2754 0004 0E4B     		ldr	r3, .L141
 2755 0006 1B68     		ldr	r3, [r3]
 2756 0008 03F00203 		and	r3, r3, #2
 2757              		.loc 2 1459 8
 2758 000c 002B     		cmp	r3, #0
 2759 000e 06D0     		beq	.L138
1460:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(DMA1->IFCR, DMA_IFCR_CGIF1);  //   .
 2760              		.loc 2 1460 9
 2761 0010 0B4B     		ldr	r3, .L141
 2762 0012 5B68     		ldr	r3, [r3, #4]
 2763 0014 0A4A     		ldr	r2, .L141
 2764 0016 43F00103 		orr	r3, r3, #1
 2765 001a 5360     		str	r3, [r2, #4]
1461:Core/Src/stm32f103xx_CMSIS.c ****         /*   */
1462:Core/Src/stm32f103xx_CMSIS.c **** 
1463:Core/Src/stm32f103xx_CMSIS.c ****     } else if (READ_BIT(DMA1->ISR, DMA_ISR_TEIF1)) {
1464:Core/Src/stm32f103xx_CMSIS.c ****         /*   -  */
1465:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(DMA1->IFCR, DMA_IFCR_CGIF1);  //   .
1466:Core/Src/stm32f103xx_CMSIS.c ****     }
1467:Core/Src/stm32f103xx_CMSIS.c **** }
 2766              		.loc 2 1467 1
 2767 001c 0BE0     		b	.L140
 2768              	.L138:
1463:Core/Src/stm32f103xx_CMSIS.c ****         /*   -  */
 2769              		.loc 2 1463 16
 2770 001e 084B     		ldr	r3, .L141
 2771 0020 1B68     		ldr	r3, [r3]
 2772 0022 03F00803 		and	r3, r3, #8
1463:Core/Src/stm32f103xx_CMSIS.c ****         /*   -  */
 2773              		.loc 2 1463 15
 2774 0026 002B     		cmp	r3, #0
 2775 0028 05D0     		beq	.L140
1465:Core/Src/stm32f103xx_CMSIS.c ****     }
 2776              		.loc 2 1465 9
 2777 002a 054B     		ldr	r3, .L141
 2778 002c 5B68     		ldr	r3, [r3, #4]
 2779 002e 044A     		ldr	r2, .L141
 2780 0030 43F00103 		orr	r3, r3, #1
 2781 0034 5360     		str	r3, [r2, #4]
 2782              	.L140:
 2783              		.loc 2 1467 1
 2784 0036 00BF     		nop
 2785 0038 BD46     		mov	sp, r7
 2786              		.cfi_def_cfa_register 13
 2787              		@ sp needed
 2788 003a 80BC     		pop	{r7}
 2789              		.cfi_restore 7
 2790              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 102


 2791 003c 7047     		bx	lr
 2792              	.L142:
 2793 003e 00BF     		.align	2
 2794              	.L141:
 2795 0040 00000240 		.word	1073872896
 2796              		.cfi_endproc
 2797              	.LFE93:
 2799              		.global	husart1
 2800              		.section	.bss.husart1,"aw",%nobits
 2801              		.align	2
 2804              	husart1:
 2805 0000 00000000 		.space	44
 2805      00000000 
 2805      00000000 
 2805      00000000 
 2805      00000000 
 2806              		.global	husart2
 2807              		.section	.bss.husart2,"aw",%nobits
 2808              		.align	2
 2811              	husart2:
 2812 0000 00000000 		.space	44
 2812      00000000 
 2812      00000000 
 2812      00000000 
 2812      00000000 
 2813              		.section	.text.CMSIS_USART1_Init,"ax",%progbits
 2814              		.align	1
 2815              		.global	CMSIS_USART1_Init
 2816              		.syntax unified
 2817              		.thumb
 2818              		.thumb_func
 2820              	CMSIS_USART1_Init:
 2821              	.LFB94:
1468:Core/Src/stm32f103xx_CMSIS.c **** 
1469:Core/Src/stm32f103xx_CMSIS.c **** /*=================================  USART ======================================
1470:Core/Src/stm32f103xx_CMSIS.c **** 
1471:Core/Src/stm32f103xx_CMSIS.c **** /**
1472:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1473:Core/Src/stm32f103xx_CMSIS.c **** *  @breif Universal synchronous asynchronous receiver transmitter (USART)
1474:Core/Src/stm32f103xx_CMSIS.c **** *  Reference Manual/. .27 Universal synchronous asynchronous receiver transmitter (USART) (
1475:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1476:Core/Src/stm32f103xx_CMSIS.c **** */
1477:Core/Src/stm32f103xx_CMSIS.c **** 
1478:Core/Src/stm32f103xx_CMSIS.c **** /* / 
1479:Core/Src/stm32f103xx_CMSIS.c ****      
1480:Core/Src/stm32f103xx_CMSIS.c ****  NRZ (Non Return to Zero     )   
1481:Core/Src/stm32f103xx_CMSIS.c ****   . USART    
1482:Core/Src/stm32f103xx_CMSIS.c **** baud rate generator.
1483:Core/Src/stm32f103xx_CMSIS.c **** 
1484:Core/Src/stm32f103xx_CMSIS.c ****       
1485:Core/Src/stm32f103xx_CMSIS.c ****  -,  SIR ENDEC  IrDA( 
1486:Core/Src/stm32f103xx_CMSIS.c ****      
1487:Core/Src/stm32f103xx_CMSIS.c **** 
1488:Core/Src/stm32f103xx_CMSIS.c **** /*  USART*/
1489:Core/Src/stm32f103xx_CMSIS.c **** /*
1490:Core/Src/stm32f103xx_CMSIS.c ****  * -  Full duplex, asynchronous communications
1491:Core/Src/stm32f103xx_CMSIS.c ****  * -  NRZ  (Mark/Space)
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 103


1492:Core/Src/stm32f103xx_CMSIS.c ****  * -   (baud rate generator)
1493:Core/Src/stm32f103xx_CMSIS.c ****  *          
1494:Core/Src/stm32f103xx_CMSIS.c ****  * -      (8  9 )
1495:Core/Src/stm32f103xx_CMSIS.c ****  * -    .  1  2 
1496:Core/Src/stm32f103xx_CMSIS.c ****  * -      
1497:Core/Src/stm32f103xx_CMSIS.c ****  * -   13-    10/11 
1498:Core/Src/stm32f103xx_CMSIS.c ****  * -     (  )
1499:Core/Src/stm32f103xx_CMSIS.c ****  * -  IrDA SIR   
1500:Core/Src/stm32f103xx_CMSIS.c ****  *     3/16     
1501:Core/Src/stm32f103xx_CMSIS.c ****  * -     
1502:Core/Src/stm32f103xx_CMSIS.c ****  * -   Smartcard   
1503:Core/Src/stm32f103xx_CMSIS.c ****  *    0.5, 1.5      -
1504:Core/Src/stm32f103xx_CMSIS.c ****  * -     
1505:Core/Src/stm32f103xx_CMSIS.c ****  * -      
1506:Core/Src/stm32f103xx_CMSIS.c ****  *     /   
1507:Core/Src/stm32f103xx_CMSIS.c ****  * -        .
1508:Core/Src/stm32f103xx_CMSIS.c ****  * -   :
1509:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1510:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1511:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1512:Core/Src/stm32f103xx_CMSIS.c ****  * -   :
1513:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1514:Core/Src/stm32f103xx_CMSIS.c ****  *      -     
1515:Core/Src/stm32f103xx_CMSIS.c ****  * -    :
1516:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1517:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1518:Core/Src/stm32f103xx_CMSIS.c ****  *      -  
1519:Core/Src/stm32f103xx_CMSIS.c ****  *      -  
1520:Core/Src/stm32f103xx_CMSIS.c ****  * -    :
1521:Core/Src/stm32f103xx_CMSIS.c ****  *       CTS changes
1522:Core/Src/stm32f103xx_CMSIS.c ****  *       LIN break detection
1523:Core/Src/stm32f103xx_CMSIS.c ****  *       Transmit data register empty
1524:Core/Src/stm32f103xx_CMSIS.c ****  *       Transmission complete
1525:Core/Src/stm32f103xx_CMSIS.c ****  *       Receive data register full
1526:Core/Src/stm32f103xx_CMSIS.c ****  *       Idle line received
1527:Core/Src/stm32f103xx_CMSIS.c ****  *       Overrun error
1528:Core/Src/stm32f103xx_CMSIS.c ****  *       Framing error
1529:Core/Src/stm32f103xx_CMSIS.c ****  *       Noise error
1530:Core/Src/stm32f103xx_CMSIS.c ****  *       Parity error
1531:Core/Src/stm32f103xx_CMSIS.c ****  * - Multiprocessor communication - enter into mute mode if address match does not occur
1532:Core/Src/stm32f103xx_CMSIS.c ****  * - Wake up from mute mode (by idle line detection or address mark detection)
1533:Core/Src/stm32f103xx_CMSIS.c ****  * - Two receiver wakeup modes: Address bit (MSB, 9th bit), Idle line
1534:Core/Src/stm32f103xx_CMSIS.c **** 
1535:Core/Src/stm32f103xx_CMSIS.c ****      USART   
1536:Core/Src/stm32f103xx_CMSIS.c ****     Tx.
1537:Core/Src/stm32f103xx_CMSIS.c **** 
1538:Core/Src/stm32f103xx_CMSIS.c ****  RX:    .   
1539:Core/Src/stm32f103xx_CMSIS.c ****  TX:  .   ,  
1540:Core/Src/stm32f103xx_CMSIS.c ****         
1541:Core/Src/stm32f103xx_CMSIS.c ****     -  -  
1542:Core/Src/stm32f103xx_CMSIS.c **** 
1543:Core/Src/stm32f103xx_CMSIS.c ****   TX  RX    
1544:Core/Src/stm32f103xx_CMSIS.c ****  -      
1545:Core/Src/stm32f103xx_CMSIS.c ****  -  
1546:Core/Src/stm32f103xx_CMSIS.c ****  -   (8  9 ),    
1547:Core/Src/stm32f103xx_CMSIS.c ****  - 0.5, 1, 1.5, 2  ,    
1548:Core/Src/stm32f103xx_CMSIS.c ****  - Baud rate generator  12    4  
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 104


1549:Core/Src/stm32f103xx_CMSIS.c ****  -   (USART_SR)
1550:Core/Src/stm32f103xx_CMSIS.c ****  -   (USART_DR)
1551:Core/Src/stm32f103xx_CMSIS.c ****  -    (USART_BRR) - 12   
1552:Core/Src/stm32f103xx_CMSIS.c ****  -   (USART_GTPR)    -
1553:Core/Src/stm32f103xx_CMSIS.c **** 
1554:Core/Src/stm32f103xx_CMSIS.c ****        
1555:Core/Src/stm32f103xx_CMSIS.c ****   - CK:   .    
1556:Core/Src/stm32f103xx_CMSIS.c ****      SPI(  
1557:Core/Src/stm32f103xx_CMSIS.c ****         
1558:Core/Src/stm32f103xx_CMSIS.c ****     RX.      
1559:Core/Src/stm32f103xx_CMSIS.c ****   (,  LCD).    
1560:Core/Src/stm32f103xx_CMSIS.c ****      .
1561:Core/Src/stm32f103xx_CMSIS.c **** 
1562:Core/Src/stm32f103xx_CMSIS.c ****         
1563:Core/Src/stm32f103xx_CMSIS.c ****   - CTS: (Clear To Send)      
1564:Core/Src/stm32f103xx_CMSIS.c ****   - RTS: (Request to send)   ,  USART 
1565:Core/Src/stm32f103xx_CMSIS.c **** 
1566:Core/Src/stm32f103xx_CMSIS.c ****   27.3.1 USART character description( 790)
1567:Core/Src/stm32f103xx_CMSIS.c **** 
1568:Core/Src/stm32f103xx_CMSIS.c ****         8  9  
1569:Core/Src/stm32f103xx_CMSIS.c ****    TX       
1570:Core/Src/stm32f103xx_CMSIS.c **** 
1571:Core/Src/stm32f103xx_CMSIS.c ****     ,     "
1572:Core/Src/stm32f103xx_CMSIS.c ****    ( "1"    
1573:Core/Src/stm32f103xx_CMSIS.c **** 
1574:Core/Src/stm32f103xx_CMSIS.c ****        "0"  
1575:Core/Src/stm32f103xx_CMSIS.c ****    ( "1")   
1576:Core/Src/stm32f103xx_CMSIS.c **** 
1577:Core/Src/stm32f103xx_CMSIS.c ****         baud rate
1578:Core/Src/stm32f103xx_CMSIS.c **** 
1579:Core/Src/stm32f103xx_CMSIS.c ****   27.3.2 Transmitter( 791)
1580:Core/Src/stm32f103xx_CMSIS.c ****         8 
1581:Core/Src/stm32f103xx_CMSIS.c ****       (TE) ,  
1582:Core/Src/stm32f103xx_CMSIS.c ****         
1583:Core/Src/stm32f103xx_CMSIS.c **** 
1584:Core/Src/stm32f103xx_CMSIS.c ****    
1585:Core/Src/stm32f103xx_CMSIS.c ****          
1586:Core/Src/stm32f103xx_CMSIS.c ****      (TDR)     
1587:Core/Src/stm32f103xx_CMSIS.c ****       ,  
1588:Core/Src/stm32f103xx_CMSIS.c ****    .   
1589:Core/Src/stm32f103xx_CMSIS.c ****     0.5, 1, 1.5,  2.
1590:Core/Src/stm32f103xx_CMSIS.c **** 
1591:Core/Src/stm32f103xx_CMSIS.c ****   !
1592:Core/Src/stm32f103xx_CMSIS.c ****    TE       
1593:Core/Src/stm32f103xx_CMSIS.c ****       TX,   
1594:Core/Src/stm32f103xx_CMSIS.c ****       .
1595:Core/Src/stm32f103xx_CMSIS.c ****          .
1596:Core/Src/stm32f103xx_CMSIS.c ****   */
1597:Core/Src/stm32f103xx_CMSIS.c **** 
1598:Core/Src/stm32f103xx_CMSIS.c **** struct USART_name husart1;  //    USART.(. stm32f103xx_
1599:Core/Src/stm32f103xx_CMSIS.c **** struct USART_name husart2;  //    USART.(. stm32f103xx_
1600:Core/Src/stm32f103xx_CMSIS.c **** 
1601:Core/Src/stm32f103xx_CMSIS.c **** /**
1602:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1603:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  USART1.  9600 8 N 1
1604:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1605:Core/Src/stm32f103xx_CMSIS.c ****  */
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 105


1606:Core/Src/stm32f103xx_CMSIS.c **** 
1607:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_USART1_Init(void) {
 2822              		.loc 2 1607 30
 2823              		.cfi_startproc
 2824              		@ args = 0, pretend = 0, frame = 0
 2825              		@ frame_needed = 1, uses_anonymous_args = 0
 2826 0000 80B5     		push	{r7, lr}
 2827              		.cfi_def_cfa_offset 8
 2828              		.cfi_offset 7, -8
 2829              		.cfi_offset 14, -4
 2830 0002 00AF     		add	r7, sp, #0
 2831              		.cfi_def_cfa_register 7
1608:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);  //   
 2832              		.loc 2 1608 5
 2833 0004 504B     		ldr	r3, .L144
 2834 0006 9B69     		ldr	r3, [r3, #24]
 2835 0008 4F4A     		ldr	r2, .L144
 2836 000a 43F00403 		orr	r3, r3, #4
 2837 000e 9361     		str	r3, [r2, #24]
1609:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);  //   
 2838              		.loc 2 1609 5
 2839 0010 4D4B     		ldr	r3, .L144
 2840 0012 9B69     		ldr	r3, [r3, #24]
 2841 0014 4C4A     		ldr	r2, .L144
 2842 0016 43F00103 		orr	r3, r3, #1
 2843 001a 9361     		str	r3, [r2, #24]
1610:Core/Src/stm32f103xx_CMSIS.c **** 
1611:Core/Src/stm32f103xx_CMSIS.c ****     //    UART  Full Duplex  
1612:Core/Src/stm32f103xx_CMSIS.c ****     // Tx - Alternative Function output Push-pull(Maximum output speed 50 MHz)
1613:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF9_Msk, 0b10 << GPIO_CRH_CNF9_Pos);
 2844              		.loc 2 1613 5
 2845 001c 4B4B     		ldr	r3, .L144+4
 2846 001e 5B68     		ldr	r3, [r3, #4]
 2847 0020 23F0C003 		bic	r3, r3, #192
 2848 0024 494A     		ldr	r2, .L144+4
 2849 0026 43F08003 		orr	r3, r3, #128
 2850 002a 5360     		str	r3, [r2, #4]
1614:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE9_Msk, 0b11 << GPIO_CRH_MODE9_Pos);
 2851              		.loc 2 1614 5
 2852 002c 474B     		ldr	r3, .L144+4
 2853 002e 5B68     		ldr	r3, [r3, #4]
 2854 0030 464A     		ldr	r2, .L144+4
 2855 0032 43F03003 		orr	r3, r3, #48
 2856 0036 5360     		str	r3, [r2, #4]
1615:Core/Src/stm32f103xx_CMSIS.c ****     // Rx - Input floating
1616:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF10_Msk, 0b1 << GPIO_CRH_CNF10_Pos);
 2857              		.loc 2 1616 5
 2858 0038 444B     		ldr	r3, .L144+4
 2859 003a 5B68     		ldr	r3, [r3, #4]
 2860 003c 23F44063 		bic	r3, r3, #3072
 2861 0040 424A     		ldr	r2, .L144+4
 2862 0042 43F48063 		orr	r3, r3, #1024
 2863 0046 5360     		str	r3, [r2, #4]
1617:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE10_Msk, 0b00 << GPIO_CRH_MODE10_Pos);
 2864              		.loc 2 1617 5
 2865 0048 404B     		ldr	r3, .L144+4
 2866 004a 5B68     		ldr	r3, [r3, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 106


 2867 004c 3F4A     		ldr	r2, .L144+4
 2868 004e 23F44073 		bic	r3, r3, #768
 2869 0052 5360     		str	r3, [r2, #4]
1618:Core/Src/stm32f103xx_CMSIS.c **** 
1619:Core/Src/stm32f103xx_CMSIS.c ****     //   USART1
1620:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);
 2870              		.loc 2 1620 5
 2871 0054 3C4B     		ldr	r3, .L144
 2872 0056 9B69     		ldr	r3, [r3, #24]
 2873 0058 3B4A     		ldr	r2, .L144
 2874 005a 43F48043 		orr	r3, r3, #16384
 2875 005e 9361     		str	r3, [r2, #24]
1621:Core/Src/stm32f103xx_CMSIS.c **** 
1622:Core/Src/stm32f103xx_CMSIS.c ****     /* Fractional baud rate generation
1623:Core/Src/stm32f103xx_CMSIS.c ****      :
1624:Core/Src/stm32f103xx_CMSIS.c ****     Tx/Rx baud = fCK/(16*USARTDIV)
1625:Core/Src/stm32f103xx_CMSIS.c ****      fCK - Input clock to the peripheral (PCLK1 for USART2, 3, 4, 5 or PCLK2 for USART1)
1626:Core/Src/stm32f103xx_CMSIS.c ****        fCK = 72000000
1627:Core/Src/stm32f103xx_CMSIS.c ****         9600
1628:Core/Src/stm32f103xx_CMSIS.c ****     9600 = 72000000/(16*USARTDIV)
1629:Core/Src/stm32f103xx_CMSIS.c **** 
1630:Core/Src/stm32f103xx_CMSIS.c ****      USARTDIV = 72000000/9600*16 = 468.75
1631:Core/Src/stm32f103xx_CMSIS.c ****     DIV_Mantissa     468,   0x1D4
1632:Core/Src/stm32f103xx_CMSIS.c ****     DIV_Fraction ,  0.75*16 = 12,   0xC
1633:Core/Src/stm32f103xx_CMSIS.c **** 
1634:Core/Src/stm32f103xx_CMSIS.c ****        USART->BRR   9600  
1635:Core/Src/stm32f103xx_CMSIS.c **** 
1636:Core/Src/stm32f103xx_CMSIS.c ****          115200:
1637:Core/Src/stm32f103xx_CMSIS.c ****     115200 = 72000000/(16*USARTDIV)
1638:Core/Src/stm32f103xx_CMSIS.c ****      USARTDIV = 72000000/115200*16 = 39.0625
1639:Core/Src/stm32f103xx_CMSIS.c ****     DIV_Mantissa     39,   0x27
1640:Core/Src/stm32f103xx_CMSIS.c ****     DIV_Fraction ,  0.0625*16 = 1,   0x1
1641:Core/Src/stm32f103xx_CMSIS.c **** 
1642:Core/Src/stm32f103xx_CMSIS.c ****        USART->BRR   115200  
1643:Core/Src/stm32f103xx_CMSIS.c **** 
1644:Core/Src/stm32f103xx_CMSIS.c ****     */
1645:Core/Src/stm32f103xx_CMSIS.c **** 
1646:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(USART1->BRR, USART_BRR_DIV_Mantissa_Msk, 0x1D4 << USART_BRR_DIV_Mantissa_Pos);
 2876              		.loc 2 1646 5
 2877 0060 3B4B     		ldr	r3, .L144+8
 2878 0062 9B68     		ldr	r3, [r3, #8]
 2879 0064 23F47F43 		bic	r3, r3, #65280
 2880 0068 23F0F003 		bic	r3, r3, #240
 2881 006c 384A     		ldr	r2, .L144+8
 2882 006e 43F4EA53 		orr	r3, r3, #7488
 2883 0072 9360     		str	r3, [r2, #8]
1647:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(USART1->BRR, USART_BRR_DIV_Fraction_Msk, 0xC << USART_BRR_DIV_Fraction_Pos);
 2884              		.loc 2 1647 5
 2885 0074 364B     		ldr	r3, .L144+8
 2886 0076 9B68     		ldr	r3, [r3, #8]
 2887 0078 23F00F03 		bic	r3, r3, #15
 2888 007c 344A     		ldr	r2, .L144+8
 2889 007e 43F00C03 		orr	r3, r3, #12
 2890 0082 9360     		str	r3, [r2, #8]
1648:Core/Src/stm32f103xx_CMSIS.c **** 
1649:Core/Src/stm32f103xx_CMSIS.c ****     // 27.6.4 Control register 1(USART_CR1)(.  821 Reference Manual)
1650:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(USART1->CR1, USART_CR1_UE);      // USART enable
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 107


 2891              		.loc 2 1650 5
 2892 0084 324B     		ldr	r3, .L144+8
 2893 0086 DB68     		ldr	r3, [r3, #12]
 2894 0088 314A     		ldr	r2, .L144+8
 2895 008a 43F40053 		orr	r3, r3, #8192
 2896 008e D360     		str	r3, [r2, #12]
1651:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART1->CR1, USART_CR1_M);     // Word lenght 1 Start bit, 8 Data bits, n Stop bit
 2897              		.loc 2 1651 5
 2898 0090 2F4B     		ldr	r3, .L144+8
 2899 0092 DB68     		ldr	r3, [r3, #12]
 2900 0094 2E4A     		ldr	r2, .L144+8
 2901 0096 23F48053 		bic	r3, r3, #4096
 2902 009a D360     		str	r3, [r2, #12]
1652:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART1->CR1, USART_CR1_WAKE);  // Wake up idle Line
 2903              		.loc 2 1652 5
 2904 009c 2C4B     		ldr	r3, .L144+8
 2905 009e DB68     		ldr	r3, [r3, #12]
 2906 00a0 2B4A     		ldr	r2, .L144+8
 2907 00a2 23F40063 		bic	r3, r3, #2048
 2908 00a6 D360     		str	r3, [r2, #12]
1653:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART1->CR1, USART_CR1_PCE);   // Partity control disabled
 2909              		.loc 2 1653 5
 2910 00a8 294B     		ldr	r3, .L144+8
 2911 00aa DB68     		ldr	r3, [r3, #12]
 2912 00ac 284A     		ldr	r2, .L144+8
 2913 00ae 23F48063 		bic	r3, r3, #1024
 2914 00b2 D360     		str	r3, [r2, #12]
1654:Core/Src/stm32f103xx_CMSIS.c ****     //  
1655:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART1->CR1, USART_CR1_PEIE);   // partity error interrupt disabled
 2915              		.loc 2 1655 5
 2916 00b4 264B     		ldr	r3, .L144+8
 2917 00b6 DB68     		ldr	r3, [r3, #12]
 2918 00b8 254A     		ldr	r2, .L144+8
 2919 00ba 23F48073 		bic	r3, r3, #256
 2920 00be D360     		str	r3, [r2, #12]
1656:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART1->CR1, USART_CR1_TXEIE);  // TXE interrupt is inhibited
 2921              		.loc 2 1656 5
 2922 00c0 234B     		ldr	r3, .L144+8
 2923 00c2 DB68     		ldr	r3, [r3, #12]
 2924 00c4 224A     		ldr	r2, .L144+8
 2925 00c6 23F08003 		bic	r3, r3, #128
 2926 00ca D360     		str	r3, [r2, #12]
1657:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART1->CR1, USART_CR1_TCIE);   // Transmission complete interrupt disabled
 2927              		.loc 2 1657 5
 2928 00cc 204B     		ldr	r3, .L144+8
 2929 00ce DB68     		ldr	r3, [r3, #12]
 2930 00d0 1F4A     		ldr	r2, .L144+8
 2931 00d2 23F04003 		bic	r3, r3, #64
 2932 00d6 D360     		str	r3, [r2, #12]
1658:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(USART1->CR1, USART_CR1_RXNEIE);   //    
 2933              		.loc 2 1658 5
 2934 00d8 1D4B     		ldr	r3, .L144+8
 2935 00da DB68     		ldr	r3, [r3, #12]
 2936 00dc 1C4A     		ldr	r2, .L144+8
 2937 00de 43F02003 		orr	r3, r3, #32
 2938 00e2 D360     		str	r3, [r2, #12]
1659:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(USART1->CR1, USART_CR1_IDLEIE);   //    IDLE 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 108


 2939              		.loc 2 1659 5
 2940 00e4 1A4B     		ldr	r3, .L144+8
 2941 00e6 DB68     		ldr	r3, [r3, #12]
 2942 00e8 194A     		ldr	r2, .L144+8
 2943 00ea 43F01003 		orr	r3, r3, #16
 2944 00ee D360     		str	r3, [r2, #12]
1660:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(USART1->CR1, USART_CR1_TE);       // Transmitter is enabled
 2945              		.loc 2 1660 5
 2946 00f0 174B     		ldr	r3, .L144+8
 2947 00f2 DB68     		ldr	r3, [r3, #12]
 2948 00f4 164A     		ldr	r2, .L144+8
 2949 00f6 43F00803 		orr	r3, r3, #8
 2950 00fa D360     		str	r3, [r2, #12]
1661:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(USART1->CR1, USART_CR1_RE);       // Receiver is enabled and begins searching for a sta
 2951              		.loc 2 1661 5
 2952 00fc 144B     		ldr	r3, .L144+8
 2953 00fe DB68     		ldr	r3, [r3, #12]
 2954 0100 134A     		ldr	r2, .L144+8
 2955 0102 43F00403 		orr	r3, r3, #4
 2956 0106 D360     		str	r3, [r2, #12]
1662:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART1->CR1, USART_CR1_RWU);
 2957              		.loc 2 1662 5
 2958 0108 114B     		ldr	r3, .L144+8
 2959 010a DB68     		ldr	r3, [r3, #12]
 2960 010c 104A     		ldr	r2, .L144+8
 2961 010e 23F00203 		bic	r3, r3, #2
 2962 0112 D360     		str	r3, [r2, #12]
1663:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART1->CR1, USART_CR1_SBK);
 2963              		.loc 2 1663 5
 2964 0114 0E4B     		ldr	r3, .L144+8
 2965 0116 DB68     		ldr	r3, [r3, #12]
 2966 0118 0D4A     		ldr	r2, .L144+8
 2967 011a 23F00103 		bic	r3, r3, #1
 2968 011e D360     		str	r3, [r2, #12]
1664:Core/Src/stm32f103xx_CMSIS.c **** 
1665:Core/Src/stm32f103xx_CMSIS.c ****     //  ,    US
1666:Core/Src/stm32f103xx_CMSIS.c ****     USART1->CR2 = 0;
 2969              		.loc 2 1666 11
 2970 0120 0B4B     		ldr	r3, .L144+8
 2971              		.loc 2 1666 17
 2972 0122 0022     		movs	r2, #0
 2973 0124 1A61     		str	r2, [r3, #16]
1667:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART1->CR2, USART_CR2_STOP);  // 1  .
 2974              		.loc 2 1667 5
 2975 0126 0A4B     		ldr	r3, .L144+8
 2976 0128 1B69     		ldr	r3, [r3, #16]
 2977 012a 094A     		ldr	r2, .L144+8
 2978 012c 23F44053 		bic	r3, r3, #12288
 2979 0130 1361     		str	r3, [r2, #16]
1668:Core/Src/stm32f103xx_CMSIS.c ****     USART1->CR3 = 0;
 2980              		.loc 2 1668 11
 2981 0132 074B     		ldr	r3, .L144+8
 2982              		.loc 2 1668 17
 2983 0134 0022     		movs	r2, #0
 2984 0136 5A61     		str	r2, [r3, #20]
1669:Core/Src/stm32f103xx_CMSIS.c ****     USART1->GTPR = 0;
 2985              		.loc 2 1669 11
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 109


 2986 0138 054B     		ldr	r3, .L144+8
 2987              		.loc 2 1669 18
 2988 013a 0022     		movs	r2, #0
 2989 013c 9A61     		str	r2, [r3, #24]
1670:Core/Src/stm32f103xx_CMSIS.c **** 
1671:Core/Src/stm32f103xx_CMSIS.c ****     NVIC_EnableIRQ(USART1_IRQn);  //    USART1
 2990              		.loc 2 1671 5
 2991 013e 2520     		movs	r0, #37
 2992 0140 FFF7FEFF 		bl	__NVIC_EnableIRQ
1672:Core/Src/stm32f103xx_CMSIS.c **** }
 2993              		.loc 2 1672 1
 2994 0144 00BF     		nop
 2995 0146 80BD     		pop	{r7, pc}
 2996              	.L145:
 2997              		.align	2
 2998              	.L144:
 2999 0148 00100240 		.word	1073876992
 3000 014c 00080140 		.word	1073809408
 3001 0150 00380140 		.word	1073821696
 3002              		.cfi_endproc
 3003              	.LFE94:
 3005              		.section	.text.CMSIS_USART2_Init,"ax",%progbits
 3006              		.align	1
 3007              		.global	CMSIS_USART2_Init
 3008              		.syntax unified
 3009              		.thumb
 3010              		.thumb_func
 3012              	CMSIS_USART2_Init:
 3013              	.LFB95:
1673:Core/Src/stm32f103xx_CMSIS.c **** 
1674:Core/Src/stm32f103xx_CMSIS.c **** /**
1675:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1676:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  USART2.  9600 8 N 1
1677:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1678:Core/Src/stm32f103xx_CMSIS.c ****  */
1679:Core/Src/stm32f103xx_CMSIS.c **** 
1680:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_USART2_Init(void) {
 3014              		.loc 2 1680 30
 3015              		.cfi_startproc
 3016              		@ args = 0, pretend = 0, frame = 0
 3017              		@ frame_needed = 1, uses_anonymous_args = 0
 3018 0000 80B5     		push	{r7, lr}
 3019              		.cfi_def_cfa_offset 8
 3020              		.cfi_offset 7, -8
 3021              		.cfi_offset 14, -4
 3022 0002 00AF     		add	r7, sp, #0
 3023              		.cfi_def_cfa_register 7
1681:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);  //   
 3024              		.loc 2 1681 5
 3025 0004 504B     		ldr	r3, .L147
 3026 0006 9B69     		ldr	r3, [r3, #24]
 3027 0008 4F4A     		ldr	r2, .L147
 3028 000a 43F00403 		orr	r3, r3, #4
 3029 000e 9361     		str	r3, [r2, #24]
1682:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);  //   
 3030              		.loc 2 1682 5
 3031 0010 4D4B     		ldr	r3, .L147
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 110


 3032 0012 9B69     		ldr	r3, [r3, #24]
 3033 0014 4C4A     		ldr	r2, .L147
 3034 0016 43F00103 		orr	r3, r3, #1
 3035 001a 9361     		str	r3, [r2, #24]
1683:Core/Src/stm32f103xx_CMSIS.c **** 
1684:Core/Src/stm32f103xx_CMSIS.c ****     //    UART  Full Duplex  
1685:Core/Src/stm32f103xx_CMSIS.c ****     // Tx - Alternative Function output Push-pull(Maximum output speed 50 MHz)
1686:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF2_Msk, 0b10 << GPIO_CRL_CNF2_Pos);
 3036              		.loc 2 1686 5
 3037 001c 4B4B     		ldr	r3, .L147+4
 3038 001e 1B68     		ldr	r3, [r3]
 3039 0020 23F44063 		bic	r3, r3, #3072
 3040 0024 494A     		ldr	r2, .L147+4
 3041 0026 43F40063 		orr	r3, r3, #2048
 3042 002a 1360     		str	r3, [r2]
1687:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE2_Msk, 0b11 << GPIO_CRL_MODE2_Pos);
 3043              		.loc 2 1687 5
 3044 002c 474B     		ldr	r3, .L147+4
 3045 002e 1B68     		ldr	r3, [r3]
 3046 0030 464A     		ldr	r2, .L147+4
 3047 0032 43F44073 		orr	r3, r3, #768
 3048 0036 1360     		str	r3, [r2]
1688:Core/Src/stm32f103xx_CMSIS.c ****     // Rx - Input floating
1689:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF3_Msk, 0b1 << GPIO_CRL_CNF3_Pos);
 3049              		.loc 2 1689 5
 3050 0038 444B     		ldr	r3, .L147+4
 3051 003a 1B68     		ldr	r3, [r3]
 3052 003c 23F44043 		bic	r3, r3, #49152
 3053 0040 424A     		ldr	r2, .L147+4
 3054 0042 43F48043 		orr	r3, r3, #16384
 3055 0046 1360     		str	r3, [r2]
1690:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE3_Msk, 0b00 << GPIO_CRL_MODE3_Pos);
 3056              		.loc 2 1690 5
 3057 0048 404B     		ldr	r3, .L147+4
 3058 004a 1B68     		ldr	r3, [r3]
 3059 004c 3F4A     		ldr	r2, .L147+4
 3060 004e 23F44053 		bic	r3, r3, #12288
 3061 0052 1360     		str	r3, [r2]
1691:Core/Src/stm32f103xx_CMSIS.c **** 
1692:Core/Src/stm32f103xx_CMSIS.c ****     //   USART2
1693:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN);
 3062              		.loc 2 1693 5
 3063 0054 3C4B     		ldr	r3, .L147
 3064 0056 DB69     		ldr	r3, [r3, #28]
 3065 0058 3B4A     		ldr	r2, .L147
 3066 005a 43F40033 		orr	r3, r3, #131072
 3067 005e D361     		str	r3, [r2, #28]
1694:Core/Src/stm32f103xx_CMSIS.c **** 
1695:Core/Src/stm32f103xx_CMSIS.c ****     /* Fractional baud rate generation
1696:Core/Src/stm32f103xx_CMSIS.c ****      :
1697:Core/Src/stm32f103xx_CMSIS.c ****     Tx/Rx baud = fCK/(16*USARTDIV)
1698:Core/Src/stm32f103xx_CMSIS.c ****      fCK - Input clock to the peripheral (PCLK1 for USART2, 3, 4, 5 or PCLK2 for USART1)
1699:Core/Src/stm32f103xx_CMSIS.c ****        fCK = 36000000
1700:Core/Src/stm32f103xx_CMSIS.c ****         9600
1701:Core/Src/stm32f103xx_CMSIS.c ****     9600 = 36000000/(16*USARTDIV)
1702:Core/Src/stm32f103xx_CMSIS.c **** 
1703:Core/Src/stm32f103xx_CMSIS.c ****      USARTDIV = 36000000/9600*16 = 234.375
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 111


1704:Core/Src/stm32f103xx_CMSIS.c ****     DIV_Mantissa     234,   0xEA
1705:Core/Src/stm32f103xx_CMSIS.c ****     DIV_Fraction ,  0.375*16 = 6,   0x6
1706:Core/Src/stm32f103xx_CMSIS.c **** 
1707:Core/Src/stm32f103xx_CMSIS.c ****        USART->BRR   9600  
1708:Core/Src/stm32f103xx_CMSIS.c **** 
1709:Core/Src/stm32f103xx_CMSIS.c ****          115200: ( 
1710:Core/Src/stm32f103xx_CMSIS.c ****     115200 = 36000000/(16*USARTDIV)
1711:Core/Src/stm32f103xx_CMSIS.c ****      USARTDIV = 36000000/115200*16 = 19.53125
1712:Core/Src/stm32f103xx_CMSIS.c ****     DIV_Mantissa     19,   0x13
1713:Core/Src/stm32f103xx_CMSIS.c ****     DIV_Fraction ,  0.53125*16 = 8,   0x8
1714:Core/Src/stm32f103xx_CMSIS.c **** 
1715:Core/Src/stm32f103xx_CMSIS.c ****        USART->BRR   115200  
1716:Core/Src/stm32f103xx_CMSIS.c **** 
1717:Core/Src/stm32f103xx_CMSIS.c ****     */
1718:Core/Src/stm32f103xx_CMSIS.c **** 
1719:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(USART2->BRR, USART_BRR_DIV_Mantissa_Msk, 0xEA << USART_BRR_DIV_Mantissa_Pos);
 3068              		.loc 2 1719 5
 3069 0060 3B4B     		ldr	r3, .L147+8
 3070 0062 9B68     		ldr	r3, [r3, #8]
 3071 0064 23F47F43 		bic	r3, r3, #65280
 3072 0068 23F0F003 		bic	r3, r3, #240
 3073 006c 384A     		ldr	r2, .L147+8
 3074 006e 43F46A63 		orr	r3, r3, #3744
 3075 0072 9360     		str	r3, [r2, #8]
1720:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(USART2->BRR, USART_BRR_DIV_Fraction_Msk, 0x6 << USART_BRR_DIV_Fraction_Pos);
 3076              		.loc 2 1720 5
 3077 0074 364B     		ldr	r3, .L147+8
 3078 0076 9B68     		ldr	r3, [r3, #8]
 3079 0078 23F00F03 		bic	r3, r3, #15
 3080 007c 344A     		ldr	r2, .L147+8
 3081 007e 43F00603 		orr	r3, r3, #6
 3082 0082 9360     		str	r3, [r2, #8]
1721:Core/Src/stm32f103xx_CMSIS.c **** 
1722:Core/Src/stm32f103xx_CMSIS.c ****     // 27.6.4 Control register 1(USART_CR1)(.  821 Reference Manual)
1723:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(USART2->CR1, USART_CR1_UE);      // USART enable
 3083              		.loc 2 1723 5
 3084 0084 324B     		ldr	r3, .L147+8
 3085 0086 DB68     		ldr	r3, [r3, #12]
 3086 0088 314A     		ldr	r2, .L147+8
 3087 008a 43F40053 		orr	r3, r3, #8192
 3088 008e D360     		str	r3, [r2, #12]
1724:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART2->CR1, USART_CR1_M);     // Word lenght 1 Start bit, 8 Data bits, n Stop bit
 3089              		.loc 2 1724 5
 3090 0090 2F4B     		ldr	r3, .L147+8
 3091 0092 DB68     		ldr	r3, [r3, #12]
 3092 0094 2E4A     		ldr	r2, .L147+8
 3093 0096 23F48053 		bic	r3, r3, #4096
 3094 009a D360     		str	r3, [r2, #12]
1725:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART2->CR1, USART_CR1_WAKE);  // Wake up idle Line
 3095              		.loc 2 1725 5
 3096 009c 2C4B     		ldr	r3, .L147+8
 3097 009e DB68     		ldr	r3, [r3, #12]
 3098 00a0 2B4A     		ldr	r2, .L147+8
 3099 00a2 23F40063 		bic	r3, r3, #2048
 3100 00a6 D360     		str	r3, [r2, #12]
1726:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART2->CR1, USART_CR1_PCE);   // Partity control disabled
 3101              		.loc 2 1726 5
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 112


 3102 00a8 294B     		ldr	r3, .L147+8
 3103 00aa DB68     		ldr	r3, [r3, #12]
 3104 00ac 284A     		ldr	r2, .L147+8
 3105 00ae 23F48063 		bic	r3, r3, #1024
 3106 00b2 D360     		str	r3, [r2, #12]
1727:Core/Src/stm32f103xx_CMSIS.c ****     //  
1728:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART2->CR1, USART_CR1_PEIE);   // partity error interrupt disabled
 3107              		.loc 2 1728 5
 3108 00b4 264B     		ldr	r3, .L147+8
 3109 00b6 DB68     		ldr	r3, [r3, #12]
 3110 00b8 254A     		ldr	r2, .L147+8
 3111 00ba 23F48073 		bic	r3, r3, #256
 3112 00be D360     		str	r3, [r2, #12]
1729:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART2->CR1, USART_CR1_TXEIE);  // TXE interrupt is inhibited
 3113              		.loc 2 1729 5
 3114 00c0 234B     		ldr	r3, .L147+8
 3115 00c2 DB68     		ldr	r3, [r3, #12]
 3116 00c4 224A     		ldr	r2, .L147+8
 3117 00c6 23F08003 		bic	r3, r3, #128
 3118 00ca D360     		str	r3, [r2, #12]
1730:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART2->CR1, USART_CR1_TCIE);   // Transmission complete interrupt disabled
 3119              		.loc 2 1730 5
 3120 00cc 204B     		ldr	r3, .L147+8
 3121 00ce DB68     		ldr	r3, [r3, #12]
 3122 00d0 1F4A     		ldr	r2, .L147+8
 3123 00d2 23F04003 		bic	r3, r3, #64
 3124 00d6 D360     		str	r3, [r2, #12]
1731:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(USART2->CR1, USART_CR1_RXNEIE);   //    
 3125              		.loc 2 1731 5
 3126 00d8 1D4B     		ldr	r3, .L147+8
 3127 00da DB68     		ldr	r3, [r3, #12]
 3128 00dc 1C4A     		ldr	r2, .L147+8
 3129 00de 43F02003 		orr	r3, r3, #32
 3130 00e2 D360     		str	r3, [r2, #12]
1732:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(USART2->CR1, USART_CR1_IDLEIE);   //    IDLE 
 3131              		.loc 2 1732 5
 3132 00e4 1A4B     		ldr	r3, .L147+8
 3133 00e6 DB68     		ldr	r3, [r3, #12]
 3134 00e8 194A     		ldr	r2, .L147+8
 3135 00ea 43F01003 		orr	r3, r3, #16
 3136 00ee D360     		str	r3, [r2, #12]
1733:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(USART2->CR1, USART_CR1_TE);       // Transmitter is enabled
 3137              		.loc 2 1733 5
 3138 00f0 174B     		ldr	r3, .L147+8
 3139 00f2 DB68     		ldr	r3, [r3, #12]
 3140 00f4 164A     		ldr	r2, .L147+8
 3141 00f6 43F00803 		orr	r3, r3, #8
 3142 00fa D360     		str	r3, [r2, #12]
1734:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(USART2->CR1, USART_CR1_RE);       // Receiver is enabled and begins searching for a sta
 3143              		.loc 2 1734 5
 3144 00fc 144B     		ldr	r3, .L147+8
 3145 00fe DB68     		ldr	r3, [r3, #12]
 3146 0100 134A     		ldr	r2, .L147+8
 3147 0102 43F00403 		orr	r3, r3, #4
 3148 0106 D360     		str	r3, [r2, #12]
1735:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART2->CR1, USART_CR1_RWU);
 3149              		.loc 2 1735 5
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 113


 3150 0108 114B     		ldr	r3, .L147+8
 3151 010a DB68     		ldr	r3, [r3, #12]
 3152 010c 104A     		ldr	r2, .L147+8
 3153 010e 23F00203 		bic	r3, r3, #2
 3154 0112 D360     		str	r3, [r2, #12]
1736:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART2->CR1, USART_CR1_SBK);
 3155              		.loc 2 1736 5
 3156 0114 0E4B     		ldr	r3, .L147+8
 3157 0116 DB68     		ldr	r3, [r3, #12]
 3158 0118 0D4A     		ldr	r2, .L147+8
 3159 011a 23F00103 		bic	r3, r3, #1
 3160 011e D360     		str	r3, [r2, #12]
1737:Core/Src/stm32f103xx_CMSIS.c **** 
1738:Core/Src/stm32f103xx_CMSIS.c ****     //  ,    US
1739:Core/Src/stm32f103xx_CMSIS.c ****     USART2->CR2 = 0;
 3161              		.loc 2 1739 11
 3162 0120 0B4B     		ldr	r3, .L147+8
 3163              		.loc 2 1739 17
 3164 0122 0022     		movs	r2, #0
 3165 0124 1A61     		str	r2, [r3, #16]
1740:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(USART2->CR2, USART_CR2_STOP);  // 1  .
 3166              		.loc 2 1740 5
 3167 0126 0A4B     		ldr	r3, .L147+8
 3168 0128 1B69     		ldr	r3, [r3, #16]
 3169 012a 094A     		ldr	r2, .L147+8
 3170 012c 23F44053 		bic	r3, r3, #12288
 3171 0130 1361     		str	r3, [r2, #16]
1741:Core/Src/stm32f103xx_CMSIS.c ****     USART2->CR3 = 0;
 3172              		.loc 2 1741 11
 3173 0132 074B     		ldr	r3, .L147+8
 3174              		.loc 2 1741 17
 3175 0134 0022     		movs	r2, #0
 3176 0136 5A61     		str	r2, [r3, #20]
1742:Core/Src/stm32f103xx_CMSIS.c ****     USART2->GTPR = 0;
 3177              		.loc 2 1742 11
 3178 0138 054B     		ldr	r3, .L147+8
 3179              		.loc 2 1742 18
 3180 013a 0022     		movs	r2, #0
 3181 013c 9A61     		str	r2, [r3, #24]
1743:Core/Src/stm32f103xx_CMSIS.c **** 
1744:Core/Src/stm32f103xx_CMSIS.c ****     NVIC_EnableIRQ(USART2_IRQn);  //    USART2
 3182              		.loc 2 1744 5
 3183 013e 2620     		movs	r0, #38
 3184 0140 FFF7FEFF 		bl	__NVIC_EnableIRQ
1745:Core/Src/stm32f103xx_CMSIS.c **** }
 3185              		.loc 2 1745 1
 3186 0144 00BF     		nop
 3187 0146 80BD     		pop	{r7, pc}
 3188              	.L148:
 3189              		.align	2
 3190              	.L147:
 3191 0148 00100240 		.word	1073876992
 3192 014c 00080140 		.word	1073809408
 3193 0150 00440040 		.word	1073759232
 3194              		.cfi_endproc
 3195              	.LFE95:
 3197              		.section	.text.USART1_IRQHandler,"ax",%progbits
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 114


 3198              		.align	1
 3199              		.weak	USART1_IRQHandler
 3200              		.syntax unified
 3201              		.thumb
 3202              		.thumb_func
 3204              	USART1_IRQHandler:
 3205              	.LFB96:
1746:Core/Src/stm32f103xx_CMSIS.c **** 
1747:Core/Src/stm32f103xx_CMSIS.c **** /**
1748:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1749:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif   USART1
1750:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1751:Core/Src/stm32f103xx_CMSIS.c ****  */
1752:Core/Src/stm32f103xx_CMSIS.c **** 
1753:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void USART1_IRQHandler(void) {
 3206              		.loc 2 1753 37
 3207              		.cfi_startproc
 3208              		@ args = 0, pretend = 0, frame = 0
 3209              		@ frame_needed = 1, uses_anonymous_args = 0
 3210              		@ link register save eliminated.
 3211 0000 80B4     		push	{r7}
 3212              		.cfi_def_cfa_offset 4
 3213              		.cfi_offset 7, -4
 3214 0002 00AF     		add	r7, sp, #0
 3215              		.cfi_def_cfa_register 7
1754:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(USART1->SR, USART_SR_RXNE)) {
 3216              		.loc 2 1754 9
 3217 0004 134B     		ldr	r3, .L153
 3218 0006 1B68     		ldr	r3, [r3]
 3219 0008 03F02003 		and	r3, r3, #32
 3220              		.loc 2 1754 8
 3221 000c 002B     		cmp	r3, #0
 3222 000e 0ED0     		beq	.L150
1755:Core/Src/stm32f103xx_CMSIS.c ****         //     USART
1756:Core/Src/stm32f103xx_CMSIS.c ****         husart1.rx_buffer[husart1.rx_counter] = USART1->DR;  //    
 3223              		.loc 2 1756 55
 3224 0010 104B     		ldr	r3, .L153
 3225 0012 5A68     		ldr	r2, [r3, #4]
 3226              		.loc 2 1756 34
 3227 0014 104B     		ldr	r3, .L153+4
 3228 0016 1B8D     		ldrh	r3, [r3, #40]
 3229 0018 1946     		mov	r1, r3
 3230              		.loc 2 1756 47
 3231 001a D2B2     		uxtb	r2, r2
 3232 001c 0E4B     		ldr	r3, .L153+4
 3233 001e 0B44     		add	r3, r3, r1
 3234 0020 1A75     		strb	r2, [r3, #20]
1757:Core/Src/stm32f103xx_CMSIS.c ****         husart1.rx_counter++;                                //   
 3235              		.loc 2 1757 16
 3236 0022 0D4B     		ldr	r3, .L153+4
 3237 0024 1B8D     		ldrh	r3, [r3, #40]
 3238              		.loc 2 1757 27
 3239 0026 0133     		adds	r3, r3, #1
 3240 0028 9AB2     		uxth	r2, r3
 3241 002a 0B4B     		ldr	r3, .L153+4
 3242 002c 1A85     		strh	r2, [r3, #40]	@ movhi
 3243              	.L150:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 115


1758:Core/Src/stm32f103xx_CMSIS.c ****     }
1759:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(USART1->SR, USART_SR_IDLE)) {
 3244              		.loc 2 1759 9
 3245 002e 094B     		ldr	r3, .L153
 3246 0030 1B68     		ldr	r3, [r3]
 3247 0032 03F01003 		and	r3, r3, #16
 3248              		.loc 2 1759 8
 3249 0036 002B     		cmp	r3, #0
 3250 0038 08D0     		beq	.L152
1760:Core/Src/stm32f103xx_CMSIS.c ****         //    IDLE
1761:Core/Src/stm32f103xx_CMSIS.c ****         USART1->DR;                           //   IDLE
 3251              		.loc 2 1761 15
 3252 003a 064B     		ldr	r3, .L153
 3253 003c 5B68     		ldr	r3, [r3, #4]
1762:Core/Src/stm32f103xx_CMSIS.c ****         husart1.rx_len = husart1.rx_counter;  // ,   
 3254              		.loc 2 1762 33
 3255 003e 064B     		ldr	r3, .L153+4
 3256 0040 1A8D     		ldrh	r2, [r3, #40]
 3257              		.loc 2 1762 24
 3258 0042 054B     		ldr	r3, .L153+4
 3259 0044 5A85     		strh	r2, [r3, #42]	@ movhi
1763:Core/Src/stm32f103xx_CMSIS.c ****         husart1.rx_counter = 0;               //   
 3260              		.loc 2 1763 28
 3261 0046 044B     		ldr	r3, .L153+4
 3262 0048 0022     		movs	r2, #0
 3263 004a 1A85     		strh	r2, [r3, #40]	@ movhi
 3264              	.L152:
1764:Core/Src/stm32f103xx_CMSIS.c ****     }
1765:Core/Src/stm32f103xx_CMSIS.c **** }
 3265              		.loc 2 1765 1
 3266 004c 00BF     		nop
 3267 004e BD46     		mov	sp, r7
 3268              		.cfi_def_cfa_register 13
 3269              		@ sp needed
 3270 0050 80BC     		pop	{r7}
 3271              		.cfi_restore 7
 3272              		.cfi_def_cfa_offset 0
 3273 0052 7047     		bx	lr
 3274              	.L154:
 3275              		.align	2
 3276              	.L153:
 3277 0054 00380140 		.word	1073821696
 3278 0058 00000000 		.word	husart1
 3279              		.cfi_endproc
 3280              	.LFE96:
 3282              		.section	.text.USART2_IRQHandler,"ax",%progbits
 3283              		.align	1
 3284              		.weak	USART2_IRQHandler
 3285              		.syntax unified
 3286              		.thumb
 3287              		.thumb_func
 3289              	USART2_IRQHandler:
 3290              	.LFB97:
1766:Core/Src/stm32f103xx_CMSIS.c **** 
1767:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void USART2_IRQHandler(void) {
 3291              		.loc 2 1767 37
 3292              		.cfi_startproc
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 116


 3293              		@ args = 0, pretend = 0, frame = 0
 3294              		@ frame_needed = 1, uses_anonymous_args = 0
 3295              		@ link register save eliminated.
 3296 0000 80B4     		push	{r7}
 3297              		.cfi_def_cfa_offset 4
 3298              		.cfi_offset 7, -4
 3299 0002 00AF     		add	r7, sp, #0
 3300              		.cfi_def_cfa_register 7
1768:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(USART2->SR, USART_SR_RXNE)) {
 3301              		.loc 2 1768 9
 3302 0004 134B     		ldr	r3, .L159
 3303 0006 1B68     		ldr	r3, [r3]
 3304 0008 03F02003 		and	r3, r3, #32
 3305              		.loc 2 1768 8
 3306 000c 002B     		cmp	r3, #0
 3307 000e 0ED0     		beq	.L156
1769:Core/Src/stm32f103xx_CMSIS.c ****         //     USART
1770:Core/Src/stm32f103xx_CMSIS.c ****         husart2.rx_buffer[husart2.rx_counter] = USART2->DR;  //    
 3308              		.loc 2 1770 55
 3309 0010 104B     		ldr	r3, .L159
 3310 0012 5A68     		ldr	r2, [r3, #4]
 3311              		.loc 2 1770 34
 3312 0014 104B     		ldr	r3, .L159+4
 3313 0016 1B8D     		ldrh	r3, [r3, #40]
 3314 0018 1946     		mov	r1, r3
 3315              		.loc 2 1770 47
 3316 001a D2B2     		uxtb	r2, r2
 3317 001c 0E4B     		ldr	r3, .L159+4
 3318 001e 0B44     		add	r3, r3, r1
 3319 0020 1A75     		strb	r2, [r3, #20]
1771:Core/Src/stm32f103xx_CMSIS.c ****         husart2.rx_counter++;                                //   
 3320              		.loc 2 1771 16
 3321 0022 0D4B     		ldr	r3, .L159+4
 3322 0024 1B8D     		ldrh	r3, [r3, #40]
 3323              		.loc 2 1771 27
 3324 0026 0133     		adds	r3, r3, #1
 3325 0028 9AB2     		uxth	r2, r3
 3326 002a 0B4B     		ldr	r3, .L159+4
 3327 002c 1A85     		strh	r2, [r3, #40]	@ movhi
 3328              	.L156:
1772:Core/Src/stm32f103xx_CMSIS.c ****     }
1773:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(USART2->SR, USART_SR_IDLE)) {
 3329              		.loc 2 1773 9
 3330 002e 094B     		ldr	r3, .L159
 3331 0030 1B68     		ldr	r3, [r3]
 3332 0032 03F01003 		and	r3, r3, #16
 3333              		.loc 2 1773 8
 3334 0036 002B     		cmp	r3, #0
 3335 0038 08D0     		beq	.L158
1774:Core/Src/stm32f103xx_CMSIS.c ****         //    IDLE
1775:Core/Src/stm32f103xx_CMSIS.c ****         USART2->DR;                           //   IDLE
 3336              		.loc 2 1775 15
 3337 003a 064B     		ldr	r3, .L159
 3338 003c 5B68     		ldr	r3, [r3, #4]
1776:Core/Src/stm32f103xx_CMSIS.c ****         husart2.rx_len = husart2.rx_counter;  // ,   
 3339              		.loc 2 1776 33
 3340 003e 064B     		ldr	r3, .L159+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 117


 3341 0040 1A8D     		ldrh	r2, [r3, #40]
 3342              		.loc 2 1776 24
 3343 0042 054B     		ldr	r3, .L159+4
 3344 0044 5A85     		strh	r2, [r3, #42]	@ movhi
1777:Core/Src/stm32f103xx_CMSIS.c ****         husart2.rx_counter = 0;               //   
 3345              		.loc 2 1777 28
 3346 0046 044B     		ldr	r3, .L159+4
 3347 0048 0022     		movs	r2, #0
 3348 004a 1A85     		strh	r2, [r3, #40]	@ movhi
 3349              	.L158:
1778:Core/Src/stm32f103xx_CMSIS.c ****     }
1779:Core/Src/stm32f103xx_CMSIS.c **** }
 3350              		.loc 2 1779 1
 3351 004c 00BF     		nop
 3352 004e BD46     		mov	sp, r7
 3353              		.cfi_def_cfa_register 13
 3354              		@ sp needed
 3355 0050 80BC     		pop	{r7}
 3356              		.cfi_restore 7
 3357              		.cfi_def_cfa_offset 0
 3358 0052 7047     		bx	lr
 3359              	.L160:
 3360              		.align	2
 3361              	.L159:
 3362 0054 00440040 		.word	1073759232
 3363 0058 00000000 		.word	husart2
 3364              		.cfi_endproc
 3365              	.LFE97:
 3367              		.section	.text.CMSIS_USART_Transmit,"ax",%progbits
 3368              		.align	1
 3369              		.global	CMSIS_USART_Transmit
 3370              		.syntax unified
 3371              		.thumb
 3372              		.thumb_func
 3374              	CMSIS_USART_Transmit:
 3375              	.LFB98:
1780:Core/Src/stm32f103xx_CMSIS.c **** 
1781:Core/Src/stm32f103xx_CMSIS.c **** /**
1782:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1783:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif     USART
1784:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *USART - USART,     
1785:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   
1786:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size -    
1787:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1788:Core/Src/stm32f103xx_CMSIS.c ****  */
1789:Core/Src/stm32f103xx_CMSIS.c **** 
1790:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_USART_Transmit(USART_TypeDef* USART, uint8_t* data, uint16_t Size, uint32_t Timeout_ms) 
 3376              		.loc 2 1790 100
 3377              		.cfi_startproc
 3378              		@ args = 0, pretend = 0, frame = 24
 3379              		@ frame_needed = 1, uses_anonymous_args = 0
 3380              		@ link register save eliminated.
 3381 0000 80B4     		push	{r7}
 3382              		.cfi_def_cfa_offset 4
 3383              		.cfi_offset 7, -4
 3384 0002 87B0     		sub	sp, sp, #28
 3385              		.cfi_def_cfa_offset 32
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 118


 3386 0004 00AF     		add	r7, sp, #0
 3387              		.cfi_def_cfa_register 7
 3388 0006 F860     		str	r0, [r7, #12]
 3389 0008 B960     		str	r1, [r7, #8]
 3390 000a 3B60     		str	r3, [r7]
 3391 000c 1346     		mov	r3, r2	@ movhi
 3392 000e FB80     		strh	r3, [r7, #6]	@ movhi
 3393              	.LBB2:
1791:Core/Src/stm32f103xx_CMSIS.c ****     for (uint16_t i = 0; i < Size; i++) {
 3394              		.loc 2 1791 19
 3395 0010 0023     		movs	r3, #0
 3396 0012 FB82     		strh	r3, [r7, #22]	@ movhi
 3397              		.loc 2 1791 5
 3398 0014 19E0     		b	.L162
 3399              	.L166:
1792:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 3400              		.loc 2 1792 28
 3401 0016 1A4A     		ldr	r2, .L169
 3402 0018 3B68     		ldr	r3, [r7]
 3403 001a 1360     		str	r3, [r2]
1793:Core/Src/stm32f103xx_CMSIS.c ****         // ,    
1794:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(USART->SR, USART_SR_TXE) == 0) {
 3404              		.loc 2 1794 15
 3405 001c 05E0     		b	.L163
 3406              	.L165:
1795:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 3407              		.loc 2 1795 17
 3408 001e 184B     		ldr	r3, .L169
 3409 0020 1B68     		ldr	r3, [r3]
 3410              		.loc 2 1795 16
 3411 0022 002B     		cmp	r3, #0
 3412 0024 01D1     		bne	.L163
1796:Core/Src/stm32f103xx_CMSIS.c ****                 return false;
 3413              		.loc 2 1796 24
 3414 0026 0023     		movs	r3, #0
 3415 0028 24E0     		b	.L164
 3416              	.L163:
1794:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 3417              		.loc 2 1794 16
 3418 002a FB68     		ldr	r3, [r7, #12]
 3419 002c 1B68     		ldr	r3, [r3]
 3420 002e 03F08003 		and	r3, r3, #128
1794:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 3421              		.loc 2 1794 15
 3422 0032 002B     		cmp	r3, #0
 3423 0034 F3D0     		beq	.L165
1797:Core/Src/stm32f103xx_CMSIS.c ****             }
1798:Core/Src/stm32f103xx_CMSIS.c ****         }
1799:Core/Src/stm32f103xx_CMSIS.c ****         USART->DR = *data++;  //  
 3424              		.loc 2 1799 26 discriminator 2
 3425 0036 BB68     		ldr	r3, [r7, #8]
 3426 0038 5A1C     		adds	r2, r3, #1
 3427 003a BA60     		str	r2, [r7, #8]
 3428              		.loc 2 1799 21 discriminator 2
 3429 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3430 003e 1A46     		mov	r2, r3
 3431              		.loc 2 1799 19 discriminator 2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 119


 3432 0040 FB68     		ldr	r3, [r7, #12]
 3433 0042 5A60     		str	r2, [r3, #4]
1791:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 3434              		.loc 2 1791 37 discriminator 2
 3435 0044 FB8A     		ldrh	r3, [r7, #22]
 3436 0046 0133     		adds	r3, r3, #1
 3437 0048 FB82     		strh	r3, [r7, #22]	@ movhi
 3438              	.L162:
1791:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 3439              		.loc 2 1791 5 discriminator 1
 3440 004a FA8A     		ldrh	r2, [r7, #22]
 3441 004c FB88     		ldrh	r3, [r7, #6]
 3442 004e 9A42     		cmp	r2, r3
 3443 0050 E1D3     		bcc	.L166
 3444              	.LBE2:
1800:Core/Src/stm32f103xx_CMSIS.c ****     }
1801:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 3445              		.loc 2 1801 24
 3446 0052 0B4A     		ldr	r2, .L169
 3447 0054 3B68     		ldr	r3, [r7]
 3448 0056 1360     		str	r3, [r2]
1802:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(USART->SR, USART_SR_TC) == 0) {  //   
 3449              		.loc 2 1802 11
 3450 0058 05E0     		b	.L167
 3451              	.L168:
1803:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 3452              		.loc 2 1803 13
 3453 005a 094B     		ldr	r3, .L169
 3454 005c 1B68     		ldr	r3, [r3]
 3455              		.loc 2 1803 12
 3456 005e 002B     		cmp	r3, #0
 3457 0060 01D1     		bne	.L167
1804:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 3458              		.loc 2 1804 20
 3459 0062 0023     		movs	r3, #0
 3460 0064 06E0     		b	.L164
 3461              	.L167:
1802:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(USART->SR, USART_SR_TC) == 0) {  //   
 3462              		.loc 2 1802 12
 3463 0066 FB68     		ldr	r3, [r7, #12]
 3464 0068 1B68     		ldr	r3, [r3]
 3465 006a 03F04003 		and	r3, r3, #64
1802:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(USART->SR, USART_SR_TC) == 0) {  //   
 3466              		.loc 2 1802 11
 3467 006e 002B     		cmp	r3, #0
 3468 0070 F3D0     		beq	.L168
1805:Core/Src/stm32f103xx_CMSIS.c ****         }
1806:Core/Src/stm32f103xx_CMSIS.c ****     };
1807:Core/Src/stm32f103xx_CMSIS.c ****     return true;
 3469              		.loc 2 1807 12
 3470 0072 0123     		movs	r3, #1
 3471              	.L164:
1808:Core/Src/stm32f103xx_CMSIS.c **** }
 3472              		.loc 2 1808 1
 3473 0074 1846     		mov	r0, r3
 3474 0076 1C37     		adds	r7, r7, #28
 3475              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 120


 3476 0078 BD46     		mov	sp, r7
 3477              		.cfi_def_cfa_register 13
 3478              		@ sp needed
 3479 007a 80BC     		pop	{r7}
 3480              		.cfi_restore 7
 3481              		.cfi_def_cfa_offset 0
 3482 007c 7047     		bx	lr
 3483              	.L170:
 3484 007e 00BF     		.align	2
 3485              	.L169:
 3486 0080 00000000 		.word	Timeout_counter_ms
 3487              		.cfi_endproc
 3488              	.LFE98:
 3490              		.section	.text.CMSIS_I2C_Reset,"ax",%progbits
 3491              		.align	1
 3492              		.global	CMSIS_I2C_Reset
 3493              		.syntax unified
 3494              		.thumb
 3495              		.thumb_func
 3497              	CMSIS_I2C_Reset:
 3498              	.LFB99:
1809:Core/Src/stm32f103xx_CMSIS.c **** 
1810:Core/Src/stm32f103xx_CMSIS.c **** /*=================================  I2C ========================================
1811:Core/Src/stm32f103xx_CMSIS.c **** 
1812:Core/Src/stm32f103xx_CMSIS.c **** /**
1813:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1814:Core/Src/stm32f103xx_CMSIS.c **** *  @breif Inter-integrated circuit (I2C) interface
1815:Core/Src/stm32f103xx_CMSIS.c **** *  Reference Manual/. .26 Inter-integrated circuit (I2C) interface (. 752)
1816:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1817:Core/Src/stm32f103xx_CMSIS.c **** */
1818:Core/Src/stm32f103xx_CMSIS.c **** 
1819:Core/Src/stm32f103xx_CMSIS.c **** /* */
1820:Core/Src/stm32f103xx_CMSIS.c **** /*
1821:Core/Src/stm32f103xx_CMSIS.c ****  *     ,   
1822:Core/Src/stm32f103xx_CMSIS.c ****  *    .   
1823:Core/Src/stm32f103xx_CMSIS.c ****  *     (SDA)   
1824:Core/Src/stm32f103xx_CMSIS.c ****  *        100 
1825:Core/Src/stm32f103xx_CMSIS.c ****  */
1826:Core/Src/stm32f103xx_CMSIS.c **** 
1827:Core/Src/stm32f103xx_CMSIS.c **** /* */
1828:Core/Src/stm32f103xx_CMSIS.c **** /*
1829:Core/Src/stm32f103xx_CMSIS.c ****         :
1830:Core/Src/stm32f103xx_CMSIS.c ****        - Slave transmitter
1831:Core/Src/stm32f103xx_CMSIS.c ****        - Slave receiver
1832:Core/Src/stm32f103xx_CMSIS.c ****        - Master transmitter
1833:Core/Src/stm32f103xx_CMSIS.c ****        - Master receiver
1834:Core/Src/stm32f103xx_CMSIS.c **** 
1835:Core/Src/stm32f103xx_CMSIS.c **** -    slave .  
1836:Core/Src/stm32f103xx_CMSIS.c **** master  ,     START,   master 
1837:Core/Src/stm32f103xx_CMSIS.c ****    STOP,   
1838:Core/Src/stm32f103xx_CMSIS.c **** */
1839:Core/Src/stm32f103xx_CMSIS.c **** 
1840:Core/Src/stm32f103xx_CMSIS.c **** /* */
1841:Core/Src/stm32f103xx_CMSIS.c **** /*
1842:Core/Src/stm32f103xx_CMSIS.c ****  *   Master  I2C   
1843:Core/Src/stm32f103xx_CMSIS.c ****  * A     
1844:Core/Src/stm32f103xx_CMSIS.c ****  *        
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 121


1845:Core/Src/stm32f103xx_CMSIS.c ****  *   Slave     
1846:Core/Src/stm32f103xx_CMSIS.c ****  *   .    
1847:Core/Src/stm32f103xx_CMSIS.c ****  *       8- , MSB 
1848:Core/Src/stm32f103xx_CMSIS.c ****  *  ()   (  7- , 
1849:Core/Src/stm32f103xx_CMSIS.c ****  *       
1850:Core/Src/stm32f103xx_CMSIS.c ****  *  8     9-  
1851:Core/Src/stm32f103xx_CMSIS.c ****  */
1852:Core/Src/stm32f103xx_CMSIS.c **** 
1853:Core/Src/stm32f103xx_CMSIS.c **** /*(. ReferenceManual . 772)*/
1854:Core/Src/stm32f103xx_CMSIS.c **** 
1855:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_I2C_Reset(I2C_TypeDef* I2C) {
 3499              		.loc 2 1855 40
 3500              		.cfi_startproc
 3501              		@ args = 0, pretend = 0, frame = 8
 3502              		@ frame_needed = 1, uses_anonymous_args = 0
 3503              		@ link register save eliminated.
 3504 0000 80B4     		push	{r7}
 3505              		.cfi_def_cfa_offset 4
 3506              		.cfi_offset 7, -4
 3507 0002 83B0     		sub	sp, sp, #12
 3508              		.cfi_def_cfa_offset 16
 3509 0004 00AF     		add	r7, sp, #0
 3510              		.cfi_def_cfa_register 7
 3511 0006 7860     		str	r0, [r7, #4]
1856:Core/Src/stm32f103xx_CMSIS.c ****     //   I2C
1857:Core/Src/stm32f103xx_CMSIS.c ****     // .. 26.6.1 I2C Control register 1 (I2C_CR1) (. 772)
1858:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(I2C->CR1, I2C_CR1_SWRST);  //: I2C Peripheral not under reset
 3512              		.loc 2 1858 5
 3513 0008 7B68     		ldr	r3, [r7, #4]
 3514 000a 1B68     		ldr	r3, [r3]
 3515 000c 43F40042 		orr	r2, r3, #32768
 3516 0010 7B68     		ldr	r3, [r7, #4]
 3517 0012 1A60     		str	r2, [r3]
1859:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->CR1, I2C_CR1_SWRST) == 0);
 3518              		.loc 2 1859 11
 3519 0014 00BF     		nop
 3520              	.L172:
 3521              		.loc 2 1859 12 discriminator 1
 3522 0016 7B68     		ldr	r3, [r7, #4]
 3523 0018 1B68     		ldr	r3, [r3]
 3524 001a 03F40043 		and	r3, r3, #32768
 3525              		.loc 2 1859 11 discriminator 1
 3526 001e 002B     		cmp	r3, #0
 3527 0020 F9D0     		beq	.L172
1860:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_SWRST);  //: I2C Peripheral not under reset
 3528              		.loc 2 1860 5
 3529 0022 7B68     		ldr	r3, [r7, #4]
 3530 0024 1B68     		ldr	r3, [r3]
 3531 0026 23F40042 		bic	r2, r3, #32768
 3532 002a 7B68     		ldr	r3, [r7, #4]
 3533 002c 1A60     		str	r2, [r3]
1861:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->CR1, I2C_CR1_SWRST));
 3534              		.loc 2 1861 11
 3535 002e 00BF     		nop
 3536              	.L173:
 3537              		.loc 2 1861 12 discriminator 1
 3538 0030 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 122


 3539 0032 1B68     		ldr	r3, [r3]
 3540 0034 03F40043 		and	r3, r3, #32768
 3541              		.loc 2 1861 11 discriminator 1
 3542 0038 002B     		cmp	r3, #0
 3543 003a F9D1     		bne	.L173
1862:Core/Src/stm32f103xx_CMSIS.c ****     /* :      
1863:Core/Src/stm32f103xx_CMSIS.c ****      *      
1864:Core/Src/stm32f103xx_CMSIS.c ****      * ,   BUSY    
1865:Core/Src/stm32f103xx_CMSIS.c ****      *  SWRST       
1866:Core/Src/stm32f103xx_CMSIS.c **** }
 3544              		.loc 2 1866 1
 3545 003c 00BF     		nop
 3546 003e 00BF     		nop
 3547 0040 0C37     		adds	r7, r7, #12
 3548              		.cfi_def_cfa_offset 4
 3549 0042 BD46     		mov	sp, r7
 3550              		.cfi_def_cfa_register 13
 3551              		@ sp needed
 3552 0044 80BC     		pop	{r7}
 3553              		.cfi_restore 7
 3554              		.cfi_def_cfa_offset 0
 3555 0046 7047     		bx	lr
 3556              		.cfi_endproc
 3557              	.LFE99:
 3559              		.section	.text.CMSIS_I2C_Init,"ax",%progbits
 3560              		.align	1
 3561              		.global	CMSIS_I2C_Init
 3562              		.syntax unified
 3563              		.thumb
 3564              		.thumb_func
 3566              	CMSIS_I2C_Init:
 3567              	.LFB100:
1867:Core/Src/stm32f103xx_CMSIS.c **** 
1868:Core/Src/stm32f103xx_CMSIS.c **** /**
1869:Core/Src/stm32f103xx_CMSIS.c ****  *************************************************************************************
1870:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    I2C1, I2C2. Sm.
1871:Core/Src/stm32f103xx_CMSIS.c ****  *************************************************************************************
1872:Core/Src/stm32f103xx_CMSIS.c ****  */
1873:Core/Src/stm32f103xx_CMSIS.c **** 
1874:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_I2C_Init(I2C_TypeDef* I2C) {
 3568              		.loc 2 1874 39
 3569              		.cfi_startproc
 3570              		@ args = 0, pretend = 0, frame = 8
 3571              		@ frame_needed = 1, uses_anonymous_args = 0
 3572 0000 80B5     		push	{r7, lr}
 3573              		.cfi_def_cfa_offset 8
 3574              		.cfi_offset 7, -8
 3575              		.cfi_offset 14, -4
 3576 0002 82B0     		sub	sp, sp, #8
 3577              		.cfi_def_cfa_offset 16
 3578 0004 00AF     		add	r7, sp, #0
 3579              		.cfi_def_cfa_register 7
 3580 0006 7860     		str	r0, [r7, #4]
1875:Core/Src/stm32f103xx_CMSIS.c ****     //  
1876:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN);  //   
 3581              		.loc 2 1876 5
 3582 0008 7C4B     		ldr	r3, .L179
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 123


 3583 000a 9B69     		ldr	r3, [r3, #24]
 3584 000c 7B4A     		ldr	r2, .L179
 3585 000e 43F00803 		orr	r3, r3, #8
 3586 0012 9361     		str	r3, [r2, #24]
1877:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);  //   
 3587              		.loc 2 1877 5
 3588 0014 794B     		ldr	r3, .L179
 3589 0016 9B69     		ldr	r3, [r3, #24]
 3590 0018 784A     		ldr	r2, .L179
 3591 001a 43F00103 		orr	r3, r3, #1
 3592 001e 9361     		str	r3, [r2, #24]
1878:Core/Src/stm32f103xx_CMSIS.c **** 
1879:Core/Src/stm32f103xx_CMSIS.c ****     if (I2C == I2C1) {
 3593              		.loc 2 1879 8
 3594 0020 7B68     		ldr	r3, [r7, #4]
 3595 0022 774A     		ldr	r2, .L179+4
 3596 0024 9342     		cmp	r3, r2
 3597 0026 06D1     		bne	.L175
1880:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN);  //   I2C1
 3598              		.loc 2 1880 9
 3599 0028 744B     		ldr	r3, .L179
 3600 002a DB69     		ldr	r3, [r3, #28]
 3601 002c 734A     		ldr	r2, .L179
 3602 002e 43F40013 		orr	r3, r3, #2097152
 3603 0032 D361     		str	r3, [r2, #28]
 3604 0034 09E0     		b	.L176
 3605              	.L175:
1881:Core/Src/stm32f103xx_CMSIS.c ****     } else if (I2C == I2C2) {
 3606              		.loc 2 1881 15
 3607 0036 7B68     		ldr	r3, [r7, #4]
 3608 0038 724A     		ldr	r2, .L179+8
 3609 003a 9342     		cmp	r3, r2
 3610 003c 05D1     		bne	.L176
1882:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN);  //   I2C2
 3611              		.loc 2 1882 9
 3612 003e 6F4B     		ldr	r3, .L179
 3613 0040 DB69     		ldr	r3, [r3, #28]
 3614 0042 6E4A     		ldr	r2, .L179
 3615 0044 43F48003 		orr	r3, r3, #4194304
 3616 0048 D361     		str	r3, [r2, #28]
 3617              	.L176:
1883:Core/Src/stm32f103xx_CMSIS.c ****     }
1884:Core/Src/stm32f103xx_CMSIS.c **** 
1885:Core/Src/stm32f103xx_CMSIS.c ****     if (I2C == I2C1) {
 3618              		.loc 2 1885 8
 3619 004a 7B68     		ldr	r3, [r7, #4]
 3620 004c 6C4A     		ldr	r2, .L179+4
 3621 004e 9342     		cmp	r3, r2
 3622 0050 18D1     		bne	.L177
1886:Core/Src/stm32f103xx_CMSIS.c ****         //   SDA  SCL
1887:Core/Src/stm32f103xx_CMSIS.c ****         // PB7 SDA (I2C Data I/O) Alternate function open drain
1888:Core/Src/stm32f103xx_CMSIS.c ****         MODIFY_REG(GPIOB->CRL, GPIO_CRL_CNF7_Msk, 0b11 << GPIO_CRL_CNF7_Pos);    // Alternate funct
 3623              		.loc 2 1888 9
 3624 0052 6D4B     		ldr	r3, .L179+12
 3625 0054 1B68     		ldr	r3, [r3]
 3626 0056 6C4A     		ldr	r2, .L179+12
 3627 0058 43F04043 		orr	r3, r3, #-1073741824
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 124


 3628 005c 1360     		str	r3, [r2]
1889:Core/Src/stm32f103xx_CMSIS.c ****         MODIFY_REG(GPIOB->CRL, GPIO_CRL_MODE7_Msk, 0b11 << GPIO_CRL_MODE7_Pos);  // Maximum output 
 3629              		.loc 2 1889 9
 3630 005e 6A4B     		ldr	r3, .L179+12
 3631 0060 1B68     		ldr	r3, [r3]
 3632 0062 694A     		ldr	r2, .L179+12
 3633 0064 43F04053 		orr	r3, r3, #805306368
 3634 0068 1360     		str	r3, [r2]
1890:Core/Src/stm32f103xx_CMSIS.c ****         // PB6 SCL (I2C clock) Alternate function open drain
1891:Core/Src/stm32f103xx_CMSIS.c ****         MODIFY_REG(GPIOB->CRL, GPIO_CRL_CNF6_Msk, 0b11 << GPIO_CRL_CNF6_Pos);    // Alternate funct
 3635              		.loc 2 1891 9
 3636 006a 674B     		ldr	r3, .L179+12
 3637 006c 1B68     		ldr	r3, [r3]
 3638 006e 664A     		ldr	r2, .L179+12
 3639 0070 43F04063 		orr	r3, r3, #201326592
 3640 0074 1360     		str	r3, [r2]
1892:Core/Src/stm32f103xx_CMSIS.c ****         MODIFY_REG(GPIOB->CRL, GPIO_CRL_MODE6_Msk, 0b11 << GPIO_CRL_MODE6_Pos);  // Maximum output 
 3641              		.loc 2 1892 9
 3642 0076 644B     		ldr	r3, .L179+12
 3643 0078 1B68     		ldr	r3, [r3]
 3644 007a 634A     		ldr	r2, .L179+12
 3645 007c 43F04073 		orr	r3, r3, #50331648
 3646 0080 1360     		str	r3, [r2]
 3647 0082 1BE0     		b	.L178
 3648              	.L177:
1893:Core/Src/stm32f103xx_CMSIS.c ****     } else if (I2C == I2C2) {
 3649              		.loc 2 1893 15
 3650 0084 7B68     		ldr	r3, [r7, #4]
 3651 0086 5F4A     		ldr	r2, .L179+8
 3652 0088 9342     		cmp	r3, r2
 3653 008a 17D1     		bne	.L178
1894:Core/Src/stm32f103xx_CMSIS.c ****         //   SDA  SCL
1895:Core/Src/stm32f103xx_CMSIS.c ****         // PB11 SDA (I2C Data I/O) Alternate function open drain
1896:Core/Src/stm32f103xx_CMSIS.c ****         MODIFY_REG(GPIOB->CRH, GPIO_CRH_CNF11_Msk, 0b11 << GPIO_CRH_CNF11_Pos);    // Alternate fun
 3654              		.loc 2 1896 9
 3655 008c 5E4B     		ldr	r3, .L179+12
 3656 008e 5B68     		ldr	r3, [r3, #4]
 3657 0090 5D4A     		ldr	r2, .L179+12
 3658 0092 43F44043 		orr	r3, r3, #49152
 3659 0096 5360     		str	r3, [r2, #4]
1897:Core/Src/stm32f103xx_CMSIS.c ****         MODIFY_REG(GPIOB->CRH, GPIO_CRH_MODE11_Msk, 0b11 << GPIO_CRH_MODE11_Pos);  // Maximum outpu
 3660              		.loc 2 1897 9
 3661 0098 5B4B     		ldr	r3, .L179+12
 3662 009a 5B68     		ldr	r3, [r3, #4]
 3663 009c 5A4A     		ldr	r2, .L179+12
 3664 009e 43F44053 		orr	r3, r3, #12288
 3665 00a2 5360     		str	r3, [r2, #4]
1898:Core/Src/stm32f103xx_CMSIS.c ****         // PB10 SCL (I2C clock) Alternate function open drain
1899:Core/Src/stm32f103xx_CMSIS.c ****         MODIFY_REG(GPIOB->CRH, GPIO_CRH_CNF10_Msk, 0b11 << GPIO_CRH_CNF10_Pos);    // Alternate fun
 3666              		.loc 2 1899 9
 3667 00a4 584B     		ldr	r3, .L179+12
 3668 00a6 5B68     		ldr	r3, [r3, #4]
 3669 00a8 574A     		ldr	r2, .L179+12
 3670 00aa 43F44063 		orr	r3, r3, #3072
 3671 00ae 5360     		str	r3, [r2, #4]
1900:Core/Src/stm32f103xx_CMSIS.c ****         MODIFY_REG(GPIOB->CRH, GPIO_CRH_MODE10_Msk, 0b11 << GPIO_CRH_MODE10_Pos);  // Maximum outpu
 3672              		.loc 2 1900 9
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 125


 3673 00b0 554B     		ldr	r3, .L179+12
 3674 00b2 5B68     		ldr	r3, [r3, #4]
 3675 00b4 544A     		ldr	r2, .L179+12
 3676 00b6 43F44073 		orr	r3, r3, #768
 3677 00ba 5360     		str	r3, [r2, #4]
 3678              	.L178:
1901:Core/Src/stm32f103xx_CMSIS.c ****     }
1902:Core/Src/stm32f103xx_CMSIS.c ****     // 26.6 I2C registers( . Reference Manual . 772)
1903:Core/Src/stm32f103xx_CMSIS.c **** 
1904:Core/Src/stm32f103xx_CMSIS.c ****     // .. 26.6.1 I2C Control register 1 (I2C_CR1) (. 772)
1905:Core/Src/stm32f103xx_CMSIS.c ****     CMSIS_I2C_Reset(I2C);
 3679              		.loc 2 1905 5
 3680 00bc 7868     		ldr	r0, [r7, #4]
 3681 00be FFF7FEFF 		bl	CMSIS_I2C_Reset
1906:Core/Src/stm32f103xx_CMSIS.c **** 
1907:Core/Src/stm32f103xx_CMSIS.c ****     /*     .     
1908:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_ALERT);      // Releases SMBA pin high.Alert Response Address Heade
 3682              		.loc 2 1908 5
 3683 00c2 7B68     		ldr	r3, [r7, #4]
 3684 00c4 1B68     		ldr	r3, [r3]
 3685 00c6 23F40052 		bic	r2, r3, #8192
 3686 00ca 7B68     		ldr	r3, [r7, #4]
 3687 00cc 1A60     		str	r2, [r3]
1909:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_PEC);        // No PEC transfer
 3688              		.loc 2 1909 5
 3689 00ce 7B68     		ldr	r3, [r7, #4]
 3690 00d0 1B68     		ldr	r3, [r3]
 3691 00d2 23F48052 		bic	r2, r3, #4096
 3692 00d6 7B68     		ldr	r3, [r7, #4]
 3693 00d8 1A60     		str	r2, [r3]
1910:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_POS);        // ACK bit controls the (N)ACK of the current byte bei
 3694              		.loc 2 1910 5
 3695 00da 7B68     		ldr	r3, [r7, #4]
 3696 00dc 1B68     		ldr	r3, [r3]
 3697 00de 23F40062 		bic	r2, r3, #2048
 3698 00e2 7B68     		ldr	r3, [r7, #4]
 3699 00e4 1A60     		str	r2, [r3]
1911:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_ACK);        // No acknowledge returned
 3700              		.loc 2 1911 5
 3701 00e6 7B68     		ldr	r3, [r7, #4]
 3702 00e8 1B68     		ldr	r3, [r3]
 3703 00ea 23F48062 		bic	r2, r3, #1024
 3704 00ee 7B68     		ldr	r3, [r7, #4]
 3705 00f0 1A60     		str	r2, [r3]
1912:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_STOP);       // No Stop generation
 3706              		.loc 2 1912 5
 3707 00f2 7B68     		ldr	r3, [r7, #4]
 3708 00f4 1B68     		ldr	r3, [r3]
 3709 00f6 23F40072 		bic	r2, r3, #512
 3710 00fa 7B68     		ldr	r3, [r7, #4]
 3711 00fc 1A60     		str	r2, [r3]
1913:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_START);      // No Start generation
 3712              		.loc 2 1913 5
 3713 00fe 7B68     		ldr	r3, [r7, #4]
 3714 0100 1B68     		ldr	r3, [r3]
 3715 0102 23F48072 		bic	r2, r3, #256
 3716 0106 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 126


 3717 0108 1A60     		str	r2, [r3]
1914:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_NOSTRETCH);  // Clock stretching enabled
 3718              		.loc 2 1914 5
 3719 010a 7B68     		ldr	r3, [r7, #4]
 3720 010c 1B68     		ldr	r3, [r3]
 3721 010e 23F08002 		bic	r2, r3, #128
 3722 0112 7B68     		ldr	r3, [r7, #4]
 3723 0114 1A60     		str	r2, [r3]
1915:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_ENGC);       // General call disabled. Address 00h is NACKed.
 3724              		.loc 2 1915 5
 3725 0116 7B68     		ldr	r3, [r7, #4]
 3726 0118 1B68     		ldr	r3, [r3]
 3727 011a 23F04002 		bic	r2, r3, #64
 3728 011e 7B68     		ldr	r3, [r7, #4]
 3729 0120 1A60     		str	r2, [r3]
1916:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_ENPEC);      // PEC calculation disabled
 3730              		.loc 2 1916 5
 3731 0122 7B68     		ldr	r3, [r7, #4]
 3732 0124 1B68     		ldr	r3, [r3]
 3733 0126 23F02002 		bic	r2, r3, #32
 3734 012a 7B68     		ldr	r3, [r7, #4]
 3735 012c 1A60     		str	r2, [r3]
1917:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_ENARP);      // ARP disable
 3736              		.loc 2 1917 5
 3737 012e 7B68     		ldr	r3, [r7, #4]
 3738 0130 1B68     		ldr	r3, [r3]
 3739 0132 23F01002 		bic	r2, r3, #16
 3740 0136 7B68     		ldr	r3, [r7, #4]
 3741 0138 1A60     		str	r2, [r3]
1918:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_SMBTYPE);    // SMBus Device
 3742              		.loc 2 1918 5
 3743 013a 7B68     		ldr	r3, [r7, #4]
 3744 013c 1B68     		ldr	r3, [r3]
 3745 013e 23F00802 		bic	r2, r3, #8
 3746 0142 7B68     		ldr	r3, [r7, #4]
 3747 0144 1A60     		str	r2, [r3]
1919:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_SMBUS);      // I2C mode
 3748              		.loc 2 1919 5
 3749 0146 7B68     		ldr	r3, [r7, #4]
 3750 0148 1B68     		ldr	r3, [r3]
 3751 014a 23F00202 		bic	r2, r3, #2
 3752 014e 7B68     		ldr	r3, [r7, #4]
 3753 0150 1A60     		str	r2, [r3]
1920:Core/Src/stm32f103xx_CMSIS.c **** 
1921:Core/Src/stm32f103xx_CMSIS.c ****     // .. 26.6.2 I2C Control register 2(I2C_CR2)(.774)
1922:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR2, I2C_CR2_LAST);                               // Next DMA EOT is not the las
 3754              		.loc 2 1922 5
 3755 0152 7B68     		ldr	r3, [r7, #4]
 3756 0154 5B68     		ldr	r3, [r3, #4]
 3757 0156 23F48052 		bic	r2, r3, #4096
 3758 015a 7B68     		ldr	r3, [r7, #4]
 3759 015c 5A60     		str	r2, [r3, #4]
1923:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR2, I2C_CR2_DMAEN);                              // DMA requests disabled
 3760              		.loc 2 1923 5
 3761 015e 7B68     		ldr	r3, [r7, #4]
 3762 0160 5B68     		ldr	r3, [r3, #4]
 3763 0162 23F40062 		bic	r2, r3, #2048
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 127


 3764 0166 7B68     		ldr	r3, [r7, #4]
 3765 0168 5A60     		str	r2, [r3, #4]
1924:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR2, I2C_CR2_ITBUFEN);                            // TxE = 1 or RxNE = 1 does no
 3766              		.loc 2 1924 5
 3767 016a 7B68     		ldr	r3, [r7, #4]
 3768 016c 5B68     		ldr	r3, [r3, #4]
 3769 016e 23F48062 		bic	r2, r3, #1024
 3770 0172 7B68     		ldr	r3, [r7, #4]
 3771 0174 5A60     		str	r2, [r3, #4]
1925:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR2, I2C_CR2_ITEVTEN);                            // Event interrupt disabled
 3772              		.loc 2 1925 5
 3773 0176 7B68     		ldr	r3, [r7, #4]
 3774 0178 5B68     		ldr	r3, [r3, #4]
 3775 017a 23F40072 		bic	r2, r3, #512
 3776 017e 7B68     		ldr	r3, [r7, #4]
 3777 0180 5A60     		str	r2, [r3, #4]
1926:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR2, I2C_CR2_ITERREN);                            // Error interrupt disabled
 3778              		.loc 2 1926 5
 3779 0182 7B68     		ldr	r3, [r7, #4]
 3780 0184 5B68     		ldr	r3, [r3, #4]
 3781 0186 23F48072 		bic	r2, r3, #256
 3782 018a 7B68     		ldr	r3, [r7, #4]
 3783 018c 5A60     		str	r2, [r3, #4]
1927:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(I2C->CR2, I2C_CR2_FREQ_Msk, 36 << I2C_CR2_FREQ_Pos);  // f PCLK1 = 36 
 3784              		.loc 2 1927 5
 3785 018e 7B68     		ldr	r3, [r7, #4]
 3786 0190 5B68     		ldr	r3, [r3, #4]
 3787 0192 23F03F03 		bic	r3, r3, #63
 3788 0196 43F02402 		orr	r2, r3, #36
 3789 019a 7B68     		ldr	r3, [r7, #4]
 3790 019c 5A60     		str	r2, [r3, #4]
1928:Core/Src/stm32f103xx_CMSIS.c **** 
1929:Core/Src/stm32f103xx_CMSIS.c ****     // .. 26.6.3 I2C Own address register 1(I2C_OAR1)(.776)
1930:Core/Src/stm32f103xx_CMSIS.c ****     I2C->OAR1 = 0;
 3791              		.loc 2 1930 15
 3792 019e 7B68     		ldr	r3, [r7, #4]
 3793 01a0 0022     		movs	r2, #0
 3794 01a2 9A60     		str	r2, [r3, #8]
1931:Core/Src/stm32f103xx_CMSIS.c ****     // .. 26.6.4 I2C Own address register 1(I2C_OAR2)(.776)
1932:Core/Src/stm32f103xx_CMSIS.c ****     I2C->OAR2 = 0;
 3795              		.loc 2 1932 15
 3796 01a4 7B68     		ldr	r3, [r7, #4]
 3797 01a6 0022     		movs	r2, #0
 3798 01a8 DA60     		str	r2, [r3, #12]
1933:Core/Src/stm32f103xx_CMSIS.c **** 
1934:Core/Src/stm32f103xx_CMSIS.c ****     // .. 26.6.8 I2C Clock control register (I2C_CCR)(.781)
1935:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CCR, I2C_CCR_FS);  // Standard mode I2C
 3799              		.loc 2 1935 5
 3800 01aa 7B68     		ldr	r3, [r7, #4]
 3801 01ac DB69     		ldr	r3, [r3, #28]
 3802 01ae 23F40042 		bic	r2, r3, #32768
 3803 01b2 7B68     		ldr	r3, [r7, #4]
 3804 01b4 DA61     		str	r2, [r3, #28]
1936:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(I2C->CCR, I2C_CCR_FS); //Fast mode I2C
1937:Core/Src/stm32f103xx_CMSIS.c **** 
1938:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CCR, I2C_CCR_DUTY);  // Fm mode tlow/thigh = 2
 3805              		.loc 2 1938 5
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 128


 3806 01b6 7B68     		ldr	r3, [r7, #4]
 3807 01b8 DB69     		ldr	r3, [r3, #28]
 3808 01ba 23F48042 		bic	r2, r3, #16384
 3809 01be 7B68     		ldr	r3, [r7, #4]
 3810 01c0 DA61     		str	r2, [r3, #28]
1939:Core/Src/stm32f103xx_CMSIS.c ****     // SET_BIT(I2C->CCR, I2C_CCR_DUTY); //Fm mode tlow/thigh = 16/9 (see CCR)
1940:Core/Src/stm32f103xx_CMSIS.c **** 
1941:Core/Src/stm32f103xx_CMSIS.c ****     //  CCR.   
1942:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(I2C->CCR, I2C_CCR_CCR_Msk, 180 << I2C_CCR_CCR_Pos);  //  Sm mode
 3811              		.loc 2 1942 5
 3812 01c2 7B68     		ldr	r3, [r7, #4]
 3813 01c4 DB69     		ldr	r3, [r3, #28]
 3814 01c6 23F47F63 		bic	r3, r3, #4080
 3815 01ca 23F00F03 		bic	r3, r3, #15
 3816 01ce 43F0B402 		orr	r2, r3, #180
 3817 01d2 7B68     		ldr	r3, [r7, #4]
 3818 01d4 DA61     		str	r2, [r3, #28]
1943:Core/Src/stm32f103xx_CMSIS.c ****     // MODIFY_REG(I2C->CCR, I2C_CCR_CCR_Msk, 30 << I2C_CCR_CCR_Pos); // Fm mode. DUTY 0.
1944:Core/Src/stm32f103xx_CMSIS.c ****     // MODIFY_REG(I2C->CCR, I2C_CCR_CCR_Msk, 4 << I2C_CCR_CCR_Pos); // Fm mode. DUTY 1.
1945:Core/Src/stm32f103xx_CMSIS.c **** 
1946:Core/Src/stm32f103xx_CMSIS.c ****     // .. 26.6.9 I2C TRISE register (I2C_TRISE)(. 782)
1947:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(I2C->TRISE, I2C_TRISE_TRISE_Msk, 37 << I2C_TRISE_TRISE_Pos);  //  Sm mode
 3819              		.loc 2 1947 5
 3820 01d6 7B68     		ldr	r3, [r7, #4]
 3821 01d8 1B6A     		ldr	r3, [r3, #32]
 3822 01da 23F03F03 		bic	r3, r3, #63
 3823 01de 43F02502 		orr	r2, r3, #37
 3824 01e2 7B68     		ldr	r3, [r7, #4]
 3825 01e4 1A62     		str	r2, [r3, #32]
1948:Core/Src/stm32f103xx_CMSIS.c ****     // MODIFY_REG(I2C1->TRISE, I2C_TRISE_TRISE_Msk, 12 << I2C_TRISE_TRISE_Pos); // Fm mode
1949:Core/Src/stm32f103xx_CMSIS.c **** 
1950:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(I2C->CR1, I2C_CR1_PE);  // I2C enable
 3826              		.loc 2 1950 5
 3827 01e6 7B68     		ldr	r3, [r7, #4]
 3828 01e8 1B68     		ldr	r3, [r3]
 3829 01ea 43F00102 		orr	r2, r3, #1
 3830 01ee 7B68     		ldr	r3, [r7, #4]
 3831 01f0 1A60     		str	r2, [r3]
1951:Core/Src/stm32f103xx_CMSIS.c **** }
 3832              		.loc 2 1951 1
 3833 01f2 00BF     		nop
 3834 01f4 0837     		adds	r7, r7, #8
 3835              		.cfi_def_cfa_offset 8
 3836 01f6 BD46     		mov	sp, r7
 3837              		.cfi_def_cfa_register 13
 3838              		@ sp needed
 3839 01f8 80BD     		pop	{r7, pc}
 3840              	.L180:
 3841 01fa 00BF     		.align	2
 3842              	.L179:
 3843 01fc 00100240 		.word	1073876992
 3844 0200 00540040 		.word	1073763328
 3845 0204 00580040 		.word	1073764352
 3846 0208 000C0140 		.word	1073810432
 3847              		.cfi_endproc
 3848              	.LFE100:
 3850              		.section	.text.CMSIS_I2C_Adress_Device_Scan,"ax",%progbits
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 129


 3851              		.align	1
 3852              		.global	CMSIS_I2C_Adress_Device_Scan
 3853              		.syntax unified
 3854              		.thumb
 3855              		.thumb_func
 3857              	CMSIS_I2C_Adress_Device_Scan:
 3858              	.LFB101:
1952:Core/Src/stm32f103xx_CMSIS.c **** 
1953:Core/Src/stm32f103xx_CMSIS.c **** /**
1954:Core/Src/stm32f103xx_CMSIS.c ****  *************************************************************************************
1955:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      7-
1956:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
1957:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
1958:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    true -    
1959:Core/Src/stm32f103xx_CMSIS.c ****  *           false -       
1960:Core/Src/stm32f103xx_CMSIS.c ****  *************************************************************************************
1961:Core/Src/stm32f103xx_CMSIS.c ****  */
1962:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_Adress_Device_Scan(I2C_TypeDef* I2C, uint8_t Adress_Device, uint32_t Timeout_ms) {
 3859              		.loc 2 1962 97
 3860              		.cfi_startproc
 3861              		@ args = 0, pretend = 0, frame = 16
 3862              		@ frame_needed = 1, uses_anonymous_args = 0
 3863 0000 80B5     		push	{r7, lr}
 3864              		.cfi_def_cfa_offset 8
 3865              		.cfi_offset 7, -8
 3866              		.cfi_offset 14, -4
 3867 0002 84B0     		sub	sp, sp, #16
 3868              		.cfi_def_cfa_offset 24
 3869 0004 00AF     		add	r7, sp, #0
 3870              		.cfi_def_cfa_register 7
 3871 0006 F860     		str	r0, [r7, #12]
 3872 0008 0B46     		mov	r3, r1
 3873 000a 7A60     		str	r2, [r7, #4]
 3874 000c FB72     		strb	r3, [r7, #11]
1963:Core/Src/stm32f103xx_CMSIS.c ****     /*-------------------  -------------------*/
1964:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 3875              		.loc 2 1964 9
 3876 000e FB68     		ldr	r3, [r7, #12]
 3877 0010 9B69     		ldr	r3, [r3, #24]
 3878 0012 03F00203 		and	r3, r3, #2
 3879              		.loc 2 1964 8
 3880 0016 002B     		cmp	r3, #0
 3881 0018 2FD0     		beq	.L182
1965:Core/Src/stm32f103xx_CMSIS.c ****         //   
1966:Core/Src/stm32f103xx_CMSIS.c **** 
1967:Core/Src/stm32f103xx_CMSIS.c ****         if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 3882              		.loc 2 1967 14
 3883 001a 464B     		ldr	r3, .L193
 3884 001c 9B68     		ldr	r3, [r3, #8]
 3885 001e 03F04003 		and	r3, r3, #64
 3886              		.loc 2 1967 12
 3887 0022 002B     		cmp	r3, #0
 3888 0024 0BD0     		beq	.L183
 3889              		.loc 2 1967 55 discriminator 1
 3890 0026 434B     		ldr	r3, .L193
 3891 0028 9B68     		ldr	r3, [r3, #8]
 3892 002a 03F08003 		and	r3, r3, #128
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 130


 3893              		.loc 2 1967 51 discriminator 1
 3894 002e 002B     		cmp	r3, #0
 3895 0030 05D0     		beq	.L183
1968:Core/Src/stm32f103xx_CMSIS.c ****             //      ,  BUSY 
1969:Core/Src/stm32f103xx_CMSIS.c ****             CMSIS_I2C_Reset(I2C);  // 
 3896              		.loc 2 1969 13
 3897 0032 F868     		ldr	r0, [r7, #12]
 3898 0034 FFF7FEFF 		bl	CMSIS_I2C_Reset
1970:Core/Src/stm32f103xx_CMSIS.c ****             CMSIS_I2C_Init(I2C);   //  
 3899              		.loc 2 1970 13
 3900 0038 F868     		ldr	r0, [r7, #12]
 3901 003a FFF7FEFF 		bl	CMSIS_I2C_Init
 3902              	.L183:
1971:Core/Src/stm32f103xx_CMSIS.c ****         }
1972:Core/Src/stm32f103xx_CMSIS.c **** 
1973:Core/Src/stm32f103xx_CMSIS.c ****         if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 3903              		.loc 2 1973 13
 3904 003e FB68     		ldr	r3, [r7, #12]
 3905 0040 9B69     		ldr	r3, [r3, #24]
 3906 0042 03F00103 		and	r3, r3, #1
 3907              		.loc 2 1973 12
 3908 0046 002B     		cmp	r3, #0
 3909 0048 05D0     		beq	.L184
1974:Core/Src/stm32f103xx_CMSIS.c ****             //   ,    
1975:Core/Src/stm32f103xx_CMSIS.c ****             SET_BIT(I2C->CR1, I2C_CR1_STOP);  //   STOP
 3910              		.loc 2 1975 13
 3911 004a FB68     		ldr	r3, [r7, #12]
 3912 004c 1B68     		ldr	r3, [r3]
 3913 004e 43F40072 		orr	r2, r3, #512
 3914 0052 FB68     		ldr	r3, [r7, #12]
 3915 0054 1A60     		str	r2, [r3]
 3916              	.L184:
1976:Core/Src/stm32f103xx_CMSIS.c ****         }
1977:Core/Src/stm32f103xx_CMSIS.c **** 
1978:Core/Src/stm32f103xx_CMSIS.c ****         if (I2C->CR1 != 1) {
 3917              		.loc 2 1978 16
 3918 0056 FB68     		ldr	r3, [r7, #12]
 3919 0058 1B68     		ldr	r3, [r3]
 3920              		.loc 2 1978 12
 3921 005a 012B     		cmp	r3, #1
 3922 005c 0BD0     		beq	.L185
1979:Core/Src/stm32f103xx_CMSIS.c ****             //   CR1 - ,   I2C
1980:Core/Src/stm32f103xx_CMSIS.c ****             CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 3923              		.loc 2 1980 13
 3924 005e FB68     		ldr	r3, [r7, #12]
 3925 0060 1B68     		ldr	r3, [r3]
 3926 0062 23F00102 		bic	r2, r3, #1
 3927 0066 FB68     		ldr	r3, [r7, #12]
 3928 0068 1A60     		str	r2, [r3]
1981:Core/Src/stm32f103xx_CMSIS.c ****             SET_BIT(I2C->CR1, I2C_CR1_PE);
 3929              		.loc 2 1981 13
 3930 006a FB68     		ldr	r3, [r7, #12]
 3931 006c 1B68     		ldr	r3, [r3]
 3932 006e 43F00102 		orr	r2, r3, #1
 3933 0072 FB68     		ldr	r3, [r7, #12]
 3934 0074 1A60     		str	r2, [r3]
 3935              	.L185:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 131


1982:Core/Src/stm32f103xx_CMSIS.c ****         }
1983:Core/Src/stm32f103xx_CMSIS.c **** 
1984:Core/Src/stm32f103xx_CMSIS.c ****         return false;
 3936              		.loc 2 1984 16
 3937 0076 0023     		movs	r3, #0
 3938 0078 57E0     		b	.L186
 3939              	.L182:
1985:Core/Src/stm32f103xx_CMSIS.c ****     }
1986:Core/Src/stm32f103xx_CMSIS.c ****     /*-------------------  -------------------*/
1987:Core/Src/stm32f103xx_CMSIS.c **** 
1988:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_POS);  //  ACK  (N)ACK  
 3940              		.loc 2 1988 5
 3941 007a FB68     		ldr	r3, [r7, #12]
 3942 007c 1B68     		ldr	r3, [r3]
 3943 007e 23F40062 		bic	r2, r3, #2048
 3944 0082 FB68     		ldr	r3, [r7, #12]
 3945 0084 1A60     		str	r2, [r3]
1989:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(I2C->CR1, I2C_CR1_START);  //   START
 3946              		.loc 2 1989 5
 3947 0086 FB68     		ldr	r3, [r7, #12]
 3948 0088 1B68     		ldr	r3, [r3]
 3949 008a 43F48072 		orr	r2, r3, #256
 3950 008e FB68     		ldr	r3, [r7, #12]
 3951 0090 1A60     		str	r2, [r3]
1990:Core/Src/stm32f103xx_CMSIS.c **** 
1991:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 3952              		.loc 2 1991 24
 3953 0092 294A     		ldr	r2, .L193+4
 3954 0094 7B68     		ldr	r3, [r7, #4]
 3955 0096 1360     		str	r3, [r2]
1992:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 3956              		.loc 2 1992 11
 3957 0098 05E0     		b	.L187
 3958              	.L188:
1993:Core/Src/stm32f103xx_CMSIS.c ****         //   ,    Start condition gen
1994:Core/Src/stm32f103xx_CMSIS.c **** 
1995:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 3959              		.loc 2 1995 13
 3960 009a 274B     		ldr	r3, .L193+4
 3961 009c 1B68     		ldr	r3, [r3]
 3962              		.loc 2 1995 12
 3963 009e 002B     		cmp	r3, #0
 3964 00a0 01D1     		bne	.L187
1996:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 3965              		.loc 2 1996 20
 3966 00a2 0023     		movs	r3, #0
 3967 00a4 41E0     		b	.L186
 3968              	.L187:
1992:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 3969              		.loc 2 1992 12
 3970 00a6 FB68     		ldr	r3, [r7, #12]
 3971 00a8 5B69     		ldr	r3, [r3, #20]
 3972 00aa 03F00103 		and	r3, r3, #1
1992:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 3973              		.loc 2 1992 11
 3974 00ae 002B     		cmp	r3, #0
 3975 00b0 F3D0     		beq	.L188
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 132


1997:Core/Src/stm32f103xx_CMSIS.c ****         }
1998:Core/Src/stm32f103xx_CMSIS.c ****     }
1999:Core/Src/stm32f103xx_CMSIS.c ****     // !
2000:Core/Src/stm32f103xx_CMSIS.c ****     /*  I2C_SR1_SB     
2001:Core/Src/stm32f103xx_CMSIS.c ****     I2C->SR1;
 3976              		.loc 2 2001 8
 3977 00b2 FB68     		ldr	r3, [r7, #12]
 3978 00b4 5B69     		ldr	r3, [r3, #20]
2002:Core/Src/stm32f103xx_CMSIS.c ****     I2C->DR = (Adress_Device << 1);  //  + Write
 3979              		.loc 2 2002 30
 3980 00b6 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 3981 00b8 5B00     		lsls	r3, r3, #1
 3982 00ba 1A46     		mov	r2, r3
 3983              		.loc 2 2002 13
 3984 00bc FB68     		ldr	r3, [r7, #12]
 3985 00be 1A61     		str	r2, [r3, #16]
2003:Core/Src/stm32f103xx_CMSIS.c **** 
2004:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 3986              		.loc 2 2004 24
 3987 00c0 1D4A     		ldr	r2, .L193+4
 3988 00c2 7B68     		ldr	r3, [r7, #4]
 3989 00c4 1360     		str	r3, [r2]
2005:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 3990              		.loc 2 2005 11
 3991 00c6 05E0     		b	.L189
 3992              	.L191:
2006:Core/Src/stm32f103xx_CMSIS.c ****         // ,   
2007:Core/Src/stm32f103xx_CMSIS.c **** 
2008:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 3993              		.loc 2 2008 13
 3994 00c8 1B4B     		ldr	r3, .L193+4
 3995 00ca 1B68     		ldr	r3, [r3]
 3996              		.loc 2 2008 12
 3997 00cc 002B     		cmp	r3, #0
 3998 00ce 01D1     		bne	.L189
2009:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 3999              		.loc 2 2009 20
 4000 00d0 0023     		movs	r3, #0
 4001 00d2 2AE0     		b	.L186
 4002              	.L189:
2005:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4003              		.loc 2 2005 13
 4004 00d4 FB68     		ldr	r3, [r7, #12]
 4005 00d6 5B69     		ldr	r3, [r3, #20]
 4006 00d8 03F48063 		and	r3, r3, #1024
2005:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4007              		.loc 2 2005 11
 4008 00dc 002B     		cmp	r3, #0
 4009 00de 05D1     		bne	.L190
2005:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4010              		.loc 2 2005 54 discriminator 1
 4011 00e0 FB68     		ldr	r3, [r7, #12]
 4012 00e2 5B69     		ldr	r3, [r3, #20]
 4013 00e4 03F00203 		and	r3, r3, #2
2005:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4014              		.loc 2 2005 50 discriminator 1
 4015 00e8 002B     		cmp	r3, #0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 133


 4016 00ea EDD0     		beq	.L191
 4017              	.L190:
2010:Core/Src/stm32f103xx_CMSIS.c ****         }
2011:Core/Src/stm32f103xx_CMSIS.c ****     }
2012:Core/Src/stm32f103xx_CMSIS.c **** 
2013:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 4018              		.loc 2 2013 9
 4019 00ec FB68     		ldr	r3, [r7, #12]
 4020 00ee 5B69     		ldr	r3, [r3, #20]
 4021 00f0 03F00203 		and	r3, r3, #2
 4022              		.loc 2 2013 8
 4023 00f4 002B     		cmp	r3, #0
 4024 00f6 0BD0     		beq	.L192
2014:Core/Src/stm32f103xx_CMSIS.c ****         //   
2015:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(I2C->CR1, I2C_CR1_STOP);  //   STOP
 4025              		.loc 2 2015 9
 4026 00f8 FB68     		ldr	r3, [r7, #12]
 4027 00fa 1B68     		ldr	r3, [r3]
 4028 00fc 43F40072 		orr	r2, r3, #512
 4029 0100 FB68     		ldr	r3, [r7, #12]
 4030 0102 1A60     		str	r2, [r3]
2016:Core/Src/stm32f103xx_CMSIS.c ****         /*  ADDR   SR1,   SR2*/
2017:Core/Src/stm32f103xx_CMSIS.c ****         I2C->SR1;
 4031              		.loc 2 2017 12
 4032 0104 FB68     		ldr	r3, [r7, #12]
 4033 0106 5B69     		ldr	r3, [r3, #20]
2018:Core/Src/stm32f103xx_CMSIS.c ****         I2C->SR2;
 4034              		.loc 2 2018 12
 4035 0108 FB68     		ldr	r3, [r7, #12]
 4036 010a 9B69     		ldr	r3, [r3, #24]
2019:Core/Src/stm32f103xx_CMSIS.c ****         return true;
 4037              		.loc 2 2019 16
 4038 010c 0123     		movs	r3, #1
 4039 010e 0CE0     		b	.L186
 4040              	.L192:
2020:Core/Src/stm32f103xx_CMSIS.c ****     } else {
2021:Core/Src/stm32f103xx_CMSIS.c ****         //    ,  1  I2C_SR1_A
2022:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(I2C->CR1, I2C_CR1_STOP);  //   STOP
 4041              		.loc 2 2022 9
 4042 0110 FB68     		ldr	r3, [r7, #12]
 4043 0112 1B68     		ldr	r3, [r3]
 4044 0114 43F40072 		orr	r2, r3, #512
 4045 0118 FB68     		ldr	r3, [r7, #12]
 4046 011a 1A60     		str	r2, [r3]
2023:Core/Src/stm32f103xx_CMSIS.c ****         CLEAR_BIT(I2C->SR1, I2C_SR1_AF);  //   AF
 4047              		.loc 2 2023 9
 4048 011c FB68     		ldr	r3, [r7, #12]
 4049 011e 5B69     		ldr	r3, [r3, #20]
 4050 0120 23F48062 		bic	r2, r3, #1024
 4051 0124 FB68     		ldr	r3, [r7, #12]
 4052 0126 5A61     		str	r2, [r3, #20]
2024:Core/Src/stm32f103xx_CMSIS.c ****         return false;
 4053              		.loc 2 2024 16
 4054 0128 0023     		movs	r3, #0
 4055              	.L186:
2025:Core/Src/stm32f103xx_CMSIS.c ****     }
2026:Core/Src/stm32f103xx_CMSIS.c **** }
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 134


 4056              		.loc 2 2026 1
 4057 012a 1846     		mov	r0, r3
 4058 012c 1037     		adds	r7, r7, #16
 4059              		.cfi_def_cfa_offset 8
 4060 012e BD46     		mov	sp, r7
 4061              		.cfi_def_cfa_register 13
 4062              		@ sp needed
 4063 0130 80BD     		pop	{r7, pc}
 4064              	.L194:
 4065 0132 00BF     		.align	2
 4066              	.L193:
 4067 0134 000C0140 		.word	1073810432
 4068 0138 00000000 		.word	Timeout_counter_ms
 4069              		.cfi_endproc
 4070              	.LFE101:
 4072              		.section	.text.CMSIS_I2C_Data_Transmit,"ax",%progbits
 4073              		.align	1
 4074              		.global	CMSIS_I2C_Data_Transmit
 4075              		.syntax unified
 4076              		.thumb
 4077              		.thumb_func
 4079              	CMSIS_I2C_Data_Transmit:
 4080              	.LFB102:
2027:Core/Src/stm32f103xx_CMSIS.c **** 
2028:Core/Src/stm32f103xx_CMSIS.c **** /**
2029:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2030:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif     I2C
2031:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
2032:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
2033:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   
2034:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2035:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval     . True - 
2036:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2037:Core/Src/stm32f103xx_CMSIS.c ****  */
2038:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_Data_Transmit(I2C_TypeDef* I2C, uint8_t Adress_Device, uint8_t* data, uint16_t Size_
 4081              		.loc 2 2038 127
 4082              		.cfi_startproc
 4083              		@ args = 4, pretend = 0, frame = 16
 4084              		@ frame_needed = 1, uses_anonymous_args = 0
 4085 0000 80B5     		push	{r7, lr}
 4086              		.cfi_def_cfa_offset 8
 4087              		.cfi_offset 7, -8
 4088              		.cfi_offset 14, -4
 4089 0002 84B0     		sub	sp, sp, #16
 4090              		.cfi_def_cfa_offset 24
 4091 0004 00AF     		add	r7, sp, #0
 4092              		.cfi_def_cfa_register 7
 4093 0006 F860     		str	r0, [r7, #12]
 4094 0008 7A60     		str	r2, [r7, #4]
 4095 000a 1A46     		mov	r2, r3
 4096 000c 0B46     		mov	r3, r1
 4097 000e FB72     		strb	r3, [r7, #11]
 4098 0010 1346     		mov	r3, r2	@ movhi
 4099 0012 3B81     		strh	r3, [r7, #8]	@ movhi
2039:Core/Src/stm32f103xx_CMSIS.c ****     /*-------------------  -------------------*/
2040:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 4100              		.loc 2 2040 24
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 135


 4101 0014 654A     		ldr	r2, .L213
 4102 0016 BB69     		ldr	r3, [r7, #24]
 4103 0018 1360     		str	r3, [r2]
2041:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 4104              		.loc 2 2041 11
 4105 001a 36E0     		b	.L196
 4106              	.L201:
2042:Core/Src/stm32f103xx_CMSIS.c ****         //   
2043:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 4107              		.loc 2 2043 13
 4108 001c 634B     		ldr	r3, .L213
 4109 001e 1B68     		ldr	r3, [r3]
 4110              		.loc 2 2043 12
 4111 0020 002B     		cmp	r3, #0
 4112 0022 32D1     		bne	.L196
2044:Core/Src/stm32f103xx_CMSIS.c ****             if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 4113              		.loc 2 2044 18
 4114 0024 624B     		ldr	r3, .L213+4
 4115 0026 9B68     		ldr	r3, [r3, #8]
 4116 0028 03F04003 		and	r3, r3, #64
 4117              		.loc 2 2044 16
 4118 002c 002B     		cmp	r3, #0
 4119 002e 0ED0     		beq	.L197
 4120              		.loc 2 2044 59 discriminator 1
 4121 0030 5F4B     		ldr	r3, .L213+4
 4122 0032 9B68     		ldr	r3, [r3, #8]
 4123 0034 03F08003 		and	r3, r3, #128
 4124              		.loc 2 2044 55 discriminator 1
 4125 0038 002B     		cmp	r3, #0
 4126 003a 08D0     		beq	.L197
2045:Core/Src/stm32f103xx_CMSIS.c ****                 //      ,  BUSY 
2046:Core/Src/stm32f103xx_CMSIS.c ****                 CMSIS_I2C_Reset(I2C);  // 
 4127              		.loc 2 2046 17
 4128 003c F868     		ldr	r0, [r7, #12]
 4129 003e FFF7FEFF 		bl	CMSIS_I2C_Reset
2047:Core/Src/stm32f103xx_CMSIS.c ****                 CMSIS_I2C_Init(I2C);   //  
 4130              		.loc 2 2047 17
 4131 0042 F868     		ldr	r0, [r7, #12]
 4132 0044 FFF7FEFF 		bl	CMSIS_I2C_Init
2048:Core/Src/stm32f103xx_CMSIS.c ****                 Delay_ms(100);
 4133              		.loc 2 2048 17
 4134 0048 6420     		movs	r0, #100
 4135 004a FFF7FEFF 		bl	Delay_ms
 4136              	.L197:
2049:Core/Src/stm32f103xx_CMSIS.c ****             }
2050:Core/Src/stm32f103xx_CMSIS.c **** 
2051:Core/Src/stm32f103xx_CMSIS.c ****             if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 4137              		.loc 2 2051 17
 4138 004e FB68     		ldr	r3, [r7, #12]
 4139 0050 9B69     		ldr	r3, [r3, #24]
 4140 0052 03F00103 		and	r3, r3, #1
 4141              		.loc 2 2051 16
 4142 0056 002B     		cmp	r3, #0
 4143 0058 05D0     		beq	.L198
2052:Core/Src/stm32f103xx_CMSIS.c ****                 //   ,    
2053:Core/Src/stm32f103xx_CMSIS.c ****                 SET_BIT(I2C->CR1, I2C_CR1_STOP);  //   STOP
 4144              		.loc 2 2053 17
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 136


 4145 005a FB68     		ldr	r3, [r7, #12]
 4146 005c 1B68     		ldr	r3, [r3]
 4147 005e 43F40072 		orr	r2, r3, #512
 4148 0062 FB68     		ldr	r3, [r7, #12]
 4149 0064 1A60     		str	r2, [r3]
 4150              	.L198:
2054:Core/Src/stm32f103xx_CMSIS.c ****             }
2055:Core/Src/stm32f103xx_CMSIS.c **** 
2056:Core/Src/stm32f103xx_CMSIS.c ****             if (I2C->CR1 != 1) {
 4151              		.loc 2 2056 20
 4152 0066 FB68     		ldr	r3, [r7, #12]
 4153 0068 1B68     		ldr	r3, [r3]
 4154              		.loc 2 2056 16
 4155 006a 012B     		cmp	r3, #1
 4156 006c 0BD0     		beq	.L199
2057:Core/Src/stm32f103xx_CMSIS.c ****                 //   CR1 - ,   I2C
2058:Core/Src/stm32f103xx_CMSIS.c ****                 CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 4157              		.loc 2 2058 17
 4158 006e FB68     		ldr	r3, [r7, #12]
 4159 0070 1B68     		ldr	r3, [r3]
 4160 0072 23F00102 		bic	r2, r3, #1
 4161 0076 FB68     		ldr	r3, [r7, #12]
 4162 0078 1A60     		str	r2, [r3]
2059:Core/Src/stm32f103xx_CMSIS.c ****                 SET_BIT(I2C->CR1, I2C_CR1_PE);
 4163              		.loc 2 2059 17
 4164 007a FB68     		ldr	r3, [r7, #12]
 4165 007c 1B68     		ldr	r3, [r3]
 4166 007e 43F00102 		orr	r2, r3, #1
 4167 0082 FB68     		ldr	r3, [r7, #12]
 4168 0084 1A60     		str	r2, [r3]
 4169              	.L199:
2060:Core/Src/stm32f103xx_CMSIS.c ****             }
2061:Core/Src/stm32f103xx_CMSIS.c **** 
2062:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 4170              		.loc 2 2062 20
 4171 0086 0023     		movs	r3, #0
 4172 0088 8BE0     		b	.L200
 4173              	.L196:
2041:Core/Src/stm32f103xx_CMSIS.c ****         //   
 4174              		.loc 2 2041 12
 4175 008a FB68     		ldr	r3, [r7, #12]
 4176 008c 9B69     		ldr	r3, [r3, #24]
 4177 008e 03F00203 		and	r3, r3, #2
2041:Core/Src/stm32f103xx_CMSIS.c ****         //   
 4178              		.loc 2 2041 11
 4179 0092 002B     		cmp	r3, #0
 4180 0094 C2D1     		bne	.L201
2063:Core/Src/stm32f103xx_CMSIS.c ****         }
2064:Core/Src/stm32f103xx_CMSIS.c ****     }
2065:Core/Src/stm32f103xx_CMSIS.c ****     /*-------------------  -------------------*/
2066:Core/Src/stm32f103xx_CMSIS.c **** 
2067:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_POS);  //  ACK  (N)ACK  
 4181              		.loc 2 2067 5
 4182 0096 FB68     		ldr	r3, [r7, #12]
 4183 0098 1B68     		ldr	r3, [r3]
 4184 009a 23F40062 		bic	r2, r3, #2048
 4185 009e FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 137


 4186 00a0 1A60     		str	r2, [r3]
2068:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(I2C->CR1, I2C_CR1_START);  // .
 4187              		.loc 2 2068 5
 4188 00a2 FB68     		ldr	r3, [r7, #12]
 4189 00a4 1B68     		ldr	r3, [r3]
 4190 00a6 43F48072 		orr	r2, r3, #256
 4191 00aa FB68     		ldr	r3, [r7, #12]
 4192 00ac 1A60     		str	r2, [r3]
2069:Core/Src/stm32f103xx_CMSIS.c **** 
2070:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 4193              		.loc 2 2070 24
 4194 00ae 3F4A     		ldr	r2, .L213
 4195 00b0 BB69     		ldr	r3, [r7, #24]
 4196 00b2 1360     		str	r3, [r2]
2071:Core/Src/stm32f103xx_CMSIS.c ****     // !
2072:Core/Src/stm32f103xx_CMSIS.c ****     /*  I2C_SR1_SB     
2073:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4197              		.loc 2 2073 11
 4198 00b4 0EE0     		b	.L202
 4199              	.L203:
2074:Core/Src/stm32f103xx_CMSIS.c ****         //   ,    Start condition gen
2075:Core/Src/stm32f103xx_CMSIS.c **** 
2076:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 4200              		.loc 2 2076 13
 4201 00b6 3D4B     		ldr	r3, .L213
 4202 00b8 1B68     		ldr	r3, [r3]
 4203              		.loc 2 2076 12
 4204 00ba 002B     		cmp	r3, #0
 4205 00bc 0AD1     		bne	.L202
2077:Core/Src/stm32f103xx_CMSIS.c ****             CMSIS_I2C_Reset(I2C);  // 
 4206              		.loc 2 2077 13
 4207 00be F868     		ldr	r0, [r7, #12]
 4208 00c0 FFF7FEFF 		bl	CMSIS_I2C_Reset
2078:Core/Src/stm32f103xx_CMSIS.c ****             CMSIS_I2C_Init(I2C);   //  
 4209              		.loc 2 2078 13
 4210 00c4 F868     		ldr	r0, [r7, #12]
 4211 00c6 FFF7FEFF 		bl	CMSIS_I2C_Init
2079:Core/Src/stm32f103xx_CMSIS.c ****             Delay_ms(100);
 4212              		.loc 2 2079 13
 4213 00ca 6420     		movs	r0, #100
 4214 00cc FFF7FEFF 		bl	Delay_ms
2080:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 4215              		.loc 2 2080 20
 4216 00d0 0023     		movs	r3, #0
 4217 00d2 66E0     		b	.L200
 4218              	.L202:
2073:Core/Src/stm32f103xx_CMSIS.c ****         //   ,    Start condition gen
 4219              		.loc 2 2073 12
 4220 00d4 FB68     		ldr	r3, [r7, #12]
 4221 00d6 5B69     		ldr	r3, [r3, #20]
 4222 00d8 03F00103 		and	r3, r3, #1
2073:Core/Src/stm32f103xx_CMSIS.c ****         //   ,    Start condition gen
 4223              		.loc 2 2073 11
 4224 00dc 002B     		cmp	r3, #0
 4225 00de EAD0     		beq	.L203
2081:Core/Src/stm32f103xx_CMSIS.c ****         }
2082:Core/Src/stm32f103xx_CMSIS.c ****     }
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 138


2083:Core/Src/stm32f103xx_CMSIS.c **** 
2084:Core/Src/stm32f103xx_CMSIS.c ****     I2C->DR = (Adress_Device << 1);  //  + Write
 4226              		.loc 2 2084 30
 4227 00e0 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 4228 00e2 5B00     		lsls	r3, r3, #1
 4229 00e4 1A46     		mov	r2, r3
 4230              		.loc 2 2084 13
 4231 00e6 FB68     		ldr	r3, [r7, #12]
 4232 00e8 1A61     		str	r2, [r3, #16]
2085:Core/Src/stm32f103xx_CMSIS.c **** 
2086:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 4233              		.loc 2 2086 24
 4234 00ea 304A     		ldr	r2, .L213
 4235 00ec BB69     		ldr	r3, [r7, #24]
 4236 00ee 1360     		str	r3, [r2]
2087:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4237              		.loc 2 2087 11
 4238 00f0 05E0     		b	.L204
 4239              	.L205:
2088:Core/Src/stm32f103xx_CMSIS.c ****         // ,   
2089:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 4240              		.loc 2 2089 13
 4241 00f2 2E4B     		ldr	r3, .L213
 4242 00f4 1B68     		ldr	r3, [r3]
 4243              		.loc 2 2089 12
 4244 00f6 002B     		cmp	r3, #0
 4245 00f8 01D1     		bne	.L204
2090:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 4246              		.loc 2 2090 20
 4247 00fa 0023     		movs	r3, #0
 4248 00fc 51E0     		b	.L200
 4249              	.L204:
2087:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4250              		.loc 2 2087 13
 4251 00fe FB68     		ldr	r3, [r7, #12]
 4252 0100 5B69     		ldr	r3, [r3, #20]
 4253 0102 03F00203 		and	r3, r3, #2
2087:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4254              		.loc 2 2087 11
 4255 0106 002B     		cmp	r3, #0
 4256 0108 F3D0     		beq	.L205
2091:Core/Src/stm32f103xx_CMSIS.c ****         }
2092:Core/Src/stm32f103xx_CMSIS.c ****     }
2093:Core/Src/stm32f103xx_CMSIS.c **** 
2094:Core/Src/stm32f103xx_CMSIS.c ****     I2C->SR1;
 4257              		.loc 2 2094 8
 4258 010a FB68     		ldr	r3, [r7, #12]
 4259 010c 5B69     		ldr	r3, [r3, #20]
2095:Core/Src/stm32f103xx_CMSIS.c ****     I2C->SR2;
 4260              		.loc 2 2095 8
 4261 010e FB68     		ldr	r3, [r7, #12]
 4262 0110 9B69     		ldr	r3, [r3, #24]
2096:Core/Src/stm32f103xx_CMSIS.c **** 
2097:Core/Src/stm32f103xx_CMSIS.c ****     //  
2098:Core/Src/stm32f103xx_CMSIS.c ****     while (Size_data > 0) {
 4263              		.loc 2 2098 11
 4264 0112 3CE0     		b	.L206
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 139


 4265              	.L212:
2099:Core/Src/stm32f103xx_CMSIS.c ****         //   TXE (  )
2100:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 4266              		.loc 2 2100 28
 4267 0114 254A     		ldr	r2, .L213
 4268 0116 BB69     		ldr	r3, [r7, #24]
 4269 0118 1360     		str	r3, [r2]
2101:Core/Src/stm32f103xx_CMSIS.c ****         while (!(I2C->SR1 & I2C_SR1_TXE)) {
 4270              		.loc 2 2101 15
 4271 011a 05E0     		b	.L207
 4272              	.L208:
2102:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 4273              		.loc 2 2102 17
 4274 011c 234B     		ldr	r3, .L213
 4275 011e 1B68     		ldr	r3, [r3]
 4276              		.loc 2 2102 16
 4277 0120 002B     		cmp	r3, #0
 4278 0122 01D1     		bne	.L207
2103:Core/Src/stm32f103xx_CMSIS.c ****                 return false;
 4279              		.loc 2 2103 24
 4280 0124 0023     		movs	r3, #0
 4281 0126 3CE0     		b	.L200
 4282              	.L207:
2101:Core/Src/stm32f103xx_CMSIS.c ****         while (!(I2C->SR1 & I2C_SR1_TXE)) {
 4283              		.loc 2 2101 21
 4284 0128 FB68     		ldr	r3, [r7, #12]
 4285 012a 5B69     		ldr	r3, [r3, #20]
2101:Core/Src/stm32f103xx_CMSIS.c ****         while (!(I2C->SR1 & I2C_SR1_TXE)) {
 4286              		.loc 2 2101 27
 4287 012c 03F08003 		and	r3, r3, #128
2101:Core/Src/stm32f103xx_CMSIS.c ****         while (!(I2C->SR1 & I2C_SR1_TXE)) {
 4288              		.loc 2 2101 15
 4289 0130 002B     		cmp	r3, #0
 4290 0132 F3D0     		beq	.L208
2104:Core/Src/stm32f103xx_CMSIS.c ****             }
2105:Core/Src/stm32f103xx_CMSIS.c ****         }
2106:Core/Src/stm32f103xx_CMSIS.c ****         //   DR  
2107:Core/Src/stm32f103xx_CMSIS.c ****         I2C->DR = *data++;
 4291              		.loc 2 2107 24
 4292 0134 7B68     		ldr	r3, [r7, #4]
 4293 0136 5A1C     		adds	r2, r3, #1
 4294 0138 7A60     		str	r2, [r7, #4]
 4295              		.loc 2 2107 19
 4296 013a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4297 013c 1A46     		mov	r2, r3
 4298              		.loc 2 2107 17
 4299 013e FB68     		ldr	r3, [r7, #12]
 4300 0140 1A61     		str	r2, [r3, #16]
2108:Core/Src/stm32f103xx_CMSIS.c ****         Size_data--;
 4301              		.loc 2 2108 18
 4302 0142 3B89     		ldrh	r3, [r7, #8]
 4303 0144 013B     		subs	r3, r3, #1
 4304 0146 3B81     		strh	r3, [r7, #8]	@ movhi
2109:Core/Src/stm32f103xx_CMSIS.c **** 
2110:Core/Src/stm32f103xx_CMSIS.c ****         //   BTF   1     
2111:Core/Src/stm32f103xx_CMSIS.c ****         if ((I2C->SR1 & I2C_SR1_BTF) && (Size_data > 0)) {
 4305              		.loc 2 2111 17
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 140


 4306 0148 FB68     		ldr	r3, [r7, #12]
 4307 014a 5B69     		ldr	r3, [r3, #20]
 4308              		.loc 2 2111 23
 4309 014c 03F00403 		and	r3, r3, #4
 4310              		.loc 2 2111 12
 4311 0150 002B     		cmp	r3, #0
 4312 0152 0CD0     		beq	.L209
 4313              		.loc 2 2111 38 discriminator 1
 4314 0154 3B89     		ldrh	r3, [r7, #8]
 4315 0156 002B     		cmp	r3, #0
 4316 0158 09D0     		beq	.L209
2112:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *data++;
 4317              		.loc 2 2112 28
 4318 015a 7B68     		ldr	r3, [r7, #4]
 4319 015c 5A1C     		adds	r2, r3, #1
 4320 015e 7A60     		str	r2, [r7, #4]
 4321              		.loc 2 2112 23
 4322 0160 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4323 0162 1A46     		mov	r2, r3
 4324              		.loc 2 2112 21
 4325 0164 FB68     		ldr	r3, [r7, #12]
 4326 0166 1A61     		str	r2, [r3, #16]
2113:Core/Src/stm32f103xx_CMSIS.c ****             Size_data--;
 4327              		.loc 2 2113 22
 4328 0168 3B89     		ldrh	r3, [r7, #8]
 4329 016a 013B     		subs	r3, r3, #1
 4330 016c 3B81     		strh	r3, [r7, #8]	@ movhi
 4331              	.L209:
2114:Core/Src/stm32f103xx_CMSIS.c ****         }
2115:Core/Src/stm32f103xx_CMSIS.c **** 
2116:Core/Src/stm32f103xx_CMSIS.c ****         //    BTF (  
2117:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 4332              		.loc 2 2117 28
 4333 016e 0F4A     		ldr	r2, .L213
 4334 0170 BB69     		ldr	r3, [r7, #24]
 4335 0172 1360     		str	r3, [r2]
2118:Core/Src/stm32f103xx_CMSIS.c ****         while (!(I2C->SR1 & I2C_SR1_BTF)) {
 4336              		.loc 2 2118 15
 4337 0174 05E0     		b	.L210
 4338              	.L211:
2119:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 4339              		.loc 2 2119 17
 4340 0176 0D4B     		ldr	r3, .L213
 4341 0178 1B68     		ldr	r3, [r3]
 4342              		.loc 2 2119 16
 4343 017a 002B     		cmp	r3, #0
 4344 017c 01D1     		bne	.L210
2120:Core/Src/stm32f103xx_CMSIS.c ****                 return false;
 4345              		.loc 2 2120 24
 4346 017e 0023     		movs	r3, #0
 4347 0180 0FE0     		b	.L200
 4348              	.L210:
2118:Core/Src/stm32f103xx_CMSIS.c ****         while (!(I2C->SR1 & I2C_SR1_BTF)) {
 4349              		.loc 2 2118 21
 4350 0182 FB68     		ldr	r3, [r7, #12]
 4351 0184 5B69     		ldr	r3, [r3, #20]
2118:Core/Src/stm32f103xx_CMSIS.c ****         while (!(I2C->SR1 & I2C_SR1_BTF)) {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 141


 4352              		.loc 2 2118 27
 4353 0186 03F00403 		and	r3, r3, #4
2118:Core/Src/stm32f103xx_CMSIS.c ****         while (!(I2C->SR1 & I2C_SR1_BTF)) {
 4354              		.loc 2 2118 15
 4355 018a 002B     		cmp	r3, #0
 4356 018c F3D0     		beq	.L211
 4357              	.L206:
2098:Core/Src/stm32f103xx_CMSIS.c ****         //   TXE (  )
 4358              		.loc 2 2098 11
 4359 018e 3B89     		ldrh	r3, [r7, #8]
 4360 0190 002B     		cmp	r3, #0
 4361 0192 BFD1     		bne	.L212
2121:Core/Src/stm32f103xx_CMSIS.c ****             }
2122:Core/Src/stm32f103xx_CMSIS.c ****         }
2123:Core/Src/stm32f103xx_CMSIS.c ****     }
2124:Core/Src/stm32f103xx_CMSIS.c **** 
2125:Core/Src/stm32f103xx_CMSIS.c ****     // 
2126:Core/Src/stm32f103xx_CMSIS.c ****     I2C->CR1 |= I2C_CR1_STOP;
 4362              		.loc 2 2126 14
 4363 0194 FB68     		ldr	r3, [r7, #12]
 4364 0196 1B68     		ldr	r3, [r3]
 4365 0198 43F40072 		orr	r2, r3, #512
 4366 019c FB68     		ldr	r3, [r7, #12]
 4367 019e 1A60     		str	r2, [r3]
2127:Core/Src/stm32f103xx_CMSIS.c ****     return true;
 4368              		.loc 2 2127 12
 4369 01a0 0123     		movs	r3, #1
 4370              	.L200:
2128:Core/Src/stm32f103xx_CMSIS.c **** }
 4371              		.loc 2 2128 1
 4372 01a2 1846     		mov	r0, r3
 4373 01a4 1037     		adds	r7, r7, #16
 4374              		.cfi_def_cfa_offset 8
 4375 01a6 BD46     		mov	sp, r7
 4376              		.cfi_def_cfa_register 13
 4377              		@ sp needed
 4378 01a8 80BD     		pop	{r7, pc}
 4379              	.L214:
 4380 01aa 00BF     		.align	2
 4381              	.L213:
 4382 01ac 00000000 		.word	Timeout_counter_ms
 4383 01b0 000C0140 		.word	1073810432
 4384              		.cfi_endproc
 4385              	.LFE102:
 4387              		.section	.text.CMSIS_I2C_Data_Receive,"ax",%progbits
 4388              		.align	1
 4389              		.global	CMSIS_I2C_Data_Receive
 4390              		.syntax unified
 4391              		.thumb
 4392              		.thumb_func
 4394              	CMSIS_I2C_Data_Receive:
 4395              	.LFB103:
2129:Core/Src/stm32f103xx_CMSIS.c **** 
2130:Core/Src/stm32f103xx_CMSIS.c **** /**
2131:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2132:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif     I2C
2133:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 142


2134:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
2135:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data -     
2136:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2137:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval     . True - . Fa
2138:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2139:Core/Src/stm32f103xx_CMSIS.c ****  */
2140:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_Data_Receive(I2C_TypeDef* I2C, uint8_t Adress_Device, uint8_t* data, uint16_t Size_d
 4396              		.loc 2 2140 126
 4397              		.cfi_startproc
 4398              		@ args = 4, pretend = 0, frame = 24
 4399              		@ frame_needed = 1, uses_anonymous_args = 0
 4400 0000 80B5     		push	{r7, lr}
 4401              		.cfi_def_cfa_offset 8
 4402              		.cfi_offset 7, -8
 4403              		.cfi_offset 14, -4
 4404 0002 86B0     		sub	sp, sp, #24
 4405              		.cfi_def_cfa_offset 32
 4406 0004 00AF     		add	r7, sp, #0
 4407              		.cfi_def_cfa_register 7
 4408 0006 F860     		str	r0, [r7, #12]
 4409 0008 7A60     		str	r2, [r7, #4]
 4410 000a 1A46     		mov	r2, r3
 4411 000c 0B46     		mov	r3, r1
 4412 000e FB72     		strb	r3, [r7, #11]
 4413 0010 1346     		mov	r3, r2	@ movhi
 4414 0012 3B81     		strh	r3, [r7, #8]	@ movhi
2141:Core/Src/stm32f103xx_CMSIS.c ****     /*-------------------  -------------------*/
2142:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 4415              		.loc 2 2142 24
 4416 0014 744A     		ldr	r2, .L236
 4417 0016 3B6A     		ldr	r3, [r7, #32]
 4418 0018 1360     		str	r3, [r2]
2143:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 4419              		.loc 2 2143 11
 4420 001a 36E0     		b	.L216
 4421              	.L221:
2144:Core/Src/stm32f103xx_CMSIS.c ****         //   
2145:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 4422              		.loc 2 2145 13
 4423 001c 724B     		ldr	r3, .L236
 4424 001e 1B68     		ldr	r3, [r3]
 4425              		.loc 2 2145 12
 4426 0020 002B     		cmp	r3, #0
 4427 0022 32D1     		bne	.L216
2146:Core/Src/stm32f103xx_CMSIS.c ****             if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 4428              		.loc 2 2146 18
 4429 0024 714B     		ldr	r3, .L236+4
 4430 0026 9B68     		ldr	r3, [r3, #8]
 4431 0028 03F04003 		and	r3, r3, #64
 4432              		.loc 2 2146 16
 4433 002c 002B     		cmp	r3, #0
 4434 002e 0ED0     		beq	.L217
 4435              		.loc 2 2146 59 discriminator 1
 4436 0030 6E4B     		ldr	r3, .L236+4
 4437 0032 9B68     		ldr	r3, [r3, #8]
 4438 0034 03F08003 		and	r3, r3, #128
 4439              		.loc 2 2146 55 discriminator 1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 143


 4440 0038 002B     		cmp	r3, #0
 4441 003a 08D0     		beq	.L217
2147:Core/Src/stm32f103xx_CMSIS.c ****                 //      ,  BUSY 
2148:Core/Src/stm32f103xx_CMSIS.c ****                 CMSIS_I2C_Reset(I2C);  // 
 4442              		.loc 2 2148 17
 4443 003c F868     		ldr	r0, [r7, #12]
 4444 003e FFF7FEFF 		bl	CMSIS_I2C_Reset
2149:Core/Src/stm32f103xx_CMSIS.c ****                 CMSIS_I2C_Init(I2C);   //  
 4445              		.loc 2 2149 17
 4446 0042 F868     		ldr	r0, [r7, #12]
 4447 0044 FFF7FEFF 		bl	CMSIS_I2C_Init
2150:Core/Src/stm32f103xx_CMSIS.c ****                 Delay_ms(100);
 4448              		.loc 2 2150 17
 4449 0048 6420     		movs	r0, #100
 4450 004a FFF7FEFF 		bl	Delay_ms
 4451              	.L217:
2151:Core/Src/stm32f103xx_CMSIS.c ****             }
2152:Core/Src/stm32f103xx_CMSIS.c **** 
2153:Core/Src/stm32f103xx_CMSIS.c ****             if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 4452              		.loc 2 2153 17
 4453 004e FB68     		ldr	r3, [r7, #12]
 4454 0050 9B69     		ldr	r3, [r3, #24]
 4455 0052 03F00103 		and	r3, r3, #1
 4456              		.loc 2 2153 16
 4457 0056 002B     		cmp	r3, #0
 4458 0058 05D0     		beq	.L218
2154:Core/Src/stm32f103xx_CMSIS.c ****                 //   ,    
2155:Core/Src/stm32f103xx_CMSIS.c ****                 SET_BIT(I2C->CR1, I2C_CR1_STOP);  //   STOP
 4459              		.loc 2 2155 17
 4460 005a FB68     		ldr	r3, [r7, #12]
 4461 005c 1B68     		ldr	r3, [r3]
 4462 005e 43F40072 		orr	r2, r3, #512
 4463 0062 FB68     		ldr	r3, [r7, #12]
 4464 0064 1A60     		str	r2, [r3]
 4465              	.L218:
2156:Core/Src/stm32f103xx_CMSIS.c ****             }
2157:Core/Src/stm32f103xx_CMSIS.c **** 
2158:Core/Src/stm32f103xx_CMSIS.c ****             if (I2C->CR1 != 1) {
 4466              		.loc 2 2158 20
 4467 0066 FB68     		ldr	r3, [r7, #12]
 4468 0068 1B68     		ldr	r3, [r3]
 4469              		.loc 2 2158 16
 4470 006a 012B     		cmp	r3, #1
 4471 006c 0BD0     		beq	.L219
2159:Core/Src/stm32f103xx_CMSIS.c ****                 //   CR1 - ,   I2C
2160:Core/Src/stm32f103xx_CMSIS.c ****                 CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 4472              		.loc 2 2160 17
 4473 006e FB68     		ldr	r3, [r7, #12]
 4474 0070 1B68     		ldr	r3, [r3]
 4475 0072 23F00102 		bic	r2, r3, #1
 4476 0076 FB68     		ldr	r3, [r7, #12]
 4477 0078 1A60     		str	r2, [r3]
2161:Core/Src/stm32f103xx_CMSIS.c ****                 SET_BIT(I2C->CR1, I2C_CR1_PE);
 4478              		.loc 2 2161 17
 4479 007a FB68     		ldr	r3, [r7, #12]
 4480 007c 1B68     		ldr	r3, [r3]
 4481 007e 43F00102 		orr	r2, r3, #1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 144


 4482 0082 FB68     		ldr	r3, [r7, #12]
 4483 0084 1A60     		str	r2, [r3]
 4484              	.L219:
2162:Core/Src/stm32f103xx_CMSIS.c ****             }
2163:Core/Src/stm32f103xx_CMSIS.c **** 
2164:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 4485              		.loc 2 2164 20
 4486 0086 0023     		movs	r3, #0
 4487 0088 A9E0     		b	.L220
 4488              	.L216:
2143:Core/Src/stm32f103xx_CMSIS.c ****         //   
 4489              		.loc 2 2143 12
 4490 008a FB68     		ldr	r3, [r7, #12]
 4491 008c 9B69     		ldr	r3, [r3, #24]
 4492 008e 03F00203 		and	r3, r3, #2
2143:Core/Src/stm32f103xx_CMSIS.c ****         //   
 4493              		.loc 2 2143 11
 4494 0092 002B     		cmp	r3, #0
 4495 0094 C2D1     		bne	.L221
2165:Core/Src/stm32f103xx_CMSIS.c ****         }
2166:Core/Src/stm32f103xx_CMSIS.c ****     }
2167:Core/Src/stm32f103xx_CMSIS.c ****     /*-------------------  -------------------*/
2168:Core/Src/stm32f103xx_CMSIS.c **** 
2169:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_POS);  //  ACK  (N)ACK  
 4496              		.loc 2 2169 5
 4497 0096 FB68     		ldr	r3, [r7, #12]
 4498 0098 1B68     		ldr	r3, [r3]
 4499 009a 23F40062 		bic	r2, r3, #2048
 4500 009e FB68     		ldr	r3, [r7, #12]
 4501 00a0 1A60     		str	r2, [r3]
2170:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(I2C->CR1, I2C_CR1_START);  // .
 4502              		.loc 2 2170 5
 4503 00a2 FB68     		ldr	r3, [r7, #12]
 4504 00a4 1B68     		ldr	r3, [r3]
 4505 00a6 43F48072 		orr	r2, r3, #256
 4506 00aa FB68     		ldr	r3, [r7, #12]
 4507 00ac 1A60     		str	r2, [r3]
2171:Core/Src/stm32f103xx_CMSIS.c **** 
2172:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 4508              		.loc 2 2172 24
 4509 00ae 4E4A     		ldr	r2, .L236
 4510 00b0 3B6A     		ldr	r3, [r7, #32]
 4511 00b2 1360     		str	r3, [r2]
2173:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4512              		.loc 2 2173 11
 4513 00b4 05E0     		b	.L222
 4514              	.L223:
2174:Core/Src/stm32f103xx_CMSIS.c ****         //   ,    Start condition gen
2175:Core/Src/stm32f103xx_CMSIS.c **** 
2176:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 4515              		.loc 2 2176 13
 4516 00b6 4C4B     		ldr	r3, .L236
 4517 00b8 1B68     		ldr	r3, [r3]
 4518              		.loc 2 2176 12
 4519 00ba 002B     		cmp	r3, #0
 4520 00bc 01D1     		bne	.L222
2177:Core/Src/stm32f103xx_CMSIS.c ****             return false;
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 145


 4521              		.loc 2 2177 20
 4522 00be 0023     		movs	r3, #0
 4523 00c0 8DE0     		b	.L220
 4524              	.L222:
2173:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4525              		.loc 2 2173 12
 4526 00c2 FB68     		ldr	r3, [r7, #12]
 4527 00c4 5B69     		ldr	r3, [r3, #20]
 4528 00c6 03F00103 		and	r3, r3, #1
2173:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4529              		.loc 2 2173 11
 4530 00ca 002B     		cmp	r3, #0
 4531 00cc F3D0     		beq	.L223
2178:Core/Src/stm32f103xx_CMSIS.c ****         }
2179:Core/Src/stm32f103xx_CMSIS.c ****     }
2180:Core/Src/stm32f103xx_CMSIS.c ****     // !
2181:Core/Src/stm32f103xx_CMSIS.c ****     /*  I2C_SR1_SB     
2182:Core/Src/stm32f103xx_CMSIS.c ****     I2C->SR1;
 4532              		.loc 2 2182 8
 4533 00ce FB68     		ldr	r3, [r7, #12]
 4534 00d0 5B69     		ldr	r3, [r3, #20]
2183:Core/Src/stm32f103xx_CMSIS.c ****     I2C->DR = (Adress_Device << 1 | 1);  //  +  Read
 4535              		.loc 2 2183 30
 4536 00d2 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 4537 00d4 5B00     		lsls	r3, r3, #1
 4538              		.loc 2 2183 35
 4539 00d6 43F00103 		orr	r3, r3, #1
 4540 00da 1A46     		mov	r2, r3
 4541              		.loc 2 2183 13
 4542 00dc FB68     		ldr	r3, [r7, #12]
 4543 00de 1A61     		str	r2, [r3, #16]
2184:Core/Src/stm32f103xx_CMSIS.c **** 
2185:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 4544              		.loc 2 2185 24
 4545 00e0 414A     		ldr	r2, .L236
 4546 00e2 3B6A     		ldr	r3, [r7, #32]
 4547 00e4 1360     		str	r3, [r2]
2186:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4548              		.loc 2 2186 11
 4549 00e6 05E0     		b	.L224
 4550              	.L226:
2187:Core/Src/stm32f103xx_CMSIS.c ****         // ,   
2188:Core/Src/stm32f103xx_CMSIS.c **** 
2189:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 4551              		.loc 2 2189 13
 4552 00e8 3F4B     		ldr	r3, .L236
 4553 00ea 1B68     		ldr	r3, [r3]
 4554              		.loc 2 2189 12
 4555 00ec 002B     		cmp	r3, #0
 4556 00ee 01D1     		bne	.L224
2190:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 4557              		.loc 2 2190 20
 4558 00f0 0023     		movs	r3, #0
 4559 00f2 74E0     		b	.L220
 4560              	.L224:
2186:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4561              		.loc 2 2186 13
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 146


 4562 00f4 FB68     		ldr	r3, [r7, #12]
 4563 00f6 5B69     		ldr	r3, [r3, #20]
 4564 00f8 03F48063 		and	r3, r3, #1024
2186:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4565              		.loc 2 2186 11
 4566 00fc 002B     		cmp	r3, #0
 4567 00fe 05D1     		bne	.L225
2186:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4568              		.loc 2 2186 54 discriminator 1
 4569 0100 FB68     		ldr	r3, [r7, #12]
 4570 0102 5B69     		ldr	r3, [r3, #20]
 4571 0104 03F00203 		and	r3, r3, #2
2186:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4572              		.loc 2 2186 50 discriminator 1
 4573 0108 002B     		cmp	r3, #0
 4574 010a EDD0     		beq	.L226
 4575              	.L225:
2191:Core/Src/stm32f103xx_CMSIS.c ****         }
2192:Core/Src/stm32f103xx_CMSIS.c ****     }
2193:Core/Src/stm32f103xx_CMSIS.c **** 
2194:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 4576              		.loc 2 2194 9
 4577 010c FB68     		ldr	r3, [r7, #12]
 4578 010e 5B69     		ldr	r3, [r3, #20]
 4579 0110 03F00203 		and	r3, r3, #2
 4580              		.loc 2 2194 8
 4581 0114 002B     		cmp	r3, #0
 4582 0116 55D0     		beq	.L227
2195:Core/Src/stm32f103xx_CMSIS.c ****         //   ,   ADDR
2196:Core/Src/stm32f103xx_CMSIS.c ****         /*  ADDR   SR1,   SR2*/
2197:Core/Src/stm32f103xx_CMSIS.c ****         I2C->SR1;
 4583              		.loc 2 2197 12
 4584 0118 FB68     		ldr	r3, [r7, #12]
 4585 011a 5B69     		ldr	r3, [r3, #20]
2198:Core/Src/stm32f103xx_CMSIS.c ****         I2C->SR2;
 4586              		.loc 2 2198 12
 4587 011c FB68     		ldr	r3, [r7, #12]
 4588 011e 9B69     		ldr	r3, [r3, #24]
 4589              	.LBB3:
2199:Core/Src/stm32f103xx_CMSIS.c **** 
2200:Core/Src/stm32f103xx_CMSIS.c ****         /* */
2201:Core/Src/stm32f103xx_CMSIS.c ****         for (uint16_t i = 0; i < Size_data; i++) {
 4590              		.loc 2 2201 23
 4591 0120 0023     		movs	r3, #0
 4592 0122 FB82     		strh	r3, [r7, #22]	@ movhi
 4593              		.loc 2 2201 9
 4594 0124 48E0     		b	.L228
 4595              	.L235:
2202:Core/Src/stm32f103xx_CMSIS.c ****             if (i < Size_data - 1) {
 4596              		.loc 2 2202 19
 4597 0126 FA8A     		ldrh	r2, [r7, #22]
 4598              		.loc 2 2202 31
 4599 0128 3B89     		ldrh	r3, [r7, #8]
 4600 012a 013B     		subs	r3, r3, #1
 4601              		.loc 2 2202 16
 4602 012c 9A42     		cmp	r2, r3
 4603 012e 1DDA     		bge	.L229
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 147


2203:Core/Src/stm32f103xx_CMSIS.c ****                 SET_BIT(I2C->CR1, I2C_CR1_ACK);  //     
 4604              		.loc 2 2203 17
 4605 0130 FB68     		ldr	r3, [r7, #12]
 4606 0132 1B68     		ldr	r3, [r3]
 4607 0134 43F48062 		orr	r2, r3, #1024
 4608 0138 FB68     		ldr	r3, [r7, #12]
 4609 013a 1A60     		str	r2, [r3]
2204:Core/Src/stm32f103xx_CMSIS.c **** 
2205:Core/Src/stm32f103xx_CMSIS.c ****                 Timeout_counter_ms = Timeout_ms;
 4610              		.loc 2 2205 36
 4611 013c 2A4A     		ldr	r2, .L236
 4612 013e 3B6A     		ldr	r3, [r7, #32]
 4613 0140 1360     		str	r3, [r2]
2206:Core/Src/stm32f103xx_CMSIS.c ****                 while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4614              		.loc 2 2206 23
 4615 0142 05E0     		b	.L230
 4616              	.L231:
2207:Core/Src/stm32f103xx_CMSIS.c ****                     // ,     
2208:Core/Src/stm32f103xx_CMSIS.c ****                     if (!Timeout_counter_ms) {
 4617              		.loc 2 2208 25
 4618 0144 284B     		ldr	r3, .L236
 4619 0146 1B68     		ldr	r3, [r3]
 4620              		.loc 2 2208 24
 4621 0148 002B     		cmp	r3, #0
 4622 014a 01D1     		bne	.L230
2209:Core/Src/stm32f103xx_CMSIS.c ****                         return false;
 4623              		.loc 2 2209 32
 4624 014c 0023     		movs	r3, #0
 4625 014e 46E0     		b	.L220
 4626              	.L230:
2206:Core/Src/stm32f103xx_CMSIS.c ****                 while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4627              		.loc 2 2206 24
 4628 0150 FB68     		ldr	r3, [r7, #12]
 4629 0152 5B69     		ldr	r3, [r3, #20]
 4630 0154 03F04003 		and	r3, r3, #64
2206:Core/Src/stm32f103xx_CMSIS.c ****                 while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4631              		.loc 2 2206 23
 4632 0158 002B     		cmp	r3, #0
 4633 015a F3D0     		beq	.L231
2210:Core/Src/stm32f103xx_CMSIS.c ****                     }
2211:Core/Src/stm32f103xx_CMSIS.c ****                 }
2212:Core/Src/stm32f103xx_CMSIS.c **** 
2213:Core/Src/stm32f103xx_CMSIS.c ****                 *(data + i) = I2C->DR;  //  
 4634              		.loc 2 2213 34
 4635 015c FB68     		ldr	r3, [r7, #12]
 4636 015e 1969     		ldr	r1, [r3, #16]
 4637              		.loc 2 2213 24
 4638 0160 FB8A     		ldrh	r3, [r7, #22]
 4639 0162 7A68     		ldr	r2, [r7, #4]
 4640 0164 1344     		add	r3, r3, r2
 4641              		.loc 2 2213 29
 4642 0166 CAB2     		uxtb	r2, r1
 4643 0168 1A70     		strb	r2, [r3]
 4644 016a 22E0     		b	.L232
 4645              	.L229:
2214:Core/Src/stm32f103xx_CMSIS.c ****             } else {
2215:Core/Src/stm32f103xx_CMSIS.c ****                 CLEAR_BIT(I2C->CR1, I2C_CR1_ACK);  //   ,  
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 148


 4646              		.loc 2 2215 17
 4647 016c FB68     		ldr	r3, [r7, #12]
 4648 016e 1B68     		ldr	r3, [r3]
 4649 0170 23F48062 		bic	r2, r3, #1024
 4650 0174 FB68     		ldr	r3, [r7, #12]
 4651 0176 1A60     		str	r2, [r3]
2216:Core/Src/stm32f103xx_CMSIS.c **** 
2217:Core/Src/stm32f103xx_CMSIS.c ****                 SET_BIT(I2C->CR1, I2C_CR1_STOP);  // 
 4652              		.loc 2 2217 17
 4653 0178 FB68     		ldr	r3, [r7, #12]
 4654 017a 1B68     		ldr	r3, [r3]
 4655 017c 43F40072 		orr	r2, r3, #512
 4656 0180 FB68     		ldr	r3, [r7, #12]
 4657 0182 1A60     		str	r2, [r3]
2218:Core/Src/stm32f103xx_CMSIS.c ****                 Timeout_counter_ms = Timeout_ms;
 4658              		.loc 2 2218 36
 4659 0184 184A     		ldr	r2, .L236
 4660 0186 3B6A     		ldr	r3, [r7, #32]
 4661 0188 1360     		str	r3, [r2]
2219:Core/Src/stm32f103xx_CMSIS.c ****                 while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4662              		.loc 2 2219 23
 4663 018a 05E0     		b	.L233
 4664              	.L234:
2220:Core/Src/stm32f103xx_CMSIS.c ****                     // ,     
2221:Core/Src/stm32f103xx_CMSIS.c ****                     if (!Timeout_counter_ms) {
 4665              		.loc 2 2221 25
 4666 018c 164B     		ldr	r3, .L236
 4667 018e 1B68     		ldr	r3, [r3]
 4668              		.loc 2 2221 24
 4669 0190 002B     		cmp	r3, #0
 4670 0192 01D1     		bne	.L233
2222:Core/Src/stm32f103xx_CMSIS.c ****                         return false;
 4671              		.loc 2 2222 32
 4672 0194 0023     		movs	r3, #0
 4673 0196 22E0     		b	.L220
 4674              	.L233:
2219:Core/Src/stm32f103xx_CMSIS.c ****                 while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4675              		.loc 2 2219 24
 4676 0198 FB68     		ldr	r3, [r7, #12]
 4677 019a 5B69     		ldr	r3, [r3, #20]
 4678 019c 03F04003 		and	r3, r3, #64
2219:Core/Src/stm32f103xx_CMSIS.c ****                 while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4679              		.loc 2 2219 23
 4680 01a0 002B     		cmp	r3, #0
 4681 01a2 F3D0     		beq	.L234
2223:Core/Src/stm32f103xx_CMSIS.c ****                     }
2224:Core/Src/stm32f103xx_CMSIS.c ****                 }
2225:Core/Src/stm32f103xx_CMSIS.c ****                 *(data + i) = I2C->DR;  //  
 4682              		.loc 2 2225 34
 4683 01a4 FB68     		ldr	r3, [r7, #12]
 4684 01a6 1969     		ldr	r1, [r3, #16]
 4685              		.loc 2 2225 24
 4686 01a8 FB8A     		ldrh	r3, [r7, #22]
 4687 01aa 7A68     		ldr	r2, [r7, #4]
 4688 01ac 1344     		add	r3, r3, r2
 4689              		.loc 2 2225 29
 4690 01ae CAB2     		uxtb	r2, r1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 149


 4691 01b0 1A70     		strb	r2, [r3]
 4692              	.L232:
2201:Core/Src/stm32f103xx_CMSIS.c ****             if (i < Size_data - 1) {
 4693              		.loc 2 2201 46 discriminator 2
 4694 01b2 FB8A     		ldrh	r3, [r7, #22]
 4695 01b4 0133     		adds	r3, r3, #1
 4696 01b6 FB82     		strh	r3, [r7, #22]	@ movhi
 4697              	.L228:
2201:Core/Src/stm32f103xx_CMSIS.c ****             if (i < Size_data - 1) {
 4698              		.loc 2 2201 9 discriminator 1
 4699 01b8 FA8A     		ldrh	r2, [r7, #22]
 4700 01ba 3B89     		ldrh	r3, [r7, #8]
 4701 01bc 9A42     		cmp	r2, r3
 4702 01be B2D3     		bcc	.L235
 4703              	.LBE3:
2226:Core/Src/stm32f103xx_CMSIS.c ****             }
2227:Core/Src/stm32f103xx_CMSIS.c ****         }
2228:Core/Src/stm32f103xx_CMSIS.c ****         return true;
 4704              		.loc 2 2228 16
 4705 01c0 0123     		movs	r3, #1
 4706 01c2 0CE0     		b	.L220
 4707              	.L227:
2229:Core/Src/stm32f103xx_CMSIS.c **** 
2230:Core/Src/stm32f103xx_CMSIS.c ****     } else {
2231:Core/Src/stm32f103xx_CMSIS.c ****         //    ,  1  I2C_SR1_A
2232:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(I2C->CR1, I2C_CR1_STOP);  // 
 4708              		.loc 2 2232 9
 4709 01c4 FB68     		ldr	r3, [r7, #12]
 4710 01c6 1B68     		ldr	r3, [r3]
 4711 01c8 43F40072 		orr	r2, r3, #512
 4712 01cc FB68     		ldr	r3, [r7, #12]
 4713 01ce 1A60     		str	r2, [r3]
2233:Core/Src/stm32f103xx_CMSIS.c ****         CLEAR_BIT(I2C->SR1, I2C_SR1_AF);  //   AF
 4714              		.loc 2 2233 9
 4715 01d0 FB68     		ldr	r3, [r7, #12]
 4716 01d2 5B69     		ldr	r3, [r3, #20]
 4717 01d4 23F48062 		bic	r2, r3, #1024
 4718 01d8 FB68     		ldr	r3, [r7, #12]
 4719 01da 5A61     		str	r2, [r3, #20]
2234:Core/Src/stm32f103xx_CMSIS.c ****         return false;
 4720              		.loc 2 2234 16
 4721 01dc 0023     		movs	r3, #0
 4722              	.L220:
2235:Core/Src/stm32f103xx_CMSIS.c ****     }
2236:Core/Src/stm32f103xx_CMSIS.c **** }
 4723              		.loc 2 2236 1
 4724 01de 1846     		mov	r0, r3
 4725 01e0 1837     		adds	r7, r7, #24
 4726              		.cfi_def_cfa_offset 8
 4727 01e2 BD46     		mov	sp, r7
 4728              		.cfi_def_cfa_register 13
 4729              		@ sp needed
 4730 01e4 80BD     		pop	{r7, pc}
 4731              	.L237:
 4732 01e6 00BF     		.align	2
 4733              	.L236:
 4734 01e8 00000000 		.word	Timeout_counter_ms
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 150


 4735 01ec 000C0140 		.word	1073810432
 4736              		.cfi_endproc
 4737              	.LFE103:
 4739              		.section	.text.CMSIS_I2C_MemWrite,"ax",%progbits
 4740              		.align	1
 4741              		.global	CMSIS_I2C_MemWrite
 4742              		.syntax unified
 4743              		.thumb
 4744              		.thumb_func
 4746              	CMSIS_I2C_MemWrite:
 4747              	.LFB104:
2237:Core/Src/stm32f103xx_CMSIS.c **** 
2238:Core/Src/stm32f103xx_CMSIS.c **** /**
2239:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2240:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif       
2241:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
2242:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
2243:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_data -   ,    
2244:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_adress -    . : 1 - 8 
2245:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   
2246:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2247:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2248:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2249:Core/Src/stm32f103xx_CMSIS.c ****  */
2250:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_MemWrite(I2C_TypeDef* I2C, uint8_t Adress_Device, uint16_t Adress_data, uint8_t Size
 4748              		.loc 2 2250 165
 4749              		.cfi_startproc
 4750              		@ args = 12, pretend = 0, frame = 16
 4751              		@ frame_needed = 1, uses_anonymous_args = 0
 4752 0000 80B5     		push	{r7, lr}
 4753              		.cfi_def_cfa_offset 8
 4754              		.cfi_offset 7, -8
 4755              		.cfi_offset 14, -4
 4756 0002 84B0     		sub	sp, sp, #16
 4757              		.cfi_def_cfa_offset 24
 4758 0004 00AF     		add	r7, sp, #0
 4759              		.cfi_def_cfa_register 7
 4760 0006 7860     		str	r0, [r7, #4]
 4761 0008 0846     		mov	r0, r1
 4762 000a 1146     		mov	r1, r2
 4763 000c 1A46     		mov	r2, r3
 4764 000e 0346     		mov	r3, r0
 4765 0010 FB70     		strb	r3, [r7, #3]
 4766 0012 0B46     		mov	r3, r1	@ movhi
 4767 0014 3B80     		strh	r3, [r7]	@ movhi
 4768 0016 1346     		mov	r3, r2
 4769 0018 BB70     		strb	r3, [r7, #2]
2251:Core/Src/stm32f103xx_CMSIS.c ****     /*-------------------  -------------------*/
2252:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 4770              		.loc 2 2252 24
 4771 001a 7D4A     		ldr	r2, .L259
 4772 001c 3B6A     		ldr	r3, [r7, #32]
 4773 001e 1360     		str	r3, [r2]
2253:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 4774              		.loc 2 2253 11
 4775 0020 36E0     		b	.L239
 4776              	.L244:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 151


2254:Core/Src/stm32f103xx_CMSIS.c ****         //   
2255:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 4777              		.loc 2 2255 13
 4778 0022 7B4B     		ldr	r3, .L259
 4779 0024 1B68     		ldr	r3, [r3]
 4780              		.loc 2 2255 12
 4781 0026 002B     		cmp	r3, #0
 4782 0028 32D1     		bne	.L239
2256:Core/Src/stm32f103xx_CMSIS.c ****             if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 4783              		.loc 2 2256 18
 4784 002a 7A4B     		ldr	r3, .L259+4
 4785 002c 9B68     		ldr	r3, [r3, #8]
 4786 002e 03F04003 		and	r3, r3, #64
 4787              		.loc 2 2256 16
 4788 0032 002B     		cmp	r3, #0
 4789 0034 0ED0     		beq	.L240
 4790              		.loc 2 2256 59 discriminator 1
 4791 0036 774B     		ldr	r3, .L259+4
 4792 0038 9B68     		ldr	r3, [r3, #8]
 4793 003a 03F08003 		and	r3, r3, #128
 4794              		.loc 2 2256 55 discriminator 1
 4795 003e 002B     		cmp	r3, #0
 4796 0040 08D0     		beq	.L240
2257:Core/Src/stm32f103xx_CMSIS.c ****                 //      ,  BUSY 
2258:Core/Src/stm32f103xx_CMSIS.c ****                 CMSIS_I2C_Reset(I2C);  // 
 4797              		.loc 2 2258 17
 4798 0042 7868     		ldr	r0, [r7, #4]
 4799 0044 FFF7FEFF 		bl	CMSIS_I2C_Reset
2259:Core/Src/stm32f103xx_CMSIS.c ****                 CMSIS_I2C_Init(I2C);   //  
 4800              		.loc 2 2259 17
 4801 0048 7868     		ldr	r0, [r7, #4]
 4802 004a FFF7FEFF 		bl	CMSIS_I2C_Init
2260:Core/Src/stm32f103xx_CMSIS.c ****                 Delay_ms(100);
 4803              		.loc 2 2260 17
 4804 004e 6420     		movs	r0, #100
 4805 0050 FFF7FEFF 		bl	Delay_ms
 4806              	.L240:
2261:Core/Src/stm32f103xx_CMSIS.c ****             }
2262:Core/Src/stm32f103xx_CMSIS.c **** 
2263:Core/Src/stm32f103xx_CMSIS.c ****             if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 4807              		.loc 2 2263 17
 4808 0054 7B68     		ldr	r3, [r7, #4]
 4809 0056 9B69     		ldr	r3, [r3, #24]
 4810 0058 03F00103 		and	r3, r3, #1
 4811              		.loc 2 2263 16
 4812 005c 002B     		cmp	r3, #0
 4813 005e 05D0     		beq	.L241
2264:Core/Src/stm32f103xx_CMSIS.c ****                 //   ,    
2265:Core/Src/stm32f103xx_CMSIS.c ****                 SET_BIT(I2C->CR1, I2C_CR1_STOP);  //   STOP
 4814              		.loc 2 2265 17
 4815 0060 7B68     		ldr	r3, [r7, #4]
 4816 0062 1B68     		ldr	r3, [r3]
 4817 0064 43F40072 		orr	r2, r3, #512
 4818 0068 7B68     		ldr	r3, [r7, #4]
 4819 006a 1A60     		str	r2, [r3]
 4820              	.L241:
2266:Core/Src/stm32f103xx_CMSIS.c ****             }
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 152


2267:Core/Src/stm32f103xx_CMSIS.c **** 
2268:Core/Src/stm32f103xx_CMSIS.c ****             if (I2C->CR1 != 1) {
 4821              		.loc 2 2268 20
 4822 006c 7B68     		ldr	r3, [r7, #4]
 4823 006e 1B68     		ldr	r3, [r3]
 4824              		.loc 2 2268 16
 4825 0070 012B     		cmp	r3, #1
 4826 0072 0BD0     		beq	.L242
2269:Core/Src/stm32f103xx_CMSIS.c ****                 //   CR1 - ,   I2C
2270:Core/Src/stm32f103xx_CMSIS.c ****                 CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 4827              		.loc 2 2270 17
 4828 0074 7B68     		ldr	r3, [r7, #4]
 4829 0076 1B68     		ldr	r3, [r3]
 4830 0078 23F00102 		bic	r2, r3, #1
 4831 007c 7B68     		ldr	r3, [r7, #4]
 4832 007e 1A60     		str	r2, [r3]
2271:Core/Src/stm32f103xx_CMSIS.c ****                 SET_BIT(I2C->CR1, I2C_CR1_PE);
 4833              		.loc 2 2271 17
 4834 0080 7B68     		ldr	r3, [r7, #4]
 4835 0082 1B68     		ldr	r3, [r3]
 4836 0084 43F00102 		orr	r2, r3, #1
 4837 0088 7B68     		ldr	r3, [r7, #4]
 4838 008a 1A60     		str	r2, [r3]
 4839              	.L242:
2272:Core/Src/stm32f103xx_CMSIS.c ****             }
2273:Core/Src/stm32f103xx_CMSIS.c **** 
2274:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 4840              		.loc 2 2274 20
 4841 008c 0023     		movs	r3, #0
 4842 008e BAE0     		b	.L243
 4843              	.L239:
2253:Core/Src/stm32f103xx_CMSIS.c ****         //   
 4844              		.loc 2 2253 12
 4845 0090 7B68     		ldr	r3, [r7, #4]
 4846 0092 9B69     		ldr	r3, [r3, #24]
 4847 0094 03F00203 		and	r3, r3, #2
2253:Core/Src/stm32f103xx_CMSIS.c ****         //   
 4848              		.loc 2 2253 11
 4849 0098 002B     		cmp	r3, #0
 4850 009a C2D1     		bne	.L244
2275:Core/Src/stm32f103xx_CMSIS.c ****         }
2276:Core/Src/stm32f103xx_CMSIS.c ****     }
2277:Core/Src/stm32f103xx_CMSIS.c ****     /*-------------------  -------------------*/
2278:Core/Src/stm32f103xx_CMSIS.c **** 
2279:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_POS);  //  ACK  (N)ACK  
 4851              		.loc 2 2279 5
 4852 009c 7B68     		ldr	r3, [r7, #4]
 4853 009e 1B68     		ldr	r3, [r3]
 4854 00a0 23F40062 		bic	r2, r3, #2048
 4855 00a4 7B68     		ldr	r3, [r7, #4]
 4856 00a6 1A60     		str	r2, [r3]
2280:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(I2C->CR1, I2C_CR1_START);  // .
 4857              		.loc 2 2280 5
 4858 00a8 7B68     		ldr	r3, [r7, #4]
 4859 00aa 1B68     		ldr	r3, [r3]
 4860 00ac 43F48072 		orr	r2, r3, #256
 4861 00b0 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 153


 4862 00b2 1A60     		str	r2, [r3]
2281:Core/Src/stm32f103xx_CMSIS.c **** 
2282:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 4863              		.loc 2 2282 24
 4864 00b4 564A     		ldr	r2, .L259
 4865 00b6 3B6A     		ldr	r3, [r7, #32]
 4866 00b8 1360     		str	r3, [r2]
2283:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4867              		.loc 2 2283 11
 4868 00ba 05E0     		b	.L245
 4869              	.L246:
2284:Core/Src/stm32f103xx_CMSIS.c ****         //   ,    Start condition gen
2285:Core/Src/stm32f103xx_CMSIS.c **** 
2286:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 4870              		.loc 2 2286 13
 4871 00bc 544B     		ldr	r3, .L259
 4872 00be 1B68     		ldr	r3, [r3]
 4873              		.loc 2 2286 12
 4874 00c0 002B     		cmp	r3, #0
 4875 00c2 01D1     		bne	.L245
2287:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 4876              		.loc 2 2287 20
 4877 00c4 0023     		movs	r3, #0
 4878 00c6 9EE0     		b	.L243
 4879              	.L245:
2283:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4880              		.loc 2 2283 12
 4881 00c8 7B68     		ldr	r3, [r7, #4]
 4882 00ca 5B69     		ldr	r3, [r3, #20]
 4883 00cc 03F00103 		and	r3, r3, #1
2283:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4884              		.loc 2 2283 11
 4885 00d0 002B     		cmp	r3, #0
 4886 00d2 F3D0     		beq	.L246
2288:Core/Src/stm32f103xx_CMSIS.c ****         }
2289:Core/Src/stm32f103xx_CMSIS.c ****     }
2290:Core/Src/stm32f103xx_CMSIS.c ****     // !
2291:Core/Src/stm32f103xx_CMSIS.c ****     /*  I2C_SR1_SB     
2292:Core/Src/stm32f103xx_CMSIS.c ****     I2C->SR1;
 4887              		.loc 2 2292 8
 4888 00d4 7B68     		ldr	r3, [r7, #4]
 4889 00d6 5B69     		ldr	r3, [r3, #20]
2293:Core/Src/stm32f103xx_CMSIS.c ****     I2C->DR = (Adress_Device << 1);  //  + Write
 4890              		.loc 2 2293 30
 4891 00d8 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 4892 00da 5B00     		lsls	r3, r3, #1
 4893 00dc 1A46     		mov	r2, r3
 4894              		.loc 2 2293 13
 4895 00de 7B68     		ldr	r3, [r7, #4]
 4896 00e0 1A61     		str	r2, [r3, #16]
2294:Core/Src/stm32f103xx_CMSIS.c **** 
2295:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 4897              		.loc 2 2295 24
 4898 00e2 4B4A     		ldr	r2, .L259
 4899 00e4 3B6A     		ldr	r3, [r7, #32]
 4900 00e6 1360     		str	r3, [r2]
2296:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 154


 4901              		.loc 2 2296 11
 4902 00e8 05E0     		b	.L247
 4903              	.L249:
2297:Core/Src/stm32f103xx_CMSIS.c ****         // ,   
2298:Core/Src/stm32f103xx_CMSIS.c **** 
2299:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 4904              		.loc 2 2299 13
 4905 00ea 494B     		ldr	r3, .L259
 4906 00ec 1B68     		ldr	r3, [r3]
 4907              		.loc 2 2299 12
 4908 00ee 002B     		cmp	r3, #0
 4909 00f0 01D1     		bne	.L247
2300:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 4910              		.loc 2 2300 20
 4911 00f2 0023     		movs	r3, #0
 4912 00f4 87E0     		b	.L243
 4913              	.L247:
2296:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4914              		.loc 2 2296 13
 4915 00f6 7B68     		ldr	r3, [r7, #4]
 4916 00f8 5B69     		ldr	r3, [r3, #20]
 4917 00fa 03F48063 		and	r3, r3, #1024
2296:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4918              		.loc 2 2296 11
 4919 00fe 002B     		cmp	r3, #0
 4920 0100 05D1     		bne	.L248
2296:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4921              		.loc 2 2296 54 discriminator 1
 4922 0102 7B68     		ldr	r3, [r7, #4]
 4923 0104 5B69     		ldr	r3, [r3, #20]
 4924 0106 03F00203 		and	r3, r3, #2
2296:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4925              		.loc 2 2296 50 discriminator 1
 4926 010a 002B     		cmp	r3, #0
 4927 010c EDD0     		beq	.L249
 4928              	.L248:
2301:Core/Src/stm32f103xx_CMSIS.c ****         }
2302:Core/Src/stm32f103xx_CMSIS.c ****     }
2303:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 4929              		.loc 2 2303 9
 4930 010e 7B68     		ldr	r3, [r7, #4]
 4931 0110 5B69     		ldr	r3, [r3, #20]
 4932 0112 03F00203 		and	r3, r3, #2
 4933              		.loc 2 2303 8
 4934 0116 002B     		cmp	r3, #0
 4935 0118 68D0     		beq	.L250
2304:Core/Src/stm32f103xx_CMSIS.c ****         //   ,   ADDR
2305:Core/Src/stm32f103xx_CMSIS.c ****         /*  ADDR   SR1,   SR2*/
2306:Core/Src/stm32f103xx_CMSIS.c ****         I2C->SR1;
 4936              		.loc 2 2306 12
 4937 011a 7B68     		ldr	r3, [r7, #4]
 4938 011c 5B69     		ldr	r3, [r3, #20]
2307:Core/Src/stm32f103xx_CMSIS.c ****         I2C->SR2;
 4939              		.loc 2 2307 12
 4940 011e 7B68     		ldr	r3, [r7, #4]
 4941 0120 9B69     		ldr	r3, [r3, #24]
 4942              	.LBB4:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 155


2308:Core/Src/stm32f103xx_CMSIS.c **** 
2309:Core/Src/stm32f103xx_CMSIS.c ****         /*  */
2310:Core/Src/stm32f103xx_CMSIS.c ****         for (uint16_t i = 0; i < Size_adress; i++) {
 4943              		.loc 2 2310 23
 4944 0122 0023     		movs	r3, #0
 4945 0124 FB81     		strh	r3, [r7, #14]	@ movhi
 4946              		.loc 2 2310 9
 4947 0126 28E0     		b	.L251
 4948              	.L254:
2311:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i));  //  
 4949              		.loc 2 2311 63
 4950 0128 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 4951 012a 5A1E     		subs	r2, r3, #1
 4952              		.loc 2 2311 67
 4953 012c FB89     		ldrh	r3, [r7, #14]
 4954 012e D31A     		subs	r3, r2, r3
 4955 0130 1A46     		mov	r2, r3
 4956              		.loc 2 2311 48
 4957 0132 3B46     		mov	r3, r7
 4958 0134 1344     		add	r3, r3, r2
 4959              		.loc 2 2311 23
 4960 0136 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4961 0138 1A46     		mov	r2, r3
 4962              		.loc 2 2311 21
 4963 013a 7B68     		ldr	r3, [r7, #4]
 4964 013c 1A61     		str	r2, [r3, #16]
2312:Core/Src/stm32f103xx_CMSIS.c ****             while (READ_BIT(I2C->SR1, I2C_SR1_TXE) == 0) {
 4965              		.loc 2 2312 19
 4966 013e 13E0     		b	.L252
 4967              	.L253:
2313:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
2314:Core/Src/stm32f103xx_CMSIS.c **** 
2315:Core/Src/stm32f103xx_CMSIS.c ****                 if ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 1)) {
 4968              		.loc 2 2315 22
 4969 0140 7B68     		ldr	r3, [r7, #4]
 4970 0142 5B69     		ldr	r3, [r3, #20]
 4971 0144 03F48063 		and	r3, r3, #1024
 4972              		.loc 2 2315 20
 4973 0148 012B     		cmp	r3, #1
 4974 014a 0DD1     		bne	.L252
2316:Core/Src/stm32f103xx_CMSIS.c ****                     //    ,  1 
2317:Core/Src/stm32f103xx_CMSIS.c ****                     SET_BIT(I2C->CR1, I2C_CR1_STOP);  // 
 4975              		.loc 2 2317 21
 4976 014c 7B68     		ldr	r3, [r7, #4]
 4977 014e 1B68     		ldr	r3, [r3]
 4978 0150 43F40072 		orr	r2, r3, #512
 4979 0154 7B68     		ldr	r3, [r7, #4]
 4980 0156 1A60     		str	r2, [r3]
2318:Core/Src/stm32f103xx_CMSIS.c ****                     CLEAR_BIT(I2C->SR1, I2C_SR1_AF);  //   AF
 4981              		.loc 2 2318 21
 4982 0158 7B68     		ldr	r3, [r7, #4]
 4983 015a 5B69     		ldr	r3, [r3, #20]
 4984 015c 23F48062 		bic	r2, r3, #1024
 4985 0160 7B68     		ldr	r3, [r7, #4]
 4986 0162 5A61     		str	r2, [r3, #20]
2319:Core/Src/stm32f103xx_CMSIS.c ****                     return false;
 4987              		.loc 2 2319 28
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 156


 4988 0164 0023     		movs	r3, #0
 4989 0166 4EE0     		b	.L243
 4990              	.L252:
2312:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
 4991              		.loc 2 2312 20
 4992 0168 7B68     		ldr	r3, [r7, #4]
 4993 016a 5B69     		ldr	r3, [r3, #20]
 4994 016c 03F08003 		and	r3, r3, #128
2312:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
 4995              		.loc 2 2312 19
 4996 0170 002B     		cmp	r3, #0
 4997 0172 E5D0     		beq	.L253
2310:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i));  //  
 4998              		.loc 2 2310 48 discriminator 2
 4999 0174 FB89     		ldrh	r3, [r7, #14]
 5000 0176 0133     		adds	r3, r3, #1
 5001 0178 FB81     		strh	r3, [r7, #14]	@ movhi
 5002              	.L251:
2310:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i));  //  
 5003              		.loc 2 2310 32 discriminator 1
 5004 017a BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 5005 017c 9BB2     		uxth	r3, r3
2310:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i));  //  
 5006              		.loc 2 2310 9 discriminator 1
 5007 017e FA89     		ldrh	r2, [r7, #14]
 5008 0180 9A42     		cmp	r2, r3
 5009 0182 D1D3     		bcc	.L254
 5010              	.LBE4:
 5011              	.LBB5:
2320:Core/Src/stm32f103xx_CMSIS.c ****                 }
2321:Core/Src/stm32f103xx_CMSIS.c ****             }
2322:Core/Src/stm32f103xx_CMSIS.c ****         }
2323:Core/Src/stm32f103xx_CMSIS.c **** 
2324:Core/Src/stm32f103xx_CMSIS.c ****         /*     , 
2325:Core/Src/stm32f103xx_CMSIS.c ****         for (uint16_t i = 0; i < Size_data; i++) {
 5012              		.loc 2 2325 23
 5013 0184 0023     		movs	r3, #0
 5014 0186 BB81     		strh	r3, [r7, #12]	@ movhi
 5015              		.loc 2 2325 9
 5016 0188 24E0     		b	.L255
 5017              	.L258:
2326:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *(data + i);  //  
 5018              		.loc 2 2326 30
 5019 018a BB89     		ldrh	r3, [r7, #12]
 5020 018c BA69     		ldr	r2, [r7, #24]
 5021 018e 1344     		add	r3, r3, r2
 5022              		.loc 2 2326 23
 5023 0190 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5024 0192 1A46     		mov	r2, r3
 5025              		.loc 2 2326 21
 5026 0194 7B68     		ldr	r3, [r7, #4]
 5027 0196 1A61     		str	r2, [r3, #16]
2327:Core/Src/stm32f103xx_CMSIS.c ****             while (READ_BIT(I2C->SR1, I2C_SR1_TXE) == 0) {
 5028              		.loc 2 2327 19
 5029 0198 13E0     		b	.L256
 5030              	.L257:
2328:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 157


2329:Core/Src/stm32f103xx_CMSIS.c **** 
2330:Core/Src/stm32f103xx_CMSIS.c ****                 if ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 1)) {
 5031              		.loc 2 2330 22
 5032 019a 7B68     		ldr	r3, [r7, #4]
 5033 019c 5B69     		ldr	r3, [r3, #20]
 5034 019e 03F48063 		and	r3, r3, #1024
 5035              		.loc 2 2330 20
 5036 01a2 012B     		cmp	r3, #1
 5037 01a4 0DD1     		bne	.L256
2331:Core/Src/stm32f103xx_CMSIS.c ****                     //    ,  1 
2332:Core/Src/stm32f103xx_CMSIS.c ****                     SET_BIT(I2C->CR1, I2C_CR1_STOP);  // 
 5038              		.loc 2 2332 21
 5039 01a6 7B68     		ldr	r3, [r7, #4]
 5040 01a8 1B68     		ldr	r3, [r3]
 5041 01aa 43F40072 		orr	r2, r3, #512
 5042 01ae 7B68     		ldr	r3, [r7, #4]
 5043 01b0 1A60     		str	r2, [r3]
2333:Core/Src/stm32f103xx_CMSIS.c ****                     CLEAR_BIT(I2C->SR1, I2C_SR1_AF);  //   AF
 5044              		.loc 2 2333 21
 5045 01b2 7B68     		ldr	r3, [r7, #4]
 5046 01b4 5B69     		ldr	r3, [r3, #20]
 5047 01b6 23F48062 		bic	r2, r3, #1024
 5048 01ba 7B68     		ldr	r3, [r7, #4]
 5049 01bc 5A61     		str	r2, [r3, #20]
2334:Core/Src/stm32f103xx_CMSIS.c ****                     return false;
 5050              		.loc 2 2334 28
 5051 01be 0023     		movs	r3, #0
 5052 01c0 21E0     		b	.L243
 5053              	.L256:
2327:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
 5054              		.loc 2 2327 20
 5055 01c2 7B68     		ldr	r3, [r7, #4]
 5056 01c4 5B69     		ldr	r3, [r3, #20]
 5057 01c6 03F08003 		and	r3, r3, #128
2327:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
 5058              		.loc 2 2327 19
 5059 01ca 002B     		cmp	r3, #0
 5060 01cc E5D0     		beq	.L257
2325:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *(data + i);  //  
 5061              		.loc 2 2325 46 discriminator 2
 5062 01ce BB89     		ldrh	r3, [r7, #12]
 5063 01d0 0133     		adds	r3, r3, #1
 5064 01d2 BB81     		strh	r3, [r7, #12]	@ movhi
 5065              	.L255:
2325:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *(data + i);  //  
 5066              		.loc 2 2325 9 discriminator 1
 5067 01d4 BA89     		ldrh	r2, [r7, #12]
 5068 01d6 BB8B     		ldrh	r3, [r7, #28]
 5069 01d8 9A42     		cmp	r2, r3
 5070 01da D6D3     		bcc	.L258
 5071              	.LBE5:
2335:Core/Src/stm32f103xx_CMSIS.c ****                 }
2336:Core/Src/stm32f103xx_CMSIS.c ****             }
2337:Core/Src/stm32f103xx_CMSIS.c ****         }
2338:Core/Src/stm32f103xx_CMSIS.c **** 
2339:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(I2C->CR1, I2C_CR1_STOP);  // 
 5072              		.loc 2 2339 9
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 158


 5073 01dc 7B68     		ldr	r3, [r7, #4]
 5074 01de 1B68     		ldr	r3, [r3]
 5075 01e0 43F40072 		orr	r2, r3, #512
 5076 01e4 7B68     		ldr	r3, [r7, #4]
 5077 01e6 1A60     		str	r2, [r3]
2340:Core/Src/stm32f103xx_CMSIS.c **** 
2341:Core/Src/stm32f103xx_CMSIS.c ****         return true;
 5078              		.loc 2 2341 16
 5079 01e8 0123     		movs	r3, #1
 5080 01ea 0CE0     		b	.L243
 5081              	.L250:
2342:Core/Src/stm32f103xx_CMSIS.c **** 
2343:Core/Src/stm32f103xx_CMSIS.c ****     } else {
2344:Core/Src/stm32f103xx_CMSIS.c ****         //    ,  1  I2C_SR1_A
2345:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(I2C->CR1, I2C_CR1_STOP);  // 
 5082              		.loc 2 2345 9
 5083 01ec 7B68     		ldr	r3, [r7, #4]
 5084 01ee 1B68     		ldr	r3, [r3]
 5085 01f0 43F40072 		orr	r2, r3, #512
 5086 01f4 7B68     		ldr	r3, [r7, #4]
 5087 01f6 1A60     		str	r2, [r3]
2346:Core/Src/stm32f103xx_CMSIS.c ****         CLEAR_BIT(I2C->SR1, I2C_SR1_AF);  //   AF
 5088              		.loc 2 2346 9
 5089 01f8 7B68     		ldr	r3, [r7, #4]
 5090 01fa 5B69     		ldr	r3, [r3, #20]
 5091 01fc 23F48062 		bic	r2, r3, #1024
 5092 0200 7B68     		ldr	r3, [r7, #4]
 5093 0202 5A61     		str	r2, [r3, #20]
2347:Core/Src/stm32f103xx_CMSIS.c **** 
2348:Core/Src/stm32f103xx_CMSIS.c ****         return false;
 5094              		.loc 2 2348 16
 5095 0204 0023     		movs	r3, #0
 5096              	.L243:
2349:Core/Src/stm32f103xx_CMSIS.c ****     }
2350:Core/Src/stm32f103xx_CMSIS.c **** }
 5097              		.loc 2 2350 1
 5098 0206 1846     		mov	r0, r3
 5099 0208 1037     		adds	r7, r7, #16
 5100              		.cfi_def_cfa_offset 8
 5101 020a BD46     		mov	sp, r7
 5102              		.cfi_def_cfa_register 13
 5103              		@ sp needed
 5104 020c 80BD     		pop	{r7, pc}
 5105              	.L260:
 5106 020e 00BF     		.align	2
 5107              	.L259:
 5108 0210 00000000 		.word	Timeout_counter_ms
 5109 0214 000C0140 		.word	1073810432
 5110              		.cfi_endproc
 5111              	.LFE104:
 5113              		.section	.text.CMSIS_I2C_MemRead,"ax",%progbits
 5114              		.align	1
 5115              		.global	CMSIS_I2C_MemRead
 5116              		.syntax unified
 5117              		.thumb
 5118              		.thumb_func
 5120              	CMSIS_I2C_MemRead:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 159


 5121              	.LFB105:
2351:Core/Src/stm32f103xx_CMSIS.c **** 
2352:Core/Src/stm32f103xx_CMSIS.c **** /**
2353:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2354:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif       
2355:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
2356:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
2357:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_data -   ,    
2358:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_adress -    . : 1 - 8 
2359:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,     
2360:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2361:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False -
2362:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2363:Core/Src/stm32f103xx_CMSIS.c ****  */
2364:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_MemRead(I2C_TypeDef* I2C, uint8_t Adress_Device, uint16_t Adress_data, uint8_t Size_
 5122              		.loc 2 2364 164
 5123              		.cfi_startproc
 5124              		@ args = 12, pretend = 0, frame = 16
 5125              		@ frame_needed = 1, uses_anonymous_args = 0
 5126 0000 80B5     		push	{r7, lr}
 5127              		.cfi_def_cfa_offset 8
 5128              		.cfi_offset 7, -8
 5129              		.cfi_offset 14, -4
 5130 0002 84B0     		sub	sp, sp, #16
 5131              		.cfi_def_cfa_offset 24
 5132 0004 00AF     		add	r7, sp, #0
 5133              		.cfi_def_cfa_register 7
 5134 0006 7860     		str	r0, [r7, #4]
 5135 0008 0846     		mov	r0, r1
 5136 000a 1146     		mov	r1, r2
 5137 000c 1A46     		mov	r2, r3
 5138 000e 0346     		mov	r3, r0
 5139 0010 FB70     		strb	r3, [r7, #3]
 5140 0012 0B46     		mov	r3, r1	@ movhi
 5141 0014 3B80     		strh	r3, [r7]	@ movhi
 5142 0016 1346     		mov	r3, r2
 5143 0018 BB70     		strb	r3, [r7, #2]
2365:Core/Src/stm32f103xx_CMSIS.c ****     /*-------------------  -------------------*/
2366:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 5144              		.loc 2 2366 24
 5145 001a 894A     		ldr	r2, .L290
 5146 001c 3B6A     		ldr	r3, [r7, #32]
 5147 001e 1360     		str	r3, [r2]
2367:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 5148              		.loc 2 2367 11
 5149 0020 36E0     		b	.L262
 5150              	.L267:
2368:Core/Src/stm32f103xx_CMSIS.c ****         //   
2369:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 5151              		.loc 2 2369 13
 5152 0022 874B     		ldr	r3, .L290
 5153 0024 1B68     		ldr	r3, [r3]
 5154              		.loc 2 2369 12
 5155 0026 002B     		cmp	r3, #0
 5156 0028 32D1     		bne	.L262
2370:Core/Src/stm32f103xx_CMSIS.c ****             if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 5157              		.loc 2 2370 18
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 160


 5158 002a 864B     		ldr	r3, .L290+4
 5159 002c 9B68     		ldr	r3, [r3, #8]
 5160 002e 03F04003 		and	r3, r3, #64
 5161              		.loc 2 2370 16
 5162 0032 002B     		cmp	r3, #0
 5163 0034 0ED0     		beq	.L263
 5164              		.loc 2 2370 59 discriminator 1
 5165 0036 834B     		ldr	r3, .L290+4
 5166 0038 9B68     		ldr	r3, [r3, #8]
 5167 003a 03F08003 		and	r3, r3, #128
 5168              		.loc 2 2370 55 discriminator 1
 5169 003e 002B     		cmp	r3, #0
 5170 0040 08D0     		beq	.L263
2371:Core/Src/stm32f103xx_CMSIS.c ****                 //      ,  BUSY 
2372:Core/Src/stm32f103xx_CMSIS.c ****                 CMSIS_I2C_Reset(I2C);  // 
 5171              		.loc 2 2372 17
 5172 0042 7868     		ldr	r0, [r7, #4]
 5173 0044 FFF7FEFF 		bl	CMSIS_I2C_Reset
2373:Core/Src/stm32f103xx_CMSIS.c ****                 CMSIS_I2C_Init(I2C);   //  
 5174              		.loc 2 2373 17
 5175 0048 7868     		ldr	r0, [r7, #4]
 5176 004a FFF7FEFF 		bl	CMSIS_I2C_Init
2374:Core/Src/stm32f103xx_CMSIS.c ****                 Delay_ms(100);
 5177              		.loc 2 2374 17
 5178 004e 6420     		movs	r0, #100
 5179 0050 FFF7FEFF 		bl	Delay_ms
 5180              	.L263:
2375:Core/Src/stm32f103xx_CMSIS.c ****             }
2376:Core/Src/stm32f103xx_CMSIS.c **** 
2377:Core/Src/stm32f103xx_CMSIS.c ****             if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 5181              		.loc 2 2377 17
 5182 0054 7B68     		ldr	r3, [r7, #4]
 5183 0056 9B69     		ldr	r3, [r3, #24]
 5184 0058 03F00103 		and	r3, r3, #1
 5185              		.loc 2 2377 16
 5186 005c 002B     		cmp	r3, #0
 5187 005e 05D0     		beq	.L264
2378:Core/Src/stm32f103xx_CMSIS.c ****                 //   ,    
2379:Core/Src/stm32f103xx_CMSIS.c ****                 SET_BIT(I2C->CR1, I2C_CR1_STOP);  //   STOP
 5188              		.loc 2 2379 17
 5189 0060 7B68     		ldr	r3, [r7, #4]
 5190 0062 1B68     		ldr	r3, [r3]
 5191 0064 43F40072 		orr	r2, r3, #512
 5192 0068 7B68     		ldr	r3, [r7, #4]
 5193 006a 1A60     		str	r2, [r3]
 5194              	.L264:
2380:Core/Src/stm32f103xx_CMSIS.c ****             }
2381:Core/Src/stm32f103xx_CMSIS.c **** 
2382:Core/Src/stm32f103xx_CMSIS.c ****             if (I2C->CR1 != 1) {
 5195              		.loc 2 2382 20
 5196 006c 7B68     		ldr	r3, [r7, #4]
 5197 006e 1B68     		ldr	r3, [r3]
 5198              		.loc 2 2382 16
 5199 0070 012B     		cmp	r3, #1
 5200 0072 0BD0     		beq	.L265
2383:Core/Src/stm32f103xx_CMSIS.c ****                 //   CR1 - ,   I2C
2384:Core/Src/stm32f103xx_CMSIS.c ****                 CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 161


 5201              		.loc 2 2384 17
 5202 0074 7B68     		ldr	r3, [r7, #4]
 5203 0076 1B68     		ldr	r3, [r3]
 5204 0078 23F00102 		bic	r2, r3, #1
 5205 007c 7B68     		ldr	r3, [r7, #4]
 5206 007e 1A60     		str	r2, [r3]
2385:Core/Src/stm32f103xx_CMSIS.c ****                 SET_BIT(I2C->CR1, I2C_CR1_PE);
 5207              		.loc 2 2385 17
 5208 0080 7B68     		ldr	r3, [r7, #4]
 5209 0082 1B68     		ldr	r3, [r3]
 5210 0084 43F00102 		orr	r2, r3, #1
 5211 0088 7B68     		ldr	r3, [r7, #4]
 5212 008a 1A60     		str	r2, [r3]
 5213              	.L265:
2386:Core/Src/stm32f103xx_CMSIS.c ****             }
2387:Core/Src/stm32f103xx_CMSIS.c **** 
2388:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 5214              		.loc 2 2388 20
 5215 008c 0023     		movs	r3, #0
 5216 008e 19E1     		b	.L266
 5217              	.L262:
2367:Core/Src/stm32f103xx_CMSIS.c ****         //   
 5218              		.loc 2 2367 12
 5219 0090 7B68     		ldr	r3, [r7, #4]
 5220 0092 9B69     		ldr	r3, [r3, #24]
 5221 0094 03F00203 		and	r3, r3, #2
2367:Core/Src/stm32f103xx_CMSIS.c ****         //   
 5222              		.loc 2 2367 11
 5223 0098 002B     		cmp	r3, #0
 5224 009a C2D1     		bne	.L267
2389:Core/Src/stm32f103xx_CMSIS.c ****         }
2390:Core/Src/stm32f103xx_CMSIS.c ****     }
2391:Core/Src/stm32f103xx_CMSIS.c ****     /*-------------------  -------------------*/
2392:Core/Src/stm32f103xx_CMSIS.c **** 
2393:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(I2C->CR1, I2C_CR1_POS);  //  ACK  (N)ACK  
 5225              		.loc 2 2393 5
 5226 009c 7B68     		ldr	r3, [r7, #4]
 5227 009e 1B68     		ldr	r3, [r3]
 5228 00a0 23F40062 		bic	r2, r3, #2048
 5229 00a4 7B68     		ldr	r3, [r7, #4]
 5230 00a6 1A60     		str	r2, [r3]
2394:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(I2C->CR1, I2C_CR1_START);  // .
 5231              		.loc 2 2394 5
 5232 00a8 7B68     		ldr	r3, [r7, #4]
 5233 00aa 1B68     		ldr	r3, [r3]
 5234 00ac 43F48072 		orr	r2, r3, #256
 5235 00b0 7B68     		ldr	r3, [r7, #4]
 5236 00b2 1A60     		str	r2, [r3]
2395:Core/Src/stm32f103xx_CMSIS.c **** 
2396:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 5237              		.loc 2 2396 24
 5238 00b4 624A     		ldr	r2, .L290
 5239 00b6 3B6A     		ldr	r3, [r7, #32]
 5240 00b8 1360     		str	r3, [r2]
2397:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5241              		.loc 2 2397 11
 5242 00ba 05E0     		b	.L268
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 162


 5243              	.L269:
2398:Core/Src/stm32f103xx_CMSIS.c ****         //   ,    Start condition gen
2399:Core/Src/stm32f103xx_CMSIS.c **** 
2400:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 5244              		.loc 2 2400 13
 5245 00bc 604B     		ldr	r3, .L290
 5246 00be 1B68     		ldr	r3, [r3]
 5247              		.loc 2 2400 12
 5248 00c0 002B     		cmp	r3, #0
 5249 00c2 01D1     		bne	.L268
2401:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 5250              		.loc 2 2401 20
 5251 00c4 0023     		movs	r3, #0
 5252 00c6 FDE0     		b	.L266
 5253              	.L268:
2397:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5254              		.loc 2 2397 12
 5255 00c8 7B68     		ldr	r3, [r7, #4]
 5256 00ca 5B69     		ldr	r3, [r3, #20]
 5257 00cc 03F00103 		and	r3, r3, #1
2397:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5258              		.loc 2 2397 11
 5259 00d0 002B     		cmp	r3, #0
 5260 00d2 F3D0     		beq	.L269
2402:Core/Src/stm32f103xx_CMSIS.c ****         }
2403:Core/Src/stm32f103xx_CMSIS.c ****     }
2404:Core/Src/stm32f103xx_CMSIS.c ****     // !
2405:Core/Src/stm32f103xx_CMSIS.c ****     /*  I2C_SR1_SB     
2406:Core/Src/stm32f103xx_CMSIS.c ****     I2C->SR1;
 5261              		.loc 2 2406 8
 5262 00d4 7B68     		ldr	r3, [r7, #4]
 5263 00d6 5B69     		ldr	r3, [r3, #20]
2407:Core/Src/stm32f103xx_CMSIS.c ****     I2C->DR = (Adress_Device << 1);  //  +  Write
 5264              		.loc 2 2407 30
 5265 00d8 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5266 00da 5B00     		lsls	r3, r3, #1
 5267 00dc 1A46     		mov	r2, r3
 5268              		.loc 2 2407 13
 5269 00de 7B68     		ldr	r3, [r7, #4]
 5270 00e0 1A61     		str	r2, [r3, #16]
2408:Core/Src/stm32f103xx_CMSIS.c **** 
2409:Core/Src/stm32f103xx_CMSIS.c ****     Timeout_counter_ms = Timeout_ms;
 5271              		.loc 2 2409 24
 5272 00e2 574A     		ldr	r2, .L290
 5273 00e4 3B6A     		ldr	r3, [r7, #32]
 5274 00e6 1360     		str	r3, [r2]
2410:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5275              		.loc 2 2410 11
 5276 00e8 05E0     		b	.L270
 5277              	.L272:
2411:Core/Src/stm32f103xx_CMSIS.c ****         // ,   
2412:Core/Src/stm32f103xx_CMSIS.c **** 
2413:Core/Src/stm32f103xx_CMSIS.c ****         if (!Timeout_counter_ms) {
 5278              		.loc 2 2413 13
 5279 00ea 554B     		ldr	r3, .L290
 5280 00ec 1B68     		ldr	r3, [r3]
 5281              		.loc 2 2413 12
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 163


 5282 00ee 002B     		cmp	r3, #0
 5283 00f0 01D1     		bne	.L270
2414:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 5284              		.loc 2 2414 20
 5285 00f2 0023     		movs	r3, #0
 5286 00f4 E6E0     		b	.L266
 5287              	.L270:
2410:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5288              		.loc 2 2410 13
 5289 00f6 7B68     		ldr	r3, [r7, #4]
 5290 00f8 5B69     		ldr	r3, [r3, #20]
 5291 00fa 03F48063 		and	r3, r3, #1024
2410:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5292              		.loc 2 2410 11
 5293 00fe 002B     		cmp	r3, #0
 5294 0100 05D1     		bne	.L271
2410:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5295              		.loc 2 2410 54 discriminator 1
 5296 0102 7B68     		ldr	r3, [r7, #4]
 5297 0104 5B69     		ldr	r3, [r3, #20]
 5298 0106 03F00203 		and	r3, r3, #2
2410:Core/Src/stm32f103xx_CMSIS.c ****     while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5299              		.loc 2 2410 50 discriminator 1
 5300 010a 002B     		cmp	r3, #0
 5301 010c EDD0     		beq	.L272
 5302              	.L271:
2415:Core/Src/stm32f103xx_CMSIS.c ****         }
2416:Core/Src/stm32f103xx_CMSIS.c ****     }
2417:Core/Src/stm32f103xx_CMSIS.c **** 
2418:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 5303              		.loc 2 2418 9
 5304 010e 7B68     		ldr	r3, [r7, #4]
 5305 0110 5B69     		ldr	r3, [r3, #20]
 5306 0112 03F00203 		and	r3, r3, #2
 5307              		.loc 2 2418 8
 5308 0116 002B     		cmp	r3, #0
 5309 0118 00F0C780 		beq	.L273
2419:Core/Src/stm32f103xx_CMSIS.c ****         //   ,   ADDR
2420:Core/Src/stm32f103xx_CMSIS.c ****         /*  ADDR   SR1,   SR2*/
2421:Core/Src/stm32f103xx_CMSIS.c ****         I2C->SR1;
 5310              		.loc 2 2421 12
 5311 011c 7B68     		ldr	r3, [r7, #4]
 5312 011e 5B69     		ldr	r3, [r3, #20]
2422:Core/Src/stm32f103xx_CMSIS.c ****         I2C->SR2;
 5313              		.loc 2 2422 12
 5314 0120 7B68     		ldr	r3, [r7, #4]
 5315 0122 9B69     		ldr	r3, [r3, #24]
 5316              	.LBB6:
2423:Core/Src/stm32f103xx_CMSIS.c **** 
2424:Core/Src/stm32f103xx_CMSIS.c ****         /*  */
2425:Core/Src/stm32f103xx_CMSIS.c ****         for (uint16_t i = 0; i < Size_adress; i++) {
 5317              		.loc 2 2425 23
 5318 0124 0023     		movs	r3, #0
 5319 0126 FB81     		strh	r3, [r7, #14]	@ movhi
 5320              		.loc 2 2425 9
 5321 0128 28E0     		b	.L274
 5322              	.L277:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 164


2426:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i));  //  
 5323              		.loc 2 2426 63
 5324 012a BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 5325 012c 5A1E     		subs	r2, r3, #1
 5326              		.loc 2 2426 67
 5327 012e FB89     		ldrh	r3, [r7, #14]
 5328 0130 D31A     		subs	r3, r2, r3
 5329 0132 1A46     		mov	r2, r3
 5330              		.loc 2 2426 48
 5331 0134 3B46     		mov	r3, r7
 5332 0136 1344     		add	r3, r3, r2
 5333              		.loc 2 2426 23
 5334 0138 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5335 013a 1A46     		mov	r2, r3
 5336              		.loc 2 2426 21
 5337 013c 7B68     		ldr	r3, [r7, #4]
 5338 013e 1A61     		str	r2, [r3, #16]
2427:Core/Src/stm32f103xx_CMSIS.c ****             while (READ_BIT(I2C->SR1, I2C_SR1_TXE) == 0) {
 5339              		.loc 2 2427 19
 5340 0140 13E0     		b	.L275
 5341              	.L276:
2428:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
2429:Core/Src/stm32f103xx_CMSIS.c **** 
2430:Core/Src/stm32f103xx_CMSIS.c ****                 if ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 1)) {
 5342              		.loc 2 2430 22
 5343 0142 7B68     		ldr	r3, [r7, #4]
 5344 0144 5B69     		ldr	r3, [r3, #20]
 5345 0146 03F48063 		and	r3, r3, #1024
 5346              		.loc 2 2430 20
 5347 014a 012B     		cmp	r3, #1
 5348 014c 0DD1     		bne	.L275
2431:Core/Src/stm32f103xx_CMSIS.c ****                     //    ,  1 
2432:Core/Src/stm32f103xx_CMSIS.c ****                     SET_BIT(I2C->CR1, I2C_CR1_STOP);  // 
 5349              		.loc 2 2432 21
 5350 014e 7B68     		ldr	r3, [r7, #4]
 5351 0150 1B68     		ldr	r3, [r3]
 5352 0152 43F40072 		orr	r2, r3, #512
 5353 0156 7B68     		ldr	r3, [r7, #4]
 5354 0158 1A60     		str	r2, [r3]
2433:Core/Src/stm32f103xx_CMSIS.c ****                     CLEAR_BIT(I2C->SR1, I2C_SR1_AF);  //   AF
 5355              		.loc 2 2433 21
 5356 015a 7B68     		ldr	r3, [r7, #4]
 5357 015c 5B69     		ldr	r3, [r3, #20]
 5358 015e 23F48062 		bic	r2, r3, #1024
 5359 0162 7B68     		ldr	r3, [r7, #4]
 5360 0164 5A61     		str	r2, [r3, #20]
2434:Core/Src/stm32f103xx_CMSIS.c ****                     return false;
 5361              		.loc 2 2434 28
 5362 0166 0023     		movs	r3, #0
 5363 0168 ACE0     		b	.L266
 5364              	.L275:
2427:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
 5365              		.loc 2 2427 20
 5366 016a 7B68     		ldr	r3, [r7, #4]
 5367 016c 5B69     		ldr	r3, [r3, #20]
 5368 016e 03F08003 		and	r3, r3, #128
2427:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 165


 5369              		.loc 2 2427 19
 5370 0172 002B     		cmp	r3, #0
 5371 0174 E5D0     		beq	.L276
2425:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i));  //  
 5372              		.loc 2 2425 48 discriminator 2
 5373 0176 FB89     		ldrh	r3, [r7, #14]
 5374 0178 0133     		adds	r3, r3, #1
 5375 017a FB81     		strh	r3, [r7, #14]	@ movhi
 5376              	.L274:
2425:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i));  //  
 5377              		.loc 2 2425 32 discriminator 1
 5378 017c BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 5379 017e 9BB2     		uxth	r3, r3
2425:Core/Src/stm32f103xx_CMSIS.c ****             I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i));  //  
 5380              		.loc 2 2425 9 discriminator 1
 5381 0180 FA89     		ldrh	r2, [r7, #14]
 5382 0182 9A42     		cmp	r2, r3
 5383 0184 D1D3     		bcc	.L277
 5384              	.LBE6:
2435:Core/Src/stm32f103xx_CMSIS.c ****                 }
2436:Core/Src/stm32f103xx_CMSIS.c ****             }
2437:Core/Src/stm32f103xx_CMSIS.c ****         }
2438:Core/Src/stm32f103xx_CMSIS.c **** 
2439:Core/Src/stm32f103xx_CMSIS.c ****         //  
2440:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(I2C->CR1, I2C_CR1_START);  // .
 5385              		.loc 2 2440 9
 5386 0186 7B68     		ldr	r3, [r7, #4]
 5387 0188 1B68     		ldr	r3, [r3]
 5388 018a 43F48072 		orr	r2, r3, #256
 5389 018e 7B68     		ldr	r3, [r7, #4]
 5390 0190 1A60     		str	r2, [r3]
2441:Core/Src/stm32f103xx_CMSIS.c **** 
2442:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 5391              		.loc 2 2442 28
 5392 0192 2B4A     		ldr	r2, .L290
 5393 0194 3B6A     		ldr	r3, [r7, #32]
 5394 0196 1360     		str	r3, [r2]
2443:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5395              		.loc 2 2443 15
 5396 0198 05E0     		b	.L278
 5397              	.L279:
2444:Core/Src/stm32f103xx_CMSIS.c ****             //   ,    Start condition
2445:Core/Src/stm32f103xx_CMSIS.c **** 
2446:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 5398              		.loc 2 2446 17
 5399 019a 294B     		ldr	r3, .L290
 5400 019c 1B68     		ldr	r3, [r3]
 5401              		.loc 2 2446 16
 5402 019e 002B     		cmp	r3, #0
 5403 01a0 01D1     		bne	.L278
2447:Core/Src/stm32f103xx_CMSIS.c ****                 return false;
 5404              		.loc 2 2447 24
 5405 01a2 0023     		movs	r3, #0
 5406 01a4 8EE0     		b	.L266
 5407              	.L278:
2443:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5408              		.loc 2 2443 16
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 166


 5409 01a6 7B68     		ldr	r3, [r7, #4]
 5410 01a8 5B69     		ldr	r3, [r3, #20]
 5411 01aa 03F00103 		and	r3, r3, #1
2443:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5412              		.loc 2 2443 15
 5413 01ae 002B     		cmp	r3, #0
 5414 01b0 F3D0     		beq	.L279
2448:Core/Src/stm32f103xx_CMSIS.c ****             }
2449:Core/Src/stm32f103xx_CMSIS.c ****         }
2450:Core/Src/stm32f103xx_CMSIS.c ****         // !
2451:Core/Src/stm32f103xx_CMSIS.c ****         /*  I2C_SR1_SB     
2452:Core/Src/stm32f103xx_CMSIS.c ****         I2C->SR1;
 5415              		.loc 2 2452 12
 5416 01b2 7B68     		ldr	r3, [r7, #4]
 5417 01b4 5B69     		ldr	r3, [r3, #20]
2453:Core/Src/stm32f103xx_CMSIS.c ****         I2C->DR = (Adress_Device << 1 | 1);  //  +  Read
 5418              		.loc 2 2453 34
 5419 01b6 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5420 01b8 5B00     		lsls	r3, r3, #1
 5421              		.loc 2 2453 39
 5422 01ba 43F00103 		orr	r3, r3, #1
 5423 01be 1A46     		mov	r2, r3
 5424              		.loc 2 2453 17
 5425 01c0 7B68     		ldr	r3, [r7, #4]
 5426 01c2 1A61     		str	r2, [r3, #16]
2454:Core/Src/stm32f103xx_CMSIS.c **** 
2455:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 5427              		.loc 2 2455 28
 5428 01c4 1E4A     		ldr	r2, .L290
 5429 01c6 3B6A     		ldr	r3, [r7, #32]
 5430 01c8 1360     		str	r3, [r2]
2456:Core/Src/stm32f103xx_CMSIS.c ****         while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5431              		.loc 2 2456 15
 5432 01ca 05E0     		b	.L280
 5433              	.L282:
2457:Core/Src/stm32f103xx_CMSIS.c ****             // ,   
2458:Core/Src/stm32f103xx_CMSIS.c **** 
2459:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 5434              		.loc 2 2459 17
 5435 01cc 1C4B     		ldr	r3, .L290
 5436 01ce 1B68     		ldr	r3, [r3]
 5437              		.loc 2 2459 16
 5438 01d0 002B     		cmp	r3, #0
 5439 01d2 01D1     		bne	.L280
2460:Core/Src/stm32f103xx_CMSIS.c ****                 return false;
 5440              		.loc 2 2460 24
 5441 01d4 0023     		movs	r3, #0
 5442 01d6 75E0     		b	.L266
 5443              	.L280:
2456:Core/Src/stm32f103xx_CMSIS.c ****         while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5444              		.loc 2 2456 17
 5445 01d8 7B68     		ldr	r3, [r7, #4]
 5446 01da 5B69     		ldr	r3, [r3, #20]
 5447 01dc 03F48063 		and	r3, r3, #1024
2456:Core/Src/stm32f103xx_CMSIS.c ****         while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5448              		.loc 2 2456 15
 5449 01e0 002B     		cmp	r3, #0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 167


 5450 01e2 05D1     		bne	.L281
2456:Core/Src/stm32f103xx_CMSIS.c ****         while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5451              		.loc 2 2456 58 discriminator 1
 5452 01e4 7B68     		ldr	r3, [r7, #4]
 5453 01e6 5B69     		ldr	r3, [r3, #20]
 5454 01e8 03F00203 		and	r3, r3, #2
2456:Core/Src/stm32f103xx_CMSIS.c ****         while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5455              		.loc 2 2456 54 discriminator 1
 5456 01ec 002B     		cmp	r3, #0
 5457 01ee EDD0     		beq	.L282
 5458              	.L281:
2461:Core/Src/stm32f103xx_CMSIS.c ****             }
2462:Core/Src/stm32f103xx_CMSIS.c ****         }
2463:Core/Src/stm32f103xx_CMSIS.c **** 
2464:Core/Src/stm32f103xx_CMSIS.c ****         if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 5459              		.loc 2 2464 13
 5460 01f0 7B68     		ldr	r3, [r7, #4]
 5461 01f2 5B69     		ldr	r3, [r3, #20]
 5462 01f4 03F00203 		and	r3, r3, #2
 5463              		.loc 2 2464 12
 5464 01f8 002B     		cmp	r3, #0
 5465 01fa 48D0     		beq	.L283
2465:Core/Src/stm32f103xx_CMSIS.c ****             //   ,   ADDR
2466:Core/Src/stm32f103xx_CMSIS.c ****             /*  ADDR   SR1,   S
2467:Core/Src/stm32f103xx_CMSIS.c ****             I2C->SR1;
 5466              		.loc 2 2467 16
 5467 01fc 7B68     		ldr	r3, [r7, #4]
 5468 01fe 5B69     		ldr	r3, [r3, #20]
2468:Core/Src/stm32f103xx_CMSIS.c ****             I2C->SR2;
 5469              		.loc 2 2468 16
 5470 0200 7B68     		ldr	r3, [r7, #4]
 5471 0202 9B69     		ldr	r3, [r3, #24]
 5472              	.LBB7:
2469:Core/Src/stm32f103xx_CMSIS.c **** 
2470:Core/Src/stm32f103xx_CMSIS.c ****             /* ,    */
2471:Core/Src/stm32f103xx_CMSIS.c ****             for (uint16_t i = 0; i < Size_data; i++) {
 5473              		.loc 2 2471 27
 5474 0204 0023     		movs	r3, #0
 5475 0206 BB81     		strh	r3, [r7, #12]	@ movhi
 5476              		.loc 2 2471 13
 5477 0208 3BE0     		b	.L284
 5478              	.L289:
2472:Core/Src/stm32f103xx_CMSIS.c ****                 if (i < Size_data - 1) {
 5479              		.loc 2 2472 23
 5480 020a BA89     		ldrh	r2, [r7, #12]
 5481              		.loc 2 2472 35
 5482 020c BB8B     		ldrh	r3, [r7, #28]
 5483 020e 013B     		subs	r3, r3, #1
 5484              		.loc 2 2472 20
 5485 0210 9A42     		cmp	r2, r3
 5486 0212 19DA     		bge	.L285
2473:Core/Src/stm32f103xx_CMSIS.c ****                     SET_BIT(I2C->CR1, I2C_CR1_ACK);  //     
 5487              		.loc 2 2473 21
 5488 0214 7B68     		ldr	r3, [r7, #4]
 5489 0216 1B68     		ldr	r3, [r3]
 5490 0218 43F48062 		orr	r2, r3, #1024
 5491 021c 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 168


 5492 021e 1A60     		str	r2, [r3]
2474:Core/Src/stm32f103xx_CMSIS.c ****                     while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0);
 5493              		.loc 2 2474 27
 5494 0220 00BF     		nop
 5495              	.L286:
 5496              		.loc 2 2474 28 discriminator 1
 5497 0222 7B68     		ldr	r3, [r7, #4]
 5498 0224 5B69     		ldr	r3, [r3, #20]
 5499 0226 03F04003 		and	r3, r3, #64
 5500              		.loc 2 2474 27 discriminator 1
 5501 022a 002B     		cmp	r3, #0
 5502 022c F9D0     		beq	.L286
2475:Core/Src/stm32f103xx_CMSIS.c ****                     *(data + i) = I2C->DR;  //  
 5503              		.loc 2 2475 38
 5504 022e 7B68     		ldr	r3, [r7, #4]
 5505 0230 1969     		ldr	r1, [r3, #16]
 5506              		.loc 2 2475 28
 5507 0232 BB89     		ldrh	r3, [r7, #12]
 5508 0234 BA69     		ldr	r2, [r7, #24]
 5509 0236 1344     		add	r3, r3, r2
 5510              		.loc 2 2475 33
 5511 0238 CAB2     		uxtb	r2, r1
 5512 023a 1A70     		strb	r2, [r3]
 5513 023c 1EE0     		b	.L287
 5514              	.L291:
 5515 023e 00BF     		.align	2
 5516              	.L290:
 5517 0240 00000000 		.word	Timeout_counter_ms
 5518 0244 000C0140 		.word	1073810432
 5519              	.L285:
2476:Core/Src/stm32f103xx_CMSIS.c ****                 } else {
2477:Core/Src/stm32f103xx_CMSIS.c ****                     CLEAR_BIT(I2C->CR1, I2C_CR1_ACK);  //   ,  
 5520              		.loc 2 2477 21
 5521 0248 7B68     		ldr	r3, [r7, #4]
 5522 024a 1B68     		ldr	r3, [r3]
 5523 024c 23F48062 		bic	r2, r3, #1024
 5524 0250 7B68     		ldr	r3, [r7, #4]
 5525 0252 1A60     		str	r2, [r3]
2478:Core/Src/stm32f103xx_CMSIS.c **** 
2479:Core/Src/stm32f103xx_CMSIS.c ****                     SET_BIT(I2C->CR1, I2C_CR1_STOP);                // 
 5526              		.loc 2 2479 21
 5527 0254 7B68     		ldr	r3, [r7, #4]
 5528 0256 1B68     		ldr	r3, [r3]
 5529 0258 43F40072 		orr	r2, r3, #512
 5530 025c 7B68     		ldr	r3, [r7, #4]
 5531 025e 1A60     		str	r2, [r3]
2480:Core/Src/stm32f103xx_CMSIS.c ****                     while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0);  // ,  
 5532              		.loc 2 2480 27
 5533 0260 00BF     		nop
 5534              	.L288:
 5535              		.loc 2 2480 28 discriminator 1
 5536 0262 7B68     		ldr	r3, [r7, #4]
 5537 0264 5B69     		ldr	r3, [r3, #20]
 5538 0266 03F04003 		and	r3, r3, #64
 5539              		.loc 2 2480 27 discriminator 1
 5540 026a 002B     		cmp	r3, #0
 5541 026c F9D0     		beq	.L288
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 169


2481:Core/Src/stm32f103xx_CMSIS.c ****                     *(data + i) = I2C->DR;                          //  
 5542              		.loc 2 2481 38
 5543 026e 7B68     		ldr	r3, [r7, #4]
 5544 0270 1969     		ldr	r1, [r3, #16]
 5545              		.loc 2 2481 28
 5546 0272 BB89     		ldrh	r3, [r7, #12]
 5547 0274 BA69     		ldr	r2, [r7, #24]
 5548 0276 1344     		add	r3, r3, r2
 5549              		.loc 2 2481 33
 5550 0278 CAB2     		uxtb	r2, r1
 5551 027a 1A70     		strb	r2, [r3]
 5552              	.L287:
2471:Core/Src/stm32f103xx_CMSIS.c ****                 if (i < Size_data - 1) {
 5553              		.loc 2 2471 50 discriminator 2
 5554 027c BB89     		ldrh	r3, [r7, #12]
 5555 027e 0133     		adds	r3, r3, #1
 5556 0280 BB81     		strh	r3, [r7, #12]	@ movhi
 5557              	.L284:
2471:Core/Src/stm32f103xx_CMSIS.c ****                 if (i < Size_data - 1) {
 5558              		.loc 2 2471 13 discriminator 1
 5559 0282 BA89     		ldrh	r2, [r7, #12]
 5560 0284 BB8B     		ldrh	r3, [r7, #28]
 5561 0286 9A42     		cmp	r2, r3
 5562 0288 BFD3     		bcc	.L289
 5563              	.LBE7:
2482:Core/Src/stm32f103xx_CMSIS.c ****                 }
2483:Core/Src/stm32f103xx_CMSIS.c ****             }
2484:Core/Src/stm32f103xx_CMSIS.c ****             return true;
 5564              		.loc 2 2484 20
 5565 028a 0123     		movs	r3, #1
 5566 028c 1AE0     		b	.L266
 5567              	.L283:
2485:Core/Src/stm32f103xx_CMSIS.c **** 
2486:Core/Src/stm32f103xx_CMSIS.c ****         } else {
2487:Core/Src/stm32f103xx_CMSIS.c ****             //    ,  1  I2C_S
2488:Core/Src/stm32f103xx_CMSIS.c ****             SET_BIT(I2C->CR1, I2C_CR1_STOP);  // 
 5568              		.loc 2 2488 13
 5569 028e 7B68     		ldr	r3, [r7, #4]
 5570 0290 1B68     		ldr	r3, [r3]
 5571 0292 43F40072 		orr	r2, r3, #512
 5572 0296 7B68     		ldr	r3, [r7, #4]
 5573 0298 1A60     		str	r2, [r3]
2489:Core/Src/stm32f103xx_CMSIS.c ****             CLEAR_BIT(I2C->SR1, I2C_SR1_AF);  //   AF
 5574              		.loc 2 2489 13
 5575 029a 7B68     		ldr	r3, [r7, #4]
 5576 029c 5B69     		ldr	r3, [r3, #20]
 5577 029e 23F48062 		bic	r2, r3, #1024
 5578 02a2 7B68     		ldr	r3, [r7, #4]
 5579 02a4 5A61     		str	r2, [r3, #20]
2490:Core/Src/stm32f103xx_CMSIS.c ****             return false;
 5580              		.loc 2 2490 20
 5581 02a6 0023     		movs	r3, #0
 5582 02a8 0CE0     		b	.L266
 5583              	.L273:
2491:Core/Src/stm32f103xx_CMSIS.c ****         }
2492:Core/Src/stm32f103xx_CMSIS.c **** 
2493:Core/Src/stm32f103xx_CMSIS.c ****     } else {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 170


2494:Core/Src/stm32f103xx_CMSIS.c ****         //    ,  1  I2C_SR1_A
2495:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(I2C->CR1, I2C_CR1_STOP);  // 
 5584              		.loc 2 2495 9
 5585 02aa 7B68     		ldr	r3, [r7, #4]
 5586 02ac 1B68     		ldr	r3, [r3]
 5587 02ae 43F40072 		orr	r2, r3, #512
 5588 02b2 7B68     		ldr	r3, [r7, #4]
 5589 02b4 1A60     		str	r2, [r3]
2496:Core/Src/stm32f103xx_CMSIS.c ****         CLEAR_BIT(I2C->SR1, I2C_SR1_AF);  //   AF
 5590              		.loc 2 2496 9
 5591 02b6 7B68     		ldr	r3, [r7, #4]
 5592 02b8 5B69     		ldr	r3, [r3, #20]
 5593 02ba 23F48062 		bic	r2, r3, #1024
 5594 02be 7B68     		ldr	r3, [r7, #4]
 5595 02c0 5A61     		str	r2, [r3, #20]
2497:Core/Src/stm32f103xx_CMSIS.c ****         return false;
 5596              		.loc 2 2497 16
 5597 02c2 0023     		movs	r3, #0
 5598              	.L266:
2498:Core/Src/stm32f103xx_CMSIS.c ****     }
2499:Core/Src/stm32f103xx_CMSIS.c **** }
 5599              		.loc 2 2499 1
 5600 02c4 1846     		mov	r0, r3
 5601 02c6 1037     		adds	r7, r7, #16
 5602              		.cfi_def_cfa_offset 8
 5603 02c8 BD46     		mov	sp, r7
 5604              		.cfi_def_cfa_register 13
 5605              		@ sp needed
 5606 02ca 80BD     		pop	{r7, pc}
 5607              		.cfi_endproc
 5608              	.LFE105:
 5610              		.section	.text.CMSIS_SPI1_init,"ax",%progbits
 5611              		.align	1
 5612              		.global	CMSIS_SPI1_init
 5613              		.syntax unified
 5614              		.thumb
 5615              		.thumb_func
 5617              	CMSIS_SPI1_init:
 5618              	.LFB106:
2500:Core/Src/stm32f103xx_CMSIS.c **** 
2501:Core/Src/stm32f103xx_CMSIS.c **** /*=================================  SPI ========================================
2502:Core/Src/stm32f103xx_CMSIS.c **** 
2503:Core/Src/stm32f103xx_CMSIS.c **** /**
2504:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
2505:Core/Src/stm32f103xx_CMSIS.c **** *  @breif Serial peripheral interface (SPI)
2506:Core/Src/stm32f103xx_CMSIS.c **** *  Reference Manual/. .25 Serial peripheral interface (SPI) (. 699)
2507:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
2508:Core/Src/stm32f103xx_CMSIS.c **** */
2509:Core/Src/stm32f103xx_CMSIS.c **** 
2510:Core/Src/stm32f103xx_CMSIS.c **** /* */
2511:Core/Src/stm32f103xx_CMSIS.c **** /*
2512:Core/Src/stm32f103xx_CMSIS.c ****  *  , , 
2513:Core/Src/stm32f103xx_CMSIS.c ****  *    ,  , 
2514:Core/Src/stm32f103xx_CMSIS.c ****  *   SCK    
2515:Core/Src/stm32f103xx_CMSIS.c ****  *     .
2516:Core/Src/stm32f103xx_CMSIS.c ****  */
2517:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 171


2518:Core/Src/stm32f103xx_CMSIS.c **** /*:*/
2519:Core/Src/stm32f103xx_CMSIS.c **** /*
2520:Core/Src/stm32f103xx_CMSIS.c ****  * -        
2521:Core/Src/stm32f103xx_CMSIS.c ****  * -        
2522:Core/Src/stm32f103xx_CMSIS.c ****  * -   8  16   
2523:Core/Src/stm32f103xx_CMSIS.c ****  * -    Master  Slave
2524:Core/Src/stm32f103xx_CMSIS.c ****  * -     Multimaster
2525:Core/Src/stm32f103xx_CMSIS.c ****  * - 8     
2526:Core/Src/stm32f103xx_CMSIS.c ****  * -    (fPCLK/2 max)
2527:Core/Src/stm32f103xx_CMSIS.c ****  * -   ,   ,    
2528:Core/Src/stm32f103xx_CMSIS.c ****  * -  NSS     
2529:Core/Src/stm32f103xx_CMSIS.c ****  *      :    
2530:Core/Src/stm32f103xx_CMSIS.c ****  * -     (Polarity and phase)
2531:Core/Src/stm32f103xx_CMSIS.c ****  * -       
2532:Core/Src/stm32f103xx_CMSIS.c ****  * -       
2533:Core/Src/stm32f103xx_CMSIS.c ****  * -     SPI
2534:Core/Src/stm32f103xx_CMSIS.c ****  * -  CRC:
2535:Core/Src/stm32f103xx_CMSIS.c ****  *   -  CRC   ,   
2536:Core/Src/stm32f103xx_CMSIS.c ****  *   -    CRC   
2537:Core/Src/stm32f103xx_CMSIS.c ****  * -  ,    CRC  
2538:Core/Src/stm32f103xx_CMSIS.c ****  * - 1        DMA
2539:Core/Src/stm32f103xx_CMSIS.c ****  */
2540:Core/Src/stm32f103xx_CMSIS.c **** 
2541:Core/Src/stm32f103xx_CMSIS.c **** /*SPI interrupts (. .. 25.3.11 .722)*/
2542:Core/Src/stm32f103xx_CMSIS.c **** /*---------------------SPI interrupt requests-------------------------*/
2543:Core/Src/stm32f103xx_CMSIS.c **** /*______________________________________________________________________________
2544:Core/Src/stm32f103xx_CMSIS.c ****   |______Interrupt event________|_______Event flag______|___Enable Control bit__|
2545:Core/Src/stm32f103xx_CMSIS.c ****   |Transmit buffer empty flag   |          TXE          |          TXEIE        |
2546:Core/Src/stm32f103xx_CMSIS.c ****   |Receive buffer not empty flag|          RXNE         |__________RXNEIE_______|
2547:Core/Src/stm32f103xx_CMSIS.c ****   |Master Mode fault event      |          MODF         |                       |
2548:Core/Src/stm32f103xx_CMSIS.c ****   |Overrun error                |          OVR          |          ERRIE        |
2549:Core/Src/stm32f103xx_CMSIS.c ****   |CRC error flag_______________|__________CRCERR_______|_______________________|
2550:Core/Src/stm32f103xx_CMSIS.c **** 
2551:Core/Src/stm32f103xx_CMSIS.c ****   */
2552:Core/Src/stm32f103xx_CMSIS.c **** 
2553:Core/Src/stm32f103xx_CMSIS.c **** /*----SPI and I2S registers( .. 25.5   742)-------*/
2554:Core/Src/stm32f103xx_CMSIS.c **** 
2555:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_SPI1_init(void) {
 5619              		.loc 2 2555 28
 5620              		.cfi_startproc
 5621              		@ args = 0, pretend = 0, frame = 0
 5622              		@ frame_needed = 1, uses_anonymous_args = 0
 5623              		@ link register save eliminated.
 5624 0000 80B4     		push	{r7}
 5625              		.cfi_def_cfa_offset 4
 5626              		.cfi_offset 7, -4
 5627 0002 00AF     		add	r7, sp, #0
 5628              		.cfi_def_cfa_register 7
2556:Core/Src/stm32f103xx_CMSIS.c ****     /* GPIO*/
2557:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);  //   
 5629              		.loc 2 2557 5
 5630 0004 5A4B     		ldr	r3, .L293
 5631 0006 9B69     		ldr	r3, [r3, #24]
 5632 0008 594A     		ldr	r2, .L293
 5633 000a 43F00103 		orr	r3, r3, #1
 5634 000e 9361     		str	r3, [r2, #24]
2558:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN);  //   SPI1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 172


 5635              		.loc 2 2558 5
 5636 0010 574B     		ldr	r3, .L293
 5637 0012 9B69     		ldr	r3, [r3, #24]
 5638 0014 564A     		ldr	r2, .L293
 5639 0016 43F48053 		orr	r3, r3, #4096
 5640 001a 9361     		str	r3, [r2, #24]
2559:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);  //   
 5641              		.loc 2 2559 5
 5642 001c 544B     		ldr	r3, .L293
 5643 001e 9B69     		ldr	r3, [r3, #24]
 5644 0020 534A     		ldr	r2, .L293
 5645 0022 43F00403 		orr	r3, r3, #4
 5646 0026 9361     		str	r3, [r2, #24]
2560:Core/Src/stm32f103xx_CMSIS.c ****     /* :*/
2561:Core/Src/stm32f103xx_CMSIS.c ****     // PA4 - NSS
2562:Core/Src/stm32f103xx_CMSIS.c ****     // PA5 - SCK
2563:Core/Src/stm32f103xx_CMSIS.c ****     // PA6 - MISO
2564:Core/Src/stm32f103xx_CMSIS.c ****     // PA7 - MOSI
2565:Core/Src/stm32f103xx_CMSIS.c ****     //    SPI   Master
2566:Core/Src/stm32f103xx_CMSIS.c ****     /*
2567:Core/Src/stm32f103xx_CMSIS.c ****      * SPIx_SCK  Master - Alternate function push-pull
2568:Core/Src/stm32f103xx_CMSIS.c ****      * SPIx_MOSI:
2569:Core/Src/stm32f103xx_CMSIS.c ****      *             Full duplex / master - Alternate function push-pull
2570:Core/Src/stm32f103xx_CMSIS.c ****      *             Simplex bidirectional data wire / master - Alternate function push-pull
2571:Core/Src/stm32f103xx_CMSIS.c ****      * SPIx_MISO:
2572:Core/Src/stm32f103xx_CMSIS.c ****      *             Full duplex / master - Input floating / Input pull-up
2573:Core/Src/stm32f103xx_CMSIS.c ****      *
2574:Core/Src/stm32f103xx_CMSIS.c ****      * SPIx_NSS:
2575:Core/Src/stm32f103xx_CMSIS.c ****      *             Hardware master /slave - Input floating/ Input pull-up / Input pull-down
2576:Core/Src/stm32f103xx_CMSIS.c ****      *             Hardware master/ NSS output enabled - Alternate function push-pull
2577:Core/Src/stm32f103xx_CMSIS.c ****      *             Software - Not used. Can be used as a GPIO
2578:Core/Src/stm32f103xx_CMSIS.c ****      */
2579:Core/Src/stm32f103xx_CMSIS.c ****     //       SPI, 
2580:Core/Src/stm32f103xx_CMSIS.c **** 
2581:Core/Src/stm32f103xx_CMSIS.c ****     /*SPI control register 1 (SPI_CR1) (not used in I2S mode)(. .. 25.5.1  742)*/
2582:Core/Src/stm32f103xx_CMSIS.c ****     /*
2583:Core/Src/stm32f103xx_CMSIS.c ****      * Bits 5:3 BR[2:0]: Baud rate control
2584:Core/Src/stm32f103xx_CMSIS.c ****      * 000: fPCLK/2
2585:Core/Src/stm32f103xx_CMSIS.c ****      * 001: fPCLK/4
2586:Core/Src/stm32f103xx_CMSIS.c ****      * 010: fPCLK/8
2587:Core/Src/stm32f103xx_CMSIS.c ****      * 011: fPCLK/16
2588:Core/Src/stm32f103xx_CMSIS.c ****      * 100: fPCLK/32
2589:Core/Src/stm32f103xx_CMSIS.c ****      * 101: fPCLK/64
2590:Core/Src/stm32f103xx_CMSIS.c ****      * 110: fPCLK/128
2591:Core/Src/stm32f103xx_CMSIS.c ****      * 111: fPCLK/256
2592:Core/Src/stm32f103xx_CMSIS.c ****      * */
2593:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(SPI1->CR1, SPI_CR1_BR, 0b000 << SPI_CR1_BR_Pos);  // fPCLK/4. 36000000/2 = 18 MBits/
 5647              		.loc 2 2593 5
 5648 0028 524B     		ldr	r3, .L293+4
 5649 002a 1B68     		ldr	r3, [r3]
 5650 002c 514A     		ldr	r2, .L293+4
 5651 002e 23F03803 		bic	r3, r3, #56
 5652 0032 1360     		str	r3, [r2]
2594:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR1, SPI_CR1_CPOL);                          // 
 5653              		.loc 2 2594 5
 5654 0034 4F4B     		ldr	r3, .L293+4
 5655 0036 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 173


 5656 0038 4E4A     		ldr	r2, .L293+4
 5657 003a 23F00203 		bic	r3, r3, #2
 5658 003e 1360     		str	r3, [r2]
2595:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR1, SPI_CR1_CPHA);                            // 
 5659              		.loc 2 2595 5
 5660 0040 4C4B     		ldr	r3, .L293+4
 5661 0042 1B68     		ldr	r3, [r3]
 5662 0044 4B4A     		ldr	r2, .L293+4
 5663 0046 23F00103 		bic	r3, r3, #1
 5664 004a 1360     		str	r3, [r2]
2596:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR1, SPI_CR1_DFF);                           // 0: 8-bit data frame format is s
 5665              		.loc 2 2596 5
 5666 004c 494B     		ldr	r3, .L293+4
 5667 004e 1B68     		ldr	r3, [r3]
 5668 0050 484A     		ldr	r2, .L293+4
 5669 0052 23F40063 		bic	r3, r3, #2048
 5670 0056 1360     		str	r3, [r2]
2597:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR1, SPI_CR1_LSBFIRST);                      // 0: MSB transmitted first
 5671              		.loc 2 2597 5
 5672 0058 464B     		ldr	r3, .L293+4
 5673 005a 1B68     		ldr	r3, [r3]
 5674 005c 454A     		ldr	r2, .L293+4
 5675 005e 23F08003 		bic	r3, r3, #128
 5676 0062 1360     		str	r3, [r2]
2598:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(SPI1->CR1, SPI_CR1_SSM);                             // 1: Software slave management en
 5677              		.loc 2 2598 5
 5678 0064 434B     		ldr	r3, .L293+4
 5679 0066 1B68     		ldr	r3, [r3]
 5680 0068 424A     		ldr	r2, .L293+4
 5681 006a 43F40073 		orr	r3, r3, #512
 5682 006e 1360     		str	r3, [r2]
2599:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(SPI1->CR1, SPI_CR1_SSI);                             // 1: Software slave management en
 5683              		.loc 2 2599 5
 5684 0070 404B     		ldr	r3, .L293+4
 5685 0072 1B68     		ldr	r3, [r3]
 5686 0074 3F4A     		ldr	r2, .L293+4
 5687 0076 43F48073 		orr	r3, r3, #256
 5688 007a 1360     		str	r3, [r2]
2600:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(SPI1->CR1, SPI_CR1_MSTR);                            // 1: Master configuration
 5689              		.loc 2 2600 5
 5690 007c 3D4B     		ldr	r3, .L293+4
 5691 007e 1B68     		ldr	r3, [r3]
 5692 0080 3C4A     		ldr	r2, .L293+4
 5693 0082 43F00403 		orr	r3, r3, #4
 5694 0086 1360     		str	r3, [r2]
2601:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR1, SPI_CR1_BIDIMODE);                      // 0: 2-line unidirectional data m
 5695              		.loc 2 2601 5
 5696 0088 3A4B     		ldr	r3, .L293+4
 5697 008a 1B68     		ldr	r3, [r3]
 5698 008c 394A     		ldr	r2, .L293+4
 5699 008e 23F40043 		bic	r3, r3, #32768
 5700 0092 1360     		str	r3, [r2]
2602:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR1, SPI_CR1_RXONLY);                        // 0: Full duplex (Transmit and re
 5701              		.loc 2 2602 5
 5702 0094 374B     		ldr	r3, .L293+4
 5703 0096 1B68     		ldr	r3, [r3]
 5704 0098 364A     		ldr	r2, .L293+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 174


 5705 009a 23F48063 		bic	r3, r3, #1024
 5706 009e 1360     		str	r3, [r2]
2603:Core/Src/stm32f103xx_CMSIS.c **** 
2604:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(SPI1->CR1, SPI_CR1_SPE);  //  SPI
 5707              		.loc 2 2604 5
 5708 00a0 344B     		ldr	r3, .L293+4
 5709 00a2 1B68     		ldr	r3, [r3]
 5710 00a4 334A     		ldr	r2, .L293+4
 5711 00a6 43F04003 		orr	r3, r3, #64
 5712 00aa 1360     		str	r3, [r2]
2605:Core/Src/stm32f103xx_CMSIS.c **** 
2606:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR1, SPI_CR1_CRCEN);    // 0: CRC calculation disabled
 5713              		.loc 2 2606 5
 5714 00ac 314B     		ldr	r3, .L293+4
 5715 00ae 1B68     		ldr	r3, [r3]
 5716 00b0 304A     		ldr	r2, .L293+4
 5717 00b2 23F40053 		bic	r3, r3, #8192
 5718 00b6 1360     		str	r3, [r2]
2607:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR1, SPI_CR1_CRCNEXT);  // 0: Data phase (no CRC phase)
 5719              		.loc 2 2607 5
 5720 00b8 2E4B     		ldr	r3, .L293+4
 5721 00ba 1B68     		ldr	r3, [r3]
 5722 00bc 2D4A     		ldr	r2, .L293+4
 5723 00be 23F48053 		bic	r3, r3, #4096
 5724 00c2 1360     		str	r3, [r2]
2608:Core/Src/stm32f103xx_CMSIS.c **** 
2609:Core/Src/stm32f103xx_CMSIS.c ****     /*SPI control register 2 (SPI_CR2) (. .. 25.5.2  744)*/
2610:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR2, SPI_CR2_RXDMAEN);  // 0: Rx buffer DMA disabled
 5725              		.loc 2 2610 5
 5726 00c4 2B4B     		ldr	r3, .L293+4
 5727 00c6 5B68     		ldr	r3, [r3, #4]
 5728 00c8 2A4A     		ldr	r2, .L293+4
 5729 00ca 23F00103 		bic	r3, r3, #1
 5730 00ce 5360     		str	r3, [r2, #4]
2611:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR2, SPI_CR2_TXDMAEN);  // 0: Tx buffer DMA disabled
 5731              		.loc 2 2611 5
 5732 00d0 284B     		ldr	r3, .L293+4
 5733 00d2 5B68     		ldr	r3, [r3, #4]
 5734 00d4 274A     		ldr	r2, .L293+4
 5735 00d6 23F00203 		bic	r3, r3, #2
 5736 00da 5360     		str	r3, [r2, #4]
2612:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR2, SPI_CR2_SSOE);     // 0: SS output is disabled in master mode and the cell
 5737              		.loc 2 2612 5
 5738 00dc 254B     		ldr	r3, .L293+4
 5739 00de 5B68     		ldr	r3, [r3, #4]
 5740 00e0 244A     		ldr	r2, .L293+4
 5741 00e2 23F00403 		bic	r3, r3, #4
 5742 00e6 5360     		str	r3, [r2, #4]
2613:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR2, SPI_CR2_ERRIE);    // 0: Error interrupt is masked
 5743              		.loc 2 2613 5
 5744 00e8 224B     		ldr	r3, .L293+4
 5745 00ea 5B68     		ldr	r3, [r3, #4]
 5746 00ec 214A     		ldr	r2, .L293+4
 5747 00ee 23F02003 		bic	r3, r3, #32
 5748 00f2 5360     		str	r3, [r2, #4]
2614:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR2, SPI_CR2_RXNEIE);   // 0: RXNE interrupt masked
 5749              		.loc 2 2614 5
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 175


 5750 00f4 1F4B     		ldr	r3, .L293+4
 5751 00f6 5B68     		ldr	r3, [r3, #4]
 5752 00f8 1E4A     		ldr	r2, .L293+4
 5753 00fa 23F04003 		bic	r3, r3, #64
 5754 00fe 5360     		str	r3, [r2, #4]
2615:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->CR2, SPI_CR2_TXEIE);    // 0: TXE interrupt masked
 5755              		.loc 2 2615 5
 5756 0100 1C4B     		ldr	r3, .L293+4
 5757 0102 5B68     		ldr	r3, [r3, #4]
 5758 0104 1B4A     		ldr	r2, .L293+4
 5759 0106 23F08003 		bic	r3, r3, #128
 5760 010a 5360     		str	r3, [r2, #4]
2616:Core/Src/stm32f103xx_CMSIS.c **** 
2617:Core/Src/stm32f103xx_CMSIS.c ****     /*SPI_I2S configuration register (SPI_I2SCFGR) (. .. 25.5.8  748)*/
2618:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(SPI1->I2SCFGR, SPI_I2SCFGR_I2SMOD);  // ..  F103C6T6  I2S,  
 5761              		.loc 2 2618 5
 5762 010c 194B     		ldr	r3, .L293+4
 5763 010e DB69     		ldr	r3, [r3, #28]
 5764 0110 184A     		ldr	r2, .L293+4
 5765 0112 23F40063 		bic	r3, r3, #2048
 5766 0116 D361     		str	r3, [r2, #28]
2619:Core/Src/stm32f103xx_CMSIS.c **** 
2620:Core/Src/stm32f103xx_CMSIS.c ****     // SCK - PA5:
2621:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE5, 0b11 << GPIO_CRL_MODE5_Pos);  // Maximum output speed 50
 5767              		.loc 2 2621 5
 5768 0118 174B     		ldr	r3, .L293+8
 5769 011a 1B68     		ldr	r3, [r3]
 5770 011c 164A     		ldr	r2, .L293+8
 5771 011e 43F44013 		orr	r3, r3, #3145728
 5772 0122 1360     		str	r3, [r2]
2622:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF5, 0b10 << GPIO_CRL_CNF5_Pos);    // Alternate Function outp
 5773              		.loc 2 2622 5
 5774 0124 144B     		ldr	r3, .L293+8
 5775 0126 1B68     		ldr	r3, [r3]
 5776 0128 23F44003 		bic	r3, r3, #12582912
 5777 012c 124A     		ldr	r2, .L293+8
 5778 012e 43F40003 		orr	r3, r3, #8388608
 5779 0132 1360     		str	r3, [r2]
2623:Core/Src/stm32f103xx_CMSIS.c ****     // CS - PA6:
2624:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE6, 0b11 << GPIO_CRL_MODE6_Pos);  // Maximum output speed 50
 5780              		.loc 2 2624 5
 5781 0134 104B     		ldr	r3, .L293+8
 5782 0136 1B68     		ldr	r3, [r3]
 5783 0138 0F4A     		ldr	r2, .L293+8
 5784 013a 43F04073 		orr	r3, r3, #50331648
 5785 013e 1360     		str	r3, [r2]
2625:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF6, 0b00 << GPIO_CRL_CNF6_Pos);    // Output Push pull
 5786              		.loc 2 2625 5
 5787 0140 0D4B     		ldr	r3, .L293+8
 5788 0142 1B68     		ldr	r3, [r3]
 5789 0144 0C4A     		ldr	r2, .L293+8
 5790 0146 23F04063 		bic	r3, r3, #201326592
 5791 014a 1360     		str	r3, [r2]
2626:Core/Src/stm32f103xx_CMSIS.c ****     // MOSI - PA7:
2627:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE7, 0b11 << GPIO_CRL_MODE7_Pos);  // Maximum output speed 50
 5792              		.loc 2 2627 5
 5793 014c 0A4B     		ldr	r3, .L293+8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 176


 5794 014e 1B68     		ldr	r3, [r3]
 5795 0150 094A     		ldr	r2, .L293+8
 5796 0152 43F04053 		orr	r3, r3, #805306368
 5797 0156 1360     		str	r3, [r2]
2628:Core/Src/stm32f103xx_CMSIS.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF7, 0b10 << GPIO_CRL_CNF7_Pos);    // Alternate Function outp
 5798              		.loc 2 2628 5
 5799 0158 074B     		ldr	r3, .L293+8
 5800 015a 1B68     		ldr	r3, [r3]
 5801 015c 23F04043 		bic	r3, r3, #-1073741824
 5802 0160 054A     		ldr	r2, .L293+8
 5803 0162 43F00043 		orr	r3, r3, #-2147483648
 5804 0166 1360     		str	r3, [r2]
2629:Core/Src/stm32f103xx_CMSIS.c **** }
 5805              		.loc 2 2629 1
 5806 0168 00BF     		nop
 5807 016a BD46     		mov	sp, r7
 5808              		.cfi_def_cfa_register 13
 5809              		@ sp needed
 5810 016c 80BC     		pop	{r7}
 5811              		.cfi_restore 7
 5812              		.cfi_def_cfa_offset 0
 5813 016e 7047     		bx	lr
 5814              	.L294:
 5815              		.align	2
 5816              	.L293:
 5817 0170 00100240 		.word	1073876992
 5818 0174 00300140 		.word	1073819648
 5819 0178 00080140 		.word	1073809408
 5820              		.cfi_endproc
 5821              	.LFE106:
 5823              		.section	.text.CMSIS_SPI_Data_Transmit_8BIT,"ax",%progbits
 5824              		.align	1
 5825              		.global	CMSIS_SPI_Data_Transmit_8BIT
 5826              		.syntax unified
 5827              		.thumb
 5828              		.thumb_func
 5830              	CMSIS_SPI_Data_Transmit_8BIT:
 5831              	.LFB107:
2630:Core/Src/stm32f103xx_CMSIS.c **** 
2631:Core/Src/stm32f103xx_CMSIS.c **** /**
2632:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2633:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      SPI
2634:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *SPI -  SPI
2635:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   .
2636:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2637:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2638:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2639:Core/Src/stm32f103xx_CMSIS.c ****  */
2640:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_SPI_Data_Transmit_8BIT(SPI_TypeDef* SPI, uint8_t* data, uint16_t Size_data, uint32_t Tim
 5832              		.loc 2 2640 109
 5833              		.cfi_startproc
 5834              		@ args = 0, pretend = 0, frame = 24
 5835              		@ frame_needed = 1, uses_anonymous_args = 0
 5836              		@ link register save eliminated.
 5837 0000 80B4     		push	{r7}
 5838              		.cfi_def_cfa_offset 4
 5839              		.cfi_offset 7, -4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 177


 5840 0002 87B0     		sub	sp, sp, #28
 5841              		.cfi_def_cfa_offset 32
 5842 0004 00AF     		add	r7, sp, #0
 5843              		.cfi_def_cfa_register 7
 5844 0006 F860     		str	r0, [r7, #12]
 5845 0008 B960     		str	r1, [r7, #8]
 5846 000a 3B60     		str	r3, [r7]
 5847 000c 1346     		mov	r3, r2	@ movhi
 5848 000e FB80     		strh	r3, [r7, #6]	@ movhi
2641:Core/Src/stm32f103xx_CMSIS.c ****     //(. Reference Manual . 712 Transmit-only procedure (BIDIMODE=0 RXONLY=0))
2642:Core/Src/stm32f103xx_CMSIS.c ****     if (!READ_BIT(SPI->SR, SPI_SR_BSY)) {
 5849              		.loc 2 2642 10
 5850 0010 FB68     		ldr	r3, [r7, #12]
 5851 0012 9B68     		ldr	r3, [r3, #8]
 5852 0014 03F08003 		and	r3, r3, #128
 5853              		.loc 2 2642 8
 5854 0018 002B     		cmp	r3, #0
 5855 001a 47D1     		bne	.L296
2643:Core/Src/stm32f103xx_CMSIS.c ****         //   
2644:Core/Src/stm32f103xx_CMSIS.c ****         SPI->DR = *(data);  //      
 5856              		.loc 2 2644 19
 5857 001c BB68     		ldr	r3, [r7, #8]
 5858 001e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5859 0020 1A46     		mov	r2, r3
 5860              		.loc 2 2644 17
 5861 0022 FB68     		ldr	r3, [r7, #12]
 5862 0024 DA60     		str	r2, [r3, #12]
 5863              	.LBB8:
2645:Core/Src/stm32f103xx_CMSIS.c ****         //(    TXE)
2646:Core/Src/stm32f103xx_CMSIS.c **** 
2647:Core/Src/stm32f103xx_CMSIS.c ****         for (uint16_t i = 1; i < Size_data; i++) {
 5864              		.loc 2 2647 23
 5865 0026 0123     		movs	r3, #1
 5866 0028 FB82     		strh	r3, [r7, #22]	@ movhi
 5867              		.loc 2 2647 9
 5868 002a 19E0     		b	.L297
 5869              	.L301:
2648:Core/Src/stm32f103xx_CMSIS.c ****             Timeout_counter_ms = Timeout_ms;
 5870              		.loc 2 2648 32
 5871 002c 224A     		ldr	r2, .L306
 5872 002e 3B68     		ldr	r3, [r7]
 5873 0030 1360     		str	r3, [r2]
2649:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5874              		.loc 2 2649 19
 5875 0032 05E0     		b	.L298
 5876              	.L300:
2650:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
2651:Core/Src/stm32f103xx_CMSIS.c ****                 if (!Timeout_counter_ms) {
 5877              		.loc 2 2651 21
 5878 0034 204B     		ldr	r3, .L306
 5879 0036 1B68     		ldr	r3, [r3]
 5880              		.loc 2 2651 20
 5881 0038 002B     		cmp	r3, #0
 5882 003a 01D1     		bne	.L298
2652:Core/Src/stm32f103xx_CMSIS.c ****                     return false;
 5883              		.loc 2 2652 28
 5884 003c 0023     		movs	r3, #0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 178


 5885 003e 36E0     		b	.L299
 5886              	.L298:
2649:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5887              		.loc 2 2649 21
 5888 0040 FB68     		ldr	r3, [r7, #12]
 5889 0042 9B68     		ldr	r3, [r3, #8]
 5890 0044 03F00203 		and	r3, r3, #2
2649:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5891              		.loc 2 2649 19
 5892 0048 002B     		cmp	r3, #0
 5893 004a F3D0     		beq	.L300
2653:Core/Src/stm32f103xx_CMSIS.c ****                 }
2654:Core/Src/stm32f103xx_CMSIS.c ****             }
2655:Core/Src/stm32f103xx_CMSIS.c ****             SPI->DR = *(data + i);  //    
 5894              		.loc 2 2655 30 discriminator 2
 5895 004c FB8A     		ldrh	r3, [r7, #22]
 5896 004e BA68     		ldr	r2, [r7, #8]
 5897 0050 1344     		add	r3, r3, r2
 5898              		.loc 2 2655 23 discriminator 2
 5899 0052 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5900 0054 1A46     		mov	r2, r3
 5901              		.loc 2 2655 21 discriminator 2
 5902 0056 FB68     		ldr	r3, [r7, #12]
 5903 0058 DA60     		str	r2, [r3, #12]
2647:Core/Src/stm32f103xx_CMSIS.c ****             Timeout_counter_ms = Timeout_ms;
 5904              		.loc 2 2647 46 discriminator 2
 5905 005a FB8A     		ldrh	r3, [r7, #22]
 5906 005c 0133     		adds	r3, r3, #1
 5907 005e FB82     		strh	r3, [r7, #22]	@ movhi
 5908              	.L297:
2647:Core/Src/stm32f103xx_CMSIS.c ****             Timeout_counter_ms = Timeout_ms;
 5909              		.loc 2 2647 9 discriminator 1
 5910 0060 FA8A     		ldrh	r2, [r7, #22]
 5911 0062 FB88     		ldrh	r3, [r7, #6]
 5912 0064 9A42     		cmp	r2, r3
 5913 0066 E1D3     		bcc	.L301
 5914              	.LBE8:
2656:Core/Src/stm32f103xx_CMSIS.c ****         }
2657:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 5915              		.loc 2 2657 28
 5916 0068 134A     		ldr	r2, .L306
 5917 006a 3B68     		ldr	r3, [r7]
 5918 006c 1360     		str	r3, [r2]
2658:Core/Src/stm32f103xx_CMSIS.c ****         while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5919              		.loc 2 2658 15
 5920 006e 05E0     		b	.L302
 5921              	.L303:
2659:Core/Src/stm32f103xx_CMSIS.c ****             //       
2660:Core/Src/stm32f103xx_CMSIS.c ****             // ,  TXE   1.
2661:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 5922              		.loc 2 2661 17
 5923 0070 114B     		ldr	r3, .L306
 5924 0072 1B68     		ldr	r3, [r3]
 5925              		.loc 2 2661 16
 5926 0074 002B     		cmp	r3, #0
 5927 0076 01D1     		bne	.L302
2662:Core/Src/stm32f103xx_CMSIS.c ****                 return false;
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 179


 5928              		.loc 2 2662 24
 5929 0078 0023     		movs	r3, #0
 5930 007a 18E0     		b	.L299
 5931              	.L302:
2658:Core/Src/stm32f103xx_CMSIS.c ****         while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5932              		.loc 2 2658 17
 5933 007c FB68     		ldr	r3, [r7, #12]
 5934 007e 9B68     		ldr	r3, [r3, #8]
 5935 0080 03F00203 		and	r3, r3, #2
2658:Core/Src/stm32f103xx_CMSIS.c ****         while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5936              		.loc 2 2658 15
 5937 0084 002B     		cmp	r3, #0
 5938 0086 F3D0     		beq	.L303
2663:Core/Src/stm32f103xx_CMSIS.c ****             }
2664:Core/Src/stm32f103xx_CMSIS.c ****         }
2665:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 5939              		.loc 2 2665 28
 5940 0088 0B4A     		ldr	r2, .L306
 5941 008a 3B68     		ldr	r3, [r7]
 5942 008c 1360     		str	r3, [r2]
2666:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 5943              		.loc 2 2666 15
 5944 008e 05E0     		b	.L304
 5945              	.L305:
2667:Core/Src/stm32f103xx_CMSIS.c ****             //  ,  BSY   0.
2668:Core/Src/stm32f103xx_CMSIS.c ****             //    ,    
2669:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 5946              		.loc 2 2669 17
 5947 0090 094B     		ldr	r3, .L306
 5948 0092 1B68     		ldr	r3, [r3]
 5949              		.loc 2 2669 16
 5950 0094 002B     		cmp	r3, #0
 5951 0096 01D1     		bne	.L304
2670:Core/Src/stm32f103xx_CMSIS.c ****                 return false;
 5952              		.loc 2 2670 24
 5953 0098 0023     		movs	r3, #0
 5954 009a 08E0     		b	.L299
 5955              	.L304:
2666:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 5956              		.loc 2 2666 16
 5957 009c FB68     		ldr	r3, [r7, #12]
 5958 009e 9B68     		ldr	r3, [r3, #8]
 5959 00a0 03F08003 		and	r3, r3, #128
2666:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 5960              		.loc 2 2666 15
 5961 00a4 002B     		cmp	r3, #0
 5962 00a6 F3D1     		bne	.L305
2671:Core/Src/stm32f103xx_CMSIS.c ****             }
2672:Core/Src/stm32f103xx_CMSIS.c ****         }
2673:Core/Src/stm32f103xx_CMSIS.c ****         return true;
 5963              		.loc 2 2673 16
 5964 00a8 0123     		movs	r3, #1
 5965 00aa 00E0     		b	.L299
 5966              	.L296:
2674:Core/Src/stm32f103xx_CMSIS.c ****     } else {
2675:Core/Src/stm32f103xx_CMSIS.c ****         return false;
 5967              		.loc 2 2675 16
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 180


 5968 00ac 0023     		movs	r3, #0
 5969              	.L299:
2676:Core/Src/stm32f103xx_CMSIS.c ****     }
2677:Core/Src/stm32f103xx_CMSIS.c ****     // :
2678:Core/Src/stm32f103xx_CMSIS.c ****     //        "transm
2679:Core/Src/stm32f103xx_CMSIS.c **** }
 5970              		.loc 2 2679 1
 5971 00ae 1846     		mov	r0, r3
 5972 00b0 1C37     		adds	r7, r7, #28
 5973              		.cfi_def_cfa_offset 4
 5974 00b2 BD46     		mov	sp, r7
 5975              		.cfi_def_cfa_register 13
 5976              		@ sp needed
 5977 00b4 80BC     		pop	{r7}
 5978              		.cfi_restore 7
 5979              		.cfi_def_cfa_offset 0
 5980 00b6 7047     		bx	lr
 5981              	.L307:
 5982              		.align	2
 5983              	.L306:
 5984 00b8 00000000 		.word	Timeout_counter_ms
 5985              		.cfi_endproc
 5986              	.LFE107:
 5988              		.section	.text.CMSIS_SPI_Data_Transmit_16BIT,"ax",%progbits
 5989              		.align	1
 5990              		.global	CMSIS_SPI_Data_Transmit_16BIT
 5991              		.syntax unified
 5992              		.thumb
 5993              		.thumb_func
 5995              	CMSIS_SPI_Data_Transmit_16BIT:
 5996              	.LFB108:
2680:Core/Src/stm32f103xx_CMSIS.c **** 
2681:Core/Src/stm32f103xx_CMSIS.c **** /**
2682:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2683:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      SPI
2684:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *SPI -  SPI
2685:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   .
2686:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data -  16 -    . 
2687:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2688:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2689:Core/Src/stm32f103xx_CMSIS.c ****  */
2690:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_SPI_Data_Transmit_16BIT(SPI_TypeDef* SPI, uint16_t* data, uint16_t Size_data, uint32_t T
 5997              		.loc 2 2690 111
 5998              		.cfi_startproc
 5999              		@ args = 0, pretend = 0, frame = 24
 6000              		@ frame_needed = 1, uses_anonymous_args = 0
 6001              		@ link register save eliminated.
 6002 0000 80B4     		push	{r7}
 6003              		.cfi_def_cfa_offset 4
 6004              		.cfi_offset 7, -4
 6005 0002 87B0     		sub	sp, sp, #28
 6006              		.cfi_def_cfa_offset 32
 6007 0004 00AF     		add	r7, sp, #0
 6008              		.cfi_def_cfa_register 7
 6009 0006 F860     		str	r0, [r7, #12]
 6010 0008 B960     		str	r1, [r7, #8]
 6011 000a 3B60     		str	r3, [r7]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 181


 6012 000c 1346     		mov	r3, r2	@ movhi
 6013 000e FB80     		strh	r3, [r7, #6]	@ movhi
2691:Core/Src/stm32f103xx_CMSIS.c ****     //(. Reference Manual . 712 Transmit-only procedure (BIDIMODE=0 RXONLY=0))
2692:Core/Src/stm32f103xx_CMSIS.c ****     if (!READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6014              		.loc 2 2692 10
 6015 0010 FB68     		ldr	r3, [r7, #12]
 6016 0012 9B68     		ldr	r3, [r3, #8]
 6017 0014 03F08003 		and	r3, r3, #128
 6018              		.loc 2 2692 8
 6019 0018 002B     		cmp	r3, #0
 6020 001a 48D1     		bne	.L309
2693:Core/Src/stm32f103xx_CMSIS.c ****         //   
2694:Core/Src/stm32f103xx_CMSIS.c ****         SPI->DR = *(data);  //      
 6021              		.loc 2 2694 19
 6022 001c BB68     		ldr	r3, [r7, #8]
 6023 001e 1B88     		ldrh	r3, [r3]
 6024 0020 1A46     		mov	r2, r3
 6025              		.loc 2 2694 17
 6026 0022 FB68     		ldr	r3, [r7, #12]
 6027 0024 DA60     		str	r2, [r3, #12]
 6028              	.LBB9:
2695:Core/Src/stm32f103xx_CMSIS.c ****         //(    TXE)
2696:Core/Src/stm32f103xx_CMSIS.c **** 
2697:Core/Src/stm32f103xx_CMSIS.c ****         for (uint16_t i = 1; i < Size_data; i++) {
 6029              		.loc 2 2697 23
 6030 0026 0123     		movs	r3, #1
 6031 0028 FB82     		strh	r3, [r7, #22]	@ movhi
 6032              		.loc 2 2697 9
 6033 002a 1AE0     		b	.L310
 6034              	.L314:
2698:Core/Src/stm32f103xx_CMSIS.c ****             Timeout_counter_ms = Timeout_ms;
 6035              		.loc 2 2698 32
 6036 002c 234A     		ldr	r2, .L319
 6037 002e 3B68     		ldr	r3, [r7]
 6038 0030 1360     		str	r3, [r2]
2699:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6039              		.loc 2 2699 19
 6040 0032 05E0     		b	.L311
 6041              	.L313:
2700:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
2701:Core/Src/stm32f103xx_CMSIS.c ****                 if (!Timeout_counter_ms) {
 6042              		.loc 2 2701 21
 6043 0034 214B     		ldr	r3, .L319
 6044 0036 1B68     		ldr	r3, [r3]
 6045              		.loc 2 2701 20
 6046 0038 002B     		cmp	r3, #0
 6047 003a 01D1     		bne	.L311
2702:Core/Src/stm32f103xx_CMSIS.c ****                     return false;
 6048              		.loc 2 2702 28
 6049 003c 0023     		movs	r3, #0
 6050 003e 37E0     		b	.L312
 6051              	.L311:
2699:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6052              		.loc 2 2699 21
 6053 0040 FB68     		ldr	r3, [r7, #12]
 6054 0042 9B68     		ldr	r3, [r3, #8]
 6055 0044 03F00203 		and	r3, r3, #2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 182


2699:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6056              		.loc 2 2699 19
 6057 0048 002B     		cmp	r3, #0
 6058 004a F3D0     		beq	.L313
2703:Core/Src/stm32f103xx_CMSIS.c ****                 }
2704:Core/Src/stm32f103xx_CMSIS.c ****             }
2705:Core/Src/stm32f103xx_CMSIS.c ****             SPI->DR = *(data + i);  //    
 6059              		.loc 2 2705 30 discriminator 2
 6060 004c FB8A     		ldrh	r3, [r7, #22]
 6061 004e 5B00     		lsls	r3, r3, #1
 6062 0050 BA68     		ldr	r2, [r7, #8]
 6063 0052 1344     		add	r3, r3, r2
 6064              		.loc 2 2705 23 discriminator 2
 6065 0054 1B88     		ldrh	r3, [r3]
 6066 0056 1A46     		mov	r2, r3
 6067              		.loc 2 2705 21 discriminator 2
 6068 0058 FB68     		ldr	r3, [r7, #12]
 6069 005a DA60     		str	r2, [r3, #12]
2697:Core/Src/stm32f103xx_CMSIS.c ****             Timeout_counter_ms = Timeout_ms;
 6070              		.loc 2 2697 46 discriminator 2
 6071 005c FB8A     		ldrh	r3, [r7, #22]
 6072 005e 0133     		adds	r3, r3, #1
 6073 0060 FB82     		strh	r3, [r7, #22]	@ movhi
 6074              	.L310:
2697:Core/Src/stm32f103xx_CMSIS.c ****             Timeout_counter_ms = Timeout_ms;
 6075              		.loc 2 2697 9 discriminator 1
 6076 0062 FA8A     		ldrh	r2, [r7, #22]
 6077 0064 FB88     		ldrh	r3, [r7, #6]
 6078 0066 9A42     		cmp	r2, r3
 6079 0068 E0D3     		bcc	.L314
 6080              	.LBE9:
2706:Core/Src/stm32f103xx_CMSIS.c ****         }
2707:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 6081              		.loc 2 2707 28
 6082 006a 144A     		ldr	r2, .L319
 6083 006c 3B68     		ldr	r3, [r7]
 6084 006e 1360     		str	r3, [r2]
2708:Core/Src/stm32f103xx_CMSIS.c ****         while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6085              		.loc 2 2708 15
 6086 0070 05E0     		b	.L315
 6087              	.L316:
2709:Core/Src/stm32f103xx_CMSIS.c ****             //       
2710:Core/Src/stm32f103xx_CMSIS.c ****             // ,  TXE   1.
2711:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 6088              		.loc 2 2711 17
 6089 0072 124B     		ldr	r3, .L319
 6090 0074 1B68     		ldr	r3, [r3]
 6091              		.loc 2 2711 16
 6092 0076 002B     		cmp	r3, #0
 6093 0078 01D1     		bne	.L315
2712:Core/Src/stm32f103xx_CMSIS.c ****                 return false;
 6094              		.loc 2 2712 24
 6095 007a 0023     		movs	r3, #0
 6096 007c 18E0     		b	.L312
 6097              	.L315:
2708:Core/Src/stm32f103xx_CMSIS.c ****         while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6098              		.loc 2 2708 17
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 183


 6099 007e FB68     		ldr	r3, [r7, #12]
 6100 0080 9B68     		ldr	r3, [r3, #8]
 6101 0082 03F00203 		and	r3, r3, #2
2708:Core/Src/stm32f103xx_CMSIS.c ****         while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 6102              		.loc 2 2708 15
 6103 0086 002B     		cmp	r3, #0
 6104 0088 F3D0     		beq	.L316
2713:Core/Src/stm32f103xx_CMSIS.c ****             }
2714:Core/Src/stm32f103xx_CMSIS.c ****         }
2715:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 6105              		.loc 2 2715 28
 6106 008a 0C4A     		ldr	r2, .L319
 6107 008c 3B68     		ldr	r3, [r7]
 6108 008e 1360     		str	r3, [r2]
2716:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6109              		.loc 2 2716 15
 6110 0090 05E0     		b	.L317
 6111              	.L318:
2717:Core/Src/stm32f103xx_CMSIS.c ****             //  ,  BSY   0.
2718:Core/Src/stm32f103xx_CMSIS.c ****             //    ,    
2719:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 6112              		.loc 2 2719 17
 6113 0092 0A4B     		ldr	r3, .L319
 6114 0094 1B68     		ldr	r3, [r3]
 6115              		.loc 2 2719 16
 6116 0096 002B     		cmp	r3, #0
 6117 0098 01D1     		bne	.L317
2720:Core/Src/stm32f103xx_CMSIS.c ****                 return false;
 6118              		.loc 2 2720 24
 6119 009a 0023     		movs	r3, #0
 6120 009c 08E0     		b	.L312
 6121              	.L317:
2716:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6122              		.loc 2 2716 16
 6123 009e FB68     		ldr	r3, [r7, #12]
 6124 00a0 9B68     		ldr	r3, [r3, #8]
 6125 00a2 03F08003 		and	r3, r3, #128
2716:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6126              		.loc 2 2716 15
 6127 00a6 002B     		cmp	r3, #0
 6128 00a8 F3D1     		bne	.L318
2721:Core/Src/stm32f103xx_CMSIS.c ****             }
2722:Core/Src/stm32f103xx_CMSIS.c ****         }
2723:Core/Src/stm32f103xx_CMSIS.c ****         return true;
 6129              		.loc 2 2723 16
 6130 00aa 0123     		movs	r3, #1
 6131 00ac 00E0     		b	.L312
 6132              	.L309:
2724:Core/Src/stm32f103xx_CMSIS.c ****     } else {
2725:Core/Src/stm32f103xx_CMSIS.c ****         return false;
 6133              		.loc 2 2725 16
 6134 00ae 0023     		movs	r3, #0
 6135              	.L312:
2726:Core/Src/stm32f103xx_CMSIS.c ****     }
2727:Core/Src/stm32f103xx_CMSIS.c ****     // :
2728:Core/Src/stm32f103xx_CMSIS.c ****     //        "transm
2729:Core/Src/stm32f103xx_CMSIS.c **** }
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 184


 6136              		.loc 2 2729 1
 6137 00b0 1846     		mov	r0, r3
 6138 00b2 1C37     		adds	r7, r7, #28
 6139              		.cfi_def_cfa_offset 4
 6140 00b4 BD46     		mov	sp, r7
 6141              		.cfi_def_cfa_register 13
 6142              		@ sp needed
 6143 00b6 80BC     		pop	{r7}
 6144              		.cfi_restore 7
 6145              		.cfi_def_cfa_offset 0
 6146 00b8 7047     		bx	lr
 6147              	.L320:
 6148 00ba 00BF     		.align	2
 6149              	.L319:
 6150 00bc 00000000 		.word	Timeout_counter_ms
 6151              		.cfi_endproc
 6152              	.LFE108:
 6154              		.section	.text.CMSIS_SPI_Data_Receive_8BIT,"ax",%progbits
 6155              		.align	1
 6156              		.global	CMSIS_SPI_Data_Receive_8BIT
 6157              		.syntax unified
 6158              		.thumb
 6159              		.thumb_func
 6161              	CMSIS_SPI_Data_Receive_8BIT:
 6162              	.LFB109:
2730:Core/Src/stm32f103xx_CMSIS.c **** 
2731:Core/Src/stm32f103xx_CMSIS.c **** /**
2732:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2733:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      SPI
2734:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *SPI -  SPI
2735:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,     
2736:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2737:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2738:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2739:Core/Src/stm32f103xx_CMSIS.c ****  */
2740:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_SPI_Data_Receive_8BIT(SPI_TypeDef* SPI, uint8_t* data, uint16_t Size_data, uint32_t Time
 6163              		.loc 2 2740 108
 6164              		.cfi_startproc
 6165              		@ args = 0, pretend = 0, frame = 24
 6166              		@ frame_needed = 1, uses_anonymous_args = 0
 6167              		@ link register save eliminated.
 6168 0000 80B4     		push	{r7}
 6169              		.cfi_def_cfa_offset 4
 6170              		.cfi_offset 7, -4
 6171 0002 87B0     		sub	sp, sp, #28
 6172              		.cfi_def_cfa_offset 32
 6173 0004 00AF     		add	r7, sp, #0
 6174              		.cfi_def_cfa_register 7
 6175 0006 F860     		str	r0, [r7, #12]
 6176 0008 B960     		str	r1, [r7, #8]
 6177 000a 3B60     		str	r3, [r7]
 6178 000c 1346     		mov	r3, r2	@ movhi
 6179 000e FB80     		strh	r3, [r7, #6]	@ movhi
2741:Core/Src/stm32f103xx_CMSIS.c ****     if (!READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6180              		.loc 2 2741 10
 6181 0010 FB68     		ldr	r3, [r7, #12]
 6182 0012 9B68     		ldr	r3, [r3, #8]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 185


 6183 0014 03F08003 		and	r3, r3, #128
 6184              		.loc 2 2741 8
 6185 0018 002B     		cmp	r3, #0
 6186 001a 43D1     		bne	.L322
2742:Core/Src/stm32f103xx_CMSIS.c ****         //   
2743:Core/Src/stm32f103xx_CMSIS.c **** 
2744:Core/Src/stm32f103xx_CMSIS.c ****         if (READ_BIT(SPI->SR, SPI_SR_OVR) || READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6187              		.loc 2 2744 13
 6188 001c FB68     		ldr	r3, [r7, #12]
 6189 001e 9B68     		ldr	r3, [r3, #8]
 6190 0020 03F04003 		and	r3, r3, #64
 6191              		.loc 2 2744 12
 6192 0024 002B     		cmp	r3, #0
 6193 0026 05D1     		bne	.L323
 6194              		.loc 2 2744 46 discriminator 1
 6195 0028 FB68     		ldr	r3, [r7, #12]
 6196 002a 9B68     		ldr	r3, [r3, #8]
 6197 002c 03F00103 		and	r3, r3, #1
 6198              		.loc 2 2744 43 discriminator 1
 6199 0030 002B     		cmp	r3, #0
 6200 0032 01D0     		beq	.L324
 6201              	.L323:
2745:Core/Src/stm32f103xx_CMSIS.c ****             // ..       , 
2746:Core/Src/stm32f103xx_CMSIS.c ****             //     OVR  RXNE.  
2747:Core/Src/stm32f103xx_CMSIS.c ****             //        DR.
2748:Core/Src/stm32f103xx_CMSIS.c ****             SPI->DR;
 6202              		.loc 2 2748 16
 6203 0034 FB68     		ldr	r3, [r7, #12]
 6204 0036 DB68     		ldr	r3, [r3, #12]
 6205              	.L324:
 6206              	.LBB10:
2749:Core/Src/stm32f103xx_CMSIS.c ****         }
2750:Core/Src/stm32f103xx_CMSIS.c **** 
2751:Core/Src/stm32f103xx_CMSIS.c ****         //   
2752:Core/Src/stm32f103xx_CMSIS.c ****         for (uint16_t i = 0; i < Size_data; i++) {
 6207              		.loc 2 2752 23
 6208 0038 0023     		movs	r3, #0
 6209 003a FB82     		strh	r3, [r7, #22]	@ movhi
 6210              		.loc 2 2752 9
 6211 003c 1CE0     		b	.L325
 6212              	.L329:
2753:Core/Src/stm32f103xx_CMSIS.c ****             SPI->DR = 0;  //  ,   8 
 6213              		.loc 2 2753 21
 6214 003e FB68     		ldr	r3, [r7, #12]
 6215 0040 0022     		movs	r2, #0
 6216 0042 DA60     		str	r2, [r3, #12]
2754:Core/Src/stm32f103xx_CMSIS.c ****             Timeout_counter_ms = Timeout_ms;
 6217              		.loc 2 2754 32
 6218 0044 1A4A     		ldr	r2, .L332
 6219 0046 3B68     		ldr	r3, [r7]
 6220 0048 1360     		str	r3, [r2]
2755:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6221              		.loc 2 2755 19
 6222 004a 05E0     		b	.L326
 6223              	.L328:
2756:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
2757:Core/Src/stm32f103xx_CMSIS.c ****                 if (!Timeout_counter_ms) {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 186


 6224              		.loc 2 2757 21
 6225 004c 184B     		ldr	r3, .L332
 6226 004e 1B68     		ldr	r3, [r3]
 6227              		.loc 2 2757 20
 6228 0050 002B     		cmp	r3, #0
 6229 0052 01D1     		bne	.L326
2758:Core/Src/stm32f103xx_CMSIS.c ****                     return false;
 6230              		.loc 2 2758 28
 6231 0054 0023     		movs	r3, #0
 6232 0056 26E0     		b	.L327
 6233              	.L326:
2755:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6234              		.loc 2 2755 21
 6235 0058 FB68     		ldr	r3, [r7, #12]
 6236 005a 9B68     		ldr	r3, [r3, #8]
 6237 005c 03F00103 		and	r3, r3, #1
2755:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6238              		.loc 2 2755 19
 6239 0060 002B     		cmp	r3, #0
 6240 0062 F3D0     		beq	.L328
2759:Core/Src/stm32f103xx_CMSIS.c ****                 }
2760:Core/Src/stm32f103xx_CMSIS.c ****             }
2761:Core/Src/stm32f103xx_CMSIS.c ****             *(data + i) = SPI->DR;  //  
 6241              		.loc 2 2761 30 discriminator 2
 6242 0064 FB68     		ldr	r3, [r7, #12]
 6243 0066 D968     		ldr	r1, [r3, #12]
 6244              		.loc 2 2761 20 discriminator 2
 6245 0068 FB8A     		ldrh	r3, [r7, #22]
 6246 006a BA68     		ldr	r2, [r7, #8]
 6247 006c 1344     		add	r3, r3, r2
 6248              		.loc 2 2761 25 discriminator 2
 6249 006e CAB2     		uxtb	r2, r1
 6250 0070 1A70     		strb	r2, [r3]
2752:Core/Src/stm32f103xx_CMSIS.c ****             SPI->DR = 0;  //  ,   8 
 6251              		.loc 2 2752 46 discriminator 2
 6252 0072 FB8A     		ldrh	r3, [r7, #22]
 6253 0074 0133     		adds	r3, r3, #1
 6254 0076 FB82     		strh	r3, [r7, #22]	@ movhi
 6255              	.L325:
2752:Core/Src/stm32f103xx_CMSIS.c ****             SPI->DR = 0;  //  ,   8 
 6256              		.loc 2 2752 9 discriminator 1
 6257 0078 FA8A     		ldrh	r2, [r7, #22]
 6258 007a FB88     		ldrh	r3, [r7, #6]
 6259 007c 9A42     		cmp	r2, r3
 6260 007e DED3     		bcc	.L329
 6261              	.LBE10:
2762:Core/Src/stm32f103xx_CMSIS.c ****         }
2763:Core/Src/stm32f103xx_CMSIS.c **** 
2764:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 6262              		.loc 2 2764 28
 6263 0080 0B4A     		ldr	r2, .L332
 6264 0082 3B68     		ldr	r3, [r7]
 6265 0084 1360     		str	r3, [r2]
2765:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6266              		.loc 2 2765 15
 6267 0086 05E0     		b	.L330
 6268              	.L331:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 187


2766:Core/Src/stm32f103xx_CMSIS.c ****             //  ,  BSY   0.
2767:Core/Src/stm32f103xx_CMSIS.c ****             //    ,    
2768:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 6269              		.loc 2 2768 17
 6270 0088 094B     		ldr	r3, .L332
 6271 008a 1B68     		ldr	r3, [r3]
 6272              		.loc 2 2768 16
 6273 008c 002B     		cmp	r3, #0
 6274 008e 01D1     		bne	.L330
2769:Core/Src/stm32f103xx_CMSIS.c ****                 return false;
 6275              		.loc 2 2769 24
 6276 0090 0023     		movs	r3, #0
 6277 0092 08E0     		b	.L327
 6278              	.L330:
2765:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6279              		.loc 2 2765 16
 6280 0094 FB68     		ldr	r3, [r7, #12]
 6281 0096 9B68     		ldr	r3, [r3, #8]
 6282 0098 03F08003 		and	r3, r3, #128
2765:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6283              		.loc 2 2765 15
 6284 009c 002B     		cmp	r3, #0
 6285 009e F3D1     		bne	.L331
2770:Core/Src/stm32f103xx_CMSIS.c ****             }
2771:Core/Src/stm32f103xx_CMSIS.c ****         }
2772:Core/Src/stm32f103xx_CMSIS.c ****         return true;
 6286              		.loc 2 2772 16
 6287 00a0 0123     		movs	r3, #1
 6288 00a2 00E0     		b	.L327
 6289              	.L322:
2773:Core/Src/stm32f103xx_CMSIS.c ****     } else {
2774:Core/Src/stm32f103xx_CMSIS.c ****         return false;
 6290              		.loc 2 2774 16
 6291 00a4 0023     		movs	r3, #0
 6292              	.L327:
2775:Core/Src/stm32f103xx_CMSIS.c ****     }
2776:Core/Src/stm32f103xx_CMSIS.c **** }
 6293              		.loc 2 2776 1
 6294 00a6 1846     		mov	r0, r3
 6295 00a8 1C37     		adds	r7, r7, #28
 6296              		.cfi_def_cfa_offset 4
 6297 00aa BD46     		mov	sp, r7
 6298              		.cfi_def_cfa_register 13
 6299              		@ sp needed
 6300 00ac 80BC     		pop	{r7}
 6301              		.cfi_restore 7
 6302              		.cfi_def_cfa_offset 0
 6303 00ae 7047     		bx	lr
 6304              	.L333:
 6305              		.align	2
 6306              	.L332:
 6307 00b0 00000000 		.word	Timeout_counter_ms
 6308              		.cfi_endproc
 6309              	.LFE109:
 6311              		.section	.text.CMSIS_SPI_Data_Receive_16BIT,"ax",%progbits
 6312              		.align	1
 6313              		.global	CMSIS_SPI_Data_Receive_16BIT
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 188


 6314              		.syntax unified
 6315              		.thumb
 6316              		.thumb_func
 6318              	CMSIS_SPI_Data_Receive_16BIT:
 6319              	.LFB110:
2777:Core/Src/stm32f103xx_CMSIS.c **** 
2778:Core/Src/stm32f103xx_CMSIS.c **** /**
2779:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2780:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      SPI
2781:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *SPI -  SPI
2782:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,     
2783:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,  16 -    
2784:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2785:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2786:Core/Src/stm32f103xx_CMSIS.c ****  */
2787:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_SPI_Data_Receive_16BIT(SPI_TypeDef* SPI, uint16_t* data, uint16_t Size_data, uint32_t Ti
 6320              		.loc 2 2787 110
 6321              		.cfi_startproc
 6322              		@ args = 0, pretend = 0, frame = 24
 6323              		@ frame_needed = 1, uses_anonymous_args = 0
 6324              		@ link register save eliminated.
 6325 0000 80B4     		push	{r7}
 6326              		.cfi_def_cfa_offset 4
 6327              		.cfi_offset 7, -4
 6328 0002 87B0     		sub	sp, sp, #28
 6329              		.cfi_def_cfa_offset 32
 6330 0004 00AF     		add	r7, sp, #0
 6331              		.cfi_def_cfa_register 7
 6332 0006 F860     		str	r0, [r7, #12]
 6333 0008 B960     		str	r1, [r7, #8]
 6334 000a 3B60     		str	r3, [r7]
 6335 000c 1346     		mov	r3, r2	@ movhi
 6336 000e FB80     		strh	r3, [r7, #6]	@ movhi
2788:Core/Src/stm32f103xx_CMSIS.c ****     if (!READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6337              		.loc 2 2788 10
 6338 0010 FB68     		ldr	r3, [r7, #12]
 6339 0012 9B68     		ldr	r3, [r3, #8]
 6340 0014 03F08003 		and	r3, r3, #128
 6341              		.loc 2 2788 8
 6342 0018 002B     		cmp	r3, #0
 6343 001a 44D1     		bne	.L335
2789:Core/Src/stm32f103xx_CMSIS.c ****         //   
2790:Core/Src/stm32f103xx_CMSIS.c **** 
2791:Core/Src/stm32f103xx_CMSIS.c ****         if (READ_BIT(SPI->SR, SPI_SR_OVR) || READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6344              		.loc 2 2791 13
 6345 001c FB68     		ldr	r3, [r7, #12]
 6346 001e 9B68     		ldr	r3, [r3, #8]
 6347 0020 03F04003 		and	r3, r3, #64
 6348              		.loc 2 2791 12
 6349 0024 002B     		cmp	r3, #0
 6350 0026 05D1     		bne	.L336
 6351              		.loc 2 2791 46 discriminator 1
 6352 0028 FB68     		ldr	r3, [r7, #12]
 6353 002a 9B68     		ldr	r3, [r3, #8]
 6354 002c 03F00103 		and	r3, r3, #1
 6355              		.loc 2 2791 43 discriminator 1
 6356 0030 002B     		cmp	r3, #0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 189


 6357 0032 01D0     		beq	.L337
 6358              	.L336:
2792:Core/Src/stm32f103xx_CMSIS.c ****             // ..       , 
2793:Core/Src/stm32f103xx_CMSIS.c ****             //     OVR  RXNE.  
2794:Core/Src/stm32f103xx_CMSIS.c ****             //        DR.
2795:Core/Src/stm32f103xx_CMSIS.c ****             SPI->DR;
 6359              		.loc 2 2795 16
 6360 0034 FB68     		ldr	r3, [r7, #12]
 6361 0036 DB68     		ldr	r3, [r3, #12]
 6362              	.L337:
 6363              	.LBB11:
2796:Core/Src/stm32f103xx_CMSIS.c ****         }
2797:Core/Src/stm32f103xx_CMSIS.c **** 
2798:Core/Src/stm32f103xx_CMSIS.c ****         //   
2799:Core/Src/stm32f103xx_CMSIS.c ****         for (uint16_t i = 0; i < Size_data; i++) {
 6364              		.loc 2 2799 23
 6365 0038 0023     		movs	r3, #0
 6366 003a FB82     		strh	r3, [r7, #22]	@ movhi
 6367              		.loc 2 2799 9
 6368 003c 1DE0     		b	.L338
 6369              	.L342:
2800:Core/Src/stm32f103xx_CMSIS.c ****             SPI->DR = 0;  //  ,   16 
 6370              		.loc 2 2800 21
 6371 003e FB68     		ldr	r3, [r7, #12]
 6372 0040 0022     		movs	r2, #0
 6373 0042 DA60     		str	r2, [r3, #12]
2801:Core/Src/stm32f103xx_CMSIS.c ****             Timeout_counter_ms = Timeout_ms;
 6374              		.loc 2 2801 32
 6375 0044 1B4A     		ldr	r2, .L345
 6376 0046 3B68     		ldr	r3, [r7]
 6377 0048 1360     		str	r3, [r2]
2802:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6378              		.loc 2 2802 19
 6379 004a 05E0     		b	.L339
 6380              	.L341:
2803:Core/Src/stm32f103xx_CMSIS.c ****                 // ,      
2804:Core/Src/stm32f103xx_CMSIS.c ****                 if (!Timeout_counter_ms) {
 6381              		.loc 2 2804 21
 6382 004c 194B     		ldr	r3, .L345
 6383 004e 1B68     		ldr	r3, [r3]
 6384              		.loc 2 2804 20
 6385 0050 002B     		cmp	r3, #0
 6386 0052 01D1     		bne	.L339
2805:Core/Src/stm32f103xx_CMSIS.c ****                     return false;
 6387              		.loc 2 2805 28
 6388 0054 0023     		movs	r3, #0
 6389 0056 27E0     		b	.L340
 6390              	.L339:
2802:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6391              		.loc 2 2802 21
 6392 0058 FB68     		ldr	r3, [r7, #12]
 6393 005a 9B68     		ldr	r3, [r3, #8]
 6394 005c 03F00103 		and	r3, r3, #1
2802:Core/Src/stm32f103xx_CMSIS.c ****             while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6395              		.loc 2 2802 19
 6396 0060 002B     		cmp	r3, #0
 6397 0062 F3D0     		beq	.L341
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 190


2806:Core/Src/stm32f103xx_CMSIS.c ****                 }
2807:Core/Src/stm32f103xx_CMSIS.c ****             }
2808:Core/Src/stm32f103xx_CMSIS.c ****             *(data + i) = SPI->DR;  //  
 6398              		.loc 2 2808 30 discriminator 2
 6399 0064 FB68     		ldr	r3, [r7, #12]
 6400 0066 D968     		ldr	r1, [r3, #12]
 6401              		.loc 2 2808 20 discriminator 2
 6402 0068 FB8A     		ldrh	r3, [r7, #22]
 6403 006a 5B00     		lsls	r3, r3, #1
 6404 006c BA68     		ldr	r2, [r7, #8]
 6405 006e 1344     		add	r3, r3, r2
 6406              		.loc 2 2808 25 discriminator 2
 6407 0070 8AB2     		uxth	r2, r1
 6408 0072 1A80     		strh	r2, [r3]	@ movhi
2799:Core/Src/stm32f103xx_CMSIS.c ****             SPI->DR = 0;  //  ,   16 
 6409              		.loc 2 2799 46 discriminator 2
 6410 0074 FB8A     		ldrh	r3, [r7, #22]
 6411 0076 0133     		adds	r3, r3, #1
 6412 0078 FB82     		strh	r3, [r7, #22]	@ movhi
 6413              	.L338:
2799:Core/Src/stm32f103xx_CMSIS.c ****             SPI->DR = 0;  //  ,   16 
 6414              		.loc 2 2799 9 discriminator 1
 6415 007a FA8A     		ldrh	r2, [r7, #22]
 6416 007c FB88     		ldrh	r3, [r7, #6]
 6417 007e 9A42     		cmp	r2, r3
 6418 0080 DDD3     		bcc	.L342
 6419              	.LBE11:
2809:Core/Src/stm32f103xx_CMSIS.c ****         }
2810:Core/Src/stm32f103xx_CMSIS.c **** 
2811:Core/Src/stm32f103xx_CMSIS.c ****         Timeout_counter_ms = Timeout_ms;
 6420              		.loc 2 2811 28
 6421 0082 0C4A     		ldr	r2, .L345
 6422 0084 3B68     		ldr	r3, [r7]
 6423 0086 1360     		str	r3, [r2]
2812:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6424              		.loc 2 2812 15
 6425 0088 05E0     		b	.L343
 6426              	.L344:
2813:Core/Src/stm32f103xx_CMSIS.c ****             //  ,  BSY   0.
2814:Core/Src/stm32f103xx_CMSIS.c ****             //    ,    
2815:Core/Src/stm32f103xx_CMSIS.c ****             if (!Timeout_counter_ms) {
 6427              		.loc 2 2815 17
 6428 008a 0A4B     		ldr	r3, .L345
 6429 008c 1B68     		ldr	r3, [r3]
 6430              		.loc 2 2815 16
 6431 008e 002B     		cmp	r3, #0
 6432 0090 01D1     		bne	.L343
2816:Core/Src/stm32f103xx_CMSIS.c ****                 return false;
 6433              		.loc 2 2816 24
 6434 0092 0023     		movs	r3, #0
 6435 0094 08E0     		b	.L340
 6436              	.L343:
2812:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6437              		.loc 2 2812 16
 6438 0096 FB68     		ldr	r3, [r7, #12]
 6439 0098 9B68     		ldr	r3, [r3, #8]
 6440 009a 03F08003 		and	r3, r3, #128
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 191


2812:Core/Src/stm32f103xx_CMSIS.c ****         while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6441              		.loc 2 2812 15
 6442 009e 002B     		cmp	r3, #0
 6443 00a0 F3D1     		bne	.L344
2817:Core/Src/stm32f103xx_CMSIS.c ****             }
2818:Core/Src/stm32f103xx_CMSIS.c ****         }
2819:Core/Src/stm32f103xx_CMSIS.c ****         return true;
 6444              		.loc 2 2819 16
 6445 00a2 0123     		movs	r3, #1
 6446 00a4 00E0     		b	.L340
 6447              	.L335:
2820:Core/Src/stm32f103xx_CMSIS.c ****     } else {
2821:Core/Src/stm32f103xx_CMSIS.c ****         return false;
 6448              		.loc 2 2821 16
 6449 00a6 0023     		movs	r3, #0
 6450              	.L340:
2822:Core/Src/stm32f103xx_CMSIS.c ****     }
2823:Core/Src/stm32f103xx_CMSIS.c **** }
 6451              		.loc 2 2823 1
 6452 00a8 1846     		mov	r0, r3
 6453 00aa 1C37     		adds	r7, r7, #28
 6454              		.cfi_def_cfa_offset 4
 6455 00ac BD46     		mov	sp, r7
 6456              		.cfi_def_cfa_register 13
 6457              		@ sp needed
 6458 00ae 80BC     		pop	{r7}
 6459              		.cfi_restore 7
 6460              		.cfi_def_cfa_offset 0
 6461 00b0 7047     		bx	lr
 6462              	.L346:
 6463 00b2 00BF     		.align	2
 6464              	.L345:
 6465 00b4 00000000 		.word	Timeout_counter_ms
 6466              		.cfi_endproc
 6467              	.LFE110:
 6469              		.section	.text.FLASH_Unlock,"ax",%progbits
 6470              		.align	1
 6471              		.global	FLASH_Unlock
 6472              		.syntax unified
 6473              		.thumb
 6474              		.thumb_func
 6476              	FLASH_Unlock:
 6477              	.LFB111:
2824:Core/Src/stm32f103xx_CMSIS.c **** 
2825:Core/Src/stm32f103xx_CMSIS.c **** /*=================================   FLASH =========================================
2826:Core/Src/stm32f103xx_CMSIS.c **** 
2827:Core/Src/stm32f103xx_CMSIS.c **** /*     FLASH*/
2828:Core/Src/stm32f103xx_CMSIS.c **** /*
2829:Core/Src/stm32f103xx_CMSIS.c **** typedef struct __attribute__((packed)) {
2830:Core/Src/stm32f103xx_CMSIS.c ****     uint8_t Data1;
2831:Core/Src/stm32f103xx_CMSIS.c ****     uint16_t Data2;
2832:Core/Src/stm32f103xx_CMSIS.c ****     uint32_t Data3;
2833:Core/Src/stm32f103xx_CMSIS.c ****     float Data4;
2834:Core/Src/stm32f103xx_CMSIS.c **** } Flash_struct;
2835:Core/Src/stm32f103xx_CMSIS.c **** 
2836:Core/Src/stm32f103xx_CMSIS.c **** Flash_struct Flash_data_STM;
2837:Core/Src/stm32f103xx_CMSIS.c **** Flash_struct Flash_data_STM1;*/
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 192


2838:Core/Src/stm32f103xx_CMSIS.c **** 
2839:Core/Src/stm32f103xx_CMSIS.c **** /*   FLASH*/
2840:Core/Src/stm32f103xx_CMSIS.c **** /*
2841:Core/Src/stm32f103xx_CMSIS.c **** Flash_data_STM.Data1 = 0x23;
2842:Core/Src/stm32f103xx_CMSIS.c **** Flash_data_STM.Data2 = 0x4567;
2843:Core/Src/stm32f103xx_CMSIS.c **** Flash_data_STM.Data3 = 0x89101112;
2844:Core/Src/stm32f103xx_CMSIS.c **** Flash_data_STM.Data4 = 3.14159f;
2845:Core/Src/stm32f103xx_CMSIS.c **** FLASH_Page_write(0x0800F000, (uint8_t*)&Flash_data_STM, sizeof(Flash_data_STM));
2846:Core/Src/stm32f103xx_CMSIS.c **** FLASH_Read_data(0x0800F000, (uint8_t*)&Flash_data_STM1, sizeof(Flash_data_STM1));
2847:Core/Src/stm32f103xx_CMSIS.c **** */
2848:Core/Src/stm32f103xx_CMSIS.c **** 
2849:Core/Src/stm32f103xx_CMSIS.c **** /**
2850:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2851:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  FLASH
2852:Core/Src/stm32f103xx_CMSIS.c ****  *    FLASH,   FLASH->KEYR  
2853:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2854:Core/Src/stm32f103xx_CMSIS.c ****  *  . .. 2.3.1 Key values(. 12)
2855:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2856:Core/Src/stm32f103xx_CMSIS.c ****  */
2857:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Unlock(void) {
 6478              		.loc 2 2857 25
 6479              		.cfi_startproc
 6480              		@ args = 0, pretend = 0, frame = 0
 6481              		@ frame_needed = 1, uses_anonymous_args = 0
 6482              		@ link register save eliminated.
 6483 0000 80B4     		push	{r7}
 6484              		.cfi_def_cfa_offset 4
 6485              		.cfi_offset 7, -4
 6486 0002 00AF     		add	r7, sp, #0
 6487              		.cfi_def_cfa_register 7
2858:Core/Src/stm32f103xx_CMSIS.c ****     FLASH->KEYR = 0x45670123;  // KEY1
 6488              		.loc 2 2858 10
 6489 0004 044B     		ldr	r3, .L348
 6490              		.loc 2 2858 17
 6491 0006 054A     		ldr	r2, .L348+4
 6492 0008 5A60     		str	r2, [r3, #4]
2859:Core/Src/stm32f103xx_CMSIS.c ****     FLASH->KEYR = 0xCDEF89AB;  // KEY2
 6493              		.loc 2 2859 10
 6494 000a 034B     		ldr	r3, .L348
 6495              		.loc 2 2859 17
 6496 000c 044A     		ldr	r2, .L348+8
 6497 000e 5A60     		str	r2, [r3, #4]
2860:Core/Src/stm32f103xx_CMSIS.c **** }
 6498              		.loc 2 2860 1
 6499 0010 00BF     		nop
 6500 0012 BD46     		mov	sp, r7
 6501              		.cfi_def_cfa_register 13
 6502              		@ sp needed
 6503 0014 80BC     		pop	{r7}
 6504              		.cfi_restore 7
 6505              		.cfi_def_cfa_offset 0
 6506 0016 7047     		bx	lr
 6507              	.L349:
 6508              		.align	2
 6509              	.L348:
 6510 0018 00200240 		.word	1073881088
 6511 001c 23016745 		.word	1164378403
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 193


 6512 0020 AB89EFCD 		.word	-839939669
 6513              		.cfi_endproc
 6514              	.LFE111:
 6516              		.section	.text.FLASH_Lock,"ax",%progbits
 6517              		.align	1
 6518              		.global	FLASH_Lock
 6519              		.syntax unified
 6520              		.thumb
 6521              		.thumb_func
 6523              	FLASH_Lock:
 6524              	.LFB112:
2861:Core/Src/stm32f103xx_CMSIS.c **** 
2862:Core/Src/stm32f103xx_CMSIS.c **** /**
2863:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2864:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  FLASH
2865:Core/Src/stm32f103xx_CMSIS.c ****  *    FLASH,   FLASH->CR, FLASH_CR_LOCK 
2866:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2867:Core/Src/stm32f103xx_CMSIS.c ****  *  . . 3.5 Flash control register (FLASH_CR)(. 26)
2868:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2869:Core/Src/stm32f103xx_CMSIS.c ****  */
2870:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Lock(void) {
 6525              		.loc 2 2870 23
 6526              		.cfi_startproc
 6527              		@ args = 0, pretend = 0, frame = 0
 6528              		@ frame_needed = 1, uses_anonymous_args = 0
 6529              		@ link register save eliminated.
 6530 0000 80B4     		push	{r7}
 6531              		.cfi_def_cfa_offset 4
 6532              		.cfi_offset 7, -4
 6533 0002 00AF     		add	r7, sp, #0
 6534              		.cfi_def_cfa_register 7
2871:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 6535              		.loc 2 2871 5
 6536 0004 044B     		ldr	r3, .L351
 6537 0006 1B69     		ldr	r3, [r3, #16]
 6538 0008 034A     		ldr	r2, .L351
 6539 000a 43F08003 		orr	r3, r3, #128
 6540 000e 1361     		str	r3, [r2, #16]
2872:Core/Src/stm32f103xx_CMSIS.c **** }
 6541              		.loc 2 2872 1
 6542 0010 00BF     		nop
 6543 0012 BD46     		mov	sp, r7
 6544              		.cfi_def_cfa_register 13
 6545              		@ sp needed
 6546 0014 80BC     		pop	{r7}
 6547              		.cfi_restore 7
 6548              		.cfi_def_cfa_offset 0
 6549 0016 7047     		bx	lr
 6550              	.L352:
 6551              		.align	2
 6552              	.L351:
 6553 0018 00200240 		.word	1073881088
 6554              		.cfi_endproc
 6555              	.LFE112:
 6557              		.section	.text.FLASH_Page_erase,"ax",%progbits
 6558              		.align	1
 6559              		.global	FLASH_Page_erase
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 194


 6560              		.syntax unified
 6561              		.thumb
 6562              		.thumb_func
 6564              	FLASH_Page_erase:
 6565              	.LFB113:
2873:Core/Src/stm32f103xx_CMSIS.c **** 
2874:Core/Src/stm32f103xx_CMSIS.c **** /**
2875:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2876:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    FLASH
2877:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2878:Core/Src/stm32f103xx_CMSIS.c ****  *  . . 2.3.4 Flash memory erase(. 15)
2879:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress -   flash
2880:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2881:Core/Src/stm32f103xx_CMSIS.c ****  */
2882:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Page_erase(uint16_t Adress) {
 6566              		.loc 2 2882 40
 6567              		.cfi_startproc
 6568              		@ args = 0, pretend = 0, frame = 8
 6569              		@ frame_needed = 1, uses_anonymous_args = 0
 6570 0000 80B5     		push	{r7, lr}
 6571              		.cfi_def_cfa_offset 8
 6572              		.cfi_offset 7, -8
 6573              		.cfi_offset 14, -4
 6574 0002 82B0     		sub	sp, sp, #8
 6575              		.cfi_def_cfa_offset 16
 6576 0004 00AF     		add	r7, sp, #0
 6577              		.cfi_def_cfa_register 7
 6578 0006 0346     		mov	r3, r0
 6579 0008 FB80     		strh	r3, [r7, #6]	@ movhi
2883:Core/Src/stm32f103xx_CMSIS.c ****     //   ,   
2884:Core/Src/stm32f103xx_CMSIS.c ****     if (READ_BIT(FLASH->CR, FLASH_CR_LOCK)) {
 6580              		.loc 2 2884 9
 6581 000a 184B     		ldr	r3, .L357
 6582 000c 1B69     		ldr	r3, [r3, #16]
 6583 000e 03F08003 		and	r3, r3, #128
 6584              		.loc 2 2884 8
 6585 0012 002B     		cmp	r3, #0
 6586 0014 01D0     		beq	.L354
2885:Core/Src/stm32f103xx_CMSIS.c ****         FLASH_Unlock();
 6587              		.loc 2 2885 9
 6588 0016 FFF7FEFF 		bl	FLASH_Unlock
 6589              	.L354:
2886:Core/Src/stm32f103xx_CMSIS.c ****     }
2887:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(FLASH->CR, FLASH_CR_PER);                //   
 6590              		.loc 2 2887 5
 6591 001a 144B     		ldr	r3, .L357
 6592 001c 1B69     		ldr	r3, [r3, #16]
 6593 001e 134A     		ldr	r2, .L357
 6594 0020 43F00203 		orr	r3, r3, #2
 6595 0024 1361     		str	r3, [r2, #16]
2888:Core/Src/stm32f103xx_CMSIS.c ****     FLASH->AR = Adress;                              //  
 6596              		.loc 2 2888 10
 6597 0026 114A     		ldr	r2, .L357
 6598              		.loc 2 2888 15
 6599 0028 FB88     		ldrh	r3, [r7, #6]
 6600 002a 5361     		str	r3, [r2, #20]
2889:Core/Src/stm32f103xx_CMSIS.c ****     SET_BIT(FLASH->CR, FLASH_CR_STRT);               //  
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 195


 6601              		.loc 2 2889 5
 6602 002c 0F4B     		ldr	r3, .L357
 6603 002e 1B69     		ldr	r3, [r3, #16]
 6604 0030 0E4A     		ldr	r2, .L357
 6605 0032 43F04003 		orr	r3, r3, #64
 6606 0036 1361     		str	r3, [r2, #16]
2890:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(FLASH->SR, FLASH_SR_BSY));       // ,   
 6607              		.loc 2 2890 11
 6608 0038 00BF     		nop
 6609              	.L355:
 6610              		.loc 2 2890 12 discriminator 1
 6611 003a 0C4B     		ldr	r3, .L357
 6612 003c DB68     		ldr	r3, [r3, #12]
 6613 003e 03F00103 		and	r3, r3, #1
 6614              		.loc 2 2890 11 discriminator 1
 6615 0042 002B     		cmp	r3, #0
 6616 0044 F9D1     		bne	.L355
2891:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(FLASH->SR, FLASH_SR_EOP) == 0);  //   
 6617              		.loc 2 2891 11
 6618 0046 00BF     		nop
 6619              	.L356:
 6620              		.loc 2 2891 12 discriminator 1
 6621 0048 084B     		ldr	r3, .L357
 6622 004a DB68     		ldr	r3, [r3, #12]
 6623 004c 03F02003 		and	r3, r3, #32
 6624              		.loc 2 2891 11 discriminator 1
 6625 0050 002B     		cmp	r3, #0
 6626 0052 F9D0     		beq	.L356
2892:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(FLASH->CR, FLASH_CR_PER);              //  .
 6627              		.loc 2 2892 5
 6628 0054 054B     		ldr	r3, .L357
 6629 0056 1B69     		ldr	r3, [r3, #16]
 6630 0058 044A     		ldr	r2, .L357
 6631 005a 23F00203 		bic	r3, r3, #2
 6632 005e 1361     		str	r3, [r2, #16]
2893:Core/Src/stm32f103xx_CMSIS.c ****     FLASH_Lock();                                    //  
 6633              		.loc 2 2893 5
 6634 0060 FFF7FEFF 		bl	FLASH_Lock
2894:Core/Src/stm32f103xx_CMSIS.c **** }
 6635              		.loc 2 2894 1
 6636 0064 00BF     		nop
 6637 0066 0837     		adds	r7, r7, #8
 6638              		.cfi_def_cfa_offset 8
 6639 0068 BD46     		mov	sp, r7
 6640              		.cfi_def_cfa_register 13
 6641              		@ sp needed
 6642 006a 80BD     		pop	{r7, pc}
 6643              	.L358:
 6644              		.align	2
 6645              	.L357:
 6646 006c 00200240 		.word	1073881088
 6647              		.cfi_endproc
 6648              	.LFE113:
 6650              		.section	.text.FLASH_Page_write,"ax",%progbits
 6651              		.align	1
 6652              		.global	FLASH_Page_write
 6653              		.syntax unified
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 196


 6654              		.thumb
 6655              		.thumb_func
 6657              	FLASH_Page_write:
 6658              	.LFB114:
2895:Core/Src/stm32f103xx_CMSIS.c **** 
2896:Core/Src/stm32f103xx_CMSIS.c **** /**
2897:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2898:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    FLASH
2899:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2900:Core/Src/stm32f103xx_CMSIS.c ****  *  . .. 2.3.3 Main Flash memory programming(. 13)
2901:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress -   flash
2902:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *Data - ,     flash
2903:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size -  ,     flash
2904:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2905:Core/Src/stm32f103xx_CMSIS.c ****  */
2906:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Page_write(uint32_t Adress, uint8_t* Data, uint16_t Size) {
 6659              		.loc 2 2906 70
 6660              		.cfi_startproc
 6661              		@ args = 0, pretend = 0, frame = 24
 6662              		@ frame_needed = 1, uses_anonymous_args = 0
 6663 0000 80B5     		push	{r7, lr}
 6664              		.cfi_def_cfa_offset 8
 6665              		.cfi_offset 7, -8
 6666              		.cfi_offset 14, -4
 6667 0002 86B0     		sub	sp, sp, #24
 6668              		.cfi_def_cfa_offset 32
 6669 0004 00AF     		add	r7, sp, #0
 6670              		.cfi_def_cfa_register 7
 6671 0006 F860     		str	r0, [r7, #12]
 6672 0008 B960     		str	r1, [r7, #8]
 6673 000a 1346     		mov	r3, r2
 6674 000c FB80     		strh	r3, [r7, #6]	@ movhi
2907:Core/Src/stm32f103xx_CMSIS.c ****     //     
2908:Core/Src/stm32f103xx_CMSIS.c ****     //   
2909:Core/Src/stm32f103xx_CMSIS.c ****     if (Size % 2) {
 6675              		.loc 2 2909 9
 6676 000e FB88     		ldrh	r3, [r7, #6]	@ movhi
 6677 0010 03F00103 		and	r3, r3, #1
 6678 0014 9BB2     		uxth	r3, r3
 6679              		.loc 2 2909 8
 6680 0016 002B     		cmp	r3, #0
 6681 0018 38D0     		beq	.L360
2910:Core/Src/stm32f103xx_CMSIS.c ****         Size = (Size / 2);         //   Half-word
 6682              		.loc 2 2910 14
 6683 001a FB88     		ldrh	r3, [r7, #6]
 6684 001c 5B08     		lsrs	r3, r3, #1
 6685 001e FB80     		strh	r3, [r7, #6]	@ movhi
2911:Core/Src/stm32f103xx_CMSIS.c ****         FLASH_Page_erase(Adress);  //   
 6686              		.loc 2 2911 9
 6687 0020 FB68     		ldr	r3, [r7, #12]
 6688 0022 9BB2     		uxth	r3, r3
 6689 0024 1846     		mov	r0, r3
 6690 0026 FFF7FEFF 		bl	FLASH_Page_erase
2912:Core/Src/stm32f103xx_CMSIS.c ****         //   ,   
2913:Core/Src/stm32f103xx_CMSIS.c ****         if (READ_BIT(FLASH->CR, FLASH_CR_LOCK)) {
 6691              		.loc 2 2913 13
 6692 002a 3B4B     		ldr	r3, .L371
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 197


 6693 002c 1B69     		ldr	r3, [r3, #16]
 6694 002e 03F08003 		and	r3, r3, #128
 6695              		.loc 2 2913 12
 6696 0032 002B     		cmp	r3, #0
 6697 0034 01D0     		beq	.L361
2914:Core/Src/stm32f103xx_CMSIS.c ****             FLASH_Unlock();
 6698              		.loc 2 2914 13
 6699 0036 FFF7FEFF 		bl	FLASH_Unlock
 6700              	.L361:
2915:Core/Src/stm32f103xx_CMSIS.c ****         }
2916:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(FLASH->CR, FLASH_CR_PG);  //   "programming"
 6701              		.loc 2 2916 9
 6702 003a 374B     		ldr	r3, .L371
 6703 003c 1B69     		ldr	r3, [r3, #16]
 6704 003e 364A     		ldr	r2, .L371
 6705 0040 43F00103 		orr	r3, r3, #1
 6706 0044 1361     		str	r3, [r2, #16]
 6707              	.LBB12:
2917:Core/Src/stm32f103xx_CMSIS.c ****         //    16 
2918:Core/Src/stm32f103xx_CMSIS.c ****         for (int i = 0; i < Size; i++) {
 6708              		.loc 2 2918 18
 6709 0046 0023     		movs	r3, #0
 6710 0048 7B61     		str	r3, [r7, #20]
 6711              		.loc 2 2918 9
 6712 004a 0DE0     		b	.L362
 6713              	.L363:
2919:Core/Src/stm32f103xx_CMSIS.c ****             *(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6714              		.loc 2 2919 64 discriminator 3
 6715 004c 7B69     		ldr	r3, [r7, #20]
 6716 004e 5B00     		lsls	r3, r3, #1
 6717 0050 BA68     		ldr	r2, [r7, #8]
 6718 0052 1344     		add	r3, r3, r2
 6719              		.loc 2 2919 37 discriminator 3
 6720 0054 7A69     		ldr	r2, [r7, #20]
 6721 0056 5200     		lsls	r2, r2, #1
 6722 0058 1146     		mov	r1, r2
 6723              		.loc 2 2919 33 discriminator 3
 6724 005a FA68     		ldr	r2, [r7, #12]
 6725 005c 0A44     		add	r2, r2, r1
 6726              		.loc 2 2919 44 discriminator 3
 6727 005e 1B88     		ldrh	r3, [r3]
 6728              		.loc 2 2919 42 discriminator 3
 6729 0060 1380     		strh	r3, [r2]	@ movhi
2918:Core/Src/stm32f103xx_CMSIS.c ****             *(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6730              		.loc 2 2918 36 discriminator 3
 6731 0062 7B69     		ldr	r3, [r7, #20]
 6732 0064 0133     		adds	r3, r3, #1
 6733 0066 7B61     		str	r3, [r7, #20]
 6734              	.L362:
2918:Core/Src/stm32f103xx_CMSIS.c ****             *(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6735              		.loc 2 2918 27 discriminator 1
 6736 0068 FB88     		ldrh	r3, [r7, #6]
2918:Core/Src/stm32f103xx_CMSIS.c ****             *(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6737              		.loc 2 2918 9 discriminator 1
 6738 006a 7A69     		ldr	r2, [r7, #20]
 6739 006c 9A42     		cmp	r2, r3
 6740 006e EDDB     		blt	.L363
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 198


 6741              	.LBE12:
2920:Core/Src/stm32f103xx_CMSIS.c ****         }
2921:Core/Src/stm32f103xx_CMSIS.c ****         //    8 
2922:Core/Src/stm32f103xx_CMSIS.c ****         *(uint16_t*)(Adress + Size * 2) = *((uint8_t*)(Data) + Size * 2);
 6742              		.loc 2 2922 69
 6743 0070 FB88     		ldrh	r3, [r7, #6]
 6744 0072 5B00     		lsls	r3, r3, #1
 6745 0074 1A46     		mov	r2, r3
 6746              		.loc 2 2922 62
 6747 0076 BB68     		ldr	r3, [r7, #8]
 6748 0078 1344     		add	r3, r3, r2
 6749              		.loc 2 2922 43
 6750 007a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 6751              		.loc 2 2922 36
 6752 007c FB88     		ldrh	r3, [r7, #6]
 6753 007e 5B00     		lsls	r3, r3, #1
 6754 0080 1946     		mov	r1, r3
 6755              		.loc 2 2922 29
 6756 0082 FB68     		ldr	r3, [r7, #12]
 6757 0084 0B44     		add	r3, r3, r1
 6758              		.loc 2 2922 43
 6759 0086 92B2     		uxth	r2, r2
 6760              		.loc 2 2922 41
 6761 0088 1A80     		strh	r2, [r3]	@ movhi
 6762 008a 2AE0     		b	.L370
 6763              	.L360:
2923:Core/Src/stm32f103xx_CMSIS.c ****     }
2924:Core/Src/stm32f103xx_CMSIS.c ****     //   
2925:Core/Src/stm32f103xx_CMSIS.c ****     else {
2926:Core/Src/stm32f103xx_CMSIS.c ****         Size = (Size / 2);         //   Half-word
 6764              		.loc 2 2926 14
 6765 008c FB88     		ldrh	r3, [r7, #6]
 6766 008e 5B08     		lsrs	r3, r3, #1
 6767 0090 FB80     		strh	r3, [r7, #6]	@ movhi
2927:Core/Src/stm32f103xx_CMSIS.c ****         FLASH_Page_erase(Adress);  //   
 6768              		.loc 2 2927 9
 6769 0092 FB68     		ldr	r3, [r7, #12]
 6770 0094 9BB2     		uxth	r3, r3
 6771 0096 1846     		mov	r0, r3
 6772 0098 FFF7FEFF 		bl	FLASH_Page_erase
2928:Core/Src/stm32f103xx_CMSIS.c ****         //   ,   
2929:Core/Src/stm32f103xx_CMSIS.c ****         if (READ_BIT(FLASH->CR, FLASH_CR_LOCK)) {
 6773              		.loc 2 2929 13
 6774 009c 1E4B     		ldr	r3, .L371
 6775 009e 1B69     		ldr	r3, [r3, #16]
 6776 00a0 03F08003 		and	r3, r3, #128
 6777              		.loc 2 2929 12
 6778 00a4 002B     		cmp	r3, #0
 6779 00a6 01D0     		beq	.L365
2930:Core/Src/stm32f103xx_CMSIS.c ****             FLASH_Unlock();
 6780              		.loc 2 2930 13
 6781 00a8 FFF7FEFF 		bl	FLASH_Unlock
 6782              	.L365:
2931:Core/Src/stm32f103xx_CMSIS.c ****         }
2932:Core/Src/stm32f103xx_CMSIS.c ****         SET_BIT(FLASH->CR, FLASH_CR_PG);  //   "programming"
 6783              		.loc 2 2932 9
 6784 00ac 1A4B     		ldr	r3, .L371
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 199


 6785 00ae 1B69     		ldr	r3, [r3, #16]
 6786 00b0 194A     		ldr	r2, .L371
 6787 00b2 43F00103 		orr	r3, r3, #1
 6788 00b6 1361     		str	r3, [r2, #16]
 6789              	.LBB13:
2933:Core/Src/stm32f103xx_CMSIS.c ****         //    16 
2934:Core/Src/stm32f103xx_CMSIS.c ****         for (int i = 0; i < Size; i++) {
 6790              		.loc 2 2934 18
 6791 00b8 0023     		movs	r3, #0
 6792 00ba 3B61     		str	r3, [r7, #16]
 6793              		.loc 2 2934 9
 6794 00bc 0DE0     		b	.L366
 6795              	.L367:
2935:Core/Src/stm32f103xx_CMSIS.c ****             *(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6796              		.loc 2 2935 64 discriminator 3
 6797 00be 3B69     		ldr	r3, [r7, #16]
 6798 00c0 5B00     		lsls	r3, r3, #1
 6799 00c2 BA68     		ldr	r2, [r7, #8]
 6800 00c4 1344     		add	r3, r3, r2
 6801              		.loc 2 2935 37 discriminator 3
 6802 00c6 3A69     		ldr	r2, [r7, #16]
 6803 00c8 5200     		lsls	r2, r2, #1
 6804 00ca 1146     		mov	r1, r2
 6805              		.loc 2 2935 33 discriminator 3
 6806 00cc FA68     		ldr	r2, [r7, #12]
 6807 00ce 0A44     		add	r2, r2, r1
 6808              		.loc 2 2935 44 discriminator 3
 6809 00d0 1B88     		ldrh	r3, [r3]
 6810              		.loc 2 2935 42 discriminator 3
 6811 00d2 1380     		strh	r3, [r2]	@ movhi
2934:Core/Src/stm32f103xx_CMSIS.c ****             *(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6812              		.loc 2 2934 36 discriminator 3
 6813 00d4 3B69     		ldr	r3, [r7, #16]
 6814 00d6 0133     		adds	r3, r3, #1
 6815 00d8 3B61     		str	r3, [r7, #16]
 6816              	.L366:
2934:Core/Src/stm32f103xx_CMSIS.c ****             *(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6817              		.loc 2 2934 27 discriminator 1
 6818 00da FB88     		ldrh	r3, [r7, #6]
2934:Core/Src/stm32f103xx_CMSIS.c ****             *(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6819              		.loc 2 2934 9 discriminator 1
 6820 00dc 3A69     		ldr	r2, [r7, #16]
 6821 00de 9A42     		cmp	r2, r3
 6822 00e0 EDDB     		blt	.L367
 6823              	.L370:
 6824              	.LBE13:
2936:Core/Src/stm32f103xx_CMSIS.c ****         }
2937:Core/Src/stm32f103xx_CMSIS.c ****     }
2938:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(FLASH->SR, FLASH_SR_BSY));
 6825              		.loc 2 2938 11
 6826 00e2 00BF     		nop
 6827              	.L368:
 6828              		.loc 2 2938 12 discriminator 1
 6829 00e4 0C4B     		ldr	r3, .L371
 6830 00e6 DB68     		ldr	r3, [r3, #12]
 6831 00e8 03F00103 		and	r3, r3, #1
 6832              		.loc 2 2938 11 discriminator 1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 200


 6833 00ec 002B     		cmp	r3, #0
 6834 00ee F9D1     		bne	.L368
2939:Core/Src/stm32f103xx_CMSIS.c ****     while (READ_BIT(FLASH->SR, FLASH_SR_EOP) == 0);
 6835              		.loc 2 2939 11
 6836 00f0 00BF     		nop
 6837              	.L369:
 6838              		.loc 2 2939 12 discriminator 1
 6839 00f2 094B     		ldr	r3, .L371
 6840 00f4 DB68     		ldr	r3, [r3, #12]
 6841 00f6 03F02003 		and	r3, r3, #32
 6842              		.loc 2 2939 11 discriminator 1
 6843 00fa 002B     		cmp	r3, #0
 6844 00fc F9D0     		beq	.L369
2940:Core/Src/stm32f103xx_CMSIS.c ****     CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 6845              		.loc 2 2940 5
 6846 00fe 064B     		ldr	r3, .L371
 6847 0100 1B69     		ldr	r3, [r3, #16]
 6848 0102 054A     		ldr	r2, .L371
 6849 0104 23F00103 		bic	r3, r3, #1
 6850 0108 1361     		str	r3, [r2, #16]
2941:Core/Src/stm32f103xx_CMSIS.c ****     FLASH_Lock();
 6851              		.loc 2 2941 5
 6852 010a FFF7FEFF 		bl	FLASH_Lock
2942:Core/Src/stm32f103xx_CMSIS.c **** }
 6853              		.loc 2 2942 1
 6854 010e 00BF     		nop
 6855 0110 1837     		adds	r7, r7, #24
 6856              		.cfi_def_cfa_offset 8
 6857 0112 BD46     		mov	sp, r7
 6858              		.cfi_def_cfa_register 13
 6859              		@ sp needed
 6860 0114 80BD     		pop	{r7, pc}
 6861              	.L372:
 6862 0116 00BF     		.align	2
 6863              	.L371:
 6864 0118 00200240 		.word	1073881088
 6865              		.cfi_endproc
 6866              	.LFE114:
 6868              		.section	.text.FLASH_Read_data,"ax",%progbits
 6869              		.align	1
 6870              		.global	FLASH_Read_data
 6871              		.syntax unified
 6872              		.thumb
 6873              		.thumb_func
 6875              	FLASH_Read_data:
 6876              	.LFB115:
2943:Core/Src/stm32f103xx_CMSIS.c **** 
2944:Core/Src/stm32f103xx_CMSIS.c **** /**
2945:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2946:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    FLASH.
2947:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2948:Core/Src/stm32f103xx_CMSIS.c ****  *  . .. 2.3.3 Main Flash memory programming(. 13)
2949:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress -   flash,    
2950:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *Data - ,     
2951:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size -  .    .
2952:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2953:Core/Src/stm32f103xx_CMSIS.c ****  */
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 201


2954:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Read_data(uint32_t Adress, uint8_t* Data, uint16_t Size) {
 6877              		.loc 2 2954 69
 6878              		.cfi_startproc
 6879              		@ args = 0, pretend = 0, frame = 24
 6880              		@ frame_needed = 1, uses_anonymous_args = 0
 6881              		@ link register save eliminated.
 6882 0000 80B4     		push	{r7}
 6883              		.cfi_def_cfa_offset 4
 6884              		.cfi_offset 7, -4
 6885 0002 87B0     		sub	sp, sp, #28
 6886              		.cfi_def_cfa_offset 32
 6887 0004 00AF     		add	r7, sp, #0
 6888              		.cfi_def_cfa_register 7
 6889 0006 F860     		str	r0, [r7, #12]
 6890 0008 B960     		str	r1, [r7, #8]
 6891 000a 1346     		mov	r3, r2
 6892 000c FB80     		strh	r3, [r7, #6]	@ movhi
2955:Core/Src/stm32f103xx_CMSIS.c ****     //     
2956:Core/Src/stm32f103xx_CMSIS.c ****     //      
2957:Core/Src/stm32f103xx_CMSIS.c ****     if (Size % 2) {
 6893              		.loc 2 2957 9
 6894 000e FB88     		ldrh	r3, [r7, #6]	@ movhi
 6895 0010 03F00103 		and	r3, r3, #1
 6896 0014 9BB2     		uxth	r3, r3
 6897              		.loc 2 2957 8
 6898 0016 002B     		cmp	r3, #0
 6899 0018 26D0     		beq	.L374
2958:Core/Src/stm32f103xx_CMSIS.c ****         Size = (Size / 2);  //   Half-word
 6900              		.loc 2 2958 14
 6901 001a FB88     		ldrh	r3, [r7, #6]
 6902 001c 5B08     		lsrs	r3, r3, #1
 6903 001e FB80     		strh	r3, [r7, #6]	@ movhi
 6904              	.LBB14:
2959:Core/Src/stm32f103xx_CMSIS.c ****         //    16 
2960:Core/Src/stm32f103xx_CMSIS.c ****         for (uint16_t i = 0; i < Size; i++) {
 6905              		.loc 2 2960 23
 6906 0020 0023     		movs	r3, #0
 6907 0022 FB82     		strh	r3, [r7, #22]	@ movhi
 6908              		.loc 2 2960 9
 6909 0024 0EE0     		b	.L375
 6910              	.L376:
2961:Core/Src/stm32f103xx_CMSIS.c ****             *((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 6911              		.loc 2 2961 62 discriminator 3
 6912 0026 FB8A     		ldrh	r3, [r7, #22]
 6913 0028 5B00     		lsls	r3, r3, #1
 6914 002a 1A46     		mov	r2, r3
 6915              		.loc 2 2961 58 discriminator 3
 6916 002c FB68     		ldr	r3, [r7, #12]
 6917 002e 1344     		add	r3, r3, r2
 6918              		.loc 2 2961 39 discriminator 3
 6919 0030 1946     		mov	r1, r3
 6920              		.loc 2 2961 31 discriminator 3
 6921 0032 FB8A     		ldrh	r3, [r7, #22]
 6922 0034 5B00     		lsls	r3, r3, #1
 6923 0036 BA68     		ldr	r2, [r7, #8]
 6924 0038 1344     		add	r3, r3, r2
 6925              		.loc 2 2961 38 discriminator 3
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 202


 6926 003a 0A88     		ldrh	r2, [r1]
 6927              		.loc 2 2961 36 discriminator 3
 6928 003c 1A80     		strh	r2, [r3]	@ movhi
2960:Core/Src/stm32f103xx_CMSIS.c ****             *((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 6929              		.loc 2 2960 41 discriminator 3
 6930 003e FB8A     		ldrh	r3, [r7, #22]
 6931 0040 0133     		adds	r3, r3, #1
 6932 0042 FB82     		strh	r3, [r7, #22]	@ movhi
 6933              	.L375:
2960:Core/Src/stm32f103xx_CMSIS.c ****             *((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 6934              		.loc 2 2960 9 discriminator 1
 6935 0044 FA8A     		ldrh	r2, [r7, #22]
 6936 0046 FB88     		ldrh	r3, [r7, #6]
 6937 0048 9A42     		cmp	r2, r3
 6938 004a ECD3     		bcc	.L376
 6939              	.LBE14:
2962:Core/Src/stm32f103xx_CMSIS.c ****         }
2963:Core/Src/stm32f103xx_CMSIS.c ****         //   8 
2964:Core/Src/stm32f103xx_CMSIS.c ****         *((uint8_t*)Data + Size * 2) = *(uint16_t*)(Adress + Size * 2);
 6940              		.loc 2 2964 67
 6941 004c FB88     		ldrh	r3, [r7, #6]
 6942 004e 5B00     		lsls	r3, r3, #1
 6943 0050 1A46     		mov	r2, r3
 6944              		.loc 2 2964 60
 6945 0052 FB68     		ldr	r3, [r7, #12]
 6946 0054 1344     		add	r3, r3, r2
 6947              		.loc 2 2964 40
 6948 0056 1A88     		ldrh	r2, [r3]
 6949              		.loc 2 2964 33
 6950 0058 FB88     		ldrh	r3, [r7, #6]
 6951 005a 5B00     		lsls	r3, r3, #1
 6952 005c 1946     		mov	r1, r3
 6953              		.loc 2 2964 26
 6954 005e BB68     		ldr	r3, [r7, #8]
 6955 0060 0B44     		add	r3, r3, r1
 6956              		.loc 2 2964 38
 6957 0062 D2B2     		uxtb	r2, r2
 6958 0064 1A70     		strb	r2, [r3]
2965:Core/Src/stm32f103xx_CMSIS.c ****     }  //      
2966:Core/Src/stm32f103xx_CMSIS.c ****     else {
2967:Core/Src/stm32f103xx_CMSIS.c ****         Size = (Size / 2);  //   Half-word
2968:Core/Src/stm32f103xx_CMSIS.c ****         //    16 
2969:Core/Src/stm32f103xx_CMSIS.c ****         for (uint16_t i = 0; i < Size; i++) {
2970:Core/Src/stm32f103xx_CMSIS.c ****             *((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
2971:Core/Src/stm32f103xx_CMSIS.c ****         }
2972:Core/Src/stm32f103xx_CMSIS.c ****     }
2973:Core/Src/stm32f103xx_CMSIS.c **** }
 6959              		.loc 2 2973 1
 6960 0066 18E0     		b	.L380
 6961              	.L374:
2967:Core/Src/stm32f103xx_CMSIS.c ****         //    16 
 6962              		.loc 2 2967 14
 6963 0068 FB88     		ldrh	r3, [r7, #6]
 6964 006a 5B08     		lsrs	r3, r3, #1
 6965 006c FB80     		strh	r3, [r7, #6]	@ movhi
 6966              	.LBB15:
2969:Core/Src/stm32f103xx_CMSIS.c ****             *((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 203


 6967              		.loc 2 2969 23
 6968 006e 0023     		movs	r3, #0
 6969 0070 BB82     		strh	r3, [r7, #20]	@ movhi
2969:Core/Src/stm32f103xx_CMSIS.c ****             *((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 6970              		.loc 2 2969 9
 6971 0072 0EE0     		b	.L378
 6972              	.L379:
2970:Core/Src/stm32f103xx_CMSIS.c ****         }
 6973              		.loc 2 2970 62 discriminator 3
 6974 0074 BB8A     		ldrh	r3, [r7, #20]
 6975 0076 5B00     		lsls	r3, r3, #1
 6976 0078 1A46     		mov	r2, r3
2970:Core/Src/stm32f103xx_CMSIS.c ****         }
 6977              		.loc 2 2970 58 discriminator 3
 6978 007a FB68     		ldr	r3, [r7, #12]
 6979 007c 1344     		add	r3, r3, r2
2970:Core/Src/stm32f103xx_CMSIS.c ****         }
 6980              		.loc 2 2970 39 discriminator 3
 6981 007e 1946     		mov	r1, r3
2970:Core/Src/stm32f103xx_CMSIS.c ****         }
 6982              		.loc 2 2970 31 discriminator 3
 6983 0080 BB8A     		ldrh	r3, [r7, #20]
 6984 0082 5B00     		lsls	r3, r3, #1
 6985 0084 BA68     		ldr	r2, [r7, #8]
 6986 0086 1344     		add	r3, r3, r2
2970:Core/Src/stm32f103xx_CMSIS.c ****         }
 6987              		.loc 2 2970 38 discriminator 3
 6988 0088 0A88     		ldrh	r2, [r1]
2970:Core/Src/stm32f103xx_CMSIS.c ****         }
 6989              		.loc 2 2970 36 discriminator 3
 6990 008a 1A80     		strh	r2, [r3]	@ movhi
2969:Core/Src/stm32f103xx_CMSIS.c ****             *((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 6991              		.loc 2 2969 41 discriminator 3
 6992 008c BB8A     		ldrh	r3, [r7, #20]
 6993 008e 0133     		adds	r3, r3, #1
 6994 0090 BB82     		strh	r3, [r7, #20]	@ movhi
 6995              	.L378:
2969:Core/Src/stm32f103xx_CMSIS.c ****             *((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 6996              		.loc 2 2969 9 discriminator 1
 6997 0092 BA8A     		ldrh	r2, [r7, #20]
 6998 0094 FB88     		ldrh	r3, [r7, #6]
 6999 0096 9A42     		cmp	r2, r3
 7000 0098 ECD3     		bcc	.L379
 7001              	.L380:
 7002              	.LBE15:
 7003              		.loc 2 2973 1
 7004 009a 00BF     		nop
 7005 009c 1C37     		adds	r7, r7, #28
 7006              		.cfi_def_cfa_offset 4
 7007 009e BD46     		mov	sp, r7
 7008              		.cfi_def_cfa_register 13
 7009              		@ sp needed
 7010 00a0 80BC     		pop	{r7}
 7011              		.cfi_restore 7
 7012              		.cfi_def_cfa_offset 0
 7013 00a2 7047     		bx	lr
 7014              		.cfi_endproc
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 204


 7015              	.LFE115:
 7017              		.text
 7018              	.Letext0:
 7019              		.file 3 "Drivers/CMSIS/stm32f103xb.h"
 7020              		.file 4 "c:\\dev_tools\\stm32_tools\\gnu-tools-for-stm32.12.3\\tools\\arm-none-eabi\\include\\mach
 7021              		.file 5 "c:\\dev_tools\\stm32_tools\\gnu-tools-for-stm32.12.3\\tools\\arm-none-eabi\\include\\sys\
 7022              		.file 6 "Core/Inc/stm32f103xx_CMSIS.h"
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 205


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f103xx_CMSIS.c
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:18     .text.__NVIC_EnableIRQ:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:23     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:73     .text.__NVIC_EnableIRQ:00000034 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:78     .text.CMSIS_Debug_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:84     .text.CMSIS_Debug_init:00000000 CMSIS_Debug_init
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:146    .text.CMSIS_Debug_init:00000050 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:153    .text.CMSIS_RCC_SystemClock_72MHz:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:159    .text.CMSIS_RCC_SystemClock_72MHz:00000000 CMSIS_RCC_SystemClock_72MHz
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:327    .text.CMSIS_RCC_SystemClock_72MHz:00000124 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:333    .text.CMSIS_SysTick_Timer_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:339    .text.CMSIS_SysTick_Timer_init:00000000 CMSIS_SysTick_Timer_init
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:403    .text.CMSIS_SysTick_Timer_init:0000005c $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:413    .bss.SysTimer_ms:00000000 SysTimer_ms
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:410    .bss.SysTimer_ms:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:420    .bss.Delay_counter_ms:00000000 Delay_counter_ms
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:417    .bss.Delay_counter_ms:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:427    .bss.Timeout_counter_ms:00000000 Timeout_counter_ms
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:424    .bss.Timeout_counter_ms:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:430    .text.Delay_ms:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:436    .text.Delay_ms:00000000 Delay_ms
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:479    .text.Delay_ms:00000024 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:484    .text.SysTick_Handler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:490    .text.SysTick_Handler:00000000 SysTick_Handler
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:546    .text.SysTick_Handler:0000003c $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:553    .text.CMSIS_PC13_OUTPUT_Push_Pull_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:559    .text.CMSIS_PC13_OUTPUT_Push_Pull_init:00000000 CMSIS_PC13_OUTPUT_Push_Pull_init
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:602    .text.CMSIS_PC13_OUTPUT_Push_Pull_init:00000034 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:608    .text.CMSIS_GPIO_MODE_Set:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:613    .text.CMSIS_GPIO_MODE_Set:00000000 CMSIS_GPIO_MODE_Set
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:711    .text.CMSIS_GPIO_SPEED_Set:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:716    .text.CMSIS_GPIO_SPEED_Set:00000000 CMSIS_GPIO_SPEED_Set
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:813    .text.CMSIS_GPIO_CNF_Set:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:818    .text.CMSIS_GPIO_CNF_Set:00000000 CMSIS_GPIO_CNF_Set
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:902    .text.CMSIS_GPIO_Reg_Set:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:907    .text.CMSIS_GPIO_Reg_Set:00000000 CMSIS_GPIO_Reg_Set
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1011   .text.CMSIS_GPIO_Reg_Set:0000008c $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1015   .text.CMSIS_GPIO_Reg_Set:0000009c $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1093   .text.CMSIS_GPIO_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1099   .text.CMSIS_GPIO_init:00000000 CMSIS_GPIO_init
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1260   .text.CMSIS_GPIO_init:000000f8 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1270   .text.CMSIS_Blink_PC13:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1276   .text.CMSIS_Blink_PC13:00000000 CMSIS_Blink_PC13
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1318   .text.CMSIS_Blink_PC13:0000002c $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1323   .text.CMSIS_PA8_MCO_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1329   .text.CMSIS_PA8_MCO_init:00000000 CMSIS_PA8_MCO_init
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1378   .text.CMSIS_PA8_MCO_init:00000040 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1384   .text.CMSIS_RCC_AFIO_enable:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1390   .text.CMSIS_RCC_AFIO_enable:00000000 CMSIS_RCC_AFIO_enable
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1420   .text.CMSIS_RCC_AFIO_enable:00000018 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1425   .text.CMSIS_AFIO_EXTICR1_B0_select:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1431   .text.CMSIS_AFIO_EXTICR1_B0_select:00000000 CMSIS_AFIO_EXTICR1_B0_select
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1462   .text.CMSIS_AFIO_EXTICR1_B0_select:0000001c $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1467   .text.CMSIS_PB0_INPUT_Pull_Down_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1473   .text.CMSIS_PB0_INPUT_Pull_Down_init:00000000 CMSIS_PB0_INPUT_Pull_Down_init
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1521   .text.CMSIS_PB0_INPUT_Pull_Down_init:0000003c $d
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 206


C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1527   .text.CMSIS_EXTI_0_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1533   .text.CMSIS_EXTI_0_init:00000000 CMSIS_EXTI_0_init
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1566   .text.CMSIS_EXTI_0_init:00000028 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1571   .text.EXTI0_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1577   .text.EXTI0_IRQHandler:00000000 EXTI0_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1607   .text.EXTI0_IRQHandler:00000018 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1612   .text.CMSIS_TIM3_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1618   .text.CMSIS_TIM3_init:00000000 CMSIS_TIM3_init
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1715   .text.CMSIS_TIM3_init:000000a0 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1721   .text.CMSIS_TIM3_PWM_CHANNEL1_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1727   .text.CMSIS_TIM3_PWM_CHANNEL1_init:00000000 CMSIS_TIM3_PWM_CHANNEL1_init
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1818   .text.CMSIS_TIM3_PWM_CHANNEL1_init:00000094 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1825   .text.CMSIS_TIM3_PWM_CHANNEL2_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1831   .text.CMSIS_TIM3_PWM_CHANNEL2_init:00000000 CMSIS_TIM3_PWM_CHANNEL2_init
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1922   .text.CMSIS_TIM3_PWM_CHANNEL2_init:00000094 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1929   .text.TIM3_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1935   .text.TIM3_IRQHandler:00000000 TIM3_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1973   .text.TIM3_IRQHandler:00000024 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1978   .text.CMSIS_TIM1_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:1984   .text.CMSIS_TIM1_init:00000000 CMSIS_TIM1_init
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2096   .text.CMSIS_TIM1_init:000000b8 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2102   .text.CMSIS_TIM1_PWM_CHANNEL1_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2108   .text.CMSIS_TIM1_PWM_CHANNEL1_init:00000000 CMSIS_TIM1_PWM_CHANNEL1_init
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2199   .text.CMSIS_TIM1_PWM_CHANNEL1_init:00000094 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2206   .text.CMSIS_TIM1_PWM_CHANNEL2_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2212   .text.CMSIS_TIM1_PWM_CHANNEL2_init:00000000 CMSIS_TIM1_PWM_CHANNEL2_init
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2303   .text.CMSIS_TIM1_PWM_CHANNEL2_init:00000094 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2310   .text.TIM1_UP_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2316   .text.TIM1_UP_IRQHandler:00000000 TIM1_UP_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2354   .text.TIM1_UP_IRQHandler:00000024 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2363   .bss.ADC_RAW_Data:00000000 ADC_RAW_Data
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2360   .bss.ADC_RAW_Data:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2366   .text.CMSIS_ADC_DMA_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2372   .text.CMSIS_ADC_DMA_init:00000000 CMSIS_ADC_DMA_init
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2679   .text.CMSIS_ADC_DMA_init:00000240 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2689   .text.ADC1_2_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2695   .text.ADC1_2_IRQHandler:00000000 ADC1_2_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2730   .text.ADC1_2_IRQHandler:0000001c $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2735   .text.DMA1_Channel1_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2741   .text.DMA1_Channel1_IRQHandler:00000000 DMA1_Channel1_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2795   .text.DMA1_Channel1_IRQHandler:00000040 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2804   .bss.husart1:00000000 husart1
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2801   .bss.husart1:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2811   .bss.husart2:00000000 husart2
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2808   .bss.husart2:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2814   .text.CMSIS_USART1_Init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2820   .text.CMSIS_USART1_Init:00000000 CMSIS_USART1_Init
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:2999   .text.CMSIS_USART1_Init:00000148 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:3006   .text.CMSIS_USART2_Init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:3012   .text.CMSIS_USART2_Init:00000000 CMSIS_USART2_Init
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:3191   .text.CMSIS_USART2_Init:00000148 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:3198   .text.USART1_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:3204   .text.USART1_IRQHandler:00000000 USART1_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:3277   .text.USART1_IRQHandler:00000054 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:3283   .text.USART2_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:3289   .text.USART2_IRQHandler:00000000 USART2_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:3362   .text.USART2_IRQHandler:00000054 $d
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 207


C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:3368   .text.CMSIS_USART_Transmit:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:3374   .text.CMSIS_USART_Transmit:00000000 CMSIS_USART_Transmit
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:3486   .text.CMSIS_USART_Transmit:00000080 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:3491   .text.CMSIS_I2C_Reset:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:3497   .text.CMSIS_I2C_Reset:00000000 CMSIS_I2C_Reset
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:3560   .text.CMSIS_I2C_Init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:3566   .text.CMSIS_I2C_Init:00000000 CMSIS_I2C_Init
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:3843   .text.CMSIS_I2C_Init:000001fc $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:3851   .text.CMSIS_I2C_Adress_Device_Scan:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:3857   .text.CMSIS_I2C_Adress_Device_Scan:00000000 CMSIS_I2C_Adress_Device_Scan
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:4067   .text.CMSIS_I2C_Adress_Device_Scan:00000134 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:4073   .text.CMSIS_I2C_Data_Transmit:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:4079   .text.CMSIS_I2C_Data_Transmit:00000000 CMSIS_I2C_Data_Transmit
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:4382   .text.CMSIS_I2C_Data_Transmit:000001ac $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:4388   .text.CMSIS_I2C_Data_Receive:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:4394   .text.CMSIS_I2C_Data_Receive:00000000 CMSIS_I2C_Data_Receive
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:4734   .text.CMSIS_I2C_Data_Receive:000001e8 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:4740   .text.CMSIS_I2C_MemWrite:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:4746   .text.CMSIS_I2C_MemWrite:00000000 CMSIS_I2C_MemWrite
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:5108   .text.CMSIS_I2C_MemWrite:00000210 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:5114   .text.CMSIS_I2C_MemRead:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:5120   .text.CMSIS_I2C_MemRead:00000000 CMSIS_I2C_MemRead
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:5517   .text.CMSIS_I2C_MemRead:00000240 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:5521   .text.CMSIS_I2C_MemRead:00000248 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:5611   .text.CMSIS_SPI1_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:5617   .text.CMSIS_SPI1_init:00000000 CMSIS_SPI1_init
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:5817   .text.CMSIS_SPI1_init:00000170 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:5824   .text.CMSIS_SPI_Data_Transmit_8BIT:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:5830   .text.CMSIS_SPI_Data_Transmit_8BIT:00000000 CMSIS_SPI_Data_Transmit_8BIT
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:5984   .text.CMSIS_SPI_Data_Transmit_8BIT:000000b8 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:5989   .text.CMSIS_SPI_Data_Transmit_16BIT:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:5995   .text.CMSIS_SPI_Data_Transmit_16BIT:00000000 CMSIS_SPI_Data_Transmit_16BIT
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:6150   .text.CMSIS_SPI_Data_Transmit_16BIT:000000bc $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:6155   .text.CMSIS_SPI_Data_Receive_8BIT:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:6161   .text.CMSIS_SPI_Data_Receive_8BIT:00000000 CMSIS_SPI_Data_Receive_8BIT
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:6307   .text.CMSIS_SPI_Data_Receive_8BIT:000000b0 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:6312   .text.CMSIS_SPI_Data_Receive_16BIT:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:6318   .text.CMSIS_SPI_Data_Receive_16BIT:00000000 CMSIS_SPI_Data_Receive_16BIT
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:6465   .text.CMSIS_SPI_Data_Receive_16BIT:000000b4 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:6470   .text.FLASH_Unlock:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:6476   .text.FLASH_Unlock:00000000 FLASH_Unlock
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:6510   .text.FLASH_Unlock:00000018 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:6517   .text.FLASH_Lock:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:6523   .text.FLASH_Lock:00000000 FLASH_Lock
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:6553   .text.FLASH_Lock:00000018 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:6558   .text.FLASH_Page_erase:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:6564   .text.FLASH_Page_erase:00000000 FLASH_Page_erase
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:6646   .text.FLASH_Page_erase:0000006c $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:6651   .text.FLASH_Page_write:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:6657   .text.FLASH_Page_write:00000000 FLASH_Page_write
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:6864   .text.FLASH_Page_write:00000118 $d
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:6869   .text.FLASH_Read_data:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s:6875   .text.FLASH_Read_data:00000000 FLASH_Read_data
                           .group:00000000 wm4.0.57948b105342b2a9a91afe6dac72b4ef
                           .group:00000000 wm4.stm32f1xx.h.39.208bb8a61c892b7c37d899c49a031330
                           .group:00000000 wm4.stm32f103xb.h.38.ec967d5ad9d3269cb0788eebda048e38
                           .group:00000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\cc8FbckR.s 			page 208


                           .group:00000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.4d5822004c01a829a975260e854b5f8e
                           .group:00000000 wm4.core_cm3.h.66.fc46cac19810db8f98d67da7ef88f42c
                           .group:00000000 wm4.cmsis_gcc.h.26.4f5798e999d5690b80e6ded3ecc94b37
                           .group:00000000 wm4.core_cm3.h.127.f4474120f1a7524deb56f9d74ff175da
                           .group:00000000 wm4.stm32f103xb.h.573.10249aa7473ca93be896fed94046a725
                           .group:00000000 wm4.stm32f1xx.h.162.96b09079a093c34dbd7f0b85cbd0ddee
                           .group:00000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461

NO UNDEFINED SYMBOLS
