/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 360 304)
	(text "reg_delay_81L_x10" (rect 5 0 100 12)(font "Arial" ))
	(text "inst" (rect 16 216 33 228)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 27 35 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 192)
		(input)
		(text "reg10_in[DATA_WIDTH-1..0]" (rect 0 0 141 12)(font "Arial" ))
		(text "reg10_in[DATA_WIDTH-1..0]" (rect 21 187 162 199)(font "Arial" ))
		(line (pt 0 192)(pt 16 192)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "reg1_in[DATA_WIDTH-1..0]" (rect 0 0 135 12)(font "Arial" ))
		(text "reg1_in[DATA_WIDTH-1..0]" (rect 21 43 156 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "reg2_in[DATA_WIDTH-1..0]" (rect 0 0 135 12)(font "Arial" ))
		(text "reg2_in[DATA_WIDTH-1..0]" (rect 21 59 156 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "reg3_in[DATA_WIDTH-1..0]" (rect 0 0 135 12)(font "Arial" ))
		(text "reg3_in[DATA_WIDTH-1..0]" (rect 21 75 156 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "reg4_in[DATA_WIDTH-1..0]" (rect 0 0 135 12)(font "Arial" ))
		(text "reg4_in[DATA_WIDTH-1..0]" (rect 21 91 156 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "reg5_in[DATA_WIDTH-1..0]" (rect 0 0 135 12)(font "Arial" ))
		(text "reg5_in[DATA_WIDTH-1..0]" (rect 21 107 156 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "reg6_in[DATA_WIDTH-1..0]" (rect 0 0 135 12)(font "Arial" ))
		(text "reg6_in[DATA_WIDTH-1..0]" (rect 21 123 156 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "reg7_in[DATA_WIDTH-1..0]" (rect 0 0 135 12)(font "Arial" ))
		(text "reg7_in[DATA_WIDTH-1..0]" (rect 21 139 156 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "reg8_in[DATA_WIDTH-1..0]" (rect 0 0 135 12)(font "Arial" ))
		(text "reg8_in[DATA_WIDTH-1..0]" (rect 21 155 156 167)(font "Arial" ))
		(line (pt 0 160)(pt 16 160)(line_width 3))
	)
	(port
		(pt 0 176)
		(input)
		(text "reg9_in[DATA_WIDTH-1..0]" (rect 0 0 135 12)(font "Arial" ))
		(text "reg9_in[DATA_WIDTH-1..0]" (rect 21 171 156 183)(font "Arial" ))
		(line (pt 0 176)(pt 16 176)(line_width 3))
	)
	(port
		(pt 296 192)
		(output)
		(text "reg10_out[DATA_WIDTH-1..0]" (rect -56 0 92 12)(font "Arial" ))
		(text "reg10_out[DATA_WIDTH-1..0]" (rect 150 187 275 199)(font "Arial" ))
		(line (pt 296 192)(pt 280 192)(line_width 3))
	)
	(port
		(pt 296 48)
		(output)
		(text "reg1_out[DATA_WIDTH-1..0]" (rect -56 0 86 12)(font "Arial" ))
		(text "reg1_out[DATA_WIDTH-1..0]" (rect 155 43 275 55)(font "Arial" ))
		(line (pt 296 48)(pt 280 48)(line_width 3))
	)
	(port
		(pt 296 64)
		(output)
		(text "reg2_out[DATA_WIDTH-1..0]" (rect -56 0 86 12)(font "Arial" ))
		(text "reg2_out[DATA_WIDTH-1..0]" (rect 155 59 275 71)(font "Arial" ))
		(line (pt 296 64)(pt 280 64)(line_width 3))
	)
	(port
		(pt 296 80)
		(output)
		(text "reg3_out[DATA_WIDTH-1..0]" (rect -56 0 86 12)(font "Arial" ))
		(text "reg3_out[DATA_WIDTH-1..0]" (rect 155 75 275 87)(font "Arial" ))
		(line (pt 296 80)(pt 280 80)(line_width 3))
	)
	(port
		(pt 296 96)
		(output)
		(text "reg4_out[DATA_WIDTH-1..0]" (rect -56 0 86 12)(font "Arial" ))
		(text "reg4_out[DATA_WIDTH-1..0]" (rect 155 91 275 103)(font "Arial" ))
		(line (pt 296 96)(pt 280 96)(line_width 3))
	)
	(port
		(pt 296 112)
		(output)
		(text "reg5_out[DATA_WIDTH-1..0]" (rect -56 0 86 12)(font "Arial" ))
		(text "reg5_out[DATA_WIDTH-1..0]" (rect 155 107 275 119)(font "Arial" ))
		(line (pt 296 112)(pt 280 112)(line_width 3))
	)
	(port
		(pt 296 128)
		(output)
		(text "reg6_out[DATA_WIDTH-1..0]" (rect -56 0 86 12)(font "Arial" ))
		(text "reg6_out[DATA_WIDTH-1..0]" (rect 155 123 275 135)(font "Arial" ))
		(line (pt 296 128)(pt 280 128)(line_width 3))
	)
	(port
		(pt 296 144)
		(output)
		(text "reg7_out[DATA_WIDTH-1..0]" (rect -56 0 86 12)(font "Arial" ))
		(text "reg7_out[DATA_WIDTH-1..0]" (rect 155 139 275 151)(font "Arial" ))
		(line (pt 296 144)(pt 280 144)(line_width 3))
	)
	(port
		(pt 296 160)
		(output)
		(text "reg8_out[DATA_WIDTH-1..0]" (rect -56 0 86 12)(font "Arial" ))
		(text "reg8_out[DATA_WIDTH-1..0]" (rect 155 155 275 167)(font "Arial" ))
		(line (pt 296 160)(pt 280 160)(line_width 3))
	)
	(port
		(pt 296 176)
		(output)
		(text "reg9_out[DATA_WIDTH-1..0]" (rect -56 0 86 12)(font "Arial" ))
		(text "reg9_out[DATA_WIDTH-1..0]" (rect 155 171 275 183)(font "Arial" ))
		(line (pt 296 176)(pt 280 176)(line_width 3))
	)
	(parameter
		"DATA_WIDTH"
		"18"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 280 216))
	)
	(annotation_block (parameter)(rect 368 -24 560 16))
)
