{"Source Block": ["hdl/library/data_offload/data_offload.v@191:201@HdlIdDef", "  assign src_clk = s_axis_aclk;\n  assign dst_clk = m_axis_aclk;\n\n  // internal registers\n\n  reg        src_wr_last_int_s;\n  reg [33:0] src_data_counter = 0;\n  reg        dst_mem_valid_d = 1'b0;\n\n  generate\n  if (TX_OR_RXN_PATH) begin\n"], "Clone Blocks": [["hdl/library/data_offload/data_offload.v@192:202", "  assign dst_clk = m_axis_aclk;\n\n  // internal registers\n\n  reg        src_wr_last_int_s;\n  reg [33:0] src_data_counter = 0;\n  reg        dst_mem_valid_d = 1'b0;\n\n  generate\n  if (TX_OR_RXN_PATH) begin\n    assign src_wr_last_s = s_axis_last;\n"], ["hdl/library/data_offload/data_offload.v@193:203", "\n  // internal registers\n\n  reg        src_wr_last_int_s;\n  reg [33:0] src_data_counter = 0;\n  reg        dst_mem_valid_d = 1'b0;\n\n  generate\n  if (TX_OR_RXN_PATH) begin\n    assign src_wr_last_s = s_axis_last;\n    assign src_wr_tkeep_s = s_axis_tkeep;\n"], ["hdl/library/data_offload/data_offload.v@187:197", "  wire  [33:0]                                src_wr_last_beat_s;\n\n  wire                                        int_not_full;\n\n  assign src_clk = s_axis_aclk;\n  assign dst_clk = m_axis_aclk;\n\n  // internal registers\n\n  reg        src_wr_last_int_s;\n  reg [33:0] src_data_counter = 0;\n"]], "Diff Content": {"Delete": [[196, "  reg        src_wr_last_int_s;\n"]], "Add": []}}