{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679431943935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679431943936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 21 14:52:23 2023 " "Processing started: Tue Mar 21 14:52:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679431943936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1679431943936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1679431943936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1679431944343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1679431944343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679431952582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679431952582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679431952584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679431952584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arith_alu.sv 8 8 " "Found 8 design units, including 8 entities, in source file arith_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arith_alu " "Found entity 1: arith_alu" {  } { { "arith_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679431952587 ""} { "Info" "ISGN_ENTITY_NAME" "2 resultado " "Found entity 2: resultado" {  } { { "arith_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679431952587 ""} { "Info" "ISGN_ENTITY_NAME" "3 n_bit_substractor " "Found entity 3: n_bit_substractor" {  } { { "arith_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679431952587 ""} { "Info" "ISGN_ENTITY_NAME" "4 n_bit_adder " "Found entity 4: n_bit_adder" {  } { { "arith_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679431952587 ""} { "Info" "ISGN_ENTITY_NAME" "5 n_bit_adder_sub " "Found entity 5: n_bit_adder_sub" {  } { { "arith_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679431952587 ""} { "Info" "ISGN_ENTITY_NAME" "6 full_adder " "Found entity 6: full_adder" {  } { { "arith_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679431952587 ""} { "Info" "ISGN_ENTITY_NAME" "7 n_bit_compare " "Found entity 7: n_bit_compare" {  } { { "arith_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679431952587 ""} { "Info" "ISGN_ENTITY_NAME" "8 bit_compare " "Found entity 8: bit_compare" {  } { { "arith_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679431952587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679431952587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_alu.sv 6 6 " "Found 6 design units, including 6 entities, in source file logic_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_alu " "Found entity 1: logic_alu" {  } { { "logic_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/logic_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679431952589 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate " "Found entity 2: and_gate" {  } { { "logic_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/logic_alu.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679431952589 ""} { "Info" "ISGN_ENTITY_NAME" "3 or_gate " "Found entity 3: or_gate" {  } { { "logic_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/logic_alu.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679431952589 ""} { "Info" "ISGN_ENTITY_NAME" "4 xor_gate " "Found entity 4: xor_gate" {  } { { "logic_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/logic_alu.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679431952589 ""} { "Info" "ISGN_ENTITY_NAME" "5 shiftR_gate " "Found entity 5: shiftR_gate" {  } { { "logic_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/logic_alu.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679431952589 ""} { "Info" "ISGN_ENTITY_NAME" "6 shiftL_gate " "Found entity 6: shiftL_gate" {  } { { "logic_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/logic_alu.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679431952589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679431952589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "multiplexor.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/multiplexor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679431952591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679431952591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.sv 1 1 " "Found 1 design units, including 1 entities, in source file calculadora.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Found entity 1: calculadora" {  } { { "calculadora.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/calculadora.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679431952594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679431952594 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_and alu_tb.sv(10) " "Verilog HDL Implicit Net warning at alu_tb.sv(10): created implicit net for \"r_and\"" {  } { { "alu_tb.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu_tb.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1679431952595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_or alu_tb.sv(10) " "Verilog HDL Implicit Net warning at alu_tb.sv(10): created implicit net for \"r_or\"" {  } { { "alu_tb.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu_tb.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1679431952595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_xor alu_tb.sv(10) " "Verilog HDL Implicit Net warning at alu_tb.sv(10): created implicit net for \"r_xor\"" {  } { { "alu_tb.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu_tb.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1679431952595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_shiftR alu_tb.sv(10) " "Verilog HDL Implicit Net warning at alu_tb.sv(10): created implicit net for \"r_shiftR\"" {  } { { "alu_tb.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu_tb.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1679431952595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_shiftL alu_tb.sv(10) " "Verilog HDL Implicit Net warning at alu_tb.sv(10): created implicit net for \"r_shiftL\"" {  } { { "alu_tb.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu_tb.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1679431952595 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1679431952633 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resultado_aux alu.sv(4) " "Verilog HDL or VHDL warning at alu.sv(4): object \"resultado_aux\" assigned a value but never read" {  } { { "alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1679431952633 "|alu"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cout_aux alu.sv(5) " "Verilog HDL warning at alu.sv(5): object cout_aux used but never assigned" {  } { { "alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1679431952633 "|alu"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "neg_aux alu.sv(5) " "Verilog HDL warning at alu.sv(5): object neg_aux used but never assigned" {  } { { "alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1679431952633 "|alu"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "zero_aux alu.sv(5) " "Verilog HDL warning at alu.sv(5): object zero_aux used but never assigned" {  } { { "alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1679431952633 "|alu"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "overflow_aux alu.sv(5) " "Verilog HDL warning at alu.sv(5): object overflow_aux used but never assigned" {  } { { "alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1679431952633 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resultado_s alu.sv(18) " "Verilog HDL Always Construct warning at alu.sv(18): variable \"resultado_s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1679431952634 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resultado_r alu.sv(22) " "Verilog HDL Always Construct warning at alu.sv(22): variable \"resultado_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1679431952634 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_and alu.sv(26) " "Verilog HDL Always Construct warning at alu.sv(26): variable \"r_and\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1679431952634 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_or alu.sv(29) " "Verilog HDL Always Construct warning at alu.sv(29): variable \"r_or\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1679431952634 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_xor alu.sv(32) " "Verilog HDL Always Construct warning at alu.sv(32): variable \"r_xor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1679431952634 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_shiftR alu.sv(35) " "Verilog HDL Always Construct warning at alu.sv(35): variable \"r_shiftR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1679431952634 "|alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_shiftL alu.sv(38) " "Verilog HDL Always Construct warning at alu.sv(38): variable \"r_shiftL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1679431952635 "|alu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cout_aux 0 alu.sv(5) " "Net \"cout_aux\" at alu.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1679431952635 "|alu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "neg_aux 0 alu.sv(5) " "Net \"neg_aux\" at alu.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1679431952635 "|alu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zero_aux 0 alu.sv(5) " "Net \"zero_aux\" at alu.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1679431952635 "|alu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "overflow_aux 0 alu.sv(5) " "Net \"overflow_aux\" at alu.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1679431952635 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_alu logic_alu:LU " "Elaborating entity \"logic_alu\" for hierarchy \"logic_alu:LU\"" {  } { { "alu.sv" "LU" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679431952642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate logic_alu:LU\|and_gate:u1 " "Elaborating entity \"and_gate\" for hierarchy \"logic_alu:LU\|and_gate:u1\"" {  } { { "logic_alu.sv" "u1" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/logic_alu.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679431952643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate logic_alu:LU\|or_gate:u2 " "Elaborating entity \"or_gate\" for hierarchy \"logic_alu:LU\|or_gate:u2\"" {  } { { "logic_alu.sv" "u2" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/logic_alu.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679431952644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate logic_alu:LU\|xor_gate:u3 " "Elaborating entity \"xor_gate\" for hierarchy \"logic_alu:LU\|xor_gate:u3\"" {  } { { "logic_alu.sv" "u3" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/logic_alu.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679431952645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftR_gate logic_alu:LU\|shiftR_gate:u4 " "Elaborating entity \"shiftR_gate\" for hierarchy \"logic_alu:LU\|shiftR_gate:u4\"" {  } { { "logic_alu.sv" "u4" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/logic_alu.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679431952645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftL_gate logic_alu:LU\|shiftL_gate:u5 " "Elaborating entity \"shiftL_gate\" for hierarchy \"logic_alu:LU\|shiftL_gate:u5\"" {  } { { "logic_alu.sv" "u5" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/logic_alu.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679431952646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arith_alu arith_alu:AUS " "Elaborating entity \"arith_alu\" for hierarchy \"arith_alu:AUS\"" {  } { { "alu.sv" "AUS" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679431952647 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "answerp arith_alu.sv(37) " "Verilog HDL Always Construct warning at arith_alu.sv(37): inferring latch(es) for variable \"answerp\", which holds its previous value in one or more paths through the always construct" {  } { { "arith_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1679431952648 "|alu|arith_alu:AU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout_a arith_alu.sv(37) " "Verilog HDL Always Construct warning at arith_alu.sv(37): inferring latch(es) for variable \"cout_a\", which holds its previous value in one or more paths through the always construct" {  } { { "arith_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1679431952648 "|alu|arith_alu:AU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "neg_a arith_alu.sv(37) " "Verilog HDL Always Construct warning at arith_alu.sv(37): inferring latch(es) for variable \"neg_a\", which holds its previous value in one or more paths through the always construct" {  } { { "arith_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1679431952648 "|alu|arith_alu:AU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg_a arith_alu.sv(40) " "Inferred latch for \"neg_a\" at arith_alu.sv(40)" {  } { { "arith_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1679431952648 "|alu|arith_alu:AU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout_a arith_alu.sv(40) " "Inferred latch for \"cout_a\" at arith_alu.sv(40)" {  } { { "arith_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1679431952648 "|alu|arith_alu:AU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[0\] arith_alu.sv(40) " "Inferred latch for \"answerp\[0\]\" at arith_alu.sv(40)" {  } { { "arith_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1679431952648 "|alu|arith_alu:AU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[1\] arith_alu.sv(40) " "Inferred latch for \"answerp\[1\]\" at arith_alu.sv(40)" {  } { { "arith_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1679431952648 "|alu|arith_alu:AU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[2\] arith_alu.sv(40) " "Inferred latch for \"answerp\[2\]\" at arith_alu.sv(40)" {  } { { "arith_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1679431952648 "|alu|arith_alu:AU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[3\] arith_alu.sv(40) " "Inferred latch for \"answerp\[3\]\" at arith_alu.sv(40)" {  } { { "arith_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1679431952648 "|alu|arith_alu:AU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder arith_alu:AUS\|n_bit_adder:U0 " "Elaborating entity \"n_bit_adder\" for hierarchy \"arith_alu:AUS\|n_bit_adder:U0\"" {  } { { "arith_alu.sv" "U0" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679431952649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder_sub arith_alu:AUS\|n_bit_adder:U0\|n_bit_adder_sub:U0 " "Elaborating entity \"n_bit_adder_sub\" for hierarchy \"arith_alu:AUS\|n_bit_adder:U0\|n_bit_adder_sub:U0\"" {  } { { "arith_alu.sv" "U0" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679431952650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder arith_alu:AUS\|n_bit_adder:U0\|n_bit_adder_sub:U0\|full_adder:generate_N_bit_Adder\[0\].f " "Elaborating entity \"full_adder\" for hierarchy \"arith_alu:AUS\|n_bit_adder:U0\|n_bit_adder_sub:U0\|full_adder:generate_N_bit_Adder\[0\].f\"" {  } { { "arith_alu.sv" "generate_N_bit_Adder\[0\].f" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679431952651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_substractor arith_alu:AUS\|n_bit_substractor:U1 " "Elaborating entity \"n_bit_substractor\" for hierarchy \"arith_alu:AUS\|n_bit_substractor:U1\"" {  } { { "arith_alu.sv" "U1" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679431952653 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eq arith_alu.sv(138) " "Verilog HDL or VHDL warning at arith_alu.sv(138): object \"eq\" assigned a value but never read" {  } { { "arith_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1679431952653 "|alu|arith_alu:AU|n_bit_substractor:U1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gr arith_alu.sv(138) " "Verilog HDL or VHDL warning at arith_alu.sv(138): object \"gr\" assigned a value but never read" {  } { { "arith_alu.sv" "" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1679431952653 "|alu|arith_alu:AU|n_bit_substractor:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_compare arith_alu:AUS\|n_bit_substractor:U1\|n_bit_compare:U0 " "Elaborating entity \"n_bit_compare\" for hierarchy \"arith_alu:AUS\|n_bit_substractor:U1\|n_bit_compare:U0\"" {  } { { "arith_alu.sv" "U0" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679431952654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resultado arith_alu:AUS\|resultado:U2 " "Elaborating entity \"resultado\" for hierarchy \"arith_alu:AUS\|resultado:U2\"" {  } { { "arith_alu.sv" "U2" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679431952656 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin U1 32 1 " "Port \"cin\" on the entity instantiation of \"U1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "arith_alu.sv" "U1" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 161 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1679431952674 "|alu|arith_alu:AUS|n_bit_substractor:U1|n_bit_adder_sub:U1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin U0 32 1 " "Port \"cin\" on the entity instantiation of \"U0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "arith_alu.sv" "U0" { Text "C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv" 172 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1679431952674 "|alu|arith_alu:AUS|n_bit_adder:U0|n_bit_adder_sub:U0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1679431952714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679431952748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 21 14:52:32 2023 " "Processing ended: Tue Mar 21 14:52:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679431952748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679431952748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679431952748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1679431952748 ""}
