Analysis & Synthesis report for Processor
Wed May  8 23:28:18 2024
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: arm:arm1|controller:c|condlogic:cl|flopenr:flagreg1
 13. Parameter Settings for User Entity Instance: arm:arm1|controller:c|condlogic:cl|flopenr:flagreg0
 14. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|mux2:pcmux
 15. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|flopr:pcreg
 16. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|adder:pcadd1
 17. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|adder:pcadd2
 18. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|mux2:ra1mux
 19. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|mux2:ra2mux
 20. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|mux2:resmux
 21. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|mux2:srcbmux
 22. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|alu:ownALU
 23. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|alu:ownALU|Multiplexor:mux_1
 24. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|alu:ownALU|full_adder:adder
 25. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|alu:ownALU|substractor:tractor
 26. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|alu:ownALU|multiplier:multip
 27. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|alu:ownALU|divider:divid
 28. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|alu:ownALU|mod:moder
 29. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|alu:ownALU|and_gate:agate
 30. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|alu:ownALU|or_gate:ogate
 31. Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|alu:ownALU|xor_gate:xgate
 32. Parameter Settings for Inferred Entity Instance: arm:arm1|datapath:dp|alu:ownALU|divider:divid|lpm_divide:Div0
 33. Parameter Settings for Inferred Entity Instance: arm:arm1|datapath:dp|alu:ownALU|mod:moder|lpm_divide:Mod0
 34. Port Connectivity Checks: "arm:arm1|datapath:dp|alu:ownALU|full_adder:adder"
 35. Port Connectivity Checks: "arm:arm1|datapath:dp|alu:ownALU|Multiplexor:mux_1"
 36. Port Connectivity Checks: "arm:arm1|datapath:dp|mux2:ra1mux"
 37. Port Connectivity Checks: "arm:arm1|datapath:dp|adder:pcadd2"
 38. Port Connectivity Checks: "arm:arm1|datapath:dp|adder:pcadd1"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed May  8 23:28:18 2024          ;
; Quartus Prime Version           ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                   ; Processor                                      ;
; Top-level Entity Name           ; top                                            ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 2563                                           ;
; Total pins                      ; 67                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 3                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; Processor          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; memfiletwo.dat                   ; yes             ; User Unspecified File        ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/memfiletwo.dat             ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/alu.sv                     ;         ;
; Multiplexor.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/Multiplexor.sv             ;         ;
; Functions.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/Functions.sv               ;         ;
; arm.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/arm.sv                     ;         ;
; controller.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/controller.sv              ;         ;
; decoder.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/decoder.sv                 ;         ;
; condlogic.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/condlogic.sv               ;         ;
; datapath.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/datapath.sv                ;         ;
; regfile.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/regfile.sv                 ;         ;
; adder.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/adder.sv                   ;         ;
; extend.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/extend.sv                  ;         ;
; flopr.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/flopr.sv                   ;         ;
; mux2.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/mux2.sv                    ;         ;
; flopenr.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/flopenr.sv                 ;         ;
; top.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/top.sv                     ;         ;
; dmem.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/dmem.sv                    ;         ;
; imem.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/imem.sv                    ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc                                                                                     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                 ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                                      ;         ;
; db/lpm_divide_3dm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/db/lpm_divide_3dm.tdf      ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/db/sign_div_unsign_9nh.tdf ;         ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/db/alt_u_div_o2f.tdf       ;         ;
; db/lpm_divide_65m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/db/lpm_divide_65m.tdf      ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1930      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1621      ;
;     -- 7 input functions                    ; 2         ;
;     -- 6 input functions                    ; 1033      ;
;     -- 5 input functions                    ; 150       ;
;     -- 4 input functions                    ; 122       ;
;     -- <=3 input functions                  ; 314       ;
;                                             ;           ;
; Dedicated logic registers                   ; 2563      ;
;                                             ;           ;
; I/O pins                                    ; 67        ;
;                                             ;           ;
; Total DSP Blocks                            ; 3         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2563      ;
; Total fan-out                               ; 16283     ;
; Average fan-out                             ; 3.77      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                      ; Entity Name ; Library Name ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------+-------------+--------------+
; |top                              ; 1621 (0)            ; 2563 (0)                  ; 0                 ; 3          ; 67   ; 0            ; |top                                                     ; top         ; work         ;
;    |arm:arm1|                     ; 800 (0)             ; 515 (0)                   ; 0                 ; 3          ; 0    ; 0            ; |top|arm:arm1                                            ; arm         ; work         ;
;       |controller:c|              ; 16 (0)              ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|controller:c                               ; controller  ; work         ;
;          |condlogic:cl|           ; 8 (6)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|controller:c|condlogic:cl                  ; condlogic   ; work         ;
;             |condcheck:cc|        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|controller:c|condlogic:cl|condcheck:cc     ; condcheck   ; work         ;
;             |flopenr:flagreg0|    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|controller:c|condlogic:cl|flopenr:flagreg0 ; flopenr     ; work         ;
;             |flopenr:flagreg1|    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|controller:c|condlogic:cl|flopenr:flagreg1 ; flopenr     ; work         ;
;          |decoder:dec|            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|controller:c|decoder:dec                   ; decoder     ; work         ;
;       |datapath:dp|               ; 784 (0)             ; 512 (0)                   ; 0                 ; 3          ; 0    ; 0            ; |top|arm:arm1|datapath:dp                                ; datapath    ; work         ;
;          |adder:pcadd1|           ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|adder:pcadd1                   ; adder       ; work         ;
;          |adder:pcadd2|           ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|adder:pcadd2                   ; adder       ; work         ;
;          |alu:ownALU|             ; 220 (0)             ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|alu:ownALU                     ; alu         ; work         ;
;             |Multiplexor:mux_1|   ; 68 (68)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|alu:ownALU|Multiplexor:mux_1   ; Multiplexor ; work         ;
;             |divider:divid|       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|alu:ownALU|divider:divid       ; divider     ; work         ;
;             |full_adder:adder|    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|alu:ownALU|full_adder:adder    ; full_adder  ; work         ;
;             |multiplier:multip|   ; 63 (63)             ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|alu:ownALU|multiplier:multip   ; multiplier  ; work         ;
;             |substractor:tractor| ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|alu:ownALU|substractor:tractor ; substractor ; work         ;
;          |flopr:pcreg|            ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|flopr:pcreg                    ; flopr       ; work         ;
;          |mux2:ra1mux|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|mux2:ra1mux                    ; mux2        ; work         ;
;          |mux2:ra2mux|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|mux2:ra2mux                    ; mux2        ; work         ;
;          |mux2:resmux|            ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|mux2:resmux                    ; mux2        ; work         ;
;          |mux2:srcbmux|           ; 58 (58)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|mux2:srcbmux                   ; mux2        ; work         ;
;          |regfile:rf|             ; 406 (406)           ; 480 (480)                 ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm1|datapath:dp|regfile:rf                     ; regfile     ; work         ;
;    |dmem:dmen1|                   ; 798 (798)           ; 2048 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |top|dmem:dmen1                                          ; dmem        ; work         ;
;    |imem:imem1|                   ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|imem:imem1                                          ; imem        ; work         ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 2           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 4           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                            ;
+----------------------------------------------------------+--------------------+
; Register name                                            ; Reason for Removal ;
+----------------------------------------------------------+--------------------+
; arm:arm1|controller:c|condlogic:cl|flopenr:flagreg0|q[1] ; Lost fanout        ;
; Total Number of Removed Registers = 1                    ;                    ;
+----------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2563  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 35    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2532  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |top|arm:arm1|datapath:dp|mux2:srcbmux|y[16]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|arm:arm1|datapath:dp|mux2:srcbmux|y[0]                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|arm:arm1|datapath:dp|mux2:srcbmux|y[2]                  ;
; 17:1               ; 32 bits   ; 352 LEs       ; 192 LEs              ; 160 LEs                ; No         ; |top|arm:arm1|datapath:dp|alu:ownALU|Multiplexor:mux_1|Mux22 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|controller:c|condlogic:cl|flopenr:flagreg1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|controller:c|condlogic:cl|flopenr:flagreg0 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|mux2:pcmux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|flopr:pcreg ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|adder:pcadd1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|adder:pcadd2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|mux2:ra1mux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|mux2:ra2mux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|mux2:resmux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|mux2:srcbmux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|alu:ownALU ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; M              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|alu:ownALU|Multiplexor:mux_1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|alu:ownALU|full_adder:adder ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|alu:ownALU|substractor:tractor ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|alu:ownALU|multiplier:multip ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|alu:ownALU|divider:divid ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|alu:ownALU|mod:moder ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|alu:ownALU|and_gate:agate ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|alu:ownALU|or_gate:ogate ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm1|datapath:dp|alu:ownALU|xor_gate:xgate ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: arm:arm1|datapath:dp|alu:ownALU|divider:divid|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                              ;
; LPM_WIDTHD             ; 32             ; Untyped                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                              ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                       ;
+------------------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: arm:arm1|datapath:dp|alu:ownALU|mod:moder|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                          ;
; LPM_WIDTHD             ; 32             ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_65m ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm1|datapath:dp|alu:ownALU|full_adder:adder" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm1|datapath:dp|alu:ownALU|Multiplexor:mux_1"                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; outaux ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm1|datapath:dp|mux2:ra1mux" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                       ;
+------+-------+----------+------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm1|datapath:dp|adder:pcadd2" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                    ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                    ;
; b[2]     ; Input ; Info     ; Stuck at VCC                    ;
+----------+-------+----------+---------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm1|datapath:dp|adder:pcadd1" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                    ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                    ;
; b[2]     ; Input ; Info     ; Stuck at VCC                    ;
+----------+-------+----------+---------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2563                        ;
;     CLR               ; 1                           ;
;     CLR SLD           ; 30                          ;
;     ENA               ; 2528                        ;
;     ENA CLR           ; 4                           ;
; arriav_lcell_comb     ; 1621                        ;
;     arith             ; 139                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 73                          ;
;         2 data inputs ; 33                          ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 28                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 1448                        ;
;         2 data inputs ; 73                          ;
;         3 data inputs ; 113                         ;
;         4 data inputs ; 107                         ;
;         5 data inputs ; 122                         ;
;         6 data inputs ; 1033                        ;
;     shared            ; 32                          ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 11                          ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 67                          ;
;                       ;                             ;
; Max LUT depth         ; 21.00                       ;
; Average LUT depth     ; 8.28                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Wed May  8 23:28:00 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplexor.sv
    Info (12023): Found entity 1: Multiplexor File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/Multiplexor.sv Line: 1
Info (12021): Found 9 design units, including 9 entities, in source file functions.sv
    Info (12023): Found entity 1: and_gate File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/Functions.sv Line: 2
    Info (12023): Found entity 2: not_gate File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/Functions.sv Line: 13
    Info (12023): Found entity 3: or_gate File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/Functions.sv Line: 24
    Info (12023): Found entity 4: xor_gate File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/Functions.sv Line: 35
    Info (12023): Found entity 5: divider File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/Functions.sv Line: 48
    Info (12023): Found entity 6: mod File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/Functions.sv Line: 77
    Info (12023): Found entity 7: full_adder File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/Functions.sv Line: 88
    Info (12023): Found entity 8: substractor File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/Functions.sv Line: 101
    Info (12023): Found entity 9: multiplier File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/Functions.sv Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file arm.sv
    Info (12023): Found entity 1: arm File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/arm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: decoder File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/decoder.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file condlogic.sv
    Info (12023): Found entity 1: condlogic File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/condlogic.sv Line: 1
    Info (12023): Found entity 2: condcheck File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/condlogic.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopr.sv
    Info (12023): Found entity 1: flopr File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/flopr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopenr.sv
    Info (12023): Found entity 1: flopenr File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/flopenr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/testbench.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dmem.sv
    Info (12023): Found entity 1: dmem File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/dmem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.sv
    Info (12023): Found entity 1: imem File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/imem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file chavarria.sv
    Info (12023): Found entity 1: chavarria File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/Chavarria.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_instruction.v
    Info (12023): Found entity 1: ROM_Instruction File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/ROM_Instruction.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file aluchava.sv
    Info (12023): Found entity 1: ALUChava File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/ALUChava.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionrom.v
    Info (12023): Found entity 1: instructionROM File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/instructionROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rammemory.v
    Info (12023): Found entity 1: RAMMemory File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/RAMMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file laterram.v
    Info (12023): Found entity 1: LaterRAM File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/LaterRAM.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at Chavarria.sv(17): created implicit net for "isAddSub" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/Chavarria.sv Line: 17
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.sv(9): object "ROM_Addres" assigned a value but never read File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/top.sv Line: 9
Info (12128): Elaborating entity "arm" for hierarchy "arm:arm1" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/top.sv Line: 15
Info (12128): Elaborating entity "controller" for hierarchy "arm:arm1|controller:c" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/arm.sv Line: 15
Info (12128): Elaborating entity "decoder" for hierarchy "arm:arm1|controller:c|decoder:dec" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/controller.sv Line: 17
Warning (10272): Verilog HDL Case Statement warning at decoder.sv(54): case item expression covers a value already covered by a previous case item File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/decoder.sv Line: 54
Warning (10272): Verilog HDL Case Statement warning at decoder.sv(56): case item expression covers a value already covered by a previous case item File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/decoder.sv Line: 56
Info (12128): Elaborating entity "condlogic" for hierarchy "arm:arm1|controller:c|condlogic:cl" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/controller.sv Line: 20
Info (12128): Elaborating entity "flopenr" for hierarchy "arm:arm1|controller:c|condlogic:cl|flopenr:flagreg1" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/condlogic.sv Line: 13
Info (12128): Elaborating entity "condcheck" for hierarchy "arm:arm1|controller:c|condlogic:cl|condcheck:cc" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/condlogic.sv Line: 16
Info (12128): Elaborating entity "datapath" for hierarchy "arm:arm1|datapath:dp" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/arm.sv Line: 18
Info (12128): Elaborating entity "mux2" for hierarchy "arm:arm1|datapath:dp|mux2:pcmux" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/datapath.sv Line: 21
Info (12128): Elaborating entity "flopr" for hierarchy "arm:arm1|datapath:dp|flopr:pcreg" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/datapath.sv Line: 22
Info (12128): Elaborating entity "adder" for hierarchy "arm:arm1|datapath:dp|adder:pcadd1" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/datapath.sv Line: 23
Info (12128): Elaborating entity "mux2" for hierarchy "arm:arm1|datapath:dp|mux2:ra1mux" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/datapath.sv Line: 27
Info (12128): Elaborating entity "regfile" for hierarchy "arm:arm1|datapath:dp|regfile:rf" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/datapath.sv Line: 29
Info (12128): Elaborating entity "extend" for hierarchy "arm:arm1|datapath:dp|extend:ext" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/datapath.sv Line: 32
Info (12128): Elaborating entity "alu" for hierarchy "arm:arm1|datapath:dp|alu:ownALU" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/datapath.sv Line: 37
Info (12128): Elaborating entity "Multiplexor" for hierarchy "arm:arm1|datapath:dp|alu:ownALU|Multiplexor:mux_1" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/alu.sv Line: 24
Info (12128): Elaborating entity "full_adder" for hierarchy "arm:arm1|datapath:dp|alu:ownALU|full_adder:adder" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/alu.sv Line: 26
Info (12128): Elaborating entity "substractor" for hierarchy "arm:arm1|datapath:dp|alu:ownALU|substractor:tractor" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/alu.sv Line: 27
Info (12128): Elaborating entity "multiplier" for hierarchy "arm:arm1|datapath:dp|alu:ownALU|multiplier:multip" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/alu.sv Line: 28
Info (12128): Elaborating entity "divider" for hierarchy "arm:arm1|datapath:dp|alu:ownALU|divider:divid" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/alu.sv Line: 30
Info (12128): Elaborating entity "mod" for hierarchy "arm:arm1|datapath:dp|alu:ownALU|mod:moder" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/alu.sv Line: 31
Info (12128): Elaborating entity "and_gate" for hierarchy "arm:arm1|datapath:dp|alu:ownALU|and_gate:agate" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/alu.sv Line: 33
Info (12128): Elaborating entity "or_gate" for hierarchy "arm:arm1|datapath:dp|alu:ownALU|or_gate:ogate" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/alu.sv Line: 34
Info (12128): Elaborating entity "xor_gate" for hierarchy "arm:arm1|datapath:dp|alu:ownALU|xor_gate:xgate" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/alu.sv Line: 35
Info (12128): Elaborating entity "imem" for hierarchy "imem:imem1" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/top.sv Line: 18
Warning (10850): Verilog HDL warning at imem.sv(7): number of words (22) in memory file does not match the number of elements in the address range [0:63] File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/imem.sv Line: 7
Warning (10030): Net "RAM.data_a" at imem.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/imem.sv Line: 4
Warning (10030): Net "RAM.waddr_a" at imem.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/imem.sv Line: 4
Warning (10030): Net "RAM.we_a" at imem.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/imem.sv Line: 4
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:dmen1" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/top.sv Line: 28
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276007): RAM logic "dmem:dmen1|RAM" is uninferred due to asynchronous read logic File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/dmem.sv Line: 5
    Info (276004): RAM logic "imem:imem1|RAM" is uninferred due to inappropriate RAM size File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/imem.sv Line: 4
    Info (276007): RAM logic "arm:arm1|datapath:dp|regfile:rf|rf" is uninferred due to asynchronous read logic File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/regfile.sv Line: 8
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/db/Processor.ram0_imem_37c714.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "arm:arm1|datapath:dp|alu:ownALU|divider:divid|Div0" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/Functions.sv Line: 67
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "arm:arm1|datapath:dp|alu:ownALU|mod:moder|Mod0" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/Functions.sv Line: 83
Info (12130): Elaborated megafunction instantiation "arm:arm1|datapath:dp|alu:ownALU|divider:divid|lpm_divide:Div0" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/Functions.sv Line: 67
Info (12133): Instantiated megafunction "arm:arm1|datapath:dp|alu:ownALU|divider:divid|lpm_divide:Div0" with the following parameter: File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/Functions.sv Line: 67
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf
    Info (12023): Found entity 1: lpm_divide_3dm File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/db/lpm_divide_3dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/db/alt_u_div_o2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "arm:arm1|datapath:dp|alu:ownALU|mod:moder|lpm_divide:Mod0" File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/Functions.sv Line: 83
Info (12133): Instantiated megafunction "arm:arm1|datapath:dp|alu:ownALU|mod:moder|lpm_divide:Mod0" with the following parameter: File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/Functions.sv Line: 83
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf
    Info (12023): Found entity 1: lpm_divide_65m File: C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/db/lpm_divide_65m.tdf Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/output_files/Processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4251 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 4181 logic cells
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4900 megabytes
    Info: Processing ended: Wed May  8 23:28:18 2024
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Ignac/Documentos/Arqui1/PruebasDeProcesador/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-VersionConROMs/Proyecto/output_files/Processor.map.smsg.


