[connectivity]
sp=sbl4_32_opt_d32_accel_1.img_1_merged820_read_pipe0:DDR[0]
sp=sbl4_32_opt_d32_accel_1.sbl4_32_1_merged823_write_pipe0:DDR[1]
