
F
Command: %s
53*	vivadotcl2

opt_design2default:defaultZ4-113
š
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2"
Implementation2default:default2
xc7z0202default:defaultZ17-347
Š
0Got license for feature '%s' and/or device '%s'
310*common2"
Implementation2default:default2
xc7z0202default:defaultZ17-349
e
,Running DRC as a precondition to command %s
22*	vivadotcl2

opt_design2default:defaultZ4-22
I

Starting %s Task
103*constraints2
DRC2default:defaultZ18-103
G
Running DRC with %s threads
24*drc2
42default:defaultZ23-27
L
DRC finished with %s
272*project2
0 Errors2default:defaultZ1-461
[
BPlease refer to the DRC report (report_drc) for more information.
274*projectZ1-462
Œ

%s
*constraints2u
aTime (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1408.855 ; gain = 6.0122default:default
X

Starting %s Task
103*constraints2&
Logic Optimization2default:defaultZ18-103
4
(Logic Optimization | Checksum: 07091789
*common
<
%Done setting XDC timing constraints.
35*timingZ38-35
{

Phase %s%s
101*constraints2
1 2default:default27
#Generate And Synthesize Debug Cores2default:defaultZ18-101
U
Implementing debug core %s...93*	chipscope2
dbg_hub2default:defaultZ16-126
M
APhase 1 Generate And Synthesize Debug Cores | Checksum: 07091789
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1517.223 ; gain = 108.3672default:default
@
4Ending Logic Optimization Task | Checksum: 07091789
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1517.223 ; gain = 108.3672default:default
Q
Releasing license: %s
83*common2"
Implementation2default:defaultZ17-83
¿
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
192default:default2
362default:default2
432default:default2
02default:defaultZ4-41
C

%s failed
30*	vivadotcl2

opt_design2default:defaultZ4-43
è
&Implementing debug core %s failed.
%s
90*	chipscope2
dbg_hub2default:default2‡
sERROR: [Chipscope 16-111] License check failed for Vivado Analyzer feature - aborting debug core implementation...
2default:defaultZ16-119
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Thu Jul 24 13:03:37 20142default:defaultZ17-206