{
	
	"BASE_DIR":"~/projects/sycamore_projects",
	"PROJECT_NAME":"example_project",
	"BUILD_TOOL":"xilinx",
	"TEMPLATE":"wishbone_template.json",
	"INTERFACE":"uart_io_handler.v",
	"SLAVES":[
		"sdram.v"
	],

	"CONSTRAINTS":{
		"constraint_files":[
			"s3esk_ddr.ucf"
		],
		"device":"xc3s500efg320",
		"bind": {
			"s1_mem_addr[12:0]":{
				"port":"SD_A[12:0]",
				"direction":"output"
			},
			"s1_mem_ba[1:0]":{
				"port":"SD_BA[1:0]",
				"direction":"output"
			},
			"s1_mem_data[15:0]":{
				"port":"SD_DQ[15:0]",
				"direction":"inout"
			},
			"s1_mem_dm[1:0]":{
				"port":"SD_DM[1:0]",
				"direction":"output"
			},
			"s1_mem_dqs[1:0]":{
				"port":"SD_DQS[1:0]",
				"direction":"output"
			},
			"s1_mem_cas":{
				"port":"SD_CAS",
				"direction":"output"
			},
			"s1_mem_ras":{
				"port":"SD_RAS",
				"direction":"output"
			},
			"s1_mem_cke":{
				"port":"SD_CKE",
				"direction":"output"
			},
			"s1_mem_cs":{
				"port":"SD_CS",
				"direction":"output"
			},
			"s1_mem_we":{
				"port":"SD_WE",
				"direction":"output"
			},

			"s1_mem_clk":{
				"port":"SD_CK_P",
				"direction":"output"
			},
			"s1_mem_clk_n":{
				"port":"SD_CK_N",
				"direction":"output"
			},

			"phy_uart_in":{
				"port":"rx",
				"direction":"input"
			},
			"phy_uart_out":{
				"port":"tx",
				"direction":"output"
			}
		}
	}
}
