Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,14
design__inferred_latch__count,0
design__instance__count,5032
design__instance__area,60109.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000722811440937221
power__switching__total,0.0001837339368648827
power__leakage__total,0.000002289889380335808
power__total,0.0009088352671824396
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.27209688050635944
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2722021851632233
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11840306847889116
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.252385119946833
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.118403
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.319479
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26980976549979635
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26980976549979635
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6244647753424788
timing__setup__ws__corner:nom_slow_1p08V_125C,10.572233165937602
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.624465
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,18.711691
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.27036973425367866
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.27036973425367866
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3006697753652384
timing__setup__ws__corner:nom_typ_1p20V_25C,11.008998468891383
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.300670
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,19.103607
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26980976549979635
clock__skew__worst_setup,0.26980976549979635
timing__hold__ws,0.11840306847889116
timing__setup__ws,10.572233165937602
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.118403
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.711691
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,1823
design__instance__area__stdcell,28174
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.468713
design__instance__utilization__stdcell,0.468713
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,31
design__instance__area__class:buffer,342.922
design__instance__count__class:inverter,102
design__instance__area__class:inverter,622.339
design__instance__count__class:sequential_cell,161
design__instance__area__class:sequential_cell,8032.35
design__instance__count__class:multi_input_combinational_cell,1101
design__instance__area__class:multi_input_combinational_cell,11521.4
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,368
design__instance__area__class:timing_repair_buffer,6421.16
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,46401.1
design__violations,0
design__instance__count__class:clock_buffer,59
design__instance__area__class:clock_buffer,1228.35
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,196
global_route__vias,12518
global_route__wirelength,76022
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1831
route__net__special,2
route__drc_errors__iter:0,640
route__wirelength__iter:0,50771
route__drc_errors__iter:1,323
route__wirelength__iter:1,50385
route__drc_errors__iter:2,326
route__wirelength__iter:2,50336
route__drc_errors__iter:3,1
route__wirelength__iter:3,50217
route__drc_errors__iter:4,0
route__wirelength__iter:4,50217
route__drc_errors,0
route__wirelength,50217
route__vias,11982
route__vias__singlecut,11982
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,540.855
design__instance__count__class:fill_cell,3209
design__instance__area__class:fill_cell,31935.3
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,14
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,14
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,14
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,14
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19975
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19993
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00025119
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000207052
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000641282
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000207052
design_powergrid__voltage__worst,0.000207052
design_powergrid__voltage__worst__net:VPWR,1.19975
design_powergrid__drop__worst,0.00025119
design_powergrid__drop__worst__net:VPWR,0.00025119
design_powergrid__voltage__worst__net:VGND,0.000207052
design_powergrid__drop__worst__net:VGND,0.000207052
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000067299999999999996001635860221057328089955262839794158935546875
ir__drop__worst,0.0002509999999999999753010071490422205897630192339420318603515625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
