System-Verilog-FSM
==================

Simple finite state machine examples in SystemVerilog
