<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OpenASIP: ProGe::VHDLNetlistWriter Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">OpenASIP<span id="projectnumber">&#160;2.2</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceProGe.html">ProGe</a></li><li class="navelem"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html">VHDLNetlistWriter</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pri-types">Private Types</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="#pri-static-methods">Static Private Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a> &#124;
<a href="classProGe_1_1VHDLNetlistWriter-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">ProGe::VHDLNetlistWriter Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="VHDLNetlistWriter_8hh_source.html">VHDLNetlistWriter.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for ProGe::VHDLNetlistWriter:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VHDLNetlistWriter__inherit__graph.gif" border="0" usemap="#aProGe_1_1VHDLNetlistWriter_inherit__map" alt="Inheritance graph"/></div>
<map name="aProGe_1_1VHDLNetlistWriter_inherit__map" id="aProGe_1_1VHDLNetlistWriter_inherit__map">
<area shape="rect" title=" " alt="" coords="5,179,240,704"/>
<area shape="rect" href="classProGe_1_1NetlistWriter.html" title=" " alt="" coords="44,5,201,131"/>
<area shape="poly" title=" " alt="" coords="125,145,125,179,120,179,120,145"/>
</map>
</div>
<div class="dynheader">
Collaboration diagram for ProGe::VHDLNetlistWriter:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VHDLNetlistWriter__coll__graph.gif" border="0" usemap="#aProGe_1_1VHDLNetlistWriter_coll__map" alt="Collaboration graph"/></div>
<map name="aProGe_1_1VHDLNetlistWriter_coll__map" id="aProGe_1_1VHDLNetlistWriter_coll__map">
<area shape="rect" title=" " alt="" coords="5,788,240,1313"/>
<area shape="rect" href="classProGe_1_1NetlistWriter.html" title=" " alt="" coords="44,613,201,739"/>
<area shape="poly" title=" " alt="" coords="125,752,125,788,120,788,120,752"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html" title=" " alt="" coords="37,5,209,551"/>
<area shape="poly" title=" " alt="" coords="125,551,125,597,120,597,120,551"/>
<area shape="poly" title=" " alt="" coords="211,223,221,231,229,243,235,278,232,303,224,321,219,319,227,302,230,278,224,245,217,235,207,227"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a3aa825bf91cf4b05878fff73c60332b7" id="r_a3aa825bf91cf4b05878fff73c60332b7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a3aa825bf91cf4b05878fff73c60332b7">VHDLNetlistWriter</a> (const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;targetBlock)</td></tr>
<tr class="separator:a3aa825bf91cf4b05878fff73c60332b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a151d55d59a387f43d886ff9541376470" id="r_a151d55d59a387f43d886ff9541376470"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a151d55d59a387f43d886ff9541376470">~VHDLNetlistWriter</a> ()</td></tr>
<tr class="separator:a151d55d59a387f43d886ff9541376470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0db6b17251218001261e1136f526d49d" id="r_a0db6b17251218001261e1136f526d49d"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a0db6b17251218001261e1136f526d49d">write</a> (const std::string &amp;dstDirectory)</td></tr>
<tr class="separator:a0db6b17251218001261e1136f526d49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classProGe_1_1NetlistWriter"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classProGe_1_1NetlistWriter')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classProGe_1_1NetlistWriter.html">ProGe::NetlistWriter</a></td></tr>
<tr class="memitem:ad94e8f336e5e52aec670ec3f5a544cfa inherit pub_methods_classProGe_1_1NetlistWriter" id="r_ad94e8f336e5e52aec670ec3f5a544cfa"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1NetlistWriter.html#ad94e8f336e5e52aec670ec3f5a544cfa">NetlistWriter</a> (const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;targetBlock)</td></tr>
<tr class="separator:ad94e8f336e5e52aec670ec3f5a544cfa inherit pub_methods_classProGe_1_1NetlistWriter"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb6ea270cb6679a29dae99e03f14d06b inherit pub_methods_classProGe_1_1NetlistWriter" id="r_adb6ea270cb6679a29dae99e03f14d06b"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1NetlistWriter.html#adb6ea270cb6679a29dae99e03f14d06b">~NetlistWriter</a> ()</td></tr>
<tr class="separator:adb6ea270cb6679a29dae99e03f14d06b inherit pub_methods_classProGe_1_1NetlistWriter"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a5358e143e33e6f5337419780b67b8878" id="r_a5358e143e33e6f5337419780b67b8878"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a5358e143e33e6f5337419780b67b8878">writeGenericDeclaration</a> (const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;block, unsigned int indentationLevel, const std::string &amp;<a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>, std::ostream &amp;stream)</td></tr>
<tr class="separator:a5358e143e33e6f5337419780b67b8878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a191de27503a36b6c566b7e28fa6ca265" id="r_a191de27503a36b6c566b7e28fa6ca265"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a191de27503a36b6c566b7e28fa6ca265">writePortDeclaration</a> (const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;block, unsigned int indentationLevel, const std::string &amp;<a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>, std::ostream &amp;stream)</td></tr>
<tr class="separator:a191de27503a36b6c566b7e28fa6ca265"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pri-types" name="pri-types"></a>
Private Types</h2></td></tr>
<tr class="memitem:a4e93b13dc37abf97f8f90c348cbaefa4" id="r_a4e93b13dc37abf97f8f90c348cbaefa4"><td class="memItemLeft" align="right" valign="top">typedef boost::graph_traits&lt; <a class="el" href="classProGe_1_1Netlist.html">Netlist</a> &gt;::vertex_descriptor&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a4e93b13dc37abf97f8f90c348cbaefa4">vertex_descriptor</a></td></tr>
<tr class="separator:a4e93b13dc37abf97f8f90c348cbaefa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d49d3e74ed400e528a04f7e8195403c" id="r_a0d49d3e74ed400e528a04f7e8195403c"><td class="memItemLeft" align="right" valign="top">typedef boost::graph_traits&lt; <a class="el" href="classProGe_1_1Netlist.html">Netlist</a> &gt;::edge_descriptor&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a0d49d3e74ed400e528a04f7e8195403c">edge_descriptor</a></td></tr>
<tr class="separator:a0d49d3e74ed400e528a04f7e8195403c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60696106874d92604efdf01bff8e7063" id="r_a60696106874d92604efdf01bff8e7063"><td class="memItemLeft" align="right" valign="top">typedef boost::graph_traits&lt; <a class="el" href="classProGe_1_1Netlist.html">Netlist</a> &gt;::out_edge_iterator&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a60696106874d92604efdf01bff8e7063">out_edge_iterator</a></td></tr>
<tr class="separator:a60696106874d92604efdf01bff8e7063"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pri-methods" name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:a36eafefe2a8a237318ef00ac50718683" id="r_a36eafefe2a8a237318ef00ac50718683"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a36eafefe2a8a237318ef00ac50718683">writeNetlistParameterPackage</a> (const std::string &amp;dstDirectory) const</td></tr>
<tr class="separator:a36eafefe2a8a237318ef00ac50718683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9372261b8624eb3fd0ba7fe96eed6205" id="r_a9372261b8624eb3fd0ba7fe96eed6205"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a9372261b8624eb3fd0ba7fe96eed6205">netlistParameterPkgName</a> () const</td></tr>
<tr class="separator:a9372261b8624eb3fd0ba7fe96eed6205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9732bfec854e2dd049854e2824f2a244" id="r_a9732bfec854e2dd049854e2824f2a244"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a9732bfec854e2dd049854e2824f2a244">writeBlock</a> (const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;block, const std::string &amp;dstDirectory)</td></tr>
<tr class="separator:a9732bfec854e2dd049854e2824f2a244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52f92493f322b65aec9204ff4622f5a2" id="r_a52f92493f322b65aec9204ff4622f5a2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a52f92493f322b65aec9204ff4622f5a2">writeSignalDeclarations</a> (const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;block, std::ofstream &amp;stream)</td></tr>
<tr class="separator:a52f92493f322b65aec9204ff4622f5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f5ec11507bf73ef628c30099116180" id="r_ac5f5ec11507bf73ef628c30099116180"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#ac5f5ec11507bf73ef628c30099116180">writeSignalAssignments</a> (const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;block, std::ofstream &amp;stream) const</td></tr>
<tr class="separator:ac5f5ec11507bf73ef628c30099116180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2c3dcb7c5481e2903b95e8d085d5bf5" id="r_ad2c3dcb7c5481e2903b95e8d085d5bf5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#ad2c3dcb7c5481e2903b95e8d085d5bf5">writeConnection</a> (const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;block, std::ofstream &amp;stream, <a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a0d49d3e74ed400e528a04f7e8195403c">edge_descriptor</a> edgeDescriptor, <a class="el" href="classProGe_1_1NetlistPort.html">NetlistPort</a> *srcPort, <a class="el" href="classProGe_1_1NetlistPort.html">NetlistPort</a> *dstPort) const</td></tr>
<tr class="separator:ad2c3dcb7c5481e2903b95e8d085d5bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51011ffadbca1b5ebf0fd6eb7ad95d13" id="r_a51011ffadbca1b5ebf0fd6eb7ad95d13"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a51011ffadbca1b5ebf0fd6eb7ad95d13">writeComponentDeclarations</a> (const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;block, std::ofstream &amp;stream) const</td></tr>
<tr class="separator:a51011ffadbca1b5ebf0fd6eb7ad95d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826bbf4450ba636a6e5391b2429030f9" id="r_a826bbf4450ba636a6e5391b2429030f9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a826bbf4450ba636a6e5391b2429030f9">writePortMappings</a> (const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;block, std::ofstream &amp;stream) const</td></tr>
<tr class="separator:a826bbf4450ba636a6e5391b2429030f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a281e610eb6e0a69817a41421f9c701a7" id="r_a281e610eb6e0a69817a41421f9c701a7"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a> (unsigned int level) const</td></tr>
<tr class="separator:a281e610eb6e0a69817a41421f9c701a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb370858d1e5d4ec81ab703aafdd2de6" id="r_abb370858d1e5d4ec81ab703aafdd2de6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classTCEString.html">TCEString</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#abb370858d1e5d4ec81ab703aafdd2de6">genericMapStringValue</a> (const <a class="el" href="classTCEString.html">TCEString</a> &amp;generic) const</td></tr>
<tr class="separator:abb370858d1e5d4ec81ab703aafdd2de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pri-static-methods" name="pri-static-methods"></a>
Static Private Member Functions</h2></td></tr>
<tr class="memitem:a30bcbe971da3796a408a2d653f8ed8a8" id="r_a30bcbe971da3796a408a2d653f8ed8a8"><td class="memItemLeft" align="right" valign="top">static std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a30bcbe971da3796a408a2d653f8ed8a8">directionString</a> (<a class="el" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869f">Direction</a> direction)</td></tr>
<tr class="separator:a30bcbe971da3796a408a2d653f8ed8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5c281bb5909f3450dcb86be496185b3" id="r_af5c281bb5909f3450dcb86be496185b3"><td class="memItemLeft" align="right" valign="top">static std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#af5c281bb5909f3450dcb86be496185b3">generateIndentation</a> (unsigned int level, const std::string &amp;<a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>)</td></tr>
<tr class="separator:af5c281bb5909f3450dcb86be496185b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb2cb7dcc62c2a7a803f97a34cb8f4b9" id="r_aeb2cb7dcc62c2a7a803f97a34cb8f4b9"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#aeb2cb7dcc62c2a7a803f97a34cb8f4b9">isNumber</a> (const std::string &amp;formula)</td></tr>
<tr class="separator:aeb2cb7dcc62c2a7a803f97a34cb8f4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf47b643767f8f08415ce301622f5bf7" id="r_aaf47b643767f8f08415ce301622f5bf7"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#aaf47b643767f8f08415ce301622f5bf7">usesParameterWidth</a> (const <a class="el" href="classProGe_1_1NetlistPort.html">NetlistPort</a> &amp;port)</td></tr>
<tr class="separator:aaf47b643767f8f08415ce301622f5bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c7d4790d09631114a024f82ca88285" id="r_ab6c7d4790d09631114a024f82ca88285"><td class="memItemLeft" align="right" valign="top">static std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285">portSignalName</a> (const <a class="el" href="classProGe_1_1NetlistPort.html">NetlistPort</a> &amp;port)</td></tr>
<tr class="separator:ab6c7d4790d09631114a024f82ca88285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b977ce470cb25cf43a91996241405b7" id="r_a8b977ce470cb25cf43a91996241405b7"><td class="memItemLeft" align="right" valign="top">static std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a8b977ce470cb25cf43a91996241405b7">portSignalType</a> (const <a class="el" href="classProGe_1_1NetlistPort.html">NetlistPort</a> &amp;port)</td></tr>
<tr class="separator:a8b977ce470cb25cf43a91996241405b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e6e5128f44c8ee3a322561c7e505d4" id="r_a08e6e5128f44c8ee3a322561c7e505d4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classTCEString.html">TCEString</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a08e6e5128f44c8ee3a322561c7e505d4">signalRange</a> (int high, int low, bool allowShort=<a class="el" href="InnerLoopFinder_8cc.html#ab5f1327e73cd2343c99034a2ceed0438">false</a>)</td></tr>
<tr class="separator:a08e6e5128f44c8ee3a322561c7e505d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f420a468ca92b1246867d3773c6c81c" id="r_a9f420a468ca92b1246867d3773c6c81c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classTCEString.html">TCEString</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a9f420a468ca92b1246867d3773c6c81c">parameterWidthValue</a> (const <a class="el" href="classProGe_1_1NetlistPort.html">NetlistPort</a> &amp;port)</td></tr>
<tr class="separator:a9f420a468ca92b1246867d3773c6c81c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5da7d408af7b923efafb8cc6b0a419cb" id="r_a5da7d408af7b923efafb8cc6b0a419cb"><td class="memItemLeft" align="right" valign="top">static std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a5da7d408af7b923efafb8cc6b0a419cb">signalAssignment</a> (const <a class="el" href="classProGe_1_1NetlistPort.html">NetlistPort</a> &amp;dst, const <a class="el" href="classProGe_1_1NetlistPort.html">NetlistPort</a> &amp;src)</td></tr>
<tr class="separator:a5da7d408af7b923efafb8cc6b0a419cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pri-attribs" name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:a44c34cc9df1e79c6a24962ed0ed38d78" id="r_a44c34cc9df1e79c6a24962ed0ed38d78"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a44c34cc9df1e79c6a24962ed0ed38d78">groundWidth_</a></td></tr>
<tr class="memdesc:a44c34cc9df1e79c6a24962ed0ed38d78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Width of the ground signal.  <br /></td></tr>
<tr class="separator:a44c34cc9df1e79c6a24962ed0ed38d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="inherited" name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pro_methods_classProGe_1_1NetlistWriter"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classProGe_1_1NetlistWriter')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classProGe_1_1NetlistWriter.html">ProGe::NetlistWriter</a></td></tr>
<tr class="memitem:a37a9a57941b5b77fd171d94c9ed196da inherit pro_methods_classProGe_1_1NetlistWriter" id="r_a37a9a57941b5b77fd171d94c9ed196da"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1NetlistWriter.html#a37a9a57941b5b77fd171d94c9ed196da">targetNetlistBlock</a> () const</td></tr>
<tr class="separator:a37a9a57941b5b77fd171d94c9ed196da inherit pro_methods_classProGe_1_1NetlistWriter"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Writes VHDL files which implement the given netlist block. </p>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8hh_source.html#l00052">52</a> of file <a class="el" href="VHDLNetlistWriter_8hh_source.html">VHDLNetlistWriter.hh</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a0d49d3e74ed400e528a04f7e8195403c" name="a0d49d3e74ed400e528a04f7e8195403c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d49d3e74ed400e528a04f7e8195403c">&#9670;&#160;</a></span>edge_descriptor</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">typedef boost::graph_traits&lt;<a class="el" href="classProGe_1_1Netlist.html">Netlist</a>&gt;::edge_descriptor <a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a0d49d3e74ed400e528a04f7e8195403c">ProGe::VHDLNetlistWriter::edge_descriptor</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8hh_source.html#l00074">74</a> of file <a class="el" href="VHDLNetlistWriter_8hh_source.html">VHDLNetlistWriter.hh</a>.</p>

</div>
</div>
<a id="a60696106874d92604efdf01bff8e7063" name="a60696106874d92604efdf01bff8e7063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60696106874d92604efdf01bff8e7063">&#9670;&#160;</a></span>out_edge_iterator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">typedef boost::graph_traits&lt;<a class="el" href="classProGe_1_1Netlist.html">Netlist</a>&gt;::out_edge_iterator <a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a60696106874d92604efdf01bff8e7063">ProGe::VHDLNetlistWriter::out_edge_iterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8hh_source.html#l00076">76</a> of file <a class="el" href="VHDLNetlistWriter_8hh_source.html">VHDLNetlistWriter.hh</a>.</p>

</div>
</div>
<a id="a4e93b13dc37abf97f8f90c348cbaefa4" name="a4e93b13dc37abf97f8f90c348cbaefa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e93b13dc37abf97f8f90c348cbaefa4">&#9670;&#160;</a></span>vertex_descriptor</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">typedef boost::graph_traits&lt;<a class="el" href="classProGe_1_1Netlist.html">Netlist</a>&gt;::vertex_descriptor <a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a4e93b13dc37abf97f8f90c348cbaefa4">ProGe::VHDLNetlistWriter::vertex_descriptor</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8hh_source.html#l00072">72</a> of file <a class="el" href="VHDLNetlistWriter_8hh_source.html">VHDLNetlistWriter.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a3aa825bf91cf4b05878fff73c60332b7" name="a3aa825bf91cf4b05878fff73c60332b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aa825bf91cf4b05878fff73c60332b7">&#9670;&#160;</a></span>VHDLNetlistWriter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ProGe::VHDLNetlistWriter::VHDLNetlistWriter </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>targetBlock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Constructor. Records the input netlist for which it can generate VHDL.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">netlist</td><td>The input netlist. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00070">70</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   71</span>    : <a class="code hl_function" href="classProGe_1_1NetlistWriter.html#ad94e8f336e5e52aec670ec3f5a544cfa">NetlistWriter</a>(targetBlock), <a class="code hl_variable" href="classProGe_1_1VHDLNetlistWriter.html#a44c34cc9df1e79c6a24962ed0ed38d78">groundWidth_</a>(0) {}</div>
<div class="ttc" id="aclassProGe_1_1NetlistWriter_html_ad94e8f336e5e52aec670ec3f5a544cfa"><div class="ttname"><a href="classProGe_1_1NetlistWriter.html#ad94e8f336e5e52aec670ec3f5a544cfa">ProGe::NetlistWriter::NetlistWriter</a></div><div class="ttdeci">NetlistWriter(const BaseNetlistBlock &amp;targetBlock)</div><div class="ttdef"><b>Definition</b> <a href="NetlistWriter_8cc_source.html#l00046">NetlistWriter.cc:46</a></div></div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_a44c34cc9df1e79c6a24962ed0ed38d78"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#a44c34cc9df1e79c6a24962ed0ed38d78">ProGe::VHDLNetlistWriter::groundWidth_</a></div><div class="ttdeci">int groundWidth_</div><div class="ttdoc">Width of the ground signal.</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8hh_source.html#l00122">VHDLNetlistWriter.hh:122</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a151d55d59a387f43d886ff9541376470" name="a151d55d59a387f43d886ff9541376470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a151d55d59a387f43d886ff9541376470">&#9670;&#160;</a></span>~VHDLNetlistWriter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ProGe::VHDLNetlistWriter::~VHDLNetlistWriter </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>The destructor. </p>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00076">76</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   76</span>                                      {</div>
<div class="line"><span class="lineno">   77</span>}</div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a30bcbe971da3796a408a2d653f8ed8a8" name="a30bcbe971da3796a408a2d653f8ed8a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30bcbe971da3796a408a2d653f8ed8a8">&#9670;&#160;</a></span>directionString()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ProGe::VHDLNetlistWriter::directionString </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869f">Direction</a>&#160;</td>
          <td class="paramname"><em>direction</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Returns the string that means the same direction as the given one in VHDL.</p>
<dl class="section return"><dt>Returns</dt><dd>The direction string. </dd></dl>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00688">688</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  688</span>                                                      {</div>
<div class="line"><span class="lineno">  689</span>    <span class="keywordflow">switch</span> (direction) {</div>
<div class="line"><span class="lineno">  690</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869faf174efa6f7cd17b699455135884e8834">IN</a>:</div>
<div class="line"><span class="lineno">  691</span>            <span class="keywordflow">return</span> <span class="stringliteral">&quot;in&quot;</span>;</div>
<div class="line"><span class="lineno">  692</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869fad684bc05ffd2df5591d3991b27401675">OUT</a>:</div>
<div class="line"><span class="lineno">  693</span>            <span class="keywordflow">return</span> <span class="stringliteral">&quot;out&quot;</span>;</div>
<div class="line"><span class="lineno">  694</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869fafea05218e857a3fd386f902b4919c2c1">BIDIR</a>:</div>
<div class="line"><span class="lineno">  695</span>            <span class="keywordflow">return</span> <span class="stringliteral">&quot;inout&quot;</span>;</div>
<div class="line"><span class="lineno">  696</span>        <span class="keywordflow">default</span>:</div>
<div class="line"><span class="lineno">  697</span>            <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a>(<span class="keyword">false</span>);</div>
<div class="line"><span class="lineno">  698</span>    }</div>
<div class="line"><span class="lineno">  699</span> </div>
<div class="line"><span class="lineno">  700</span>    <span class="comment">// dummy return</span></div>
<div class="line"><span class="lineno">  701</span>    <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a>(<span class="keyword">false</span>);</div>
<div class="line"><span class="lineno">  702</span>    <span class="keywordflow">return</span> <span class="stringliteral">&quot;&quot;</span>;</div>
<div class="line"><span class="lineno">  703</span>}</div>
<div class="ttc" id="aApplication_8hh_html_acdcc5aaebf3f273c1762f24a6ece2e5e"><div class="ttname"><a href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a></div><div class="ttdeci">#define assert(condition)</div><div class="ttdef"><b>Definition</b> <a href="Application_8hh_source.html#l00086">Application.hh:86</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a44bf2280564f6ea8b569a1bd57f3869fad684bc05ffd2df5591d3991b27401675"><div class="ttname"><a href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869fad684bc05ffd2df5591d3991b27401675">ProGe::OUT</a></div><div class="ttdeci">@ OUT</div><div class="ttdoc">Output port.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00054">ProGeTypes.hh:54</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a44bf2280564f6ea8b569a1bd57f3869faf174efa6f7cd17b699455135884e8834"><div class="ttname"><a href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869faf174efa6f7cd17b699455135884e8834">ProGe::IN</a></div><div class="ttdeci">@ IN</div><div class="ttdoc">Input port.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00053">ProGeTypes.hh:53</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a44bf2280564f6ea8b569a1bd57f3869fafea05218e857a3fd386f902b4919c2c1"><div class="ttname"><a href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869fafea05218e857a3fd386f902b4919c2c1">ProGe::BIDIR</a></div><div class="ttdeci">@ BIDIR</div><div class="ttdoc">Bidirectional port.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00056">ProGeTypes.hh:55</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="Application_8hh_source.html#l00086">assert</a>, <a class="el" href="ProGeTypes_8hh_source.html#l00055">ProGe::BIDIR</a>, <a class="el" href="ProGeTypes_8hh_source.html#l00053">ProGe::IN</a>, and <a class="el" href="ProGeTypes_8hh_source.html#l00054">ProGe::OUT</a>.</p>

<p class="reference">Referenced by <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00520">writeComponentDeclarations()</a>, and <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00257">writePortDeclaration()</a>.</p>

</div>
</div>
<a id="af5c281bb5909f3450dcb86be496185b3" name="af5c281bb5909f3450dcb86be496185b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5c281bb5909f3450dcb86be496185b3">&#9670;&#160;</a></span>generateIndentation()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ProGe::VHDLNetlistWriter::generateIndentation </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>indentationLevel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>indentation</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Generates an indentation string with the given parameters.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">indentationLevel</td><td>The level of indentation. </td></tr>
    <tr><td class="paramname">indentation</td><td>The string used as indentation (one level). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The indentation of the given level. </dd></dl>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00751">751</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  753</span>                                  {</div>
<div class="line"><span class="lineno">  754</span> </div>
<div class="line"><span class="lineno">  755</span>    <span class="keywordtype">string</span> generatedInd(<span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><span class="lineno">  756</span>    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; indentationLevel; i++) {</div>
<div class="line"><span class="lineno">  757</span>        generatedInd += <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>;</div>
<div class="line"><span class="lineno">  758</span>    }</div>
<div class="line"><span class="lineno">  759</span>    <span class="keywordflow">return</span> generatedInd;</div>
<div class="line"><span class="lineno">  760</span>}</div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_a281e610eb6e0a69817a41421f9c701a7"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">ProGe::VHDLNetlistWriter::indentation</a></div><div class="ttdeci">std::string indentation(unsigned int level) const</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8cc_source.html#l00739">VHDLNetlistWriter.cc:739</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00739">indentation()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00214">writeGenericDeclaration()</a>, and <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00257">writePortDeclaration()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VHDLNetlistWriter_af5c281bb5909f3450dcb86be496185b3_cgraph.gif" border="0" usemap="#aclassProGe_1_1VHDLNetlistWriter_af5c281bb5909f3450dcb86be496185b3_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VHDLNetlistWriter_af5c281bb5909f3450dcb86be496185b3_cgraph" id="aclassProGe_1_1VHDLNetlistWriter_af5c281bb5909f3450dcb86be496185b3_cgraph">
<area shape="rect" title=" " alt="" coords="5,22,193,62"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7" title=" " alt="" coords="241,22,429,62"/>
<area shape="poly" title=" " alt="" coords="194,39,227,39,227,45,194,45"/>
<area shape="rect" href="classStringTools.html#a9f28a066b5e6fedaa2c1eed6efc51198" title=" " alt="" coords="477,29,620,55"/>
<area shape="poly" title=" " alt="" coords="430,39,464,39,464,45,430,45"/>
<area shape="poly" title=" " alt="" coords="514,31,506,21,510,11,525,5,549,3,578,6,590,15,587,20,576,11,549,8,526,10,514,15,511,20,518,28"/>
</map>
</div>

</div>
</div>
<a id="abb370858d1e5d4ec81ab703aafdd2de6" name="abb370858d1e5d4ec81ab703aafdd2de6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb370858d1e5d4ec81ab703aafdd2de6">&#9670;&#160;</a></span>genericMapStringValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classTCEString.html">TCEString</a> ProGe::VHDLNetlistWriter::genericMapStringValue </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classTCEString.html">TCEString</a> &amp;&#160;</td>
          <td class="paramname"><em>generic</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Tries to determine whether the string generic needs quot marks for generic mapping</p>
<p>If string literal contains '.', or "__" it cannot be a valid VHDL label (i.e. another generic), thus it needs quotation marks.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">generic</td><td>String generic value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Generic mapping string </dd></dl>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00829">829</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  829</span>                                                                       {</div>
<div class="line"><span class="lineno">  830</span> </div>
<div class="line"><span class="lineno">  831</span>    <span class="keywordflow">if</span> (generic.<a class="code hl_function" href="classTCEString.html#a433f407fac231cd68ffc89c520cebca8">startsWith</a>(<span class="stringliteral">&quot;\&quot;&quot;</span>) &amp;&amp; generic.<a class="code hl_function" href="classTCEString.html#a78ff153f46a41bc14db5e07457898598">endsWith</a>(<span class="stringliteral">&quot;\&quot;&quot;</span>)) {</div>
<div class="line"><span class="lineno">  832</span>        <span class="keywordflow">return</span> <span class="keyword">generic</span>;</div>
<div class="line"><span class="lineno">  833</span>    }</div>
<div class="line"><span class="lineno">  834</span>    std::vector&lt;TCEString&gt; unallowed;</div>
<div class="line"><span class="lineno">  835</span>    unallowed.push_back(<span class="stringliteral">&quot;.&quot;</span>);</div>
<div class="line"><span class="lineno">  836</span>    unallowed.push_back(<span class="stringliteral">&quot;__&quot;</span>);</div>
<div class="line"><span class="lineno">  837</span>    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; unallowed.size(); i++) {</div>
<div class="line"><span class="lineno">  838</span>        <span class="keywordflow">if</span> (generic.find(unallowed.at(i)) != TCEString::npos) {</div>
<div class="line"><span class="lineno">  839</span>            <a class="code hl_class" href="classTCEString.html">TCEString</a> quoted;</div>
<div class="line"><span class="lineno">  840</span>            quoted &lt;&lt; <span class="stringliteral">&quot;\&quot;&quot;</span> &lt;&lt; <span class="keyword">generic</span> &lt;&lt; <span class="stringliteral">&quot;\&quot;&quot;</span>;</div>
<div class="line"><span class="lineno">  841</span>            <span class="keywordflow">return</span> quoted;</div>
<div class="line"><span class="lineno">  842</span>        }</div>
<div class="line"><span class="lineno">  843</span>    }</div>
<div class="line"><span class="lineno">  844</span>    <span class="keywordflow">return</span> <span class="keyword">generic</span>;</div>
<div class="line"><span class="lineno">  845</span>}</div>
<div class="ttc" id="aclassTCEString_html"><div class="ttname"><a href="classTCEString.html">TCEString</a></div><div class="ttdef"><b>Definition</b> <a href="TCEString_8hh_source.html#l00053">TCEString.hh:53</a></div></div>
<div class="ttc" id="aclassTCEString_html_a433f407fac231cd68ffc89c520cebca8"><div class="ttname"><a href="classTCEString.html#a433f407fac231cd68ffc89c520cebca8">TCEString::startsWith</a></div><div class="ttdeci">bool startsWith(const std::string &amp;str) const</div></div>
<div class="ttc" id="aclassTCEString_html_a78ff153f46a41bc14db5e07457898598"><div class="ttname"><a href="classTCEString.html#a78ff153f46a41bc14db5e07457898598">TCEString::endsWith</a></div><div class="ttdeci">bool endsWith(const std::string &amp;str) const</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="classTCEString.html#a78ff153f46a41bc14db5e07457898598">TCEString::endsWith()</a>, and <a class="el" href="classTCEString.html#a433f407fac231cd68ffc89c520cebca8">TCEString::startsWith()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00585">writePortMappings()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VHDLNetlistWriter_abb370858d1e5d4ec81ab703aafdd2de6_cgraph.gif" border="0" usemap="#aclassProGe_1_1VHDLNetlistWriter_abb370858d1e5d4ec81ab703aafdd2de6_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VHDLNetlistWriter_abb370858d1e5d4ec81ab703aafdd2de6_cgraph" id="aclassProGe_1_1VHDLNetlistWriter_abb370858d1e5d4ec81ab703aafdd2de6_cgraph">
<area shape="rect" title=" " alt="" coords="5,23,193,63"/>
<area shape="rect" href="classTCEString.html#a78ff153f46a41bc14db5e07457898598" title=" " alt="" coords="244,5,397,31"/>
<area shape="poly" title=" " alt="" coords="193,30,230,26,231,31,194,35"/>
<area shape="rect" href="classTCEString.html#a433f407fac231cd68ffc89c520cebca8" title=" " alt="" coords="241,55,400,80"/>
<area shape="poly" title=" " alt="" coords="194,51,228,55,228,60,193,56"/>
</map>
</div>

</div>
</div>
<a id="a281e610eb6e0a69817a41421f9c701a7" name="a281e610eb6e0a69817a41421f9c701a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a281e610eb6e0a69817a41421f9c701a7">&#9670;&#160;</a></span>indentation()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ProGe::VHDLNetlistWriter::indentation </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>level</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Returns a string which makes indetation of the given level.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">level</td><td>The indentation level. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00739">739</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  739</span>                                                       {</div>
<div class="line"><span class="lineno">  740</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classStringTools.html#a9f28a066b5e6fedaa2c1eed6efc51198">StringTools::indent</a>(level);</div>
<div class="line"><span class="lineno">  741</span>}</div>
<div class="ttc" id="aclassStringTools_html_a9f28a066b5e6fedaa2c1eed6efc51198"><div class="ttname"><a href="classStringTools.html#a9f28a066b5e6fedaa2c1eed6efc51198">StringTools::indent</a></div><div class="ttdeci">static std::string indent(int level)</div><div class="ttdef"><b>Definition</b> <a href="StringTools_8cc_source.html#l00319">StringTools.cc:319</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="StringTools_8cc_source.html#l00319">StringTools::indent()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00751">generateIndentation()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00141">writeBlock()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00520">writeComponentDeclarations()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00444">writeConnection()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00214">writeGenericDeclaration()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00103">writeNetlistParameterPackage()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00257">writePortDeclaration()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00585">writePortMappings()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00368">writeSignalAssignments()</a>, and <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00300">writeSignalDeclarations()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VHDLNetlistWriter_a281e610eb6e0a69817a41421f9c701a7_cgraph.gif" border="0" usemap="#aclassProGe_1_1VHDLNetlistWriter_a281e610eb6e0a69817a41421f9c701a7_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VHDLNetlistWriter_a281e610eb6e0a69817a41421f9c701a7_cgraph" id="aclassProGe_1_1VHDLNetlistWriter_a281e610eb6e0a69817a41421f9c701a7_cgraph">
<area shape="rect" title=" " alt="" coords="5,22,193,62"/>
<area shape="rect" href="classStringTools.html#a9f28a066b5e6fedaa2c1eed6efc51198" title=" " alt="" coords="241,29,384,55"/>
<area shape="poly" title=" " alt="" coords="194,39,228,39,228,45,194,45"/>
<area shape="poly" title=" " alt="" coords="278,31,270,21,274,11,289,5,313,3,342,6,354,15,351,20,340,11,313,8,290,10,278,15,275,20,282,28"/>
</map>
</div>

</div>
</div>
<a id="aeb2cb7dcc62c2a7a803f97a34cb8f4b9" name="aeb2cb7dcc62c2a7a803f97a34cb8f4b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb2cb7dcc62c2a7a803f97a34cb8f4b9">&#9670;&#160;</a></span>isNumber()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ProGe::VHDLNetlistWriter::isNumber </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>formula</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Tells whether the given string is a non-negative integer number.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">formula</td><td>The string. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True if the given string is a non-negative integer number. </dd></dl>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00712">712</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  712</span>                                                    {</div>
<div class="line"><span class="lineno">  713</span>    <span class="keywordtype">int</span> length = formula.length();</div>
<div class="line"><span class="lineno">  714</span>    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; length; i++) {</div>
<div class="line"><span class="lineno">  715</span>        <span class="keywordflow">if</span> (!isdigit(formula[i])) {</div>
<div class="line"><span class="lineno">  716</span>            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  717</span>        }</div>
<div class="line"><span class="lineno">  718</span>    }</div>
<div class="line"><span class="lineno">  719</span> </div>
<div class="line"><span class="lineno">  720</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><span class="lineno">  721</span>}</div>
</div><!-- fragment -->
<p class="reference">Referenced by <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00798">portSignalType()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00520">writeComponentDeclarations()</a>, and <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00257">writePortDeclaration()</a>.</p>

</div>
</div>
<a id="a9372261b8624eb3fd0ba7fe96eed6205" name="a9372261b8624eb3fd0ba7fe96eed6205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9372261b8624eb3fd0ba7fe96eed6205">&#9670;&#160;</a></span>netlistParameterPkgName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ProGe::VHDLNetlistWriter::netlistParameterPkgName </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Returns the name of the netlist parameter package.</p>
<dl class="section return"><dt>Returns</dt><dd>The name. </dd></dl>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00128">128</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  128</span>                                                 {</div>
<div class="line"><span class="lineno">  129</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classProGe_1_1NetlistWriter.html#a37a9a57941b5b77fd171d94c9ed196da">targetNetlistBlock</a>().<a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#a9d0bed1868419a14e4a53f1a9af54e92">moduleName</a>() + <span class="stringliteral">&quot;_params&quot;</span>;</div>
<div class="line"><span class="lineno">  130</span>}</div>
<div class="ttc" id="aclassProGe_1_1BaseNetlistBlock_html_a9d0bed1868419a14e4a53f1a9af54e92"><div class="ttname"><a href="classProGe_1_1BaseNetlistBlock.html#a9d0bed1868419a14e4a53f1a9af54e92">ProGe::BaseNetlistBlock::moduleName</a></div><div class="ttdeci">const std::string &amp; moduleName() const</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00140">BaseNetlistBlock.cc:140</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistWriter_html_a37a9a57941b5b77fd171d94c9ed196da"><div class="ttname"><a href="classProGe_1_1NetlistWriter.html#a37a9a57941b5b77fd171d94c9ed196da">ProGe::NetlistWriter::targetNetlistBlock</a></div><div class="ttdeci">const BaseNetlistBlock &amp; targetNetlistBlock() const</div><div class="ttdef"><b>Definition</b> <a href="NetlistWriter_8cc_source.html#l00064">NetlistWriter.cc:64</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="BaseNetlistBlock_8cc_source.html#l00140">ProGe::BaseNetlistBlock::moduleName()</a>, and <a class="el" href="NetlistWriter_8cc_source.html#l00064">ProGe::NetlistWriter::targetNetlistBlock()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00141">writeBlock()</a>, and <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00103">writeNetlistParameterPackage()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VHDLNetlistWriter_a9372261b8624eb3fd0ba7fe96eed6205_cgraph.gif" border="0" usemap="#aclassProGe_1_1VHDLNetlistWriter_a9372261b8624eb3fd0ba7fe96eed6205_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VHDLNetlistWriter_a9372261b8624eb3fd0ba7fe96eed6205_cgraph" id="aclassProGe_1_1VHDLNetlistWriter_a9372261b8624eb3fd0ba7fe96eed6205_cgraph">
<area shape="rect" title=" " alt="" coords="5,37,207,77"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a9d0bed1868419a14e4a53f1a9af54e92" title=" " alt="" coords="255,5,435,45"/>
<area shape="poly" title=" " alt="" coords="206,41,241,37,242,42,207,46"/>
<area shape="rect" href="classProGe_1_1NetlistWriter.html#a37a9a57941b5b77fd171d94c9ed196da" title=" " alt="" coords="269,69,421,109"/>
<area shape="poly" title=" " alt="" coords="207,68,255,75,255,80,206,73"/>
</map>
</div>

</div>
</div>
<a id="a9f420a468ca92b1246867d3773c6c81c" name="a9f420a468ca92b1246867d3773c6c81c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f420a468ca92b1246867d3773c6c81c">&#9670;&#160;</a></span>parameterWidthValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classTCEString.html">TCEString</a> ProGe::VHDLNetlistWriter::parameterWidthValue </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1NetlistPort.html">NetlistPort</a> &amp;&#160;</td>
          <td class="paramname"><em>port</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Returns port width value of port that uses parameter as width. </p>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00880">880</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  880</span>                                                              {</div>
<div class="line"><span class="lineno">  881</span>    <span class="keywordflow">return</span> port.parentBlock().parameter(port.widthFormula()).value();</div>
<div class="line"><span class="lineno">  882</span>}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="BaseNetlistBlock_8cc_source.html#l00198">ProGe::BaseNetlistBlock::parameter()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00400">ProGe::NetlistPort::parentBlock()</a>, <a class="el" href="Parameter_8cc_source.html#l00143">ProGe::Parameter::value()</a>, and <a class="el" href="NetlistPort_8cc_source.html#l00316">ProGe::NetlistPort::widthFormula()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00798">portSignalType()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VHDLNetlistWriter_a9f420a468ca92b1246867d3773c6c81c_cgraph.gif" border="0" usemap="#aclassProGe_1_1VHDLNetlistWriter_a9f420a468ca92b1246867d3773c6c81c_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VHDLNetlistWriter_a9f420a468ca92b1246867d3773c6c81c_cgraph" id="aclassProGe_1_1VHDLNetlistWriter_a9f420a468ca92b1246867d3773c6c81c_cgraph">
<area shape="rect" title=" " alt="" coords="5,227,193,267"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a2e66e169fbf8ff09d3969b1b6aea5529" title=" " alt="" coords="241,133,421,173"/>
<area shape="poly" title=" " alt="" coords="144,224,240,183,259,176,261,181,242,188,146,229"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a68c5096d30a6af871dc526609c25dd77" title=" " alt="" coords="262,197,401,237"/>
<area shape="poly" title=" " alt="" coords="194,232,248,225,249,230,194,237"/>
<area shape="rect" href="classProGe_1_1Parameter.html#a587df2f68a2c9175d50f90d4d7409957" title=" " alt="" coords="241,262,421,287"/>
<area shape="poly" title=" " alt="" coords="194,255,228,260,227,265,194,261"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a33e19136c2387555b25a865c0ac47358" title=" " alt="" coords="262,312,401,352"/>
<area shape="poly" title=" " alt="" coords="154,264,242,298,262,305,260,310,240,302,152,269"/>
<area shape="poly" title=" " alt="" coords="289,134,286,124,293,114,308,109,331,107,358,110,372,117,370,122,356,115,331,112,310,114,296,119,292,125,294,132"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a846c4d66dbddd831907774ef6de048aa" title=" " alt="" coords="470,5,650,45"/>
<area shape="poly" title=" " alt="" coords="355,131,406,93,468,55,482,48,484,53,471,60,409,98,359,135"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a9d0bed1868419a14e4a53f1a9af54e92" title=" " alt="" coords="470,69,650,109"/>
<area shape="poly" title=" " alt="" coords="403,131,474,110,476,116,404,136"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#aa89e84d065712d388751749e4156ae02" title=" " alt="" coords="470,133,650,173"/>
<area shape="poly" title=" " alt="" coords="421,151,456,151,456,156,421,156"/>
<area shape="rect" href="classProGe_1_1Parameter.html#ae144dcdce1810ec52e81c2cc2feefd6d" title=" " alt="" coords="469,198,651,223"/>
<area shape="poly" title=" " alt="" coords="412,171,496,192,495,197,411,176"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a15e6a17c2bcb45f82d1927e9ce4bf948" title=" " alt="" coords="470,248,650,288"/>
<area shape="poly" title=" " alt="" coords="400,171,423,183,438,196,447,209,456,222,471,234,481,240,478,244,468,238,453,225,443,212,434,200,420,188,398,176"/>
</map>
</div>

</div>
</div>
<a id="ab6c7d4790d09631114a024f82ca88285" name="ab6c7d4790d09631114a024f82ca88285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6c7d4790d09631114a024f82ca88285">&#9670;&#160;</a></span>portSignalName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ProGe::VHDLNetlistWriter::portSignalName </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1NetlistPort.html">NetlistPort</a> &amp;&#160;</td>
          <td class="paramname"><em>port</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Returns the name of the signal mapped to the given port.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">port</td><td>The port. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00769">769</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  769</span>                                                         {</div>
<div class="line"><span class="lineno">  770</span>    <span class="keyword">const</span> BaseNetlistBlock* parentBlock = &amp;port.parentBlock();</div>
<div class="line"><span class="lineno">  771</span>    <span class="keywordtype">string</span> signalName = <span class="stringliteral">&quot;&quot;</span>;</div>
<div class="line"><span class="lineno">  772</span>    <span class="keywordflow">if</span> (port.hasStaticValue()) {</div>
<div class="line"><span class="lineno">  773</span>        <span class="keywordtype">string</span> bit = <span class="stringliteral">&quot;&quot;</span>;</div>
<div class="line"><span class="lineno">  774</span>        <span class="keywordflow">if</span> (port.staticValue().is(<a class="code hl_enumvalue" href="classProGe_1_1StaticSignal.html#ad712d3158ca5a5c9c641d7763b1b8568a95c4949830de4445f35226f2deb4fa2e">StaticSignal::VCC</a>)) {</div>
<div class="line"><span class="lineno">  775</span>            bit = <span class="stringliteral">&quot;1&quot;</span>;</div>
<div class="line"><span class="lineno">  776</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  777</span>            bit = <span class="stringliteral">&quot;0&quot;</span>;</div>
<div class="line"><span class="lineno">  778</span>        }</div>
<div class="line"><span class="lineno">  779</span>        <span class="keywordflow">if</span> (port.dataType() == <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">BIT</a>) {</div>
<div class="line"><span class="lineno">  780</span>            signalName = <span class="stringliteral">&quot;&#39;&quot;</span> + bit + <span class="stringliteral">&quot;&#39;&quot;</span>;</div>
<div class="line"><span class="lineno">  781</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  782</span>            signalName = <span class="stringliteral">&quot;(others =&gt; &#39;&quot;</span> + bit + <span class="stringliteral">&quot;&#39;)&quot;</span>;</div>
<div class="line"><span class="lineno">  783</span>        }</div>
<div class="line"><span class="lineno">  784</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  785</span>        signalName = parentBlock-&gt;instanceName() + <span class="stringliteral">&quot;_&quot;</span> + port.name() +</div>
<div class="line"><span class="lineno">  786</span>            <span class="stringliteral">&quot;_wire&quot;</span>;</div>
<div class="line"><span class="lineno">  787</span>    }</div>
<div class="line"><span class="lineno">  788</span>    <span class="keywordflow">return</span> signalName;</div>
<div class="line"><span class="lineno">  789</span>}</div>
<div class="ttc" id="aclassProGe_1_1StaticSignal_html_ad712d3158ca5a5c9c641d7763b1b8568a95c4949830de4445f35226f2deb4fa2e"><div class="ttname"><a href="classProGe_1_1StaticSignal.html#ad712d3158ca5a5c9c641d7763b1b8568a95c4949830de4445f35226f2deb4fa2e">ProGe::StaticSignal::VCC</a></div><div class="ttdeci">@ VCC</div><div class="ttdoc">All port signals set to high.</div><div class="ttdef"><b>Definition</b> <a href="NetlistPort_8hh_source.html#l00051">NetlistPort.hh:51</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4"><div class="ttname"><a href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">ProGe::BIT</a></div><div class="ttdeci">@ BIT</div><div class="ttdoc">One bit.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00047">ProGeTypes.hh:47</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="ProGeTypes_8hh_source.html#l00047">ProGe::BIT</a>, <a class="el" href="NetlistPort_8cc_source.html#l00362">ProGe::NetlistPort::dataType()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00423">ProGe::NetlistPort::hasStaticValue()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00135">ProGe::BaseNetlistBlock::instanceName()</a>, <a class="el" href="NetlistPort_8hh_source.html#l00057">ProGe::StaticSignal::is()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00283">ProGe::NetlistPort::name()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00400">ProGe::NetlistPort::parentBlock()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00429">ProGe::NetlistPort::staticValue()</a>, and <a class="el" href="NetlistPort_8hh_source.html#l00051">ProGe::StaticSignal::VCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00892">signalAssignment()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00444">writeConnection()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00585">writePortMappings()</a>, and <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00300">writeSignalDeclarations()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VHDLNetlistWriter_ab6c7d4790d09631114a024f82ca88285_cgraph.gif" border="0" usemap="#aclassProGe_1_1VHDLNetlistWriter_ab6c7d4790d09631114a024f82ca88285_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VHDLNetlistWriter_ab6c7d4790d09631114a024f82ca88285_cgraph" id="aclassProGe_1_1VHDLNetlistWriter_ab6c7d4790d09631114a024f82ca88285_cgraph">
<area shape="rect" title=" " alt="" coords="5,191,193,231"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a4b890f46510966ba58b20f16f8c83a07" title=" " alt="" coords="262,5,401,45"/>
<area shape="poly" title=" " alt="" coords="112,189,163,124,199,87,240,55,250,49,253,54,243,60,203,91,167,127,116,192"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a2f585d51649568c1aa541c1814624fae" title=" " alt="" coords="262,69,401,109"/>
<area shape="poly" title=" " alt="" coords="127,188,178,154,240,119,255,112,257,117,243,124,181,159,130,193"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a846c4d66dbddd831907774ef6de048aa" title=" " alt="" coords="241,133,421,173"/>
<area shape="poly" title=" " alt="" coords="180,188,236,174,237,179,182,193"/>
<area shape="rect" href="classProGe_1_1StaticSignal.html#a771306ecbda19e7a35602b6c825ca28a" title=" " alt="" coords="249,198,414,223"/>
<area shape="poly" title=" " alt="" coords="194,208,235,208,235,213,194,213"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aa3e84f088411ac57fc633efc82b36195" title=" " alt="" coords="262,248,401,288"/>
<area shape="poly" title=" " alt="" coords="182,228,249,245,248,250,180,233"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a68c5096d30a6af871dc526609c25dd77" title=" " alt="" coords="262,312,401,352"/>
<area shape="poly" title=" " alt="" coords="130,228,181,263,243,298,257,304,255,309,240,302,178,267,127,233"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#ae7d46d816c1ea9fc6e5e9b36b205ac56" title=" " alt="" coords="262,376,401,416"/>
<area shape="poly" title=" " alt="" coords="116,229,167,294,203,330,243,362,253,368,250,372,240,366,199,334,163,298,112,233"/>
</map>
</div>

</div>
</div>
<a id="a8b977ce470cb25cf43a91996241405b7" name="a8b977ce470cb25cf43a91996241405b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b977ce470cb25cf43a91996241405b7">&#9670;&#160;</a></span>portSignalType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ProGe::VHDLNetlistWriter::portSignalType </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1NetlistPort.html">NetlistPort</a> &amp;&#160;</td>
          <td class="paramname"><em>port</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Returns the type of the signal mapped to the given port.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">port</td><td>The port. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00798">798</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  798</span>                                                         {</div>
<div class="line"><span class="lineno">  799</span>    <span class="keywordflow">if</span> (port.dataType() == <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">BIT</a>) {</div>
<div class="line"><span class="lineno">  800</span>        <span class="keywordflow">return</span> <span class="stringliteral">&quot;std_logic&quot;</span>;</div>
<div class="line"><span class="lineno">  801</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  802</span>        <span class="keywordflow">if</span> (port.realWidthAvailable()) {</div>
<div class="line"><span class="lineno">  803</span>            <span class="keywordtype">int</span> width = port.realWidth();</div>
<div class="line"><span class="lineno">  804</span>            <span class="keywordflow">return</span> <span class="stringliteral">&quot;std_logic_vector&quot;</span> +</div>
<div class="line"><span class="lineno">  805</span>                   <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a08e6e5128f44c8ee3a322561c7e505d4">signalRange</a>((width ? width - 1 : 0), 0);</div>
<div class="line"><span class="lineno">  806</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#aeb2cb7dcc62c2a7a803f97a34cb8f4b9">isNumber</a>(port.widthFormula()) &amp;&amp; </div>
<div class="line"><span class="lineno">  807</span>                   (<a class="code hl_function" href="classConversion.html#abf1297268762096c8e6ac6b0f666c748">Conversion::toInt</a>(port.widthFormula()) == 0)) {</div>
<div class="line"><span class="lineno">  808</span>            <span class="keywordflow">return</span> <span class="stringliteral">&quot;std_logic_vector&quot;</span> + <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a08e6e5128f44c8ee3a322561c7e505d4">signalRange</a>(0, 0);</div>
<div class="line"><span class="lineno">  809</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#aaf47b643767f8f08415ce301622f5bf7">usesParameterWidth</a>(port)) {</div>
<div class="line"><span class="lineno">  810</span>            <span class="keywordflow">return</span> <span class="stringliteral">&quot;std_logic_vector(&quot;</span> + <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a9f420a468ca92b1246867d3773c6c81c">parameterWidthValue</a>(port) +</div>
<div class="line"><span class="lineno">  811</span>                   <span class="stringliteral">&quot;-1 downto 0)&quot;</span>;</div>
<div class="line"><span class="lineno">  812</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  813</span>            <span class="keywordflow">return</span> <span class="stringliteral">&quot;std_logic_vector(&quot;</span> + port.widthFormula() + <span class="stringliteral">&quot;-1 downto 0)&quot;</span>;</div>
<div class="line"><span class="lineno">  814</span>        }</div>
<div class="line"><span class="lineno">  815</span>    }</div>
<div class="line"><span class="lineno">  816</span>}</div>
<div class="ttc" id="aclassConversion_html_abf1297268762096c8e6ac6b0f666c748"><div class="ttname"><a href="classConversion.html#abf1297268762096c8e6ac6b0f666c748">Conversion::toInt</a></div><div class="ttdeci">static int toInt(const T &amp;source)</div></div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_a08e6e5128f44c8ee3a322561c7e505d4"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#a08e6e5128f44c8ee3a322561c7e505d4">ProGe::VHDLNetlistWriter::signalRange</a></div><div class="ttdeci">static TCEString signalRange(int high, int low, bool allowShort=false)</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8cc_source.html#l00859">VHDLNetlistWriter.cc:859</a></div></div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_a9f420a468ca92b1246867d3773c6c81c"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#a9f420a468ca92b1246867d3773c6c81c">ProGe::VHDLNetlistWriter::parameterWidthValue</a></div><div class="ttdeci">static TCEString parameterWidthValue(const NetlistPort &amp;port)</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8cc_source.html#l00880">VHDLNetlistWriter.cc:880</a></div></div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_aaf47b643767f8f08415ce301622f5bf7"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#aaf47b643767f8f08415ce301622f5bf7">ProGe::VHDLNetlistWriter::usesParameterWidth</a></div><div class="ttdeci">static bool usesParameterWidth(const NetlistPort &amp;port)</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8cc_source.html#l00728">VHDLNetlistWriter.cc:728</a></div></div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_aeb2cb7dcc62c2a7a803f97a34cb8f4b9"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#aeb2cb7dcc62c2a7a803f97a34cb8f4b9">ProGe::VHDLNetlistWriter::isNumber</a></div><div class="ttdeci">static bool isNumber(const std::string &amp;formula)</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8cc_source.html#l00712">VHDLNetlistWriter.cc:712</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="ProGeTypes_8hh_source.html#l00047">ProGe::BIT</a>, <a class="el" href="NetlistPort_8cc_source.html#l00362">ProGe::NetlistPort::dataType()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00712">isNumber()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00880">parameterWidthValue()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00348">ProGe::NetlistPort::realWidth()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00334">ProGe::NetlistPort::realWidthAvailable()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00859">signalRange()</a>, <a class="el" href="classConversion.html#abf1297268762096c8e6ac6b0f666c748">Conversion::toInt()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00728">usesParameterWidth()</a>, and <a class="el" href="NetlistPort_8cc_source.html#l00316">ProGe::NetlistPort::widthFormula()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00300">writeSignalDeclarations()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VHDLNetlistWriter_a8b977ce470cb25cf43a91996241405b7_cgraph.gif" border="0" usemap="#aclassProGe_1_1VHDLNetlistWriter_a8b977ce470cb25cf43a91996241405b7_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VHDLNetlistWriter_a8b977ce470cb25cf43a91996241405b7_cgraph" id="aclassProGe_1_1VHDLNetlistWriter_a8b977ce470cb25cf43a91996241405b7_cgraph">
<area shape="rect" title=" " alt="" coords="5,248,193,288"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a4b890f46510966ba58b20f16f8c83a07" title=" " alt="" coords="266,5,405,45"/>
<area shape="poly" title=" " alt="" coords="107,246,125,206,154,155,192,102,240,55,252,47,255,52,243,59,196,105,159,158,130,209,111,249"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#aeb2cb7dcc62c2a7a803f97a34cb8f4b9" title=" " alt="" coords="241,69,429,109"/>
<area shape="poly" title=" " alt="" coords="113,246,165,184,200,149,240,119,250,113,253,118,243,124,204,153,169,188,117,249"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a9f420a468ca92b1246867d3773c6c81c" title=" " alt="" coords="241,133,429,173"/>
<area shape="poly" title=" " alt="" coords="134,246,240,190,270,176,272,181,243,194,137,250"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a33e19136c2387555b25a865c0ac47358" title=" " alt="" coords="498,133,637,173"/>
<area shape="poly" title=" " alt="" coords="182,245,484,171,485,176,183,250"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aed7ac29e1ebe6048937a62b034036b89" title=" " alt="" coords="266,312,405,352"/>
<area shape="poly" title=" " alt="" coords="175,286,253,307,252,312,173,291"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a30f263f1d6ed0a331fd58f9ab1d344d1" title=" " alt="" coords="491,389,644,429"/>
<area shape="poly" title=" " alt="" coords="125,286,176,326,208,345,242,362,301,380,363,393,477,405,476,410,362,398,300,385,240,366,206,350,173,330,122,290"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a08e6e5128f44c8ee3a322561c7e505d4" title=" " alt="" coords="241,427,429,467"/>
<area shape="poly" title=" " alt="" coords="118,286,170,344,205,377,243,406,265,418,262,423,240,410,202,381,167,348,114,290"/>
<area shape="rect" href="classConversion.html#abf1297268762096c8e6ac6b0f666c748" title=" " alt="" coords="269,491,402,517"/>
<area shape="poly" title=" " alt="" coords="111,287,129,328,157,379,195,432,218,456,243,476,257,485,255,490,240,481,214,460,191,435,153,382,124,330,106,289"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#aaf47b643767f8f08415ce301622f5bf7" title=" " alt="" coords="241,248,429,288"/>
<area shape="poly" title=" " alt="" coords="194,265,227,265,227,271,194,271"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a2e66e169fbf8ff09d3969b1b6aea5529" title=" " alt="" coords="705,144,885,184"/>
<area shape="poly" title=" " alt="" coords="405,131,428,119,442,106,450,93,460,79,476,68,525,51,566,47,608,54,658,68,689,80,717,97,765,133,762,137,714,101,686,85,656,73,607,59,566,53,526,57,479,73,463,83,455,96,446,110,431,124,408,136"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a68c5096d30a6af871dc526609c25dd77" title=" " alt="" coords="498,197,637,237"/>
<area shape="poly" title=" " alt="" coords="409,171,485,192,484,197,408,176"/>
<area shape="rect" href="classProGe_1_1Parameter.html#a587df2f68a2c9175d50f90d4d7409957" title=" " alt="" coords="477,83,657,109"/>
<area shape="poly" title=" " alt="" coords="416,131,502,109,503,115,418,136"/>
<area shape="poly" title=" " alt="" coords="430,151,484,151,484,156,430,156"/>
<area shape="poly" title=" " alt="" coords="753,144,750,134,757,125,772,119,795,117,822,120,836,127,834,132,820,125,795,123,774,125,760,129,756,135,758,143"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aa3e84f088411ac57fc633efc82b36195" title=" " alt="" coords="498,325,637,365"/>
<area shape="poly" title=" " alt="" coords="405,333,484,338,484,343,405,339"/>
<area shape="poly" title=" " alt="" coords="397,350,495,383,493,388,395,355"/>
<area shape="poly" title=" " alt="" coords="427,245,484,233,485,238,428,251"/>
<area shape="poly" title=" " alt="" coords="392,246,428,227,451,205,461,194,476,183,487,177,490,182,479,188,465,198,455,209,431,232,395,250"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a19287d8a5ee740103280cbddcf7623db" title=" " alt="" coords="477,261,657,301"/>
<area shape="poly" title=" " alt="" coords="430,271,464,273,464,278,430,276"/>
<area shape="poly" title=" " alt="" coords="628,259,656,247,707,219,753,190,756,194,710,223,659,252,631,264"/>
</map>
</div>

</div>
</div>
<a id="a5da7d408af7b923efafb8cc6b0a419cb" name="a5da7d408af7b923efafb8cc6b0a419cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5da7d408af7b923efafb8cc6b0a419cb">&#9670;&#160;</a></span>signalAssignment()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ProGe::VHDLNetlistWriter::signalAssignment </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1NetlistPort.html">NetlistPort</a> &amp;&#160;</td>
          <td class="paramname"><em>dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1NetlistPort.html">NetlistPort</a> &amp;&#160;</td>
          <td class="paramname"><em>src</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Writes suitable signal assignment code of two signals.</p>
<p>The written code piece is "dst &lt;= src;" with additional signal indexing in case the data types does not macth (i.e. BIT vs. BIT_VECTOR). </p>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00892">892</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  893</span>                                                    {</div>
<div class="line"><span class="lineno">  894</span>    <span class="keyword">using </span>std::string;</div>
<div class="line"><span class="lineno">  895</span> </div>
<div class="line"><span class="lineno">  896</span>    <span class="keywordflow">if</span> (dst.dataType() == src.dataType()) {</div>
<div class="line"><span class="lineno">  897</span>        <span class="keywordflow">return</span> string(<a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285">portSignalName</a>(dst)) + <span class="stringliteral">&quot; &lt;= &quot;</span> + <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285">portSignalName</a>(src) +</div>
<div class="line"><span class="lineno">  898</span>               <span class="stringliteral">&quot;;&quot;</span>;</div>
<div class="line"><span class="lineno">  899</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  900</span>        <span class="comment">// Note assuming that one port is data type of BIT and other is</span></div>
<div class="line"><span class="lineno">  901</span>        <span class="comment">// BIT_VECTOR of width og one.</span></div>
<div class="line"><span class="lineno">  902</span>        <span class="keywordtype">bool</span> indexDst = (dst.dataType() == <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93ada3757209f1d7064865ec0865b4f96f8">BIT_VECTOR</a>);</div>
<div class="line"><span class="lineno">  903</span>        <span class="keywordflow">return</span> string(<a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285">portSignalName</a>(dst)) +</div>
<div class="line"><span class="lineno">  904</span>               (indexDst ? string(<span class="stringliteral">&quot;(0) &lt;= &quot;</span>) : string(<span class="stringliteral">&quot; &lt;= &quot;</span>)) +</div>
<div class="line"><span class="lineno">  905</span>               <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285">portSignalName</a>(src) +</div>
<div class="line"><span class="lineno">  906</span>               (indexDst ? string(<span class="stringliteral">&quot;;&quot;</span>) : string(<span class="stringliteral">&quot;(0);&quot;</span>));</div>
<div class="line"><span class="lineno">  907</span>    }</div>
<div class="line"><span class="lineno">  908</span>}</div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_ab6c7d4790d09631114a024f82ca88285"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285">ProGe::VHDLNetlistWriter::portSignalName</a></div><div class="ttdeci">static std::string portSignalName(const NetlistPort &amp;port)</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8cc_source.html#l00769">VHDLNetlistWriter.cc:769</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a09e428ab5f43587b6234f455619c9d93ada3757209f1d7064865ec0865b4f96f8"><div class="ttname"><a href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93ada3757209f1d7064865ec0865b4f96f8">ProGe::BIT_VECTOR</a></div><div class="ttdeci">@ BIT_VECTOR</div><div class="ttdoc">Several bits.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00049">ProGeTypes.hh:48</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="ProGeTypes_8hh_source.html#l00048">ProGe::BIT_VECTOR</a>, <a class="el" href="NetlistPort_8cc_source.html#l00362">ProGe::NetlistPort::dataType()</a>, and <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00769">portSignalName()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00444">writeConnection()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VHDLNetlistWriter_a5da7d408af7b923efafb8cc6b0a419cb_cgraph.gif" border="0" usemap="#aclassProGe_1_1VHDLNetlistWriter_a5da7d408af7b923efafb8cc6b0a419cb_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VHDLNetlistWriter_a5da7d408af7b923efafb8cc6b0a419cb_cgraph" id="aclassProGe_1_1VHDLNetlistWriter_a5da7d408af7b923efafb8cc6b0a419cb_cgraph">
<area shape="rect" title=" " alt="" coords="5,135,193,175"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a4b890f46510966ba58b20f16f8c83a07" title=" " alt="" coords="498,5,637,45"/>
<area shape="poly" title=" " alt="" coords="172,132,484,45,485,51,174,137"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285" title=" " alt="" coords="241,163,429,203"/>
<area shape="poly" title=" " alt="" coords="194,163,228,167,227,173,193,168"/>
<area shape="poly" title=" " alt="" coords="355,161,418,102,476,55,488,49,490,53,479,60,421,106,359,165"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a2f585d51649568c1aa541c1814624fae" title=" " alt="" coords="498,69,637,109"/>
<area shape="poly" title=" " alt="" coords="380,160,476,119,495,112,497,117,478,124,382,165"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a846c4d66dbddd831907774ef6de048aa" title=" " alt="" coords="477,133,657,173"/>
<area shape="poly" title=" " alt="" coords="430,168,463,164,464,169,430,173"/>
<area shape="rect" href="classProGe_1_1StaticSignal.html#a771306ecbda19e7a35602b6c825ca28a" title=" " alt="" coords="485,198,650,223"/>
<area shape="poly" title=" " alt="" coords="430,191,471,196,471,202,430,197"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aa3e84f088411ac57fc633efc82b36195" title=" " alt="" coords="498,248,637,288"/>
<area shape="poly" title=" " alt="" coords="391,200,500,241,498,246,390,205"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a68c5096d30a6af871dc526609c25dd77" title=" " alt="" coords="498,312,637,352"/>
<area shape="poly" title=" " alt="" coords="358,201,410,249,443,275,479,298,491,304,488,309,476,302,440,279,407,253,355,205"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#ae7d46d816c1ea9fc6e5e9b36b205ac56" title=" " alt="" coords="498,376,637,416"/>
<area shape="poly" title=" " alt="" coords="350,202,399,279,436,323,479,362,487,367,484,372,476,366,432,327,395,282,345,205"/>
</map>
</div>

</div>
</div>
<a id="a08e6e5128f44c8ee3a322561c7e505d4" name="a08e6e5128f44c8ee3a322561c7e505d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08e6e5128f44c8ee3a322561c7e505d4">&#9670;&#160;</a></span>signalRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classTCEString.html">TCEString</a> ProGe::VHDLNetlistWriter::signalRange </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>high</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>allowShort</em> = <code><a class="el" href="InnerLoopFinder_8cc.html#ab5f1327e73cd2343c99034a2ceed0438">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Returns signal range i.e. (&lt;high&gt; downto &lt;low&gt;).</p>
<p>Does not -1 the high index! If high == low and allowShort is true, just (&lt;low&gt;) is returned</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">high</td><td>MSB index </td></tr>
    <tr><td class="paramname">low</td><td>LSB index </td></tr>
    <tr><td class="paramname">allowShort</td><td>If true, skips 'downto' if high == low </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="classProGe_1_1Signal.html">Signal</a> range string </dd></dl>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00859">859</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  859</span>                                                                 {</div>
<div class="line"><span class="lineno">  860</span>    <span class="keywordflow">if</span> (high &lt; low) {</div>
<div class="line"><span class="lineno">  861</span>        <a class="code hl_class" href="classTCEString.html">TCEString</a> msg;</div>
<div class="line"><span class="lineno">  862</span>        msg &lt;&lt; <span class="stringliteral">&quot;High (&quot;</span> &lt;&lt; high &lt;&lt; <span class="stringliteral">&quot;) boundary is smaller than low (&quot;</span> &lt;&lt; low</div>
<div class="line"><span class="lineno">  863</span>            &lt;&lt; <span class="stringliteral">&quot;) boundary!&quot;</span>;</div>
<div class="line"><span class="lineno">  864</span>        <span class="keywordflow">throw</span> <a class="code hl_class" href="classInvalidData.html">InvalidData</a>(__FILE__, __LINE__, <a class="code hl_define" href="Application_8hh.html#a7d6e1cf1a8d53f38471e9e9db3faf740">__func__</a>, msg);</div>
<div class="line"><span class="lineno">  865</span>    }</div>
<div class="line"><span class="lineno">  866</span> </div>
<div class="line"><span class="lineno">  867</span>    <a class="code hl_class" href="classTCEString.html">TCEString</a> range = <span class="stringliteral">&quot;(&quot;</span>;</div>
<div class="line"><span class="lineno">  868</span>    <span class="keywordflow">if</span> (allowShort &amp;&amp; high == low) {</div>
<div class="line"><span class="lineno">  869</span>        range &lt;&lt; low;</div>
<div class="line"><span class="lineno">  870</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  871</span>        range &lt;&lt; high &lt;&lt; <span class="stringliteral">&quot; downto &quot;</span> &lt;&lt; low;</div>
<div class="line"><span class="lineno">  872</span>    }</div>
<div class="line"><span class="lineno">  873</span>    <span class="keywordflow">return</span> range &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><span class="lineno">  874</span>}</div>
<div class="ttc" id="aApplication_8hh_html_a7d6e1cf1a8d53f38471e9e9db3faf740"><div class="ttname"><a href="Application_8hh.html#a7d6e1cf1a8d53f38471e9e9db3faf740">__func__</a></div><div class="ttdeci">#define __func__</div><div class="ttdef"><b>Definition</b> <a href="Application_8hh_source.html#l00067">Application.hh:67</a></div></div>
<div class="ttc" id="aclassInvalidData_html"><div class="ttname"><a href="classInvalidData.html">InvalidData</a></div><div class="ttdef"><b>Definition</b> <a href="Exception_8hh_source.html#l00149">Exception.hh:149</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="Application_8hh_source.html#l00067">__func__</a>.</p>

<p class="reference">Referenced by <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00798">portSignalType()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00444">writeConnection()</a>, and <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00300">writeSignalDeclarations()</a>.</p>

</div>
</div>
<a id="aaf47b643767f8f08415ce301622f5bf7" name="aaf47b643767f8f08415ce301622f5bf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf47b643767f8f08415ce301622f5bf7">&#9670;&#160;</a></span>usesParameterWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ProGe::VHDLNetlistWriter::usesParameterWidth </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1NetlistPort.html">NetlistPort</a> &amp;&#160;</td>
          <td class="paramname"><em>port</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Returns true if port uses single parameter of its parent block as port width. </p>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00728">728</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  728</span>                                                             {</div>
<div class="line"><span class="lineno">  729</span>    <span class="keyword">const</span> BaseNetlistBlock&amp; parent = port.parentBlock();</div>
<div class="line"><span class="lineno">  730</span>    <span class="keywordflow">return</span> parent.hasParameter(port.widthFormula());</div>
<div class="line"><span class="lineno">  731</span>}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="BaseNetlistBlock_8cc_source.html#l00183">ProGe::BaseNetlistBlock::hasParameter()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00400">ProGe::NetlistPort::parentBlock()</a>, and <a class="el" href="NetlistPort_8cc_source.html#l00316">ProGe::NetlistPort::widthFormula()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00798">portSignalType()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VHDLNetlistWriter_aaf47b643767f8f08415ce301622f5bf7_cgraph.gif" border="0" usemap="#aclassProGe_1_1VHDLNetlistWriter_aaf47b643767f8f08415ce301622f5bf7_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VHDLNetlistWriter_aaf47b643767f8f08415ce301622f5bf7_cgraph" id="aclassProGe_1_1VHDLNetlistWriter_aaf47b643767f8f08415ce301622f5bf7_cgraph">
<area shape="rect" title=" " alt="" coords="5,161,193,201"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a19287d8a5ee740103280cbddcf7623db" title=" " alt="" coords="241,97,421,137"/>
<area shape="poly" title=" " alt="" coords="172,159,245,138,246,144,173,164"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a68c5096d30a6af871dc526609c25dd77" title=" " alt="" coords="262,161,401,201"/>
<area shape="poly" title=" " alt="" coords="194,179,248,179,248,184,194,184"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a33e19136c2387555b25a865c0ac47358" title=" " alt="" coords="262,225,401,265"/>
<area shape="poly" title=" " alt="" coords="173,199,249,220,248,225,172,204"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#aa89e84d065712d388751749e4156ae02" title=" " alt="" coords="698,5,878,45"/>
<area shape="poly" title=" " alt="" coords="354,95,404,59,436,42,469,29,523,17,579,11,684,11,684,17,579,16,524,23,470,35,438,47,407,64,357,99"/>
<area shape="rect" href="classProGe_1_1Parameter.html#ae144dcdce1810ec52e81c2cc2feefd6d" title=" " alt="" coords="697,89,879,114"/>
<area shape="poly" title=" " alt="" coords="422,119,530,121,649,117,693,113,694,118,650,123,530,126,421,124"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a2e66e169fbf8ff09d3969b1b6aea5529" title=" " alt="" coords="469,68,649,108"/>
<area shape="poly" title=" " alt="" coords="421,103,456,99,456,104,422,108"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a15e6a17c2bcb45f82d1927e9ce4bf948" title=" " alt="" coords="698,151,878,191"/>
<area shape="poly" title=" " alt="" coords="422,125,685,156,684,161,422,130"/>
<area shape="poly" title=" " alt="" coords="632,65,701,46,702,52,634,71"/>
<area shape="poly" title=" " alt="" coords="649,91,684,93,684,98,649,96"/>
<area shape="poly" title=" " alt="" coords="517,68,514,58,521,49,536,43,559,41,586,44,600,51,598,56,584,49,559,47,538,49,524,53,520,59,522,67"/>
<area shape="poly" title=" " alt="" coords="616,106,720,143,718,148,614,111"/>
</map>
</div>

</div>
</div>
<a id="a0db6b17251218001261e1136f526d49d" name="a0db6b17251218001261e1136f526d49d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0db6b17251218001261e1136f526d49d">&#9670;&#160;</a></span>write()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ProGe::VHDLNetlistWriter::write </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>dstDirectory</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Generates the VHDL files and writes them to the given directory.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dstDirectory</td><td>The destination directory. </td></tr>
  </table>
  </dd>
</dl>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classIOException.html">IOException</a></td><td>If an IO error occurs. </td></tr>
    <tr><td class="paramname"><a class="el" href="classInvalidData.html">InvalidData</a></td><td>If the netlist is invalid. </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classProGe_1_1NetlistWriter.html#ac071b749e5510b4eddcb8d8baec55420">ProGe::NetlistWriter</a>.</p>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00088">88</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   88</span>                                                      {</div>
<div class="line"><span class="lineno">   89</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classProGe_1_1NetlistWriter.html#a37a9a57941b5b77fd171d94c9ed196da">targetNetlistBlock</a>().netlist().isEmpty()) {</div>
<div class="line"><span class="lineno">   90</span>        <span class="keywordtype">string</span> errorMsg = <span class="stringliteral">&quot;Empty input netlist.&quot;</span>;</div>
<div class="line"><span class="lineno">   91</span>        <span class="keywordflow">throw</span> <a class="code hl_class" href="classInvalidData.html">InvalidData</a>(__FILE__, __LINE__, <a class="code hl_define" href="Application_8hh.html#a7d6e1cf1a8d53f38471e9e9db3faf740">__func__</a>, errorMsg);</div>
<div class="line"><span class="lineno">   92</span>    }</div>
<div class="line"><span class="lineno">   93</span>    <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a36eafefe2a8a237318ef00ac50718683">writeNetlistParameterPackage</a>(dstDirectory);</div>
<div class="line"><span class="lineno">   94</span>    <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a9732bfec854e2dd049854e2824f2a244">writeBlock</a>(<a class="code hl_function" href="classProGe_1_1NetlistWriter.html#a37a9a57941b5b77fd171d94c9ed196da">targetNetlistBlock</a>(), dstDirectory);</div>
<div class="line"><span class="lineno">   95</span>}</div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_a36eafefe2a8a237318ef00ac50718683"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#a36eafefe2a8a237318ef00ac50718683">ProGe::VHDLNetlistWriter::writeNetlistParameterPackage</a></div><div class="ttdeci">void writeNetlistParameterPackage(const std::string &amp;dstDirectory) const</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8cc_source.html#l00103">VHDLNetlistWriter.cc:103</a></div></div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_a9732bfec854e2dd049854e2824f2a244"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#a9732bfec854e2dd049854e2824f2a244">ProGe::VHDLNetlistWriter::writeBlock</a></div><div class="ttdeci">void writeBlock(const BaseNetlistBlock &amp;block, const std::string &amp;dstDirectory)</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8cc_source.html#l00141">VHDLNetlistWriter.cc:141</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="Application_8hh_source.html#l00067">__func__</a>, <a class="el" href="NetlistWriter_8cc_source.html#l00064">ProGe::NetlistWriter::targetNetlistBlock()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00141">writeBlock()</a>, and <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00103">writeNetlistParameterPackage()</a>.</p>

<p class="reference">Referenced by <a class="el" href="BaseNetlistBlock_8cc_source.html#l00625">ProGe::BaseNetlistBlock::writeSelf()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VHDLNetlistWriter_a0db6b17251218001261e1136f526d49d_cgraph.gif" border="0" usemap="#aclassProGe_1_1VHDLNetlistWriter_a0db6b17251218001261e1136f526d49d_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VHDLNetlistWriter_a0db6b17251218001261e1136f526d49d_cgraph" id="aclassProGe_1_1VHDLNetlistWriter_a0db6b17251218001261e1136f526d49d_cgraph">
<area shape="rect" title=" " alt="" coords="5,1068,193,1108"/>
<area shape="rect" href="classProGe_1_1NetlistWriter.html#a37a9a57941b5b77fd171d94c9ed196da" title=" " alt="" coords="802,1284,954,1324"/>
<area shape="poly" title=" " alt="" coords="127,1106,191,1154,284,1216,396,1277,456,1302,517,1321,587,1333,658,1335,727,1330,788,1321,789,1327,728,1336,658,1341,586,1339,515,1327,454,1307,394,1281,281,1221,188,1159,124,1110"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a9732bfec854e2dd049854e2824f2a244" title=" " alt="" coords="261,508,449,548"/>
<area shape="poly" title=" " alt="" coords="108,1066,336,560,341,562,112,1069"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a36eafefe2a8a237318ef00ac50718683" title=" " alt="" coords="241,1068,468,1108"/>
<area shape="poly" title=" " alt="" coords="194,1085,228,1085,228,1091,194,1091"/>
<area shape="rect" href="classFileSystem.html#af6e175692421a002b32214768a93492a" title=" " alt="" coords="797,95,959,121"/>
<area shape="poly" title=" " alt="" coords="354,508,360,429,369,375,382,317,402,257,430,200,467,148,490,126,515,106,552,86,593,73,635,66,678,65,759,73,826,89,825,94,758,79,678,70,635,72,594,78,554,90,517,110,493,130,471,152,435,202,407,259,387,318,374,376,365,430,359,508"/>
<area shape="rect" href="classFileSystem.html#ae90352cf49f4b75a75bcd0be6ec72608" title=" " alt="" coords="528,121,724,146"/>
<area shape="poly" title=" " alt="" coords="356,507,370,441,398,349,418,299,444,249,476,203,514,163,536,149,539,154,518,167,480,207,449,252,423,301,403,350,375,442,362,508"/>
<area shape="rect" href="classFileSystem.html#ad89981c8c23f737ea676e6a6683ce681" title=" " alt="" coords="784,158,972,183"/>
<area shape="poly" title=" " alt="" coords="358,507,373,450,403,372,424,331,449,291,479,255,514,225,544,207,575,192,641,173,708,163,770,160,770,166,708,168,642,178,577,197,546,211,518,229,483,259,453,295,428,334,408,374,378,451,363,508"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7" title=" " alt="" coords="784,565,972,605"/>
<area shape="poly" title=" " alt="" coords="449,527,585,535,736,551,786,560,785,565,736,556,585,540,449,533"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a9d0bed1868419a14e4a53f1a9af54e92" title=" " alt="" coords="788,916,968,956"/>
<area shape="poly" title=" " alt="" coords="360,548,370,619,380,667,394,720,415,773,441,824,475,870,518,909,546,926,578,939,644,954,712,957,775,953,775,958,712,963,644,959,576,944,544,931,514,913,471,874,437,827,410,775,389,721,374,669,364,620,355,549"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea" title=" " alt="" coords="788,336,968,376"/>
<area shape="poly" title=" " alt="" coords="358,507,375,454,405,384,426,347,451,313,480,282,515,258,545,243,572,233,598,229,623,228,675,238,737,257,768,270,798,287,847,325,844,329,795,292,766,275,735,263,674,244,623,234,599,234,574,238,547,247,517,262,484,286,455,316,430,350,410,386,380,455,363,508"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a9372261b8624eb3fd0ba7fe96eed6205" title=" " alt="" coords="525,1125,727,1165"/>
<area shape="poly" title=" " alt="" coords="361,548,372,634,399,764,420,838,446,913,479,986,518,1054,548,1088,581,1115,578,1120,544,1092,514,1058,474,989,441,915,415,840,394,766,367,635,355,549"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a392aeeaebc4093282260c6c429170ff6" title=" " alt="" coords="536,565,716,605"/>
<area shape="poly" title=" " alt="" coords="449,545,523,561,522,566,448,550"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a24769a5e44c76bf80d123807690d4ccd" title=" " alt="" coords="536,5,716,45"/>
<area shape="poly" title=" " alt="" coords="354,507,363,426,372,370,387,308,407,242,435,177,470,116,514,62,529,50,532,54,518,66,474,119,439,180,412,244,392,309,378,371,368,427,360,508"/>
<area shape="rect" href="classProGe_1_1Netlist.html#a38d2bb6ad10cca8bc5b7bb8914ea32a9" title=" " alt="" coords="784,1183,972,1223"/>
<area shape="poly" title=" " alt="" coords="361,548,375,621,403,730,424,790,450,851,481,910,518,963,559,994,646,1051,835,1173,832,1177,643,1056,556,998,514,967,476,912,445,853,419,792,398,731,370,623,356,549"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a51011ffadbca1b5ebf0fd6eb7ad95d13" title=" " alt="" coords="516,859,736,899"/>
<area shape="poly" title=" " alt="" coords="367,547,423,658,467,728,518,794,549,824,582,849,579,853,546,828,514,798,462,731,419,661,362,549"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a5358e143e33e6f5337419780b67b8878" title=" " alt="" coords="532,744,720,784"/>
<area shape="poly" title=" " alt="" coords="369,547,391,586,424,635,467,686,518,730,527,735,524,740,514,734,463,690,420,639,386,589,364,550"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a191de27503a36b6c566b7e28fa6ca265" title=" " alt="" coords="532,451,720,491"/>
<area shape="poly" title=" " alt="" coords="448,506,518,491,519,496,449,511"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a826bbf4450ba636a6e5391b2429030f9" title=" " alt="" coords="532,680,720,720"/>
<area shape="poly" title=" " alt="" coords="389,546,583,670,580,675,386,550"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#ac5f5ec11507bf73ef628c30099116180" title=" " alt="" coords="532,336,720,376"/>
<area shape="poly" title=" " alt="" coords="374,506,434,450,473,420,515,392,542,379,545,384,517,397,476,424,437,455,377,510"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a52f92493f322b65aec9204ff4622f5a2" title=" " alt="" coords="532,272,720,312"/>
<area shape="poly" title=" " alt="" coords="364,506,386,467,420,417,463,366,514,322,524,316,527,321,518,326,467,370,424,421,391,470,369,509"/>
<area shape="poly" title=" " alt="" coords="724,121,784,115,784,120,724,126"/>
<area shape="poly" title=" " alt="" coords="712,143,779,153,778,159,712,149"/>
<area shape="poly" title=" " alt="" coords="660,1163,835,1274,832,1279,657,1168"/>
<area shape="poly" title=" " alt="" coords="700,1123,735,1104,772,1073,806,1036,856,966,860,969,810,1039,776,1076,737,1109,703,1127"/>
<area shape="poly" title=" " alt="" coords="658,856,696,828,734,794,772,749,807,700,858,616,862,619,811,703,777,752,738,798,699,833,661,861"/>
<area shape="poly" title=" " alt="" coords="715,896,777,910,776,916,714,901"/>
<area shape="rect" href="classProGe_1_1Parameter.html#ae144dcdce1810ec52e81c2cc2feefd6d" title=" " alt="" coords="787,862,969,887"/>
<area shape="poly" title=" " alt="" coords="736,874,774,874,774,879,736,880"/>
<area shape="rect" href="classProGe_1_1Parameter.html#abd4e3df4f23fedeaca5be359675d3866" title=" " alt="" coords="791,809,965,834"/>
<area shape="poly" title=" " alt="" coords="714,856,808,834,809,840,715,861"/>
<area shape="poly" title=" " alt="" coords="711,742,735,730,770,704,803,674,853,615,857,618,806,677,774,708,737,734,713,746"/>
<area shape="poly" title=" " alt="" coords="663,782,719,813,785,844,816,855,814,860,783,849,717,818,660,787"/>
<area shape="poly" title=" " alt="" coords="715,781,809,803,808,808,714,787"/>
<area shape="rect" href="classProGe_1_1Parameter.html#a587df2f68a2c9175d50f90d4d7409957" title=" " alt="" coords="788,751,968,777"/>
<area shape="poly" title=" " alt="" coords="720,761,774,761,774,767,720,767"/>
<area shape="poly" title=" " alt="" coords="690,488,737,507,832,556,830,561,735,512,688,493"/>
<area shape="poly" title=" " alt="" coords="688,677,735,659,830,610,832,615,737,664,690,682"/>
<area shape="poly" title=" " alt="" coords="722,718,738,730,754,751,762,773,764,815,765,857,772,877,786,898,795,906,791,910,782,902,767,880,759,858,758,815,757,774,749,754,734,734,719,722"/>
<area shape="poly" title=" " alt="" coords="660,678,698,650,734,616,777,557,813,494,862,388,867,390,818,497,781,560,738,619,701,654,663,682"/>
<area shape="poly" title=" " alt="" coords="721,718,738,730,750,745,758,759,763,789,768,818,774,831,786,845,798,854,795,858,782,849,770,834,762,819,757,790,753,761,746,747,734,734,717,722"/>
<area shape="poly" title=" " alt="" coords="715,718,738,730,753,744,762,759,771,773,786,787,812,801,810,806,782,791,767,777,758,762,749,748,734,734,712,723"/>
<area shape="poly" title=" " alt="" coords="706,717,815,745,813,750,705,723"/>
<area shape="poly" title=" " alt="" coords="658,374,738,437,800,498,852,553,848,557,797,501,734,441,655,378"/>
<area shape="poly" title=" " alt="" coords="720,353,774,353,774,359,720,359"/>
<area shape="poly" title=" " alt="" coords="719,310,738,322,771,363,806,425,865,551,860,554,801,428,766,366,734,326,716,314"/>
<area shape="poly" title=" " alt="" coords="706,309,786,330,785,335,705,315"/>
<area shape="poly" title=" " alt="" coords="368,1107,390,1145,423,1193,465,1240,490,1260,517,1276,550,1290,584,1301,656,1314,726,1317,788,1314,788,1319,726,1322,655,1319,583,1306,548,1295,515,1281,487,1264,462,1243,418,1196,385,1148,363,1109"/>
<area shape="poly" title=" " alt="" coords="355,1067,364,992,374,940,389,883,409,824,436,766,471,712,515,666,775,606,776,611,517,670,475,716,441,769,414,826,394,884,379,941,369,992,360,1068"/>
<area shape="poly" title=" " alt="" coords="357,1067,383,931,425,731,472,541,494,474,514,437,775,376,776,382,518,441,499,476,477,543,430,732,388,932,362,1068"/>
<area shape="poly" title=" " alt="" coords="451,1105,518,1120,517,1125,449,1111"/>
<area shape="poly" title=" " alt="" coords="385,1106,444,1143,479,1161,517,1175,581,1190,647,1199,770,1205,770,1210,647,1204,580,1195,515,1180,477,1166,441,1147,382,1110"/>
<area shape="poly" title=" " alt="" coords="468,1086,534,1080,604,1065,673,1041,705,1024,734,1003,746,992,752,980,758,955,764,928,771,915,782,902,799,891,802,895,786,906,775,918,769,930,763,956,757,982,750,995,738,1007,708,1028,675,1046,605,1071,534,1085,468,1092"/>
<area shape="poly" title=" " alt="" coords="405,1066,583,989,673,946,734,909,749,894,757,879,766,864,782,849,804,837,807,841,786,853,770,867,762,881,753,897,738,913,675,951,585,994,407,1070"/>
<area shape="poly" title=" " alt="" coords="361,1067,381,1020,413,960,457,897,484,869,515,844,807,777,808,782,517,849,488,873,462,901,417,963,386,1023,366,1069"/>
<area shape="rect" href="classProGe_1_1Netlist.html#a5cf266b385667c578ba0b9cd17295113" title=" " alt="" coords="532,1241,720,1266"/>
<area shape="poly" title=" " alt="" coords="377,1106,436,1162,475,1193,517,1219,553,1234,551,1239,515,1224,472,1197,433,1166,373,1110"/>
<area shape="poly" title=" " alt="" coords="690,1238,770,1222,771,1227,691,1243"/>
</map>
</div>

</div>
</div>
<a id="a9732bfec854e2dd049854e2824f2a244" name="a9732bfec854e2dd049854e2824f2a244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9732bfec854e2dd049854e2824f2a244">&#9670;&#160;</a></span>writeBlock()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ProGe::VHDLNetlistWriter::writeBlock </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>block</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>dstDirectory</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Writes the given block of the netlist to the given destination directory.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">block</td><td>The netlist block. </td></tr>
    <tr><td class="paramname">dstDirectory</td><td>The destination directory. </td></tr>
  </table>
  </dd>
</dl>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classIOException.html">IOException</a></td><td>If the file cannot be created. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00141">141</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  142</span>                                                                  {</div>
<div class="line"><span class="lineno">  143</span>    <span class="keywordtype">string</span> fileName = dstDirectory + <a class="code hl_variable" href="classFileSystem.html#a589e96706800e07569fe6f56cd7d4728">FileSystem::DIRECTORY_SEPARATOR</a> +</div>
<div class="line"><span class="lineno">  144</span>        block.moduleName() + <span class="stringliteral">&quot;.vhdl&quot;</span>;</div>
<div class="line"><span class="lineno">  145</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="classFileSystem.html#ae90352cf49f4b75a75bcd0be6ec72608">FileSystem::fileIsCreatable</a>(fileName) &amp;&amp; </div>
<div class="line"><span class="lineno">  146</span>        !(<a class="code hl_function" href="classFileSystem.html#af6e175692421a002b32214768a93492a">FileSystem::fileExists</a>(fileName) &amp;&amp; </div>
<div class="line"><span class="lineno">  147</span>          <a class="code hl_function" href="classFileSystem.html#ad89981c8c23f737ea676e6a6683ce681">FileSystem::fileIsWritable</a>(fileName))) {</div>
<div class="line"><span class="lineno">  148</span> </div>
<div class="line"><span class="lineno">  149</span>        <span class="keywordtype">string</span> errorMsg = <span class="stringliteral">&quot;Unable to create file: &quot;</span> + fileName;</div>
<div class="line"><span class="lineno">  150</span>        <span class="keywordflow">throw</span> <a class="code hl_class" href="classIOException.html">IOException</a>(__FILE__, __LINE__, <a class="code hl_define" href="Application_8hh.html#a7d6e1cf1a8d53f38471e9e9db3faf740">__func__</a>, errorMsg);</div>
<div class="line"><span class="lineno">  151</span>    }</div>
<div class="line"><span class="lineno">  152</span> </div>
<div class="line"><span class="lineno">  153</span>    <span class="keyword">const</span> <span class="keywordtype">string</span> entityName = block.moduleName();</div>
<div class="line"><span class="lineno">  154</span> </div>
<div class="line"><span class="lineno">  155</span>    ofstream outFile;</div>
<div class="line"><span class="lineno">  156</span>    outFile.open(fileName.c_str(), ofstream::out);</div>
<div class="line"><span class="lineno">  157</span> </div>
<div class="line"><span class="lineno">  158</span>    outFile &lt;&lt; <span class="stringliteral">&quot;library IEEE;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  159</span>    outFile &lt;&lt; <span class="stringliteral">&quot;use IEEE.std_logic_1164.all;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  160</span>    outFile &lt;&lt; <span class="stringliteral">&quot;use IEEE.std_logic_arith.all;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  161</span>    outFile &lt;&lt; <span class="stringliteral">&quot;use work.tce_util.all;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  162</span> </div>
<div class="line"><span class="lineno">  163</span>    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; block.packageCount(); i++) {</div>
<div class="line"><span class="lineno">  164</span>        outFile &lt;&lt; <span class="stringliteral">&quot;use work.&quot;</span> &lt;&lt; block.package(i) &lt;&lt; <span class="stringliteral">&quot;.all;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  165</span>    }</div>
<div class="line"><span class="lineno">  166</span> </div>
<div class="line"><span class="lineno">  167</span>    <span class="keywordflow">if</span> (block.netlist().parameterCount() &gt; 0) {</div>
<div class="line"><span class="lineno">  168</span>        outFile &lt;&lt; <span class="stringliteral">&quot;use work.&quot;</span> &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a9372261b8624eb3fd0ba7fe96eed6205">netlistParameterPkgName</a>() &lt;&lt; <span class="stringliteral">&quot;.all;&quot;</span></div>
<div class="line"><span class="lineno">  169</span>                &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  170</span>    }</div>
<div class="line"><span class="lineno">  171</span> </div>
<div class="line"><span class="lineno">  172</span>    outFile &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  173</span> </div>
<div class="line"><span class="lineno">  174</span>    <span class="comment">// create entity</span></div>
<div class="line"><span class="lineno">  175</span>    outFile &lt;&lt; <span class="stringliteral">&quot;entity &quot;</span> + entityName + <span class="stringliteral">&quot; is&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  176</span> </div>
<div class="line"><span class="lineno">  177</span>    <span class="comment">// create generics</span></div>
<div class="line"><span class="lineno">  178</span>    <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a5358e143e33e6f5337419780b67b8878">writeGenericDeclaration</a>(block, 1, <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(1), outFile);</div>
<div class="line"><span class="lineno">  179</span> </div>
<div class="line"><span class="lineno">  180</span>    <span class="comment">// create port declarations</span></div>
<div class="line"><span class="lineno">  181</span>    outFile &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  182</span>    <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a191de27503a36b6c566b7e28fa6ca265">writePortDeclaration</a>(block, 1, <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(1), outFile);</div>
<div class="line"><span class="lineno">  183</span> </div>
<div class="line"><span class="lineno">  184</span>    outFile &lt;&lt; endl &lt;&lt; <span class="stringliteral">&quot;end &quot;</span> &lt;&lt; entityName &lt;&lt; <span class="stringliteral">&quot;;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  185</span> </div>
<div class="line"><span class="lineno">  186</span>    <span class="comment">// create architecture</span></div>
<div class="line"><span class="lineno">  187</span>    outFile &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  188</span>    <span class="keywordtype">string</span> architectureName = <span class="stringliteral">&quot;structural&quot;</span>;</div>
<div class="line"><span class="lineno">  189</span>    outFile &lt;&lt; <span class="stringliteral">&quot;architecture &quot;</span> &lt;&lt; architectureName &lt;&lt; <span class="stringliteral">&quot; of &quot;</span></div>
<div class="line"><span class="lineno">  190</span>            &lt;&lt; entityName &lt;&lt; <span class="stringliteral">&quot; is&quot;</span> &lt;&lt; endl &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  191</span> </div>
<div class="line"><span class="lineno">  192</span>    <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a52f92493f322b65aec9204ff4622f5a2">writeSignalDeclarations</a>(block, outFile);</div>
<div class="line"><span class="lineno">  193</span>    outFile &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  194</span>    <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a51011ffadbca1b5ebf0fd6eb7ad95d13">writeComponentDeclarations</a>(block, outFile);</div>
<div class="line"><span class="lineno">  195</span>    outFile &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  196</span>    outFile &lt;&lt; <span class="stringliteral">&quot;begin&quot;</span> &lt;&lt; endl &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  197</span>    <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#ac5f5ec11507bf73ef628c30099116180">writeSignalAssignments</a>(block, outFile);</div>
<div class="line"><span class="lineno">  198</span>    outFile &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  199</span>    <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a826bbf4450ba636a6e5391b2429030f9">writePortMappings</a>(block, outFile);</div>
<div class="line"><span class="lineno">  200</span>    outFile &lt;&lt; <span class="stringliteral">&quot;end &quot;</span> + architectureName + <span class="stringliteral">&quot;;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  201</span>    outFile.close();</div>
<div class="line"><span class="lineno">  202</span>}</div>
<div class="ttc" id="aclassFileSystem_html_a589e96706800e07569fe6f56cd7d4728"><div class="ttname"><a href="classFileSystem.html#a589e96706800e07569fe6f56cd7d4728">FileSystem::DIRECTORY_SEPARATOR</a></div><div class="ttdeci">static const std::string DIRECTORY_SEPARATOR</div><div class="ttdef"><b>Definition</b> <a href="FileSystem_8hh_source.html#l00189">FileSystem.hh:189</a></div></div>
<div class="ttc" id="aclassFileSystem_html_ad89981c8c23f737ea676e6a6683ce681"><div class="ttname"><a href="classFileSystem.html#ad89981c8c23f737ea676e6a6683ce681">FileSystem::fileIsWritable</a></div><div class="ttdeci">static bool fileIsWritable(const std::string fileName)</div></div>
<div class="ttc" id="aclassFileSystem_html_ae90352cf49f4b75a75bcd0be6ec72608"><div class="ttname"><a href="classFileSystem.html#ae90352cf49f4b75a75bcd0be6ec72608">FileSystem::fileIsCreatable</a></div><div class="ttdeci">static bool fileIsCreatable(const std::string fileName)</div><div class="ttdef"><b>Definition</b> <a href="FileSystem_8cc_source.html#l00123">FileSystem.cc:123</a></div></div>
<div class="ttc" id="aclassFileSystem_html_af6e175692421a002b32214768a93492a"><div class="ttname"><a href="classFileSystem.html#af6e175692421a002b32214768a93492a">FileSystem::fileExists</a></div><div class="ttdeci">static bool fileExists(const std::string fileName)</div></div>
<div class="ttc" id="aclassIOException_html"><div class="ttname"><a href="classIOException.html">IOException</a></div><div class="ttdef"><b>Definition</b> <a href="Exception_8hh_source.html#l00130">Exception.hh:130</a></div></div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_a191de27503a36b6c566b7e28fa6ca265"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#a191de27503a36b6c566b7e28fa6ca265">ProGe::VHDLNetlistWriter::writePortDeclaration</a></div><div class="ttdeci">static void writePortDeclaration(const BaseNetlistBlock &amp;block, unsigned int indentationLevel, const std::string &amp;indentation, std::ostream &amp;stream)</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8cc_source.html#l00257">VHDLNetlistWriter.cc:257</a></div></div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_a51011ffadbca1b5ebf0fd6eb7ad95d13"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#a51011ffadbca1b5ebf0fd6eb7ad95d13">ProGe::VHDLNetlistWriter::writeComponentDeclarations</a></div><div class="ttdeci">void writeComponentDeclarations(const BaseNetlistBlock &amp;block, std::ofstream &amp;stream) const</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8cc_source.html#l00520">VHDLNetlistWriter.cc:520</a></div></div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_a52f92493f322b65aec9204ff4622f5a2"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#a52f92493f322b65aec9204ff4622f5a2">ProGe::VHDLNetlistWriter::writeSignalDeclarations</a></div><div class="ttdeci">void writeSignalDeclarations(const BaseNetlistBlock &amp;block, std::ofstream &amp;stream)</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8cc_source.html#l00300">VHDLNetlistWriter.cc:300</a></div></div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_a5358e143e33e6f5337419780b67b8878"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#a5358e143e33e6f5337419780b67b8878">ProGe::VHDLNetlistWriter::writeGenericDeclaration</a></div><div class="ttdeci">static void writeGenericDeclaration(const BaseNetlistBlock &amp;block, unsigned int indentationLevel, const std::string &amp;indentation, std::ostream &amp;stream)</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8cc_source.html#l00214">VHDLNetlistWriter.cc:214</a></div></div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_a826bbf4450ba636a6e5391b2429030f9"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#a826bbf4450ba636a6e5391b2429030f9">ProGe::VHDLNetlistWriter::writePortMappings</a></div><div class="ttdeci">void writePortMappings(const BaseNetlistBlock &amp;block, std::ofstream &amp;stream) const</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8cc_source.html#l00585">VHDLNetlistWriter.cc:585</a></div></div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_a9372261b8624eb3fd0ba7fe96eed6205"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#a9372261b8624eb3fd0ba7fe96eed6205">ProGe::VHDLNetlistWriter::netlistParameterPkgName</a></div><div class="ttdeci">std::string netlistParameterPkgName() const</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8cc_source.html#l00128">VHDLNetlistWriter.cc:128</a></div></div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_ac5f5ec11507bf73ef628c30099116180"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#ac5f5ec11507bf73ef628c30099116180">ProGe::VHDLNetlistWriter::writeSignalAssignments</a></div><div class="ttdeci">void writeSignalAssignments(const BaseNetlistBlock &amp;block, std::ofstream &amp;stream) const</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8cc_source.html#l00368">VHDLNetlistWriter.cc:368</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="Application_8hh_source.html#l00067">__func__</a>, <a class="el" href="FileSystem_8hh_source.html#l00189">FileSystem::DIRECTORY_SEPARATOR</a>, <a class="el" href="classFileSystem.html#af6e175692421a002b32214768a93492a">FileSystem::fileExists()</a>, <a class="el" href="FileSystem_8cc_source.html#l00123">FileSystem::fileIsCreatable()</a>, <a class="el" href="classFileSystem.html#ad89981c8c23f737ea676e6a6683ce681">FileSystem::fileIsWritable()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00739">indentation()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00140">ProGe::BaseNetlistBlock::moduleName()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00348">ProGe::BaseNetlistBlock::netlist()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00128">netlistParameterPkgName()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00699">ProGe::BaseNetlistBlock::package()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00694">ProGe::BaseNetlistBlock::packageCount()</a>, <a class="el" href="Netlist_8cc_source.html#l00422">ProGe::Netlist::parameterCount()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00520">writeComponentDeclarations()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00214">writeGenericDeclaration()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00257">writePortDeclaration()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00585">writePortMappings()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00368">writeSignalAssignments()</a>, and <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00300">writeSignalDeclarations()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00088">write()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VHDLNetlistWriter_a9732bfec854e2dd049854e2824f2a244_cgraph.gif" border="0" usemap="#aclassProGe_1_1VHDLNetlistWriter_a9732bfec854e2dd049854e2824f2a244_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VHDLNetlistWriter_a9732bfec854e2dd049854e2824f2a244_cgraph" id="aclassProGe_1_1VHDLNetlistWriter_a9732bfec854e2dd049854e2824f2a244_cgraph">
<area shape="rect" title=" " alt="" coords="5,753,193,793"/>
<area shape="rect" href="classFileSystem.html#af6e175692421a002b32214768a93492a" title=" " alt="" coords="530,24,691,49"/>
<area shape="poly" title=" " alt="" coords="99,752,108,613,130,403,148,294,172,194,202,113,220,83,240,60,274,36,313,19,355,9,397,4,480,7,550,18,549,24,479,12,397,10,356,14,315,24,277,40,243,64,224,86,207,116,177,196,154,295,135,403,113,613,104,753"/>
<area shape="rect" href="classFileSystem.html#ae90352cf49f4b75a75bcd0be6ec72608" title=" " alt="" coords="253,75,449,100"/>
<area shape="poly" title=" " alt="" coords="100,752,112,625,139,434,158,335,181,244,208,169,223,140,239,117,256,104,259,108,243,121,227,143,212,171,186,246,163,336,144,435,118,625,105,753"/>
<area shape="rect" href="classFileSystem.html#ad89981c8c23f737ea676e6a6683ce681" title=" " alt="" coords="517,124,705,149"/>
<area shape="poly" title=" " alt="" coords="100,752,112,632,138,455,157,363,180,280,207,213,223,187,240,168,273,144,311,127,351,117,392,111,473,110,542,119,542,124,472,116,392,116,352,122,313,133,276,149,243,172,227,190,212,215,185,282,162,365,143,455,117,632,105,753"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7" title=" " alt="" coords="760,1074,948,1114"/>
<area shape="poly" title=" " alt="" coords="112,751,149,699,205,626,276,544,358,464,402,429,447,398,493,374,539,357,584,349,629,352,673,367,714,396,726,411,736,430,749,479,756,538,758,603,756,732,757,787,763,829,780,895,801,958,841,1060,836,1062,796,960,775,896,757,830,752,787,751,732,752,603,750,538,744,480,731,432,722,414,710,400,670,372,628,357,585,355,540,362,495,379,450,403,405,433,362,468,280,548,209,629,153,702,116,754"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a9d0bed1868419a14e4a53f1a9af54e92" title=" " alt="" coords="764,778,944,818"/>
<area shape="poly" title=" " alt="" coords="101,752,117,649,146,501,165,425,187,356,212,299,239,261,279,236,335,214,402,196,474,184,547,179,615,180,672,191,695,199,714,211,730,227,745,250,772,311,794,387,813,471,839,639,853,764,847,764,834,640,808,472,789,388,767,313,741,253,726,231,710,215,693,204,671,196,614,186,547,184,475,189,403,201,337,219,282,240,243,265,217,302,192,358,170,426,151,502,122,650,106,753"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea" title=" " alt="" coords="521,1955,701,1995"/>
<area shape="poly" title=" " alt="" coords="104,793,111,977,133,1271,151,1428,175,1574,206,1697,224,1745,244,1783,268,1815,298,1844,331,1869,366,1891,439,1926,508,1950,506,1955,437,1931,363,1896,328,1873,294,1848,265,1819,239,1786,219,1748,201,1699,170,1575,146,1429,128,1272,106,977,98,793"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a9372261b8624eb3fd0ba7fe96eed6205" title=" " alt="" coords="251,275,452,315"/>
<area shape="poly" title=" " alt="" coords="98,752,105,675,125,563,142,502,167,441,199,383,239,332,254,320,257,324,243,336,203,386,172,443,147,504,130,565,110,676,104,753"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a392aeeaebc4093282260c6c429170ff6" title=" " alt="" coords="261,721,441,761"/>
<area shape="poly" title=" " alt="" coords="193,758,247,751,248,756,194,763"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a24769a5e44c76bf80d123807690d4ccd" title=" " alt="" coords="261,785,441,825"/>
<area shape="poly" title=" " alt="" coords="194,782,248,789,247,794,193,787"/>
<area shape="rect" href="classProGe_1_1Netlist.html#a38d2bb6ad10cca8bc5b7bb8914ea32a9" title=" " alt="" coords="257,849,445,889"/>
<area shape="poly" title=" " alt="" coords="142,790,242,834,265,842,263,847,240,839,140,795"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a51011ffadbca1b5ebf0fd6eb7ad95d13" title=" " alt="" coords="241,1070,461,1110"/>
<area shape="poly" title=" " alt="" coords="119,791,328,1057,324,1061,115,795"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a5358e143e33e6f5337419780b67b8878" title=" " alt="" coords="257,2810,445,2850"/>
<area shape="poly" title=" " alt="" coords="105,792,150,1317,192,1733,244,2166,301,2535,346,2796,341,2797,295,2536,239,2166,187,1734,145,1317,100,793"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a191de27503a36b6c566b7e28fa6ca265" title=" " alt="" coords="257,657,445,697"/>
<area shape="poly" title=" " alt="" coords="140,750,240,706,263,698,265,703,242,711,142,755"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a826bbf4450ba636a6e5391b2429030f9" title=" " alt="" coords="257,2114,445,2154"/>
<area shape="poly" title=" " alt="" coords="103,793,107,954,125,1230,143,1395,167,1567,201,1742,244,1911,263,1964,287,2016,332,2100,328,2103,282,2019,258,1966,239,1912,195,1743,162,1568,137,1395,120,1231,102,954,98,793"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#ac5f5ec11507bf73ef628c30099116180" title=" " alt="" coords="257,1439,445,1479"/>
<area shape="poly" title=" " alt="" coords="111,792,340,1425,335,1427,105,794"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a52f92493f322b65aec9204ff4622f5a2" title=" " alt="" coords="257,1733,445,1773"/>
<area shape="poly" title=" " alt="" coords="106,793,120,900,148,1073,189,1280,215,1387,244,1490,291,1618,336,1719,331,1721,286,1620,239,1492,210,1388,184,1281,143,1074,115,901,100,793"/>
<area shape="poly" title=" " alt="" coords="417,72,531,49,532,55,418,77"/>
<area shape="rect" href="classFileSystem.html#aa8d183012473241f6ce784afe0c020c1" title=" " alt="" coords="509,75,712,100"/>
<area shape="poly" title=" " alt="" coords="449,85,496,85,496,90,449,90"/>
<area shape="poly" title=" " alt="" coords="419,97,530,119,529,124,418,103"/>
<area shape="rect" href="classStringTools.html#a9f28a066b5e6fedaa2c1eed6efc51198" title=" " alt="" coords="996,1081,1139,1107"/>
<area shape="poly" title=" " alt="" coords="948,1091,982,1091,982,1097,948,1097"/>
<area shape="poly" title=" " alt="" coords="1032,1083,1025,1073,1029,1063,1043,1057,1067,1055,1097,1058,1109,1067,1106,1072,1095,1063,1067,1060,1045,1062,1033,1067,1030,1072,1037,1080"/>
<area shape="poly" title=" " alt="" coords="452,291,527,294,603,300,669,312,695,321,714,332,739,363,762,410,783,468,802,533,832,663,850,764,845,765,826,664,797,534,778,470,757,412,734,366,710,336,693,326,668,317,602,305,526,299,452,297"/>
<area shape="rect" href="classProGe_1_1NetlistWriter.html#a37a9a57941b5b77fd171d94c9ed196da" title=" " alt="" coords="535,225,687,265"/>
<area shape="poly" title=" " alt="" coords="452,273,520,259,521,265,453,278"/>
<area shape="poly" title=" " alt="" coords="358,1068,377,1025,408,969,452,914,478,890,508,872,563,848,611,840,659,847,713,872,740,889,763,911,801,962,828,1015,845,1060,840,1062,823,1017,796,965,759,915,736,893,711,876,658,853,611,845,564,853,511,876,482,895,456,918,413,972,382,1027,362,1071"/>
<area shape="poly" title=" " alt="" coords="362,1068,438,938,479,873,508,839,566,811,629,794,692,787,750,786,750,791,692,792,630,800,568,816,511,843,484,876,443,941,366,1071"/>
<area shape="rect" href="classAssocTools.html#a80d4271773d7ce27cad54ecc1eceff1d" title=" " alt="" coords="521,1153,701,1179"/>
<area shape="poly" title=" " alt="" coords="421,1107,554,1147,552,1152,420,1113"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a4b890f46510966ba58b20f16f8c83a07" title=" " alt="" coords="785,1439,923,1479"/>
<area shape="poly" title=" " alt="" coords="377,1068,441,1025,483,1003,529,983,576,970,624,965,671,972,693,980,714,993,724,1012,739,1053,777,1175,846,1425,841,1426,771,1177,734,1054,719,1014,710,997,690,985,669,977,624,970,577,975,530,988,485,1007,444,1030,380,1072"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a96a7058e09048988e0357f062275cc14" title=" " alt="" coords="541,1203,680,1243"/>
<area shape="poly" title=" " alt="" coords="381,1108,439,1147,511,1188,530,1196,528,1201,508,1192,436,1152,378,1112"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a30bcbe971da3796a408a2d653f8ed8a8" title=" " alt="" coords="517,593,705,633"/>
<area shape="poly" title=" " alt="" coords="365,1068,412,996,437,949,459,900,469,862,472,827,469,765,468,735,473,705,485,675,507,643,511,640,514,643,511,646,489,677,478,707,474,735,474,764,478,827,474,862,464,902,442,951,416,999,370,1071"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#aeb2cb7dcc62c2a7a803f97a34cb8f4b9" title=" " alt="" coords="517,657,705,697"/>
<area shape="poly" title=" " alt="" coords="364,1068,410,996,436,949,459,900,468,871,472,845,472,798,474,776,479,753,489,731,507,707,511,703,515,707,511,710,494,733,484,755,479,776,478,798,477,845,473,872,464,902,441,951,415,999,369,1071"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a3b9435aa78c4b17a01c608a8a1e75086" title=" " alt="" coords="521,1790,701,1830"/>
<area shape="poly" title=" " alt="" coords="363,1109,410,1241,438,1333,464,1427,472,1473,475,1513,475,1583,476,1615,481,1649,492,1685,512,1726,535,1756,564,1780,561,1784,531,1760,507,1729,487,1687,475,1650,470,1616,469,1583,470,1513,467,1473,459,1428,433,1334,405,1243,358,1111"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aa3e84f088411ac57fc633efc82b36195" title=" " alt="" coords="785,1830,923,1870"/>
<area shape="poly" title=" " alt="" coords="388,1067,455,1036,498,1022,542,1011,588,1005,633,1007,676,1020,714,1044,727,1059,737,1079,751,1129,758,1190,760,1257,758,1390,759,1447,763,1491,782,1584,805,1675,845,1816,840,1817,800,1677,777,1585,757,1492,753,1447,753,1390,754,1257,752,1190,746,1130,732,1081,722,1062,710,1048,674,1024,633,1013,589,1010,543,1016,499,1027,457,1041,390,1072"/>
<area shape="rect" href="classProGe_1_1Parameter.html#ae144dcdce1810ec52e81c2cc2feefd6d" title=" " alt="" coords="763,2552,945,2577"/>
<area shape="poly" title=" " alt="" coords="462,1096,618,1113,680,1125,702,1131,714,1139,731,1172,743,1226,750,1298,754,1385,754,1591,747,1821,739,2052,736,2260,742,2422,750,2478,762,2513,778,2530,799,2544,796,2548,775,2534,758,2515,745,2479,736,2423,730,2261,734,2052,742,1821,748,1591,749,1385,745,1299,737,1227,726,1174,710,1142,699,1136,679,1130,617,1118,461,1101"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a2e66e169fbf8ff09d3969b1b6aea5529" title=" " alt="" coords="521,2462,701,2502"/>
<area shape="poly" title=" " alt="" coords="364,1109,413,1241,442,1332,464,1427,469,1497,472,1616,474,1931,477,2096,483,2244,494,2359,502,2398,512,2423,525,2440,542,2453,539,2457,521,2443,507,2426,497,2400,489,2359,478,2244,471,2096,468,1931,466,1616,464,1498,459,1428,437,1333,408,1242,359,1111"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a15e6a17c2bcb45f82d1927e9ce4bf948" title=" " alt="" coords="764,2363,944,2403"/>
<area shape="poly" title=" " alt="" coords="461,1074,535,1068,609,1068,672,1075,696,1083,714,1095,728,1119,739,1158,753,1273,760,1423,761,1593,758,1918,758,2040,763,2112,779,2179,800,2245,840,2349,835,2351,795,2247,774,2181,757,2113,753,2040,752,1918,756,1593,755,1424,748,1273,734,1159,723,1121,710,1098,694,1088,671,1081,608,1073,535,1074,462,1079"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a81c26b173c5f09d0894bd5db879158ac" title=" " alt="" coords="521,1382,701,1422"/>
<area shape="poly" title=" " alt="" coords="361,1109,378,1161,409,1231,453,1305,480,1338,511,1368,518,1373,514,1377,508,1372,476,1342,448,1308,404,1233,373,1163,356,1111"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a8bd36ebe0495cf3f7824df1b793b0da8" title=" " alt="" coords="521,1318,701,1358"/>
<area shape="poly" title=" " alt="" coords="372,1108,432,1174,511,1253,574,1307,571,1311,508,1257,429,1178,368,1112"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a072c040a06718d0b7e5ed94f40987850" title=" " alt="" coords="521,1675,701,1715"/>
<area shape="poly" title=" " alt="" coords="363,1109,408,1242,464,1427,471,1464,473,1497,471,1554,473,1581,478,1607,490,1633,511,1662,515,1665,511,1669,507,1665,486,1636,473,1608,467,1581,466,1554,468,1497,466,1464,459,1428,403,1243,358,1111"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a2420932d88a7ee19a332902729371e8c" title=" " alt="" coords="521,1611,701,1651"/>
<area shape="poly" title=" " alt="" coords="362,1110,442,1354,487,1483,512,1547,537,1577,567,1601,564,1605,534,1580,507,1550,482,1485,437,1356,357,1111"/>
<area shape="rect" href="classConversion.html#abf1297268762096c8e6ac6b0f666c748" title=" " alt="" coords="544,543,677,568"/>
<area shape="poly" title=" " alt="" coords="366,1068,413,996,438,949,459,900,470,852,473,808,464,730,462,693,465,656,479,618,507,579,529,563,532,568,511,583,484,621,470,657,467,693,470,729,478,808,476,853,464,901,443,951,417,999,370,1071"/>
<area shape="rect" href="classProGe_1_1Parameter.html#abd4e3df4f23fedeaca5be359675d3866" title=" " alt="" coords="524,2628,697,2653"/>
<area shape="poly" title=" " alt="" coords="364,1109,414,1241,442,1332,464,1427,475,1533,478,1666,472,1975,471,2133,475,2282,487,2412,498,2466,512,2513,527,2543,546,2571,586,2616,582,2620,541,2575,522,2546,507,2515,493,2468,482,2412,470,2282,466,2133,467,1975,472,1666,470,1533,459,1428,437,1333,408,1242,359,1111"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a33e19136c2387555b25a865c0ac47358" title=" " alt="" coords="541,721,680,761"/>
<area shape="poly" title=" " alt="" coords="363,1068,408,995,459,900,471,865,477,835,486,807,507,777,527,762,531,767,511,781,490,809,482,836,476,866,464,902,412,997,368,1071"/>
<area shape="poly" title=" " alt="" coords="668,2460,691,2444,710,2423,723,2389,733,2335,746,2178,752,1976,752,1750,749,1319,750,1158,757,1062,773,996,794,932,835,830,840,832,799,934,778,997,763,1062,756,1158,754,1319,757,1750,757,1976,751,2178,738,2335,728,2390,714,2426,695,2448,671,2464"/>
<area shape="poly" title=" " alt="" coords="671,2499,803,2545,802,2550,669,2504"/>
<area shape="poly" title=" " alt="" coords="565,2462,563,2452,570,2443,586,2437,611,2435,639,2438,654,2445,652,2450,637,2443,611,2441,587,2443,573,2447,568,2453,571,2461"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a846c4d66dbddd831907774ef6de048aa" title=" " alt="" coords="764,2462,944,2502"/>
<area shape="poly" title=" " alt="" coords="701,2479,750,2479,750,2485,701,2485"/>
<area shape="poly" title=" " alt="" coords="660,2459,790,2406,792,2411,662,2464"/>
<area shape="poly" title=" " alt="" coords="446,2841,522,2848,600,2851,668,2845,693,2837,710,2827,719,2804,727,2756,739,2597,746,2382,750,2136,753,1671,757,1427,774,1341,796,1257,838,1126,843,1128,802,1258,780,1342,763,1428,758,1671,755,2137,751,2382,744,2598,732,2756,724,2806,714,2830,695,2842,669,2850,600,2856,521,2854,445,2846"/>
<area shape="poly" title=" " alt="" coords="381,2848,444,2889,485,2911,530,2930,576,2943,623,2948,669,2942,690,2934,710,2923,732,2878,770,2783,841,2589,846,2591,775,2785,737,2880,714,2926,692,2939,670,2947,623,2953,575,2948,528,2935,483,2916,441,2894,378,2853"/>
<area shape="poly" title=" " alt="" coords="365,2808,507,2614,584,2511,588,2515,511,2617,369,2811"/>
<area shape="poly" title=" " alt="" coords="390,2848,457,2879,499,2893,543,2904,588,2909,633,2907,674,2895,710,2872,721,2858,730,2840,740,2792,743,2734,742,2669,740,2542,744,2489,758,2449,775,2426,797,2409,801,2413,779,2430,762,2451,750,2490,745,2542,747,2669,748,2734,745,2793,735,2842,726,2861,714,2876,676,2900,633,2913,588,2915,542,2909,497,2898,455,2884,387,2853"/>
<area shape="poly" title=" " alt="" coords="364,2808,421,2737,462,2697,508,2664,524,2656,526,2661,511,2668,465,2701,425,2741,368,2812"/>
<area shape="rect" href="classProGe_1_1Parameter.html#ab37ce1907c4a66ad306d26145303fa51" title=" " alt="" coords="515,3095,706,3135"/>
<area shape="poly" title=" " alt="" coords="363,2849,383,2895,415,2955,458,3019,483,3048,511,3075,529,3087,526,3091,508,3079,479,3052,453,3022,410,2958,378,2897,358,2851"/>
<area shape="rect" href="classTCEString.html#a78ff153f46a41bc14db5e07457898598" title=" " alt="" coords="777,2840,931,2865"/>
<area shape="poly" title=" " alt="" coords="369,2849,392,2879,425,2914,465,2948,510,2973,566,2993,614,3003,636,3002,659,2998,711,2973,722,2963,729,2952,735,2927,740,2901,747,2887,758,2875,765,2870,768,2874,762,2879,751,2890,745,2902,740,2928,734,2954,726,2967,713,2978,661,3003,637,3008,613,3008,565,2998,508,2978,462,2952,421,2918,388,2882,364,2852"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#af5c281bb5909f3450dcb86be496185b3" title=" " alt="" coords="517,886,705,926"/>
<area shape="poly" title=" " alt="" coords="354,2809,403,2553,433,2363,459,2166,470,2010,472,1877,462,1650,459,1541,463,1424,477,1293,507,1140,524,1082,545,1027,589,937,593,940,550,1029,529,1084,512,1141,483,1294,468,1425,465,1541,468,1650,477,1877,476,2010,464,2166,439,2363,408,2554,360,2810"/>
<area shape="rect" href="classTCEString.html#a1bd22cedb80f18c21b625a2f31886dec" title=" " alt="" coords="547,2743,675,2768"/>
<area shape="poly" title=" " alt="" coords="410,2807,509,2777,539,2769,541,2774,510,2782,412,2812"/>
<area shape="rect" href="classTCEString.html#a433f407fac231cd68ffc89c520cebca8" title=" " alt="" coords="775,2889,933,2915"/>
<area shape="poly" title=" " alt="" coords="365,2849,386,2886,418,2931,460,2975,484,2994,510,3009,564,3029,609,3034,655,3026,711,3009,747,2992,780,2969,831,2923,835,2927,783,2974,750,2997,713,3014,657,3031,609,3039,563,3034,508,3014,481,2999,456,2979,414,2935,382,2889,360,2852"/>
<area shape="rect" href="classProGe_1_1Parameter.html#a587df2f68a2c9175d50f90d4d7409957" title=" " alt="" coords="521,2792,701,2817"/>
<area shape="poly" title=" " alt="" coords="445,2818,506,2812,507,2817,446,2823"/>
<area shape="poly" title=" " alt="" coords="678,924,713,942,749,970,782,1002,832,1061,828,1065,778,1005,746,974,711,947,675,928"/>
<area shape="poly" title=" " alt="" coords="356,656,373,607,404,544,424,512,448,482,476,455,508,433,564,406,590,398,615,394,640,395,664,402,689,414,714,433,725,447,735,465,747,509,754,563,756,622,756,740,758,790,763,829,780,895,802,958,841,1060,836,1062,797,960,775,896,757,830,752,791,751,740,751,622,748,563,742,510,730,467,721,450,710,437,686,419,662,407,639,400,615,399,591,403,566,411,511,438,480,459,452,485,429,515,408,547,378,609,361,657"/>
<area shape="poly" title=" " alt="" coords="360,655,380,616,413,567,455,520,481,500,508,484,565,459,616,446,641,446,665,452,689,465,714,484,723,499,731,524,742,596,750,691,754,798,757,1003,763,1126,781,1211,803,1295,844,1425,839,1427,798,1296,775,1212,757,1126,752,1003,748,798,744,691,737,597,726,525,719,501,710,488,686,469,663,457,640,452,617,451,567,464,511,488,484,504,459,524,417,571,385,618,364,657"/>
<area shape="poly" title=" " alt="" coords="447,693,463,707,485,738,500,769,508,800,510,830,504,890,489,949,474,1008,467,1067,469,1097,477,1127,491,1157,511,1188,530,1204,527,1208,507,1192,486,1160,472,1129,464,1098,462,1067,469,1007,484,948,499,889,505,830,503,801,495,771,481,741,459,710,444,697"/>
<area shape="poly" title=" " alt="" coords="433,654,515,633,517,638,434,659"/>
<area shape="poly" title=" " alt="" coords="446,674,503,674,503,679,446,679"/>
<area shape="poly" title=" " alt="" coords="364,655,387,624,420,588,461,554,508,528,566,505,617,492,642,491,665,497,689,509,714,528,728,551,738,588,753,696,760,839,762,999,759,1307,759,1423,763,1491,780,1584,803,1676,844,1816,839,1818,798,1677,775,1585,757,1492,754,1423,754,1307,756,999,754,839,747,697,733,589,723,553,710,532,687,513,664,502,641,497,618,497,568,510,510,532,464,558,424,592,392,628,368,658"/>
<area shape="poly" title=" " alt="" coords="447,693,463,707,479,733,489,765,495,802,498,844,496,938,488,1039,481,1140,479,1234,482,1275,487,1312,497,1344,512,1368,514,1371,510,1375,507,1371,492,1346,482,1314,476,1276,474,1234,476,1140,483,1039,490,938,492,844,490,803,484,766,474,735,459,710,444,697"/>
<area shape="poly" title=" " alt="" coords="447,693,463,707,476,728,486,754,496,818,498,895,496,977,491,1138,497,1204,503,1232,512,1254,534,1284,563,1308,559,1312,530,1288,507,1257,498,1233,492,1205,486,1138,490,977,493,895,491,819,481,755,472,730,459,710,444,697"/>
<area shape="poly" title=" " alt="" coords="378,654,436,616,508,578,533,569,535,574,510,583,439,620,381,659"/>
<area shape="poly" title=" " alt="" coords="434,694,529,718,527,723,433,699"/>
<area shape="poly" title=" " alt="" coords="441,694,463,707,588,873,584,877,460,711,439,699"/>
<area shape="poly" title=" " alt="" coords="445,2111,616,2073,710,2049,717,2035,724,2012,734,1941,746,1745,751,1546,757,1427,776,1341,798,1257,839,1126,844,1128,803,1258,781,1342,763,1428,756,1546,751,1745,740,1941,729,2013,722,2037,714,2053,617,2079,446,2117"/>
<area shape="poly" title=" " alt="" coords="387,2111,443,2082,508,2054,540,2046,569,2043,621,2044,645,2043,667,2038,688,2026,710,2006,721,1984,730,1947,742,1840,749,1700,751,1543,751,1242,752,1129,757,1062,774,996,794,932,835,830,840,832,799,934,779,997,763,1062,758,1129,756,1242,756,1543,754,1700,748,1840,735,1948,726,1985,714,2009,691,2031,669,2043,645,2049,621,2050,570,2048,541,2051,510,2059,445,2087,389,2116"/>
<area shape="poly" title=" " alt="" coords="373,2112,432,2063,508,2012,535,1998,537,2003,511,2016,435,2067,376,2116"/>
<area shape="poly" title=" " alt="" coords="446,2135,521,2135,600,2131,667,2120,692,2111,710,2100,725,2079,735,2047,746,1967,751,1882,757,1818,802,1633,841,1492,846,1493,807,1634,763,1818,756,1883,751,1967,740,2049,729,2081,714,2104,695,2116,668,2125,600,2136,521,2141,446,2141"/>
<area shape="poly" title=" " alt="" coords="358,2113,406,1977,435,1882,459,1784,465,1738,468,1679,472,1541,481,1405,491,1349,507,1305,531,1274,560,1249,563,1253,534,1277,512,1307,496,1350,486,1406,477,1542,473,1679,470,1738,464,1785,440,1883,411,1978,363,2115"/>
<area shape="poly" title=" " alt="" coords="355,2113,372,2059,402,1986,423,1946,447,1908,475,1872,508,1840,514,1835,517,1839,511,1844,479,1875,451,1911,427,1949,407,1988,377,2061,360,2115"/>
<area shape="poly" title=" " alt="" coords="405,2152,471,2171,551,2183,593,2184,634,2179,674,2169,710,2150,732,2130,741,2107,747,2080,758,2048,835,1881,840,1884,762,2050,752,2081,747,2108,737,2133,714,2155,676,2174,635,2185,593,2189,550,2188,470,2176,404,2157"/>
<area shape="poly" title=" " alt="" coords="356,2154,362,2231,370,2284,384,2341,403,2400,430,2456,466,2507,511,2549,544,2568,580,2581,617,2589,656,2592,730,2588,794,2578,795,2583,731,2594,656,2597,617,2594,578,2586,541,2573,508,2553,462,2511,426,2459,398,2402,379,2343,365,2285,357,2232,350,2154"/>
<area shape="poly" title=" " alt="" coords="362,2153,381,2205,412,2276,456,2353,482,2389,511,2423,552,2453,549,2457,508,2427,478,2393,452,2356,408,2278,376,2207,357,2155"/>
<area shape="poly" title=" " alt="" coords="356,2154,365,2226,374,2274,388,2326,408,2379,434,2430,468,2475,511,2512,545,2529,581,2539,619,2542,658,2541,733,2526,796,2505,798,2510,734,2531,659,2546,619,2548,580,2544,543,2534,508,2516,464,2479,430,2432,403,2381,383,2327,369,2275,359,2226,351,2154"/>
<area shape="poly" title=" " alt="" coords="367,2153,390,2187,423,2228,464,2270,511,2305,569,2333,631,2353,693,2366,751,2374,750,2380,692,2371,630,2358,567,2338,508,2310,460,2274,419,2232,386,2190,363,2156"/>
<area shape="poly" title=" " alt="" coords="358,2113,404,1976,433,1882,459,1784,467,1738,470,1699,469,1629,470,1596,475,1562,487,1525,507,1483,531,1452,561,1428,564,1432,535,1456,512,1486,492,1527,480,1563,475,1597,474,1629,475,1699,472,1739,464,1785,438,1883,409,1978,363,2115"/>
<area shape="poly" title=" " alt="" coords="358,2113,406,1977,434,1882,459,1784,464,1743,466,1692,468,1570,471,1509,477,1452,489,1404,507,1368,510,1365,514,1369,512,1371,494,1406,482,1453,476,1509,473,1570,471,1692,469,1744,464,1785,440,1883,411,1978,363,2115"/>
<area shape="poly" title=" " alt="" coords="355,2113,374,2052,405,1966,450,1869,477,1821,507,1776,535,1746,565,1721,569,1725,539,1750,511,1780,481,1824,454,1871,410,1968,379,2054,361,2115"/>
<area shape="poly" title=" " alt="" coords="356,2113,435,1861,480,1728,507,1662,512,1657,516,1661,512,1665,485,1729,440,1863,361,2115"/>
<area shape="poly" title=" " alt="" coords="356,2154,363,2237,371,2295,385,2358,404,2425,431,2491,467,2553,511,2607,529,2620,526,2624,508,2611,462,2556,427,2493,399,2427,380,2360,366,2296,357,2238,350,2155"/>
<area shape="poly" title=" " alt="" coords="358,2113,408,1977,436,1882,459,1784,468,1696,472,1585,470,1326,471,1193,475,1068,486,959,495,913,507,873,521,843,538,815,576,769,580,773,543,818,525,846,512,875,500,914,492,960,480,1069,476,1193,475,1326,477,1585,473,1696,464,1785,441,1884,413,1979,363,2115"/>
<area shape="poly" title=" " alt="" coords="358,2154,375,2272,407,2445,429,2535,453,2617,481,2684,496,2709,511,2728,535,2743,532,2748,508,2732,491,2712,476,2686,448,2618,424,2536,402,2446,370,2273,353,2155"/>
<area shape="poly" title=" " alt="" coords="357,2154,373,2280,404,2468,425,2566,450,2655,479,2729,495,2757,511,2777,517,2783,514,2787,507,2781,490,2760,474,2731,445,2657,420,2567,399,2469,368,2281,352,2154"/>
<area shape="rect" href="classProGe_1_1Netlist.html#a49739e02e077a8867e110b9a735efd5f" title=" " alt="" coords="518,1855,703,1880"/>
<area shape="poly" title=" " alt="" coords="365,2112,424,2034,464,1987,507,1941,543,1911,577,1886,580,1890,546,1915,511,1945,468,1990,428,2038,369,2115"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#abb370858d1e5d4ec81ab703aafdd2de6" title=" " alt="" coords="517,2678,705,2718"/>
<area shape="poly" title=" " alt="" coords="355,2154,359,2245,366,2309,379,2381,398,2456,425,2531,463,2601,486,2633,511,2663,517,2668,513,2672,507,2666,481,2636,458,2604,421,2533,393,2458,373,2382,361,2310,354,2245,350,2154"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a68c5096d30a6af871dc526609c25dd77" title=" " alt="" coords="785,2061,923,2101"/>
<area shape="poly" title=" " alt="" coords="369,2153,393,2182,426,2215,465,2247,510,2272,566,2291,612,2299,658,2293,711,2272,734,2257,755,2239,792,2196,819,2152,838,2112,843,2114,824,2154,796,2200,759,2243,737,2261,713,2276,659,2298,612,2304,565,2296,508,2276,462,2252,422,2219,389,2185,365,2156"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285" title=" " alt="" coords="517,2222,705,2262"/>
<area shape="poly" title=" " alt="" coords="398,2152,510,2201,544,2215,543,2219,508,2206,396,2157"/>
<area shape="rect" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b" title=" " alt="" coords="533,2388,688,2413"/>
<area shape="poly" title=" " alt="" coords="363,2153,383,2197,415,2255,458,2315,483,2342,511,2366,535,2380,533,2385,508,2371,479,2346,454,2318,410,2258,378,2200,358,2155"/>
<area shape="poly" title=" " alt="" coords="688,2716,713,2728,749,2751,782,2778,834,2828,830,2832,779,2782,746,2755,711,2732,685,2720"/>
<area shape="poly" title=" " alt="" coords="698,2716,714,2728,728,2747,736,2766,738,2803,741,2840,748,2857,762,2875,769,2880,765,2884,758,2878,743,2860,736,2841,733,2804,730,2767,724,2750,710,2732,695,2720"/>
<area shape="poly" title=" " alt="" coords="643,2220,679,2190,696,2172,710,2151,731,2105,743,2065,748,2027,749,1991,747,1914,750,1869,757,1817,801,1632,840,1491,845,1493,806,1634,763,1818,755,1869,753,1914,754,1991,753,2028,748,2066,736,2107,714,2154,700,2175,683,2194,646,2224"/>
<area shape="poly" title=" " alt="" coords="686,2220,710,2201,725,2183,734,2165,742,2131,746,2093,757,2048,797,1957,833,1881,838,1884,802,1959,763,2049,751,2094,747,2132,739,2167,729,2186,714,2205,689,2224"/>
<area shape="poly" title=" " alt="" coords="629,2260,684,2331,722,2373,762,2413,811,2452,808,2456,758,2417,718,2377,680,2334,624,2264"/>
<area shape="poly" title=" " alt="" coords="673,2220,711,2201,773,2155,823,2109,826,2113,776,2159,713,2206,675,2224"/>
<area shape="poly" title=" " alt="" coords="366,1437,423,1371,463,1335,508,1304,537,1290,564,1283,611,1279,658,1275,683,1267,711,1253,748,1224,782,1190,831,1124,836,1127,786,1194,752,1228,713,1258,685,1272,659,1280,612,1284,565,1288,539,1295,511,1308,466,1339,427,1375,370,1441"/>
<area shape="poly" title=" " alt="" coords="364,1478,410,1581,464,1720,476,1769,482,1809,490,1846,512,1890,537,1920,567,1945,564,1949,533,1924,507,1893,485,1848,476,1810,471,1770,459,1721,405,1583,360,1480"/>
<area shape="poly" title=" " alt="" coords="356,1438,374,1388,404,1320,449,1249,476,1217,508,1189,518,1182,521,1187,511,1193,480,1221,453,1252,409,1323,379,1390,361,1440"/>
<area shape="poly" title=" " alt="" coords="446,1457,771,1457,771,1462,446,1462"/>
<area shape="poly" title=" " alt="" coords="361,1438,384,1400,417,1353,459,1303,508,1260,529,1247,532,1251,511,1264,463,1307,421,1356,389,1403,366,1440"/>
<area shape="poly" title=" " alt="" coords="442,1437,507,1422,508,1427,443,1442"/>
<area shape="poly" title=" " alt="" coords="382,1437,440,1402,508,1368,526,1360,528,1365,510,1372,442,1407,385,1441"/>
<area shape="poly" title=" " alt="" coords="365,1478,387,1517,419,1566,461,1617,511,1661,520,1667,517,1671,508,1665,457,1621,415,1569,382,1520,360,1481"/>
<area shape="poly" title=" " alt="" coords="374,1477,432,1532,470,1563,511,1590,536,1603,533,1608,508,1595,467,1567,429,1536,370,1481"/>
<area shape="poly" title=" " alt="" coords="364,1479,464,1720,475,1756,480,1786,489,1813,511,1840,518,1846,515,1850,507,1844,484,1816,475,1788,469,1757,459,1722,359,1481"/>
<area shape="poly" title=" " alt="" coords="383,1477,441,1512,510,1546,541,1555,569,1559,619,1559,643,1560,667,1565,690,1577,714,1597,740,1632,753,1665,758,1698,757,1730,751,1800,753,1838,763,1881,799,1973,837,2047,832,2050,794,1975,757,1883,748,1839,746,1800,752,1730,753,1698,748,1666,735,1635,710,1601,687,1581,665,1570,643,1565,619,1564,568,1564,540,1561,508,1551,438,1517,381,1482"/>
<area shape="rect" href="classContainerTools.html#ad15d5d2985898719095ac28109586da2" title=" " alt="" coords="520,1497,701,1537"/>
<area shape="poly" title=" " alt="" coords="443,1477,507,1491,506,1496,442,1482"/>
<area shape="poly" title=" " alt="" coords="446,1756,521,1758,599,1755,667,1745,692,1736,710,1725,725,1703,736,1670,747,1585,751,1495,757,1427,801,1257,840,1126,845,1128,806,1258,763,1428,756,1496,752,1585,741,1671,730,1705,714,1729,695,1741,668,1750,600,1760,521,1763,446,1761"/>
<area shape="poly" title=" " alt="" coords="374,1771,463,1872,485,1906,495,1920,511,1935,531,1947,528,1952,508,1939,491,1924,481,1909,459,1876,370,1775"/>
<area shape="poly" title=" " alt="" coords="443,1770,508,1785,507,1790,442,1775"/>
<area shape="poly" title=" " alt="" coords="359,1731,415,1621,457,1550,507,1483,536,1453,567,1428,571,1432,540,1457,511,1486,462,1553,419,1623,364,1734"/>
<area shape="poly" title=" " alt="" coords="359,1731,459,1490,469,1455,475,1425,485,1397,507,1368,513,1363,516,1367,511,1372,489,1399,480,1426,475,1456,464,1492,364,1733"/>
<area shape="poly" title=" " alt="" coords="442,1730,507,1715,508,1721,443,1735"/>
<area shape="poly" title=" " alt="" coords="382,1730,440,1696,508,1661,526,1654,528,1659,510,1666,442,1700,385,1735"/>
<area shape="poly" title=" " alt="" coords="384,1771,441,1806,510,1839,536,1848,534,1853,508,1844,439,1810,381,1775"/>
<area shape="poly" title=" " alt="" coords="372,1771,429,1830,468,1862,511,1889,539,1902,565,1909,611,1914,658,1919,684,1927,713,1941,749,1965,781,1993,831,2048,827,2051,777,1997,745,1969,711,1946,682,1932,657,1925,611,1919,564,1914,537,1907,508,1894,465,1866,426,1834,368,1775"/>
<area shape="poly" title=" " alt="" coords="366,1772,595,2208,590,2211,361,1774"/>
</map>
</div>

</div>
</div>
<a id="a51011ffadbca1b5ebf0fd6eb7ad95d13" name="a51011ffadbca1b5ebf0fd6eb7ad95d13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51011ffadbca1b5ebf0fd6eb7ad95d13">&#9670;&#160;</a></span>writeComponentDeclarations()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ProGe::VHDLNetlistWriter::writeComponentDeclarations </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>block</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::ofstream &amp;&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Writes the component declarations of the given netlist block to the given stream.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">block</td><td>The netlist block. </td></tr>
    <tr><td class="paramname">stream</td><td>The stream to write. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00520">520</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  521</span>                                                              {</div>
<div class="line"><span class="lineno">  522</span>    std::set&lt;string&gt; declaredModules;</div>
<div class="line"><span class="lineno">  523</span>    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; block.subBlockCount(); i++) {</div>
<div class="line"><span class="lineno">  524</span>        <span class="keyword">const</span> BaseNetlistBlock&amp; component = block.subBlock(i);</div>
<div class="line"><span class="lineno">  525</span>        <span class="keywordflow">if</span> (<a class="code hl_function" href="classAssocTools.html#a80d4271773d7ce27cad54ecc1eceff1d">AssocTools::containsKey</a>(declaredModules, component.moduleName())) {</div>
<div class="line"><span class="lineno">  526</span>            <span class="keywordflow">continue</span>;</div>
<div class="line"><span class="lineno">  527</span>        }</div>
<div class="line"><span class="lineno">  528</span>        <span class="comment">// virtual NetlistBlocks are omitted</span></div>
<div class="line"><span class="lineno">  529</span>        <span class="keywordflow">if</span> (component.isVirtual()) {</div>
<div class="line"><span class="lineno">  530</span>            <span class="keywordflow">continue</span>;</div>
<div class="line"><span class="lineno">  531</span>        }</div>
<div class="line"><span class="lineno">  532</span> </div>
<div class="line"><span class="lineno">  533</span>        declaredModules.insert(component.moduleName());</div>
<div class="line"><span class="lineno">  534</span>        stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(1) &lt;&lt; <span class="stringliteral">&quot;component &quot;</span> &lt;&lt; component.moduleName()</div>
<div class="line"><span class="lineno">  535</span>               &lt;&lt; <span class="stringliteral">&quot; is&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  536</span>        <span class="keywordflow">if</span> (component.parameterCount() &gt; 0) {</div>
<div class="line"><span class="lineno">  537</span>            stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(2) &lt;&lt; <span class="stringliteral">&quot;generic (&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  538</span>            <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; component.parameterCount(); i++) {</div>
<div class="line"><span class="lineno">  539</span>                Parameter param = component.parameter(i);</div>
<div class="line"><span class="lineno">  540</span>                stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(3) &lt;&lt; param.name() &lt;&lt; <span class="stringliteral">&quot; : &quot;</span></div>
<div class="line"><span class="lineno">  541</span>                       &lt;&lt; param.type();</div>
<div class="line"><span class="lineno">  542</span>                <span class="keywordflow">if</span> (i + 1 == component.parameterCount()) {</div>
<div class="line"><span class="lineno">  543</span>                    stream &lt;&lt; <span class="stringliteral">&quot;);&quot;</span>;</div>
<div class="line"><span class="lineno">  544</span>                } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  545</span>                    stream &lt;&lt; <span class="stringliteral">&quot;;&quot;</span>;</div>
<div class="line"><span class="lineno">  546</span>                }</div>
<div class="line"><span class="lineno">  547</span>                stream &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  548</span>            }</div>
<div class="line"><span class="lineno">  549</span>        }</div>
<div class="line"><span class="lineno">  550</span>        stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(2) &lt;&lt; <span class="stringliteral">&quot;port (&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  551</span>        <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; component.portCount(); i++) {</div>
<div class="line"><span class="lineno">  552</span>            <span class="keyword">const</span> NetlistPort&amp; port = component.port(i);</div>
<div class="line"><span class="lineno">  553</span>            stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(3) &lt;&lt; port.name() &lt;&lt; <span class="stringliteral">&quot; : &quot;</span></div>
<div class="line"><span class="lineno">  554</span>                   &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a30bcbe971da3796a408a2d653f8ed8a8">directionString</a>(port.direction()) &lt;&lt; <span class="stringliteral">&quot; &quot;</span>;</div>
<div class="line"><span class="lineno">  555</span>            <span class="keywordflow">if</span> (port.dataType() == <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">BIT</a>) {</div>
<div class="line"><span class="lineno">  556</span>                stream &lt;&lt; <span class="stringliteral">&quot;std_logic&quot;</span>;</div>
<div class="line"><span class="lineno">  557</span>            } <span class="keywordflow">else</span> { </div>
<div class="line"><span class="lineno">  558</span>                stream &lt;&lt; <span class="stringliteral">&quot;std_logic_vector(&quot;</span>;</div>
<div class="line"><span class="lineno">  559</span>                stream &lt;&lt; port.widthFormula();</div>
<div class="line"><span class="lineno">  560</span>                <span class="keywordflow">if</span> ((<a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#aeb2cb7dcc62c2a7a803f97a34cb8f4b9">isNumber</a>(port.widthFormula()) &amp;&amp;</div>
<div class="line"><span class="lineno">  561</span>                    (<a class="code hl_function" href="classConversion.html#abf1297268762096c8e6ac6b0f666c748">Conversion::toInt</a>(port.widthFormula()) != 0)) ||</div>
<div class="line"><span class="lineno">  562</span>                        !<a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#aeb2cb7dcc62c2a7a803f97a34cb8f4b9">isNumber</a>(port.widthFormula())) {</div>
<div class="line"><span class="lineno">  563</span>                    stream &lt;&lt; <span class="stringliteral">&quot;-1&quot;</span>;</div>
<div class="line"><span class="lineno">  564</span>                } </div>
<div class="line"><span class="lineno">  565</span>                stream &lt;&lt; <span class="stringliteral">&quot; downto 0)&quot;</span>;</div>
<div class="line"><span class="lineno">  566</span>            }</div>
<div class="line"><span class="lineno">  567</span>            <span class="keywordflow">if</span> (i + 1 == component.portCount()) {</div>
<div class="line"><span class="lineno">  568</span>                stream &lt;&lt; <span class="stringliteral">&quot;);&quot;</span>;</div>
<div class="line"><span class="lineno">  569</span>            } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  570</span>                stream &lt;&lt; <span class="stringliteral">&quot;;&quot;</span>;</div>
<div class="line"><span class="lineno">  571</span>            }</div>
<div class="line"><span class="lineno">  572</span>            stream &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  573</span>        }</div>
<div class="line"><span class="lineno">  574</span>        stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(1) &lt;&lt; <span class="stringliteral">&quot;end component;&quot;</span> &lt;&lt; endl &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  575</span>    }</div>
<div class="line"><span class="lineno">  576</span>}</div>
<div class="ttc" id="aclassAssocTools_html_a80d4271773d7ce27cad54ecc1eceff1d"><div class="ttname"><a href="classAssocTools.html#a80d4271773d7ce27cad54ecc1eceff1d">AssocTools::containsKey</a></div><div class="ttdeci">static bool containsKey(const ContainerType &amp;aContainer, const KeyType &amp;aKey)</div></div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_a30bcbe971da3796a408a2d653f8ed8a8"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#a30bcbe971da3796a408a2d653f8ed8a8">ProGe::VHDLNetlistWriter::directionString</a></div><div class="ttdeci">static std::string directionString(Direction direction)</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8cc_source.html#l00688">VHDLNetlistWriter.cc:688</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="ProGeTypes_8hh_source.html#l00047">ProGe::BIT</a>, <a class="el" href="classAssocTools.html#a80d4271773d7ce27cad54ecc1eceff1d">AssocTools::containsKey()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00362">ProGe::NetlistPort::dataType()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00373">ProGe::NetlistPort::direction()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00688">directionString()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00739">indentation()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00712">isNumber()</a>, <a class="el" href="BaseNetlistBlock_8hh_source.html#l00112">ProGe::BaseNetlistBlock::isVirtual()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00140">ProGe::BaseNetlistBlock::moduleName()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00283">ProGe::NetlistPort::name()</a>, <a class="el" href="Parameter_8cc_source.html#l00133">ProGe::Parameter::name()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00198">ProGe::BaseNetlistBlock::parameter()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00231">ProGe::BaseNetlistBlock::parameterCount()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00253">ProGe::BaseNetlistBlock::port()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00248">ProGe::BaseNetlistBlock::portCount()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00155">ProGe::BaseNetlistBlock::subBlock()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00150">ProGe::BaseNetlistBlock::subBlockCount()</a>, <a class="el" href="classConversion.html#abf1297268762096c8e6ac6b0f666c748">Conversion::toInt()</a>, <a class="el" href="Parameter_8cc_source.html#l00138">ProGe::Parameter::type()</a>, and <a class="el" href="NetlistPort_8cc_source.html#l00316">ProGe::NetlistPort::widthFormula()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00141">writeBlock()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VHDLNetlistWriter_a51011ffadbca1b5ebf0fd6eb7ad95d13_cgraph.gif" border="0" usemap="#aclassProGe_1_1VHDLNetlistWriter_a51011ffadbca1b5ebf0fd6eb7ad95d13_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VHDLNetlistWriter_a51011ffadbca1b5ebf0fd6eb7ad95d13_cgraph" id="aclassProGe_1_1VHDLNetlistWriter_a51011ffadbca1b5ebf0fd6eb7ad95d13_cgraph">
<area shape="rect" title=" " alt="" coords="5,565,225,605"/>
<area shape="rect" href="classAssocTools.html#a80d4271773d7ce27cad54ecc1eceff1d" title=" " alt="" coords="277,5,457,31"/>
<area shape="poly" title=" " alt="" coords="113,564,116,471,122,404,134,330,153,253,181,176,220,104,244,72,271,41,278,36,281,40,275,45,248,75,225,107,186,178,158,255,139,332,127,405,121,471,119,565"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a4b890f46510966ba58b20f16f8c83a07" title=" " alt="" coords="298,55,437,95"/>
<area shape="poly" title=" " alt="" coords="115,564,122,481,130,423,144,358,164,291,191,224,226,161,271,105,284,95,288,99,275,109,231,164,196,227,169,293,149,360,136,424,127,481,120,564"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a96a7058e09048988e0357f062275cc14" title=" " alt="" coords="298,119,437,159"/>
<area shape="poly" title=" " alt="" coords="116,564,126,491,152,385,172,328,198,271,231,217,271,169,284,159,288,164,275,173,235,220,203,273,177,330,157,387,131,492,121,565"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a30bcbe971da3796a408a2d653f8ed8a8" title=" " alt="" coords="273,183,461,223"/>
<area shape="poly" title=" " alt="" coords="117,564,131,501,159,412,180,364,205,317,235,272,271,233,277,229,280,233,275,237,240,276,210,320,185,366,164,414,137,502,123,565"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7" title=" " alt="" coords="273,247,461,287"/>
<area shape="poly" title=" " alt="" coords="120,564,137,511,168,439,212,364,240,328,272,297,278,292,281,297,275,301,244,332,217,367,173,442,142,513,125,565"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#aeb2cb7dcc62c2a7a803f97a34cb8f4b9" title=" " alt="" coords="273,311,461,351"/>
<area shape="poly" title=" " alt="" coords="123,563,144,521,177,467,220,410,272,361,280,356,283,360,275,365,224,414,181,470,149,524,128,566"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a3b9435aa78c4b17a01c608a8a1e75086" title=" " alt="" coords="277,375,457,415"/>
<area shape="poly" title=" " alt="" coords="131,563,190,500,229,464,272,432,295,419,297,424,275,436,232,468,193,504,135,566"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a9d0bed1868419a14e4a53f1a9af54e92" title=" " alt="" coords="510,429,690,469"/>
<area shape="poly" title=" " alt="" coords="146,562,203,529,272,498,329,482,387,469,496,454,497,459,388,475,330,487,274,503,205,533,148,567"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aa3e84f088411ac57fc633efc82b36195" title=" " alt="" coords="298,679,437,719"/>
<area shape="poly" title=" " alt="" coords="158,603,274,658,305,672,303,676,272,663,156,607"/>
<area shape="rect" href="classProGe_1_1Parameter.html#ae144dcdce1810ec52e81c2cc2feefd6d" title=" " alt="" coords="509,493,691,519"/>
<area shape="poly" title=" " alt="" coords="161,562,214,542,273,526,388,510,495,503,496,509,388,515,274,531,216,547,163,567"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a2e66e169fbf8ff09d3969b1b6aea5529" title=" " alt="" coords="277,565,457,605"/>
<area shape="poly" title=" " alt="" coords="226,582,264,582,264,587,226,587"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a15e6a17c2bcb45f82d1927e9ce4bf948" title=" " alt="" coords="510,671,690,711"/>
<area shape="poly" title=" " alt="" coords="208,602,497,666,496,671,207,607"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a81c26b173c5f09d0894bd5db879158ac" title=" " alt="" coords="277,743,457,783"/>
<area shape="poly" title=" " alt="" coords="135,603,193,665,232,699,275,729,286,735,284,740,272,734,229,703,190,669,131,607"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a8bd36ebe0495cf3f7824df1b793b0da8" title=" " alt="" coords="277,807,457,847"/>
<area shape="poly" title=" " alt="" coords="129,604,151,644,183,695,225,747,275,793,283,798,280,803,272,797,221,751,179,698,146,647,124,607"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a072c040a06718d0b7e5ed94f40987850" title=" " alt="" coords="277,871,457,911"/>
<area shape="poly" title=" " alt="" coords="125,604,143,655,174,723,218,795,245,828,275,857,281,862,278,866,272,861,241,832,213,798,169,725,138,657,120,606"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a2420932d88a7ee19a332902729371e8c" title=" " alt="" coords="277,935,457,975"/>
<area shape="poly" title=" " alt="" coords="123,604,137,665,166,751,186,797,211,842,240,884,275,921,280,926,277,930,272,925,236,888,206,845,181,799,161,752,132,667,118,605"/>
<area shape="rect" href="classConversion.html#abf1297268762096c8e6ac6b0f666c748" title=" " alt="" coords="301,1000,434,1025"/>
<area shape="poly" title=" " alt="" coords="121,605,131,677,156,780,176,835,202,890,235,941,275,985,289,995,286,1000,272,989,231,944,197,893,171,837,151,781,126,678,116,605"/>
<area shape="rect" href="classProGe_1_1Parameter.html#abd4e3df4f23fedeaca5be359675d3866" title=" " alt="" coords="281,1049,454,1075"/>
<area shape="poly" title=" " alt="" coords="120,605,127,685,136,740,149,802,169,865,196,928,231,986,275,1036,280,1040,276,1044,271,1040,227,989,191,930,164,867,144,803,130,741,122,686,115,605"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a33e19136c2387555b25a865c0ac47358" title=" " alt="" coords="298,1099,437,1139"/>
<area shape="poly" title=" " alt="" coords="119,605,125,692,133,753,146,820,166,891,193,961,229,1027,275,1085,288,1096,284,1100,271,1089,225,1030,188,963,161,893,141,821,128,753,120,692,114,605"/>
<area shape="rect" href="classStringTools.html#a9f28a066b5e6fedaa2c1eed6efc51198" title=" " alt="" coords="529,255,671,280"/>
<area shape="poly" title=" " alt="" coords="462,265,515,265,515,270,462,270"/>
<area shape="poly" title=" " alt="" coords="562,256,554,246,558,236,574,230,600,228,633,232,645,241,642,246,631,237,600,233,575,235,562,240,559,246,566,253"/>
<area shape="poly" title=" " alt="" coords="390,562,442,521,508,478,522,472,524,476,511,483,445,525,393,566"/>
<area shape="poly" title=" " alt="" coords="418,562,508,529,537,520,539,525,510,534,419,567"/>
<area shape="poly" title=" " alt="" coords="324,565,321,555,328,546,344,540,367,538,394,541,409,548,407,553,393,546,367,543,345,545,332,550,327,556,329,564"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a846c4d66dbddd831907774ef6de048aa" title=" " alt="" coords="510,543,690,583"/>
<area shape="poly" title=" " alt="" coords="457,574,496,570,497,575,458,579"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#aa89e84d065712d388751749e4156ae02" title=" " alt="" coords="510,607,690,647"/>
<area shape="poly" title=" " alt="" coords="458,599,497,606,496,611,457,604"/>
<area shape="poly" title=" " alt="" coords="424,602,463,621,487,639,511,657,524,664,522,668,508,662,484,644,460,626,422,607"/>
</map>
</div>

</div>
</div>
<a id="ad2c3dcb7c5481e2903b95e8d085d5bf5" name="ad2c3dcb7c5481e2903b95e8d085d5bf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2c3dcb7c5481e2903b95e8d085d5bf5">&#9670;&#160;</a></span>writeConnection()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ProGe::VHDLNetlistWriter::writeConnection </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>block</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::ofstream &amp;&#160;</td>
          <td class="paramname"><em>stream</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classProGe_1_1VHDLNetlistWriter.html#a0d49d3e74ed400e528a04f7e8195403c">edge_descriptor</a>&#160;</td>
          <td class="paramname"><em>edgeDescriptor</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classProGe_1_1NetlistPort.html">NetlistPort</a> *&#160;</td>
          <td class="paramname"><em>srcPort</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classProGe_1_1NetlistPort.html">NetlistPort</a> *&#160;</td>
          <td class="paramname"><em>dstPort</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00444">444</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  447</span>                                {</div>
<div class="line"><span class="lineno">  448</span>    PortConnectionProperty <span class="keyword">property</span> = block.netlist()[edgeDescriptor];</div>
<div class="line"><span class="lineno">  449</span>    <span class="keywordflow">if</span> (property.fullyConnected()) {</div>
<div class="line"><span class="lineno">  450</span>        <span class="keywordflow">if</span> (&amp;dstPort-&gt;parentBlock() == &amp;block) {</div>
<div class="line"><span class="lineno">  451</span>            <span class="keywordflow">if</span> (srcPort-&gt;direction() == <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869fad684bc05ffd2df5591d3991b27401675">OUT</a>) {</div>
<div class="line"><span class="lineno">  452</span>                stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(1) &lt;&lt; dstPort-&gt;name()</div>
<div class="line"><span class="lineno">  453</span>                       &lt;&lt; <span class="stringliteral">&quot; &lt;= &quot;</span> &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285">portSignalName</a>(*srcPort) &lt;&lt; <span class="stringliteral">&quot;;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  454</span>            } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  455</span>                stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(1) &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285">portSignalName</a>(*srcPort)</div>
<div class="line"><span class="lineno">  456</span>                       &lt;&lt; <span class="stringliteral">&quot; &lt;= &quot;</span> &lt;&lt; dstPort-&gt;name() &lt;&lt; <span class="stringliteral">&quot;;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  457</span>            }</div>
<div class="line"><span class="lineno">  458</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  459</span>            <span class="keywordflow">if</span> (srcPort-&gt;direction() == <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869fad684bc05ffd2df5591d3991b27401675">OUT</a>) {</div>
<div class="line"><span class="lineno">  460</span>                stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(1)</div>
<div class="line"><span class="lineno">  461</span>                       &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a5da7d408af7b923efafb8cc6b0a419cb">signalAssignment</a>(*dstPort, *srcPort) &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  462</span>            } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  463</span>                stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(1)</div>
<div class="line"><span class="lineno">  464</span>                       &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a5da7d408af7b923efafb8cc6b0a419cb">signalAssignment</a>(*srcPort, *dstPort) &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  465</span>            }</div>
<div class="line"><span class="lineno">  466</span>        }</div>
<div class="line"><span class="lineno">  467</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  468</span>        <span class="keywordtype">string</span> srcPortSignal;</div>
<div class="line"><span class="lineno">  469</span>        <span class="keywordflow">if</span> (srcPort-&gt;dataType() == <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">BIT</a>) {</div>
<div class="line"><span class="lineno">  470</span>            srcPortSignal = <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285">portSignalName</a>(*srcPort);</div>
<div class="line"><span class="lineno">  471</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  472</span>            <span class="keywordflow">if</span> (dstPort-&gt;dataType() == <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">BIT</a>) {</div>
<div class="line"><span class="lineno">  473</span>                srcPortSignal =</div>
<div class="line"><span class="lineno">  474</span>                    <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285">portSignalName</a>(*srcPort) + <span class="stringliteral">&quot;(&quot;</span> +</div>
<div class="line"><span class="lineno">  475</span>                    <a class="code hl_function" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a>(property.port1FirstBit()) + <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><span class="lineno">  476</span>            } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  477</span>                <span class="keywordtype">int</span> high = <span class="keyword">property</span>.port1FirstBit() + <span class="keyword">property</span>.width() - 1;</div>
<div class="line"><span class="lineno">  478</span>                <span class="keywordtype">int</span> low = <span class="keyword">property</span>.port1FirstBit();</div>
<div class="line"><span class="lineno">  479</span>                srcPortSignal =</div>
<div class="line"><span class="lineno">  480</span>                    <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285">portSignalName</a>(*srcPort) + <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a08e6e5128f44c8ee3a322561c7e505d4">signalRange</a>(high, low, <span class="keyword">true</span>);</div>
<div class="line"><span class="lineno">  481</span>            }</div>
<div class="line"><span class="lineno">  482</span>        }</div>
<div class="line"><span class="lineno">  483</span>        <span class="keywordtype">string</span> dstPortSignal;</div>
<div class="line"><span class="lineno">  484</span> </div>
<div class="line"><span class="lineno">  485</span>        <span class="keywordflow">if</span> (&amp;dstPort-&gt;parentBlock() == &amp;block) {</div>
<div class="line"><span class="lineno">  486</span>            dstPortSignal = dstPort-&gt;name();</div>
<div class="line"><span class="lineno">  487</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  488</span>            dstPortSignal = <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285">portSignalName</a>(*dstPort);</div>
<div class="line"><span class="lineno">  489</span>        }</div>
<div class="line"><span class="lineno">  490</span>        <span class="keywordflow">if</span> (dstPort-&gt;dataType() != <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">BIT</a>) {</div>
<div class="line"><span class="lineno">  491</span>            <span class="keywordflow">if</span> (srcPort-&gt;dataType() == <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">BIT</a>) {</div>
<div class="line"><span class="lineno">  492</span>                dstPortSignal +=</div>
<div class="line"><span class="lineno">  493</span>                    <span class="stringliteral">&quot;(&quot;</span> + <a class="code hl_function" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a>(property.port2FirstBit()) +</div>
<div class="line"><span class="lineno">  494</span>                    <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><span class="lineno">  495</span>            } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  496</span>                <span class="keywordtype">int</span> high = <span class="keyword">property</span>.port2FirstBit() + <span class="keyword">property</span>.width() - 1;</div>
<div class="line"><span class="lineno">  497</span>                <span class="keywordtype">int</span> low = <span class="keyword">property</span>.port2FirstBit();</div>
<div class="line"><span class="lineno">  498</span>                dstPortSignal += <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a08e6e5128f44c8ee3a322561c7e505d4">signalRange</a>(high, low, <span class="keyword">true</span>);</div>
<div class="line"><span class="lineno">  499</span>            }</div>
<div class="line"><span class="lineno">  500</span>        }</div>
<div class="line"><span class="lineno">  501</span> </div>
<div class="line"><span class="lineno">  502</span>        <span class="keywordflow">if</span> (srcPort-&gt;direction() == <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869fad684bc05ffd2df5591d3991b27401675">OUT</a>) {</div>
<div class="line"><span class="lineno">  503</span>            stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(1) &lt;&lt; dstPortSignal</div>
<div class="line"><span class="lineno">  504</span>                   &lt;&lt; <span class="stringliteral">&quot; &lt;= &quot;</span> &lt;&lt; srcPortSignal &lt;&lt; <span class="stringliteral">&quot;;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  505</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  506</span>            stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(1) &lt;&lt; srcPortSignal</div>
<div class="line"><span class="lineno">  507</span>                   &lt;&lt; <span class="stringliteral">&quot; &lt;= &quot;</span> &lt;&lt; dstPortSignal &lt;&lt; <span class="stringliteral">&quot;;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  508</span>        }</div>
<div class="line"><span class="lineno">  509</span>    }</div>
<div class="line"><span class="lineno">  510</span>}</div>
<div class="ttc" id="aclassConversion_html_a92a58c79ba77b64a02df8d0755e86e1b"><div class="ttname"><a href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a></div><div class="ttdeci">static std::string toString(const T &amp;source)</div></div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_a5da7d408af7b923efafb8cc6b0a419cb"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#a5da7d408af7b923efafb8cc6b0a419cb">ProGe::VHDLNetlistWriter::signalAssignment</a></div><div class="ttdeci">static std::string signalAssignment(const NetlistPort &amp;dst, const NetlistPort &amp;src)</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8cc_source.html#l00892">VHDLNetlistWriter.cc:892</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="ProGeTypes_8hh_source.html#l00047">ProGe::BIT</a>, <a class="el" href="NetlistPort_8cc_source.html#l00362">ProGe::NetlistPort::dataType()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00373">ProGe::NetlistPort::direction()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00739">indentation()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00283">ProGe::NetlistPort::name()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00348">ProGe::BaseNetlistBlock::netlist()</a>, <a class="el" href="ProGeTypes_8hh_source.html#l00054">ProGe::OUT</a>, <a class="el" href="NetlistPort_8cc_source.html#l00400">ProGe::NetlistPort::parentBlock()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00769">portSignalName()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00892">signalAssignment()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00859">signalRange()</a>, and <a class="el" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00368">writeSignalAssignments()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VHDLNetlistWriter_ad2c3dcb7c5481e2903b95e8d085d5bf5_cgraph.gif" border="0" usemap="#aclassProGe_1_1VHDLNetlistWriter_ad2c3dcb7c5481e2903b95e8d085d5bf5_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VHDLNetlistWriter_ad2c3dcb7c5481e2903b95e8d085d5bf5_cgraph" id="aclassProGe_1_1VHDLNetlistWriter_ad2c3dcb7c5481e2903b95e8d085d5bf5_cgraph">
<area shape="rect" title=" " alt="" coords="5,360,193,400"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a4b890f46510966ba58b20f16f8c83a07" title=" " alt="" coords="734,5,873,45"/>
<area shape="poly" title=" " alt="" coords="106,359,123,317,152,262,191,206,214,180,240,158,297,121,359,91,424,68,490,51,616,30,720,22,721,28,616,35,491,56,426,73,361,96,300,125,243,162,218,184,195,210,156,265,128,319,110,361"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a96a7058e09048988e0357f062275cc14" title=" " alt="" coords="266,388,405,428"/>
<area shape="poly" title=" " alt="" coords="194,388,253,396,252,401,193,394"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7" title=" " alt="" coords="241,452,429,492"/>
<area shape="poly" title=" " alt="" coords="147,398,242,438,262,445,260,450,240,442,145,403"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aa3e84f088411ac57fc633efc82b36195" title=" " alt="" coords="734,312,873,352"/>
<area shape="poly" title=" " alt="" coords="193,360,241,353,372,342,503,335,720,330,720,335,503,340,372,348,242,359,194,365"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea" title=" " alt="" coords="245,516,425,556"/>
<area shape="poly" title=" " alt="" coords="121,398,173,450,206,477,243,502,255,508,252,513,240,506,203,482,169,453,117,402"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a68c5096d30a6af871dc526609c25dd77" title=" " alt="" coords="734,376,873,416"/>
<area shape="poly" title=" " alt="" coords="193,374,241,373,429,373,720,388,720,393,429,379,241,379,193,380"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285" title=" " alt="" coords="477,197,665,237"/>
<area shape="poly" title=" " alt="" coords="121,358,173,317,206,296,240,279,296,259,354,243,463,224,464,229,355,248,297,264,242,284,208,301,176,322,124,362"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a5da7d408af7b923efafb8cc6b0a419cb" title=" " alt="" coords="241,172,429,212"/>
<area shape="poly" title=" " alt="" coords="113,358,165,295,201,260,240,228,261,216,264,220,243,233,204,264,169,299,117,361"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a08e6e5128f44c8ee3a322561c7e505d4" title=" " alt="" coords="241,580,429,620"/>
<area shape="poly" title=" " alt="" coords="113,399,133,435,162,479,199,526,243,566,251,571,248,575,240,570,195,529,157,483,128,437,108,401"/>
<area shape="rect" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b" title=" " alt="" coords="258,645,413,670"/>
<area shape="poly" title=" " alt="" coords="109,399,124,447,151,509,191,575,215,604,243,630,253,636,250,641,240,634,211,608,186,578,147,512,119,449,104,401"/>
<area shape="rect" href="classStringTools.html#a9f28a066b5e6fedaa2c1eed6efc51198" title=" " alt="" coords="500,459,643,485"/>
<area shape="poly" title=" " alt="" coords="430,469,486,469,486,475,430,475"/>
<area shape="poly" title=" " alt="" coords="534,461,525,451,530,441,545,435,571,433,604,437,616,446,613,450,602,441,571,438,546,440,533,445,531,450,538,457"/>
<area shape="poly" title=" " alt="" coords="599,195,631,168,663,136,677,114,685,94,694,75,712,55,720,49,723,53,715,59,698,78,690,96,682,116,667,139,635,172,602,199"/>
<area shape="poly" title=" " alt="" coords="604,235,655,266,714,298,730,304,728,309,712,302,653,271,602,240"/>
<area shape="poly" title=" " alt="" coords="589,236,641,298,676,332,715,362,725,368,722,372,712,366,672,336,637,301,585,239"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a2f585d51649568c1aa541c1814624fae" title=" " alt="" coords="734,133,873,173"/>
<area shape="poly" title=" " alt="" coords="644,195,720,173,721,179,645,200"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a846c4d66dbddd831907774ef6de048aa" title=" " alt="" coords="713,197,893,237"/>
<area shape="poly" title=" " alt="" coords="666,215,700,215,700,220,666,220"/>
<area shape="rect" href="classProGe_1_1StaticSignal.html#a771306ecbda19e7a35602b6c825ca28a" title=" " alt="" coords="721,262,886,287"/>
<area shape="poly" title=" " alt="" coords="654,235,739,256,738,261,652,240"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#ae7d46d816c1ea9fc6e5e9b36b205ac56" title=" " alt="" coords="734,69,873,109"/>
<area shape="poly" title=" " alt="" coords="596,195,648,157,712,119,727,112,729,117,715,124,651,162,599,199"/>
<area shape="poly" title=" " alt="" coords="392,169,733,47,734,52,394,174"/>
<area shape="poly" title=" " alt="" coords="430,199,464,203,463,208,429,205"/>
</map>
</div>

</div>
</div>
<a id="a5358e143e33e6f5337419780b67b8878" name="a5358e143e33e6f5337419780b67b8878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5358e143e33e6f5337419780b67b8878">&#9670;&#160;</a></span>writeGenericDeclaration()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ProGe::VHDLNetlistWriter::writeGenericDeclaration </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>block</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>indentationLevel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>indentation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Writes the generic declarations of the given netlist block.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">block</td><td>The netlist block. </td></tr>
    <tr><td class="paramname">indentationLevel</td><td>The indentation level where the generic declaration is written. </td></tr>
    <tr><td class="paramname">indentation</td><td>The string used as indentation (one level). </td></tr>
    <tr><td class="paramname">stream</td><td>The stream to write. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00214">214</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  216</span>                                                      {</div>
<div class="line"><span class="lineno">  217</span>    <span class="keywordflow">if</span> (block.parameterCount() &gt; 0) {</div>
<div class="line"><span class="lineno">  218</span>        stream &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  219</span>        stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#af5c281bb5909f3450dcb86be496185b3">generateIndentation</a>(indentationLevel, <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>)</div>
<div class="line"><span class="lineno">  220</span>               &lt;&lt; <span class="stringliteral">&quot;generic (&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  221</span>        <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; block.parameterCount(); i++) {</div>
<div class="line"><span class="lineno">  222</span>            Parameter param = block.parameter(i);</div>
<div class="line"><span class="lineno">  223</span>            stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#af5c281bb5909f3450dcb86be496185b3">generateIndentation</a>(indentationLevel + 1, <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>)</div>
<div class="line"><span class="lineno">  224</span>                   &lt;&lt; param.name() &lt;&lt; <span class="stringliteral">&quot; : &quot;</span> &lt;&lt; param.type();</div>
<div class="line"><span class="lineno">  225</span>            <span class="keywordflow">if</span> (param.defaultValue() != <span class="stringliteral">&quot;&quot;</span>) {</div>
<div class="line"><span class="lineno">  226</span>                stream &lt;&lt; <span class="stringliteral">&quot; := &quot;</span>;</div>
<div class="line"><span class="lineno">  227</span>                <span class="keywordflow">if</span> (param.type().lower() == <a class="code hl_variable" href="VerilogNetlistWriter_8cc.html#acfc77c68a90b0c87a2cec50ee1af7462">PARAM_STRING</a>) {</div>
<div class="line"><span class="lineno">  228</span>                    <span class="comment">// string literal needs quot. marks</span></div>
<div class="line"><span class="lineno">  229</span>                    <span class="keywordflow">if</span> (!param.defaultValue().startsWith(<span class="stringliteral">&quot;\&quot;&quot;</span>))</div>
<div class="line"><span class="lineno">  230</span>                        stream &lt;&lt; <span class="stringliteral">&quot;\&quot;&quot;</span>;</div>
<div class="line"><span class="lineno">  231</span>                    stream &lt;&lt; param.value();</div>
<div class="line"><span class="lineno">  232</span>                    <span class="keywordflow">if</span> (!param.defaultValue().endsWith(<span class="stringliteral">&quot;\&quot;&quot;</span>)) stream &lt;&lt; <span class="stringliteral">&quot;\&quot;&quot;</span>;</div>
<div class="line"><span class="lineno">  233</span>                } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  234</span>                    stream &lt;&lt; param.defaultValue();</div>
<div class="line"><span class="lineno">  235</span>                }</div>
<div class="line"><span class="lineno">  236</span>            }</div>
<div class="line"><span class="lineno">  237</span>            <span class="keywordflow">if</span> (i + 1 == block.parameterCount()) {</div>
<div class="line"><span class="lineno">  238</span>                stream &lt;&lt; <span class="stringliteral">&quot;);&quot;</span>;</div>
<div class="line"><span class="lineno">  239</span>            } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  240</span>                stream &lt;&lt; <span class="stringliteral">&quot;;&quot;</span>;</div>
<div class="line"><span class="lineno">  241</span>            }</div>
<div class="line"><span class="lineno">  242</span>            stream &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  243</span>        }</div>
<div class="line"><span class="lineno">  244</span>    }</div>
<div class="line"><span class="lineno">  245</span>}</div>
<div class="ttc" id="aVerilogNetlistWriter_8cc_html_acfc77c68a90b0c87a2cec50ee1af7462"><div class="ttname"><a href="VerilogNetlistWriter_8cc.html#acfc77c68a90b0c87a2cec50ee1af7462">PARAM_STRING</a></div><div class="ttdeci">const std::string PARAM_STRING</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00059">VerilogNetlistWriter.cc:59</a></div></div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_af5c281bb5909f3450dcb86be496185b3"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#af5c281bb5909f3450dcb86be496185b3">ProGe::VHDLNetlistWriter::generateIndentation</a></div><div class="ttdeci">static std::string generateIndentation(unsigned int level, const std::string &amp;indentation)</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8cc_source.html#l00751">VHDLNetlistWriter.cc:751</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="Parameter_8cc_source.html#l00148">ProGe::Parameter::defaultValue()</a>, <a class="el" href="classTCEString.html#a78ff153f46a41bc14db5e07457898598">TCEString::endsWith()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00751">generateIndentation()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00739">indentation()</a>, <a class="el" href="TCEString_8cc_source.html#l00078">TCEString::lower()</a>, <a class="el" href="Parameter_8cc_source.html#l00133">ProGe::Parameter::name()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00059">PARAM_STRING</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00198">ProGe::BaseNetlistBlock::parameter()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00231">ProGe::BaseNetlistBlock::parameterCount()</a>, <a class="el" href="classTCEString.html#a433f407fac231cd68ffc89c520cebca8">TCEString::startsWith()</a>, <a class="el" href="Parameter_8cc_source.html#l00138">ProGe::Parameter::type()</a>, and <a class="el" href="Parameter_8cc_source.html#l00143">ProGe::Parameter::value()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00141">writeBlock()</a>, <a class="el" href="DefaultDecoderGenerator_8cc_source.html#l00807">DefaultDecoderGenerator::writeInstructionDecoder()</a>, and <a class="el" href="DefaultICGenerator_8cc_source.html#l00947">DefaultICGenerator::writeInterconnectionNetwork()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VHDLNetlistWriter_a5358e143e33e6f5337419780b67b8878_cgraph.gif" border="0" usemap="#aclassProGe_1_1VHDLNetlistWriter_a5358e143e33e6f5337419780b67b8878_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VHDLNetlistWriter_a5358e143e33e6f5337419780b67b8878_cgraph" id="aclassProGe_1_1VHDLNetlistWriter_a5358e143e33e6f5337419780b67b8878_cgraph">
<area shape="rect" title=" " alt="" coords="5,279,193,319"/>
<area shape="rect" href="classProGe_1_1Parameter.html#ab37ce1907c4a66ad306d26145303fa51" title=" " alt="" coords="241,5,432,45"/>
<area shape="poly" title=" " alt="" coords="104,278,121,232,149,173,188,110,213,81,240,55,246,50,250,55,243,59,216,84,193,113,154,175,126,234,109,280"/>
<area shape="rect" href="classTCEString.html#a78ff153f46a41bc14db5e07457898598" title=" " alt="" coords="260,70,413,95"/>
<area shape="poly" title=" " alt="" coords="107,277,127,240,156,194,194,146,240,106,252,99,255,103,243,110,198,150,160,197,131,243,112,280"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#af5c281bb5909f3450dcb86be496185b3" title=" " alt="" coords="243,120,431,160"/>
<area shape="poly" title=" " alt="" coords="118,277,171,228,240,176,265,163,267,168,243,181,174,232,122,281"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7" title=" " alt="" coords="481,125,669,165"/>
<area shape="poly" title=" " alt="" coords="131,276,181,247,240,220,339,193,467,164,468,169,340,198,242,225,183,252,133,281"/>
<area shape="rect" href="classTCEString.html#a1bd22cedb80f18c21b625a2f31886dec" title=" " alt="" coords="273,235,401,261"/>
<area shape="poly" title=" " alt="" coords="193,276,263,261,264,266,194,281"/>
<area shape="rect" href="classProGe_1_1Parameter.html#ae144dcdce1810ec52e81c2cc2feefd6d" title=" " alt="" coords="485,265,666,290"/>
<area shape="poly" title=" " alt="" coords="193,292,471,279,471,285,194,297"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a2e66e169fbf8ff09d3969b1b6aea5529" title=" " alt="" coords="247,360,427,400"/>
<area shape="poly" title=" " alt="" coords="160,316,266,353,264,358,158,321"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a15e6a17c2bcb45f82d1927e9ce4bf948" title=" " alt="" coords="485,507,665,547"/>
<area shape="poly" title=" " alt="" coords="122,317,174,364,207,388,242,410,294,429,336,436,380,443,433,460,458,476,481,492,497,499,494,504,479,497,455,481,431,465,379,448,336,441,292,434,240,414,204,393,170,368,118,321"/>
<area shape="rect" href="classTCEString.html#a433f407fac231cd68ffc89c520cebca8" title=" " alt="" coords="257,475,416,501"/>
<area shape="poly" title=" " alt="" coords="116,317,167,384,202,421,243,454,271,468,269,473,240,458,199,425,163,388,112,321"/>
<area shape="rect" href="classProGe_1_1Parameter.html#abd4e3df4f23fedeaca5be359675d3866" title=" " alt="" coords="250,525,423,550"/>
<area shape="poly" title=" " alt="" coords="110,318,128,359,156,412,195,466,218,490,243,511,252,517,249,521,240,515,214,494,190,469,152,414,123,361,106,320"/>
<area shape="rect" href="classProGe_1_1Parameter.html#a587df2f68a2c9175d50f90d4d7409957" title=" " alt="" coords="247,574,427,599"/>
<area shape="poly" title=" " alt="" coords="108,318,123,368,149,434,189,502,214,534,243,561,250,566,247,570,240,565,210,537,185,505,145,436,118,370,103,320"/>
<area shape="poly" title=" " alt="" coords="431,139,468,140,467,146,431,145"/>
<area shape="rect" href="classStringTools.html#a6d75f1d06967a1e242e173d3a14e6ac0" title=" " alt="" coords="480,215,671,241"/>
<area shape="poly" title=" " alt="" coords="401,240,466,234,466,240,401,245"/>
<area shape="poly" title=" " alt="" coords="368,358,419,328,479,300,504,291,506,296,481,305,422,333,371,362"/>
<area shape="poly" title=" " alt="" coords="292,360,290,350,297,341,313,335,337,333,364,336,379,343,377,348,363,341,337,339,314,341,300,345,295,351,298,359"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a846c4d66dbddd831907774ef6de048aa" title=" " alt="" coords="485,315,665,355"/>
<area shape="poly" title=" " alt="" coords="426,360,472,352,473,357,427,366"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a9d0bed1868419a14e4a53f1a9af54e92" title=" " alt="" coords="485,379,665,419"/>
<area shape="poly" title=" " alt="" coords="427,384,472,388,471,393,427,390"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#aa89e84d065712d388751749e4156ae02" title=" " alt="" coords="485,443,665,483"/>
<area shape="poly" title=" " alt="" coords="394,398,481,428,503,436,501,441,479,433,393,403"/>
<area shape="poly" title=" " alt="" coords="404,398,434,417,450,437,458,456,466,475,482,493,489,498,486,502,478,497,461,477,453,458,446,439,430,421,401,402"/>
</map>
</div>

</div>
</div>
<a id="a36eafefe2a8a237318ef00ac50718683" name="a36eafefe2a8a237318ef00ac50718683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36eafefe2a8a237318ef00ac50718683">&#9670;&#160;</a></span>writeNetlistParameterPackage()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ProGe::VHDLNetlistWriter::writeNetlistParameterPackage </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>dstDirectory</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Writes the package that defines parameters of the netlist.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dstDirectory</td><td>The destination directory. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00103">103</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  104</span>                                         {</div>
<div class="line"><span class="lineno">  105</span> </div>
<div class="line"><span class="lineno">  106</span>    <span class="keywordtype">string</span> fileName = dstDirectory + <a class="code hl_variable" href="classFileSystem.html#a589e96706800e07569fe6f56cd7d4728">FileSystem::DIRECTORY_SEPARATOR</a> + </div>
<div class="line"><span class="lineno">  107</span>        <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a9372261b8624eb3fd0ba7fe96eed6205">netlistParameterPkgName</a>() + <span class="stringliteral">&quot;_pkg.vhdl&quot;</span>;</div>
<div class="line"><span class="lineno">  108</span>    ofstream outFile;</div>
<div class="line"><span class="lineno">  109</span>    outFile.open(fileName.c_str(), ofstream::out);</div>
<div class="line"><span class="lineno">  110</span> </div>
<div class="line"><span class="lineno">  111</span>    outFile &lt;&lt; <span class="stringliteral">&quot;package &quot;</span> &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a9372261b8624eb3fd0ba7fe96eed6205">netlistParameterPkgName</a>() &lt;&lt; <span class="stringliteral">&quot; is&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  112</span>    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; <a class="code hl_function" href="classProGe_1_1NetlistWriter.html#a37a9a57941b5b77fd171d94c9ed196da">targetNetlistBlock</a>().<a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea">netlist</a>().<a class="code hl_function" href="classProGe_1_1Netlist.html#a38d2bb6ad10cca8bc5b7bb8914ea32a9">parameterCount</a>();</div>
<div class="line"><span class="lineno">  113</span>         i++) {</div>
<div class="line"><span class="lineno">  114</span>        Parameter param = <a class="code hl_function" href="classProGe_1_1NetlistWriter.html#a37a9a57941b5b77fd171d94c9ed196da">targetNetlistBlock</a>().<a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea">netlist</a>().<a class="code hl_function" href="classProGe_1_1Netlist.html#a5cf266b385667c578ba0b9cd17295113">parameter</a>(i);</div>
<div class="line"><span class="lineno">  115</span>        outFile &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(1) &lt;&lt; <span class="stringliteral">&quot;constant &quot;</span> &lt;&lt; param.<a class="code hl_function" href="classProGe_1_1Parameter.html#ae144dcdce1810ec52e81c2cc2feefd6d">name</a>() &lt;&lt; <span class="stringliteral">&quot; : &quot;</span></div>
<div class="line"><span class="lineno">  116</span>                &lt;&lt; param.type() &lt;&lt; <span class="stringliteral">&quot; := &quot;</span> &lt;&lt; param.value() &lt;&lt; <span class="stringliteral">&quot;;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  117</span>    }</div>
<div class="line"><span class="lineno">  118</span>    outFile &lt;&lt; <span class="stringliteral">&quot;end &quot;</span> &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a9372261b8624eb3fd0ba7fe96eed6205">netlistParameterPkgName</a>() &lt;&lt; <span class="stringliteral">&quot;;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  119</span>}</div>
<div class="ttc" id="aclassProGe_1_1BaseNetlistBlock_html_ac7a5df4ee24f3295de7f43a8bd9f38ea"><div class="ttname"><a href="classProGe_1_1BaseNetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea">ProGe::BaseNetlistBlock::netlist</a></div><div class="ttdeci">virtual const Netlist &amp; netlist() const</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00348">BaseNetlistBlock.cc:348</a></div></div>
<div class="ttc" id="aclassProGe_1_1Netlist_html_a38d2bb6ad10cca8bc5b7bb8914ea32a9"><div class="ttname"><a href="classProGe_1_1Netlist.html#a38d2bb6ad10cca8bc5b7bb8914ea32a9">ProGe::Netlist::parameterCount</a></div><div class="ttdeci">size_t parameterCount() const</div><div class="ttdef"><b>Definition</b> <a href="Netlist_8cc_source.html#l00422">Netlist.cc:422</a></div></div>
<div class="ttc" id="aclassProGe_1_1Netlist_html_a5cf266b385667c578ba0b9cd17295113"><div class="ttname"><a href="classProGe_1_1Netlist.html#a5cf266b385667c578ba0b9cd17295113">ProGe::Netlist::parameter</a></div><div class="ttdeci">Parameter parameter(size_t index) const</div><div class="ttdef"><b>Definition</b> <a href="Netlist_8cc_source.html#l00434">Netlist.cc:434</a></div></div>
<div class="ttc" id="aclassProGe_1_1Parameter_html_ae144dcdce1810ec52e81c2cc2feefd6d"><div class="ttname"><a href="classProGe_1_1Parameter.html#ae144dcdce1810ec52e81c2cc2feefd6d">ProGe::Parameter::name</a></div><div class="ttdeci">const TCEString &amp; name() const</div><div class="ttdef"><b>Definition</b> <a href="Parameter_8cc_source.html#l00133">Parameter.cc:133</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="FileSystem_8hh_source.html#l00189">FileSystem::DIRECTORY_SEPARATOR</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00739">indentation()</a>, <a class="el" href="Parameter_8cc_source.html#l00133">ProGe::Parameter::name()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00348">ProGe::BaseNetlistBlock::netlist()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00128">netlistParameterPkgName()</a>, <a class="el" href="Netlist_8cc_source.html#l00434">ProGe::Netlist::parameter()</a>, <a class="el" href="Netlist_8cc_source.html#l00422">ProGe::Netlist::parameterCount()</a>, <a class="el" href="NetlistWriter_8cc_source.html#l00064">ProGe::NetlistWriter::targetNetlistBlock()</a>, <a class="el" href="Parameter_8cc_source.html#l00138">ProGe::Parameter::type()</a>, and <a class="el" href="Parameter_8cc_source.html#l00143">ProGe::Parameter::value()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00088">write()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VHDLNetlistWriter_a36eafefe2a8a237318ef00ac50718683_cgraph.gif" border="0" usemap="#aclassProGe_1_1VHDLNetlistWriter_a36eafefe2a8a237318ef00ac50718683_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VHDLNetlistWriter_a36eafefe2a8a237318ef00ac50718683_cgraph" id="aclassProGe_1_1VHDLNetlistWriter_a36eafefe2a8a237318ef00ac50718683_cgraph">
<area shape="rect" title=" " alt="" coords="5,258,232,298"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7" title=" " alt="" coords="287,22,475,62"/>
<area shape="poly" title=" " alt="" coords="128,257,151,218,184,168,227,116,278,72,288,66,290,71,282,76,231,120,188,171,155,221,133,259"/>
<area shape="rect" href="classProGe_1_1Parameter.html#ae144dcdce1810ec52e81c2cc2feefd6d" title=" " alt="" coords="290,87,471,112"/>
<area shape="poly" title=" " alt="" coords="133,256,192,190,233,153,279,122,296,114,299,119,281,127,236,158,196,194,137,259"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea" title=" " alt="" coords="291,137,471,177"/>
<area shape="poly" title=" " alt="" coords="150,256,209,221,279,186,297,179,299,184,281,191,211,226,153,260"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a9372261b8624eb3fd0ba7fe96eed6205" title=" " alt="" coords="280,201,481,241"/>
<area shape="poly" title=" " alt="" coords="210,255,275,241,276,246,211,261"/>
<area shape="rect" href="classProGe_1_1NetlistWriter.html#a37a9a57941b5b77fd171d94c9ed196da" title=" " alt="" coords="547,258,699,298"/>
<area shape="poly" title=" " alt="" coords="232,275,534,275,534,281,232,281"/>
<area shape="rect" href="classProGe_1_1Netlist.html#a5cf266b385667c578ba0b9cd17295113" title=" " alt="" coords="287,316,475,341"/>
<area shape="poly" title=" " alt="" coords="223,295,302,311,301,316,222,301"/>
<area shape="rect" href="classProGe_1_1Netlist.html#a38d2bb6ad10cca8bc5b7bb8914ea32a9" title=" " alt="" coords="529,341,717,381"/>
<area shape="poly" title=" " alt="" coords="153,296,211,327,246,341,281,351,340,362,402,367,516,367,516,373,401,373,340,367,279,357,244,346,209,331,151,301"/>
<area shape="rect" href="classProGe_1_1Parameter.html#abd4e3df4f23fedeaca5be359675d3866" title=" " alt="" coords="294,417,467,443"/>
<area shape="poly" title=" " alt="" coords="143,296,203,345,241,372,281,396,317,410,315,415,279,400,238,377,200,349,140,300"/>
<area shape="rect" href="classProGe_1_1Parameter.html#a587df2f68a2c9175d50f90d4d7409957" title=" " alt="" coords="291,467,471,492"/>
<area shape="poly" title=" " alt="" coords="134,297,158,331,191,374,233,417,281,453,293,459,291,464,279,458,230,421,187,377,153,334,130,300"/>
<area shape="rect" href="classStringTools.html#a9f28a066b5e6fedaa2c1eed6efc51198" title=" " alt="" coords="552,29,695,55"/>
<area shape="poly" title=" " alt="" coords="475,39,538,39,538,45,475,45"/>
<area shape="poly" title=" " alt="" coords="584,31,575,21,580,11,596,5,623,3,658,7,667,11,671,17,667,20,664,15,656,12,623,8,597,10,583,15,581,20,588,27"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a9d0bed1868419a14e4a53f1a9af54e92" title=" " alt="" coords="533,194,713,234"/>
<area shape="poly" title=" " alt="" coords="481,215,519,214,520,220,481,221"/>
<area shape="poly" title=" " alt="" coords="467,238,534,254,533,260,465,243"/>
<area shape="poly" title=" " alt="" coords="475,338,516,344,515,349,474,344"/>
</map>
</div>

</div>
</div>
<a id="a191de27503a36b6c566b7e28fa6ca265" name="a191de27503a36b6c566b7e28fa6ca265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a191de27503a36b6c566b7e28fa6ca265">&#9670;&#160;</a></span>writePortDeclaration()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ProGe::VHDLNetlistWriter::writePortDeclaration </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>block</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>indentationLevel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>indentation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Writes the port declaration of the given netlist block.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">block</td><td>The netlist block. </td></tr>
    <tr><td class="paramname">indentationLevel</td><td>The indentation level where the generic declaration is written. </td></tr>
    <tr><td class="paramname">indentation</td><td>The string used as indentation (one level). </td></tr>
    <tr><td class="paramname">stream</td><td>The stream to write. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00257">257</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  259</span>                                                      {</div>
<div class="line"><span class="lineno">  260</span>    stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#af5c281bb5909f3450dcb86be496185b3">generateIndentation</a>(indentationLevel, <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>) &lt;&lt; <span class="stringliteral">&quot;port (&quot;</span></div>
<div class="line"><span class="lineno">  261</span>           &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  262</span> </div>
<div class="line"><span class="lineno">  263</span>    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; block.portCount(); i++) {</div>
<div class="line"><span class="lineno">  264</span>        <span class="keyword">const</span> NetlistPort&amp; port = block.port(i);</div>
<div class="line"><span class="lineno">  265</span>        <span class="keywordtype">string</span> portName = port.name();</div>
<div class="line"><span class="lineno">  266</span>        <span class="keywordtype">string</span> direction = <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a30bcbe971da3796a408a2d653f8ed8a8">directionString</a>(port.direction());</div>
<div class="line"><span class="lineno">  267</span>        stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#af5c281bb5909f3450dcb86be496185b3">generateIndentation</a>(indentationLevel+1, <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>)</div>
<div class="line"><span class="lineno">  268</span>               &lt;&lt; portName &lt;&lt; <span class="stringliteral">&quot; : &quot;</span> &lt;&lt; direction &lt;&lt; <span class="stringliteral">&quot; &quot;</span>;</div>
<div class="line"><span class="lineno">  269</span>        <span class="keywordflow">if</span> (port.dataType() == <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">BIT</a>) {</div>
<div class="line"><span class="lineno">  270</span>            stream &lt;&lt; <span class="stringliteral">&quot;std_logic&quot;</span>;</div>
<div class="line"><span class="lineno">  271</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  272</span>            stream &lt;&lt; <span class="stringliteral">&quot;std_logic_vector(&quot;</span>;</div>
<div class="line"><span class="lineno">  273</span>            <span class="comment">// zero width ports as (0 downto 0)</span></div>
<div class="line"><span class="lineno">  274</span>            <span class="keywordflow">if</span> (<a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#aeb2cb7dcc62c2a7a803f97a34cb8f4b9">isNumber</a>(port.widthFormula()) &amp;&amp; </div>
<div class="line"><span class="lineno">  275</span>                    <a class="code hl_function" href="classConversion.html#abf1297268762096c8e6ac6b0f666c748">Conversion::toInt</a>(port.widthFormula()) == 0) {</div>
<div class="line"><span class="lineno">  276</span>                stream &lt;&lt; <span class="stringliteral">&quot;0&quot;</span>;</div>
<div class="line"><span class="lineno">  277</span>            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#aeb2cb7dcc62c2a7a803f97a34cb8f4b9">isNumber</a>(port.widthFormula())) {</div>
<div class="line"><span class="lineno">  278</span>                stream &lt;&lt; <a class="code hl_function" href="classConversion.html#abf1297268762096c8e6ac6b0f666c748">Conversion::toInt</a>(port.widthFormula()) - 1;</div>
<div class="line"><span class="lineno">  279</span>            } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  280</span>                stream &lt;&lt; port.widthFormula() &lt;&lt; <span class="stringliteral">&quot;-1&quot;</span>;</div>
<div class="line"><span class="lineno">  281</span>            }</div>
<div class="line"><span class="lineno">  282</span>            stream &lt;&lt; <span class="stringliteral">&quot; downto 0)&quot;</span>;</div>
<div class="line"><span class="lineno">  283</span>        }</div>
<div class="line"><span class="lineno">  284</span>        <span class="keywordflow">if</span> (i + 1 == block.portCount()) {</div>
<div class="line"><span class="lineno">  285</span>            stream &lt;&lt; <span class="stringliteral">&quot;);&quot;</span>;</div>
<div class="line"><span class="lineno">  286</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  287</span>            stream &lt;&lt; <span class="stringliteral">&quot;;&quot;</span>;</div>
<div class="line"><span class="lineno">  288</span>        }</div>
<div class="line"><span class="lineno">  289</span>        stream &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  290</span>    }</div>
<div class="line"><span class="lineno">  291</span>}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="ProGeTypes_8hh_source.html#l00047">ProGe::BIT</a>, <a class="el" href="NetlistPort_8cc_source.html#l00362">ProGe::NetlistPort::dataType()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00373">ProGe::NetlistPort::direction()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00688">directionString()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00751">generateIndentation()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00739">indentation()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00712">isNumber()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00283">ProGe::NetlistPort::name()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00253">ProGe::BaseNetlistBlock::port()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00248">ProGe::BaseNetlistBlock::portCount()</a>, <a class="el" href="classConversion.html#abf1297268762096c8e6ac6b0f666c748">Conversion::toInt()</a>, and <a class="el" href="NetlistPort_8cc_source.html#l00316">ProGe::NetlistPort::widthFormula()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00141">writeBlock()</a>, <a class="el" href="DefaultDecoderGenerator_8cc_source.html#l00807">DefaultDecoderGenerator::writeInstructionDecoder()</a>, and <a class="el" href="DefaultICGenerator_8cc_source.html#l00947">DefaultICGenerator::writeInterconnectionNetwork()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VHDLNetlistWriter_a191de27503a36b6c566b7e28fa6ca265_cgraph.gif" border="0" usemap="#aclassProGe_1_1VHDLNetlistWriter_a191de27503a36b6c566b7e28fa6ca265_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VHDLNetlistWriter_a191de27503a36b6c566b7e28fa6ca265_cgraph" id="aclassProGe_1_1VHDLNetlistWriter_a191de27503a36b6c566b7e28fa6ca265_cgraph">
<area shape="rect" title=" " alt="" coords="5,312,193,352"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a4b890f46510966ba58b20f16f8c83a07" title=" " alt="" coords="266,5,405,45"/>
<area shape="poly" title=" " alt="" coords="103,311,118,260,145,192,185,119,210,85,240,55,252,46,255,51,243,59,214,89,189,122,150,194,123,262,108,313"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a96a7058e09048988e0357f062275cc14" title=" " alt="" coords="266,69,405,109"/>
<area shape="poly" title=" " alt="" coords="107,310,125,270,154,219,192,166,240,119,252,111,255,116,243,123,196,169,159,222,130,273,111,313"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a30bcbe971da3796a408a2d653f8ed8a8" title=" " alt="" coords="241,133,429,173"/>
<area shape="poly" title=" " alt="" coords="113,310,165,248,200,213,240,183,250,177,253,182,243,188,204,217,169,252,117,313"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#af5c281bb5909f3450dcb86be496185b3" title=" " alt="" coords="241,197,429,237"/>
<area shape="poly" title=" " alt="" coords="134,310,240,254,270,240,272,245,243,258,137,314"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7" title=" " alt="" coords="477,227,665,267"/>
<area shape="poly" title=" " alt="" coords="184,309,241,297,463,260,464,265,242,303,185,315"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#aeb2cb7dcc62c2a7a803f97a34cb8f4b9" title=" " alt="" coords="241,312,429,352"/>
<area shape="poly" title=" " alt="" coords="194,329,227,329,227,335,194,335"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aa3e84f088411ac57fc633efc82b36195" title=" " alt="" coords="266,376,405,416"/>
<area shape="poly" title=" " alt="" coords="175,350,253,371,252,376,173,355"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a81c26b173c5f09d0894bd5db879158ac" title=" " alt="" coords="245,440,425,480"/>
<area shape="poly" title=" " alt="" coords="127,350,179,388,243,426,257,432,255,437,240,430,176,392,124,354"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a8bd36ebe0495cf3f7824df1b793b0da8" title=" " alt="" coords="245,504,425,544"/>
<area shape="poly" title=" " alt="" coords="115,351,166,419,202,457,243,490,253,496,250,500,240,494,198,461,162,422,111,354"/>
<area shape="rect" href="classConversion.html#abf1297268762096c8e6ac6b0f666c748" title=" " alt="" coords="269,569,402,594"/>
<area shape="poly" title=" " alt="" coords="110,351,127,394,155,449,194,506,217,532,243,554,257,563,255,567,240,558,213,535,190,509,151,452,123,396,105,353"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a33e19136c2387555b25a865c0ac47358" title=" " alt="" coords="266,619,405,659"/>
<area shape="poly" title=" " alt="" coords="108,352,123,402,150,470,190,541,215,574,243,603,255,612,252,617,240,607,211,578,185,544,145,472,118,404,103,353"/>
<area shape="poly" title=" " alt="" coords="430,226,464,231,463,236,429,232"/>
</map>
</div>

</div>
</div>
<a id="a826bbf4450ba636a6e5391b2429030f9" name="a826bbf4450ba636a6e5391b2429030f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a826bbf4450ba636a6e5391b2429030f9">&#9670;&#160;</a></span>writePortMappings()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ProGe::VHDLNetlistWriter::writePortMappings </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>block</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::ofstream &amp;&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Writes the port mappings of the given block to the given stream.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">block</td><td>The netlist block. </td></tr>
    <tr><td class="paramname">stream</td><td>The stream to write. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00585">585</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  586</span>                                                              {</div>
<div class="line"><span class="lineno">  587</span>    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; block.subBlockCount(); i++) {</div>
<div class="line"><span class="lineno">  588</span>        <span class="keyword">const</span> BaseNetlistBlock&amp; component = block.subBlock(i);</div>
<div class="line"><span class="lineno">  589</span> </div>
<div class="line"><span class="lineno">  590</span>        <span class="comment">// virtual NetlistBlocks are omitted</span></div>
<div class="line"><span class="lineno">  591</span>        <span class="keywordflow">if</span> (component.isVirtual()) {</div>
<div class="line"><span class="lineno">  592</span>            <span class="keywordflow">continue</span>;</div>
<div class="line"><span class="lineno">  593</span>        }</div>
<div class="line"><span class="lineno">  594</span> </div>
<div class="line"><span class="lineno">  595</span>        stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(1) &lt;&lt; component.instanceName() &lt;&lt; <span class="stringliteral">&quot; : &quot;</span></div>
<div class="line"><span class="lineno">  596</span>               &lt;&lt; component.moduleName() &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  597</span> </div>
<div class="line"><span class="lineno">  598</span>        <span class="comment">// create generic map</span></div>
<div class="line"><span class="lineno">  599</span>        <span class="keywordflow">if</span> (component.parameterCount() &gt; 0) {</div>
<div class="line"><span class="lineno">  600</span>            stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(2) &lt;&lt; <span class="stringliteral">&quot;generic map (&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  601</span>            <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; component.parameterCount(); i++) {</div>
<div class="line"><span class="lineno">  602</span>                Parameter param = component.parameter(i);</div>
<div class="line"><span class="lineno">  603</span>                stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(3) &lt;&lt; param.name() &lt;&lt; <span class="stringliteral">&quot; =&gt; &quot;</span>;</div>
<div class="line"><span class="lineno">  604</span>                <span class="keywordflow">if</span> (param.type().lower() == <a class="code hl_variable" href="VerilogNetlistWriter_8cc.html#acfc77c68a90b0c87a2cec50ee1af7462">PARAM_STRING</a>) {</div>
<div class="line"><span class="lineno">  605</span>                    stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#abb370858d1e5d4ec81ab703aafdd2de6">genericMapStringValue</a>(param.value());</div>
<div class="line"><span class="lineno">  606</span>                } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  607</span>                    stream &lt;&lt; param.value();</div>
<div class="line"><span class="lineno">  608</span>                }</div>
<div class="line"><span class="lineno">  609</span>                <span class="keywordflow">if</span> (i == component.parameterCount() - 1) {</div>
<div class="line"><span class="lineno">  610</span>                    stream &lt;&lt; <span class="stringliteral">&quot;)&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  611</span>                } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  612</span>                    stream &lt;&lt; <span class="stringliteral">&quot;,&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  613</span>                }</div>
<div class="line"><span class="lineno">  614</span>            }</div>
<div class="line"><span class="lineno">  615</span>        }</div>
<div class="line"><span class="lineno">  616</span> </div>
<div class="line"><span class="lineno">  617</span>        <span class="comment">// create port map</span></div>
<div class="line"><span class="lineno">  618</span>        stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(2) &lt;&lt; <span class="stringliteral">&quot;port map (&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  619</span>        <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; component.portCount(); i++) {</div>
<div class="line"><span class="lineno">  620</span>            <span class="keyword">const</span> NetlistPort&amp; port = component.port(i);</div>
<div class="line"><span class="lineno">  621</span>            <span class="keywordtype">size_t</span> vertexDescriptor = block.netlist().descriptor(port);</div>
<div class="line"><span class="lineno">  622</span>            std::pair&lt;out_edge_iterator, out_edge_iterator&gt; edges =</div>
<div class="line"><span class="lineno">  623</span>                boost::out_edges(vertexDescriptor, block.netlist());</div>
<div class="line"><span class="lineno">  624</span> </div>
<div class="line"><span class="lineno">  625</span>            <span class="keywordtype">string</span> srcConn = port.name();</div>
<div class="line"><span class="lineno">  626</span>            <span class="keywordtype">string</span> dstConn = <span class="stringliteral">&quot;&quot;</span>;</div>
<div class="line"><span class="lineno">  627</span>            <span class="keywordflow">if</span> (edges.first != edges.second) {</div>
<div class="line"><span class="lineno">  628</span>                <a class="code hl_typedef" href="classProGe_1_1VHDLNetlistWriter.html#a0d49d3e74ed400e528a04f7e8195403c">edge_descriptor</a> edgeDescriptor = *edges.first;</div>
<div class="line"><span class="lineno">  629</span>                <a class="code hl_typedef" href="classProGe_1_1VHDLNetlistWriter.html#a4e93b13dc37abf97f8f90c348cbaefa4">vertex_descriptor</a> dstVertex =</div>
<div class="line"><span class="lineno">  630</span>                    boost::target(edgeDescriptor, block.netlist());</div>
<div class="line"><span class="lineno">  631</span>                <span class="keyword">const</span> NetlistPort* dstPort = block.netlist()[dstVertex];</div>
<div class="line"><span class="lineno">  632</span>                PortConnectionProperty <span class="keyword">property</span> =</div>
<div class="line"><span class="lineno">  633</span>                    block.netlist()[edgeDescriptor];</div>
<div class="line"><span class="lineno">  634</span> </div>
<div class="line"><span class="lineno">  635</span>                <span class="keywordflow">if</span> (&amp;dstPort-&gt;parentBlock() == &amp;block) {</div>
<div class="line"><span class="lineno">  636</span>                    <span class="keywordflow">if</span> (port.dataType() != dstPort-&gt;dataType()) {</div>
<div class="line"><span class="lineno">  637</span>                        <span class="keywordtype">int</span> index = 0;</div>
<div class="line"><span class="lineno">  638</span>                        <span class="keywordflow">if</span> (!property.fullyConnected() &amp;&amp;</div>
<div class="line"><span class="lineno">  639</span>                            dstPort-&gt;dataType() == <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93ada3757209f1d7064865ec0865b4f96f8">BIT_VECTOR</a> &amp;&amp;</div>
<div class="line"><span class="lineno">  640</span>                            port.dataType() == <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">BIT</a>) {</div>
<div class="line"><span class="lineno">  641</span>                            index = <span class="keyword">property</span>.port2FirstBit();</div>
<div class="line"><span class="lineno">  642</span>                        }</div>
<div class="line"><span class="lineno">  643</span> </div>
<div class="line"><span class="lineno">  644</span>                        <span class="keywordflow">if</span> (port.dataType() == <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">BIT</a>) {</div>
<div class="line"><span class="lineno">  645</span>                            <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a>(dstPort-&gt;dataType() == <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93ada3757209f1d7064865ec0865b4f96f8">BIT_VECTOR</a>);</div>
<div class="line"><span class="lineno">  646</span>                            dstConn = dstPort-&gt;name() + <span class="stringliteral">&quot;(&quot;</span> +</div>
<div class="line"><span class="lineno">  647</span>                                      <a class="code hl_function" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a>(index) + <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><span class="lineno">  648</span>                        } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  649</span>                            <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a>(dstPort-&gt;dataType() == <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">BIT</a>);</div>
<div class="line"><span class="lineno">  650</span>                            <span class="keywordflow">if</span> (port.widthFormula() == <span class="stringliteral">&quot;1&quot;</span>) {</div>
<div class="line"><span class="lineno">  651</span>                                srcConn += <span class="stringliteral">&quot;(0)&quot;</span>;</div>
<div class="line"><span class="lineno">  652</span>                                dstConn = dstPort-&gt;name();</div>
<div class="line"><span class="lineno">  653</span>                            } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  654</span>                                dstConn = <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285">portSignalName</a>(port);</div>
<div class="line"><span class="lineno">  655</span>                            }</div>
<div class="line"><span class="lineno">  656</span>                        }</div>
<div class="line"><span class="lineno">  657</span>                    } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  658</span>                        <span class="keywordflow">if</span> ((!property.fullyConnected() ||</div>
<div class="line"><span class="lineno">  659</span>                             dstPort-&gt;direction() == <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869fad684bc05ffd2df5591d3991b27401675">OUT</a>) &amp;&amp;</div>
<div class="line"><span class="lineno">  660</span>                            boost::out_degree(</div>
<div class="line"><span class="lineno">  661</span>                                vertexDescriptor, block.netlist()) &gt; 1) {</div>
<div class="line"><span class="lineno">  662</span>                            dstConn = <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285">portSignalName</a>(port);</div>
<div class="line"><span class="lineno">  663</span>                        } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  664</span>                            dstConn = dstPort-&gt;name();</div>
<div class="line"><span class="lineno">  665</span>                        }</div>
<div class="line"><span class="lineno">  666</span>                    }</div>
<div class="line"><span class="lineno">  667</span>                } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  668</span>                    dstConn = <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285">portSignalName</a>(port);</div>
<div class="line"><span class="lineno">  669</span>                }</div>
<div class="line"><span class="lineno">  670</span>            } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  671</span>                dstConn = <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285">portSignalName</a>(port);</div>
<div class="line"><span class="lineno">  672</span>            }</div>
<div class="line"><span class="lineno">  673</span>            stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(3) &lt;&lt; srcConn &lt;&lt; <span class="stringliteral">&quot; =&gt; &quot;</span> &lt;&lt; dstConn;</div>
<div class="line"><span class="lineno">  674</span>            <span class="keywordflow">if</span> (i+1 &lt; component.portCount()) {</div>
<div class="line"><span class="lineno">  675</span>                stream &lt;&lt; <span class="stringliteral">&quot;,&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  676</span>            }</div>
<div class="line"><span class="lineno">  677</span>        }</div>
<div class="line"><span class="lineno">  678</span>        stream &lt;&lt; <span class="stringliteral">&quot;);&quot;</span> &lt;&lt; endl &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  679</span>    }</div>
<div class="line"><span class="lineno">  680</span>}</div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_a0d49d3e74ed400e528a04f7e8195403c"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#a0d49d3e74ed400e528a04f7e8195403c">ProGe::VHDLNetlistWriter::edge_descriptor</a></div><div class="ttdeci">boost::graph_traits&lt; Netlist &gt;::edge_descriptor edge_descriptor</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8hh_source.html#l00074">VHDLNetlistWriter.hh:74</a></div></div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_a4e93b13dc37abf97f8f90c348cbaefa4"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#a4e93b13dc37abf97f8f90c348cbaefa4">ProGe::VHDLNetlistWriter::vertex_descriptor</a></div><div class="ttdeci">boost::graph_traits&lt; Netlist &gt;::vertex_descriptor vertex_descriptor</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8hh_source.html#l00072">VHDLNetlistWriter.hh:72</a></div></div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_abb370858d1e5d4ec81ab703aafdd2de6"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#abb370858d1e5d4ec81ab703aafdd2de6">ProGe::VHDLNetlistWriter::genericMapStringValue</a></div><div class="ttdeci">TCEString genericMapStringValue(const TCEString &amp;generic) const</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8cc_source.html#l00829">VHDLNetlistWriter.cc:829</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="Application_8hh_source.html#l00086">assert</a>, <a class="el" href="ProGeTypes_8hh_source.html#l00047">ProGe::BIT</a>, <a class="el" href="ProGeTypes_8hh_source.html#l00048">ProGe::BIT_VECTOR</a>, <a class="el" href="NetlistPort_8cc_source.html#l00362">ProGe::NetlistPort::dataType()</a>, <a class="el" href="Netlist_8cc_source.html#l00325">ProGe::Netlist::descriptor()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00373">ProGe::NetlistPort::direction()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00829">genericMapStringValue()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00739">indentation()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00135">ProGe::BaseNetlistBlock::instanceName()</a>, <a class="el" href="BaseNetlistBlock_8hh_source.html#l00112">ProGe::BaseNetlistBlock::isVirtual()</a>, <a class="el" href="TCEString_8cc_source.html#l00078">TCEString::lower()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00140">ProGe::BaseNetlistBlock::moduleName()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00283">ProGe::NetlistPort::name()</a>, <a class="el" href="Parameter_8cc_source.html#l00133">ProGe::Parameter::name()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00348">ProGe::BaseNetlistBlock::netlist()</a>, <a class="el" href="ProGeTypes_8hh_source.html#l00054">ProGe::OUT</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00059">PARAM_STRING</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00198">ProGe::BaseNetlistBlock::parameter()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00231">ProGe::BaseNetlistBlock::parameterCount()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00400">ProGe::NetlistPort::parentBlock()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00253">ProGe::BaseNetlistBlock::port()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00248">ProGe::BaseNetlistBlock::portCount()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00769">portSignalName()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00155">ProGe::BaseNetlistBlock::subBlock()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00150">ProGe::BaseNetlistBlock::subBlockCount()</a>, <a class="el" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString()</a>, <a class="el" href="Parameter_8cc_source.html#l00138">ProGe::Parameter::type()</a>, <a class="el" href="Parameter_8cc_source.html#l00143">ProGe::Parameter::value()</a>, and <a class="el" href="NetlistPort_8cc_source.html#l00316">ProGe::NetlistPort::widthFormula()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00141">writeBlock()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VHDLNetlistWriter_a826bbf4450ba636a6e5391b2429030f9_cgraph.gif" border="0" usemap="#aclassProGe_1_1VHDLNetlistWriter_a826bbf4450ba636a6e5391b2429030f9_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VHDLNetlistWriter_a826bbf4450ba636a6e5391b2429030f9_cgraph" id="aclassProGe_1_1VHDLNetlistWriter_a826bbf4450ba636a6e5391b2429030f9_cgraph">
<area shape="rect" title=" " alt="" coords="5,729,193,769"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a4b890f46510966ba58b20f16f8c83a07" title=" " alt="" coords="503,762,642,802"/>
<area shape="poly" title=" " alt="" coords="194,753,490,774,490,779,193,758"/>
<area shape="rect" href="classProGe_1_1Netlist.html#a49739e02e077a8867e110b9a735efd5f" title=" " alt="" coords="243,52,428,77"/>
<area shape="poly" title=" " alt="" coords="100,728,112,599,138,407,157,307,180,215,207,140,223,110,239,88,245,83,248,87,243,92,227,113,212,142,185,217,162,308,143,408,117,600,105,729"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a96a7058e09048988e0357f062275cc14" title=" " alt="" coords="266,166,405,206"/>
<area shape="poly" title=" " alt="" coords="101,728,117,622,147,469,167,390,189,317,213,257,239,216,252,205,256,209,243,220,218,260,194,319,172,391,153,470,123,623,106,729"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#abb370858d1e5d4ec81ab703aafdd2de6" title=" " alt="" coords="241,102,429,142"/>
<area shape="poly" title=" " alt="" coords="100,728,115,611,143,439,162,349,185,267,210,199,224,173,239,152,243,149,246,153,243,156,229,175,215,201,190,269,168,351,149,440,120,612,105,729"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7" title=" " alt="" coords="241,230,429,270"/>
<area shape="poly" title=" " alt="" coords="98,728,103,647,110,591,122,528,139,463,164,398,197,336,239,282,245,276,249,280,243,285,201,339,169,400,144,464,127,529,115,592,108,648,103,728"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a846c4d66dbddd831907774ef6de048aa" title=" " alt="" coords="483,651,663,691"/>
<area shape="poly" title=" " alt="" coords="136,726,185,703,241,685,299,674,358,668,469,664,469,670,359,673,300,679,242,690,187,708,138,731"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a3b9435aa78c4b17a01c608a8a1e75086" title=" " alt="" coords="245,395,425,435"/>
<area shape="poly" title=" " alt="" coords="102,728,117,674,144,601,184,522,210,485,240,452,255,440,258,444,243,456,214,488,188,525,148,603,122,676,108,729"/>
<area shape="rect" href="classTCEString.html#a1bd22cedb80f18c21b625a2f31886dec" title=" " alt="" coords="271,295,399,320"/>
<area shape="poly" title=" " alt="" coords="99,728,107,655,128,551,146,494,170,438,201,385,239,337,258,324,261,328,243,341,205,388,175,440,151,496,133,553,112,656,104,729"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a9d0bed1868419a14e4a53f1a9af54e92" title=" " alt="" coords="483,374,663,414"/>
<area shape="poly" title=" " alt="" coords="98,728,105,659,112,612,125,562,143,511,167,462,199,417,240,381,271,364,304,353,339,348,374,346,443,353,504,367,503,373,442,359,374,352,339,353,305,359,273,369,243,386,203,421,172,464,148,513,130,564,118,613,110,660,104,729"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aa3e84f088411ac57fc633efc82b36195" title=" " alt="" coords="503,837,642,877"/>
<area shape="poly" title=" " alt="" coords="189,766,491,835,489,841,187,771"/>
<area shape="rect" href="classProGe_1_1Parameter.html#ae144dcdce1810ec52e81c2cc2feefd6d" title=" " alt="" coords="482,468,663,493"/>
<area shape="poly" title=" " alt="" coords="102,728,117,678,143,614,161,580,183,548,209,519,240,496,271,480,304,468,373,457,441,457,500,463,500,468,440,462,374,462,305,474,273,485,243,500,213,523,187,551,166,583,148,616,122,680,108,729"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea" title=" " alt="" coords="245,699,425,739"/>
<area shape="poly" title=" " alt="" coords="193,734,231,730,232,735,194,740"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a2e66e169fbf8ff09d3969b1b6aea5529" title=" " alt="" coords="245,534,425,574"/>
<area shape="poly" title=" " alt="" coords="112,727,164,661,200,624,240,590,261,578,264,582,243,595,203,628,168,665,117,730"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a15e6a17c2bcb45f82d1927e9ce4bf948" title=" " alt="" coords="483,587,663,627"/>
<area shape="poly" title=" " alt="" coords="123,726,175,689,207,671,240,656,298,637,357,624,469,609,470,615,358,629,299,642,242,660,209,676,178,694,126,731"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a68c5096d30a6af871dc526609c25dd77" title=" " alt="" coords="503,922,642,962"/>
<area shape="poly" title=" " alt="" coords="135,766,185,795,242,824,373,875,491,915,490,920,371,880,240,828,182,800,132,771"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a81c26b173c5f09d0894bd5db879158ac" title=" " alt="" coords="245,915,425,955"/>
<area shape="poly" title=" " alt="" coords="117,767,169,829,204,864,243,894,264,907,261,911,240,899,201,868,165,832,113,771"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a8bd36ebe0495cf3f7824df1b793b0da8" title=" " alt="" coords="245,979,425,1019"/>
<area shape="poly" title=" " alt="" coords="111,768,129,809,157,862,195,917,218,943,243,965,250,970,247,974,240,969,214,947,191,921,153,865,124,811,106,770"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285" title=" " alt="" coords="241,1043,429,1083"/>
<area shape="poly" title=" " alt="" coords="108,768,122,820,149,891,188,965,214,999,243,1029,249,1034,245,1038,240,1033,210,1003,184,968,144,893,117,822,103,770"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a072c040a06718d0b7e5ed94f40987850" title=" " alt="" coords="245,1107,425,1147"/>
<area shape="poly" title=" " alt="" coords="106,768,117,831,140,918,159,965,181,1012,209,1055,243,1093,248,1097,244,1101,239,1097,205,1058,177,1014,154,967,135,920,111,832,100,769"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a2420932d88a7ee19a332902729371e8c" title=" " alt="" coords="245,1171,425,1211"/>
<area shape="poly" title=" " alt="" coords="104,769,112,841,133,945,151,1002,174,1058,205,1111,243,1157,248,1161,244,1165,239,1161,201,1114,170,1061,146,1004,128,947,106,842,99,769"/>
<area shape="rect" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b" title=" " alt="" coords="258,1236,413,1261"/>
<area shape="poly" title=" " alt="" coords="103,769,106,852,112,910,123,974,140,1040,165,1106,199,1168,243,1221,249,1227,246,1231,239,1225,195,1171,160,1108,135,1042,118,975,107,910,101,852,98,769"/>
<area shape="rect" href="classProGe_1_1Parameter.html#abd4e3df4f23fedeaca5be359675d3866" title=" " alt="" coords="249,1285,422,1311"/>
<area shape="poly" title=" " alt="" coords="106,769,122,874,151,1026,171,1104,192,1175,217,1233,243,1272,247,1276,243,1280,239,1276,212,1236,187,1177,165,1105,146,1027,117,875,101,769"/>
<area shape="rect" href="classProGe_1_1Parameter.html#a587df2f68a2c9175d50f90d4d7409957" title=" " alt="" coords="245,1335,425,1360"/>
<area shape="poly" title=" " alt="" coords="105,769,120,883,148,1049,167,1136,190,1214,215,1279,229,1303,243,1322,247,1325,243,1329,239,1325,224,1306,210,1281,184,1216,162,1137,143,1050,115,883,100,769"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a33e19136c2387555b25a865c0ac47358" title=" " alt="" coords="266,1385,405,1425"/>
<area shape="poly" title=" " alt="" coords="105,769,119,891,147,1072,166,1166,188,1252,214,1323,228,1350,243,1371,256,1381,252,1385,239,1374,224,1353,209,1325,183,1253,161,1167,142,1073,114,892,100,769"/>
<area shape="rect" href="classMapTools.html#aa23ba88b524d1d01cd1a5c8472e2a0d2" title=" " alt="" coords="487,5,658,31"/>
<area shape="poly" title=" " alt="" coords="400,49,494,31,495,36,401,55"/>
<area shape="rect" href="classMapTools.html#a5a1ca012e57d4b7d8d454d60f083e747" title=" " alt="" coords="487,55,658,80"/>
<area shape="poly" title=" " alt="" coords="428,63,473,64,473,69,428,68"/>
<area shape="rect" href="classTCEString.html#a78ff153f46a41bc14db5e07457898598" title=" " alt="" coords="496,108,649,133"/>
<area shape="poly" title=" " alt="" coords="429,119,482,119,482,124,429,124"/>
<area shape="rect" href="classTCEString.html#a433f407fac231cd68ffc89c520cebca8" title=" " alt="" coords="493,157,652,183"/>
<area shape="poly" title=" " alt="" coords="430,138,496,152,495,157,429,144"/>
<area shape="rect" href="classStringTools.html#a9f28a066b5e6fedaa2c1eed6efc51198" title=" " alt="" coords="501,237,644,263"/>
<area shape="poly" title=" " alt="" coords="429,247,488,247,488,253,429,253"/>
<area shape="poly" title=" " alt="" coords="534,239,526,229,530,219,546,213,573,211,606,215,619,224,615,228,604,219,573,216,547,218,534,223,531,228,538,235"/>
<area shape="rect" href="classStringTools.html#a6d75f1d06967a1e242e173d3a14e6ac0" title=" " alt="" coords="477,295,668,320"/>
<area shape="poly" title=" " alt="" coords="400,305,463,305,463,310,400,310"/>
<area shape="poly" title=" " alt="" coords="367,572,418,604,478,637,495,644,493,649,476,642,415,609,364,577"/>
<area shape="poly" title=" " alt="" coords="364,532,476,454,528,420,531,424,479,459,367,536"/>
<area shape="poly" title=" " alt="" coords="400,531,517,495,519,500,402,537"/>
<area shape="poly" title=" " alt="" coords="292,534,289,524,296,515,312,509,335,507,363,510,378,517,375,522,361,515,335,513,313,515,299,519,294,525,297,533"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#aa89e84d065712d388751749e4156ae02" title=" " alt="" coords="483,523,663,563"/>
<area shape="poly" title=" " alt="" coords="425,547,469,545,469,551,426,553"/>
<area shape="poly" title=" " alt="" coords="425,571,471,582,469,587,424,577"/>
<area shape="poly" title=" " alt="" coords="414,1041,427,1030,445,1004,452,979,454,954,452,929,450,904,451,877,458,851,475,823,492,807,496,811,479,826,463,853,456,878,455,904,457,929,459,954,458,980,449,1006,431,1033,417,1045"/>
<area shape="poly" title=" " alt="" coords="414,1041,427,1030,450,995,460,962,461,929,458,896,453,862,452,827,458,789,475,749,497,720,524,697,528,701,501,724,480,751,463,790,457,827,459,862,463,895,467,929,465,962,455,997,431,1033,418,1045"/>
<area shape="poly" title=" " alt="" coords="412,1041,428,1029,440,1015,447,1001,452,972,457,941,464,925,475,908,508,881,512,886,479,912,468,927,462,943,457,973,452,1002,444,1018,431,1033,415,1045"/>
<area shape="poly" title=" " alt="" coords="405,1041,428,1029,442,1017,451,1005,461,993,476,980,500,966,503,970,479,984,465,997,456,1009,446,1021,431,1034,408,1046"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a2f585d51649568c1aa541c1814624fae" title=" " alt="" coords="503,1107,642,1147"/>
<area shape="poly" title=" " alt="" coords="411,1081,491,1103,490,1108,410,1086"/>
<area shape="rect" href="classProGe_1_1StaticSignal.html#a771306ecbda19e7a35602b6c825ca28a" title=" " alt="" coords="490,993,655,1019"/>
<area shape="poly" title=" " alt="" coords="418,1041,505,1019,507,1025,419,1046"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#ae7d46d816c1ea9fc6e5e9b36b205ac56" title=" " alt="" coords="503,1043,642,1083"/>
<area shape="poly" title=" " alt="" coords="429,1061,489,1061,489,1066,429,1066"/>
</map>
</div>

</div>
</div>
<a id="ac5f5ec11507bf73ef628c30099116180" name="ac5f5ec11507bf73ef628c30099116180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f5ec11507bf73ef628c30099116180">&#9670;&#160;</a></span>writeSignalAssignments()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ProGe::VHDLNetlistWriter::writeSignalAssignments </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>block</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::ofstream &amp;&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Writes the signal assignments of the given block to the given stream.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">block</td><td>The netlist block. </td></tr>
    <tr><td class="paramname">stream</td><td>The stream. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00368">368</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  369</span>                                                              {</div>
<div class="line"><span class="lineno">  370</span>    set&lt;const BaseNetlistBlock*, NetlistBlockNameComparator&gt; subBlocks;</div>
<div class="line"><span class="lineno">  371</span>    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; block.subBlockCount(); i++) {</div>
<div class="line"><span class="lineno">  372</span>        subBlocks.insert(&amp;block.subBlock(i));</div>
<div class="line"><span class="lineno">  373</span>    }</div>
<div class="line"><span class="lineno">  374</span> </div>
<div class="line"><span class="lineno">  375</span>    <span class="keyword">typedef</span> std::vector&lt;edge_descriptor&gt; EdgeTable;</div>
<div class="line"><span class="lineno">  376</span>    EdgeTable handledEdges;</div>
<div class="line"><span class="lineno">  377</span> </div>
<div class="line"><span class="lineno">  378</span>    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; block.subBlockCount(); i++) {</div>
<div class="line"><span class="lineno">  379</span>        <span class="keyword">const</span> BaseNetlistBlock&amp; subBlock = block.subBlock(i);</div>
<div class="line"><span class="lineno">  380</span>        <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; subBlock.portCount(); i++) {</div>
<div class="line"><span class="lineno">  381</span>            <span class="keyword">const</span> NetlistPort&amp; port = subBlock.port(i);</div>
<div class="line"><span class="lineno">  382</span>            <span class="keywordtype">size_t</span> vertexDescriptor = block.netlist().descriptor(port);</div>
<div class="line"><span class="lineno">  383</span>            std::pair&lt;out_edge_iterator, out_edge_iterator&gt; edges =</div>
<div class="line"><span class="lineno">  384</span>                boost::out_edges(vertexDescriptor, block.netlist());</div>
<div class="line"><span class="lineno">  385</span> </div>
<div class="line"><span class="lineno">  386</span>            <span class="keywordflow">while</span> (edges.first != edges.second) {</div>
<div class="line"><span class="lineno">  387</span>                <a class="code hl_typedef" href="classProGe_1_1VHDLNetlistWriter.html#a0d49d3e74ed400e528a04f7e8195403c">edge_descriptor</a> edgeDescriptor = *edges.first;</div>
<div class="line"><span class="lineno">  388</span>                edges.first++;</div>
<div class="line"><span class="lineno">  389</span>                <span class="keywordflow">if</span> (!<a class="code hl_function" href="classContainerTools.html#ad15d5d2985898719095ac28109586da2">ContainerTools::containsValue</a>(</div>
<div class="line"><span class="lineno">  390</span>                        handledEdges, edgeDescriptor)) {</div>
<div class="line"><span class="lineno">  391</span>                    <a class="code hl_typedef" href="classProGe_1_1VHDLNetlistWriter.html#a4e93b13dc37abf97f8f90c348cbaefa4">vertex_descriptor</a> srcVertex =</div>
<div class="line"><span class="lineno">  392</span>                        boost::source(edgeDescriptor, block.netlist());</div>
<div class="line"><span class="lineno">  393</span>                    <a class="code hl_typedef" href="classProGe_1_1VHDLNetlistWriter.html#a4e93b13dc37abf97f8f90c348cbaefa4">vertex_descriptor</a> dstVertex =</div>
<div class="line"><span class="lineno">  394</span>                        boost::target(edgeDescriptor, block.netlist());</div>
<div class="line"><span class="lineno">  395</span>                    NetlistPort* srcPort = block.netlist()[srcVertex];</div>
<div class="line"><span class="lineno">  396</span>                    NetlistPort* dstPort = block.netlist()[dstVertex];</div>
<div class="line"><span class="lineno">  397</span> </div>
<div class="line"><span class="lineno">  398</span>                    <span class="keywordflow">if</span> (&amp;dstPort-&gt;parentBlock() == &amp;block) {</div>
<div class="line"><span class="lineno">  399</span>                        <span class="keywordflow">if</span> (boost::out_degree(</div>
<div class="line"><span class="lineno">  400</span>                                vertexDescriptor, block.netlist()) &gt; 1) {</div>
<div class="line"><span class="lineno">  401</span>                            <span class="comment">// Handle the rare case of multiple outputs</span></div>
<div class="line"><span class="lineno">  402</span>                            <span class="comment">// through a wire signal. This isn&#39;t done normally</span></div>
<div class="line"><span class="lineno">  403</span>                            <span class="comment">// because there would be an ugly wire signal for</span></div>
<div class="line"><span class="lineno">  404</span>                            <span class="comment">// every clk, rstx, etc.</span></div>
<div class="line"><span class="lineno">  405</span>                            <span class="keywordflow">if</span> (dstPort-&gt;direction() == <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869fad684bc05ffd2df5591d3991b27401675">OUT</a> ||</div>
<div class="line"><span class="lineno">  406</span>                                srcPort-&gt;dataType() != dstPort-&gt;dataType()) {</div>
<div class="line"><span class="lineno">  407</span>                                <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#ad2c3dcb7c5481e2903b95e8d085d5bf5">writeConnection</a>(</div>
<div class="line"><span class="lineno">  408</span>                                    block, stream, edgeDescriptor, srcPort,</div>
<div class="line"><span class="lineno">  409</span>                                    dstPort);</div>
<div class="line"><span class="lineno">  410</span>                            }</div>
<div class="line"><span class="lineno">  411</span>                        }</div>
<div class="line"><span class="lineno">  412</span>                        <span class="keywordflow">continue</span>;</div>
<div class="line"><span class="lineno">  413</span>                    }</div>
<div class="line"><span class="lineno">  414</span> </div>
<div class="line"><span class="lineno">  415</span>                    <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a>(srcPort == &amp;port);</div>
<div class="line"><span class="lineno">  416</span>                    <span class="keywordflow">if</span> (<a class="code hl_function" href="classAssocTools.html#a80d4271773d7ce27cad54ecc1eceff1d">AssocTools::containsKey</a>(</div>
<div class="line"><span class="lineno">  417</span>                            subBlocks, &amp;srcPort-&gt;parentBlock()) &amp;&amp;</div>
<div class="line"><span class="lineno">  418</span>                        <a class="code hl_function" href="classAssocTools.html#a80d4271773d7ce27cad54ecc1eceff1d">AssocTools::containsKey</a>(</div>
<div class="line"><span class="lineno">  419</span>                            subBlocks, &amp;dstPort-&gt;parentBlock())) {</div>
<div class="line"><span class="lineno">  420</span>                        handledEdges.push_back(edgeDescriptor);</div>
<div class="line"><span class="lineno">  421</span>                        <span class="comment">// add the opposite edge too</span></div>
<div class="line"><span class="lineno">  422</span>                        std::pair&lt;edge_descriptor, bool&gt; opposite =</div>
<div class="line"><span class="lineno">  423</span>                            boost::edge(</div>
<div class="line"><span class="lineno">  424</span>                                dstVertex, srcVertex, block.netlist());</div>
<div class="line"><span class="lineno">  425</span>                        <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a>(opposite.second);</div>
<div class="line"><span class="lineno">  426</span>                        <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a>(opposite.first != edgeDescriptor);</div>
<div class="line"><span class="lineno">  427</span>                        handledEdges.push_back(opposite.first);</div>
<div class="line"><span class="lineno">  428</span> </div>
<div class="line"><span class="lineno">  429</span>                        <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#ad2c3dcb7c5481e2903b95e8d085d5bf5">writeConnection</a>(</div>
<div class="line"><span class="lineno">  430</span>                            block, stream, edgeDescriptor, srcPort, dstPort);</div>
<div class="line"><span class="lineno">  431</span>                    }</div>
<div class="line"><span class="lineno">  432</span>                }</div>
<div class="line"><span class="lineno">  433</span>            }</div>
<div class="line"><span class="lineno">  434</span>        }</div>
<div class="line"><span class="lineno">  435</span>    }</div>
<div class="line"><span class="lineno">  436</span> </div>
<div class="line"><span class="lineno">  437</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="classProGe_1_1VHDLNetlistWriter.html#a44c34cc9df1e79c6a24962ed0ed38d78">groundWidth_</a> &gt; 0) {</div>
<div class="line"><span class="lineno">  438</span>        stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(1) &lt;&lt; <a class="code hl_variable" href="VerilogNetlistWriter_8cc.html#a195e1b25f33a80f65e1199803128f474">GROUND_SIGNAL</a> &lt;&lt; <span class="stringliteral">&quot; &lt;= (others =&gt; &#39;0&#39;);&quot;</span></div>
<div class="line"><span class="lineno">  439</span>               &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  440</span>    }</div>
<div class="line"><span class="lineno">  441</span>}</div>
<div class="ttc" id="aVerilogNetlistWriter_8cc_html_a195e1b25f33a80f65e1199803128f474"><div class="ttname"><a href="VerilogNetlistWriter_8cc.html#a195e1b25f33a80f65e1199803128f474">GROUND_SIGNAL</a></div><div class="ttdeci">const std::string GROUND_SIGNAL</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00058">VerilogNetlistWriter.cc:58</a></div></div>
<div class="ttc" id="aclassContainerTools_html_ad15d5d2985898719095ac28109586da2"><div class="ttname"><a href="classContainerTools.html#ad15d5d2985898719095ac28109586da2">ContainerTools::containsValue</a></div><div class="ttdeci">static bool containsValue(const ContainerType &amp;aContainer, const ElementType &amp;aKey)</div></div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_ad2c3dcb7c5481e2903b95e8d085d5bf5"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#ad2c3dcb7c5481e2903b95e8d085d5bf5">ProGe::VHDLNetlistWriter::writeConnection</a></div><div class="ttdeci">void writeConnection(const BaseNetlistBlock &amp;block, std::ofstream &amp;stream, edge_descriptor edgeDescriptor, NetlistPort *srcPort, NetlistPort *dstPort) const</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8cc_source.html#l00444">VHDLNetlistWriter.cc:444</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="Application_8hh_source.html#l00086">assert</a>, <a class="el" href="classAssocTools.html#a80d4271773d7ce27cad54ecc1eceff1d">AssocTools::containsKey()</a>, <a class="el" href="classContainerTools.html#ad15d5d2985898719095ac28109586da2">ContainerTools::containsValue()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00362">ProGe::NetlistPort::dataType()</a>, <a class="el" href="Netlist_8cc_source.html#l00325">ProGe::Netlist::descriptor()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00373">ProGe::NetlistPort::direction()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00058">GROUND_SIGNAL</a>, <a class="el" href="VHDLNetlistWriter_8hh_source.html#l00122">groundWidth_</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00739">indentation()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00348">ProGe::BaseNetlistBlock::netlist()</a>, <a class="el" href="ProGeTypes_8hh_source.html#l00054">ProGe::OUT</a>, <a class="el" href="NetlistPort_8cc_source.html#l00400">ProGe::NetlistPort::parentBlock()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00253">ProGe::BaseNetlistBlock::port()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00248">ProGe::BaseNetlistBlock::portCount()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00155">ProGe::BaseNetlistBlock::subBlock()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00150">ProGe::BaseNetlistBlock::subBlockCount()</a>, and <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00444">writeConnection()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00141">writeBlock()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VHDLNetlistWriter_ac5f5ec11507bf73ef628c30099116180_cgraph.gif" border="0" usemap="#aclassProGe_1_1VHDLNetlistWriter_ac5f5ec11507bf73ef628c30099116180_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VHDLNetlistWriter_ac5f5ec11507bf73ef628c30099116180_cgraph" id="aclassProGe_1_1VHDLNetlistWriter_ac5f5ec11507bf73ef628c30099116180_cgraph">
<area shape="rect" title=" " alt="" coords="5,679,193,719"/>
<area shape="rect" href="classAssocTools.html#a80d4271773d7ce27cad54ecc1eceff1d" title=" " alt="" coords="245,5,425,31"/>
<area shape="poly" title=" " alt="" coords="100,679,112,551,138,359,157,260,180,168,207,93,223,64,239,42,245,36,248,40,243,45,227,67,212,95,185,170,162,261,143,360,117,551,105,679"/>
<area shape="rect" href="classContainerTools.html#ad15d5d2985898719095ac28109586da2" title=" " alt="" coords="245,55,426,95"/>
<area shape="poly" title=" " alt="" coords="100,679,116,564,145,395,165,307,187,226,212,159,239,112,251,101,255,105,243,116,216,161,192,228,170,308,151,396,121,564,106,679"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a4b890f46510966ba58b20f16f8c83a07" title=" " alt="" coords="949,318,1088,358"/>
<area shape="poly" title=" " alt="" coords="100,679,109,607,132,503,150,445,174,387,203,332,239,282,293,228,344,195,402,174,477,155,597,124,648,112,696,104,743,104,792,111,844,128,903,156,942,186,972,226,994,267,1009,304,1005,306,990,269,968,228,938,190,900,160,842,133,790,116,743,109,696,110,649,117,598,129,478,161,403,180,346,200,296,232,243,285,208,335,178,389,155,447,137,504,114,608,105,679"/>
<area shape="rect" href="classProGe_1_1Netlist.html#a49739e02e077a8867e110b9a735efd5f" title=" " alt="" coords="243,791,428,816"/>
<area shape="poly" title=" " alt="" coords="138,717,242,769,281,784,279,789,240,774,135,722"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a96a7058e09048988e0357f062275cc14" title=" " alt="" coords="502,234,641,274"/>
<area shape="poly" title=" " alt="" coords="105,678,124,632,153,571,192,505,239,443,302,387,371,341,440,304,502,277,504,282,443,309,374,346,305,392,243,446,196,508,157,574,129,634,110,680"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7" title=" " alt="" coords="477,170,665,210"/>
<area shape="poly" title=" " alt="" coords="102,679,116,619,142,536,183,445,209,401,239,360,266,333,295,309,359,267,425,235,485,212,487,217,427,240,362,272,298,313,269,337,243,364,213,403,187,447,147,538,121,621,107,680"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea" title=" " alt="" coords="481,679,661,719"/>
<area shape="poly" title=" " alt="" coords="193,697,468,697,468,702,193,702"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a68c5096d30a6af871dc526609c25dd77" title=" " alt="" coords="949,622,1088,662"/>
<area shape="poly" title=" " alt="" coords="194,712,291,724,410,734,537,737,665,729,740,717,815,700,944,664,945,669,816,705,741,722,666,734,538,742,409,739,291,729,193,717"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a81c26b173c5f09d0894bd5db879158ac" title=" " alt="" coords="245,841,425,881"/>
<area shape="poly" title=" " alt="" coords="120,718,172,771,206,801,243,826,254,833,252,837,240,831,202,805,168,775,116,721"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a8bd36ebe0495cf3f7824df1b793b0da8" title=" " alt="" coords="245,905,425,945"/>
<area shape="poly" title=" " alt="" coords="112,718,132,755,161,801,198,849,243,891,251,896,248,900,240,895,194,853,156,804,127,758,108,721"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a072c040a06718d0b7e5ed94f40987850" title=" " alt="" coords="245,969,425,1009"/>
<area shape="poly" title=" " alt="" coords="109,719,125,767,152,830,191,897,215,928,243,955,249,959,246,964,240,959,212,931,187,900,147,832,120,769,104,720"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a2420932d88a7ee19a332902729371e8c" title=" " alt="" coords="245,1033,425,1073"/>
<area shape="poly" title=" " alt="" coords="106,719,119,777,144,858,162,901,184,944,211,984,243,1019,248,1023,245,1027,239,1023,207,987,180,947,157,903,139,860,114,779,101,720"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#ad2c3dcb7c5481e2903b95e8d085d5bf5" title=" " alt="" coords="241,457,429,497"/>
<area shape="poly" title=" " alt="" coords="120,677,301,505,304,509,124,681"/>
<area shape="rect" href="classMapTools.html#aa23ba88b524d1d01cd1a5c8472e2a0d2" title=" " alt="" coords="486,795,657,820"/>
<area shape="poly" title=" " alt="" coords="428,802,473,803,473,808,428,808"/>
<area shape="rect" href="classMapTools.html#a5a1ca012e57d4b7d8d454d60f083e747" title=" " alt="" coords="486,844,657,869"/>
<area shape="poly" title=" " alt="" coords="393,814,502,838,501,844,392,819"/>
<area shape="rect" href="classStringTools.html#a9f28a066b5e6fedaa2c1eed6efc51198" title=" " alt="" coords="736,195,879,220"/>
<area shape="poly" title=" " alt="" coords="666,194,722,198,722,204,665,200"/>
<area shape="poly" title=" " alt="" coords="773,196,765,186,769,176,784,170,807,168,837,172,848,181,845,185,835,177,807,173,785,175,773,180,771,186,777,193"/>
<area shape="poly" title=" " alt="" coords="419,454,428,448,439,435,445,421,449,391,454,361,462,347,476,334,512,319,561,310,619,305,684,305,818,312,936,324,935,330,818,318,684,310,619,311,561,315,513,324,479,339,466,350,459,363,454,392,450,422,444,437,431,452,423,459"/>
<area shape="poly" title=" " alt="" coords="350,455,476,291,495,278,498,283,479,295,354,458"/>
<area shape="poly" title=" " alt="" coords="340,456,356,408,383,345,423,278,448,247,476,220,482,215,485,219,479,224,452,251,427,281,388,347,361,410,345,457"/>
<area shape="poly" title=" " alt="" coords="350,496,400,574,436,619,479,659,498,671,495,675,476,663,432,622,395,577,345,499"/>
<area shape="poly" title=" " alt="" coords="352,495,373,524,402,557,437,590,478,614,537,635,598,650,660,659,722,664,839,662,936,653,936,658,839,668,722,669,660,665,597,655,535,641,476,619,434,594,398,561,369,527,348,499"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aa3e84f088411ac57fc633efc82b36195" title=" " alt="" coords="949,479,1088,519"/>
<area shape="poly" title=" " alt="" coords="430,482,713,499,807,501,901,499,936,499,936,504,901,505,807,506,713,505,429,487"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285" title=" " alt="" coords="713,450,901,490"/>
<area shape="poly" title=" " alt="" coords="429,473,699,469,699,474,429,478"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a5da7d408af7b923efafb8cc6b0a419cb" title=" " alt="" coords="477,349,665,389"/>
<area shape="poly" title=" " alt="" coords="369,454,419,426,476,398,493,391,495,396,478,403,421,431,371,459"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a08e6e5128f44c8ee3a322561c7e505d4" title=" " alt="" coords="477,565,665,605"/>
<area shape="poly" title=" " alt="" coords="377,494,478,544,509,557,507,562,476,548,375,499"/>
<area shape="rect" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b" title=" " alt="" coords="494,413,649,439"/>
<area shape="poly" title=" " alt="" coords="428,454,498,439,499,444,429,459"/>
<area shape="poly" title=" " alt="" coords="839,448,973,363,975,368,842,452"/>
<area shape="poly" title=" " alt="" coords="835,488,984,611,980,615,831,492"/>
<area shape="poly" title=" " alt="" coords="902,480,936,485,935,491,901,486"/>
<area shape="poly" title=" " alt="" coords="665,360,936,341,936,346,666,365"/>
<area shape="poly" title=" " alt="" coords="635,386,666,398,757,441,755,446,664,403,633,391"/>
</map>
</div>

</div>
</div>
<a id="a52f92493f322b65aec9204ff4622f5a2" name="a52f92493f322b65aec9204ff4622f5a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52f92493f322b65aec9204ff4622f5a2">&#9670;&#160;</a></span>writeSignalDeclarations()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ProGe::VHDLNetlistWriter::writeSignalDeclarations </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>block</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::ofstream &amp;&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Writes the VHDL signal declarations to the given stream.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">block</td><td>The block of which the signals are written. </td></tr>
    <tr><td class="paramname">stream</td><td>The stream to write. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00300">300</a> of file <a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  301</span>                                                        {</div>
<div class="line"><span class="lineno">  302</span>    <span class="comment">// collect all the sub blocks to a set, lexicographical sort.</span></div>
<div class="line"><span class="lineno">  303</span>    <span class="keyword">typedef</span> std::set&lt;const BaseNetlistBlock*, NetlistBlockNameComparator&gt;</div>
<div class="line"><span class="lineno">  304</span>        BlockSet;</div>
<div class="line"><span class="lineno">  305</span>    BlockSet subBlocks;</div>
<div class="line"><span class="lineno">  306</span>    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; block.subBlockCount(); i++) {</div>
<div class="line"><span class="lineno">  307</span>        <span class="comment">// ports belonging to virtual blocks have static values, thus they are</span></div>
<div class="line"><span class="lineno">  308</span>        <span class="comment">// excluded</span></div>
<div class="line"><span class="lineno">  309</span>        <span class="keywordflow">if</span> (!block.subBlock(i).isVirtual()) {</div>
<div class="line"><span class="lineno">  310</span>            subBlocks.insert(&amp;block.subBlock(i));</div>
<div class="line"><span class="lineno">  311</span>        }</div>
<div class="line"><span class="lineno">  312</span>    }</div>
<div class="line"><span class="lineno">  313</span> </div>
<div class="line"><span class="lineno">  314</span>    <span class="comment">// create a signal for each port in the sub-blocks</span></div>
<div class="line"><span class="lineno">  315</span>    <span class="keywordflow">for</span> (BlockSet::const_iterator iter = subBlocks.begin();</div>
<div class="line"><span class="lineno">  316</span>         iter != subBlocks.end(); iter++) {</div>
<div class="line"><span class="lineno">  317</span>        <span class="keyword">const</span> BaseNetlistBlock* subBlock = *iter;</div>
<div class="line"><span class="lineno">  318</span> </div>
<div class="line"><span class="lineno">  319</span>        <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; subBlock-&gt;portCount(); i++) {</div>
<div class="line"><span class="lineno">  320</span>            <span class="keyword">const</span> NetlistPort&amp; port = subBlock-&gt;port(i);</div>
<div class="line"><span class="lineno">  321</span> </div>
<div class="line"><span class="lineno">  322</span>            <span class="keywordtype">size_t</span> vertexDescriptor = block.netlist().descriptor(port);</div>
<div class="line"><span class="lineno">  323</span>            std::pair&lt;out_edge_iterator, out_edge_iterator&gt; edges =</div>
<div class="line"><span class="lineno">  324</span>                boost::out_edges(vertexDescriptor, block.netlist());</div>
<div class="line"><span class="lineno">  325</span> </div>
<div class="line"><span class="lineno">  326</span>            <span class="keywordflow">if</span> (edges.first != edges.second) {</div>
<div class="line"><span class="lineno">  327</span>                <a class="code hl_typedef" href="classProGe_1_1VHDLNetlistWriter.html#a0d49d3e74ed400e528a04f7e8195403c">edge_descriptor</a> edgeDescriptor = *edges.first;</div>
<div class="line"><span class="lineno">  328</span>                <a class="code hl_typedef" href="classProGe_1_1VHDLNetlistWriter.html#a4e93b13dc37abf97f8f90c348cbaefa4">vertex_descriptor</a> dstVertex =</div>
<div class="line"><span class="lineno">  329</span>                    boost::target(edgeDescriptor, block.netlist());</div>
<div class="line"><span class="lineno">  330</span>                <span class="keyword">const</span> NetlistPort* dstPort = block.netlist()[dstVertex];</div>
<div class="line"><span class="lineno">  331</span> </div>
<div class="line"><span class="lineno">  332</span>                <span class="keywordflow">if</span> (&amp;dstPort-&gt;parentBlock() != &amp;block ||</div>
<div class="line"><span class="lineno">  333</span>                    boost::out_degree(vertexDescriptor, block.netlist()) &gt;</div>
<div class="line"><span class="lineno">  334</span>                        1) {</div>
<div class="line"><span class="lineno">  335</span>                    stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(1) &lt;&lt; <span class="stringliteral">&quot;signal &quot;</span></div>
<div class="line"><span class="lineno">  336</span>                           &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285">portSignalName</a>(port) &lt;&lt; <span class="stringliteral">&quot; : &quot;</span></div>
<div class="line"><span class="lineno">  337</span>                           &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a8b977ce470cb25cf43a91996241405b7">portSignalType</a>(port) &lt;&lt; <span class="stringliteral">&quot;;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  338</span>                }</div>
<div class="line"><span class="lineno">  339</span>            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!port.hasStaticValue()) {</div>
<div class="line"><span class="lineno">  340</span>                <span class="comment">// assume the port is connected to ground if is is</span></div>
<div class="line"><span class="lineno">  341</span>                <span class="comment">// unconnected in the netlist</span></div>
<div class="line"><span class="lineno">  342</span>                <span class="keywordflow">if</span> (port.realWidthAvailable()) {</div>
<div class="line"><span class="lineno">  343</span>                    <a class="code hl_variable" href="classProGe_1_1VHDLNetlistWriter.html#a44c34cc9df1e79c6a24962ed0ed38d78">groundWidth_</a> = </div>
<div class="line"><span class="lineno">  344</span>                        std::max(port.realWidth(), <a class="code hl_variable" href="classProGe_1_1VHDLNetlistWriter.html#a44c34cc9df1e79c6a24962ed0ed38d78">groundWidth_</a>);</div>
<div class="line"><span class="lineno">  345</span>                }</div>
<div class="line"><span class="lineno">  346</span>                stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(1) &lt;&lt; <span class="stringliteral">&quot;signal &quot;</span></div>
<div class="line"><span class="lineno">  347</span>                       &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285">portSignalName</a>(port) &lt;&lt; <span class="stringliteral">&quot; : &quot;</span></div>
<div class="line"><span class="lineno">  348</span>                       &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a8b977ce470cb25cf43a91996241405b7">portSignalType</a>(port) &lt;&lt; <span class="stringliteral">&quot;;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  349</span>            }</div>
<div class="line"><span class="lineno">  350</span>        }</div>
<div class="line"><span class="lineno">  351</span>    }</div>
<div class="line"><span class="lineno">  352</span>    </div>
<div class="line"><span class="lineno">  353</span>    <span class="comment">// create a ground signal</span></div>
<div class="line"><span class="lineno">  354</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="classProGe_1_1VHDLNetlistWriter.html#a44c34cc9df1e79c6a24962ed0ed38d78">groundWidth_</a> &gt; 0) {</div>
<div class="line"><span class="lineno">  355</span>        stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7">indentation</a>(1) &lt;&lt; <span class="stringliteral">&quot;signal &quot;</span> &lt;&lt; <a class="code hl_variable" href="VerilogNetlistWriter_8cc.html#a195e1b25f33a80f65e1199803128f474">GROUND_SIGNAL</a></div>
<div class="line"><span class="lineno">  356</span>               &lt;&lt; <span class="stringliteral">&quot; : std_logic_vector&quot;</span> &lt;&lt; <a class="code hl_function" href="classProGe_1_1VHDLNetlistWriter.html#a08e6e5128f44c8ee3a322561c7e505d4">signalRange</a>(<a class="code hl_variable" href="classProGe_1_1VHDLNetlistWriter.html#a44c34cc9df1e79c6a24962ed0ed38d78">groundWidth_</a> - 1, 0)</div>
<div class="line"><span class="lineno">  357</span>               &lt;&lt; <span class="stringliteral">&quot;;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  358</span>    }</div>
<div class="line"><span class="lineno">  359</span>}</div>
<div class="ttc" id="aclassProGe_1_1VHDLNetlistWriter_html_a8b977ce470cb25cf43a91996241405b7"><div class="ttname"><a href="classProGe_1_1VHDLNetlistWriter.html#a8b977ce470cb25cf43a91996241405b7">ProGe::VHDLNetlistWriter::portSignalType</a></div><div class="ttdeci">static std::string portSignalType(const NetlistPort &amp;port)</div><div class="ttdef"><b>Definition</b> <a href="VHDLNetlistWriter_8cc_source.html#l00798">VHDLNetlistWriter.cc:798</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="Netlist_8cc_source.html#l00325">ProGe::Netlist::descriptor()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00058">GROUND_SIGNAL</a>, <a class="el" href="VHDLNetlistWriter_8hh_source.html#l00122">groundWidth_</a>, <a class="el" href="NetlistPort_8cc_source.html#l00423">ProGe::NetlistPort::hasStaticValue()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00739">indentation()</a>, <a class="el" href="BaseNetlistBlock_8hh_source.html#l00112">ProGe::BaseNetlistBlock::isVirtual()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00348">ProGe::BaseNetlistBlock::netlist()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00400">ProGe::NetlistPort::parentBlock()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00253">ProGe::BaseNetlistBlock::port()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00248">ProGe::BaseNetlistBlock::portCount()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00769">portSignalName()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00798">portSignalType()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00348">ProGe::NetlistPort::realWidth()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00334">ProGe::NetlistPort::realWidthAvailable()</a>, <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00859">signalRange()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00155">ProGe::BaseNetlistBlock::subBlock()</a>, and <a class="el" href="BaseNetlistBlock_8cc_source.html#l00150">ProGe::BaseNetlistBlock::subBlockCount()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00141">writeBlock()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VHDLNetlistWriter_a52f92493f322b65aec9204ff4622f5a2_cgraph.gif" border="0" usemap="#aclassProGe_1_1VHDLNetlistWriter_a52f92493f322b65aec9204ff4622f5a2_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VHDLNetlistWriter_a52f92493f322b65aec9204ff4622f5a2_cgraph" id="aclassProGe_1_1VHDLNetlistWriter_a52f92493f322b65aec9204ff4622f5a2_cgraph">
<area shape="rect" title=" " alt="" coords="5,1006,193,1046"/>
<area shape="rect" href="classProGe_1_1Netlist.html#a49739e02e077a8867e110b9a735efd5f" title=" " alt="" coords="243,55,428,80"/>
<area shape="poly" title=" " alt="" coords="98,1006,104,833,112,703,124,561,142,417,166,284,181,225,198,174,218,131,239,98,254,85,258,89,243,101,222,133,203,176,186,227,172,285,147,418,130,561,117,704,110,833,104,1006"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a2f585d51649568c1aa541c1814624fae" title=" " alt="" coords="502,155,641,195"/>
<area shape="poly" title=" " alt="" coords="100,1006,114,875,142,678,161,575,183,479,209,399,224,368,239,343,265,314,294,288,358,246,426,215,488,193,490,198,428,220,361,251,297,293,268,318,243,346,229,370,214,401,189,481,166,576,147,679,119,876,105,1006"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a281e610eb6e0a69817a41421f9c701a7" title=" " alt="" coords="241,1063,429,1103"/>
<area shape="poly" title=" " alt="" coords="183,1043,240,1058,239,1063,182,1049"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a3b9435aa78c4b17a01c608a8a1e75086" title=" " alt="" coords="245,1127,425,1167"/>
<area shape="poly" title=" " alt="" coords="130,1044,181,1078,243,1113,258,1120,256,1125,240,1118,178,1083,127,1048"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea" title=" " alt="" coords="245,1191,425,1231"/>
<area shape="poly" title=" " alt="" coords="116,1045,167,1110,203,1146,243,1177,253,1183,250,1188,240,1182,199,1150,163,1113,112,1048"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a68c5096d30a6af871dc526609c25dd77" title=" " alt="" coords="721,389,859,429"/>
<area shape="poly" title=" " alt="" coords="99,1006,111,861,137,640,156,523,179,415,207,325,222,290,239,262,284,207,332,162,382,126,435,102,489,91,546,93,605,109,667,141,695,164,719,192,739,223,754,256,776,321,787,375,782,376,771,322,749,258,734,225,715,195,692,168,664,146,604,114,546,98,490,96,436,108,385,131,335,166,288,211,244,265,227,292,212,327,184,417,161,524,143,641,117,862,105,1006"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a81c26b173c5f09d0894bd5db879158ac" title=" " alt="" coords="245,1255,425,1295"/>
<area shape="poly" title=" " alt="" coords="111,1046,129,1087,158,1139,196,1194,218,1219,243,1241,250,1246,247,1251,240,1245,214,1223,192,1197,153,1142,124,1089,106,1048"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a8bd36ebe0495cf3f7824df1b793b0da8" title=" " alt="" coords="245,1319,425,1359"/>
<area shape="poly" title=" " alt="" coords="108,1046,122,1097,149,1167,189,1241,214,1275,243,1305,249,1310,245,1314,240,1309,210,1279,184,1244,144,1169,117,1099,103,1047"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#ab6c7d4790d09631114a024f82ca88285" title=" " alt="" coords="241,357,429,397"/>
<area shape="poly" title=" " alt="" coords="105,1005,319,409,325,411,110,1007"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a8b977ce470cb25cf43a91996241405b7" title=" " alt="" coords="241,774,429,814"/>
<area shape="poly" title=" " alt="" coords="119,1004,302,822,306,826,123,1008"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aed7ac29e1ebe6048937a62b034036b89" title=" " alt="" coords="502,857,641,897"/>
<area shape="poly" title=" " alt="" coords="163,1003,493,898,495,903,165,1008"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a30f263f1d6ed0a331fd58f9ab1d344d1" title=" " alt="" coords="713,914,867,954"/>
<area shape="poly" title=" " alt="" coords="194,1030,313,1036,449,1039,575,1035,626,1029,665,1021,691,1010,716,995,758,961,761,966,719,999,693,1014,666,1026,627,1035,575,1040,449,1044,313,1041,194,1035"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a08e6e5128f44c8ee3a322561c7e505d4" title=" " alt="" coords="477,971,665,1011"/>
<area shape="poly" title=" " alt="" coords="193,1010,241,1005,463,992,464,997,242,1010,194,1015"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a072c040a06718d0b7e5ed94f40987850" title=" " alt="" coords="245,1383,425,1423"/>
<area shape="poly" title=" " alt="" coords="106,1046,117,1108,141,1195,159,1242,182,1288,210,1331,243,1369,248,1373,244,1377,239,1373,205,1335,177,1291,154,1244,136,1197,112,1109,100,1047"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a2420932d88a7ee19a332902729371e8c" title=" " alt="" coords="245,1447,425,1487"/>
<area shape="poly" title=" " alt="" coords="104,1046,112,1118,133,1222,151,1279,175,1335,205,1387,243,1433,248,1437,244,1441,239,1437,201,1390,170,1337,146,1280,128,1223,107,1119,99,1047"/>
<area shape="rect" href="classMapTools.html#aa23ba88b524d1d01cd1a5c8472e2a0d2" title=" " alt="" coords="486,5,657,31"/>
<area shape="poly" title=" " alt="" coords="396,52,496,31,497,36,397,57"/>
<area shape="rect" href="classMapTools.html#a5a1ca012e57d4b7d8d454d60f083e747" title=" " alt="" coords="486,55,657,80"/>
<area shape="poly" title=" " alt="" coords="428,65,473,65,473,70,428,70"/>
<area shape="rect" href="classStringTools.html#a9f28a066b5e6fedaa2c1eed6efc51198" title=" " alt="" coords="500,1111,643,1136"/>
<area shape="poly" title=" " alt="" coords="430,1097,487,1106,486,1112,429,1102"/>
<area shape="poly" title=" " alt="" coords="536,1112,528,1102,532,1092,547,1086,571,1084,602,1088,614,1097,611,1101,600,1093,571,1089,548,1091,536,1096,533,1102,540,1109"/>
<area shape="poly" title=" " alt="" coords="355,355,427,278,449,243,459,228,476,212,495,199,498,204,479,216,463,231,454,246,431,281,359,358"/>
<area shape="poly" title=" " alt="" coords="351,354,402,302,437,275,476,256,529,238,572,231,616,236,667,256,703,280,733,311,758,344,776,375,771,378,753,347,729,314,699,284,664,260,615,241,573,236,530,243,478,260,440,280,405,306,355,358"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a4b890f46510966ba58b20f16f8c83a07" title=" " alt="" coords="502,499,641,539"/>
<area shape="poly" title=" " alt="" coords="362,395,414,436,479,478,504,491,502,496,476,483,411,440,359,399"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a846c4d66dbddd831907774ef6de048aa" title=" " alt="" coords="481,270,661,310"/>
<area shape="poly" title=" " alt="" coords="386,354,476,320,497,312,498,317,478,324,388,359"/>
<area shape="rect" href="classProGe_1_1StaticSignal.html#a771306ecbda19e7a35602b6c825ca28a" title=" " alt="" coords="489,335,654,360"/>
<area shape="poly" title=" " alt="" coords="429,362,474,357,475,362,430,368"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aa3e84f088411ac57fc633efc82b36195" title=" " alt="" coords="721,802,859,842"/>
<area shape="poly" title=" " alt="" coords="381,394,478,434,507,442,533,445,580,446,602,448,624,454,645,466,667,486,690,517,701,548,704,579,702,609,697,672,702,706,716,742,733,768,754,791,751,794,729,771,711,745,697,707,692,672,696,608,698,579,696,549,685,520,663,489,642,470,622,459,601,453,580,451,533,450,506,447,476,439,379,399"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#ae7d46d816c1ea9fc6e5e9b36b205ac56" title=" " alt="" coords="502,385,641,425"/>
<area shape="poly" title=" " alt="" coords="430,385,489,392,488,398,429,390"/>
<area shape="poly" title=" " alt="" coords="340,773,357,727,385,667,424,604,449,575,476,549,488,541,491,545,479,553,452,579,429,607,390,670,362,729,345,775"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#aeb2cb7dcc62c2a7a803f97a34cb8f4b9" title=" " alt="" coords="477,627,665,667"/>
<area shape="poly" title=" " alt="" coords="355,772,407,725,441,699,476,677,489,671,491,675,479,682,444,704,411,729,359,776"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#a9f420a468ca92b1246867d3773c6c81c" title=" " alt="" coords="477,563,665,603"/>
<area shape="poly" title=" " alt="" coords="345,772,395,696,432,651,476,613,485,607,488,612,479,617,436,655,399,699,350,775"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a33e19136c2387555b25a865c0ac47358" title=" " alt="" coords="721,691,859,731"/>
<area shape="poly" title=" " alt="" coords="429,780,542,763,665,741,707,731,708,736,666,746,543,768,430,785"/>
<area shape="poly" title=" " alt="" coords="394,811,501,850,500,855,392,817"/>
<area shape="poly" title=" " alt="" coords="356,812,407,862,441,887,478,906,533,923,591,933,648,938,699,938,699,943,647,943,590,938,532,928,476,911,438,891,404,866,352,816"/>
<area shape="poly" title=" " alt="" coords="352,813,403,879,439,917,479,950,500,963,497,968,476,955,435,921,399,883,348,816"/>
<area shape="rect" href="classConversion.html#abf1297268762096c8e6ac6b0f666c748" title=" " alt="" coords="505,807,638,832"/>
<area shape="poly" title=" " alt="" coords="430,801,491,808,491,813,429,807"/>
<area shape="rect" href="classProGe_1_1VHDLNetlistWriter.html#aaf47b643767f8f08415ce301622f5bf7" title=" " alt="" coords="477,691,665,731"/>
<area shape="poly" title=" " alt="" coords="392,771,500,733,501,738,394,777"/>
<area shape="poly" title=" " alt="" coords="643,561,664,549,695,524,723,495,766,439,771,442,727,499,699,528,667,554,645,565"/>
<area shape="poly" title=" " alt="" coords="641,601,667,613,717,646,759,680,756,684,714,650,664,618,638,606"/>
<area shape="poly" title=" " alt="" coords="640,857,706,840,708,845,642,862"/>
<area shape="poly" title=" " alt="" coords="642,892,701,908,699,913,640,897"/>
<area shape="poly" title=" " alt="" coords="647,689,664,677,688,651,710,621,744,556,766,493,780,441,785,443,772,495,749,558,714,624,693,654,667,681,650,693"/>
<area shape="poly" title=" " alt="" coords="666,709,706,709,706,714,666,714"/>
</map>
</div>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a44c34cc9df1e79c6a24962ed0ed38d78" name="a44c34cc9df1e79c6a24962ed0ed38d78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44c34cc9df1e79c6a24962ed0ed38d78">&#9670;&#160;</a></span>groundWidth_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ProGe::VHDLNetlistWriter::groundWidth_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Width of the ground signal. </p>

<p class="definition">Definition at line <a class="el" href="VHDLNetlistWriter_8hh_source.html#l00122">122</a> of file <a class="el" href="VHDLNetlistWriter_8hh_source.html">VHDLNetlistWriter.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00368">writeSignalAssignments()</a>, and <a class="el" href="VHDLNetlistWriter_8cc_source.html#l00300">writeSignalDeclarations()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="VHDLNetlistWriter_8hh_source.html">VHDLNetlistWriter.hh</a></li>
<li><a class="el" href="VHDLNetlistWriter_8cc_source.html">VHDLNetlistWriter.cc</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
