module top_test();
	logic clk;
	logic reset;

	// instantiate device to be tested
	//Device under test
	top dut(clk, reset);
	// initialize test
	initial begin
		reset <= 1; #5; 
		reset <= 0;
	end
	// generate clock to sequence tests
	always begin
		clk <= 1; # 5; clk <= 0; # 5;
	end

endmodule