#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Dec 10 18:04:29 2017
# Process ID: 30626
# Current directory: /afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1
# Command line: vivado -log final_project.vds -mode batch -messageDb vivado.pb -notrace -source final_project.tcl
# Log file: /afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/final_project.vds
# Journal file: /afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source final_project.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/var/local/xilinx-local/Vivado/2016.2/data/ip'.
Command: synth_design -top final_project -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30631 
WARNING: [Synth 8-2611] redeclaration of ansi port flag is not allowed [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/fir31.v:28]
WARNING: [Synth 8-976] flag has already been declared [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/fir31.v:28]
WARNING: [Synth 8-2654] second declaration of flag ignored [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/fir31.v:28]
INFO: [Synth 8-994] flag is declared here [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/fir31.v:20]
WARNING: [Synth 8-2611] redeclaration of ansi port last_flag is not allowed [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/fir31.v:29]
WARNING: [Synth 8-976] last_flag has already been declared [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/fir31.v:29]
WARNING: [Synth 8-2654] second declaration of last_flag ignored [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/fir31.v:29]
INFO: [Synth 8-994] last_flag is declared here [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/fir31.v:21]
WARNING: [Synth 8-2611] redeclaration of ansi port start is not allowed [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/FFT_energy.v:54]
WARNING: [Synth 8-976] start has already been declared [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/FFT_energy.v:54]
WARNING: [Synth 8-2654] second declaration of start ignored [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/FFT_energy.v:54]
INFO: [Synth 8-994] start is declared here [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/FFT_energy.v:46]
WARNING: [Synth 8-2611] redeclaration of ansi port overflow is not allowed [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/fifo.v:22]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo with formal parameter declaration list [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/fifo.v:19]
WARNING: [Synth 8-2611] redeclaration of ansi port state is not allowed [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/test.v:57]
WARNING: [Synth 8-976] state has already been declared [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/test.v:57]
WARNING: [Synth 8-2654] second declaration of state ignored [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/test.v:57]
INFO: [Synth 8-994] state is declared here [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/test.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port filter_flag is not allowed [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/test.v:59]
WARNING: [Synth 8-976] filter_flag has already been declared [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/test.v:59]
WARNING: [Synth 8-2654] second declaration of filter_flag ignored [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/test.v:59]
INFO: [Synth 8-994] filter_flag is declared here [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/test.v:44]
WARNING: [Synth 8-2611] redeclaration of ansi port filter_ready is not allowed [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/test.v:80]
WARNING: [Synth 8-2611] redeclaration of ansi port test is not allowed [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/test.v:147]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1084.535 ; gain = 189.324 ; free physical = 1938 ; free virtual = 11950
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'final_project' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_manager' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/clk_manager_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_manager' (1#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/clk_manager_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'debounce' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/debounce.v:4]
	Parameter DELAY bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/debounce.v:4]
INFO: [Synth 8-638] synthesizing module 'display_8hex' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/display_8hex.v:16]
	Parameter bits bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'display_8hex' (3#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/display_8hex.v:16]
INFO: [Synth 8-638] synthesizing module 'sd_controller' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/sd_controller.v:6]
	Parameter RST bound to: 0 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000001 
	Parameter CMD0 bound to: 2 - type: integer 
	Parameter CMD55 bound to: 3 - type: integer 
	Parameter CMD41 bound to: 4 - type: integer 
	Parameter POLL_CMD bound to: 5 - type: integer 
	Parameter IDLE bound to: 6 - type: integer 
	Parameter READ_BLOCK bound to: 7 - type: integer 
	Parameter READ_BLOCK_WAIT bound to: 8 - type: integer 
	Parameter READ_BLOCK_DATA bound to: 9 - type: integer 
	Parameter READ_BLOCK_CRC bound to: 10 - type: integer 
	Parameter SEND_CMD bound to: 11 - type: integer 
	Parameter RECEIVE_BYTE_WAIT bound to: 12 - type: integer 
	Parameter RECEIVE_BYTE bound to: 13 - type: integer 
	Parameter WRITE_BLOCK_CMD bound to: 14 - type: integer 
	Parameter WRITE_BLOCK_INIT bound to: 15 - type: integer 
	Parameter WRITE_BLOCK_DATA bound to: 16 - type: integer 
	Parameter WRITE_BLOCK_BYTE bound to: 17 - type: integer 
	Parameter WRITE_BLOCK_WAIT bound to: 18 - type: integer 
	Parameter WRITE_DATA_SIZE bound to: 515 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/sd_controller.v:79]
INFO: [Synth 8-256] done synthesizing module 'sd_controller' (4#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/sd_controller.v:6]
INFO: [Synth 8-638] synthesizing module 'frame_buffer' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'frame_buffer' (5#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'xy_bin' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/xy_bin_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'xy_bin' (6#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/xy_bin_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'image_processing' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/image_processing.v:23]
INFO: [Synth 8-638] synthesizing module 'sobel' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/sobel.v:23]
	Parameter STATE_SETUP bound to: 0 - type: integer 
	Parameter STATE_THRESHOLD bound to: 2 - type: integer 
	Parameter STATE_WAIT bound to: 3 - type: integer 
	Parameter STATE_WAIT2 bound to: 4 - type: integer 
	Parameter STATE_GET_9 bound to: 5 - type: integer 
	Parameter STATE_CALCULATE_G bound to: 6 - type: integer 
	Parameter STATE_SQUARE bound to: 7 - type: integer 
	Parameter STATE_SHIFTWINDOW bound to: 8 - type: integer 
	Parameter STATE_SQUARE2 bound to: 9 - type: integer 
	Parameter WIDTH bound to: 640 - type: integer 
	Parameter HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/sobel.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/sobel.v:169]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/sobel.v:81]
INFO: [Synth 8-256] done synthesizing module 'sobel' (7#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/sobel.v:23]
INFO: [Synth 8-638] synthesizing module 'edge_pixel_width' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/erosion.v:23]
	Parameter STATE_SETUP bound to: 0 - type: integer 
	Parameter STATE_WAIT bound to: 1 - type: integer 
	Parameter STATE_WAIT2 bound to: 2 - type: integer 
	Parameter STATE_GET_9 bound to: 3 - type: integer 
	Parameter STATE_SHIFTWINDOW bound to: 4 - type: integer 
	Parameter STATE_MIDDLE_EDGE bound to: 5 - type: integer 
	Parameter STATE_UP bound to: 6 - type: integer 
	Parameter STATE_DOWN bound to: 7 - type: integer 
	Parameter STATE_RIGHT bound to: 8 - type: integer 
	Parameter STATE_LEFT bound to: 9 - type: integer 
	Parameter WIDTH bound to: 640 - type: integer 
	Parameter HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/erosion.v:100]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/erosion.v:193]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/erosion.v:76]
INFO: [Synth 8-256] done synthesizing module 'edge_pixel_width' (8#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/erosion.v:23]
INFO: [Synth 8-638] synthesizing module 'one_edge' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/one_edge.v:23]
	Parameter WIDTH bound to: 640 - type: integer 
	Parameter HEIGHT bound to: 480 - type: integer 
	Parameter STATE_SETUP bound to: 0 - type: integer 
	Parameter STATE_WAIT bound to: 1 - type: integer 
	Parameter STATE_EXPLORE bound to: 2 - type: integer 
	Parameter STATE_IS_IT_EDGE bound to: 3 - type: integer 
	Parameter STATE_WAIT_TWO bound to: 4 - type: integer 
	Parameter STATE_CLEAR_REST bound to: 5 - type: integer 
	Parameter STATE_GET_FIRST bound to: 6 - type: integer 
	Parameter DIR_GET_RIGHT bound to: 0 - type: integer 
	Parameter DIR_GET_DOWNRIGHT bound to: 1 - type: integer 
	Parameter DIR_GET_DOWN bound to: 2 - type: integer 
	Parameter DIR_GET_DOWNLEFT bound to: 3 - type: integer 
	Parameter DIR_GET_LEFT bound to: 4 - type: integer 
	Parameter DIR_GET_UPLEFT bound to: 5 - type: integer 
	Parameter DIR_GET_UP bound to: 6 - type: integer 
	Parameter DIR_GET_UPRIGHT bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/one_edge.v:92]
INFO: [Synth 8-256] done synthesizing module 'one_edge' (9#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/one_edge.v:23]
INFO: [Synth 8-638] synthesizing module 'color_contour' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/color_contour.v:23]
	Parameter WIDTH bound to: 640 - type: integer 
	Parameter HEIGHT bound to: 480 - type: integer 
	Parameter STATE_SETUP bound to: 0 - type: integer 
	Parameter STATE_WAIT bound to: 1 - type: integer 
	Parameter STATE_EXPLORE bound to: 2 - type: integer 
	Parameter STATE_IS_IT_EDGE bound to: 3 - type: integer 
	Parameter STATE_WAIT_TWO bound to: 4 - type: integer 
	Parameter STATE_GET_FIRST bound to: 6 - type: integer 
	Parameter DIR_GET_RIGHT bound to: 0 - type: integer 
	Parameter DIR_GET_DOWNRIGHT bound to: 1 - type: integer 
	Parameter DIR_GET_DOWN bound to: 2 - type: integer 
	Parameter DIR_GET_DOWNLEFT bound to: 3 - type: integer 
	Parameter DIR_GET_LEFT bound to: 4 - type: integer 
	Parameter DIR_GET_UPLEFT bound to: 5 - type: integer 
	Parameter DIR_GET_UP bound to: 6 - type: integer 
	Parameter DIR_GET_UPRIGHT bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'div_gen_0' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/div_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'div_gen_0' (10#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/div_gen_0_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/color_contour.v:115]
INFO: [Synth 8-256] done synthesizing module 'color_contour' (11#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/color_contour.v:23]
WARNING: [Synth 8-3848] Net memory_write_data in module/entity image_processing does not have driver. [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/image_processing.v:32]
WARNING: [Synth 8-3848] Net memory_write_addr in module/entity image_processing does not have driver. [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/image_processing.v:34]
WARNING: [Synth 8-3848] Net memory_write_enable in module/entity image_processing does not have driver. [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/image_processing.v:35]
INFO: [Synth 8-256] done synthesizing module 'image_processing' (12#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/image_processing.v:23]
INFO: [Synth 8-638] synthesizing module 'Color_transform' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/Color_transform.v:23]
INFO: [Synth 8-638] synthesizing module 'lev_to_pulse' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/lev_puls.v:23]
INFO: [Synth 8-256] done synthesizing module 'lev_to_pulse' (13#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/lev_puls.v:23]
INFO: [Synth 8-638] synthesizing module 'Color_offst' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/Color_offst.v:23]
INFO: [Synth 8-256] done synthesizing module 'Color_offst' (14#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/Color_offst.v:23]
INFO: [Synth 8-638] synthesizing module 'FFT_energy' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/FFT_energy.v:23]
WARNING: [Synth 8-3848] Net test in module/entity FFT_energy does not have driver. [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/FFT_energy.v:44]
INFO: [Synth 8-256] done synthesizing module 'FFT_energy' (15#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/FFT_energy.v:23]
WARNING: [Synth 8-350] instance 'test_FFT' of module 'FFT_energy' requires 23 connections, but only 21 given [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/Color_transform.v:85]
INFO: [Synth 8-638] synthesizing module 'Color_output' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/Color_output.v:23]
INFO: [Synth 8-256] done synthesizing module 'Color_output' (16#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/Color_output.v:23]
INFO: [Synth 8-256] done synthesizing module 'Color_transform' (17#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/Color_transform.v:23]
INFO: [Synth 8-638] synthesizing module 'bram_fft_output_buffer' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/bram_fft_output_buffer_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bram_fft_output_buffer' (18#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/bram_fft_output_buffer_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'dinb' does not match port width (16) of module 'bram_fft_output_buffer' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:245]
INFO: [Synth 8-638] synthesizing module 'audio_processing' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/test.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/clock_divider.v:1]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (19#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/clock_divider.v:1]
INFO: [Synth 8-638] synthesizing module 'fifo' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/fifo.v:15]
	Parameter LOGSIZE bound to: 9 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo' (20#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/fifo.v:15]
INFO: [Synth 8-638] synthesizing module 'filter_control' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/filter_control.v:23]
INFO: [Synth 8-638] synthesizing module 'lpf_coeffs' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/lpf_coeffs.v:7]
INFO: [Synth 8-256] done synthesizing module 'lpf_coeffs' (21#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/lpf_coeffs.v:7]
INFO: [Synth 8-638] synthesizing module 'fir31' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/fir31.v:13]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/fir31.v:38]
INFO: [Synth 8-256] done synthesizing module 'fir31' (22#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/fir31.v:13]
INFO: [Synth 8-638] synthesizing module 'hpf_coeffs' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/hpf_coeffs.v:10]
INFO: [Synth 8-256] done synthesizing module 'hpf_coeffs' (23#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/hpf_coeffs.v:10]
WARNING: [Synth 8-350] instance 'hpf' of module 'fir31' requires 10 connections, but only 8 given [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/filter_control.v:60]
INFO: [Synth 8-638] synthesizing module 'bpf1_coeffs' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/bpf1_coeffs.v:10]
INFO: [Synth 8-256] done synthesizing module 'bpf1_coeffs' (24#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/bpf1_coeffs.v:10]
WARNING: [Synth 8-350] instance 'bpf1' of module 'fir31' requires 10 connections, but only 8 given [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/filter_control.v:73]
INFO: [Synth 8-638] synthesizing module 'bpf2_coeffs' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/bpf2_coeffs.v:10]
INFO: [Synth 8-256] done synthesizing module 'bpf2_coeffs' (25#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/bpf2_coeffs.v:10]
WARNING: [Synth 8-350] instance 'bpf2' of module 'fir31' requires 10 connections, but only 8 given [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/filter_control.v:86]
INFO: [Synth 8-256] done synthesizing module 'filter_control' (26#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/filter_control.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'switch' does not match port width (2) of module 'filter_control' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/test.v:84]
INFO: [Synth 8-638] synthesizing module 'filter_input_buffer' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/filter_input_buffer_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'filter_input_buffer' (27#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/filter_input_buffer_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'audio_PWM' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/audio_PWM.v:4]
INFO: [Synth 8-256] done synthesizing module 'audio_PWM' (28#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/audio_PWM.v:4]
INFO: [Synth 8-638] synthesizing module 'fft_mag' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/hdl/fft_mag.v:13]
INFO: [Synth 8-638] synthesizing module 'fft_mag_axis_register_slice_2_0' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_axis_register_slice_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_axis_register_slice_2_0' (29#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_axis_register_slice_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_register_slice_2' of module 'fft_mag_axis_register_slice_2_0' requires 10 connections, but only 9 given [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/hdl/fft_mag.v:92]
INFO: [Synth 8-638] synthesizing module 'fft_mag_c_addsub_0_0' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_c_addsub_0_0' (30#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_cordic_0_0' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_cordic_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_cordic_0_0' (31#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_cordic_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_mult_gen_0_0' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_mult_gen_0_0' (32#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_mult_gen_1_0' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_mult_gen_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_mult_gen_1_0' (33#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_mult_gen_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xfft_0_0' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_xfft_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xfft_0_0' (34#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_xfft_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xfft_0' of module 'fft_mag_xfft_0_0' requires 18 connections, but only 17 given [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/hdl/fft_mag.v:127]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlconcat_0_0' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlconcat_0_0' (35#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlconstant_0_0' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlconstant_0_0' (36#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlconstant_1_0' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_xlconstant_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlconstant_1_0' (37#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_xlconstant_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlconstant_2_0' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_xlconstant_2_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlconstant_2_0' (38#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_xlconstant_2_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlconstant_3_0' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_xlconstant_3_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlconstant_3_0' (39#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_xlconstant_3_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlslice_0_0' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_xlslice_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlslice_0_0' (40#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_xlslice_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlslice_1_0' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_xlslice_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlslice_1_0' (41#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/fft_mag_xlslice_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag' (42#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/hdl/fft_mag.v:13]
WARNING: [Synth 8-350] instance 'my_fft' of module 'fft_mag' requires 15 connections, but only 10 given [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/test.v:128]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/test.v:174]
INFO: [Synth 8-256] done synthesizing module 'audio_processing' (43#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/test.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'filter_control' does not match port width (1) of module 'audio_processing' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:259]
WARNING: [Synth 8-689] width (16) of port connection 'fft_bram_out_dina' does not match port width (9) of module 'audio_processing' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:261]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:271]
INFO: [Synth 8-638] synthesizing module 'ila_0' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (44#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-3848] Net JA in module/entity final_project does not have driver. [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:40]
WARNING: [Synth 8-3848] Net JB in module/entity final_project does not have driver. [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:41]
WARNING: [Synth 8-3848] Net LED16_B in module/entity final_project does not have driver. [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:51]
WARNING: [Synth 8-3848] Net LED16_G in module/entity final_project does not have driver. [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:51]
WARNING: [Synth 8-3848] Net LED16_R in module/entity final_project does not have driver. [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:51]
WARNING: [Synth 8-3848] Net LED17_B in module/entity final_project does not have driver. [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:52]
WARNING: [Synth 8-3848] Net LED17_G in module/entity final_project does not have driver. [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:52]
WARNING: [Synth 8-3848] Net LED17_R in module/entity final_project does not have driver. [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:52]
WARNING: [Synth 8-3848] Net sd_write in module/entity final_project does not have driver. [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:100]
WARNING: [Synth 8-3848] Net dinb in module/entity final_project does not have driver. [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:245]
WARNING: [Synth 8-3848] Net edge_bram_dinb in module/entity final_project does not have driver. [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:157]
INFO: [Synth 8-256] done synthesizing module 'final_project' (45#1) [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:23]
WARNING: [Synth 8-3917] design final_project has port SD_RESET driven by constant 0
WARNING: [Synth 8-3917] design final_project has port SEG[7] driven by constant 1
WARNING: [Synth 8-3917] design final_project has port SD_DAT[2] driven by constant 1
WARNING: [Synth 8-3917] design final_project has port SD_DAT[1] driven by constant 1
WARNING: [Synth 8-3331] design fir31 has unconnected port reset
WARNING: [Synth 8-3331] design fir31 has unconnected port coeff[9]
WARNING: [Synth 8-3331] design fir31 has unconnected port coeff[8]
WARNING: [Synth 8-3331] design fir31 has unconnected port coeff[7]
WARNING: [Synth 8-3331] design fir31 has unconnected port coeff[6]
WARNING: [Synth 8-3331] design fir31 has unconnected port coeff[5]
WARNING: [Synth 8-3331] design fir31 has unconnected port coeff[4]
WARNING: [Synth 8-3331] design fir31 has unconnected port coeff[3]
WARNING: [Synth 8-3331] design fir31 has unconnected port coeff[2]
WARNING: [Synth 8-3331] design fir31 has unconnected port coeff[1]
WARNING: [Synth 8-3331] design fir31 has unconnected port coeff[0]
WARNING: [Synth 8-3331] design audio_processing has unconnected port clk_25mhz
WARNING: [Synth 8-3331] design audio_processing has unconnected port sd_ready
WARNING: [Synth 8-3331] design FFT_energy has unconnected port test
WARNING: [Synth 8-3331] design Color_offst has unconnected port SW[15]
WARNING: [Synth 8-3331] design Color_offst has unconnected port SW[14]
WARNING: [Synth 8-3331] design Color_offst has unconnected port SW[13]
WARNING: [Synth 8-3331] design Color_offst has unconnected port SW[12]
WARNING: [Synth 8-3331] design Color_offst has unconnected port SW[11]
WARNING: [Synth 8-3331] design Color_offst has unconnected port SW[10]
WARNING: [Synth 8-3331] design Color_offst has unconnected port SW[9]
WARNING: [Synth 8-3331] design Color_offst has unconnected port SW[8]
WARNING: [Synth 8-3331] design Color_offst has unconnected port SW[7]
WARNING: [Synth 8-3331] design lev_to_pulse has unconnected port reset
WARNING: [Synth 8-3331] design Color_transform has unconnected port BTNC
WARNING: [Synth 8-3331] design Color_transform has unconnected port BTNL
WARNING: [Synth 8-3331] design Color_transform has unconnected port BTNR
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_data[11]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_data[10]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_data[9]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_data[8]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_data[7]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_data[6]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_data[5]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_data[4]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_data[3]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_data[2]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_data[1]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_data[0]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_addr[18]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_addr[17]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_addr[16]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_addr[15]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_addr[14]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_addr[13]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_addr[12]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_addr[11]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_addr[10]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_addr[9]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_addr[8]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_addr[7]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_addr[6]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_addr[5]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_addr[4]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_addr[3]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_addr[2]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_addr[1]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_addr[0]
WARNING: [Synth 8-3331] design image_processing has unconnected port memory_write_enable
WARNING: [Synth 8-3331] design final_project has unconnected port JA[7]
WARNING: [Synth 8-3331] design final_project has unconnected port JA[6]
WARNING: [Synth 8-3331] design final_project has unconnected port JA[5]
WARNING: [Synth 8-3331] design final_project has unconnected port JA[4]
WARNING: [Synth 8-3331] design final_project has unconnected port JA[3]
WARNING: [Synth 8-3331] design final_project has unconnected port JA[2]
WARNING: [Synth 8-3331] design final_project has unconnected port JA[1]
WARNING: [Synth 8-3331] design final_project has unconnected port JA[0]
WARNING: [Synth 8-3331] design final_project has unconnected port JB[7]
WARNING: [Synth 8-3331] design final_project has unconnected port JB[6]
WARNING: [Synth 8-3331] design final_project has unconnected port JB[5]
WARNING: [Synth 8-3331] design final_project has unconnected port JB[4]
WARNING: [Synth 8-3331] design final_project has unconnected port JB[3]
WARNING: [Synth 8-3331] design final_project has unconnected port JB[2]
WARNING: [Synth 8-3331] design final_project has unconnected port JB[1]
WARNING: [Synth 8-3331] design final_project has unconnected port JB[0]
WARNING: [Synth 8-3331] design final_project has unconnected port LED16_B
WARNING: [Synth 8-3331] design final_project has unconnected port LED16_G
WARNING: [Synth 8-3331] design final_project has unconnected port LED16_R
WARNING: [Synth 8-3331] design final_project has unconnected port LED17_B
WARNING: [Synth 8-3331] design final_project has unconnected port LED17_G
WARNING: [Synth 8-3331] design final_project has unconnected port LED17_R
WARNING: [Synth 8-3331] design final_project has unconnected port LED[15]
WARNING: [Synth 8-3331] design final_project has unconnected port LED[14]
WARNING: [Synth 8-3331] design final_project has unconnected port LED[13]
WARNING: [Synth 8-3331] design final_project has unconnected port LED[12]
WARNING: [Synth 8-3331] design final_project has unconnected port LED[11]
WARNING: [Synth 8-3331] design final_project has unconnected port LED[10]
WARNING: [Synth 8-3331] design final_project has unconnected port LED[9]
WARNING: [Synth 8-3331] design final_project has unconnected port LED[8]
WARNING: [Synth 8-3331] design final_project has unconnected port LED[7]
WARNING: [Synth 8-3331] design final_project has unconnected port LED[6]
WARNING: [Synth 8-3331] design final_project has unconnected port LED[5]
WARNING: [Synth 8-3331] design final_project has unconnected port LED[4]
WARNING: [Synth 8-3331] design final_project has unconnected port SD_CD
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1138.793 ; gain = 243.582 ; free physical = 1883 ; free virtual = 11897
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin sd_read_write:din[7] to constant 0 [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:115]
WARNING: [Synth 8-3295] tying undriven pin sd_read_write:din[6] to constant 0 [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:115]
WARNING: [Synth 8-3295] tying undriven pin sd_read_write:din[5] to constant 0 [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:115]
WARNING: [Synth 8-3295] tying undriven pin sd_read_write:din[4] to constant 0 [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:115]
WARNING: [Synth 8-3295] tying undriven pin sd_read_write:din[3] to constant 0 [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:115]
WARNING: [Synth 8-3295] tying undriven pin sd_read_write:din[2] to constant 0 [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:115]
WARNING: [Synth 8-3295] tying undriven pin sd_read_write:din[1] to constant 0 [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:115]
WARNING: [Synth 8-3295] tying undriven pin sd_read_write:din[0] to constant 0 [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:115]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1138.793 ; gain = 243.582 ; free physical = 1883 ; free virtual = 11897
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bram_fft_output_buffer' instantiated as 'fft_amplitude_buffer' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:236]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_manager' instantiated as 'clocker' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:71]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'div_gen_0' instantiated as 'box/separate/your_instance_name' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/color_contour.v:89]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_axis_register_slice_2_0' instantiated as 'audio_stuff/my_fft/axis_register_slice_2' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/hdl/fft_mag.v:92]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_c_addsub_0_0' instantiated as 'audio_stuff/my_fft/c_addsub_0' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/hdl/fft_mag.v:102]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_cordic_0_0' instantiated as 'audio_stuff/my_fft/cordic_0' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/hdl/fft_mag.v:107]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_mult_gen_0_0' instantiated as 'audio_stuff/my_fft/mult_gen_0' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/hdl/fft_mag.v:117]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_mult_gen_1_0' instantiated as 'audio_stuff/my_fft/mult_gen_1' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/hdl/fft_mag.v:122]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xfft_0_0' instantiated as 'audio_stuff/my_fft/xfft_0' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/hdl/fft_mag.v:127]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlconcat_0_0' instantiated as 'audio_stuff/my_fft/xlconcat_0' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/hdl/fft_mag.v:145]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlconstant_0_0' instantiated as 'audio_stuff/my_fft/xlconstant_0' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/hdl/fft_mag.v:150]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlconstant_1_0' instantiated as 'audio_stuff/my_fft/xlconstant_1' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/hdl/fft_mag.v:152]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlconstant_2_0' instantiated as 'audio_stuff/my_fft/xlconstant_2' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/hdl/fft_mag.v:154]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlconstant_3_0' instantiated as 'audio_stuff/my_fft/xlconstant_3' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/hdl/fft_mag.v:156]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlslice_0_0' instantiated as 'audio_stuff/my_fft/xlslice_0' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/hdl/fft_mag.v:158]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlslice_1_0' instantiated as 'audio_stuff/my_fft/xlslice_1' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/hdl/fft_mag.v:161]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'filter_input_buffer' instantiated as 'audio_stuff/filter_bram' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/test.v:95]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'frame_buffer' instantiated as 'frame_buffer_1' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:141]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ila_0' instantiated as 'testing' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:271]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'xy_bin' instantiated as 'xy_edge' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/final_project.v:176]
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp/clk_manager_in_context.xdc] for cell 'clocker'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp/clk_manager_in_context.xdc] for cell 'clocker'
Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_2/frame_buffer_in_context.xdc] for cell 'frame_buffer_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_2/frame_buffer_in_context.xdc] for cell 'frame_buffer_1'
Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_3/xy_bin_in_context.xdc] for cell 'xy_edge'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_3/xy_bin_in_context.xdc] for cell 'xy_edge'
Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_4/bram_fft_output_buffer_in_context.xdc] for cell 'fft_amplitude_buffer'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_4/bram_fft_output_buffer_in_context.xdc] for cell 'fft_amplitude_buffer'
Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_5/div_gen_0_in_context.xdc] for cell 'box/separate/your_instance_name'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_5/div_gen_0_in_context.xdc] for cell 'box/separate/your_instance_name'
Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_6/filter_input_buffer_in_context.xdc] for cell 'audio_stuff/filter_bram'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_6/filter_input_buffer_in_context.xdc] for cell 'audio_stuff/filter_bram'
Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_7/ila_0_in_context.xdc] for cell 'testing'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_7/ila_0_in_context.xdc] for cell 'testing'
Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_8/fft_mag_axis_register_slice_2_0_in_context.xdc] for cell 'audio_stuff/my_fft/axis_register_slice_2'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_8/fft_mag_axis_register_slice_2_0_in_context.xdc] for cell 'audio_stuff/my_fft/axis_register_slice_2'
Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_9/fft_mag_c_addsub_0_0_in_context.xdc] for cell 'audio_stuff/my_fft/c_addsub_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_9/fft_mag_c_addsub_0_0_in_context.xdc] for cell 'audio_stuff/my_fft/c_addsub_0'
Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_10/fft_mag_cordic_0_0_in_context.xdc] for cell 'audio_stuff/my_fft/cordic_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_10/fft_mag_cordic_0_0_in_context.xdc] for cell 'audio_stuff/my_fft/cordic_0'
Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_11/fft_mag_mult_gen_0_0_in_context.xdc] for cell 'audio_stuff/my_fft/mult_gen_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_11/fft_mag_mult_gen_0_0_in_context.xdc] for cell 'audio_stuff/my_fft/mult_gen_0'
Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_12/fft_mag_mult_gen_1_0_in_context.xdc] for cell 'audio_stuff/my_fft/mult_gen_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_12/fft_mag_mult_gen_1_0_in_context.xdc] for cell 'audio_stuff/my_fft/mult_gen_1'
Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_13/fft_mag_xfft_0_0_in_context.xdc] for cell 'audio_stuff/my_fft/xfft_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_13/fft_mag_xfft_0_0_in_context.xdc] for cell 'audio_stuff/my_fft/xfft_0'
Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_14/fft_mag_xlconstant_0_0_in_context.xdc] for cell 'audio_stuff/my_fft/xlconstant_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_14/fft_mag_xlconstant_0_0_in_context.xdc] for cell 'audio_stuff/my_fft/xlconstant_0'
Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_15/fft_mag_xlconstant_1_0_in_context.xdc] for cell 'audio_stuff/my_fft/xlconstant_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_15/fft_mag_xlconstant_1_0_in_context.xdc] for cell 'audio_stuff/my_fft/xlconstant_1'
Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_16/fft_mag_xlconstant_2_0_in_context.xdc] for cell 'audio_stuff/my_fft/xlconstant_2'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_16/fft_mag_xlconstant_2_0_in_context.xdc] for cell 'audio_stuff/my_fft/xlconstant_2'
Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_17/fft_mag_xlslice_0_0_in_context.xdc] for cell 'audio_stuff/my_fft/xlslice_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_17/fft_mag_xlslice_0_0_in_context.xdc] for cell 'audio_stuff/my_fft/xlslice_0'
Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_18/fft_mag_xlslice_1_0_in_context.xdc] for cell 'audio_stuff/my_fft/xlslice_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_18/fft_mag_xlslice_1_0_in_context.xdc] for cell 'audio_stuff/my_fft/xlslice_1'
Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_19/fft_mag_xlconcat_0_0_in_context.xdc] for cell 'audio_stuff/my_fft/xlconcat_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_19/fft_mag_xlconcat_0_0_in_context.xdc] for cell 'audio_stuff/my_fft/xlconcat_0'
Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_20/fft_mag_xlconstant_3_0_in_context.xdc] for cell 'audio_stuff/my_fft/xlconstant_3'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp_20/fft_mag_xlconstant_3_0_in_context.xdc] for cell 'audio_stuff/my_fft/xlconstant_3'
Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/Constraints_Master.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/Constraints_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/Constraints_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/final_project_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/final_project_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1506.469 ; gain = 0.004 ; free physical = 1672 ; free virtual = 11685
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'fft_amplitude_buffer' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'audio_stuff/filter_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'box/separate/your_instance_name' at clock pin 'aclk' is different from the actual clock period '40.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1506.469 ; gain = 611.258 ; free physical = 1671 ; free virtual = 11684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1506.469 ; gain = 611.258 ; free physical = 1671 ; free virtual = 11684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp/clk_manager_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-30626-eecs-digital-13/dcp/clk_manager_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for audio_stuff/my_fft. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for audio_stuff/my_fft/axis_register_slice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for audio_stuff/my_fft/c_addsub_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for audio_stuff/my_fft/cordic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for audio_stuff/my_fft/mult_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for audio_stuff/my_fft/mult_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for audio_stuff/my_fft/xfft_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for audio_stuff/my_fft/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for audio_stuff/my_fft/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for audio_stuff/my_fft/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for audio_stuff/my_fft/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for audio_stuff/my_fft/xlconstant_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for audio_stuff/my_fft/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for audio_stuff/my_fft/xlslice_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1506.469 ; gain = 611.258 ; free physical = 1671 ; free virtual = 11684
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "boot_counter" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "byte_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ready_for_next_byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bit_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "return_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "return_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/sobel.v:105]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/sobel.v:211]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/sobel.v:211]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/sobel.v:211]
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pic_memory_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "i" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "edge_memory_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GX2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GY2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bw_pixel_load0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bw_pixel_load1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bw_pixel_load2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "is_edge" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/erosion.v:100]
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "edge_addr_read" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "next_state" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "pixel1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_write" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_write" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_write" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_write" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_load0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_load1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_load2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/one_edge.v:146]
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "num_pixels" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "y_curr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'dividend_ready_reg' into 'divisor_ready_reg' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/color_contour.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/color_contour.v:186]
INFO: [Synth 8-5546] ROM "bin_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adjusting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'julian_test_reg' into 'first_time_reg' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/FFT_energy.v:197]
INFO: [Synth 8-5546] ROM "flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'audio_processing'
INFO: [Synth 8-5546] ROM "last_sample" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "filter_bram_addra_filter_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fwrite" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sd_rd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'audio_processing'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1506.469 ; gain = 611.258 ; free physical = 1656 ; free virtual = 11670
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 11    
	   2 Input     21 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 19    
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 7     
	   2 Input      8 Bit       Adders := 1     
	   7 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 22    
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 6     
+---Registers : 
	               60 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               42 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 15    
	               18 Bit    Registers := 4     
	               12 Bit    Registers := 11    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 24    
	                1 Bit    Registers := 60    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 1     
	   8 Input     56 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 4     
	   8 Input     20 Bit        Muxes := 2     
	  10 Input     19 Bit        Muxes := 6     
	   2 Input     19 Bit        Muxes := 14    
	   4 Input     19 Bit        Muxes := 2     
	  11 Input     19 Bit        Muxes := 2     
	   8 Input     19 Bit        Muxes := 4     
	   7 Input     19 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 50    
	   7 Input     12 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 7     
	   3 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	  20 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 13    
	  10 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	  10 Input      9 Bit        Muxes := 1     
	   8 Input      9 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
	  20 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	  10 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 52    
	  10 Input      4 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 9     
	  11 Input      4 Bit        Muxes := 1     
	  20 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 43    
	  10 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 23    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 214   
	  20 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 23    
	   8 Input      1 Bit        Muxes := 21    
	  10 Input      1 Bit        Muxes := 39    
	  15 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 16    
	   9 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module final_project 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module display_8hex 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
Module sd_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               56 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input     56 Bit        Muxes := 1     
	  20 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  20 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	  20 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module sobel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 4     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   7 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 2     
+---Muxes : 
	  10 Input     19 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 3     
	   4 Input     19 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 29    
	  10 Input      4 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 9     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
	  10 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 11    
	  15 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
Module edge_pixel_width 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 3     
	  11 Input     19 Bit        Muxes := 2     
	  10 Input     19 Bit        Muxes := 2     
	   4 Input     19 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 30    
	  11 Input      3 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 32    
	  11 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 10    
	  10 Input      1 Bit        Muxes := 8     
	  15 Input      1 Bit        Muxes := 3     
Module one_edge 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     20 Bit        Muxes := 1     
	   8 Input     19 Bit        Muxes := 3     
	   8 Input     10 Bit        Muxes := 1     
	   8 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
Module color_contour 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 5     
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input     20 Bit        Muxes := 1     
	   8 Input     19 Bit        Muxes := 1     
	   7 Input     19 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
Module image_processing 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     19 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
Module lev_to_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Color_offst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 14    
+---Registers : 
	                4 Bit    Registers := 7     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 21    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FFT_energy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               60 Bit    Registers := 1     
	               42 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 48    
	   8 Input     12 Bit        Muxes := 7     
	   3 Input     12 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 67    
	   8 Input      1 Bit        Muxes := 9     
Module Color_output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module Color_transform 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     84 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fir31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module filter_control 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module audio_PWM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module audio_processing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1506.469 ; gain = 611.258 ; free physical = 1656 ; free virtual = 11670
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'GX_reg[6:0]' into 'GX_reg[6:0]' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/sobel.v:147]
INFO: [Synth 8-4471] merging register 'GY_reg[6:0]' into 'GY_reg[6:0]' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/sobel.v:148]
INFO: [Synth 8-5546] ROM "y_curr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bin_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adjusting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bin_acc_reg[41:0]' into 'bin_acc_reg[41:0]' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/FFT_energy.v:120]
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_hold_reg' and it is trimmed from '60' to '20' bits. [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/FFT_energy.v:112]
DSP Report: Generating DSP bin_acc0, operation Mode is: C'+A*B.
DSP Report: register bin_acc_reg is absorbed into DSP bin_acc0.
DSP Report: operator bin_acc0 is absorbed into DSP bin_acc0.
DSP Report: operator bin_acc1 is absorbed into DSP bin_acc0.
INFO: [Synth 8-4471] merging register 'vcount_reg[11:0]' into 'vcount_reg[11:0]' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/Color_output.v:72]
INFO: [Synth 8-4471] merging register 'hcount_reg[11:0]' into 'hcount_reg[11:0]' [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/Color_output.v:64]
DSP Report: Generating DSP memory_addr0, operation Mode is: C'+A2*(B:0x280).
DSP Report: register vcount_reg is absorbed into DSP memory_addr0.
DSP Report: register hcount_reg is absorbed into DSP memory_addr0.
DSP Report: operator memory_addr0 is absorbed into DSP memory_addr0.
DSP Report: operator memory_addr1 is absorbed into DSP memory_addr0.
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_controller/lpf/y_reg' and it is trimmed from '18' to '8' bits. [/afs/athena.mit.edu/user/a/w/awubshet/Desktop/FinalProjectContainer/sources/fir31.v:68]
INFO: [Synth 8-5546] ROM "last_sample" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "down/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "down/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "center/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "center/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "left/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "left/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "right/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "right/clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sd_read_write/bit_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sd_read_write/byte_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sd_read_write/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sd_read_write/return_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sd_read_write/return_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sd_read_write/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "sd_read_write/boot_counter" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sd_read_write/state" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sd_read_write/ready_for_next_byte" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design final_project has port SD_RESET driven by constant 0
WARNING: [Synth 8-3917] design final_project has port SEG[7] driven by constant 1
WARNING: [Synth 8-3917] design final_project has port SD_DAT[2] driven by constant 1
WARNING: [Synth 8-3917] design final_project has port SD_DAT[1] driven by constant 1
WARNING: [Synth 8-3331] design audio_processing has unconnected port clk_25mhz
WARNING: [Synth 8-3331] design audio_processing has unconnected port sd_ready
WARNING: [Synth 8-3331] design FFT_energy has unconnected port test
WARNING: [Synth 8-3331] design FFT_energy has unconnected port addresses[59]
WARNING: [Synth 8-3331] design FFT_energy has unconnected port addresses[58]
WARNING: [Synth 8-3331] design FFT_energy has unconnected port addresses[57]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1506.469 ; gain = 611.258 ; free physical = 1657 ; free virtual = 11670
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1506.469 ; gain = 611.258 ; free physical = 1657 ; free virtual = 11670

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|lpf_coeffs  | coeff      | 32x10         | LUT            | 
|hpf_coeffs  | coeff      | 32x10         | LUT            | 
|bpf1_coeffs | coeff      | 32x10         | LUT            | 
|bpf2_coeffs | coeff      | 32x10         | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------+-----------------+-----------+----------------------+------------------------------+
|Module Name      | RTL Object      | Inference | Size (Depth x Width) | Primitives                   | 
+-----------------+-----------------+-----------+----------------------+------------------------------+
|audio_processing | myfifo/fifo_reg | Implied   | 512 x 8              | RAM64X1D x 16  RAM64M x 16   | 
+-----------------+-----------------+-----------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FFT_energy   | C'+A*B          | 16     | 16     | 42     | -      | 42     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|Color_output | C'+A2*(B:0x280) | 12     | 10     | 12     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'box/edge_detection/threshold_reg[0]' (FDE) to 'box/edge_detection/threshold_reg[1]'
INFO: [Synth 8-3886] merging instance 'box/edge_detection/next_state_reg[1]' (FDE) to 'box/edge_detection/next_state_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (box/\edge_detection/next_state_reg[4] )
INFO: [Synth 8-3886] merging instance 'box/edge_detection/next_state_reg[0]' (FDE) to 'box/edge_detection/next_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (box/\separate/next_state_reg[1] )
INFO: [Synth 8-3886] merging instance 'box/edge_detection/threshold_reg[2]' (FDE) to 'box/edge_detection/threshold_reg[3]'
INFO: [Synth 8-3886] merging instance 'box/edge_detection/threshold_reg[4]' (FDE) to 'box/edge_detection/threshold_reg[5]'
INFO: [Synth 8-3886] merging instance 'box/edge_detection/threshold_reg[6]' (FDE) to 'box/edge_detection/threshold_reg[7]'
INFO: [Synth 8-3886] merging instance 'box/edge_detection/threshold_reg[8]' (FDE) to 'box/edge_detection/threshold_reg[9]'
INFO: [Synth 8-3886] merging instance 'box/edge_detection/threshold_reg[10]' (FDE) to 'box/edge_detection/threshold_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (box/\skinny_edge/state_reg[4] )
INFO: [Synth 8-3886] merging instance 'box/isolate/bram_write_reg[1]' (FDE) to 'box/isolate/bram_write_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (box/\edge_detection/state_reg[4] )
WARNING: [Synth 8-3332] Sequential element (edge_detection/next_state_reg[4]) is unused and will be removed from module image_processing.
WARNING: [Synth 8-3332] Sequential element (edge_detection/next_state_reg[1]) is unused and will be removed from module image_processing.
WARNING: [Synth 8-3332] Sequential element (edge_detection/next_state_reg[0]) is unused and will be removed from module image_processing.
WARNING: [Synth 8-3332] Sequential element (edge_detection/state_reg[4]) is unused and will be removed from module image_processing.
WARNING: [Synth 8-3332] Sequential element (edge_detection/threshold_reg[10]) is unused and will be removed from module image_processing.
WARNING: [Synth 8-3332] Sequential element (edge_detection/threshold_reg[8]) is unused and will be removed from module image_processing.
WARNING: [Synth 8-3332] Sequential element (edge_detection/threshold_reg[6]) is unused and will be removed from module image_processing.
WARNING: [Synth 8-3332] Sequential element (edge_detection/threshold_reg[4]) is unused and will be removed from module image_processing.
WARNING: [Synth 8-3332] Sequential element (edge_detection/threshold_reg[2]) is unused and will be removed from module image_processing.
WARNING: [Synth 8-3332] Sequential element (edge_detection/threshold_reg[0]) is unused and will be removed from module image_processing.
WARNING: [Synth 8-3332] Sequential element (skinny_edge/state_reg[4]) is unused and will be removed from module image_processing.
WARNING: [Synth 8-3332] Sequential element (isolate/bram_write_reg[1]) is unused and will be removed from module image_processing.
WARNING: [Synth 8-3332] Sequential element (separate/next_state_reg[1]) is unused and will be removed from module image_processing.
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/sev_reg[4]' (FDE) to 'julian_color/test_FFT/sev_reg[11]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/six_reg[4]' (FDE) to 'julian_color/test_FFT/six_reg[7]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/fiv_reg[4]' (FDE) to 'julian_color/test_FFT/fiv_reg[7]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/sev_reg[5]' (FDE) to 'julian_color/test_FFT/sev_reg[11]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/fiv_reg[5]' (FDE) to 'julian_color/test_FFT/fiv_reg[7]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/sev_reg[6]' (FDE) to 'julian_color/test_FFT/sev_reg[11]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/six_reg[6]' (FDE) to 'julian_color/test_FFT/six_reg[7]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/fiv_reg[6]' (FDE) to 'julian_color/test_FFT/fiv_reg[7]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/sev_reg[7]' (FDE) to 'julian_color/test_FFT/sev_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (julian_color/\test_FFT/six_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (julian_color/\test_FFT/fiv_reg[7] )
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/six_reg[0]' (FDE) to 'julian_color/test_FFT/six_reg[2]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/fiv_reg[0]' (FDE) to 'julian_color/test_FFT/fiv_reg[3]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/three_reg[0]' (FDE) to 'julian_color/test_FFT/three_reg[3]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/one_reg[0]' (FDE) to 'julian_color/test_FFT/one_reg[3]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/six_reg[1]' (FDE) to 'julian_color/test_FFT/six_reg[3]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/fiv_reg[1]' (FDE) to 'julian_color/test_FFT/fiv_reg[3]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/three_reg[1]' (FDE) to 'julian_color/test_FFT/three_reg[3]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/one_reg[1]' (FDE) to 'julian_color/test_FFT/one_reg[3]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/fiv_reg[2]' (FDE) to 'julian_color/test_FFT/fiv_reg[3]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/three_reg[2]' (FDE) to 'julian_color/test_FFT/three_reg[3]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/one_reg[2]' (FDE) to 'julian_color/test_FFT/one_reg[3]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/sev_reg[8]' (FDE) to 'julian_color/test_FFT/sev_reg[9]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/four_reg[8]' (FDE) to 'julian_color/test_FFT/four_reg[11]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/two_reg[8]' (FDE) to 'julian_color/test_FFT/two_reg[11]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/four_reg[9]' (FDE) to 'julian_color/test_FFT/four_reg[11]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/two_reg[9]' (FDE) to 'julian_color/test_FFT/two_reg[11]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/sev_reg[10]' (FDE) to 'julian_color/test_FFT/sev_reg[11]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/four_reg[10]' (FDE) to 'julian_color/test_FFT/four_reg[11]'
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/two_reg[10]' (FDE) to 'julian_color/test_FFT/two_reg[11]'
WARNING: [Synth 8-3332] Sequential element (test_FFT/addr_hold_reg[9]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/addr_hold_reg[8]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/addr_hold_reg[7]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/addr_hold_reg[6]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/addr_hold_reg[5]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/addr_hold_reg[4]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/addr_hold_reg[3]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/addr_hold_reg[2]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/addr_hold_reg[1]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/addr_hold_reg[0]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[41]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[40]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[39]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[38]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[37]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[36]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[35]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[34]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[33]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[32]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[31]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[30]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[29]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[28]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[27]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[26]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[25]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[24]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[23]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[22]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[21]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[20]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/bin_acc_reg[19]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/c_map_test_reg[3]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/c_map_test_reg[2]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/c_map_test_reg[1]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/c_map_test_reg[0]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/one_reg[2]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/one_reg[1]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/one_reg[0]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/two_reg[10]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/two_reg[9]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/two_reg[8]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/three_reg[2]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/three_reg[1]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/three_reg[0]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/four_reg[10]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/four_reg[9]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/four_reg[8]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/fiv_reg[7]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/fiv_reg[6]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/fiv_reg[5]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/fiv_reg[4]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/fiv_reg[2]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/fiv_reg[1]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/fiv_reg[0]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/six_reg[7]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/six_reg[6]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/six_reg[4]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/six_reg[1]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/six_reg[0]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/sev_reg[10]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/sev_reg[8]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/sev_reg[7]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/sev_reg[6]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/sev_reg[5]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/sev_reg[4]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/test_out_reg[15]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/test_out_reg[14]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/test_out_reg[13]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/test_out_reg[12]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/test_out_reg[11]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/test_out_reg[10]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/test_out_reg[9]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/test_out_reg[8]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/test_out_reg[7]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/test_out_reg[6]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/test_out_reg[5]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/test_out_reg[4]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/test_out_reg[3]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/test_out_reg[2]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/test_out_reg[1]) is unused and will be removed from module Color_transform.
WARNING: [Synth 8-3332] Sequential element (test_FFT/test_out_reg[0]) is unused and will be removed from module Color_transform.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (audio_stuff/test_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (audio_stuff/\filter_controller/bpf2/flag_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (audio_stuff/\filter_controller/bpf1/flag_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (audio_stuff/i_37/\sd_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (audio_stuff/i_37/\sd_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (audio_stuff/i_37/\sd_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (audio_stuff/i_37/\sd_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (audio_stuff/i_37/\sd_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (audio_stuff/i_37/\sd_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (audio_stuff/i_37/\sd_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (audio_stuff/i_37/\sd_addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (audio_stuff/i_37/\sd_addr_reg[8] )
WARNING: [Synth 8-3332] Sequential element (filter_controller/bpf1/flag_reg) is unused and will be removed from module audio_processing.
WARNING: [Synth 8-3332] Sequential element (filter_controller/bpf1/idx_reg_reg[4]) is unused and will be removed from module audio_processing.
WARNING: [Synth 8-3332] Sequential element (filter_controller/bpf1/idx_reg_reg[3]) is unused and will be removed from module audio_processing.
WARNING: [Synth 8-3332] Sequential element (filter_controller/bpf1/idx_reg_reg[2]) is unused and will be removed from module audio_processing.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (box/\edge_detection/GX2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (box/\edge_detection/GY2_reg[1] )
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/four_reg[6]' (FDE) to 'julian_color/test_FFT/four_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (julian_color/\test_FFT/four_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (julian_color/\test_FFT/two_reg[3] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1506.469 ; gain = 611.258 ; free physical = 1643 ; free virtual = 11656
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1506.469 ; gain = 611.258 ; free physical = 1643 ; free virtual = 11656

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clocker/clk_out1' to pin 'clocker/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clocker/clk_out2' to pin 'clocker/bbstub_clk_out2/O'
INFO: [Synth 8-5820] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1515.449 ; gain = 620.238 ; free physical = 1560 ; free virtual = 11573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1585.926 ; gain = 690.715 ; free physical = 1489 ; free virtual = 11502
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'julian_color/test_FFT/three_reg[7]' (FDE) to 'julian_color/test_FFT/three_reg[3]'
INFO: [Synth 8-3886] merging instance 'audio_stuff/myfifo/rptr_reg_rep[5]' (FDRE) to 'audio_stuff/myfifo/rptr_reg[5]'
INFO: [Synth 8-3886] merging instance 'audio_stuff/myfifo/rptr_reg_rep[4]' (FDRE) to 'audio_stuff/myfifo/rptr_reg[4]'
INFO: [Synth 8-3886] merging instance 'audio_stuff/myfifo/rptr_reg_rep[3]' (FDRE) to 'audio_stuff/myfifo/rptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'audio_stuff/myfifo/rptr_reg_rep[2]' (FDRE) to 'audio_stuff/myfifo/rptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'audio_stuff/myfifo/rptr_reg_rep[1]' (FDRE) to 'audio_stuff/myfifo/rptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'audio_stuff/myfifo/rptr_reg_rep[0]' (FDRE) to 'audio_stuff/myfifo/rptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'audio_stuff/myfifo/rptr_reg_rep[6]' (FDRE) to 'audio_stuff/myfifo/rptr_reg[6]'
INFO: [Synth 8-3886] merging instance 'audio_stuff/myfifo/rptr_reg_rep[7]' (FDRE) to 'audio_stuff/myfifo/rptr_reg[7]'
INFO: [Synth 8-3886] merging instance 'audio_stuff/myfifo/rptr_reg_rep[8]' (FDRE) to 'audio_stuff/myfifo/rptr_reg[8]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1593.934 ; gain = 698.723 ; free physical = 1480 ; free virtual = 11493
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1593.934 ; gain = 698.723 ; free physical = 1480 ; free virtual = 11493

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1593.934 ; gain = 698.723 ; free physical = 1480 ; free virtual = 11493
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module xy_edge has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module xy_edge has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module xy_edge has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module fft_amplitude_buffer has unconnected pin dinb[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 1593.934 ; gain = 698.723 ; free physical = 1480 ; free virtual = 11493
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 1593.934 ; gain = 698.723 ; free physical = 1480 ; free virtual = 11493
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 1593.934 ; gain = 698.723 ; free physical = 1480 ; free virtual = 11493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 1593.934 ; gain = 698.723 ; free physical = 1480 ; free virtual = 11493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1593.934 ; gain = 698.723 ; free physical = 1480 ; free virtual = 11493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1593.934 ; gain = 698.723 ; free physical = 1480 ; free virtual = 11493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |clk_manager                     |         1|
|2     |frame_buffer                    |         1|
|3     |xy_bin                          |         1|
|4     |div_gen_0                       |         1|
|5     |bram_fft_output_buffer          |         1|
|6     |filter_input_buffer             |         1|
|7     |fft_mag_axis_register_slice_2_0 |         1|
|8     |fft_mag_c_addsub_0_0            |         1|
|9     |fft_mag_cordic_0_0              |         1|
|10    |fft_mag_mult_gen_0_0            |         1|
|11    |fft_mag_mult_gen_1_0            |         1|
|12    |fft_mag_xfft_0_0                |         1|
|13    |fft_mag_xlconcat_0_0            |         1|
|14    |fft_mag_xlconstant_0_0          |         1|
|15    |fft_mag_xlconstant_1_0          |         1|
|16    |fft_mag_xlconstant_2_0          |         1|
|17    |fft_mag_xlconstant_3_0          |         1|
|18    |fft_mag_xlslice_0_0             |         1|
|19    |fft_mag_xlslice_1_0             |         1|
|20    |ila_0                           |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |bram_fft_output_buffer          |     1|
|2     |clk_manager                     |     1|
|3     |div_gen_0                       |     1|
|4     |fft_mag_axis_register_slice_2_0 |     1|
|5     |fft_mag_c_addsub_0_0            |     1|
|6     |fft_mag_cordic_0_0              |     1|
|7     |fft_mag_mult_gen_0_0            |     1|
|8     |fft_mag_mult_gen_1_0            |     1|
|9     |fft_mag_xfft_0_0                |     1|
|10    |fft_mag_xlconcat_0_0            |     1|
|11    |fft_mag_xlconstant_0_0          |     1|
|12    |fft_mag_xlconstant_1_0          |     1|
|13    |fft_mag_xlconstant_2_0          |     1|
|14    |fft_mag_xlconstant_3_0          |     1|
|15    |fft_mag_xlslice_0_0             |     1|
|16    |fft_mag_xlslice_1_0             |     1|
|17    |filter_input_buffer             |     1|
|18    |frame_buffer                    |     1|
|19    |ila_0                           |     1|
|20    |xy_bin                          |     1|
|21    |CARRY4                          |   322|
|22    |DSP48E1                         |     1|
|23    |DSP48E1_1                       |     1|
|24    |LUT1                            |   873|
|25    |LUT2                            |   214|
|26    |LUT3                            |   365|
|27    |LUT4                            |   291|
|28    |LUT5                            |   327|
|29    |LUT6                            |   706|
|30    |MUXF7                           |    27|
|31    |MUXF8                           |     8|
|32    |RAM64M                          |    16|
|33    |RAM64X1D                        |    16|
|34    |XORCY                           |     8|
|35    |FDRE                            |  1143|
|36    |FDSE                            |    26|
|37    |IBUF                            |    22|
|38    |OBUF                            |    42|
|39    |OBUFT                           |    34|
+------+--------------------------------+------+

Report Instance Areas: 
+------+----------------------+-----------------+------+
|      |Instance              |Module           |Cells |
+------+----------------------+-----------------+------+
|1     |top                   |                 |  4707|
|2     |  box                 |image_processing |  2358|
|3     |    edge_detection    |sobel            |   645|
|4     |    isolate           |one_edge         |   671|
|5     |    separate          |color_contour    |   630|
|6     |    skinny_edge       |edge_pixel_width |   412|
|7     |  julian_color        |Color_transform  |   676|
|8     |    pulse_down        |lev_to_pulse     |     3|
|9     |    pulse_up          |lev_to_pulse_5   |    10|
|10    |    test_FFT          |FFT_energy       |   478|
|11    |    test_color        |Color_output     |   128|
|12    |    test_off          |Color_offst      |    57|
|13    |  audio_stuff         |audio_processing |   720|
|14    |    my_fft            |fft_mag          |   179|
|15    |    audio_at32khz     |audio_PWM        |    24|
|16    |    clk_32khz_module  |clock_divider    |    99|
|17    |    filter_controller |filter_control   |    61|
|18    |      hpf             |fir31            |    25|
|19    |      lpf             |fir31_4          |    36|
|20    |    myfifo            |fifo             |   118|
|21    |  center              |debounce         |    54|
|22    |  display             |display_8hex     |   118|
|23    |  down                |debounce_0       |    54|
|24    |  left                |debounce_1       |    54|
|25    |  right               |debounce_2       |    54|
|26    |  sd_read_write       |sd_controller    |   376|
|27    |  up                  |debounce_3       |    54|
+------+----------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1593.934 ; gain = 698.723 ; free physical = 1480 ; free virtual = 11493
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 296 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1593.934 ; gain = 215.906 ; free physical = 1479 ; free virtual = 11493
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1593.941 ; gain = 698.730 ; free physical = 1481 ; free virtual = 11495
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 386 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
286 Infos, 288 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 1625.953 ; gain = 636.184 ; free physical = 1475 ; free virtual = 11495
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1657.969 ; gain = 0.000 ; free physical = 1480 ; free virtual = 11495
INFO: [Common 17-206] Exiting Vivado at Sun Dec 10 18:05:19 2017...
