module blink(
    input  wire clk,
    output reg  led
);
    always @(posedge clk) begin
        led <= ~led;
    end
endmodule
