[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Mon Jun  3 09:59:45 2024
[*]
[dumpfile] "/home/mike/git/MJoergen/SDRAM/src/sim/tb_sdram_mega65r6.ghw"
[dumpfile_mtime] "Mon Jun  3 09:59:12 2024"
[dumpfile_size] 147346812
[savefile] "/home/mike/git/MJoergen/SDRAM/src/sim/tb_sdram_mega65r6.gtkw"
[timestart] 0
[size] 1429 930
[pos] 221 34
*-36.321762 233832000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] top.
[treeopen] top.tb_sdram_mega65r6.
[treeopen] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.
[treeopen] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.
[treeopen] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.
[sst_width] 318
[signals_width] 412
[sst_expanded] 1
[sst_vpaned_height] 258
@c00200
-tb
@28
top.tb_sdram_mega65r6.running
top.tb_sdram_mega65r6.sys_clk
top.tb_sdram_mega65r6.sys_rst
top.tb_sdram_mega65r6.sdram_clk
top.tb_sdram_mega65r6.sdram_cke
top.tb_sdram_mega65r6.sdram_ras_n
top.tb_sdram_mega65r6.sdram_cas_n
top.tb_sdram_mega65r6.sdram_we_n
top.tb_sdram_mega65r6.sdram_cs_n
top.tb_sdram_mega65r6.sdram_dqml
top.tb_sdram_mega65r6.sdram_dqmh
#{top.tb_sdram_mega65r6.sdram_ba[1:0]} top.tb_sdram_mega65r6.sdram_ba[1] top.tb_sdram_mega65r6.sdram_ba[0]
@22
#{top.tb_sdram_mega65r6.sdram_a[12:0]} top.tb_sdram_mega65r6.sdram_a[12] top.tb_sdram_mega65r6.sdram_a[11] top.tb_sdram_mega65r6.sdram_a[10] top.tb_sdram_mega65r6.sdram_a[9] top.tb_sdram_mega65r6.sdram_a[8] top.tb_sdram_mega65r6.sdram_a[7] top.tb_sdram_mega65r6.sdram_a[6] top.tb_sdram_mega65r6.sdram_a[5] top.tb_sdram_mega65r6.sdram_a[4] top.tb_sdram_mega65r6.sdram_a[3] top.tb_sdram_mega65r6.sdram_a[2] top.tb_sdram_mega65r6.sdram_a[1] top.tb_sdram_mega65r6.sdram_a[0]
#{top.tb_sdram_mega65r6.sdram_dq[15:0]} top.tb_sdram_mega65r6.sdram_dq[15] top.tb_sdram_mega65r6.sdram_dq[14] top.tb_sdram_mega65r6.sdram_dq[13] top.tb_sdram_mega65r6.sdram_dq[12] top.tb_sdram_mega65r6.sdram_dq[11] top.tb_sdram_mega65r6.sdram_dq[10] top.tb_sdram_mega65r6.sdram_dq[9] top.tb_sdram_mega65r6.sdram_dq[8] top.tb_sdram_mega65r6.sdram_dq[7] top.tb_sdram_mega65r6.sdram_dq[6] top.tb_sdram_mega65r6.sdram_dq[5] top.tb_sdram_mega65r6.sdram_dq[4] top.tb_sdram_mega65r6.sdram_dq[3] top.tb_sdram_mega65r6.sdram_dq[2] top.tb_sdram_mega65r6.sdram_dq[1] top.tb_sdram_mega65r6.sdram_dq[0]
@28
top.tb_sdram_mega65r6.kb_io0
top.tb_sdram_mega65r6.kb_io1
top.tb_sdram_mega65r6.kb_io2
top.tb_sdram_mega65r6.uart_rx
top.tb_sdram_mega65r6.uart_tx
top.tb_sdram_mega65r6.vga_hs
top.tb_sdram_mega65r6.vga_vs
@22
#{top.tb_sdram_mega65r6.vga_red[7:0]} top.tb_sdram_mega65r6.vga_red[7] top.tb_sdram_mega65r6.vga_red[6] top.tb_sdram_mega65r6.vga_red[5] top.tb_sdram_mega65r6.vga_red[4] top.tb_sdram_mega65r6.vga_red[3] top.tb_sdram_mega65r6.vga_red[2] top.tb_sdram_mega65r6.vga_red[1] top.tb_sdram_mega65r6.vga_red[0]
#{top.tb_sdram_mega65r6.vga_green[7:0]} top.tb_sdram_mega65r6.vga_green[7] top.tb_sdram_mega65r6.vga_green[6] top.tb_sdram_mega65r6.vga_green[5] top.tb_sdram_mega65r6.vga_green[4] top.tb_sdram_mega65r6.vga_green[3] top.tb_sdram_mega65r6.vga_green[2] top.tb_sdram_mega65r6.vga_green[1] top.tb_sdram_mega65r6.vga_green[0]
#{top.tb_sdram_mega65r6.vga_blue[7:0]} top.tb_sdram_mega65r6.vga_blue[7] top.tb_sdram_mega65r6.vga_blue[6] top.tb_sdram_mega65r6.vga_blue[5] top.tb_sdram_mega65r6.vga_blue[4] top.tb_sdram_mega65r6.vga_blue[3] top.tb_sdram_mega65r6.vga_blue[2] top.tb_sdram_mega65r6.vga_blue[1] top.tb_sdram_mega65r6.vga_blue[0]
@28
top.tb_sdram_mega65r6.vdac_clk
top.tb_sdram_mega65r6.vdac_blank_n
top.tb_sdram_mega65r6.vdac_sync_n
top.tb_sdram_mega65r6.rx_valid
top.tb_sdram_mega65r6.rx_ready
@22
#{top.tb_sdram_mega65r6.rx_data[7:0]} top.tb_sdram_mega65r6.rx_data[7] top.tb_sdram_mega65r6.rx_data[6] top.tb_sdram_mega65r6.rx_data[5] top.tb_sdram_mega65r6.rx_data[4] top.tb_sdram_mega65r6.rx_data[3] top.tb_sdram_mega65r6.rx_data[2] top.tb_sdram_mega65r6.rx_data[1] top.tb_sdram_mega65r6.rx_data[0]
@1401200
-tb
@c00200
-sdram_mega65r6
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.sys_clk_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.sys_rst_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_clk_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_cke_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_ras_n_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_cas_n_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_we_n_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_cs_n_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dqml_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dqmh_o
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_ba_o[1:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_ba_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_ba_o[0]
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_a_o[12:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_a_o[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_a_o[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_a_o[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_a_o[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_a_o[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_a_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_a_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_a_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_a_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_a_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_a_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_a_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_a_o[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_io[15:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_io[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_io[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_io[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_io[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_io[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_io[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_io[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_io[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_io[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_io[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_io[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_io[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_io[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_io[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_io[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_io[0]
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.kb_io0_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.kb_io1_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.kb_io2_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.uart_rx_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.uart_tx_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_hs_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_vs_o
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_red_o[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_red_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_red_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_red_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_red_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_red_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_red_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_red_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_red_o[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_green_o[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_green_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_green_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_green_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_green_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_green_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_green_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_green_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_green_o[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_blue_o[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_blue_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_blue_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_blue_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_blue_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_blue_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_blue_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_blue_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.vga_blue_o[0]
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.vdac_clk_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.vdac_blank_n_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.vdac_psave_n_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.vdac_sync_n_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_clk
top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_rst
top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_uart_rx_valid
top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_uart_rx_ready
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_uart_rx_data[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_uart_rx_data[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_uart_rx_data[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_uart_rx_data[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_uart_rx_data[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_uart_rx_data[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_uart_rx_data[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_uart_rx_data[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_uart_rx_data[0]
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_uart_tx_valid
top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_uart_tx_ready
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_uart_tx_data[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_uart_tx_data[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_uart_tx_data[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_uart_tx_data[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_uart_tx_data[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_uart_tx_data[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_uart_tx_data[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_uart_tx_data[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_uart_tx_data[0]
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_start
top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_active
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[31:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[31] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[30] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[29] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[28] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[27] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[26] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[25] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[24] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[23] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[22] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[21] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[20] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[19] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[18] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[17] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[16] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_total[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[31:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[31] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[30] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[29] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[28] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[27] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[26] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[25] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[24] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[23] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[22] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[21] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[20] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[19] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[18] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[17] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[16] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_error[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[31:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[31] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[30] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[29] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[28] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[27] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[26] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[25] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[24] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[23] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[22] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[21] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[20] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[19] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[18] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[17] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[16] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_addr[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[31:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[31] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[30] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[29] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[28] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[27] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[26] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[25] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[24] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[23] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[22] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[21] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[20] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[19] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[18] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[17] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[16] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_exp[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[31:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[31] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[30] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[29] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[28] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[27] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[26] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[25] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[24] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[23] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[22] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[21] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[20] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[19] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[18] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[17] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[16] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.ctrl_stat_err_read[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_in[15:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_in[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_in[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_in[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_in[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_in[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_in[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_in[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_in[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_in[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_in[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_in[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_in[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_in[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_in[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_in[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_in[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_out[15:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_out[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_out[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_out[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_out[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_out[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_out[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_out[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_out[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_out[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_out[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_out[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_out[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_out[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_out[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_out[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_out[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_oe_n[15:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_oe_n[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_oe_n[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_oe_n[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_oe_n[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_oe_n[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_oe_n[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_oe_n[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_oe_n[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_oe_n[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_oe_n[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_oe_n[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_oe_n[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_oe_n[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_oe_n[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_oe_n[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.sdram_dq_oe_n[0]
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_clk
top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_rst
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_pos_x[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_pos_x[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_pos_x[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_pos_x[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_pos_x[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_pos_x[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_pos_x[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_pos_x[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_pos_x[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_pos_y[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_pos_y[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_pos_y[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_pos_y[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_pos_y[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_pos_y[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_pos_y[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_pos_y[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_pos_y[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_char[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_char[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_char[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_char[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_char[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_char[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_char[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_char[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.video_char[0]
@1401200
-sdram_mega65r6
@c00200
-avm_verifier
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.clk_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.rst_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_waitrequest_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_write_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_read_i
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_address_i[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_address_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_address_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_address_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_address_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_address_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_address_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_address_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_address_i[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_writedata_i[15:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_writedata_i[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_writedata_i[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_writedata_i[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_writedata_i[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_writedata_i[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_writedata_i[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_writedata_i[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_writedata_i[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_writedata_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_writedata_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_writedata_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_writedata_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_writedata_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_writedata_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_writedata_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_writedata_i[0]
@28
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_byteenable_i[1:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_byteenable_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_byteenable_i[0]
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_burstcount_i[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_burstcount_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_burstcount_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_burstcount_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_burstcount_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_burstcount_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_burstcount_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_burstcount_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_burstcount_i[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_readdata_i[15:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_readdata_i[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_readdata_i[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_readdata_i[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_readdata_i[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_readdata_i[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_readdata_i[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_readdata_i[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_readdata_i[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_readdata_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_readdata_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_readdata_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_readdata_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_readdata_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_readdata_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_readdata_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_readdata_i[0]
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.avm_readdatavalid_i
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[31:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[31] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[30] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[29] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[28] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[27] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[26] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[25] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[24] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[23] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[22] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[21] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[20] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[19] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[18] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[17] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[16] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_total_o[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[31:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[31] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[30] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[29] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[28] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[27] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[26] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[25] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[24] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[23] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[22] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[21] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[20] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[19] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[18] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[17] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[16] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_error_o[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_addr_o[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_addr_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_addr_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_addr_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_addr_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_addr_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_addr_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_addr_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_addr_o[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_exp_o[15:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_exp_o[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_exp_o[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_exp_o[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_exp_o[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_exp_o[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_exp_o[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_exp_o[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_exp_o[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_exp_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_exp_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_exp_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_exp_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_exp_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_exp_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_exp_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_exp_o[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_read_o[15:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_read_o[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_read_o[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_read_o[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_read_o[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_read_o[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_read_o[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_read_o[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_read_o[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_read_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_read_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_read_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_read_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_read_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_read_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_read_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.stat_err_read_o[0]
@420
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.req_count
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.read_count
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.reading
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.wr_en[1:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.wr_en[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.wr_en[0]
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.mem_data[15:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.mem_data[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.mem_data[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.mem_data[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.mem_data[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.mem_data[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.mem_data[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.mem_data[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.mem_data[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.mem_data[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.mem_data[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.mem_data[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.mem_data[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.mem_data[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.mem_data[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.mem_data[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_verifier_inst.mem_data[0]
@1401200
-avm_verifier
@c00200
-avm_master3
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.clk_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.rst_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.start_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.wait_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_waitrequest_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_write_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_read_o
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_address_o[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_address_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_address_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_address_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_address_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_address_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_address_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_address_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_address_o[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_writedata_o[15:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_writedata_o[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_writedata_o[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_writedata_o[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_writedata_o[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_writedata_o[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_writedata_o[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_writedata_o[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_writedata_o[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_writedata_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_writedata_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_writedata_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_writedata_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_writedata_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_writedata_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_writedata_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_writedata_o[0]
@28
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_byteenable_o[1:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_byteenable_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_byteenable_o[0]
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_burstcount_o[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_burstcount_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_burstcount_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_burstcount_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_burstcount_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_burstcount_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_burstcount_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_burstcount_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_burstcount_o[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_readdata_i[15:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_readdata_i[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_readdata_i[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_readdata_i[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_readdata_i[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_readdata_i[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_readdata_i[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_readdata_i[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_readdata_i[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_readdata_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_readdata_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_readdata_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_readdata_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_readdata_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_readdata_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_readdata_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_readdata_i[0]
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.m_avm_readdatavalid_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.rand_update_s
@420
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.state
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.waiting
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[63:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[63] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[62] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[61] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[60] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[59] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[58] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[57] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[56] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[55] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[54] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[53] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[52] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[51] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[50] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[49] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[48] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[47] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[46] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[45] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[44] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[43] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[42] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[41] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[40] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[39] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[38] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[37] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[36] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[35] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[34] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[33] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[32] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[31] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[30] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[29] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[28] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[27] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[26] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[25] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[24] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[23] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[22] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[21] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[20] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[19] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[18] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[17] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[16] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.random_s[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.address_s[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.address_s[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.address_s[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.address_s[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.address_s[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.address_s[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.address_s[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.address_s[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.address_s[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.data_s[15:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.data_s[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.data_s[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.data_s[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.data_s[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.data_s[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.data_s[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.data_s[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.data_s[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.data_s[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.data_s[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.data_s[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.data_s[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.data_s[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.data_s[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.data_s[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.data_s[0]
@28
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.byteenable_s[1:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.byteenable_s[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.byteenable_s[0]
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.write_s[0]
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.count[10:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.count[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.count[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.count[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.count[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.count[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.count[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.count[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.count[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.count[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.count[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.traffic_gen_inst.avm_master3_inst.count[0]
@1401200
-avm_master3
@800201
-sdram
@29
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.clk_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.rst_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_waitrequest_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_write_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_read_i
@23
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[31:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[31] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[30] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[29] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[28] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[27] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[26] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[25] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[24] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[23] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[22] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[21] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[20] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[19] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[18] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[17] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[16] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_address_i[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_writedata_i[15:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_writedata_i[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_writedata_i[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_writedata_i[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_writedata_i[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_writedata_i[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_writedata_i[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_writedata_i[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_writedata_i[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_writedata_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_writedata_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_writedata_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_writedata_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_writedata_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_writedata_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_writedata_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_writedata_i[0]
@29
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_byteenable_i[1:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_byteenable_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_byteenable_i[0]
@23
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_burstcount_i[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_burstcount_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_burstcount_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_burstcount_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_burstcount_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_burstcount_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_burstcount_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_burstcount_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_burstcount_i[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_readdata_o[15:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_readdata_o[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_readdata_o[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_readdata_o[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_readdata_o[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_readdata_o[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_readdata_o[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_readdata_o[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_readdata_o[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_readdata_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_readdata_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_readdata_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_readdata_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_readdata_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_readdata_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_readdata_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_readdata_o[0]
@29
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.avm_readdatavalid_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_clk_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_cke_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_ras_n_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_cas_n_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_we_n_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_cs_n_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dqml_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dqmh_o
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_ba_o[1:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_ba_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_ba_o[0]
@23
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_a_o[12:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_a_o[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_a_o[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_a_o[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_a_o[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_a_o[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_a_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_a_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_a_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_a_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_a_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_a_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_a_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_a_o[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_in_i[15:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_in_i[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_in_i[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_in_i[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_in_i[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_in_i[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_in_i[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_in_i[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_in_i[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_in_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_in_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_in_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_in_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_in_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_in_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_in_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_in_i[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_out_o[15:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_out_o[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_out_o[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_out_o[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_out_o[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_out_o[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_out_o[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_out_o[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_out_o[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_out_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_out_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_out_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_out_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_out_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_out_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_out_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_out_o[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_oe_n_o[15:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_oe_n_o[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_oe_n_o[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_oe_n_o[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_oe_n_o[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_oe_n_o[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_oe_n_o[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_oe_n_o[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_oe_n_o[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_oe_n_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_oe_n_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_oe_n_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_oe_n_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_oe_n_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_oe_n_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_oe_n_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.sdram_dq_oe_n_o[0]
@421
top.tb_sdram_mega65r6.sdram_mega65r6_inst.core_wrapper_inst.sdram_inst.state
@1000201
-sdram
@c00200
-controller_wrapper
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_clk_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_rst_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_start_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_active_i
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[31:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[31] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[30] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[29] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[28] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[27] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[26] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[25] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[24] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[23] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[22] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[21] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[20] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[19] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[18] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[17] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[16] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_total_i[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[31:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[31] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[30] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[29] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[28] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[27] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[26] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[25] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[24] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[23] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[22] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[21] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[20] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[19] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[18] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[17] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[16] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_error_i[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[31:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[31] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[30] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[29] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[28] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[27] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[26] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[25] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[24] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[23] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[22] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[21] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[20] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[19] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[18] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[17] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[16] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_addr_i[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[31:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[31] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[30] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[29] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[28] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[27] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[26] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[25] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[24] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[23] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[22] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[21] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[20] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[19] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[18] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[17] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[16] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_exp_i[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[31:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[31] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[30] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[29] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[28] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[27] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[26] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[25] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[24] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[23] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[22] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[21] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[20] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[19] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[18] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[17] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[16] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_stat_err_read_i[0]
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_key_valid_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_key_ready_o
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_key_data_i[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_key_data_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_key_data_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_key_data_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_key_data_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_key_data_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_key_data_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_key_data_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_key_data_i[0]
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_uart_rx_valid_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_uart_rx_ready_o
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_uart_rx_data_i[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_uart_rx_data_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_uart_rx_data_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_uart_rx_data_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_uart_rx_data_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_uart_rx_data_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_uart_rx_data_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_uart_rx_data_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_uart_rx_data_i[0]
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_uart_tx_valid_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_uart_tx_ready_i
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_uart_tx_data_o[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_uart_tx_data_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_uart_tx_data_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_uart_tx_data_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_uart_tx_data_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_uart_tx_data_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_uart_tx_data_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_uart_tx_data_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_uart_tx_data_o[0]
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_clk_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_rst_i
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_pos_x_i[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_pos_x_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_pos_x_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_pos_x_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_pos_x_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_pos_x_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_pos_x_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_pos_x_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_pos_x_i[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_pos_y_i[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_pos_y_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_pos_y_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_pos_y_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_pos_y_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_pos_y_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_pos_y_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_pos_y_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_pos_y_i[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_char_o[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_char_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_char_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_char_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_char_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_char_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_char_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_char_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_char_o[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_colors_o[15:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_colors_o[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_colors_o[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_colors_o[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_colors_o[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_colors_o[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_colors_o[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_colors_o[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_colors_o[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_colors_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_colors_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_colors_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_colors_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_colors_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_colors_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_colors_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.video_colors_o[0]
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_rx_valid
top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_rx_ready
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_rx_data[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_rx_data[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_rx_data[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_rx_data[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_rx_data[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_rx_data[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_rx_data[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_rx_data[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_rx_data[0]
@420
top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_state
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_rst_d
top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_active_d
top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_start_valid
top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_start_ready
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_start_data[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_start_data[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_start_data[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_start_data[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_start_data[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_start_data[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_start_data[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_start_data[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_start_data[0]
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_result_valid
top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_result_ready
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_result_data[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_result_data[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_result_data[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_result_data[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_result_data[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_result_data[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_result_data[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_result_data[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.controller_wrapper_inst.ctrl_result_data[0]
@1401200
-controller_wrapper
@c00200
-mega65_wrapper
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.sys_clk_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.sys_rst_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.uart_rx_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.uart_tx_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.kb_io0_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.kb_io1_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.kb_io2_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_hs_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_vs_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vdac_clk_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vdac_blank_n_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vdac_psave_n_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vdac_sync_n_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_clk_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_rst_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_key_valid_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_key_ready_i
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_key_data_o[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_key_data_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_key_data_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_key_data_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_key_data_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_key_data_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_key_data_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_key_data_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_key_data_o[0]
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_uart_rx_valid_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_uart_rx_ready_i
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_uart_rx_data_o[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_uart_rx_data_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_uart_rx_data_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_uart_rx_data_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_uart_rx_data_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_uart_rx_data_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_uart_rx_data_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_uart_rx_data_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_uart_rx_data_o[0]
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_uart_tx_valid_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_uart_tx_ready_o
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_uart_tx_data_i[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_uart_tx_data_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_uart_tx_data_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_uart_tx_data_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_uart_tx_data_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_uart_tx_data_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_uart_tx_data_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_uart_tx_data_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.ctrl_uart_tx_data_i[0]
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_clk_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_rst_o
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_red_o[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_red_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_red_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_red_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_red_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_red_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_red_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_red_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_red_o[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_green_o[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_green_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_green_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_green_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_green_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_green_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_green_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_green_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_green_o[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_blue_o[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_blue_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_blue_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_blue_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_blue_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_blue_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_blue_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_blue_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.vga_blue_o[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_pos_x_o[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_pos_x_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_pos_x_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_pos_x_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_pos_x_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_pos_x_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_pos_x_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_pos_x_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_pos_x_o[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_pos_y_o[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_pos_y_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_pos_y_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_pos_y_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_pos_y_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_pos_y_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_pos_y_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_pos_y_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_pos_y_o[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_char_i[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_char_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_char_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_char_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_char_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_char_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_char_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_char_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_char_i[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_colors_i[15:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_colors_i[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_colors_i[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_colors_i[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_colors_i[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_colors_i[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_colors_i[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_colors_i[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_colors_i[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_colors_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_colors_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_colors_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_colors_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_colors_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_colors_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_colors_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_colors_i[0]
@1401200
-mega65_wrapper
@c00200
-video_wrapper
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_clk_i
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_rst_i
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_pos_x_o[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_pos_x_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_pos_x_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_pos_x_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_pos_x_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_pos_x_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_pos_x_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_pos_x_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_pos_x_o[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_pos_y_o[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_pos_y_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_pos_y_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_pos_y_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_pos_y_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_pos_y_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_pos_y_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_pos_y_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_pos_y_o[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_char_i[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_char_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_char_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_char_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_char_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_char_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_char_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_char_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_char_i[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_colors_i[15:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_colors_i[15] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_colors_i[14] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_colors_i[13] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_colors_i[12] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_colors_i[11] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_colors_i[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_colors_i[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_colors_i[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_colors_i[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_colors_i[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_colors_i[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_colors_i[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_colors_i[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_colors_i[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_colors_i[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_colors_i[0]
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_hs_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_vs_o
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_red_o[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_red_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_red_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_red_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_red_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_red_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_red_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_red_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_red_o[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_green_o[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_green_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_green_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_green_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_green_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_green_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_green_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_green_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_green_o[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_blue_o[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_blue_o[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_blue_o[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_blue_o[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_blue_o[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_blue_o[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_blue_o[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_blue_o[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vga_blue_o[0]
@28
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vdac_clk_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vdac_blank_n_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vdac_psave_n_o
top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.vdac_sync_n_o
@22
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_hcount[10:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_hcount[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_hcount[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_hcount[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_hcount[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_hcount[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_hcount[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_hcount[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_hcount[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_hcount[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_hcount[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_hcount[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_vcount[10:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_vcount[10] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_vcount[9] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_vcount[8] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_vcount[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_vcount[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_vcount[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_vcount[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_vcount[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_vcount[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_vcount[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_vcount[0]
#{top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_rgb[7:0]} top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_rgb[7] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_rgb[6] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_rgb[5] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_rgb[4] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_rgb[3] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_rgb[2] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_rgb[1] top.tb_sdram_mega65r6.sdram_mega65r6_inst.mega65_wrapper_inst.video_wrapper_inst.video_rgb[0]
@1401200
-video_wrapper
[pattern_trace] 1
[pattern_trace] 0
