
*** Running vivado
    with args -log XADCdemo.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source XADCdemo.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source XADCdemo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/ngonidzashe/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ngonidzashe/Vivado/2019.2/data/ip'.
Command: link_design -top XADCdemo -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'XLXI_7'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1631.352 ; gain = 0.000 ; free physical = 175 ; free virtual = 1933
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XLXI_7/inst'
Finished Parsing XDC File [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XLXI_7/inst'
Parsing XDC File [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1778.941 ; gain = 0.000 ; free physical = 214 ; free virtual = 1816
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1778.941 ; gain = 348.691 ; free physical = 214 ; free virtual = 1816
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1878.660 ; gain = 99.719 ; free physical = 210 ; free virtual = 1811

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1738c2202

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.332 ; gain = 429.688 ; free physical = 137 ; free virtual = 1223
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1738c2202

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.332 ; gain = 429.688 ; free physical = 136 ; free virtual = 1222
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b3b94f10

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.332 ; gain = 429.688 ; free physical = 131 ; free virtual = 1221
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG XLXI_7/drdy_out_BUFG_inst to drive 75 load(s) on clock net XLXI_7/drdy_out_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 162d1d83f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.332 ; gain = 429.688 ; free physical = 128 ; free virtual = 1220
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 162d1d83f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.332 ; gain = 429.688 ; free physical = 128 ; free virtual = 1220
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 162d1d83f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.332 ; gain = 429.688 ; free physical = 128 ; free virtual = 1220
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.332 ; gain = 0.000 ; free physical = 126 ; free virtual = 1222
Ending Logic Optimization Task | Checksum: 10e52ca7a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2390.332 ; gain = 429.688 ; free physical = 126 ; free virtual = 1222

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.332 ; gain = 0.000 ; free physical = 124 ; free virtual = 1221
Ending Netlist Obfuscation Task | Checksum: 10e52ca7a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.332 ; gain = 0.000 ; free physical = 124 ; free virtual = 1221
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2390.332 ; gain = 611.391 ; free physical = 124 ; free virtual = 1222
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.332 ; gain = 0.000 ; free physical = 140 ; free virtual = 1217
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2422.348 ; gain = 0.000 ; free physical = 129 ; free virtual = 1213
INFO: [Common 17-1381] The checkpoint '/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.runs/impl_1/XADCdemo_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file XADCdemo_drc_opted.rpt -pb XADCdemo_drc_opted.pb -rpx XADCdemo_drc_opted.rpx
Command: report_drc -file XADCdemo_drc_opted.rpt -pb XADCdemo_drc_opted.pb -rpx XADCdemo_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.runs/impl_1/XADCdemo_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 164 ; free virtual = 1205
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 239688d2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 164 ; free virtual = 1205
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 164 ; free virtual = 1205

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 178ff339e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 150 ; free virtual = 1201

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2626388b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 140 ; free virtual = 1199

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2626388b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 140 ; free virtual = 1199
Phase 1 Placer Initialization | Checksum: 2626388b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 139 ; free virtual = 1199

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 24198ab65

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 133 ; free virtual = 1195

Phase 2.2 Global Placement Core
Phase 2.2 Global Placement Core | Checksum: 1a55b9238

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 168 ; free virtual = 1181
Phase 2 Global Placement | Checksum: 1a55b9238

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 167 ; free virtual = 1181

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 236bc85fe

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 168 ; free virtual = 1181

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bbdd2c00

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 166 ; free virtual = 1180

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d0548246

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 166 ; free virtual = 1180

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d0548246

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 166 ; free virtual = 1180

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 179eb8729

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 164 ; free virtual = 1179

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 19a2d4ade

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 160 ; free virtual = 1177

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a4dbdc7d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 160 ; free virtual = 1177

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a4dbdc7d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 160 ; free virtual = 1177

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 17c59b98d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 160 ; free virtual = 1180
Phase 3 Detail Placement | Checksum: 17c59b98d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 160 ; free virtual = 1180

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: a7979676

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: a7979676

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 157 ; free virtual = 1180
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.264. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17cb20ec5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 159 ; free virtual = 1184
Phase 4.1 Post Commit Optimization | Checksum: 17cb20ec5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 159 ; free virtual = 1184

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17cb20ec5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 159 ; free virtual = 1185

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17cb20ec5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 159 ; free virtual = 1185

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 159 ; free virtual = 1185
Phase 4.4 Final Placement Cleanup | Checksum: 223998ba0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 159 ; free virtual = 1185
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 223998ba0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 159 ; free virtual = 1185
Ending Placer Task | Checksum: 16ef03f51

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 159 ; free virtual = 1185
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 175 ; free virtual = 1201
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 175 ; free virtual = 1201
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 170 ; free virtual = 1198
INFO: [Common 17-1381] The checkpoint '/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.runs/impl_1/XADCdemo_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file XADCdemo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 176 ; free virtual = 1205
INFO: [runtcl-4] Executing : report_utilization -file XADCdemo_utilization_placed.rpt -pb XADCdemo_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file XADCdemo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 160 ; free virtual = 1199
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a4eb3199 ConstDB: 0 ShapeSum: ca050db8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 85ca2bb9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 138 ; free virtual = 1071
Post Restoration Checksum: NetGraph: 18be1191 NumContArr: 6d0c1a28 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 85ca2bb9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2592.703 ; gain = 0.000 ; free physical = 130 ; free virtual = 1065

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 85ca2bb9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2615.020 ; gain = 22.316 ; free physical = 116 ; free virtual = 1038

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 85ca2bb9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2615.020 ; gain = 22.316 ; free physical = 118 ; free virtual = 1038
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 170ab1685

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2629.285 ; gain = 36.582 ; free physical = 148 ; free virtual = 1016
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.937 | TNS=-172.699| WHS=-0.075 | THS=-0.290 |

Phase 2 Router Initialization | Checksum: 123814402

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2629.285 ; gain = 36.582 ; free physical = 147 ; free virtual = 1015

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00217609 %
  Global Horizontal Routing Utilization  = 0.0024865 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 485
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 484
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1149f0f0d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2629.285 ; gain = 36.582 ; free physical = 147 ; free virtual = 1016

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 377
 Number of Nodes with overlaps = 269
 Number of Nodes with overlaps = 205
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.078 | TNS=-198.692| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17ec0433e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2629.285 ; gain = 36.582 ; free physical = 141 ; free virtual = 1010
Phase 4 Rip-up And Reroute | Checksum: 17ec0433e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2629.285 ; gain = 36.582 ; free physical = 141 ; free virtual = 1010

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 21f33160b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2632.285 ; gain = 39.582 ; free physical = 139 ; free virtual = 1009

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21f33160b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2632.285 ; gain = 39.582 ; free physical = 139 ; free virtual = 1009
Phase 5 Delay and Skew Optimization | Checksum: 21f33160b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2632.285 ; gain = 39.582 ; free physical = 139 ; free virtual = 1009

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f7389d6a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2632.285 ; gain = 39.582 ; free physical = 139 ; free virtual = 1009
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.791 | TNS=-190.943| WHS=0.214  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d4d32360

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2632.285 ; gain = 39.582 ; free physical = 139 ; free virtual = 1009
Phase 6 Post Hold Fix | Checksum: 1d4d32360

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2632.285 ; gain = 39.582 ; free physical = 139 ; free virtual = 1009

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.123602 %
  Global Horizontal Routing Utilization  = 0.099389 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2662e071b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2632.285 ; gain = 39.582 ; free physical = 139 ; free virtual = 1009

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2662e071b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2632.285 ; gain = 39.582 ; free physical = 137 ; free virtual = 1007

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 28460c60a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2632.285 ; gain = 39.582 ; free physical = 137 ; free virtual = 1007

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.791 | TNS=-190.943| WHS=0.214  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 28460c60a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2632.285 ; gain = 39.582 ; free physical = 137 ; free virtual = 1007
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2632.285 ; gain = 39.582 ; free physical = 174 ; free virtual = 1044

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2632.285 ; gain = 39.582 ; free physical = 172 ; free virtual = 1045
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2632.285 ; gain = 0.000 ; free physical = 173 ; free virtual = 1046
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2632.285 ; gain = 0.000 ; free physical = 168 ; free virtual = 1043
INFO: [Common 17-1381] The checkpoint '/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.runs/impl_1/XADCdemo_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file XADCdemo_drc_routed.rpt -pb XADCdemo_drc_routed.pb -rpx XADCdemo_drc_routed.rpx
Command: report_drc -file XADCdemo_drc_routed.rpt -pb XADCdemo_drc_routed.pb -rpx XADCdemo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.runs/impl_1/XADCdemo_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file XADCdemo_methodology_drc_routed.rpt -pb XADCdemo_methodology_drc_routed.pb -rpx XADCdemo_methodology_drc_routed.rpx
Command: report_methodology -file XADCdemo_methodology_drc_routed.rpt -pb XADCdemo_methodology_drc_routed.pb -rpx XADCdemo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.runs/impl_1/XADCdemo_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file XADCdemo_power_routed.rpt -pb XADCdemo_power_summary_routed.pb -rpx XADCdemo_power_routed.rpx
Command: report_power -file XADCdemo_power_routed.rpt -pb XADCdemo_power_summary_routed.pb -rpx XADCdemo_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file XADCdemo_route_status.rpt -pb XADCdemo_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file XADCdemo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file XADCdemo_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file XADCdemo_bus_skew_routed.rpt -pb XADCdemo_bus_skew_routed.pb -rpx XADCdemo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jun 26 16:05:34 2020...
