
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.13-s100_1, built Fri Mar 4 14:32:31 PST 2022
Options:	-no_gui -init apr.tcl 
Date:		Sun Mar  9 18:14:18 2025
Host:		ic21 (x86_64 w/Linux 3.10.0-1160.62.1.el7.x86_64) (16cores*64cpus*AMD EPYC 7282 16-Core Processor 512KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[18:14:18.370621] Configured Lic search path (20.02-s004): 5280@nthucad:5280@lstc:26585@lshc::1717@lshc

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Sourcing file "apr.tcl" ...
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
Cannot display window in tcl mode
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
Setting releaseMultiCpuLicenseMode to false.
<CMD> setDistributeHost -local
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
<CMD> setDesignMode -process 7 -node N7
##  Process: 7             (User Set)               
##     Node: N7            (User Set)           
Applying the recommended capacitance filtering threshold values for 7nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {../lef/asap7_tech_4x_201209.lef ../lef/asap7sc7p5t_28_L_4x_220121a.lef ../lef/asap7sc7p5t_28_SL_4x_220121a.lef}
<CMD> set init_design_settop 0
<CMD> set init_verilog ../design/sha256.v
<CMD> set init_mmmc_file mmmc.view
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=03/09 18:14:35, mem=655.4M)
#% End Load MMMC data ... (date=03/09 18:14:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=656.1M, current mem=656.1M)
rc_typ_25

Loading LEF file ../lef/asap7_tech_4x_201209.lef ...

Loading LEF file ../lef/asap7sc7p5t_28_L_4x_220121a.lef ...
Set DBUPerIGU to M1 pitch 576.

Loading LEF file ../lef/asap7sc7p5t_28_SL_4x_220121a.lef ...

viaInitial starts at Sun Mar  9 18:14:36 2025
viaInitial ends at Sun Mar  9 18:14:36 2025
Loading view definition file from mmmc.view
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_AO_LVT_TT_nldm_211120.lib.
Read 42 cells in library asap7sc7p5t_AO_LVT_TT_nldm_211120.
Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_INVBUF_LVT_TT_nldm_220122.lib.
Read 37 cells in library asap7sc7p5t_INVBUF_LVT_TT_nldm_211120.
Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_OA_LVT_TT_nldm_211120.lib.
Read 34 cells in library asap7sc7p5t_OA_LVT_TT_nldm_211120.
Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SEQ_LVT_TT_nldm_220123.lib.
Read 33 cells in library asap7sc7p5t_SEQ_LVT_TT_nldm_220123.
Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib.
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib, Line 14287)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib, Line 11387)
Read 56 cells in library asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.
Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_AO_SLVT_TT_nldm_211120.lib.
Read 42 cells in library asap7sc7p5t_AO_SLVT_TT_nldm_211120.
Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_INVBUF_SLVT_TT_nldm_220122.lib.
Read 37 cells in library asap7sc7p5t_INVBUF_SLVT_TT_nldm_211120.
Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_OA_SLVT_TT_nldm_211120.lib.
Read 34 cells in library asap7sc7p5t_OA_SLVT_TT_nldm_211120.
Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SEQ_SLVT_TT_nldm_220123.lib.
Read 33 cells in library asap7sc7p5t_SEQ_SLVT_TT_nldm_220123.
Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.lib.
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.lib, Line 11387)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.lib, Line 14287)
Read 56 cells in library asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.
Library reading multithread flow ended.
*** End library_loading (cpu=0.12min, real=0.02min, mem=111.0M, fe_cpu=0.39min, fe_real=0.32min, fe_mem=931.1M) ***
#% Begin Load netlist data ... (date=03/09 18:14:37, mem=709.2M)
*** Begin netlist parsing (mem=931.1M) ***
Created 404 new cells from 10 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../design/sha256.v'

*** Memory Usage v#1 (Current mem = 931.090M, initial mem = 387.363M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=931.1M) ***
#% End Load netlist data ... (date=03/09 18:14:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=722.7M, current mem=722.7M)
Top level cell is sha256.
Hooked 404 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell sha256 ...
*** Netlist is unique.
Set DBUPerIGU to techSite asap7sc7p5t width 864.
** info: there are 425 modules.
** info: there are 9222 stdCell insts.

*** Memory Usage v#1 (Current mem = 956.004M, initial mem = 387.363M) ***
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Process node set using 'setDesignMode' is less than or equal to 32nm, for which captable file(s) would be ignored as preRoute extraction would instead use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
../qrc/qrcTechFile_typ03_scaled4xV06
Generating auto layer map file.
Completed (cpu: 0:00:03.0 real: 0:00:03.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: view_tc
    RC-Corner Name        : rc_typ_25
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '../qrc/qrcTechFile_typ03_scaled4xV06'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../sdc/sha256.sdc' ...
Current (total cpu=0:00:27.3, real=0:00:23.0, peak res=1399.4M, current mem=1045.3M)
sha256
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/sha256.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ../sdc/sha256.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1062.7M, current mem=1062.7M)
Current (total cpu=0:00:27.4, real=0:00:23.0, peak res=1399.4M, current mem=1062.7M)
Total number of combinational cells: 338
Total number of sequential cells: 66
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L
Total number of usable buffers: 27
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L
Total number of usable inverters: 42
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: HB3xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_L
Total number of identified usable delay cells: 5
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
view_tc
#% Begin Load MMMC data post ... (date=03/09 18:14:41, mem=1083.8M)
#% End Load MMMC data post ... (date=03/09 18:14:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1083.9M, current mem=1083.9M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
WARNING   TECHLIB-1277         4  The %s '%s' has been defined for %s %s '...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> fit
<CMD> setDesignMode -bottomRoutingLayer 2
<CMD> setDesignMode -topRoutingLayer 7
<CMD> saveDesign setup
#% Begin save design ... (date=03/09 18:14:41, mem=1087.2M)
% Begin Save ccopt configuration ... (date=03/09 18:14:41, mem=1087.2M)
% End Save ccopt configuration ... (date=03/09 18:14:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1088.2M, current mem=1088.2M)
% Begin Save netlist data ... (date=03/09 18:14:41, mem=1088.2M)
Writing Binary DB to setup.dat.tmp/vbin/sha256.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/09 18:14:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1088.2M, current mem=1088.2M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file setup.dat.tmp/sha256.route.congmap.gz ...
% Begin Save AAE data ... (date=03/09 18:14:41, mem=1089.4M)
Saving AAE Data ...
% End Save AAE data ... (date=03/09 18:14:41, total cpu=0:00:00.0, real=0:00:01.0, peak res=1089.4M, current mem=1089.4M)
Saving preference file setup.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG Conn data in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file setup.dat.tmp/sha256.prop
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1321.4M) ***
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1321.4M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving preRoute extracted patterns in file 'setup.dat.tmp/sha256.techData.gz' ...
Saving preRoute extraction data in directory 'setup.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/09 18:14:42, mem=1095.3M)
% End Save power constraints data ... (date=03/09 18:14:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1095.4M, current mem=1095.4M)
rc_typ_25
rc_typ_25
rc_typ_25
Generated self-contained design setup.dat.tmp
#% End save design ... (date=03/09 18:14:43, total cpu=0:00:00.5, real=0:00:02.0, peak res=1097.8M, current mem=1097.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -site asap7sc7p5t -r 1.0 0.4 6.22 6.22 6.22 6.22
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addWellTap -cell TAPCELL_ASAP7_75t_L -cellInterval 12.960 -inRowOffset 1.296
Multithreaded Timing Analysis is initialized with 8 threads

Estimated cell power/ground rail width = 0.135 um
**WARN: (IMPSP-377):	Center of Cell INVx1_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1080 micron.
Type 'man IMPSP-377' for more detail.
**WARN: (IMPSP-377):	Center of Cell DFFASRHQNx1_ASAP7_75t_SL's M1(1) Pin 'QN' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
Type 'man IMPSP-377' for more detail.
**WARN: (IMPSP-377):	Center of Cell AND4x1_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1080 micron.
Type 'man IMPSP-377' for more detail.
**WARN: (IMPSP-377):	Center of Cell AND5x1_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
Type 'man IMPSP-377' for more detail.
**WARN: (IMPSP-377):	Center of Cell AOI211xp5_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
Type 'man IMPSP-377' for more detail.
**WARN: (IMPSP-377):	Center of Cell AOI221xp5_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1080 micron.
Type 'man IMPSP-377' for more detail.
**WARN: (IMPSP-377):	Center of Cell AO221x1_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
Type 'man IMPSP-377' for more detail.
**WARN: (IMPSP-377):	Center of Cell NAND4xp25_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
Type 'man IMPSP-377' for more detail.
**WARN: (IMPSP-377):	Center of Cell AO21x1_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1360 micron.
Type 'man IMPSP-377' for more detail.
**WARN: (IMPSP-377):	Center of Cell NAND3xp33_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1080 micron.
Type 'man IMPSP-377' for more detail.
**WARN: (IMPSP-377):	Center of Cell AOI21xp5_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1080 micron.
Type 'man IMPSP-377' for more detail.
**WARN: (IMPSP-377):	Center of Cell NOR4xp25_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
Type 'man IMPSP-377' for more detail.
**WARN: (IMPSP-377):	Center of Cell AOI222xp33_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1080 micron.
Type 'man IMPSP-377' for more detail.
**WARN: (IMPSP-377):	Center of Cell AO222x2_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
Type 'man IMPSP-377' for more detail.
**WARN: (IMPSP-377):	Center of Cell NAND2xp5_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
Type 'man IMPSP-377' for more detail.
**WARN: (IMPSP-377):	Center of Cell AOI22xp5_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
Type 'man IMPSP-377' for more detail.
**WARN: (IMPSP-377):	Center of Cell AO22x1_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1080 micron.
Type 'man IMPSP-377' for more detail.
**WARN: (IMPSP-377):	Center of Cell NOR2xp33_ASAP7_75t_L's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
Type 'man IMPSP-377' for more detail.
**WARN: (IMPSP-377):	Center of Cell AND2x2_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
Type 'man IMPSP-377' for more detail.
**WARN: (IMPSP-377):	Center of Cell NOR2x1_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
Type 'man IMPSP-377' for more detail.
**WARN: (EMS-27):	Message (IMPSP-377) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
For 4180 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Inserted 4180 well-taps <TAPCELL_ASAP7_75t_L> cells (prefix WELLTAP).
<CMD> add_tracks -snap_m1_track_to_cell_pins
Start create_tracks
<CMD> add_tracks -mode replace -offsets {M5 vertical 0}
Start create_tracks
<CMD> deleteAllFPObjects
There is no pin guide defined.
**WARN: (IMPFP-6001):	NO matching routing blockage found. Nothing deleted. 
There is no pin blockage which matches the wildcard name [*].
<CMD> addWellTap -cell TAPCELL_ASAP7_75t_L -cellInterval 12.960 -inRowOffset 1.296
For 4180 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Inserted 4180 well-taps <TAPCELL_ASAP7_75t_L> cells (prefix WELLTAP).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 2.016 -pin {reset_n clk {address[0]} {address[1]} {address[2]} {address[3]} {address[4]} {address[5]} {address[6]} {address[7]} cs we {write_data[0]} {write_data[1]} {write_data[2]} {write_data[3]} {write_data[4]} {write_data[5]} {write_data[6]} {write_data[7]} {write_data[8]} {write_data[9]} {write_data[10]} {write_data[11]} {write_data[12]} {write_data[13]} {write_data[14]} {write_data[15]} {write_data[16]} {write_data[17]} {write_data[18]} {write_data[19]} {write_data[20]} {write_data[21]} {write_data[22]} {write_data[23]} {write_data[24]} {write_data[25]} {write_data[26]} {write_data[27]} {write_data[28]} {write_data[29]} {write_data[30]} {write_data[31]}}
**WARN: (IMPTR-2106):	There is no track defined on layer M1. This can be due to out of range track value and the need to use 64bit version or a problem with the track in that layer. Check the track input for layer M1. You may need to run 'generateTracks' command before proceeding.
Successfully spread [44] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1531.3M).
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 2 -pin {error {read_data[0]} {read_data[1]} {read_data[2]} {read_data[3]} {read_data[4]} {read_data[5]} {read_data[6]} {read_data[7]} {read_data[8]} {read_data[9]} {read_data[10]} {read_data[11]} {read_data[12]} {read_data[13]} {read_data[14]} {read_data[15]} {read_data[16]} {read_data[17]} {read_data[18]} {read_data[19]} {read_data[20]} {read_data[21]} {read_data[22]} {read_data[23]} {read_data[24]} {read_data[25]} {read_data[26]} {read_data[27]} {read_data[28]} {read_data[29]} {read_data[30]} {read_data[31]}}
Successfully spread [33] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1531.3M).
<CMD> editPin -snap TRACK -pin *
Updated attributes of 77 pin(s) of partition sha256
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1531.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> legalizePin
#% Begin legalizePin (date=03/09 18:14:43, mem=1219.7M)

Start pin legalization for the partition [sha256]:
Moving Pin [clk] to LEGAL location (   0.000   83.628 2 )
Moving Pin [reset_n] to LEGAL location (   0.000   81.612 2 )
Moving Pin [cs] to LEGAL location (   0.000  101.844 2 )
Moving Pin [we] to LEGAL location (   0.000  103.860 2 )
Moving Pin [address[7]] to LEGAL location (   0.000   99.828 2 )
Moving Pin [address[6]] to LEGAL location (   0.000   97.812 2 )
Moving Pin [address[5]] to LEGAL location (   0.000   95.796 2 )
Moving Pin [address[4]] to LEGAL location (   0.000   93.708 4 )
Moving Pin [address[3]] to LEGAL location (   0.000   91.788 4 )
Moving Pin [address[2]] to LEGAL location (   0.000   89.676 2 )
Moving Pin [address[1]] to LEGAL location (   0.000   87.660 2 )
Moving Pin [address[0]] to LEGAL location (   0.000   85.644 2 )
Moving Pin [write_data[31]] to LEGAL location (   0.000  168.336 2 )
Moving Pin [write_data[30]] to LEGAL location (   0.000  166.356 2 )
Moving Pin [write_data[29]] to LEGAL location (   0.000  164.340 2 )
Moving Pin [write_data[28]] to LEGAL location (   0.000  162.324 2 )
Moving Pin [write_data[27]] to LEGAL location (   0.000  160.308 2 )
Moving Pin [write_data[26]] to LEGAL location (   0.000  158.292 2 )
Moving Pin [write_data[25]] to LEGAL location (   0.000  156.276 2 )
Moving Pin [write_data[24]] to LEGAL location (   0.000  154.188 4 )
Moving Pin [write_data[23]] to LEGAL location (   0.000  152.268 4 )
Moving Pin [write_data[22]] to LEGAL location (   0.000  150.156 2 )
Moving Pin [write_data[21]] to LEGAL location (   0.000  148.140 2 )
Moving Pin [write_data[20]] to LEGAL location (   0.000  146.124 2 )
Moving Pin [write_data[19]] to LEGAL location (   0.000  144.108 2 )
Moving Pin [write_data[18]] to LEGAL location (   0.000  142.092 2 )
Moving Pin [write_data[17]] to LEGAL location (   0.000  140.076 2 )
Moving Pin [write_data[16]] to LEGAL location (   0.000  138.096 2 )
Moving Pin [write_data[15]] to LEGAL location (   0.000  136.116 2 )
Moving Pin [write_data[14]] to LEGAL location (   0.000  134.100 2 )
Moving Pin [write_data[13]] to LEGAL location (   0.000  132.084 2 )
Moving Pin [write_data[12]] to LEGAL location (   0.000  130.068 2 )
Moving Pin [write_data[11]] to LEGAL location (   0.000  128.052 2 )
Moving Pin [write_data[10]] to LEGAL location (   0.000  126.036 2 )
Moving Pin [write_data[9]] to LEGAL location (   0.000  124.044 4 )
Moving Pin [write_data[8]] to LEGAL location (   0.000  121.932 4 )
Moving Pin [write_data[7]] to LEGAL location (   0.000  119.916 2 )
Moving Pin [write_data[6]] to LEGAL location (   0.000  117.900 2 )
Moving Pin [write_data[5]] to LEGAL location (   0.000  115.884 2 )
Moving Pin [write_data[4]] to LEGAL location (   0.000  113.868 2 )
Moving Pin [write_data[3]] to LEGAL location (   0.000  111.852 2 )
Moving Pin [write_data[2]] to LEGAL location (   0.000  109.836 2 )
Moving Pin [write_data[1]] to LEGAL location (   0.000  107.856 2 )
Moving Pin [write_data[0]] to LEGAL location (   0.000  105.876 2 )
Moving Pin [read_data[31]] to LEGAL location ( 251.280   93.060 2 )
Moving Pin [read_data[30]] to LEGAL location ( 251.280   95.052 4 )
Moving Pin [read_data[29]] to LEGAL location ( 251.280   97.056 2 )
Moving Pin [read_data[28]] to LEGAL location ( 251.280   99.084 4 )
Moving Pin [read_data[27]] to LEGAL location ( 251.280  101.052 2 )
Moving Pin [read_data[26]] to LEGAL location ( 251.280  103.116 4 )
Moving Pin [read_data[25]] to LEGAL location ( 251.280  105.084 2 )
Moving Pin [read_data[24]] to LEGAL location ( 251.280  107.148 4 )
Moving Pin [read_data[23]] to LEGAL location ( 251.280  109.116 2 )
Moving Pin [read_data[22]] to LEGAL location ( 251.280  111.180 4 )
Moving Pin [read_data[21]] to LEGAL location ( 251.280  113.256 2 )
Moving Pin [read_data[20]] to LEGAL location ( 251.280  115.212 4 )
Moving Pin [read_data[19]] to LEGAL location ( 251.280  117.252 2 )
Moving Pin [read_data[18]] to LEGAL location ( 251.280  119.244 4 )
Moving Pin [read_data[17]] to LEGAL location ( 251.280  121.284 2 )
Moving Pin [read_data[16]] to LEGAL location ( 251.280  123.276 4 )
Moving Pin [read_data[15]] to LEGAL location ( 251.280  125.316 2 )
Moving Pin [read_data[14]] to LEGAL location ( 251.280  127.296 2 )
Moving Pin [read_data[13]] to LEGAL location ( 251.280  129.276 2 )
Moving Pin [read_data[12]] to LEGAL location ( 251.280  131.340 4 )
Moving Pin [read_data[11]] to LEGAL location ( 251.280  133.308 2 )
Moving Pin [read_data[10]] to LEGAL location ( 251.280  135.372 4 )
Moving Pin [read_data[9]] to LEGAL location ( 251.280  137.340 2 )
Moving Pin [read_data[8]] to LEGAL location ( 251.280  139.404 4 )
Moving Pin [read_data[7]] to LEGAL location ( 251.280  141.336 2 )
Moving Pin [read_data[6]] to LEGAL location ( 251.280  143.436 4 )
Moving Pin [read_data[5]] to LEGAL location ( 251.280  145.476 2 )
Moving Pin [read_data[4]] to LEGAL location ( 251.280  147.468 4 )
Moving Pin [read_data[3]] to LEGAL location ( 251.280  149.508 2 )
Moving Pin [read_data[2]] to LEGAL location ( 251.280  151.500 4 )
Moving Pin [read_data[1]] to LEGAL location ( 251.280  153.540 2 )
Moving Pin [read_data[0]] to LEGAL location ( 251.280  155.532 4 )
Moving Pin [error] to LEGAL location ( 251.280  157.536 2 )
Summary report for top level: [sha256] 
	Total Pads                         : 0
	Total Pins                         : 77
	Legally Assigned Pins              : 77
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
77 pin(s) of the Partition sha256 were legalized.
End pin legalization for the partition [sha256].

#% End legalizePin (date=03/09 18:14:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.5M, current mem=1222.5M)
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Pad -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top M7 bottom M7 left M6 right M6} -width {top 2.176 bottom 2.176 left 2.176 right 2.176} -spacing {top 0.384 bottom 0.384 left 0.384 right 0.384} -offset {top 0.384 bottom 0.384 left 0.384 right 0.384} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=03/09 18:14:44, mem=1222.5M)
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M6   |        4       |       NA       |
|   V6   |        8       |        0       |
|   M7   |        4       |       NA       |
+--------+----------------+----------------+
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End addRing (date=03/09 18:14:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1224.3M, current mem=1224.3M)
<CMD> addStripe -skip_via_on_wire_shape blockring -direction horizontal -set_to_set_distance 2.16 -skip_via_on_pin Standardcell -stacked_via_top_layer M1 -layer M2 -width 0.072 -nets VDD -stacked_via_bottom_layer M1 -start_from bottom -snap_wire_center_to_grid None -start_offset -0.044 -stop_offset -0.044
#% Begin addStripe (date=03/09 18:14:44, mem=1224.3M)
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 

**WARN: (IMPPP-2030):	Layer M2 allows on grid right way wires only. Snap wire center to routing grid automatically.
Initialize fgc environment(mem: 1563.3M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -use_exact_spacing  1
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Stripe generation is complete.
addStripe created 111 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M2   |       111      |       NA       |
+--------+----------------+----------------+
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End addStripe (date=03/09 18:14:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1225.0M, current mem=1225.0M)
<CMD> addStripe -skip_via_on_wire_shape blockring -direction horizontal -set_to_set_distance 2.16 -skip_via_on_pin Standardcell -stacked_via_top_layer M1 -layer M2 -width 0.072 -nets VSS -stacked_via_bottom_layer M1 -start_from bottom -snap_wire_center_to_grid None -start_offset 1.036 -stop_offset -0.044
#% Begin addStripe (date=03/09 18:14:44, mem=1225.0M)
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 

**WARN: (IMPPP-2030):	Layer M2 allows on grid right way wires only. Snap wire center to routing grid automatically.
Initialize fgc environment(mem: 1563.3M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -use_exact_spacing  1
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Stripe generation is complete.
addStripe created 110 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M2   |       110      |       NA       |
+--------+----------------+----------------+
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End addStripe (date=03/09 18:14:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1225.0M, current mem=1225.0M)
<CMD> addStripe -skip_via_on_wire_shape Noshape -set_to_set_distance 12.960 -skip_via_on_pin Standardcell -stacked_via_top_layer Pad -spacing 0.360 -xleft_offset 0.360 -layer M3 -width 0.936 -nets {VDD VSS} -stacked_via_bottom_layer M2 -start_from left
#% Begin addStripe (date=03/09 18:14:44, mem=1225.0M)
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 

**WARN: (IMPPP-2030):	Layer M3 allows on grid right way wires only. Snap wire center to routing grid automatically.
Initialize fgc environment(mem: 1563.3M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -use_exact_spacing  1
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
*** Stripes and vias are being generated (current mem: 1563.320)***
    Completing 10% (cpu time: 0:00:00.1, peak mem: 1563.320M)
    Completing 20% (cpu time: 0:00:00.1, peak mem: 1563.320M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1563.320M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1563.320M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1563.320M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1563.320M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1563.320M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1563.320M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1563.320M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1563.320M)
  stripes and vias are completed(total cpu time: 0:00:00.1, peak mem: 1563.320M)
Stripe generation is complete.
addStripe created 38 wires.
ViaGen created 4503 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V2   |      4199      |        0       |
|   M3   |       38       |       NA       |
|   V3   |       76       |        0       |
|   V4   |       76       |        0       |
|   V5   |       76       |        0       |
|   V6   |       76       |        0       |
+--------+----------------+----------------+
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End addStripe (date=03/09 18:14:44, total cpu=0:00:00.2, real=0:00:00.0, peak res=1225.5M, current mem=1225.5M)
<CMD> addStripe -skip_via_on_wire_shape Noshape -direction horizontal -set_to_set_distance 21.6 -skip_via_on_pin Standardcell -stacked_via_top_layer M7 -spacing 0.864 -layer M4 -width 0.864 -nets {VDD VSS} -stacked_via_bottom_layer M3 -start_from bottom
#% Begin addStripe (date=03/09 18:14:44, mem=1225.5M)
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 

**WARN: (IMPPP-2030):	Layer M4 allows on grid right way wires only. Snap wire center to routing grid automatically.
Initialize fgc environment(mem: 1563.3M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -use_exact_spacing  1
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1563.3M)
*** Stripes and vias are being generated (current mem: 1563.320)***
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1563.320M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1563.320M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1563.320M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1563.320M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1563.320M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1563.320M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1563.320M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1563.320M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1563.320M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1563.320M)
  stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1563.320M)
Stripe generation is complete.
addStripe created 22 wires.
ViaGen created 506 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V3   |       418      |        0       |
|   M4   |       22       |       NA       |
|   V4   |       44       |        0       |
|   V5   |       44       |        0       |
+--------+----------------+----------------+
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End addStripe (date=03/09 18:14:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1225.5M, current mem=1225.5M)
<CMD> setSrouteMode -reset
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { corePin } -layerChangeRange { M1(1) M7(1) } -blockPinTarget { nearestTarget } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -deleteExistingRoutes -allowJogging 0 -crossoverViaLayerRange { M1(1) Pad(10) } -nets { VDD VSS } -allowLayerChange 0 -targetViaLayerRange { M1(1) Pad(10) }
#% Begin sroute (date=03/09 18:14:44, mem=1225.6M)
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
**WARN: (IMPSR-4058):	Sroute option: floatingStripeTarget should be used in conjunction with option: -connect floatingStripe. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
*** Begin SPECIAL ROUTE on Sun Mar  9 18:14:44 2025 ***
SPECIAL ROUTE ran on directory: /users/course/2025S/VLSIPDA202501/g113062640/HW1/scripts
SPECIAL ROUTE ran on machine: ic21 (Linux 3.10.0-1160.62.1.el7.x86_64 x86_64 2.79Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteNoLayerChangeRoute set to true
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteStraightConnections set to "straightWithDrcClean"
srouteTopLayerLimit set to 7
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2981.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 21 layers, 10 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 424 macros, 144 used
Read in 4324 components
  4324 core components: 144 unplaced, 0 placed, 4180 fixed
Read in 77 physical pins
  77 physical pins: 0 unplaced, 77 placed, 0 fixed
Read in 77 nets
Read in 2 special nets, 2 routed
Read in 8725 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 7.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of Core ports routed: 0  open: 442
  Number of Followpin connections: 221
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2983.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 77 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
sroute created 221 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       221      |       NA       |
+--------+----------------+----------------+
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End sroute (date=03/09 18:14:44, total cpu=0:00:00.2, real=0:00:00.0, peak res=1237.7M, current mem=1237.7M)
<CMD> editPowerVia -add_vias 1 -orthogonal_only 0
#% Begin editPowerVia (date=03/09 18:14:44, mem=1237.7M)
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
ViaGen engine uses clone via flow to insert special vias. Open fgc and cce engine automatically.

Multi-CPU acceleration using 8 CPU(s).
Clone Via Engine is enabled.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 238.46 x 0.86 at (125.57, 222.34).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (125.57, 222.34).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 238.46 x 0.86 at (125.57, 49.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (125.57, 49.54).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 238.46 x 0.86 at (125.57, 135.94).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (125.57, 135.94).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 238.46 x 0.86 at (125.57, 92.74).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (125.57, 92.74).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 238.46 x 0.86 at (125.57, 179.14).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (125.57, 179.14).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 238.61 x 0.86 at (125.64, 222.34).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (125.64, 222.34).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 238.61 x 0.86 at (125.64, 135.94).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (125.64, 135.94).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 238.61 x 0.86 at (125.64, 49.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (125.64, 49.54).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 238.61 x 0.86 at (125.64, 92.74).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (125.64, 92.74).
Type 'man IMPPP-528' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 238.61 x 0.86 at (125.64, 179.14).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (125.64, 179.14).
Type 'man IMPPP-528' for more detail.
ViaGen created 221 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V1   |       221      |        0       |
+--------+----------------+----------------+
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End editPowerVia (date=03/09 18:14:45, total cpu=0:00:00.7, real=0:00:00.0, peak res=1237.7M, current mem=1235.9M)
<CMD> place_opt_design
**INFO: User settings:
setDesignMode -bottomRoutingLayer    2
setDesignMode -node                  N7
setDesignMode -process               7
setDesignMode -topRoutingLayer       7
setExtractRCMode -coupling_c_th      3
setExtractRCMode -relative_c_th      0.03
setExtractRCMode -total_c_th         5
setDelayCalMode -engine              aae
setPlaceMode -place_detail_dpt_flow  true
setAnalysisMode -analysisType        single

*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:31.9/0:00:25.6 (1.2), mem = 1583.6M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:00:32.0/0:00:25.7 (1.2), mem = 1529.6M
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 216 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.8) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 4180 physical insts (cell - / prefix -).
Did not delete 4180 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 4935 (54.5%) nets
3		: 1702 (18.8%) nets
4     -	14	: 2276 (25.1%) nets
15    -	39	: 130 (1.4%) nets
40    -	79	: 3 (0.0%) nets
80    -	159	: 5 (0.1%) nets
160   -	319	: 5 (0.1%) nets
320   -	639	: 3 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 2 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=13194 (4180 fixed + 9014 movable) #buf cell=0 #inv cell=791 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=9061 #term=36735 #term/net=4.05, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=76
stdCell: 13194 single + 0 double + 0 multi
Total standard cell length = 22.5124 (mm), area = 0.0243 (mm^2)
Average module density = 0.409.
Density for the design = 0.409.
       = stdcell_area 95864 sites (22363 um^2) / alloc_area 234520 sites (54709 um^2).
Pin Density = 0.1512.
            = total # of pins 36735 / total area 242880.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.720e+04 (2.42e+04 3.05e+03)
              Est.  stn bbox = 3.227e+04 (2.84e+04 3.88e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1653.7M
Iteration  2: Total net bbox = 2.720e+04 (2.42e+04 3.05e+03)
              Est.  stn bbox = 3.227e+04 (2.84e+04 3.88e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1654.7M
*** Finished SKP initialization (cpu=0:00:06.2, real=0:00:03.0)***
Iteration  3: Total net bbox = 1.833e+04 (1.47e+04 3.62e+03)
              Est.  stn bbox = 2.448e+04 (1.96e+04 4.92e+03)
              cpu = 0:00:07.1 real = 0:00:04.0 mem = 2623.0M
Iteration  4: Total net bbox = 1.057e+05 (6.54e+04 4.02e+04)
              Est.  stn bbox = 1.348e+05 (8.69e+04 4.78e+04)
              cpu = 0:00:07.4 real = 0:00:01.0 mem = 2675.7M
Iteration  5: Total net bbox = 1.057e+05 (6.54e+04 4.02e+04)
              Est.  stn bbox = 1.348e+05 (8.69e+04 4.78e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2675.7M
Iteration  6: Total net bbox = 1.155e+05 (6.46e+04 5.09e+04)
              Est.  stn bbox = 1.549e+05 (9.05e+04 6.44e+04)
              cpu = 0:00:06.0 real = 0:00:01.0 mem = 2743.7M
[NR-eGR] Running Early Global Route on this N7 design with N7 settings
Iteration  7: Total net bbox = 1.227e+05 (6.95e+04 5.32e+04)
              Est.  stn bbox = 1.630e+05 (9.60e+04 6.71e+04)
              cpu = 0:00:04.4 real = 0:00:01.0 mem = 2519.6M
Iteration  8: Total net bbox = 1.227e+05 (6.95e+04 5.32e+04)
              Est.  stn bbox = 1.630e+05 (9.60e+04 6.71e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2519.6M
Iteration  9: Total net bbox = 1.254e+05 (7.00e+04 5.55e+04)
              Est.  stn bbox = 1.660e+05 (9.62e+04 6.98e+04)
              cpu = 0:00:08.1 real = 0:00:02.0 mem = 2515.6M
Iteration 10: Total net bbox = 1.254e+05 (7.00e+04 5.55e+04)
              Est.  stn bbox = 1.660e+05 (9.62e+04 6.98e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2515.6M
Iteration 11: Total net bbox = 1.257e+05 (7.04e+04 5.53e+04)
              Est.  stn bbox = 1.661e+05 (9.65e+04 6.96e+04)
              cpu = 0:00:06.0 real = 0:00:01.0 mem = 2515.6M
Iteration 12: Total net bbox = 1.257e+05 (7.04e+04 5.53e+04)
              Est.  stn bbox = 1.661e+05 (9.65e+04 6.96e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2515.6M
Iteration 13: Total net bbox = 1.254e+05 (6.77e+04 5.77e+04)
              Est.  stn bbox = 1.635e+05 (9.18e+04 7.17e+04)
              cpu = 0:00:26.0 real = 0:00:04.0 mem = 2515.6M
Iteration 14: Total net bbox = 1.254e+05 (6.77e+04 5.77e+04)
              Est.  stn bbox = 1.635e+05 (9.18e+04 7.17e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2515.6M
Finished Global Placement (cpu=0:01:06, real=0:00:15.0, mem=2515.6M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/4
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:39 mem=2518.7M) ***
Total net bbox length = 1.254e+05 (6.770e+04 5.770e+04) (ext = 8.920e+03)
**WARN: (IMPSP-2041):	Found 8360 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 9014 insts, mean move: 0.53 um, max move: 13.88 um 
	Max move on inst (core_g49703): (62.86, 46.31) --> (64.87, 58.18)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2518.7MB
Summary Report:
Instances move: 9014 (out of 9014 movable)
Instances flipped: 0
Mean displacement: 0.53 um
Max displacement: 13.88 um (Instance: core_g49703) (62.856, 46.3098) -> (64.872, 58.176)
	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: OR2x2_ASAP7_75t_SL
Total net bbox length = 1.217e+05 (6.401e+04 5.770e+04) (ext = 8.905e+03)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2518.7MB
*** Finished refinePlace (0:01:40 mem=2518.7M) ***
*** Finished Initial Placement (cpu=0:01:07, real=0:00:16.0, mem=2504.7M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  view_tc
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 9726 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 14904
[NR-eGR] #PG Blockages       : 9726
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9061 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 36659
[NR-eGR] #moved terms           : 19999
[NR-eGR] #off-track terms       : 10250
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9061
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9061 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.29% H + 0.00% V. EstWL: 1.641946e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       259( 1.94%)        44( 0.33%)         5( 0.04%)         2( 0.01%)   ( 2.32%) 
[NR-eGR]      M3 ( 3)       243( 1.82%)        47( 0.35%)         5( 0.04%)         0( 0.00%)   ( 2.21%) 
[NR-eGR]      M4 ( 4)        20( 0.15%)         3( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       522( 0.66%)        94( 0.12%)        10( 0.01%)         2( 0.00%)   ( 0.79%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.04% H + 0.00% V
Early Global Route congestion estimation runtime: 0.21 seconds, mem = 2513.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 22.67, normalized total congestion hotspot area = 238.44 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Iteration  7: Total net bbox = 1.163e+05 (6.26e+04 5.37e+04)
              Est.  stn bbox = 1.560e+05 (8.80e+04 6.79e+04)
              cpu = 0:00:05.2 real = 0:00:01.0 mem = 2751.2M
Iteration  8: Total net bbox = 1.188e+05 (6.43e+04 5.45e+04)
              Est.  stn bbox = 1.588e+05 (8.99e+04 6.89e+04)
              cpu = 0:00:05.0 real = 0:00:01.0 mem = 2747.2M
Iteration  9: Total net bbox = 1.218e+05 (6.58e+04 5.60e+04)
              Est.  stn bbox = 1.619e+05 (9.14e+04 7.05e+04)
              cpu = 0:00:16.4 real = 0:00:02.0 mem = 2747.2M
[NR-eGR] Running Early Global Route on this N7 design with N7 settings
Iteration 10: Total net bbox = 1.248e+05 (6.64e+04 5.85e+04)
              Est.  stn bbox = 1.642e+05 (9.14e+04 7.28e+04)
              cpu = 0:00:07.2 real = 0:00:01.0 mem = 2747.2M
Iteration 11: Total net bbox = 1.221e+05 (6.41e+04 5.81e+04)
              Est.  stn bbox = 1.611e+05 (8.87e+04 7.24e+04)
              cpu = 0:00:04.2 real = 0:00:01.0 mem = 2779.2M
Move report: Timing Driven Placement moves 9014 insts, mean move: 4.46 um, max move: 20.87 um 
	Max move on inst (block_reg_reg[2][14]): (157.54, 146.74) --> (163.29, 161.85)

Finished Incremental Placement (cpu=0:00:42.6, real=0:00:08.0, mem=2523.2M)
*** Starting refinePlace (0:02:24 mem=2523.2M) ***
Total net bbox length = 1.271e+05 (6.859e+04 5.852e+04) (ext = 8.924e+03)
**WARN: (IMPSP-2041):	Found 8360 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 9014 insts, mean move: 0.34 um, max move: 7.23 um 
	Max move on inst (g8796): (54.17, 200.74) --> (46.94, 200.74)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2527.7MB
Summary Report:
Instances move: 9014 (out of 9014 movable)
Instances flipped: 0
Mean displacement: 0.34 um
Max displacement: 7.23 um (Instance: g8796) (54.1728, 200.735) -> (46.944, 200.736)
	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AOI22xp5_ASAP7_75t_SL
Total net bbox length = 1.232e+05 (6.468e+04 5.856e+04) (ext = 8.903e+03)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2527.7MB
*** Finished refinePlace (0:02:25 mem=2527.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 9726 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 14904
[NR-eGR] #PG Blockages       : 9726
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9061 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 36659
[NR-eGR] #moved terms           : 19999
[NR-eGR] #off-track terms       : 10250
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9061
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9061 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.24% H + 0.00% V. EstWL: 1.670177e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       230( 1.72%)        32( 0.24%)         2( 0.01%)         1( 0.01%)   ( 1.99%) 
[NR-eGR]      M3 ( 3)       206( 1.54%)        50( 0.37%)         6( 0.04%)         0( 0.00%)   ( 1.96%) 
[NR-eGR]      M4 ( 4)        20( 0.15%)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]      M5 ( 5)         1( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       457( 0.58%)        84( 0.11%)         8( 0.01%)         1( 0.00%)   ( 0.70%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.06% H + 0.03% V
Early Global Route congestion estimation runtime: 0.21 seconds, mem = 2516.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 27.56, normalized total congestion hotspot area = 182.33 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
Iteration  8: Total net bbox = 1.201e+05 (6.45e+04 5.57e+04)
              Est.  stn bbox = 1.605e+05 (9.02e+04 7.04e+04)
              cpu = 0:00:03.7 real = 0:00:00.0 mem = 2752.1M
Iteration  9: Total net bbox = 1.228e+05 (6.59e+04 5.69e+04)
              Est.  stn bbox = 1.633e+05 (9.16e+04 7.17e+04)
              cpu = 0:00:11.2 real = 0:00:02.0 mem = 2752.1M
[NR-eGR] Running Early Global Route on this N7 design with N7 settings
Iteration 10: Total net bbox = 1.259e+05 (6.64e+04 5.95e+04)
              Est.  stn bbox = 1.656e+05 (9.15e+04 7.41e+04)
              cpu = 0:00:06.9 real = 0:00:01.0 mem = 2752.1M
Iteration 11: Total net bbox = 1.234e+05 (6.44e+04 5.90e+04)
              Est.  stn bbox = 1.628e+05 (8.92e+04 7.36e+04)
              cpu = 0:00:03.7 real = 0:00:01.0 mem = 2786.1M
Move report: Timing Driven Placement moves 9014 insts, mean move: 2.64 um, max move: 13.91 um 
	Max move on inst (core_g32863): (122.33, 146.74) --> (117.06, 155.38)

Finished Incremental Placement (cpu=0:00:30.3, real=0:00:06.0, mem=2530.0M)
*** Starting refinePlace (0:02:56 mem=2530.0M) ***
Total net bbox length = 1.285e+05 (6.907e+04 5.944e+04) (ext = 8.991e+03)
**WARN: (IMPSP-2041):	Found 8360 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 9014 insts, mean move: 0.32 um, max move: 8.42 um 
	Max move on inst (g8945): (112.19, 134.85) --> (120.60, 134.86)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 2534.5MB
Summary Report:
Instances move: 9014 (out of 9014 movable)
Instances flipped: 0
Mean displacement: 0.32 um
Max displacement: 8.42 um (Instance: g8945) (112.185, 134.854) -> (120.6, 134.856)
	Length: 3 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx1_ASAP7_75t_SL
Total net bbox length = 1.247e+05 (6.522e+04 5.944e+04) (ext = 8.980e+03)
Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 2534.5MB
*** Finished refinePlace (0:02:57 mem=2534.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 9726 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 14904
[NR-eGR] #PG Blockages       : 9726
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9061 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 36659
[NR-eGR] #moved terms           : 19999
[NR-eGR] #off-track terms       : 10250
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9061
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9061 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.10% H + 0.00% V. EstWL: 1.685383e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       220( 1.65%)        26( 0.19%)         4( 0.03%)         1( 0.01%)   ( 1.88%) 
[NR-eGR]      M3 ( 3)       203( 1.52%)        46( 0.34%)         1( 0.01%)         0( 0.00%)   ( 1.87%) 
[NR-eGR]      M4 ( 4)        23( 0.17%)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.18%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       446( 0.56%)        73( 0.09%)         5( 0.01%)         1( 0.00%)   ( 0.66%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.04% H + 0.01% V
Early Global Route congestion estimation runtime: 0.21 seconds, mem = 2525.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 22.67, normalized total congestion hotspot area = 145.11 (area is in unit of 4 std-cell row bins)
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1V)             0   34441 
[NR-eGR]  M2   (2H)         37603   50308 
[NR-eGR]  M3   (3V)         63598   12478 
[NR-eGR]  M4   (4H)         43691    3930 
[NR-eGR]  M5   (5V)         19571    1130 
[NR-eGR]  M6   (6H)         12038     146 
[NR-eGR]  M7   (7V)          1588       0 
[NR-eGR]  M8   (8H)             0       0 
[NR-eGR]  M9   (9V)             0       0 
[NR-eGR]  Pad  (10H)            0       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total       178089  102433 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 124659um
[NR-eGR] Total length: 178089um, number of vias: 102433
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6699um, number of vias: 5644
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.11 seconds, mem = 2532.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:01:17, real=0:00:16.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 2:26, real = 0: 0:33, mem = 2158.5M **
*** GlobalPlace #1 [finish] : cpu/real = 0:02:25.9/0:00:33.1 (4.4), totSession cpu/real = 0:02:57.9/0:00:58.8 (3.0), mem = 2158.5M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1493.5M, totSessionCpu=0:02:58 **
GigaOpt running with 8 threads.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #1 [begin] : totSession cpu/real = 0:02:57.9/0:00:58.8 (3.0), mem = 2158.5M
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=2164.55 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1500.1M, totSessionCpu=0:02:59 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2164.55 MB )
[NR-eGR] Running Early Global Route on this N7 design with N7 settings
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 9726 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 14904
[NR-eGR] #PG Blockages       : 9726
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9061 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 36659
[NR-eGR] #moved terms           : 19999
[NR-eGR] #off-track terms       : 10250
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9061
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9061 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.12% H + 0.00% V. EstWL: 1.709726e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       230( 1.72%)        28( 0.21%)         2( 0.01%)         1( 0.01%)   ( 1.96%) 
[NR-eGR]      M3 ( 3)       199( 1.49%)        44( 0.33%)         4( 0.03%)         0( 0.00%)   ( 1.85%) 
[NR-eGR]      M4 ( 4)        24( 0.18%)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.19%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       453( 0.57%)        73( 0.09%)         6( 0.01%)         1( 0.00%)   ( 0.67%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.03% H + 0.01% V
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1V)             0   34441 
[NR-eGR]  M2   (2H)         38142   50153 
[NR-eGR]  M3   (3V)         63616   12547 
[NR-eGR]  M4   (4H)         44625    3927 
[NR-eGR]  M5   (5V)         19421    1201 
[NR-eGR]  M6   (6H)         12738     207 
[NR-eGR]  M7   (7V)          2203       0 
[NR-eGR]  M8   (8H)             0       0 
[NR-eGR]  M9   (9V)             0       0 
[NR-eGR]  Pad  (10H)            0       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total       180745  102476 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 124659um
[NR-eGR] Total length: 180745um, number of vias: 102476
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7007um, number of vias: 5611
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.17 sec, Real: 0.35 sec, Curr Mem: 2169.82 MB )
Extraction called for design 'sha256' of instances=13194 and nets=9145 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sha256.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2164.820M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: sha256
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=2230.1)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 9105
End delay calculation. (MEM=2807.26 CPU=0:00:02.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2647.87 CPU=0:00:03.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:03.0 totSessionCpu=0:03:06 mem=2647.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_tc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.481  |
|           TNS (ns):| -1941.0 |
|    Violating Paths:|  1288   |
|          All Paths:|  3644   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.347   |      7 (7)       |
|   max_tran     |   1067 (4426)    |   -3.655   |   1067 (5338)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.877%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:05, mem = 1606.8M, totSessionCpu=0:03:07 **
*** InitOpt #1 [finish] : cpu/real = 0:00:08.7/0:00:05.3 (1.6), totSession cpu/real = 0:03:06.6/0:01:04.1 (2.9), mem = 2342.4M
** INFO : this run is activating medium effort placeOptDesign flow
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting optimizing excluded clock nets MEM= 2343.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2343.9M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:03:06.8/0:01:04.3 (2.9), mem = 2343.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.2/0:00:00.1 (1.3), totSession cpu/real = 0:03:06.9/0:01:04.4 (2.9), mem = 2420.4M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.15
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:03:07.4/0:01:04.7 (2.9), mem = 2420.4M
Info: 1 clock net  excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

Footprint cell information for calculating maxBufDist
*info: There are 17 candidate Buffer cells
*info: There are 20 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:02.0/0:00:01.8 (1.1), totSession cpu/real = 0:03:09.4/0:01:06.5 (2.8), mem = 2417.2M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:03:09.6/0:01:06.6 (2.8), mem = 2417.2M
Info: 1 clock net  excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|   40.88%|        -|  -2.481|-1940.957|   0:00:00.0| 2796.9M|
|   41.12%|       72|  -2.484|-1728.169|   0:00:01.0| 3116.9M|
+---------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:02.3 real=0:00:01.0 mem=3116.9M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.

*** DrvOpt #1 [finish] : cpu/real = 0:00:04.2/0:00:02.0 (2.1), totSession cpu/real = 0:03:13.7/0:01:08.7 (2.8), mem = 2473.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:03:13.7/0:01:08.7 (2.8), mem = 2473.9M
Info: 1 clock net  excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   649|  3244|    -3.72|     6|     6|    -0.18|     0|     0|     0|     0|    -2.48| -1728.17|       0|       0|       0| 41.12%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|      29|       0|      14| 41.18%| 0:00:00.0|  3214.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0| 41.18%| 0:00:00.0|  3214.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:03.6 real=0:00:02.0 mem=3214.2M) ***

*** DrvOpt #2 [finish] : cpu/real = 0:00:04.8/0:00:01.8 (2.6), totSession cpu/real = 0:03:18.6/0:01:10.5 (2.8), mem = 2510.2M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:21, real = 0:00:12, mem = 1738.9M, totSessionCpu=0:03:19 **

Active setup views:
 view_tc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:03:18.7/0:01:10.7 (2.8), mem = 2680.5M
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*info: 1 clock net excluded
*info: 37 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point                |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------+
|   0.000|   0.000|   41.18%|   0:00:00.0| 2928.1M|   view_tc|       NA| NA                                     |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2928.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2928.1M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] : cpu/real = 0:00:02.5/0:00:01.9 (1.4), totSession cpu/real = 0:03:21.3/0:01:12.5 (2.8), mem = 2533.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:03:21.5/0:01:12.7 (2.8), mem = 2914.3M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 41.18
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   41.18%|        -|   0.000|   0.000|   0:00:00.0| 2916.3M|
|   41.18%|        0|   0.000|   0.000|   0:00:00.0| 2923.8M|
|   41.18%|        0|   0.000|   0.000|   0:00:00.0| 2923.8M|
|   41.14%|       10|   0.000|   0.000|   0:00:00.0| 3082.4M|
|   40.06%|      959|   0.000|   0.000|   0:00:03.0| 3183.9M|
|   40.02%|       40|   0.000|   0.000|   0:00:01.0| 3183.9M|
|   40.02%|        2|   0.000|   0.000|   0:00:00.0| 3183.9M|
|   40.02%|        0|   0.000|   0.000|   0:00:00.0| 3183.9M|
|   40.02%|        0|   0.000|   0.000|   0:00:00.0| 3183.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.02
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:15.1) (real = 0:00:05.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:00:15.1/0:00:05.3 (2.8), totSession cpu/real = 0:03:36.6/0:01:18.0 (2.8), mem = 3183.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:15, real=0:00:05, mem=2550.41M, totSessionCpu=0:03:37).
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** IncrReplace #1 [begin] : totSession cpu/real = 0:03:36.9/0:01:18.2 (2.8), mem = 2550.4M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  view_tc
[NR-eGR] Running Early Global Route on this N7 design with N7 settings
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 9726 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 14638
[NR-eGR] #PG Blockages       : 9726
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9152 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 36826
[NR-eGR] #moved terms           : 19854
[NR-eGR] #off-track terms       : 10283
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9152
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9152 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 1.710223e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       223( 1.67%)        32( 0.24%)         4( 0.03%)         1( 0.01%)   ( 1.95%) 
[NR-eGR]      M3 ( 3)       212( 1.59%)        48( 0.36%)         2( 0.01%)         0( 0.00%)   ( 1.96%) 
[NR-eGR]      M4 ( 4)        22( 0.16%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]      M5 ( 5)         1( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       458( 0.58%)        80( 0.10%)         6( 0.01%)         1( 0.00%)   ( 0.69%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.03% H + 0.00% V
Early Global Route congestion estimation runtime: 0.21 seconds, mem = 2559.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 21.78, normalized total congestion hotspot area = 143.44 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Finished SKP initialization (cpu=0:00:02.3, real=0:00:01.0)***
Iteration  7: Total net bbox = 1.255e+05 (6.76e+04 5.79e+04)
              Est.  stn bbox = 1.704e+05 (9.57e+04 7.47e+04)
              cpu = 0:00:03.5 real = 0:00:01.0 mem = 3224.9M
Iteration  8: Total net bbox = 1.277e+05 (6.89e+04 5.88e+04)
              Est.  stn bbox = 1.729e+05 (9.72e+04 7.57e+04)
              cpu = 0:00:04.8 real = 0:00:01.0 mem = 3219.9M
Iteration  9: Total net bbox = 1.313e+05 (7.09e+04 6.05e+04)
              Est.  stn bbox = 1.767e+05 (9.92e+04 7.75e+04)
              cpu = 0:00:12.2 real = 0:00:02.0 mem = 3219.9M
[NR-eGR] Running Early Global Route on this N7 design with N7 settings
Iteration 10: Total net bbox = 1.369e+05 (7.34e+04 6.35e+04)
              Est.  stn bbox = 1.825e+05 (1.02e+05 8.05e+04)
              cpu = 0:00:28.1 real = 0:00:05.0 mem = 3222.0M
Iteration 11: Total net bbox = 1.334e+05 (7.07e+04 6.27e+04)
              Est.  stn bbox = 1.784e+05 (9.87e+04 7.97e+04)
              cpu = 0:00:05.4 real = 0:00:01.0 mem = 3251.1M
Move report: Timing Driven Placement moves 9105 insts, mean move: 3.49 um, max move: 30.28 um 
	Max move on inst (FE_OFC64_core_n_63032): (41.98, 112.18) --> (58.22, 126.22)

Finished Incremental Placement (cpu=0:00:58.1, real=0:00:11.0, mem=2995.0M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:36 mem=2995.0M) ***
Total net bbox length = 1.381e+05 (7.497e+04 6.315e+04) (ext = 8.976e+03)
**WARN: (IMPSP-2041):	Found 8360 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 9105 insts, mean move: 0.28 um, max move: 7.81 um 
	Max move on inst (g8954): (88.17, 115.42) --> (95.98, 115.42)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 2995.0MB
Summary Report:
Instances move: 9105 (out of 9105 movable)
Instances flipped: 0
Mean displacement: 0.28 um
Max displacement: 7.81 um (Instance: g8954) (88.1672, 115.421) -> (95.976, 115.416)
	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx2_ASAP7_75t_SL
Total net bbox length = 1.343e+05 (7.114e+04 6.313e+04) (ext = 8.956e+03)
Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 2995.0MB
*** Finished refinePlace (0:04:37 mem=2995.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 9726 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 14638
[NR-eGR] #PG Blockages       : 9726
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9152 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 36826
[NR-eGR] #moved terms           : 19854
[NR-eGR] #off-track terms       : 10283
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9152
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9152 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 1.740722e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       177( 1.33%)        16( 0.12%)         3( 0.02%)   ( 1.47%) 
[NR-eGR]      M3 ( 3)       161( 1.21%)        23( 0.17%)         4( 0.03%)   ( 1.41%) 
[NR-eGR]      M4 ( 4)        13( 0.10%)         2( 0.01%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]      M5 ( 5)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6 ( 6)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       353( 0.45%)        41( 0.05%)         7( 0.01%)   ( 0.51%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.04% H + 0.01% V
Early Global Route congestion estimation runtime: 0.19 seconds, mem = 2980.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 22.11, normalized total congestion hotspot area = 133.44 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
Iteration  8: Total net bbox = 9.006e+04 (5.14e+04 3.87e+04)
              Est.  stn bbox = 1.314e+05 (7.78e+04 5.36e+04)
              cpu = 0:00:02.7 real = 0:00:01.0 mem = 3210.3M
Iteration  9: Total net bbox = 1.314e+05 (7.09e+04 6.06e+04)
              Est.  stn bbox = 1.770e+05 (9.94e+04 7.76e+04)
              cpu = 0:00:09.8 real = 0:00:01.0 mem = 3213.7M
Iteration 10: Total net bbox = 1.373e+05 (7.37e+04 6.36e+04)
              Est.  stn bbox = 1.831e+05 (1.02e+05 8.07e+04)
              cpu = 0:00:22.3 real = 0:00:04.0 mem = 3223.7M
Iteration 11: Total net bbox = 1.342e+05 (7.12e+04 6.30e+04)
              Est.  stn bbox = 1.794e+05 (9.94e+04 8.00e+04)
              cpu = 0:00:05.7 real = 0:00:01.0 mem = 3248.8M
Move report: Timing Driven Placement moves 9105 insts, mean move: 1.88 um, max move: 12.89 um 
	Max move on inst (FE_OFC62_core_n_63032): (140.47, 118.66) --> (151.20, 116.49)

Finished Incremental Placement (cpu=0:00:42.3, real=0:00:08.0, mem=2992.7M)
*** Starting refinePlace (0:05:20 mem=2992.7M) ***
Total net bbox length = 1.389e+05 (7.540e+04 6.347e+04) (ext = 8.992e+03)
**WARN: (IMPSP-2041):	Found 8360 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 9105 insts, mean move: 0.28 um, max move: 8.94 um 
	Max move on inst (FE_OFC74_core_n_1138): (109.23, 102.46) --> (100.30, 102.46)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2997.2MB
Summary Report:
Instances move: 9105 (out of 9105 movable)
Instances flipped: 0
Mean displacement: 0.28 um
Max displacement: 8.94 um (Instance: FE_OFC74_core_n_1138) (109.231, 102.462) -> (100.296, 102.456)
	Length: 5 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx2_ASAP7_75t_SL
Total net bbox length = 1.350e+05 (7.155e+04 6.346e+04) (ext = 8.974e+03)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2997.2MB
*** Finished refinePlace (0:05:21 mem=2997.2M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 9726 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 14638
[NR-eGR] #PG Blockages       : 9726
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9152 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 36826
[NR-eGR] #moved terms           : 19854
[NR-eGR] #off-track terms       : 10283
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9152
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9152 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 1.753337e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       148( 1.11%)        17( 0.13%)         2( 0.01%)   ( 1.25%) 
[NR-eGR]      M3 ( 3)       151( 1.13%)        17( 0.13%)         4( 0.03%)   ( 1.29%) 
[NR-eGR]      M4 ( 4)        10( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       309( 0.39%)        34( 0.04%)         6( 0.01%)   ( 0.44%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.22 seconds, mem = 2977.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 21.89, normalized total congestion hotspot area = 135.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]              Length (um)    Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1   (1V)             0   34874 
[NR-eGR]  M2   (2H)         39586   50962 
[NR-eGR]  M3   (3V)         65782   11994 
[NR-eGR]  M4   (4H)         45869    3596 
[NR-eGR]  M5   (5V)         20377     956 
[NR-eGR]  M6   (6H)         11449     104 
[NR-eGR]  M7   (7V)          1342       0 
[NR-eGR]  M8   (8H)             0       0 
[NR-eGR]  M9   (9V)             0       0 
[NR-eGR]  Pad  (10H)            0       0 
[NR-eGR] ---------------------------------
[NR-eGR]       Total       184405  102486 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 135019um
[NR-eGR] Total length: 184405um, number of vias: 102486
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6631um, number of vias: 5473
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.17 seconds, mem = 2973.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:01:45, real=0:00:21.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2614.2M)
Extraction called for design 'sha256' of instances=13285 and nets=9236 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sha256.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2614.234M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:02:25, real = 0:00:41, mem = 1677.0M, totSessionCpu=0:05:23 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: sha256
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=2634.02)
Total number of fetched objects 9196
End delay calculation. (MEM=2940.84 CPU=0:00:02.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2940.84 CPU=0:00:02.7 REAL=0:00:01.0)
*** IncrReplace #1 [finish] : cpu/real = 0:01:50.3/0:00:22.4 (4.9), totSession cpu/real = 0:05:27.2/0:01:40.6 (3.3), mem = 2940.8M
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:05:27.8/0:01:40.9 (3.2), mem = 2972.9M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    25|   865|    -0.16|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -2.35|       0|       0|       0| 40.02%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.05|    -0.97|      12|       6|      20| 40.06%| 0:00:01.0|  3361.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.05|    -0.97|       0|       0|       0| 40.06%| 0:00:00.0|  3361.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |          7 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:02.7 real=0:00:01.0 mem=3361.5M) ***

**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting refinePlace (0:05:32 mem=3323.5M) ***
Total net bbox length = 1.366e+05 (7.250e+04 6.409e+04) (ext = 8.974e+03)
**WARN: (IMPSP-2041):	Found 8360 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 19 insts, mean move: 0.82 um, max move: 2.16 um 
	Max move on inst (FE_OFC118_core_n_62150): (175.03, 81.94) --> (175.03, 79.78)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3343.0MB
Summary Report:
Instances move: 19 (out of 9123 movable)
Instances flipped: 0
Mean displacement: 0.82 um
Max displacement: 2.16 um (Instance: FE_OFC118_core_n_62150) (175.032, 81.936) -> (175.032, 79.776)
	Length: 5 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx2_ASAP7_75t_SL
Total net bbox length = 1.366e+05 (7.250e+04 6.409e+04) (ext = 8.974e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3343.0MB
*** Finished refinePlace (0:05:33 mem=3343.0M) ***
*** maximum move = 2.16 um ***
*** Finished re-routing un-routed nets (3324.0M) ***
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=3324.0M) ***
*** DrvOpt #3 [finish] : cpu/real = 0:00:05.2/0:00:02.5 (2.1), totSession cpu/real = 0:05:33.0/0:01:43.4 (3.2), mem = 2750.0M
End: GigaOpt DRV Optimization
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

------------------------------------------------------------------
     Summary (cpu=0.09min real=0.03min mem=2750.0M)
------------------------------------------------------------------

Setup views included:
 view_tc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.049  | -0.049  |  0.010  |
|           TNS (ns):| -0.968  | -0.968  |  0.000  |
|    Violating Paths:|   34    |   34    |    0    |
|          All Paths:|  3644   |  1804   |  2353   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.056%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:36, real = 0:00:45, mem = 1837.6M, totSessionCpu=0:05:33 **
*** Timing NOT met, worst failing slack is -0.049
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] : totSession cpu/real = 0:05:33.5/0:01:43.6 (3.2), mem = 2750.6M
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*info: 1 clock net excluded
*info: 37 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.049 TNS Slack -0.968 Density 40.06
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.009| 0.000|
|reg2reg   |-0.049|-0.968|
|HEPG      |-0.049|-0.968|
|All Paths |-0.049|-0.968|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point                |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------+
|  -0.049|   -0.049|  -0.968|   -0.968|   40.06%|   0:00:00.0| 3132.8M|   view_tc|  reg2reg| core_a_reg_reg[30]/D                   |
|   0.008|    0.009|   0.000|    0.000|   40.07%|   0:00:00.0| 3409.3M|        NA|       NA| NA                                     |
|   0.008|    0.009|   0.000|    0.000|   40.07%|   0:00:00.0| 3409.3M|   view_tc|       NA| NA                                     |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:00.0 mem=3409.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:00.0 mem=3409.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.009|0.000|
|reg2reg   |0.012|0.000|
|HEPG      |0.012|0.000|
|All Paths |0.009|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.008 TNS Slack 0.000 Density 40.07
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting refinePlace (0:05:39 mem=3361.3M) ***
Total net bbox length = 1.366e+05 (7.251e+04 6.411e+04) (ext = 8.974e+03)
**WARN: (IMPSP-2041):	Found 8360 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:01.0, mem=3361.3M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:01.0)
Move report: Detail placement moves 8 insts, mean move: 0.41 um, max move: 0.65 um 
	Max move on inst (core_g49830): (55.80, 39.82) --> (56.45, 39.82)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3363.6MB
Summary Report:
Instances move: 8 (out of 9126 movable)
Instances flipped: 0
Mean displacement: 0.41 um
Max displacement: 0.65 um (Instance: core_g49830) (55.8, 39.816) -> (56.448, 39.816)
	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: NOR2xp33_ASAP7_75t_L
Total net bbox length = 1.366e+05 (7.251e+04 6.411e+04) (ext = 8.974e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 3363.6MB
*** Finished refinePlace (0:05:40 mem=3363.6M) ***
*** maximum move = 0.65 um ***
*** Finished re-routing un-routed nets (3363.6M) ***
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=3363.6M) ***
** GigaOpt Optimizer WNS Slack 0.008 TNS Slack 0.000 Density 40.07
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.009|0.000|
|reg2reg   |0.012|0.000|
|HEPG      |0.012|0.000|
|All Paths |0.009|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |          8 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:04.8 real=0:00:02.0 mem=3363.6M) ***

*** WnsOpt #1 [finish] : cpu/real = 0:00:06.5/0:00:03.3 (2.0), totSession cpu/real = 0:05:40.0/0:01:46.9 (3.2), mem = 2795.6M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:05:40.2/0:01:47.1 (3.2), mem = 3176.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.07
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   40.07%|        -|   0.000|   0.000|   0:00:00.0| 3176.8M|
|   40.07%|        4|   0.000|   0.000|   0:00:00.0| 3335.4M|
|   40.07%|        0|   0.000|   0.000|   0:00:00.0| 3335.4M|
|   40.05%|       29|   0.000|   0.000|   0:00:01.0| 3337.4M|
|   40.05%|        1|   0.000|   0.000|   0:00:00.0| 3337.4M|
|   40.05%|        0|   0.000|   0.000|   0:00:00.0| 3337.4M|
|   40.05%|        0|   0.000|   0.000|   0:00:00.0| 3337.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.05
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |          4 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 84 skipped = 0, called in commitmove = 30, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.3) (real = 0:00:02.0) **
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
*** Starting refinePlace (0:05:44 mem=3337.4M) ***
Total net bbox length = 1.366e+05 (7.252e+04 6.411e+04) (ext = 8.974e+03)
**WARN: (IMPSP-2041):	Found 8360 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3337.4MB
Summary Report:
Instances move: 0 (out of 9126 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.366e+05 (7.252e+04 6.411e+04) (ext = 8.974e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3337.4MB
*** Finished refinePlace (0:05:44 mem=3337.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3337.4M) ***
**WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=3337.4M) ***
*** AreaOpt #2 [finish] : cpu/real = 0:00:04.0/0:00:02.2 (1.8), totSession cpu/real = 0:05:44.2/0:01:49.3 (3.1), mem = 3337.4M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:02, mem=2804.94M, totSessionCpu=0:05:44).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:05:44.3/0:01:49.4 (3.1), mem = 2804.9M
Info: 1 clock net  excluded from IPO operation.
**WARN: (EMS-27):	Message (IMPSP-376) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 40.05%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 40.05%| 0:00:00.0|  3184.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M4 (z=4)  |          4 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3184.6M) ***

*** DrvOpt #4 [finish] : cpu/real = 0:00:01.3/0:00:00.8 (1.6), totSession cpu/real = 0:05:45.6/0:01:50.2 (3.1), mem = 2804.6M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:05:46 mem=2804.6M) ***
**WARN: (IMPSP-2041):	Found 8360 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2804.6M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2805.9MB
Summary Report:
Instances move: 0 (out of 9126 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2805.9MB
*** Finished refinePlace (0:05:46 mem=2805.9M) ***
Register exp ratio and priority group on 4 nets on 9217 nets : 
z=4 : 4 nets

Active setup views:
 view_tc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'sha256' of instances=13306 and nets=9257 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sha256.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2731.094M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: sha256
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=2760.34)
Total number of fetched objects 9217
End delay calculation. (MEM=3073.7 CPU=0:00:02.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3073.7 CPU=0:00:02.9 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:01.0 totSessionCpu=0:05:51 mem=3073.7M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 9726 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 14636
[NR-eGR] #PG Blockages       : 9726
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9173 nets ( ignored 0 )
[NR-eGR] #standard cell terms   : 36868
[NR-eGR] #moved terms           : 19892
[NR-eGR] #off-track terms       : 10303
[NR-eGR] #off-cross-track terms : 0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9173
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9173 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 1.753488e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       144( 1.08%)        19( 0.14%)         2( 0.01%)   ( 1.24%) 
[NR-eGR]      M3 ( 3)       154( 1.15%)        17( 0.13%)         4( 0.03%)   ( 1.31%) 
[NR-eGR]      M4 ( 4)        12( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       310( 0.39%)        36( 0.05%)         6( 0.01%)   ( 0.44%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.60 sec, Real: 0.23 sec, Curr Mem: 3105.72 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         21.89 |        134.78 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 21.89, normalized total congestion hotspot area = 134.78 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    48.46    44.14    83.02    74.38 |       29.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    70.06    87.34    87.34   100.30 |        6.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    91.66    87.34   104.62   100.30 |        6.33   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   130.54    87.34   143.50   100.30 |        6.33   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   182.38    44.14   195.34    57.10 |        5.78   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         29.00 |        194.33 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 29.00, normalized total congestion hotspot area = 194.33 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    48.46    44.14    83.02    74.38 |       31.67   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    70.06    87.34    87.34   100.30 |        8.22   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    91.66    87.34   104.62   100.30 |        6.78   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   130.54    87.34   143.50   100.30 |        6.33   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   182.38    44.14   195.34    57.10 |        6.22   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:54, real = 0:00:54, mem = 1853.4M, totSessionCpu=0:05:52 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_tc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.010  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3644   |  1804   |  2353   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.049%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:55, real = 0:00:55, mem = 1855.5M, totSessionCpu=0:05:53 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:05:21, real = 0:01:28, mem = 2713.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-376           23  Library has same-mask rule, but tracks h...
WARNING   IMPSP-2041           9  Found %d fixed insts that could not be c...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 36 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:05:21.2/0:01:28.7 (3.6), totSession cpu/real = 0:05:53.1/0:01:54.4 (3.1), mem = 2713.4M
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference clock -isVisible 1
<CMD> saveDesign placement
#% Begin save design ... (date=03/09 18:16:13, mem=1780.7M)
% Begin Save ccopt configuration ... (date=03/09 18:16:13, mem=1780.7M)
% End Save ccopt configuration ... (date=03/09 18:16:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1780.8M, current mem=1780.8M)
% Begin Save netlist data ... (date=03/09 18:16:14, mem=1780.8M)
Writing Binary DB to placement.dat.tmp/vbin/sha256.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/09 18:16:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1782.1M, current mem=1782.1M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file placement.dat.tmp/sha256.route.congmap.gz ...
% Begin Save AAE data ... (date=03/09 18:16:14, mem=1782.2M)
Saving AAE Data ...
% End Save AAE data ... (date=03/09 18:16:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1782.2M, current mem=1782.2M)
Saving preference file placement.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 442 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file placement.dat.tmp/sha256.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Sun Mar  9 18:16:14 2025)
Saving property file placement.dat.tmp/sha256.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2793.4M) ***
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2793.4M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2777.4M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map placement.dat.tmp/sha256.congmap.gz ...
Saving preRoute extracted patterns in file 'placement.dat.tmp/sha256.techData.gz' ...
Saving preRoute extraction data in directory 'placement.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/09 18:16:15, mem=1783.3M)
% End Save power constraints data ... (date=03/09 18:16:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1783.3M, current mem=1783.3M)
rc_typ_25
rc_typ_25
rc_typ_25
Generated self-contained design placement.dat.tmp
#% End save design ... (date=03/09 18:16:15, total cpu=0:00:00.7, real=0:00:02.0, peak res=1783.8M, current mem=1783.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> routeDesign
#% Begin routeDesign (date=03/09 18:16:15, mem=1783.8M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1783.80 (MB), peak = 2069.12 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          5.5
setDesignMode -bottomRoutingLayer              2
setDesignMode -node                            N7
setDesignMode -process                         7
setDesignMode -topRoutingLayer                 7
setExtractRCMode -coupling_c_th                3
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                0.03
setExtractRCMode -total_c_th                   5
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2734.6M, init mem=2742.6M)
*info: Placed = 13306          (Fixed = 4180)
*info: Unplaced = 0           
Placement Density:40.05%(21910/54709)
Placement Density (including fixed std cells):42.11%(23860/56659)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=2726.6M)
Turning off fast DC mode.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2717.0M) ***
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/09 18:16:16, mem=1677.1M)

globalDetailRoute

#Start globalDetailRoute on Sun Mar  9 18:16:16 2025
#
#Generating timing data, please wait...
#9217 total nets, 9173 already routed, 9173 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1668.82 (MB), peak = 2069.12 (MB)
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1.000, clk period 0.700 (ns)
#Stage 1: cpu time = 00:00:05, elapsed time = 00:00:02, memory = 1824.35 (MB), peak = 2069.12 (MB)
#Library Standard Delay: 5.50ps
#Slack threshold: 11.00ps
#*** Analyzed 32 timing critical paths, and collected 16.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1825.41 (MB), peak = 2069.12 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1849.11 (MB), peak = 2069.12 (MB)
#Default setup view is reset to view_tc.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1849.12 (MB), peak = 2069.12 (MB)
#Current view: view_tc 
#Current enabled view: view_tc 
#Generating timing data took: cpu time = 00:00:07, elapsed time = 00:00:04, memory = 1853.59 (MB), peak = 2069.12 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=9257)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Start routing data preparation on Sun Mar  9 18:16:20 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.700] has 9254 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [0.700 - 0.700] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
#WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
#WARNING (NRDB-2322) There are no valid layer for shielding.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1862.82 (MB), peak = 2131.96 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1866.46 (MB), peak = 2131.96 (MB)
#Start instance access analysis using 8 threads...
#Set layer M2 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.16 (MB)
#Total memory = 1866.62 (MB)
#Peak memory = 2131.96 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 4
#	(M4)4 
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 4
#	net priority                  : 4
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#Setup timing driven global route constraints on 59 nets
#    Honor OPT layer assignment for 4 nets.
#    Honor USER layer assignment for 0 nets.
#    Remove OPT layer assignment for 0 nets.
#    Remove USER layer assignment for 0 nets.
#layer   M2: Res =   16.9556 (ohm/um), Cap =   0.04858 (ff/um), RC =    0.8237
#layer   M3: Res =   16.9556 (ohm/um), Cap = 0.0472049 (ff/um), RC =  0.800385
#layer   M4: Res =   11.7444 (ohm/um), Cap = 0.0426554 (ff/um), RC =  0.500964
#layer   M5: Res =   10.2737 (ohm/um), Cap = 0.0494472 (ff/um), RC =  0.508004
#layer   M6: Res =   7.25985 (ohm/um), Cap = 0.0491309 (ff/um), RC =  0.356683
#layer   M7: Res =   6.77064 (ohm/um), Cap = 0.0554216 (ff/um), RC =   0.37524
#Metal stack 1: M2 (2) - M3 (3)
#Metal stack 2: M4 (4) - M7 (7)
#Prevention stack gain threshold: Min=0.2 ps, 1-stack=5.5 ps
#7 nets (626.768 um) assigned to layer M4
#0 inserted nodes are removed
#    Honor OPT extra spacing for 0 nets.
#    Honor USER extra spacing for 0 nets.
#    Remove OPT extra spacing for 0 nets.
#    Remove USER extra spacing for 0 nets.
#33 critical nets are selected for extra spacing.
#    Honor OPT detour control for 0 nets.
#    Honor USER detour control for 0 nets.
#    Remove OPT detour control for 0 nets.
#    Remove USER detour control for 0 nets.
#40 critical nets are selected for detour control.
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Avoid Detour             |        40 |
#| Max Expansion Ratio      |         4 |
#| Prefer Extra Space       |        33 |
#| Preferred Layer Effort   |        11 |
#+--------------------------+-----------+
#  Bottom Preferred Layer
#+----------------+----------+-----------+
#|      Layer     | OPT_LA   | TDGR_PREV |
#+----------------+----------+-----------+
#| M4 (4)         |        4 |         7 |
#+----------------+----------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1868.76 (MB), peak = 2131.96 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 84 (skipped).
#Total number of routable nets = 9173.
#Total number of nets in the design = 9257.
#9173 routable nets do not have any wires.
#9173 nets will be global routed.
#44 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 8 threads.
#
#Finished routing data preparation on Sun Mar  9 18:16:23 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.02 (MB)
#Total memory = 1868.86 (MB)
#Peak memory = 2131.96 (MB)
#
#
#Start global routing on Sun Mar  9 18:16:23 2025
#
#
#Start global routing initialization on Sun Mar  9 18:16:23 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun Mar  9 18:16:23 2025
#
#Start routing resource analysis on Sun Mar  9 18:16:23 2025
#
#Routing resource analysis is done on Sun Mar  9 18:16:23 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             H        1207         416       13456     0.78%
#  M3             V        1404         340       13456    16.10%
#  M4             H        1153         122       13456     0.14%
#  M5             V        1143          19       13456     0.00%
#  M6             H         543          37       13456     5.34%
#  M7             V         552          30       13456     5.05%
#  --------------------------------------------------------------
#  Total                   6004      11.28%       80736     4.57%
#
#  33 nets (0.36%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Mar  9 18:16:23 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1870.51 (MB), peak = 2131.96 (MB)
#
#
#Global routing initialization is done on Sun Mar  9 18:16:23 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1870.52 (MB), peak = 2131.96 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1875.30 (MB), peak = 2131.96 (MB)
#
#Route nets in 1/2 round...
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1876.96 (MB), peak = 2131.96 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1876.96 (MB), peak = 2131.96 (MB)
#
#Route nets in 2/2 round...
#start global routing iteration 4...
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1886.64 (MB), peak = 2131.96 (MB)
#
#start global routing iteration 5...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1889.54 (MB), peak = 2131.96 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 84 (skipped).
#Total number of routable nets = 9173.
#Total number of nets in the design = 9257.
#
#9173 routable nets have routed wires.
#44 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#----------------------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------------------------
#      Default                 33           11                 4              7            9129  
#----------------------------------------------------------------------------------------------
#        Total                 33           11                 4              7            9129  
#----------------------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------------------------
#      Default                 33           11                 4              7            9129  
#----------------------------------------------------------------------------------------------
#        Total                 33           11                 4              7            9129  
#----------------------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M2           87(0.65%)     16(0.12%)      1(0.01%)   (0.77%)
#  M3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     87(0.11%)     16(0.02%)      1(0.00%)   (0.13%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.13% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M1(V)    |       1978.00 |       2088.00 |     8.64     4.32   241.92   241.92 |
[hotspot] |   M2(H)    |          1.00 |          1.00 |   168.48   133.92   172.80   138.24 |
[hotspot] |   M3(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M4(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M5(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M6(H)    |         56.00 |         56.00 |   250.56     4.32   251.28   246.24 |
[hotspot] |   M7(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    | (M1)  1978.00 | (M1)  2088.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 33
#Total wire length = 184293 um.
#Total half perimeter of net bounding box = 147076 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 27342 um.
#Total wire length on LAYER M3 = 38645 um.
#Total wire length on LAYER M4 = 57584 um.
#Total wire length on LAYER M5 = 45084 um.
#Total wire length on LAYER M6 = 13712 um.
#Total wire length on LAYER M7 = 1927 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 78746
#Up-Via Summary (total 78746):
#           
#-----------------------
# M1              34037
# M2              27105
# M3              10761
# M4               5817
# M5                893
# M6                133
#-----------------------
#                 78746 
#
#Total number of involved regular nets 2637
#Maximum src to sink distance  474.2
#Average of max src_to_sink distance  36.5
#Average of ave src_to_sink distance  24.0
#Total number of involved priority nets 4
#Maximum src to sink distance for priority net 227.2
#Average of max src_to_sink distance for priority net 202.4
#Average of ave src_to_sink distance for priority net 115.9
#Max overcon = 3 tracks.
#Total overcon = 0.13%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:17
#Increased memory = 19.78 (MB)
#Total memory = 1888.64 (MB)
#Peak memory = 2131.96 (MB)
#
#Finished global routing on Sun Mar  9 18:16:40 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1887.27 (MB), peak = 2131.96 (MB)
#Start Track Assignment.
#Done with 19883 horizontal wires in 4 hboxes and 19401 vertical wires in 4 hboxes.
#Done with 3869 horizontal wires in 4 hboxes and 2835 vertical wires in 4 hboxes.
#Done with 4 horizontal wires in 4 hboxes and 4 vertical wires in 4 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2         26951.37 	  0.17%  	  0.00% 	  0.09%
# M3         37909.00 	  0.04%  	  0.00% 	  0.00%
# M4         57539.28 	  0.02%  	  0.00% 	  0.00%
# M5         45007.55 	  0.01%  	  0.00% 	  0.00%
# M6         13760.83 	  0.00%  	  0.00% 	  0.00%
# M7          1926.96 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      183094.99  	  0.04% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 33
#Total wire length = 181671 um.
#Total half perimeter of net bounding box = 147076 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 26493 um.
#Total wire length on LAYER M3 = 37432 um.
#Total wire length on LAYER M4 = 57304 um.
#Total wire length on LAYER M5 = 44810 um.
#Total wire length on LAYER M6 = 13715 um.
#Total wire length on LAYER M7 = 1918 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 78746
#Up-Via Summary (total 78746):
#           
#-----------------------
# M1              34037
# M2              27105
# M3              10761
# M4               5817
# M5                893
# M6                133
#-----------------------
#                 78746 
#
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1887.72 (MB), peak = 2131.96 (MB)
#
#number of short segments in preferred routing layers
#	M4        M5        Total 
#	102       92        194       
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc_typ_25 /users/course/2025S/VLSIPDA202501/g113062640/HW1/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#rc_typ_25 [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[7] tech spc 384 != ict spc 512.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech width 32000 != ict width 640.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [10, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /users/course/2025S/VLSIPDA202501/g113062640/HW1/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /users/course/2025S/VLSIPDA202501/g113062640/HW1/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
#number model r/c [1,1] [10,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1884.38 (MB), peak = 2131.96 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.08 (MB)
#Total memory = 1888.62 (MB)
#Peak memory = 2131.96 (MB)
#Using multithreading with 8 threads.
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 3451 horizontal wires in 4 hboxes and 3745 vertical wires in 4 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#5x5 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 16 hboxes with 8 threads on machine with  2.79GHz 512KB Cache 64CPU...
#Process 0 special clock nets for rc extraction
#Total 9173 nets were built. 412 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:04, elapsed time = 00:00:01 .
#   Increased memory =   143.30 (MB), total memory =  2032.81 (MB), peak memory =  2131.96 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1927.52 (MB), peak = 2131.96 (MB)
#RC Statistics: 49983 Res, 33033 Ground Cap, 1024 XCap (Edge to Edge)
#RC V/H edge ratio: 0.45, Avg V/H Edge Length: 6860.40 (32803), Avg L-Edge Length: 22843.56 (12060)
#Register nets and terms for rcdb /tmp/innovus_temp_12179_ic21_g113062640_fEpNor/nr12179_Je3rEz.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 69977 nodes, 60804 edges, and 2380 xcaps
#412 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_12179_ic21_g113062640_fEpNor/nr12179_Je3rEz.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2994.133M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_12179_ic21_g113062640_fEpNor/nr12179_Je3rEz.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell sha256 has rcdb /tmp/innovus_temp_12179_ic21_g113062640_fEpNor/nr12179_Je3rEz.rcdb.d specified
Cell sha256, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:01.0 mem: 2962.133M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:08
#Elapsed time = 00:00:05
#Increased memory = 38.40 (MB)
#Total memory = 1926.35 (MB)
#Peak memory = 2131.96 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: -0.200 -> -0.286, r2r -0.200 -> -0.286, unit 1.000, clk period 0.700 (ns)
#Stage 1: cpu time = 00:00:07, elapsed time = 00:00:02, memory = 1927.07 (MB), peak = 2131.96 (MB)
#Library Standard Delay: 5.50ps
#Slack threshold: 0.00ps
#*** Analyzed 70 timing critical paths, and collected 38.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1928.13 (MB), peak = 2131.96 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1928.77 (MB), peak = 2131.96 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 50.520599 (late)
*** writeDesignTiming (0:00:00.7) ***
#Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1929.10 (MB), peak = 2131.96 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 86
#Number of critical nets: 85
#	level 1 [ -23.3,   -1.0]: 81 nets
#	level 2 [ -23.3,  -23.3]: 2 nets
#	level 3 [ -23.3,  -23.3]: 2 nets
#Total number of nets: 9173
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#Setup timing driven post global route constraints on 86 nets
#10 critical nets are selected for extra spacing.
#Postfix stack gain threshold: Min=0.2 ps, 1-stack=11 ps
#0 nets (0 um) assigned to layer M4
#0 inserted nodes are removed
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M2           83(0.62%)     15(0.11%)      1(0.01%)   (0.74%)
#  M3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     83(0.11%)     15(0.02%)      1(0.00%)   (0.13%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.13% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M1(V)    |       1978.00 |       2088.00 |     8.64     4.32   241.92   241.92 |
[hotspot] |   M2(H)    |          1.00 |          1.00 |   168.48   133.92   172.80   138.24 |
[hotspot] |   M3(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M4(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M5(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M6(H)    |         56.00 |         56.00 |   250.56     4.32   251.28   246.24 |
[hotspot] |   M7(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    | (M1)  1978.00 | (M1)  2088.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Max overcon = 3 tracks.
#Total overcon = 0.13%.
#Worst layer Gcell overcon rate = 0.02%.
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Avoid Detour             |        40 |
#| Max Expansion Ratio      |         4 |
#| Prefer Extra Space       |        43 |
#| Preferred Layer Effort   |        11 |
#+--------------------------+-----------+
#  Bottom Preferred Layer
#+----------------+----------+-----------+
#|      Layer     | OPT_LA   | TDGR_PREV |
#+----------------+----------+-----------+
#| M4 (4)         |        4 |         7 |
#+----------------+----------+-----------+
#
#----------------------------------------------------
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 181703 um.
#Total half perimeter of net bounding box = 147076 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 26541 um.
#Total wire length on LAYER M3 = 37395 um.
#Total wire length on LAYER M4 = 57327 um.
#Total wire length on LAYER M5 = 44807 um.
#Total wire length on LAYER M6 = 13715 um.
#Total wire length on LAYER M7 = 1918 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 78746
#Up-Via Summary (total 78746):
#           
#-----------------------
# M1              34037
# M2              27105
# M3              10761
# M4               5817
# M5                893
# M6                133
#-----------------------
#                 78746 
#
#Total number of involved regular nets 2637
#Maximum src to sink distance  502.3
#Average of max src_to_sink distance  37.0
#Average of ave src_to_sink distance  24.4
#Total number of involved priority nets 4
#Maximum src to sink distance for priority net 230.8
#Average of max src_to_sink distance for priority net 205.0
#Average of ave src_to_sink distance for priority net 117.4
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1921.10 (MB), peak = 2131.96 (MB)
Current (total cpu=0:06:47, real=0:02:36, peak res=2132.0M, current mem=1680.0M)
sha256
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1690.7M, current mem=1690.7M)
Current (total cpu=0:06:47, real=0:02:36, peak res=2132.0M, current mem=1690.7M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1690.70 (MB), peak = 2131.96 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 86
#Number of critical nets: 85
#	level 1 [ -23.3,   -1.0]: 81 nets
#	level 2 [ -23.3,  -23.3]: 2 nets
#	level 3 [ -23.3,  -23.3]: 2 nets
#Total number of nets: 9173
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 573 horizontal wires in 4 hboxes and 522 vertical wires in 4 hboxes.
#Done with 67 horizontal wires in 4 hboxes and 95 vertical wires in 4 hboxes.
#Done with 4 horizontal wires in 4 hboxes and 4 vertical wires in 4 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2         26924.01 	  0.14%  	  0.00% 	  0.09%
# M3         37904.77 	  0.02%  	  0.00% 	  0.00%
# M4         57531.86 	  0.02%  	  0.00% 	  0.00%
# M5         45000.63 	  0.01%  	  0.00% 	  0.00%
# M6         13757.68 	  0.00%  	  0.00% 	  0.00%
# M7          1926.57 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      183045.53  	  0.03% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 181650 um.
#Total half perimeter of net bounding box = 147076 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 26459 um.
#Total wire length on LAYER M3 = 37441 um.
#Total wire length on LAYER M4 = 57312 um.
#Total wire length on LAYER M5 = 44806 um.
#Total wire length on LAYER M6 = 13714 um.
#Total wire length on LAYER M7 = 1918 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 78746
#Up-Via Summary (total 78746):
#           
#-----------------------
# M1              34037
# M2              27105
# M3              10761
# M4               5817
# M5                893
# M6                133
#-----------------------
#                 78746 
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1691.68 (MB), peak = 2131.96 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:47
#Elapsed time = 00:00:36
#Increased memory = -163.65 (MB)
#Total memory = 1691.75 (MB)
#Peak memory = 2131.96 (MB)
#Using multithreading with 8 threads.
#Start reading timing information from file .timing_file_12179.tif.gz ...
#Read in timing information for 77 ports, 9126 instances from timing file .timing_file_12179.tif.gz.
#
#Start Detail Routing...
#start initial detail routing ...
#   number of violations = 3017
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc    EolKO   NUTWre   Others   Totals
#	M1            9        0        0        0       45     1491        0     1545
#	M2          158      186      284        0       83        0       48      759
#	M3           37       19       20      102       33        0        2      213
#	M4            0        2        6      105      332        0       15      460
#	M5            0        1        0       16        0        0        2       19
#	M6           14        0        0        0        7        0        0       21
#	Totals      218      208      310      223      500     1491       67     3017
#cpu time = 00:01:17, elapsed time = 00:00:10, memory = 1781.51 (MB), peak = 2282.11 (MB)
#start 1st optimization iteration ...
#   number of violations = 481
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc    EolKO   NUTWre   Others   Totals
#	M1            1        0        0        0        2      234        0      237
#	M2           22       52       16        0       36        0        1      127
#	M3            4        5        0        0        6        0        0       15
#	M4            0        0        0       12       80        0        2       94
#	M5            0        0        0        0        0        0        1        1
#	M6            6        0        0        1        0        0        0        7
#	Totals       33       57       16       13      124      234        4      481
#cpu time = 00:00:45, elapsed time = 00:00:06, memory = 1782.90 (MB), peak = 2282.11 (MB)
#start 2nd optimization iteration ...
#   number of violations = 94
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        1       22       23
#	M2            8       16        4       13        0       41
#	M3            2        1        0        3        0        6
#	M4            0        0        0       24        0       24
#	Totals       10       17        4       41       22       94
#cpu time = 00:00:11, elapsed time = 00:00:01, memory = 1774.86 (MB), peak = 2282.11 (MB)
#start 3rd optimization iteration ...
#   number of violations = 46
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
#	M1            0        0        0        0       13       13
#	M2            8       13        3        2        0       26
#	M3            1        1        0        1        0        3
#	M4            0        0        0        4        0        4
#	Totals        9       14        3        7       13       46
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 1772.79 (MB), peak = 2282.11 (MB)
#start 4th optimization iteration ...
#   number of violations = 21
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO   CorSpc   OffGrd   NUTWre   Totals
#	M1            0        0        0        0        0        0        5        5
#	M2            3        3        3        1        0        3        0       13
#	M3            0        0        0        0        0        0        0        0
#	M4            0        0        1        1        1        0        0        3
#	Totals        3        3        4        2        1        3        5       21
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1774.10 (MB), peak = 2282.11 (MB)
#start 5th optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	          EolKO   NUTWre   Totals
#	M1            0        3        3
#	M2            1        0        1
#	M3            0        0        0
#	M4            1        0        1
#	Totals        2        3        5
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1773.53 (MB), peak = 2282.11 (MB)
#start 6th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1772.72 (MB), peak = 2282.11 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 187475 um.
#Total half perimeter of net bounding box = 147076 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 36424 um.
#Total wire length on LAYER M3 = 43889 um.
#Total wire length on LAYER M4 = 51237 um.
#Total wire length on LAYER M5 = 40312 um.
#Total wire length on LAYER M6 = 13720 um.
#Total wire length on LAYER M7 = 1893 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 89859
#Up-Via Summary (total 89859):
#           
#-----------------------
# M1              35249
# M2              37929
# M3              10342
# M4               5208
# M5                980
# M6                151
#-----------------------
#                 89859 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:19
#Elapsed time = 00:00:18
#Increased memory = 81.51 (MB)
#Total memory = 1773.27 (MB)
#Peak memory = 2282.11 (MB)
#
#Start Fix Iteration ...
#
#   number of violations = 0
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 187475 um.
#Total half perimeter of net bounding box = 147076 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 36424 um.
#Total wire length on LAYER M3 = 43889 um.
#Total wire length on LAYER M4 = 51237 um.
#Total wire length on LAYER M5 = 40312 um.
#Total wire length on LAYER M6 = 13720 um.
#Total wire length on LAYER M7 = 1893 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 89859
#Up-Via Summary (total 89859):
#           
#-----------------------
# M1              35249
# M2              37929
# M3              10342
# M4               5208
# M5                980
# M6                151
#-----------------------
#                 89859 
#
#Total number of DRC violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1773.51 (MB), peak = 2282.11 (MB)
#
#Start Post Route via swapping...
#77.59% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 1772.10 (MB), peak = 2282.11 (MB)
#CELL_VIEW sha256,init has no DRC violation.
#Total number of DRC violations = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 187475 um.
#Total half perimeter of net bounding box = 147076 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 36424 um.
#Total wire length on LAYER M3 = 43889 um.
#Total wire length on LAYER M4 = 51237 um.
#Total wire length on LAYER M5 = 40312 um.
#Total wire length on LAYER M6 = 13720 um.
#Total wire length on LAYER M7 = 1893 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 89859
#Up-Via Summary (total 89859):
#           
#-----------------------
# M1              35249
# M2              37929
# M3              10342
# M4               5208
# M5                980
# M6                151
#-----------------------
#                 89859 
#
#detailRoute Statistics:
#Cpu time = 00:02:25
#Elapsed time = 00:00:19
#Increased memory = 80.35 (MB)
#Total memory = 1772.10 (MB)
#Peak memory = 2282.11 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:03:20
#Elapsed time = 00:00:59
#Increased memory = 95.80 (MB)
#Total memory = 1772.97 (MB)
#Peak memory = 2282.11 (MB)
#Number of warnings = 6
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar  9 18:17:15 2025
#
% End globalDetailRoute (date=03/09 18:17:15, total cpu=0:03:20, real=0:00:59.0, peak res=2282.1M, current mem=1760.9M)
#Default setup view is reset to view_tc.
#Default setup view is reset to view_tc.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:03:21, elapsed time = 00:01:00, memory = 1746.63 (MB), peak = 2282.11 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 3 warning(s), 0 error(s)

#% End routeDesign (date=03/09 18:17:15, total cpu=0:03:21, real=0:01:00.0, peak res=2282.1M, current mem=1746.6M)
<CMD> editPowerVia -delete_vias 1 -top_layer 7 -bottom_layer 6
#% Begin editPowerVia (date=03/09 18:17:15, mem=1746.6M)
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 

The editPowerVia deleted 84 vias from the design.
ViaGen deleted 0 via.
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End editPowerVia (date=03/09 18:17:15, total cpu=0:00:00.0, real=0:00:01.0, peak res=1749.2M, current mem=1749.2M)
<CMD> editPowerVia -delete_vias 1 -top_layer 6 -bottom_layer 5
#% Begin editPowerVia (date=03/09 18:17:16, mem=1749.2M)
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 

The editPowerVia deleted 120 vias from the design.
ViaGen deleted 0 via.
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End editPowerVia (date=03/09 18:17:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1749.2M, current mem=1749.2M)
<CMD> editPowerVia -delete_vias 1 -top_layer 5 -bottom_layer 4
#% Begin editPowerVia (date=03/09 18:17:16, mem=1749.2M)
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 

The editPowerVia deleted 120 vias from the design.
ViaGen deleted 0 via.
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End editPowerVia (date=03/09 18:17:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1749.2M, current mem=1749.2M)
<CMD> editPowerVia -delete_vias 1 -top_layer 4 -bottom_layer 3
#% Begin editPowerVia (date=03/09 18:17:16, mem=1749.2M)
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 

The editPowerVia deleted 494 vias from the design.
ViaGen deleted 0 via.
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End editPowerVia (date=03/09 18:17:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1749.2M, current mem=1749.2M)
<CMD> editPowerVia -delete_vias 1 -top_layer 3 -bottom_layer 2
#% Begin editPowerVia (date=03/09 18:17:16, mem=1749.2M)
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 

The editPowerVia deleted 4199 vias from the design.
ViaGen deleted 0 via.
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End editPowerVia (date=03/09 18:17:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1749.3M, current mem=1749.3M)
<CMD> editPowerVia -delete_vias 1 -top_layer 2 -bottom_layer 1
#% Begin editPowerVia (date=03/09 18:17:16, mem=1749.3M)
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 

The editPowerVia deleted 221 vias from the design.
ViaGen deleted 0 via.
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End editPowerVia (date=03/09 18:17:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1749.3M, current mem=1749.3M)
<CMD> editPowerVia -add_vias 1
#% Begin editPowerVia (date=03/09 18:17:16, mem=1749.3M)
setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
ViaGen engine uses clone via flow to insert special vias. Open fgc and cce engine automatically.

Multi-CPU acceleration using 8 CPU(s).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 37.62) (244.80, 37.69).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 188.82) (244.80, 188.89).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 128.34) (244.80, 128.41).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 158.58) (244.80, 158.65).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 6.30) (244.80, 6.37).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 98.10) (244.80, 98.17).
Clone Via Engine is enabled.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 67.86) (244.80, 67.93).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 219.06) (244.80, 219.13).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 189.90) (244.80, 189.97).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 99.18) (244.80, 99.25).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 7.38) (244.80, 7.45).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 129.42) (244.80, 129.49).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 38.70) (244.80, 38.77).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 220.14) (244.80, 220.21).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 159.66) (244.80, 159.73).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 68.94) (244.80, 69.01).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 100.26) (244.80, 100.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 190.98) (244.80, 191.05).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 8.46) (244.80, 8.53).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 130.50) (244.80, 130.57).
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
ViaGen created 9216 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V1   |      4199      |        0       |
|   V2   |      4199      |        0       |
|   V3   |       494      |        0       |
|   V4   |       120      |        0       |
|   V5   |       120      |        0       |
|   V6   |       84       |        0       |
+--------+----------------+----------------+
setAddStripeMode -use_exact_spacing is reset to default value: false.
setViaGenMode -disable_via_merging is reset to default value: false.
setViaGenMode -keep_existing_via is reset to default value: 0.
setViaGenMode -optimize_cross_via is reset to default value: false.
#% End editPowerVia (date=03/09 18:17:16, total cpu=0:00:01.6, real=0:00:00.0, peak res=1753.6M, current mem=1753.6M)
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference node_net -isVisible 1
<CMD_INTERNAL> selectWire 1.2160 29.7240 249.9200 30.5880 4 VSS
<CMD> saveDesign route
#% Begin save design ... (date=03/09 18:17:16, mem=1752.6M)
% Begin Save ccopt configuration ... (date=03/09 18:17:16, mem=1752.6M)
% End Save ccopt configuration ... (date=03/09 18:17:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1752.8M, current mem=1752.8M)
% Begin Save netlist data ... (date=03/09 18:17:16, mem=1752.8M)
Writing Binary DB to route.dat.tmp/vbin/sha256.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/09 18:17:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1754.7M, current mem=1754.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file route.dat.tmp/sha256.route.congmap.gz ...
% Begin Save AAE data ... (date=03/09 18:17:17, mem=1754.9M)
Saving AAE Data ...
AAE DB initialization (MEM=2878.01 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=03/09 18:17:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1755.9M, current mem=1755.9M)
Saving preference file route.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file route.dat.tmp/sha256.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Sun Mar  9 18:17:17 2025)
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file route.dat.tmp/sha256.prop
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2964.6M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2956.6M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=2940.6M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file route.dat.tmp/sha256.apa ...
#
Saving preRoute extracted patterns in file 'route.dat.tmp/sha256.techData.gz' ...
Saving preRoute extraction data in directory 'route.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/09 18:17:18, mem=1755.6M)
% End Save power constraints data ... (date=03/09 18:17:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1755.6M, current mem=1755.6M)
rc_typ_25
rc_typ_25
rc_typ_25
Generated self-contained design route.dat.tmp
#% End save design ... (date=03/09 18:17:18, total cpu=0:00:00.9, real=0:00:02.0, peak res=1755.9M, current mem=1755.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> deselectAll
<CMD> fit
<CMD> ecoRoute -fix_drc
**INFO: User settings:
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           5.5
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -timingEngine                                  .timing_file_12179.tif.gz
setDesignMode -bottomRoutingLayer                               2
setDesignMode -node                                             N7
setDesignMode -process                                          7
setDesignMode -topRoutingLayer                                  7

#% Begin detailRoute (date=03/09 18:17:18, mem=1756.0M)

detailRoute -fix_drc

#Start detailRoute on Sun Mar  9 18:17:18 2025
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=9257)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#WARNING (NRDB-942) Reset routeExpWithEcoForShielding to false because there is no existing shielding wire.
#Using multithreading with 8 threads.
#Start routing data preparation on Sun Mar  9 18:17:19 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.700] has 9254 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [0.700 - 0.700] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
#WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
#WARNING (NRDB-2322) There are no valid layer for shielding.
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1761.20 (MB), peak = 2282.11 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1764.24 (MB), peak = 2282.11 (MB)
#Start instance access analysis using 8 threads...
#Set layer M2 to be advanced pin access layer.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1764.24 (MB)
#Peak memory = 2282.11 (MB)
#
#Start Detail Routing...
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1765.00 (MB), peak = 2282.11 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 187475 um.
#Total half perimeter of net bounding box = 147076 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 36424 um.
#Total wire length on LAYER M3 = 43889 um.
#Total wire length on LAYER M4 = 51237 um.
#Total wire length on LAYER M5 = 40312 um.
#Total wire length on LAYER M6 = 13720 um.
#Total wire length on LAYER M7 = 1893 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 89859
#Up-Via Summary (total 89859):
#           
#-----------------------
# M1              35249
# M2              37929
# M3              10342
# M4               5208
# M5                980
# M6                151
#-----------------------
#                 89859 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 8.88 (MB)
#Total memory = 1765.02 (MB)
#Peak memory = 2282.11 (MB)
#
#Start Fix Iteration ...
#
#   number of violations = 0
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 187475 um.
#Total half perimeter of net bounding box = 147076 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 36424 um.
#Total wire length on LAYER M3 = 43889 um.
#Total wire length on LAYER M4 = 51237 um.
#Total wire length on LAYER M5 = 40312 um.
#Total wire length on LAYER M6 = 13720 um.
#Total wire length on LAYER M7 = 1893 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 89859
#Up-Via Summary (total 89859):
#           
#-----------------------
# M1              35249
# M2              37929
# M3              10342
# M4               5208
# M5                980
# M6                151
#-----------------------
#                 89859 
#
#Total number of DRC violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1765.11 (MB), peak = 2282.11 (MB)
#	no debugging net set
#
#detailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:02
#Increased memory = -15.60 (MB)
#Total memory = 1740.38 (MB)
#Peak memory = 2282.11 (MB)
#Number of warnings = 5
#Total number of warnings = 33
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Sun Mar  9 18:17:20 2025
#
#% End detailRoute (date=03/09 18:17:20, total cpu=0:00:05.0, real=0:00:02.0, peak res=1761.2M, current mem=1734.3M)
<CMD> summaryReport -noHtml -outfile ../summary_0.4_700.rpt
Start to collect the design information.
Build netlist information for Cell sha256.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../summary_0.4_700.rpt
<CMD> report_timing > ../timing_0.4_700.rpt
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2788.24 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: sha256
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'sha256' of instances=13306 and nets=9257 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sha256.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2788.250M)
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=2941.4)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 9217
End delay calculation. (MEM=3419.7 CPU=0:00:02.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3260.3 CPU=0:00:03.2 REAL=0:00:02.0)
<CMD> verify_drc > ../drc_0.4_700.rpt
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 3260.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
 VERIFY DRC ...... Thread : 4 finished.
 VERIFY DRC ...... Thread : 0 finished.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:37.7  ELAPSED TIME: 14.00  MEM: 942.3M) ***


*** Memory Usage v#1 (Current mem = 3072.633M, initial mem = 387.363M) ***
*** Message Summary: 457 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:10:06, real=0:03:20, mem=3072.6M) ---
