# About
This repository will contain the verilog codes, output files and other relavant files used the online internship on VLSI circuit design, organised by SCL Chandigarh and EICT Academy, IIT Guwahati.
## Workshop assignment Problems
### Design a simple pulse-width modulation PWM signal generator, where user can control the width of the pulse.

** To view the verilog code click [**here**](https://github.com/ankursah5/SCL-EICT-Internship/tree/main/Verilog%20files/PWM)
### Output Simulation

<p align="center">
  <img width="1000" height="170" src="Outputs/pwm2.jpg">
</p>

### Design 4-bit binary synchronous counter
** To view the verilog code click [**here**](https://github.com/ankursah5/SCL-EICT-Internship/tree/main/Verilog%20files/Counter)

### Output Simulation

<p align="center">
  <img width="1000" height="150" src="Outputs/counter1.jpg">
</p>

### Create a FIFO buffer system which can store 5 numbers of 4bit each.
** To view the verilog code click [**here**](https://github.com/ankursah5/SCL-EICT-Internship/tree/main/Verilog%20files/FIFO)

### Output Simulation

<p align="center">
  <img width="1000" height="200" src="Outputs/fifo1.jpg">
</p>

### Suppose you have a 1-bit serial binary data stream synchronized with system clock. **Now design a circuit that will count the number of times a user defined 4-bit sequence is occurred in the entire data stream.** For simplicity you can defined the sequence while designing. (Hint: FSM method will reduce the complexity of design; nested FSM may be used.)

#### Method 1 using Shift Register
