digraph "CFG for '_Z27kernelReadMotionEnergyAsyncPfS_iiiiS_' function" {
	label="CFG for '_Z27kernelReadMotionEnergyAsyncPfS_iiiiS_' function";

	Node0x51a9860 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !5, !invariant.load !6\l  %14 = zext i16 %13 to i32\l  %15 = mul i32 %9, %14\l  %16 = add i32 %15, %8\l  %17 = icmp slt i32 %16, %5\l  br i1 %17, label %18, label %53\l|{<s0>T|<s1>F}}"];
	Node0x51a9860:s0 -> Node0x51ab7d0;
	Node0x51a9860:s1 -> Node0x51ab860;
	Node0x51ab7d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%18:\l18:                                               \l  %19 = mul nsw i32 %3, %2\l  %20 = mul nsw i32 %19, %4\l  %21 = add nsw i32 %16, %20\l  %22 = sext i32 %21 to i64\l  %23 = getelementptr inbounds float, float addrspace(1)* %0, i64 %22\l  %24 = load float, float addrspace(1)* %23, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %25 = getelementptr inbounds float, float addrspace(1)* %1, i64 %22\l  %26 = load float, float addrspace(1)* %25, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %27 = fmul contract float %24, %24\l  %28 = fmul contract float %26, %26\l  %29 = fadd contract float %27, %28\l  %30 = fcmp olt float %29, 0x39F0000000000000\l  %31 = select i1 %30, float 0x41F0000000000000, float 1.000000e+00\l  %32 = fmul float %29, %31\l  %33 = tail call float @llvm.sqrt.f32(float %32)\l  %34 = bitcast float %33 to i32\l  %35 = add nsw i32 %34, -1\l  %36 = bitcast i32 %35 to float\l  %37 = add nsw i32 %34, 1\l  %38 = bitcast i32 %37 to float\l  %39 = tail call i1 @llvm.amdgcn.class.f32(float %32, i32 608)\l  %40 = select i1 %30, float 0x3EF0000000000000, float 1.000000e+00\l  %41 = fneg float %38\l  %42 = tail call float @llvm.fma.f32(float %41, float %33, float %32)\l  %43 = fcmp ogt float %42, 0.000000e+00\l  %44 = fneg float %36\l  %45 = tail call float @llvm.fma.f32(float %44, float %33, float %32)\l  %46 = fcmp ole float %45, 0.000000e+00\l  %47 = select i1 %46, float %36, float %33\l  %48 = select i1 %43, float %38, float %47\l  %49 = fmul float %40, %48\l  %50 = select i1 %39, float %32, float %49\l  %51 = sext i32 %16 to i64\l  %52 = getelementptr inbounds float, float addrspace(1)* %6, i64 %51\l  store float %50, float addrspace(1)* %52, align 4, !tbaa !7\l  br label %53\l}"];
	Node0x51ab7d0 -> Node0x51ab860;
	Node0x51ab860 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%53:\l53:                                               \l  ret void\l}"];
}
