--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml an9134_test.twx an9134_test.ncd -o an9134_test.twr
an9134_test.pcf -ucf an9134_test.ucf

Design file:              an9134_test.ncd
Physical constraint file: an9134_test.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4082 paths analyzed, 892 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.541ns.
--------------------------------------------------------------------------------

Paths for end point i2c_config_m0/i2c_master_top_m0/byte_controller/shift (SLICE_X10Y31.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_power_on_m0/rst_reg (FF)
  Destination:          i2c_config_m0/i2c_master_top_m0/byte_controller/shift (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.473ns (Levels of Logic = 1)
  Clock Path Skew:      -0.033ns (0.717 - 0.750)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_power_on_m0/rst_reg to i2c_config_m0/i2c_master_top_m0/byte_controller/shift
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y39.AQ       Tcko                  0.430   reset_power_on_m0/rst_reg
                                                       reset_power_on_m0/rst_reg
    SLICE_X23Y34.A5      net (fanout=120)      2.699   reset_power_on_m0/rst_reg
    SLICE_X23Y34.A       Tilo                  0.259   i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o
                                                       i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o1
    SLICE_X10Y31.SR      net (fanout=14)       1.656   i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o
    SLICE_X10Y31.CLK     Tsrck                 0.429   i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd3
                                                       i2c_config_m0/i2c_master_top_m0/byte_controller/shift
    -------------------------------------------------  ---------------------------
    Total                                      5.473ns (1.118ns logic, 4.355ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al (FF)
  Destination:          i2c_config_m0/i2c_master_top_m0/byte_controller/shift (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.717 - 0.723)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al to i2c_config_m0/i2c_master_top_m0/byte_controller/shift
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.CQ      Tcko                  0.476   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al
                                                       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al
    SLICE_X23Y34.A2      net (fanout=1)        0.546   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al
    SLICE_X23Y34.A       Tilo                  0.259   i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o
                                                       i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o1
    SLICE_X10Y31.SR      net (fanout=14)       1.656   i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o
    SLICE_X10Y31.CLK     Tsrck                 0.429   i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd3
                                                       i2c_config_m0/i2c_master_top_m0/byte_controller/shift
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (1.164ns logic, 2.202ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd3 (SLICE_X10Y31.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_power_on_m0/rst_reg (FF)
  Destination:          i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.439ns (Levels of Logic = 1)
  Clock Path Skew:      -0.033ns (0.717 - 0.750)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_power_on_m0/rst_reg to i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y39.AQ       Tcko                  0.430   reset_power_on_m0/rst_reg
                                                       reset_power_on_m0/rst_reg
    SLICE_X23Y34.A5      net (fanout=120)      2.699   reset_power_on_m0/rst_reg
    SLICE_X23Y34.A       Tilo                  0.259   i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o
                                                       i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o1
    SLICE_X10Y31.SR      net (fanout=14)       1.656   i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o
    SLICE_X10Y31.CLK     Tsrck                 0.395   i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd3
                                                       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.439ns (1.084ns logic, 4.355ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al (FF)
  Destination:          i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.332ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.717 - 0.723)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al to i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.CQ      Tcko                  0.476   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al
                                                       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al
    SLICE_X23Y34.A2      net (fanout=1)        0.546   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al
    SLICE_X23Y34.A       Tilo                  0.259   i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o
                                                       i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o1
    SLICE_X10Y31.SR      net (fanout=14)       1.656   i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o
    SLICE_X10Y31.CLK     Tsrck                 0.395   i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd3
                                                       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.332ns (1.130ns logic, 2.202ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out (SLICE_X10Y33.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_power_on_m0/rst_reg (FF)
  Destination:          i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.305ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.323 - 0.345)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_power_on_m0/rst_reg to i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y39.AQ       Tcko                  0.430   reset_power_on_m0/rst_reg
                                                       reset_power_on_m0/rst_reg
    SLICE_X23Y34.A5      net (fanout=120)      2.699   reset_power_on_m0/rst_reg
    SLICE_X23Y34.A       Tilo                  0.259   i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o
                                                       i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o1
    SLICE_X10Y33.SR      net (fanout=14)       1.499   i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o
    SLICE_X10Y33.CLK     Tsrck                 0.418   i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out
                                                       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out
    -------------------------------------------------  ---------------------------
    Total                                      5.305ns (1.107ns logic, 4.198ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al (FF)
  Destination:          i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.198ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.628 - 0.630)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al to i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.CQ      Tcko                  0.476   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al
                                                       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al
    SLICE_X23Y34.A2      net (fanout=1)        0.546   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al
    SLICE_X23Y34.A       Tilo                  0.259   i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o
                                                       i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o1
    SLICE_X10Y33.SR      net (fanout=14)       1.499   i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o
    SLICE_X10Y33.CLK     Tsrck                 0.418   i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out
                                                       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out
    -------------------------------------------------  ---------------------------
    Total                                      3.198ns (1.153ns logic, 2.045ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ax_debounce_m0/DFF2 (SLICE_X6Y39.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ax_debounce_m0/DFF1 (FF)
  Destination:          ax_debounce_m0/DFF2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_bufg_BUFG rising at 20.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ax_debounce_m0/DFF1 to ax_debounce_m0/DFF2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.CQ       Tcko                  0.200   ax_debounce_m0/DFF2
                                                       ax_debounce_m0/DFF1
    SLICE_X6Y39.DX       net (fanout=3)        0.144   ax_debounce_m0/DFF1
    SLICE_X6Y39.CLK      Tckdi       (-Th)    -0.048   ax_debounce_m0/DFF2
                                                       ax_debounce_m0/DFF2
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.248ns logic, 0.144ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point i2c_config_m0/i2c_master_top_m0/state_FSM_FFd2 (SLICE_X9Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2c_config_m0/i2c_master_top_m0/state_FSM_FFd1 (FF)
  Destination:          i2c_config_m0/i2c_master_top_m0/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_bufg_BUFG rising at 20.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i2c_config_m0/i2c_master_top_m0/state_FSM_FFd1 to i2c_config_m0/i2c_master_top_m0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.AQ       Tcko                  0.198   i2c_config_m0/i2c_master_top_m0/state_FSM_FFd5
                                                       i2c_config_m0/i2c_master_top_m0/state_FSM_FFd1
    SLICE_X9Y32.BX       net (fanout=4)        0.155   i2c_config_m0/i2c_master_top_m0/state_FSM_FFd1
    SLICE_X9Y32.CLK      Tckdi       (-Th)    -0.059   i2c_config_m0/i2c_master_top_m0/state_FSM_FFd5
                                                       i2c_config_m0/i2c_master_top_m0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.257ns logic, 0.155ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd3 (SLICE_X10Y31.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd3 (FF)
  Destination:          i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_bufg_BUFG rising at 20.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd3 to i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.CQ      Tcko                  0.200   i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd3
                                                       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd3
    SLICE_X10Y31.CX      net (fanout=15)       0.106   i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd3
    SLICE_X10Y31.CLK     Tckdi       (-Th)    -0.106   i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd3
                                                       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd3-In3
                                                       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.306ns logic, 0.106ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.615ns (period - min period limit)
  Period: 6.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: video_pll_m0/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: video_pll_m0/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: video_pll_m0/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: video_pll_m0/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: video_pll_m0/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: clk_bufg_BUFG
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: video_pll_m0/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: video_pll_m0/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: clk_bufg_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_video_pll_m0_clkout0 = PERIOD TIMEGRP 
"video_pll_m0_clkout0" TS_sys_clk_pin         * 3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5519 paths analyzed, 1568 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.634ns.
--------------------------------------------------------------------------------

Paths for end point mv_pattern_m0/mv_pattern0_m0/h_bound_6th_5 (SLICE_X22Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_power_on_m0/rst_reg (FF)
  Destination:          mv_pattern_m0/mv_pattern0_m0/h_bound_6th_5 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.732ns (Levels of Logic = 0)
  Clock Path Skew:      -0.550ns (0.886 - 1.436)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    hdmi_clk_OBUF rising at 6.666ns
  Clock Uncertainty:    0.352ns

  Clock Uncertainty:          0.352ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.240ns

  Maximum Data Path at Slow Process Corner: reset_power_on_m0/rst_reg to mv_pattern_m0/mv_pattern0_m0/h_bound_6th_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y39.AQ       Tcko                  0.430   reset_power_on_m0/rst_reg
                                                       reset_power_on_m0/rst_reg
    SLICE_X22Y12.SR      net (fanout=120)      5.069   reset_power_on_m0/rst_reg
    SLICE_X22Y12.CLK     Trck                  0.233   mv_pattern_m0/mv_pattern0_m0/h_bound_6th<7>
                                                       mv_pattern_m0/mv_pattern0_m0/h_bound_6th_5
    -------------------------------------------------  ---------------------------
    Total                                      5.732ns (0.663ns logic, 5.069ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point mv_pattern_m0/mv_pattern0_m0/h_bound_6th_4 (SLICE_X22Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_power_on_m0/rst_reg (FF)
  Destination:          mv_pattern_m0/mv_pattern0_m0/h_bound_6th_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.721ns (Levels of Logic = 0)
  Clock Path Skew:      -0.550ns (0.886 - 1.436)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    hdmi_clk_OBUF rising at 6.666ns
  Clock Uncertainty:    0.352ns

  Clock Uncertainty:          0.352ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.240ns

  Maximum Data Path at Slow Process Corner: reset_power_on_m0/rst_reg to mv_pattern_m0/mv_pattern0_m0/h_bound_6th_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y39.AQ       Tcko                  0.430   reset_power_on_m0/rst_reg
                                                       reset_power_on_m0/rst_reg
    SLICE_X22Y12.SR      net (fanout=120)      5.069   reset_power_on_m0/rst_reg
    SLICE_X22Y12.CLK     Trck                  0.222   mv_pattern_m0/mv_pattern0_m0/h_bound_6th<7>
                                                       mv_pattern_m0/mv_pattern0_m0/h_bound_6th_4
    -------------------------------------------------  ---------------------------
    Total                                      5.721ns (0.652ns logic, 5.069ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point mv_pattern_m0/mv_pattern0_m0/h_bound_6th_6 (SLICE_X22Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_power_on_m0/rst_reg (FF)
  Destination:          mv_pattern_m0/mv_pattern0_m0/h_bound_6th_6 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.698ns (Levels of Logic = 0)
  Clock Path Skew:      -0.550ns (0.886 - 1.436)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    hdmi_clk_OBUF rising at 6.666ns
  Clock Uncertainty:    0.352ns

  Clock Uncertainty:          0.352ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.240ns

  Maximum Data Path at Slow Process Corner: reset_power_on_m0/rst_reg to mv_pattern_m0/mv_pattern0_m0/h_bound_6th_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y39.AQ       Tcko                  0.430   reset_power_on_m0/rst_reg
                                                       reset_power_on_m0/rst_reg
    SLICE_X22Y12.SR      net (fanout=120)      5.069   reset_power_on_m0/rst_reg
    SLICE_X22Y12.CLK     Trck                  0.199   mv_pattern_m0/mv_pattern0_m0/h_bound_6th<7>
                                                       mv_pattern_m0/mv_pattern0_m0/h_bound_6th_6
    -------------------------------------------------  ---------------------------
    Total                                      5.698ns (0.629ns logic, 5.069ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_video_pll_m0_clkout0 = PERIOD TIMEGRP "video_pll_m0_clkout0" TS_sys_clk_pin
        * 3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mv_pattern_m0/pattern_rgb_r_6 (SLICE_X19Y13.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mode_0 (FF)
  Destination:          mv_pattern_m0/pattern_rgb_r_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.686ns (Levels of Logic = 1)
  Clock Path Skew:      0.306ns (0.825 - 0.519)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    hdmi_clk_OBUF rising at 0.000ns
  Clock Uncertainty:    0.352ns

  Clock Uncertainty:          0.352ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.240ns

  Minimum Data Path at Fast Process Corner: mode_0 to mv_pattern_m0/pattern_rgb_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.AQ      Tcko                  0.234   mode<1>
                                                       mode_0
    SLICE_X19Y13.A6      net (fanout=46)       0.237   mode<0>
    SLICE_X19Y13.CLK     Tah         (-Th)    -0.215   mv_pattern_m0/pattern_rgb_r<7>
                                                       mv_pattern_m0/Mmux_mode[3]_pattern0_rgb_r[7]_select_18_OUT73
                                                       mv_pattern_m0/pattern_rgb_r_6
    -------------------------------------------------  ---------------------------
    Total                                      0.686ns (0.449ns logic, 0.237ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Paths for end point mv_pattern_m0/pattern_rgb_g_5 (SLICE_X19Y11.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mode_0 (FF)
  Destination:          mv_pattern_m0/pattern_rgb_g_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.706ns (Levels of Logic = 1)
  Clock Path Skew:      0.302ns (0.821 - 0.519)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    hdmi_clk_OBUF rising at 0.000ns
  Clock Uncertainty:    0.352ns

  Clock Uncertainty:          0.352ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.240ns

  Minimum Data Path at Fast Process Corner: mode_0 to mv_pattern_m0/pattern_rgb_g_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.AQ      Tcko                  0.234   mode<1>
                                                       mode_0
    SLICE_X19Y11.A6      net (fanout=46)       0.257   mode<0>
    SLICE_X19Y11.CLK     Tah         (-Th)    -0.215   mv_pattern_m0/pattern_rgb_g<7>
                                                       mv_pattern_m0/Mmux_mode[3]_pattern0_rgb_g[7]_select_19_OUT63
                                                       mv_pattern_m0/pattern_rgb_g_5
    -------------------------------------------------  ---------------------------
    Total                                      0.706ns (0.449ns logic, 0.257ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Paths for end point mv_pattern_m0/pattern_rgb_g_6 (SLICE_X19Y11.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mode_0 (FF)
  Destination:          mv_pattern_m0/pattern_rgb_g_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.706ns (Levels of Logic = 1)
  Clock Path Skew:      0.302ns (0.821 - 0.519)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    hdmi_clk_OBUF rising at 0.000ns
  Clock Uncertainty:    0.352ns

  Clock Uncertainty:          0.352ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.240ns

  Minimum Data Path at Fast Process Corner: mode_0 to mv_pattern_m0/pattern_rgb_g_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.AQ      Tcko                  0.234   mode<1>
                                                       mode_0
    SLICE_X19Y11.B6      net (fanout=46)       0.257   mode<0>
    SLICE_X19Y11.CLK     Tah         (-Th)    -0.215   mv_pattern_m0/pattern_rgb_g<7>
                                                       mv_pattern_m0/Mmux_mode[3]_pattern0_rgb_g[7]_select_19_OUT73
                                                       mv_pattern_m0/pattern_rgb_g_6
    -------------------------------------------------  ---------------------------
    Total                                      0.706ns (0.449ns logic, 0.257ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_video_pll_m0_clkout0 = PERIOD TIMEGRP "video_pll_m0_clkout0" TS_sys_clk_pin
        * 3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: video_pll_m0/clkout1_buf/I0
  Logical resource: video_pll_m0/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: video_pll_m0/clkout0
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mv_pattern_m0/mv_pattern1_m0/v_bound_6th<3>/CLK
  Logical resource: mv_pattern_m0/mv_pattern1_m0/v_bound_6th_0/CK
  Location pin: SLICE_X0Y11.CLK
  Clock network: hdmi_clk_OBUF
--------------------------------------------------------------------------------
Slack: 6.186ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: mv_pattern_m0/mv_pattern1_m0/v_bound_6th<3>/SR
  Logical resource: mv_pattern_m0/mv_pattern1_m0/v_bound_6th_0/SR
  Location pin: SLICE_X0Y11.SR
  Clock network: reset_power_on_m0/rst_reg
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      5.541ns|     19.902ns|            0|            0|         4082|         5519|
| TS_video_pll_m0_clkout0       |      6.667ns|      6.634ns|          N/A|            0|            0|         5519|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.634|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9601 paths, 0 nets, and 2758 connections

Design statistics:
   Minimum period:   6.634ns{1}   (Maximum frequency: 150.739MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 01 16:30:53 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



