Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov 12 15:05:01 2022
| Host         : YH-LEARN829 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wujian100_open_top_timing_summary_routed.rpt -pb wujian100_open_top_timing_summary_routed.pb -rpx wujian100_open_top_timing_summary_routed.rpx -warn_on_violation
| Design       : wujian100_open_top
| Device       : 7a100t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (117)
5. checking no_input_delay (53)
6. checking no_output_delay (60)
7. checking multiple_clock (13585)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: PAD_JTAG_TCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (117)
--------------------------------------------------
 There are 117 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (53)
-------------------------------
 There are 53 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (60)
--------------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (13585)
----------------------------------
 There are 13585 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.904        0.000                      0                37484       -0.459       -0.459                      1                37484        7.000        0.000                       0                 13591  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0    {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0    {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.904        0.000                      0                25068       -0.459       -0.459                      1                25068       23.750        0.000                       0                 13587  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.925        0.000                      0                25068       -0.438       -0.438                      1                25068       23.750        0.000                       0                 13587  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.904        0.000                      0                25068       -0.459       -0.459                      1                25068  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.904        0.000                      0                25068       -0.459       -0.459                      1                25068  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         17.552        0.000                      0                12416        0.860        0.000                      0                12416  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         17.552        0.000                      0                12416        0.730        0.000                      0                12416  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       17.552        0.000                      0                12416        0.730        0.000                      0                12416  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       17.573        0.000                      0                12416        0.860        0.000                      0                12416  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.904ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.459ns,  Total Violation       -0.459ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.567ns  (logic 9.861ns (20.731%)  route 37.706ns (79.269%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.097    46.071    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X38Y117        LUT3 (Prop_lut3_I1_O)        0.150    46.221 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_i_1__0/O
                         net (fo=1, routed)           0.473    46.695    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[4]
    SLICE_X39Y119        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.494    48.498    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X39Y119        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/C
                         clock pessimism              0.481    48.980    
                         clock uncertainty           -0.130    48.850    
    SLICE_X39Y119        FDCE (Setup_fdce_C_D)       -0.251    48.599    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]
  -------------------------------------------------------------------
                         required time                         48.599    
                         arrival time                         -46.695    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.563ns  (logic 9.864ns (20.739%)  route 37.699ns (79.261%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 48.504 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.092    46.066    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.153    46.219 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[7]_i_1__0/O
                         net (fo=1, routed)           0.471    46.690    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[7]
    SLICE_X36Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.500    48.504    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X36Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/C
                         clock pessimism              0.481    48.986    
                         clock uncertainty           -0.130    48.856    
    SLICE_X36Y115        FDCE (Setup_fdce_C_D)       -0.243    48.613    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]
  -------------------------------------------------------------------
                         required time                         48.613    
                         arrival time                         -46.690    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.734ns  (logic 10.083ns (21.123%)  route 37.651ns (78.877%))
  Logic Levels:           63  (CARRY4=8 LUT2=2 LUT3=10 LUT4=9 LUT5=10 LUT6=24)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 48.501 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.409    45.384    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X35Y111        LUT3 (Prop_lut3_I1_O)        0.124    45.508 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_pwrite_i_1__0/O
                         net (fo=5, routed)           0.636    46.144    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/lsbus_apb0_s2_hwrite
    SLICE_X39Y116        LUT5 (Prop_lut5_I0_O)        0.124    46.268 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_2/O
                         net (fo=1, routed)           0.469    46.738    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel0
    SLICE_X39Y117        LUT4 (Prop_lut4_I0_O)        0.124    46.862 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_1/O
                         net (fo=1, routed)           0.000    46.862    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_1_n_0
    SLICE_X39Y117        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.497    48.501    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X39Y117        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/C
                         clock pessimism              0.481    48.983    
                         clock uncertainty           -0.130    48.853    
    SLICE_X39Y117        FDCE (Setup_fdce_C_D)        0.029    48.882    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg
  -------------------------------------------------------------------
                         required time                         48.882    
                         arrival time                         -46.862    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__6/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.678ns  (logic 9.835ns (20.628%)  route 37.843ns (79.372%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.178    46.152    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X34Y127        LUT3 (Prop_lut3_I1_O)        0.124    46.276 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[3]_rep__6_i_1/O
                         net (fo=1, routed)           0.529    46.805    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__6_3
    SLICE_X34Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.492    48.496    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X34Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__6/C
                         clock pessimism              0.481    48.978    
                         clock uncertainty           -0.130    48.848    
    SLICE_X34Y127        FDCE (Setup_fdce_C_D)       -0.016    48.832    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__6
  -------------------------------------------------------------------
                         required time                         48.832    
                         arrival time                         -46.805    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.437ns  (logic 9.861ns (20.788%)  route 37.576ns (79.212%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.097    46.072    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.150    46.222 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[2]_i_1__0/O
                         net (fo=1, routed)           0.342    46.564    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[2]
    SLICE_X32Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.501    48.505    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X32Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/C
                         clock pessimism              0.481    48.987    
                         clock uncertainty           -0.130    48.857    
    SLICE_X32Y115        FDCE (Setup_fdce_C_D)       -0.245    48.612    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]
  -------------------------------------------------------------------
                         required time                         48.612    
                         arrival time                         -46.564    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.343ns  (logic 9.613ns (20.305%)  route 37.730ns (79.695%))
  Logic Levels:           59  (CARRY4=8 LUT2=1 LUT3=9 LUT4=8 LUT5=10 LUT6=23)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 48.495 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.569    40.741    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X36Y86         LUT4 (Prop_lut4_I1_O)        0.124    40.865 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_9/O
                         net (fo=1, routed)           0.623    41.487    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[33]
    SLICE_X37Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.611 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_5/O
                         net (fo=4, routed)           0.959    42.570    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I2_O)        0.124    42.694 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_7/O
                         net (fo=1, routed)           0.298    42.992    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_7_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.124    43.116 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_2/O
                         net (fo=4, routed)           1.074    44.190    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_1
    SLICE_X36Y108        LUT5 (Prop_lut5_I4_O)        0.124    44.314 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3/O
                         net (fo=33, routed)          1.429    45.744    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3_n_0
    SLICE_X34Y123        LUT3 (Prop_lut3_I1_O)        0.150    45.894 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[6]_i_1/O
                         net (fo=1, routed)           0.577    46.471    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[30]_0[6]
    SLICE_X35Y123        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.491    48.495    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/clk_out1
    SLICE_X35Y123        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]/C
                         clock pessimism              0.481    48.977    
                         clock uncertainty           -0.130    48.847    
    SLICE_X35Y123        FDCE (Setup_fdce_C_D)       -0.295    48.552    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]
  -------------------------------------------------------------------
                         required time                         48.552    
                         arrival time                         -46.471    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.577ns  (logic 9.835ns (20.672%)  route 37.742ns (79.328%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.029    46.004    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X37Y120        LUT3 (Prop_lut3_I1_O)        0.124    46.128 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_rep__3_i_1/O
                         net (fo=1, routed)           0.577    46.704    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__3_1
    SLICE_X38Y120        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.494    48.498    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X38Y120        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__3/C
                         clock pessimism              0.481    48.980    
                         clock uncertainty           -0.130    48.850    
    SLICE_X38Y120        FDCE (Setup_fdce_C_D)       -0.024    48.826    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__3
  -------------------------------------------------------------------
                         required time                         48.826    
                         arrival time                         -46.704    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.491ns  (logic 9.835ns (20.709%)  route 37.656ns (79.291%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.188    46.162    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X34Y127        LUT3 (Prop_lut3_I1_O)        0.124    46.286 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[3]_rep__7_i_1/O
                         net (fo=1, routed)           0.332    46.618    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7_7
    SLICE_X34Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.492    48.496    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X34Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7/C
                         clock pessimism              0.481    48.978    
                         clock uncertainty           -0.130    48.848    
    SLICE_X34Y127        FDCE (Setup_fdce_C_D)       -0.030    48.818    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7
  -------------------------------------------------------------------
                         required time                         48.818    
                         arrival time                         -46.618    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.535ns  (logic 9.959ns (20.951%)  route 37.576ns (79.049%))
  Logic Levels:           62  (CARRY4=8 LUT2=2 LUT3=10 LUT4=9 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 48.504 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.409    45.384    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X35Y111        LUT3 (Prop_lut3_I1_O)        0.124    45.508 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_pwrite_i_1__0/O
                         net (fo=5, routed)           1.030    46.538    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/lsbus_apb0_s2_hwrite
    SLICE_X37Y115        LUT4 (Prop_lut4_I2_O)        0.124    46.662 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate[1]_i_1/O
                         net (fo=1, routed)           0.000    46.662    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate[1]_i_1_n_0
    SLICE_X37Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.500    48.504    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X37Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[1]/C
                         clock pessimism              0.481    48.986    
                         clock uncertainty           -0.130    48.856    
    SLICE_X37Y115        FDCE (Setup_fdce_C_D)        0.031    48.887    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[1]
  -------------------------------------------------------------------
                         required time                         48.887    
                         arrival time                         -46.662    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.563ns  (logic 9.987ns (20.998%)  route 37.576ns (79.002%))
  Logic Levels:           62  (CARRY4=8 LUT2=2 LUT3=10 LUT4=9 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 48.504 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.409    45.384    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X35Y111        LUT3 (Prop_lut3_I1_O)        0.124    45.508 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_pwrite_i_1__0/O
                         net (fo=5, routed)           1.030    46.538    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/lsbus_apb0_s2_hwrite
    SLICE_X37Y115        LUT4 (Prop_lut4_I3_O)        0.152    46.690 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate[5]_i_1/O
                         net (fo=1, routed)           0.000    46.690    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate[5]_i_1_n_0
    SLICE_X37Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.500    48.504    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X37Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[5]/C
                         clock pessimism              0.481    48.986    
                         clock uncertainty           -0.130    48.856    
    SLICE_X37Y115        FDCE (Setup_fdce_C_D)        0.075    48.931    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[5]
  -------------------------------------------------------------------
                         required time                         48.931    
                         arrival time                         -46.690    
  -------------------------------------------------------------------
                         slack                                  2.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.459ns  (arrival time - required time)
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.026ns (2.283%)  route 1.113ns (97.717%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.618    -0.514    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/clk_out1
    SLICE_X49Y85         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.830    -0.812    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/clk_out1
    SLICE_X49Y85         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/C
                         clock pessimism              0.558    -0.254    
                         clock uncertainty            0.130    -0.125    
    SLICE_X49Y85         FDCE (Hold_fdce_C_D)         0.070    -0.055    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                 -0.459    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm2cmp_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/compb_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.056%)  route 0.125ns (46.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.645    -0.487    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X40Y158        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm2cmp_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y158        FDCE (Prop_fdce_C_Q)         0.141    -0.346 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm2cmp_reg[20]/Q
                         net (fo=2, routed)           0.125    -0.221    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/compb_reg[31]_0[4]
    SLICE_X40Y157        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/compb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.921    -0.721    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/clk_out1
    SLICE_X40Y157        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/compb_reg[4]/C
                         clock pessimism              0.250    -0.471    
    SLICE_X40Y157        FDCE (Hold_fdce_C_D)         0.070    -0.401    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/compb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/timer_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.555    -0.577    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X48Y118        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.436 r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/Q
                         net (fo=2, routed)           0.098    -0.338    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[1]_0[0]
    SLICE_X49Y118        LUT6 (Prop_lut6_I0_O)        0.045    -0.293 r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer[0]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.293    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/timer_reg[31]_1[0]
    SLICE_X49Y118        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.823    -0.818    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/clk_out1
    SLICE_X49Y118        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/timer_reg[0]/C
                         clock pessimism              0.254    -0.564    
    SLICE_X49Y118        FDPE (Hold_fdpe_C_D)         0.091    -0.473    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/timer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.557    -0.575    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X32Y122        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y122        FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[13]/Q
                         net (fo=2, routed)           0.098    -0.336    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount[13]
    SLICE_X33Y122        LUT6 (Prop_lut6_I1_O)        0.045    -0.291 r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer[13]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.291    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[31]_1[13]
    SLICE_X33Y122        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.824    -0.817    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X33Y122        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[13]/C
                         clock pessimism              0.255    -0.562    
    SLICE_X33Y122        FDPE (Hold_fdpe_C_D)         0.091    -0.471    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[13]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.554    -0.578    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X32Y125        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[21]/Q
                         net (fo=2, routed)           0.099    -0.338    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount[21]
    SLICE_X33Y125        LUT6 (Prop_lut6_I1_O)        0.045    -0.293 r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer[21]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.293    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[31]_1[21]
    SLICE_X33Y125        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.822    -0.820    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X33Y125        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[21]/C
                         clock pessimism              0.255    -0.565    
    SLICE_X33Y125        FDPE (Hold_fdpe_C_D)         0.092    -0.473    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compb_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.526%)  route 0.113ns (44.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.642    -0.490    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X40Y165        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y165        FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_reg[20]/Q
                         net (fo=2, routed)           0.113    -0.236    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compb_reg[31]_0[4]
    SLICE_X38Y165        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.916    -0.726    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/clk_out1
    SLICE_X38Y165        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compb_reg[4]/C
                         clock pessimism              0.250    -0.476    
    SLICE_X38Y165        FDCE (Hold_fdce_C_D)         0.060    -0.416    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_div1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.168%)  route 0.123ns (39.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_out1
    SLICE_X43Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_div1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_div1_reg[21]/Q
                         net (fo=3, routed)           0.123    -0.308    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_div1_reg[23]_0[18]
    SLICE_X41Y136        LUT4 (Prop_lut4_I2_O)        0.045    -0.263 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/prdata[21]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.263    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/p_0_in__0[21]
    SLICE_X41Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.831    -0.811    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_out1
    SLICE_X41Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[21]/C
                         clock pessimism              0.276    -0.535    
    SLICE_X41Y136        FDCE (Hold_fdce_C_D)         0.092    -0.443    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[21]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm0cmp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/compa_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.647    -0.485    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X25Y163        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm0cmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y163        FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm0cmp_reg[13]/Q
                         net (fo=2, routed)           0.124    -0.219    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/compa_reg[31]_0[13]
    SLICE_X25Y164        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/compa_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.922    -0.720    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/clk_out1
    SLICE_X25Y164        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/compa_reg[13]/C
                         clock pessimism              0.250    -0.470    
    SLICE_X25Y164        FDCE (Hold_fdce_C_D)         0.070    -0.400    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/compa_reg[13]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.647    -0.485    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X27Y163        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y163        FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[12]/Q
                         net (fo=2, routed)           0.124    -0.219    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[31]_0[12]
    SLICE_X27Y164        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.922    -0.720    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/clk_out1
    SLICE_X27Y164        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[12]/C
                         clock pessimism              0.250    -0.470    
    SLICE_X27Y164        FDCE (Hold_fdce_C_D)         0.070    -0.400    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[12]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_h_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compa_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.007%)  route 0.075ns (36.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.633    -0.499    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X43Y175        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_h_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y175        FDCE (Prop_fdce_C_Q)         0.128    -0.371 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_h_reg[15]/Q
                         net (fo=2, routed)           0.075    -0.295    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compa_reg[31]_0[31]
    SLICE_X42Y175        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compa_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.905    -0.737    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/clk_out1
    SLICE_X42Y175        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compa_reg[31]/C
                         clock pessimism              0.251    -0.486    
    SLICE_X42Y175        FDCE (Hold_fdce_C_D)         0.010    -0.476    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compa_reg[31]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y19     x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y10     x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y11     x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y16     x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y22     x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y16     x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y10     x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y7      x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y12     x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y19     x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y138    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y138    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y138    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y138    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y138    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y138    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y138    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y138    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y139    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y139    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y123     x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y123     x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y123     x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y123     x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y123     x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y123     x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y123     x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y123     x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y122     x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y122     x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.925ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.438ns,  Total Violation       -0.438ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.567ns  (logic 9.861ns (20.731%)  route 37.706ns (79.269%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.097    46.071    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X38Y117        LUT3 (Prop_lut3_I1_O)        0.150    46.221 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_i_1__0/O
                         net (fo=1, routed)           0.473    46.695    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[4]
    SLICE_X39Y119        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.494    48.498    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X39Y119        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/C
                         clock pessimism              0.481    48.980    
                         clock uncertainty           -0.109    48.871    
    SLICE_X39Y119        FDCE (Setup_fdce_C_D)       -0.251    48.620    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]
  -------------------------------------------------------------------
                         required time                         48.620    
                         arrival time                         -46.695    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.563ns  (logic 9.864ns (20.739%)  route 37.699ns (79.261%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 48.504 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.092    46.066    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.153    46.219 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[7]_i_1__0/O
                         net (fo=1, routed)           0.471    46.690    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[7]
    SLICE_X36Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.500    48.504    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X36Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/C
                         clock pessimism              0.481    48.986    
                         clock uncertainty           -0.109    48.877    
    SLICE_X36Y115        FDCE (Setup_fdce_C_D)       -0.243    48.634    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]
  -------------------------------------------------------------------
                         required time                         48.634    
                         arrival time                         -46.690    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.734ns  (logic 10.083ns (21.123%)  route 37.651ns (78.877%))
  Logic Levels:           63  (CARRY4=8 LUT2=2 LUT3=10 LUT4=9 LUT5=10 LUT6=24)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 48.501 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.409    45.384    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X35Y111        LUT3 (Prop_lut3_I1_O)        0.124    45.508 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_pwrite_i_1__0/O
                         net (fo=5, routed)           0.636    46.144    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/lsbus_apb0_s2_hwrite
    SLICE_X39Y116        LUT5 (Prop_lut5_I0_O)        0.124    46.268 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_2/O
                         net (fo=1, routed)           0.469    46.738    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel0
    SLICE_X39Y117        LUT4 (Prop_lut4_I0_O)        0.124    46.862 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_1/O
                         net (fo=1, routed)           0.000    46.862    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_1_n_0
    SLICE_X39Y117        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.497    48.501    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X39Y117        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/C
                         clock pessimism              0.481    48.983    
                         clock uncertainty           -0.109    48.874    
    SLICE_X39Y117        FDCE (Setup_fdce_C_D)        0.029    48.903    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg
  -------------------------------------------------------------------
                         required time                         48.903    
                         arrival time                         -46.862    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__6/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.678ns  (logic 9.835ns (20.628%)  route 37.843ns (79.372%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.178    46.152    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X34Y127        LUT3 (Prop_lut3_I1_O)        0.124    46.276 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[3]_rep__6_i_1/O
                         net (fo=1, routed)           0.529    46.805    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__6_3
    SLICE_X34Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.492    48.496    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X34Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__6/C
                         clock pessimism              0.481    48.978    
                         clock uncertainty           -0.109    48.869    
    SLICE_X34Y127        FDCE (Setup_fdce_C_D)       -0.016    48.853    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__6
  -------------------------------------------------------------------
                         required time                         48.853    
                         arrival time                         -46.805    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.069ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.437ns  (logic 9.861ns (20.788%)  route 37.576ns (79.212%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.097    46.072    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.150    46.222 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[2]_i_1__0/O
                         net (fo=1, routed)           0.342    46.564    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[2]
    SLICE_X32Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.501    48.505    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X32Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/C
                         clock pessimism              0.481    48.987    
                         clock uncertainty           -0.109    48.878    
    SLICE_X32Y115        FDCE (Setup_fdce_C_D)       -0.245    48.633    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]
  -------------------------------------------------------------------
                         required time                         48.633    
                         arrival time                         -46.564    
  -------------------------------------------------------------------
                         slack                                  2.069    

Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.343ns  (logic 9.613ns (20.305%)  route 37.730ns (79.695%))
  Logic Levels:           59  (CARRY4=8 LUT2=1 LUT3=9 LUT4=8 LUT5=10 LUT6=23)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 48.495 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.569    40.741    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X36Y86         LUT4 (Prop_lut4_I1_O)        0.124    40.865 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_9/O
                         net (fo=1, routed)           0.623    41.487    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[33]
    SLICE_X37Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.611 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_5/O
                         net (fo=4, routed)           0.959    42.570    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I2_O)        0.124    42.694 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_7/O
                         net (fo=1, routed)           0.298    42.992    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_7_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.124    43.116 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_2/O
                         net (fo=4, routed)           1.074    44.190    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_1
    SLICE_X36Y108        LUT5 (Prop_lut5_I4_O)        0.124    44.314 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3/O
                         net (fo=33, routed)          1.429    45.744    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3_n_0
    SLICE_X34Y123        LUT3 (Prop_lut3_I1_O)        0.150    45.894 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[6]_i_1/O
                         net (fo=1, routed)           0.577    46.471    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[30]_0[6]
    SLICE_X35Y123        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.491    48.495    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/clk_out1
    SLICE_X35Y123        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]/C
                         clock pessimism              0.481    48.977    
                         clock uncertainty           -0.109    48.868    
    SLICE_X35Y123        FDCE (Setup_fdce_C_D)       -0.295    48.573    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]
  -------------------------------------------------------------------
                         required time                         48.573    
                         arrival time                         -46.471    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.577ns  (logic 9.835ns (20.672%)  route 37.742ns (79.328%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.029    46.004    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X37Y120        LUT3 (Prop_lut3_I1_O)        0.124    46.128 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_rep__3_i_1/O
                         net (fo=1, routed)           0.577    46.704    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__3_1
    SLICE_X38Y120        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.494    48.498    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X38Y120        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__3/C
                         clock pessimism              0.481    48.980    
                         clock uncertainty           -0.109    48.871    
    SLICE_X38Y120        FDCE (Setup_fdce_C_D)       -0.024    48.847    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__3
  -------------------------------------------------------------------
                         required time                         48.847    
                         arrival time                         -46.704    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.491ns  (logic 9.835ns (20.709%)  route 37.656ns (79.291%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.188    46.162    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X34Y127        LUT3 (Prop_lut3_I1_O)        0.124    46.286 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[3]_rep__7_i_1/O
                         net (fo=1, routed)           0.332    46.618    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7_7
    SLICE_X34Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.492    48.496    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X34Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7/C
                         clock pessimism              0.481    48.978    
                         clock uncertainty           -0.109    48.869    
    SLICE_X34Y127        FDCE (Setup_fdce_C_D)       -0.030    48.839    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7
  -------------------------------------------------------------------
                         required time                         48.839    
                         arrival time                         -46.618    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.535ns  (logic 9.959ns (20.951%)  route 37.576ns (79.049%))
  Logic Levels:           62  (CARRY4=8 LUT2=2 LUT3=10 LUT4=9 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 48.504 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.409    45.384    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X35Y111        LUT3 (Prop_lut3_I1_O)        0.124    45.508 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_pwrite_i_1__0/O
                         net (fo=5, routed)           1.030    46.538    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/lsbus_apb0_s2_hwrite
    SLICE_X37Y115        LUT4 (Prop_lut4_I2_O)        0.124    46.662 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate[1]_i_1/O
                         net (fo=1, routed)           0.000    46.662    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate[1]_i_1_n_0
    SLICE_X37Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.500    48.504    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X37Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[1]/C
                         clock pessimism              0.481    48.986    
                         clock uncertainty           -0.109    48.877    
    SLICE_X37Y115        FDCE (Setup_fdce_C_D)        0.031    48.908    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[1]
  -------------------------------------------------------------------
                         required time                         48.908    
                         arrival time                         -46.662    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.563ns  (logic 9.987ns (20.998%)  route 37.576ns (79.002%))
  Logic Levels:           62  (CARRY4=8 LUT2=2 LUT3=10 LUT4=9 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 48.504 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.409    45.384    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X35Y111        LUT3 (Prop_lut3_I1_O)        0.124    45.508 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_pwrite_i_1__0/O
                         net (fo=5, routed)           1.030    46.538    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/lsbus_apb0_s2_hwrite
    SLICE_X37Y115        LUT4 (Prop_lut4_I3_O)        0.152    46.690 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate[5]_i_1/O
                         net (fo=1, routed)           0.000    46.690    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate[5]_i_1_n_0
    SLICE_X37Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.500    48.504    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X37Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[5]/C
                         clock pessimism              0.481    48.986    
                         clock uncertainty           -0.109    48.877    
    SLICE_X37Y115        FDCE (Setup_fdce_C_D)        0.075    48.952    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[5]
  -------------------------------------------------------------------
                         required time                         48.952    
                         arrival time                         -46.690    
  -------------------------------------------------------------------
                         slack                                  2.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.438ns  (arrival time - required time)
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.026ns (2.283%)  route 1.113ns (97.717%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.618    -0.514    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/clk_out1
    SLICE_X49Y85         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.830    -0.812    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/clk_out1
    SLICE_X49Y85         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/C
                         clock pessimism              0.558    -0.254    
                         clock uncertainty            0.109    -0.146    
    SLICE_X49Y85         FDCE (Hold_fdce_C_D)         0.070    -0.076    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                 -0.438    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm2cmp_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/compb_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.056%)  route 0.125ns (46.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.645    -0.487    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X40Y158        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm2cmp_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y158        FDCE (Prop_fdce_C_Q)         0.141    -0.346 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm2cmp_reg[20]/Q
                         net (fo=2, routed)           0.125    -0.221    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/compb_reg[31]_0[4]
    SLICE_X40Y157        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/compb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.921    -0.721    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/clk_out1
    SLICE_X40Y157        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/compb_reg[4]/C
                         clock pessimism              0.250    -0.471    
    SLICE_X40Y157        FDCE (Hold_fdce_C_D)         0.070    -0.401    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/compb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/timer_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.555    -0.577    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X48Y118        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.436 r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/Q
                         net (fo=2, routed)           0.098    -0.338    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[1]_0[0]
    SLICE_X49Y118        LUT6 (Prop_lut6_I0_O)        0.045    -0.293 r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer[0]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.293    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/timer_reg[31]_1[0]
    SLICE_X49Y118        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.823    -0.818    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/clk_out1
    SLICE_X49Y118        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/timer_reg[0]/C
                         clock pessimism              0.254    -0.564    
    SLICE_X49Y118        FDPE (Hold_fdpe_C_D)         0.091    -0.473    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/timer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.557    -0.575    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X32Y122        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y122        FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[13]/Q
                         net (fo=2, routed)           0.098    -0.336    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount[13]
    SLICE_X33Y122        LUT6 (Prop_lut6_I1_O)        0.045    -0.291 r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer[13]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.291    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[31]_1[13]
    SLICE_X33Y122        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.824    -0.817    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X33Y122        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[13]/C
                         clock pessimism              0.255    -0.562    
    SLICE_X33Y122        FDPE (Hold_fdpe_C_D)         0.091    -0.471    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[13]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.554    -0.578    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X32Y125        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[21]/Q
                         net (fo=2, routed)           0.099    -0.338    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount[21]
    SLICE_X33Y125        LUT6 (Prop_lut6_I1_O)        0.045    -0.293 r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer[21]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.293    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[31]_1[21]
    SLICE_X33Y125        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.822    -0.820    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X33Y125        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[21]/C
                         clock pessimism              0.255    -0.565    
    SLICE_X33Y125        FDPE (Hold_fdpe_C_D)         0.092    -0.473    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compb_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.526%)  route 0.113ns (44.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.642    -0.490    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X40Y165        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y165        FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_reg[20]/Q
                         net (fo=2, routed)           0.113    -0.236    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compb_reg[31]_0[4]
    SLICE_X38Y165        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.916    -0.726    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/clk_out1
    SLICE_X38Y165        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compb_reg[4]/C
                         clock pessimism              0.250    -0.476    
    SLICE_X38Y165        FDCE (Hold_fdce_C_D)         0.060    -0.416    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_div1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.168%)  route 0.123ns (39.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_out1
    SLICE_X43Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_div1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_div1_reg[21]/Q
                         net (fo=3, routed)           0.123    -0.308    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_div1_reg[23]_0[18]
    SLICE_X41Y136        LUT4 (Prop_lut4_I2_O)        0.045    -0.263 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/prdata[21]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.263    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/p_0_in__0[21]
    SLICE_X41Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.831    -0.811    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_out1
    SLICE_X41Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[21]/C
                         clock pessimism              0.276    -0.535    
    SLICE_X41Y136        FDCE (Hold_fdce_C_D)         0.092    -0.443    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[21]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm0cmp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/compa_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.647    -0.485    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X25Y163        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm0cmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y163        FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm0cmp_reg[13]/Q
                         net (fo=2, routed)           0.124    -0.219    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/compa_reg[31]_0[13]
    SLICE_X25Y164        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/compa_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.922    -0.720    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/clk_out1
    SLICE_X25Y164        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/compa_reg[13]/C
                         clock pessimism              0.250    -0.470    
    SLICE_X25Y164        FDCE (Hold_fdce_C_D)         0.070    -0.400    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/compa_reg[13]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.647    -0.485    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X27Y163        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y163        FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[12]/Q
                         net (fo=2, routed)           0.124    -0.219    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[31]_0[12]
    SLICE_X27Y164        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.922    -0.720    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/clk_out1
    SLICE_X27Y164        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[12]/C
                         clock pessimism              0.250    -0.470    
    SLICE_X27Y164        FDCE (Hold_fdce_C_D)         0.070    -0.400    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[12]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_h_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compa_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.007%)  route 0.075ns (36.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.633    -0.499    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X43Y175        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_h_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y175        FDCE (Prop_fdce_C_Q)         0.128    -0.371 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_h_reg[15]/Q
                         net (fo=2, routed)           0.075    -0.295    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compa_reg[31]_0[31]
    SLICE_X42Y175        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compa_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.905    -0.737    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/clk_out1
    SLICE_X42Y175        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compa_reg[31]/C
                         clock pessimism              0.251    -0.486    
    SLICE_X42Y175        FDCE (Hold_fdce_C_D)         0.010    -0.476    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compa_reg[31]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y19     x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y10     x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y11     x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y16     x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y22     x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y16     x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y10     x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y7      x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y12     x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y19     x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y138    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y138    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y138    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y138    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y138    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y138    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y138    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y138    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y139    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y139    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y123     x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y123     x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y123     x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y123     x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y123     x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y123     x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y123     x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y123     x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y122     x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y122     x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.904ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.459ns,  Total Violation       -0.459ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.567ns  (logic 9.861ns (20.731%)  route 37.706ns (79.269%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.097    46.071    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X38Y117        LUT3 (Prop_lut3_I1_O)        0.150    46.221 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_i_1__0/O
                         net (fo=1, routed)           0.473    46.695    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[4]
    SLICE_X39Y119        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.494    48.498    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X39Y119        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/C
                         clock pessimism              0.481    48.980    
                         clock uncertainty           -0.130    48.850    
    SLICE_X39Y119        FDCE (Setup_fdce_C_D)       -0.251    48.599    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]
  -------------------------------------------------------------------
                         required time                         48.599    
                         arrival time                         -46.695    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.563ns  (logic 9.864ns (20.739%)  route 37.699ns (79.261%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 48.504 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.092    46.066    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.153    46.219 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[7]_i_1__0/O
                         net (fo=1, routed)           0.471    46.690    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[7]
    SLICE_X36Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.500    48.504    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X36Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/C
                         clock pessimism              0.481    48.986    
                         clock uncertainty           -0.130    48.856    
    SLICE_X36Y115        FDCE (Setup_fdce_C_D)       -0.243    48.613    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]
  -------------------------------------------------------------------
                         required time                         48.613    
                         arrival time                         -46.690    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.734ns  (logic 10.083ns (21.123%)  route 37.651ns (78.877%))
  Logic Levels:           63  (CARRY4=8 LUT2=2 LUT3=10 LUT4=9 LUT5=10 LUT6=24)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 48.501 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.409    45.384    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X35Y111        LUT3 (Prop_lut3_I1_O)        0.124    45.508 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_pwrite_i_1__0/O
                         net (fo=5, routed)           0.636    46.144    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/lsbus_apb0_s2_hwrite
    SLICE_X39Y116        LUT5 (Prop_lut5_I0_O)        0.124    46.268 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_2/O
                         net (fo=1, routed)           0.469    46.738    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel0
    SLICE_X39Y117        LUT4 (Prop_lut4_I0_O)        0.124    46.862 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_1/O
                         net (fo=1, routed)           0.000    46.862    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_1_n_0
    SLICE_X39Y117        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.497    48.501    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X39Y117        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/C
                         clock pessimism              0.481    48.983    
                         clock uncertainty           -0.130    48.853    
    SLICE_X39Y117        FDCE (Setup_fdce_C_D)        0.029    48.882    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg
  -------------------------------------------------------------------
                         required time                         48.882    
                         arrival time                         -46.862    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__6/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.678ns  (logic 9.835ns (20.628%)  route 37.843ns (79.372%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.178    46.152    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X34Y127        LUT3 (Prop_lut3_I1_O)        0.124    46.276 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[3]_rep__6_i_1/O
                         net (fo=1, routed)           0.529    46.805    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__6_3
    SLICE_X34Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.492    48.496    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X34Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__6/C
                         clock pessimism              0.481    48.978    
                         clock uncertainty           -0.130    48.848    
    SLICE_X34Y127        FDCE (Setup_fdce_C_D)       -0.016    48.832    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__6
  -------------------------------------------------------------------
                         required time                         48.832    
                         arrival time                         -46.805    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.437ns  (logic 9.861ns (20.788%)  route 37.576ns (79.212%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.097    46.072    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.150    46.222 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[2]_i_1__0/O
                         net (fo=1, routed)           0.342    46.564    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[2]
    SLICE_X32Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.501    48.505    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X32Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/C
                         clock pessimism              0.481    48.987    
                         clock uncertainty           -0.130    48.857    
    SLICE_X32Y115        FDCE (Setup_fdce_C_D)       -0.245    48.612    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]
  -------------------------------------------------------------------
                         required time                         48.612    
                         arrival time                         -46.564    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.343ns  (logic 9.613ns (20.305%)  route 37.730ns (79.695%))
  Logic Levels:           59  (CARRY4=8 LUT2=1 LUT3=9 LUT4=8 LUT5=10 LUT6=23)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 48.495 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.569    40.741    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X36Y86         LUT4 (Prop_lut4_I1_O)        0.124    40.865 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_9/O
                         net (fo=1, routed)           0.623    41.487    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[33]
    SLICE_X37Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.611 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_5/O
                         net (fo=4, routed)           0.959    42.570    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I2_O)        0.124    42.694 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_7/O
                         net (fo=1, routed)           0.298    42.992    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_7_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.124    43.116 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_2/O
                         net (fo=4, routed)           1.074    44.190    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_1
    SLICE_X36Y108        LUT5 (Prop_lut5_I4_O)        0.124    44.314 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3/O
                         net (fo=33, routed)          1.429    45.744    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3_n_0
    SLICE_X34Y123        LUT3 (Prop_lut3_I1_O)        0.150    45.894 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[6]_i_1/O
                         net (fo=1, routed)           0.577    46.471    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[30]_0[6]
    SLICE_X35Y123        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.491    48.495    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/clk_out1
    SLICE_X35Y123        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]/C
                         clock pessimism              0.481    48.977    
                         clock uncertainty           -0.130    48.847    
    SLICE_X35Y123        FDCE (Setup_fdce_C_D)       -0.295    48.552    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]
  -------------------------------------------------------------------
                         required time                         48.552    
                         arrival time                         -46.471    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.577ns  (logic 9.835ns (20.672%)  route 37.742ns (79.328%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.029    46.004    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X37Y120        LUT3 (Prop_lut3_I1_O)        0.124    46.128 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_rep__3_i_1/O
                         net (fo=1, routed)           0.577    46.704    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__3_1
    SLICE_X38Y120        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.494    48.498    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X38Y120        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__3/C
                         clock pessimism              0.481    48.980    
                         clock uncertainty           -0.130    48.850    
    SLICE_X38Y120        FDCE (Setup_fdce_C_D)       -0.024    48.826    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__3
  -------------------------------------------------------------------
                         required time                         48.826    
                         arrival time                         -46.704    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.491ns  (logic 9.835ns (20.709%)  route 37.656ns (79.291%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.188    46.162    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X34Y127        LUT3 (Prop_lut3_I1_O)        0.124    46.286 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[3]_rep__7_i_1/O
                         net (fo=1, routed)           0.332    46.618    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7_7
    SLICE_X34Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.492    48.496    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X34Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7/C
                         clock pessimism              0.481    48.978    
                         clock uncertainty           -0.130    48.848    
    SLICE_X34Y127        FDCE (Setup_fdce_C_D)       -0.030    48.818    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7
  -------------------------------------------------------------------
                         required time                         48.818    
                         arrival time                         -46.618    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.535ns  (logic 9.959ns (20.951%)  route 37.576ns (79.049%))
  Logic Levels:           62  (CARRY4=8 LUT2=2 LUT3=10 LUT4=9 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 48.504 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.409    45.384    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X35Y111        LUT3 (Prop_lut3_I1_O)        0.124    45.508 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_pwrite_i_1__0/O
                         net (fo=5, routed)           1.030    46.538    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/lsbus_apb0_s2_hwrite
    SLICE_X37Y115        LUT4 (Prop_lut4_I2_O)        0.124    46.662 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate[1]_i_1/O
                         net (fo=1, routed)           0.000    46.662    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate[1]_i_1_n_0
    SLICE_X37Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.500    48.504    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X37Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[1]/C
                         clock pessimism              0.481    48.986    
                         clock uncertainty           -0.130    48.856    
    SLICE_X37Y115        FDCE (Setup_fdce_C_D)        0.031    48.887    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[1]
  -------------------------------------------------------------------
                         required time                         48.887    
                         arrival time                         -46.662    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.563ns  (logic 9.987ns (20.998%)  route 37.576ns (79.002%))
  Logic Levels:           62  (CARRY4=8 LUT2=2 LUT3=10 LUT4=9 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 48.504 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.409    45.384    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X35Y111        LUT3 (Prop_lut3_I1_O)        0.124    45.508 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_pwrite_i_1__0/O
                         net (fo=5, routed)           1.030    46.538    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/lsbus_apb0_s2_hwrite
    SLICE_X37Y115        LUT4 (Prop_lut4_I3_O)        0.152    46.690 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate[5]_i_1/O
                         net (fo=1, routed)           0.000    46.690    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate[5]_i_1_n_0
    SLICE_X37Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.500    48.504    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X37Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[5]/C
                         clock pessimism              0.481    48.986    
                         clock uncertainty           -0.130    48.856    
    SLICE_X37Y115        FDCE (Setup_fdce_C_D)        0.075    48.931    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[5]
  -------------------------------------------------------------------
                         required time                         48.931    
                         arrival time                         -46.690    
  -------------------------------------------------------------------
                         slack                                  2.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.459ns  (arrival time - required time)
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.026ns (2.283%)  route 1.113ns (97.717%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.618    -0.514    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/clk_out1
    SLICE_X49Y85         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.830    -0.812    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/clk_out1
    SLICE_X49Y85         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/C
                         clock pessimism              0.558    -0.254    
                         clock uncertainty            0.130    -0.125    
    SLICE_X49Y85         FDCE (Hold_fdce_C_D)         0.070    -0.055    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                 -0.459    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm2cmp_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/compb_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.056%)  route 0.125ns (46.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.645    -0.487    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X40Y158        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm2cmp_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y158        FDCE (Prop_fdce_C_Q)         0.141    -0.346 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm2cmp_reg[20]/Q
                         net (fo=2, routed)           0.125    -0.221    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/compb_reg[31]_0[4]
    SLICE_X40Y157        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/compb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.921    -0.721    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/clk_out1
    SLICE_X40Y157        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/compb_reg[4]/C
                         clock pessimism              0.250    -0.471    
                         clock uncertainty            0.130    -0.341    
    SLICE_X40Y157        FDCE (Hold_fdce_C_D)         0.070    -0.271    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/compb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/timer_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.555    -0.577    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X48Y118        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.436 r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/Q
                         net (fo=2, routed)           0.098    -0.338    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[1]_0[0]
    SLICE_X49Y118        LUT6 (Prop_lut6_I0_O)        0.045    -0.293 r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer[0]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.293    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/timer_reg[31]_1[0]
    SLICE_X49Y118        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.823    -0.818    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/clk_out1
    SLICE_X49Y118        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/timer_reg[0]/C
                         clock pessimism              0.254    -0.564    
                         clock uncertainty            0.130    -0.434    
    SLICE_X49Y118        FDPE (Hold_fdpe_C_D)         0.091    -0.343    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/timer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.557    -0.575    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X32Y122        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y122        FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[13]/Q
                         net (fo=2, routed)           0.098    -0.336    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount[13]
    SLICE_X33Y122        LUT6 (Prop_lut6_I1_O)        0.045    -0.291 r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer[13]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.291    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[31]_1[13]
    SLICE_X33Y122        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.824    -0.817    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X33Y122        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[13]/C
                         clock pessimism              0.255    -0.562    
                         clock uncertainty            0.130    -0.432    
    SLICE_X33Y122        FDPE (Hold_fdpe_C_D)         0.091    -0.341    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[13]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.554    -0.578    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X32Y125        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[21]/Q
                         net (fo=2, routed)           0.099    -0.338    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount[21]
    SLICE_X33Y125        LUT6 (Prop_lut6_I1_O)        0.045    -0.293 r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer[21]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.293    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[31]_1[21]
    SLICE_X33Y125        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.822    -0.820    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X33Y125        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[21]/C
                         clock pessimism              0.255    -0.565    
                         clock uncertainty            0.130    -0.435    
    SLICE_X33Y125        FDPE (Hold_fdpe_C_D)         0.092    -0.343    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compb_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.526%)  route 0.113ns (44.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.642    -0.490    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X40Y165        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y165        FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_reg[20]/Q
                         net (fo=2, routed)           0.113    -0.236    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compb_reg[31]_0[4]
    SLICE_X38Y165        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.916    -0.726    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/clk_out1
    SLICE_X38Y165        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compb_reg[4]/C
                         clock pessimism              0.250    -0.476    
                         clock uncertainty            0.130    -0.346    
    SLICE_X38Y165        FDCE (Hold_fdce_C_D)         0.060    -0.286    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_div1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.168%)  route 0.123ns (39.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_out1
    SLICE_X43Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_div1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_div1_reg[21]/Q
                         net (fo=3, routed)           0.123    -0.308    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_div1_reg[23]_0[18]
    SLICE_X41Y136        LUT4 (Prop_lut4_I2_O)        0.045    -0.263 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/prdata[21]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.263    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/p_0_in__0[21]
    SLICE_X41Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.831    -0.811    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_out1
    SLICE_X41Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[21]/C
                         clock pessimism              0.276    -0.535    
                         clock uncertainty            0.130    -0.405    
    SLICE_X41Y136        FDCE (Hold_fdce_C_D)         0.092    -0.313    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[21]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm0cmp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/compa_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.647    -0.485    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X25Y163        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm0cmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y163        FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm0cmp_reg[13]/Q
                         net (fo=2, routed)           0.124    -0.219    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/compa_reg[31]_0[13]
    SLICE_X25Y164        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/compa_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.922    -0.720    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/clk_out1
    SLICE_X25Y164        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/compa_reg[13]/C
                         clock pessimism              0.250    -0.470    
                         clock uncertainty            0.130    -0.340    
    SLICE_X25Y164        FDCE (Hold_fdce_C_D)         0.070    -0.270    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/compa_reg[13]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.647    -0.485    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X27Y163        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y163        FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[12]/Q
                         net (fo=2, routed)           0.124    -0.219    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[31]_0[12]
    SLICE_X27Y164        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.922    -0.720    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/clk_out1
    SLICE_X27Y164        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[12]/C
                         clock pessimism              0.250    -0.470    
                         clock uncertainty            0.130    -0.340    
    SLICE_X27Y164        FDCE (Hold_fdce_C_D)         0.070    -0.270    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[12]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_h_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compa_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.007%)  route 0.075ns (36.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.633    -0.499    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X43Y175        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_h_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y175        FDCE (Prop_fdce_C_Q)         0.128    -0.371 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_h_reg[15]/Q
                         net (fo=2, routed)           0.075    -0.295    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compa_reg[31]_0[31]
    SLICE_X42Y175        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compa_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.905    -0.737    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/clk_out1
    SLICE_X42Y175        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compa_reg[31]/C
                         clock pessimism              0.251    -0.486    
                         clock uncertainty            0.130    -0.356    
    SLICE_X42Y175        FDCE (Hold_fdce_C_D)         0.010    -0.346    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compa_reg[31]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.904ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.459ns,  Total Violation       -0.459ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.567ns  (logic 9.861ns (20.731%)  route 37.706ns (79.269%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.097    46.071    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X38Y117        LUT3 (Prop_lut3_I1_O)        0.150    46.221 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_i_1__0/O
                         net (fo=1, routed)           0.473    46.695    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[4]
    SLICE_X39Y119        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.494    48.498    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X39Y119        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/C
                         clock pessimism              0.481    48.980    
                         clock uncertainty           -0.130    48.850    
    SLICE_X39Y119        FDCE (Setup_fdce_C_D)       -0.251    48.599    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]
  -------------------------------------------------------------------
                         required time                         48.599    
                         arrival time                         -46.695    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.563ns  (logic 9.864ns (20.739%)  route 37.699ns (79.261%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 48.504 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.092    46.066    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.153    46.219 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[7]_i_1__0/O
                         net (fo=1, routed)           0.471    46.690    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[7]
    SLICE_X36Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.500    48.504    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X36Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]/C
                         clock pessimism              0.481    48.986    
                         clock uncertainty           -0.130    48.856    
    SLICE_X36Y115        FDCE (Setup_fdce_C_D)       -0.243    48.613    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]
  -------------------------------------------------------------------
                         required time                         48.613    
                         arrival time                         -46.690    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.734ns  (logic 10.083ns (21.123%)  route 37.651ns (78.877%))
  Logic Levels:           63  (CARRY4=8 LUT2=2 LUT3=10 LUT4=9 LUT5=10 LUT6=24)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 48.501 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.409    45.384    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X35Y111        LUT3 (Prop_lut3_I1_O)        0.124    45.508 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_pwrite_i_1__0/O
                         net (fo=5, routed)           0.636    46.144    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/lsbus_apb0_s2_hwrite
    SLICE_X39Y116        LUT5 (Prop_lut5_I0_O)        0.124    46.268 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_2/O
                         net (fo=1, routed)           0.469    46.738    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel0
    SLICE_X39Y117        LUT4 (Prop_lut4_I0_O)        0.124    46.862 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_1/O
                         net (fo=1, routed)           0.000    46.862    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_1_n_0
    SLICE_X39Y117        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.497    48.501    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X39Y117        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/C
                         clock pessimism              0.481    48.983    
                         clock uncertainty           -0.130    48.853    
    SLICE_X39Y117        FDCE (Setup_fdce_C_D)        0.029    48.882    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg
  -------------------------------------------------------------------
                         required time                         48.882    
                         arrival time                         -46.862    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__6/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.678ns  (logic 9.835ns (20.628%)  route 37.843ns (79.372%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.178    46.152    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X34Y127        LUT3 (Prop_lut3_I1_O)        0.124    46.276 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[3]_rep__6_i_1/O
                         net (fo=1, routed)           0.529    46.805    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__6_3
    SLICE_X34Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.492    48.496    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X34Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__6/C
                         clock pessimism              0.481    48.978    
                         clock uncertainty           -0.130    48.848    
    SLICE_X34Y127        FDCE (Setup_fdce_C_D)       -0.016    48.832    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__6
  -------------------------------------------------------------------
                         required time                         48.832    
                         arrival time                         -46.805    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.437ns  (logic 9.861ns (20.788%)  route 37.576ns (79.212%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.097    46.072    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.150    46.222 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[2]_i_1__0/O
                         net (fo=1, routed)           0.342    46.564    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_1[2]
    SLICE_X32Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.501    48.505    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X32Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]/C
                         clock pessimism              0.481    48.987    
                         clock uncertainty           -0.130    48.857    
    SLICE_X32Y115        FDCE (Setup_fdce_C_D)       -0.245    48.612    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]
  -------------------------------------------------------------------
                         required time                         48.612    
                         arrival time                         -46.564    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.343ns  (logic 9.613ns (20.305%)  route 37.730ns (79.695%))
  Logic Levels:           59  (CARRY4=8 LUT2=1 LUT3=9 LUT4=8 LUT5=10 LUT6=23)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 48.495 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.569    40.741    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X36Y86         LUT4 (Prop_lut4_I1_O)        0.124    40.865 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_9/O
                         net (fo=1, routed)           0.623    41.487    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[33]
    SLICE_X37Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.611 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[4]_i_5/O
                         net (fo=4, routed)           0.959    42.570    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I2_O)        0.124    42.694 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_7/O
                         net (fo=1, routed)           0.298    42.992    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_7_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.124    43.116 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_2/O
                         net (fo=4, routed)           1.074    44.190    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_1
    SLICE_X36Y108        LUT5 (Prop_lut5_I4_O)        0.124    44.314 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3/O
                         net (fo=33, routed)          1.429    45.744    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3_n_0
    SLICE_X34Y123        LUT3 (Prop_lut3_I1_O)        0.150    45.894 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[6]_i_1/O
                         net (fo=1, routed)           0.577    46.471    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[30]_0[6]
    SLICE_X35Y123        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.491    48.495    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/clk_out1
    SLICE_X35Y123        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]/C
                         clock pessimism              0.481    48.977    
                         clock uncertainty           -0.130    48.847    
    SLICE_X35Y123        FDCE (Setup_fdce_C_D)       -0.295    48.552    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]
  -------------------------------------------------------------------
                         required time                         48.552    
                         arrival time                         -46.471    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.577ns  (logic 9.835ns (20.672%)  route 37.742ns (79.328%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.029    46.004    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X37Y120        LUT3 (Prop_lut3_I1_O)        0.124    46.128 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_rep__3_i_1/O
                         net (fo=1, routed)           0.577    46.704    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__3_1
    SLICE_X38Y120        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.494    48.498    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X38Y120        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__3/C
                         clock pessimism              0.481    48.980    
                         clock uncertainty           -0.130    48.850    
    SLICE_X38Y120        FDCE (Setup_fdce_C_D)       -0.024    48.826    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__3
  -------------------------------------------------------------------
                         required time                         48.826    
                         arrival time                         -46.704    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.491ns  (logic 9.835ns (20.709%)  route 37.656ns (79.291%))
  Logic Levels:           61  (CARRY4=8 LUT2=2 LUT3=10 LUT4=8 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          1.188    46.162    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X34Y127        LUT3 (Prop_lut3_I1_O)        0.124    46.286 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[3]_rep__7_i_1/O
                         net (fo=1, routed)           0.332    46.618    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7_7
    SLICE_X34Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.492    48.496    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X34Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7/C
                         clock pessimism              0.481    48.978    
                         clock uncertainty           -0.130    48.848    
    SLICE_X34Y127        FDCE (Setup_fdce_C_D)       -0.030    48.818    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7
  -------------------------------------------------------------------
                         required time                         48.818    
                         arrival time                         -46.618    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.535ns  (logic 9.959ns (20.951%)  route 37.576ns (79.049%))
  Logic Levels:           62  (CARRY4=8 LUT2=2 LUT3=10 LUT4=9 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 48.504 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.409    45.384    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X35Y111        LUT3 (Prop_lut3_I1_O)        0.124    45.508 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_pwrite_i_1__0/O
                         net (fo=5, routed)           1.030    46.538    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/lsbus_apb0_s2_hwrite
    SLICE_X37Y115        LUT4 (Prop_lut4_I2_O)        0.124    46.662 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate[1]_i_1/O
                         net (fo=1, routed)           0.000    46.662    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate[1]_i_1_n_0
    SLICE_X37Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.500    48.504    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X37Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[1]/C
                         clock pessimism              0.481    48.986    
                         clock uncertainty           -0.130    48.856    
    SLICE_X37Y115        FDCE (Setup_fdce_C_D)        0.031    48.887    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[1]
  -------------------------------------------------------------------
                         required time                         48.887    
                         arrival time                         -46.662    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.563ns  (logic 9.987ns (20.998%)  route 37.576ns (79.002%))
  Logic Levels:           62  (CARRY4=8 LUT2=2 LUT3=10 LUT4=9 LUT5=9 LUT6=24)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 48.504 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.641    -0.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/clk_out1
    SLICE_X28Y97         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.417 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[46]/Q
                         net (fo=14, routed)          0.743     0.326    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg_n_0_[46]
    SLICE_X28Y97         LUT3 (Prop_lut3_I0_O)        0.124     0.450 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23/O
                         net (fo=5, routed)           0.665     1.115    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s6_req_pend_tmp_i_23_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.124     1.239 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5/O
                         net (fo=6, routed)           0.682     1.921    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s8_req_pend_tmp_i_5_n_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I0_O)        0.124     2.045 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34/O
                         net (fo=3, routed)           0.333     2.378    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_34_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I3_O)        0.124     2.502 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28/O
                         net (fo=2, routed)           0.648     3.150    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_28_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.124     3.274 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31/O
                         net (fo=3, routed)           0.456     3.729    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_31_n_0
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124     3.853 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26/O
                         net (fo=3, routed)           0.690     4.543    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_26_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.667 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23/O
                         net (fo=1, routed)           0.857     5.524    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_23_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124     5.648 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=1, routed)           0.296     5.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.068 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8/O
                         net (fo=1, routed)           0.417     6.485    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_8_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.609 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_6/O
                         net (fo=1, routed)           0.950     7.559    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X52Y90         LUT3 (Prop_lut3_I0_O)        0.124     7.683 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_5/O
                         net (fo=25, routed)          0.820     8.504    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d2_reg_1
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.628 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/x_reg_dout[8]_i_5/O
                         net (fo=1, routed)           0.407     9.035    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_2_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.159 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_3/O
                         net (fo=2, routed)           0.851    10.009    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_cr_core_top/bmu_lsu_data[8]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.124    10.133 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.682    10.816    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[0]
    SLICE_X66Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.940 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.441    11.381    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.505 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=21, routed)          0.898    12.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X79Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.527 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_7/O
                         net (fo=2, routed)           0.446    12.973    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/oper_mad_rs1[0]
    SLICE_X79Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.097 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[0]_i_6/O
                         net (fo=7, routed)           0.702    13.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[8]_i_13_n_0
    SLICE_X78Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.394 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_8_n_0
    SLICE_X78Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.511    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[8]_i_5_n_0
    SLICE_X78Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.628 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[12]_i_5_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.745 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.745    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[16]_i_6_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.862 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.862    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[20]_i_5_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.185 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[24]_i_5/O[1]
                         net (fo=1, routed)           0.892    16.077    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_rs1_abs0[16]
    SLICE_X78Y102        LUT3 (Prop_lut3_I0_O)        0.306    16.383 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mad_internal[22]_i_2/O
                         net (fo=7, routed)           1.132    17.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/store_data_buffer_reg[22]
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.150    17.665 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_26/O
                         net (fo=1, routed)           0.809    18.474    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_alu_rs1[22]
    SLICE_X79Y100        LUT6 (Prop_lut6_I4_O)        0.326    18.800 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_16/O
                         net (fo=6, routed)           0.614    19.414    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[21]
    SLICE_X81Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.538 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174/O
                         net (fo=3, routed)           0.896    20.434    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_174_n_0
    SLICE_X83Y95         LUT3 (Prop_lut3_I0_O)        0.124    20.558 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207/O
                         net (fo=4, routed)           0.962    21.520    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_207_n_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.644 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[16]_i_9/O
                         net (fo=2, routed)           0.811    22.454    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[1]_5
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10/O
                         net (fo=1, routed)           0.636    23.214    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I4_O)        0.124    23.338 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[24]_i_5/O
                         net (fo=3, routed)           0.555    23.893    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_2
    SLICE_X80Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.017 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65/O
                         net (fo=1, routed)           0.000    24.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_65_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.001    24.531    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_20_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.846 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_10/O[3]
                         net (fo=10, routed)          0.843    25.688    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[27]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.307    25.995 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19/O
                         net (fo=1, routed)           0.561    26.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_19_n_0
    SLICE_X78Y100        LUT5 (Prop_lut5_I4_O)        0.124    26.680 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13/O
                         net (fo=1, routed)           0.567    27.248    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_13_n_0
    SLICE_X78Y99         LUT4 (Prop_lut4_I3_O)        0.124    27.372 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[0]_i_5/O
                         net (fo=4, routed)           0.473    27.845    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23_1
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.124    27.969 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31/O
                         net (fo=1, routed)           0.724    28.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_31_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I3_O)        0.124    28.817 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/cur_st[1]_i_23/O
                         net (fo=5, routed)           0.876    29.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/bus_state_i_7_4
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.124    29.817 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11/O
                         net (fo=2, routed)           0.477    30.294    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_11_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.124    30.418 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5/O
                         net (fo=2, routed)           0.752    31.170    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_5_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    31.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/cur_st[1]_i_2/O
                         net (fo=8, routed)           0.722    32.017    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_reg_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    32.141 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.584    32.724    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_1
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.124    32.848 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          0.569    33.417    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.124    33.541 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_3/O
                         net (fo=3, routed)           0.678    34.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X35Y89         LUT3 (Prop_lut3_I0_O)        0.124    34.343 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[32]_i_4/O
                         net (fo=17, routed)          1.128    35.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_sel
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    35.595 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[30]_i_2/O
                         net (fo=9, routed)           1.444    37.039    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s7_sel
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    37.163 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8/O
                         net (fo=3, routed)           0.780    37.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_8_n_0
    SLICE_X15Y86         LUT4 (Prop_lut4_I2_O)        0.124    38.068 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3/O
                         net (fo=6, routed)           0.364    38.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[32]_i_3_n_0
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.124    38.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44/O
                         net (fo=1, routed)           0.757    39.313    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_44_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    39.437 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31/O
                         net (fo=1, routed)           0.611    40.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_31_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.171 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[18]_i_13/O
                         net (fo=34, routed)          0.567    40.738    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s10_cmd_cur
    SLICE_X35Y88         LUT4 (Prop_lut4_I1_O)        0.124    40.862 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_4/O
                         net (fo=1, routed)           0.410    41.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/p_3_in65_in[29]
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    41.396 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/o_root_paddr[16]_i_2/O
                         net (fo=5, routed)           0.582    41.978    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st_reg[0]_3[4]
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.124    42.102 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5/O
                         net (fo=2, routed)           0.679    42.781    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[8]_i_5_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.905 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7/O
                         net (fo=1, routed)           0.686    43.590    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_7_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.124    43.714 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=4, routed)           0.717    44.431    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[42]
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124    44.555 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/o_root_paddr[30]_i_3/O
                         net (fo=1, routed)           0.295    44.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr_reg[3]_rep__7
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    44.975 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2/O
                         net (fo=42, routed)          0.409    45.384    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[30]_i_2_n_0
    SLICE_X35Y111        LUT3 (Prop_lut3_I1_O)        0.124    45.508 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_pwrite_i_1__0/O
                         net (fo=5, routed)           1.030    46.538    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/lsbus_apb0_s2_hwrite
    SLICE_X37Y115        LUT4 (Prop_lut4_I3_O)        0.152    46.690 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate[5]_i_1/O
                         net (fo=1, routed)           0.000    46.690    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate[5]_i_1_n_0
    SLICE_X37Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.500    48.504    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X37Y115        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[5]/C
                         clock pessimism              0.481    48.986    
                         clock uncertainty           -0.130    48.856    
    SLICE_X37Y115        FDCE (Setup_fdce_C_D)        0.075    48.931    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate_reg[5]
  -------------------------------------------------------------------
                         required time                         48.931    
                         arrival time                         -46.690    
  -------------------------------------------------------------------
                         slack                                  2.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.459ns  (arrival time - required time)
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.026ns (2.283%)  route 1.113ns (97.717%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.618    -0.514    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/clk_out1
    SLICE_X49Y85         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.830    -0.812    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/clk_out1
    SLICE_X49Y85         FDCE                                         r  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg/C
                         clock pessimism              0.558    -0.254    
                         clock uncertainty            0.130    -0.125    
    SLICE_X49Y85         FDCE (Hold_fdce_C_D)         0.070    -0.055    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/refclk_ff1_reg
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                 -0.459    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm2cmp_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/compb_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.056%)  route 0.125ns (46.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.645    -0.487    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X40Y158        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm2cmp_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y158        FDCE (Prop_fdce_C_Q)         0.141    -0.346 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm2cmp_reg[20]/Q
                         net (fo=2, routed)           0.125    -0.221    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/compb_reg[31]_0[4]
    SLICE_X40Y157        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/compb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.921    -0.721    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/clk_out1
    SLICE_X40Y157        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/compb_reg[4]/C
                         clock pessimism              0.250    -0.471    
                         clock uncertainty            0.130    -0.341    
    SLICE_X40Y157        FDCE (Hold_fdce_C_D)         0.070    -0.271    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/compb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/timer_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.555    -0.577    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X48Y118        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.436 r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[0]/Q
                         net (fo=2, routed)           0.098    -0.338    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[1]_0[0]
    SLICE_X49Y118        LUT6 (Prop_lut6_I0_O)        0.045    -0.293 r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer[0]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.293    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/timer_reg[31]_1[0]
    SLICE_X49Y118        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.823    -0.818    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/clk_out1
    SLICE_X49Y118        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/timer_reg[0]/C
                         clock pessimism              0.254    -0.564    
                         clock uncertainty            0.130    -0.434    
    SLICE_X49Y118        FDPE (Hold_fdpe_C_D)         0.091    -0.343    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMER0/timer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.557    -0.575    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X32Y122        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y122        FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[13]/Q
                         net (fo=2, routed)           0.098    -0.336    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount[13]
    SLICE_X33Y122        LUT6 (Prop_lut6_I1_O)        0.045    -0.291 r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer[13]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.291    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[31]_1[13]
    SLICE_X33Y122        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.824    -0.817    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X33Y122        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[13]/C
                         clock pessimism              0.255    -0.562    
                         clock uncertainty            0.130    -0.432    
    SLICE_X33Y122        FDPE (Hold_fdpe_C_D)         0.091    -0.341    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[13]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.554    -0.578    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X32Y125        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[21]/Q
                         net (fo=2, routed)           0.099    -0.338    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount[21]
    SLICE_X33Y125        LUT6 (Prop_lut6_I1_O)        0.045    -0.293 r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timer[21]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.293    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[31]_1[21]
    SLICE_X33Y125        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.822    -0.820    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X33Y125        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[21]/C
                         clock pessimism              0.255    -0.565    
                         clock uncertainty            0.130    -0.435    
    SLICE_X33Y125        FDPE (Hold_fdpe_C_D)         0.092    -0.343    x_pdu_top/x_sub_apb1_top/x_tim3_sec_top/x_tim3_tim_top/x_timers_top/U_TIMER1/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compb_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.526%)  route 0.113ns (44.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.642    -0.490    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X40Y165        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y165        FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_reg[20]/Q
                         net (fo=2, routed)           0.113    -0.236    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compb_reg[31]_0[4]
    SLICE_X38Y165        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.916    -0.726    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/clk_out1
    SLICE_X38Y165        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compb_reg[4]/C
                         clock pessimism              0.250    -0.476    
                         clock uncertainty            0.130    -0.346    
    SLICE_X38Y165        FDCE (Hold_fdce_C_D)         0.060    -0.286    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_div1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.168%)  route 0.123ns (39.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_out1
    SLICE_X43Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_div1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_div1_reg[21]/Q
                         net (fo=3, routed)           0.123    -0.308    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_div1_reg[23]_0[18]
    SLICE_X41Y136        LUT4 (Prop_lut4_I2_O)        0.045    -0.263 r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/prdata[21]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.263    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/p_0_in__0[21]
    SLICE_X41Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.831    -0.811    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/clk_out1
    SLICE_X41Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[21]/C
                         clock pessimism              0.276    -0.535    
                         clock uncertainty            0.130    -0.405    
    SLICE_X41Y136        FDCE (Hold_fdce_C_D)         0.092    -0.313    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[21]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm0cmp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/compa_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.647    -0.485    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X25Y163        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm0cmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y163        FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm0cmp_reg[13]/Q
                         net (fo=2, routed)           0.124    -0.219    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/compa_reg[31]_0[13]
    SLICE_X25Y164        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/compa_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.922    -0.720    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/clk_out1
    SLICE_X25Y164        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/compa_reg[13]/C
                         clock pessimism              0.250    -0.470    
                         clock uncertainty            0.130    -0.340    
    SLICE_X25Y164        FDCE (Hold_fdce_C_D)         0.070    -0.270    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/compa_reg[13]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.647    -0.485    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X27Y163        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y163        FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm3cmp_reg[12]/Q
                         net (fo=2, routed)           0.124    -0.219    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[31]_0[12]
    SLICE_X27Y164        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.922    -0.720    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/clk_out1
    SLICE_X27Y164        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[12]/C
                         clock pessimism              0.250    -0.470    
                         clock uncertainty            0.130    -0.340    
    SLICE_X27Y164        FDCE (Hold_fdce_C_D)         0.070    -0.270    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/compa_reg[12]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_h_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compa_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.007%)  route 0.075ns (36.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.633    -0.499    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/clk_out1
    SLICE_X43Y175        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_h_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y175        FDCE (Prop_fdce_C_Q)         0.128    -0.371 r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwm4cmp_h_reg[15]/Q
                         net (fo=2, routed)           0.075    -0.295    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compa_reg[31]_0[31]
    SLICE_X42Y175        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compa_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.905    -0.737    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/clk_out1
    SLICE_X42Y175        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compa_reg[31]/C
                         clock pessimism              0.251    -0.486    
                         clock uncertainty            0.130    -0.356    
    SLICE_X42Y175        FDCE (Hold_fdce_C_D)         0.010    -0.346    x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/compa_reg[31]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.860ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.552ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.896ns  (logic 0.580ns (1.818%)  route 31.316ns (98.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 48.603 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.349    30.998    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y69         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.598    48.603    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y69         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[21]/C
                         clock pessimism              0.481    49.084    
                         clock uncertainty           -0.130    48.955    
    SLICE_X87Y69         FDCE (Recov_fdce_C_CLR)     -0.405    48.550    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[21]
  -------------------------------------------------------------------
                         required time                         48.550    
                         arrival time                         -30.998    
  -------------------------------------------------------------------
                         slack                                 17.552    

Slack (MET) :             17.552ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.896ns  (logic 0.580ns (1.818%)  route 31.316ns (98.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 48.603 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.349    30.998    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y69         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.598    48.603    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y69         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[23]/C
                         clock pessimism              0.481    49.084    
                         clock uncertainty           -0.130    48.955    
    SLICE_X87Y69         FDCE (Recov_fdce_C_CLR)     -0.405    48.550    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[23]
  -------------------------------------------------------------------
                         required time                         48.550    
                         arrival time                         -30.998    
  -------------------------------------------------------------------
                         slack                                 17.552    

Slack (MET) :             17.693ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.755ns  (logic 0.580ns (1.826%)  route 31.175ns (98.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 48.603 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.208    30.857    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y70         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.598    48.603    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y70         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[29]/C
                         clock pessimism              0.481    49.084    
                         clock uncertainty           -0.130    48.955    
    SLICE_X87Y70         FDCE (Recov_fdce_C_CLR)     -0.405    48.550    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[29]
  -------------------------------------------------------------------
                         required time                         48.550    
                         arrival time                         -30.857    
  -------------------------------------------------------------------
                         slack                                 17.693    

Slack (MET) :             17.693ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.755ns  (logic 0.580ns (1.826%)  route 31.175ns (98.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 48.603 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.208    30.857    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y70         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.598    48.603    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y70         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[31]/C
                         clock pessimism              0.481    49.084    
                         clock uncertainty           -0.130    48.955    
    SLICE_X87Y70         FDCE (Recov_fdce_C_CLR)     -0.405    48.550    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[31]
  -------------------------------------------------------------------
                         required time                         48.550    
                         arrival time                         -30.857    
  -------------------------------------------------------------------
                         slack                                 17.693    

Slack (MET) :             17.716ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.735ns  (logic 0.580ns (1.828%)  route 31.155ns (98.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 48.607 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.188    30.837    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y66         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.602    48.607    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y66         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[12]/C
                         clock pessimism              0.481    49.088    
                         clock uncertainty           -0.130    48.959    
    SLICE_X87Y66         FDCE (Recov_fdce_C_CLR)     -0.405    48.554    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[12]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                         -30.837    
  -------------------------------------------------------------------
                         slack                                 17.716    

Slack (MET) :             17.716ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.735ns  (logic 0.580ns (1.828%)  route 31.155ns (98.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 48.607 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.188    30.837    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y66         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.602    48.607    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y66         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[13]/C
                         clock pessimism              0.481    49.088    
                         clock uncertainty           -0.130    48.959    
    SLICE_X87Y66         FDCE (Recov_fdce_C_CLR)     -0.405    48.554    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[13]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                         -30.837    
  -------------------------------------------------------------------
                         slack                                 17.716    

Slack (MET) :             17.716ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.735ns  (logic 0.580ns (1.828%)  route 31.155ns (98.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 48.607 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.188    30.837    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y66         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.602    48.607    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y66         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[14]/C
                         clock pessimism              0.481    49.088    
                         clock uncertainty           -0.130    48.959    
    SLICE_X87Y66         FDCE (Recov_fdce_C_CLR)     -0.405    48.554    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[14]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                         -30.837    
  -------------------------------------------------------------------
                         slack                                 17.716    

Slack (MET) :             17.716ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.735ns  (logic 0.580ns (1.828%)  route 31.155ns (98.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 48.607 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.188    30.837    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y66         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.602    48.607    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y66         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[15]/C
                         clock pessimism              0.481    49.088    
                         clock uncertainty           -0.130    48.959    
    SLICE_X87Y66         FDCE (Recov_fdce_C_CLR)     -0.405    48.554    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[15]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                         -30.837    
  -------------------------------------------------------------------
                         slack                                 17.716    

Slack (MET) :             17.834ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.612ns  (logic 0.580ns (1.835%)  route 31.032ns (98.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 48.602 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.065    30.714    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y71         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.597    48.602    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y71         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[20]/C
                         clock pessimism              0.481    49.083    
                         clock uncertainty           -0.130    48.954    
    SLICE_X87Y71         FDCE (Recov_fdce_C_CLR)     -0.405    48.549    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[20]
  -------------------------------------------------------------------
                         required time                         48.549    
                         arrival time                         -30.714    
  -------------------------------------------------------------------
                         slack                                 17.834    

Slack (MET) :             17.834ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.612ns  (logic 0.580ns (1.835%)  route 31.032ns (98.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 48.602 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.065    30.714    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y71         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.597    48.602    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y71         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[22]/C
                         clock pessimism              0.481    49.083    
                         clock uncertainty           -0.130    48.954    
    SLICE_X87Y71         FDCE (Recov_fdce_C_CLR)     -0.405    48.549    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[22]
  -------------------------------------------------------------------
                         required time                         48.549    
                         arrival time                         -30.714    
  -------------------------------------------------------------------
                         slack                                 17.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.202     0.228    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7_6
    SLICE_X42Y127        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.820    -0.821    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X42Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[7]/C
                         clock pessimism              0.256    -0.565    
    SLICE_X42Y127        FDCE (Remov_fdce_C_CLR)     -0.067    -0.632    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.240%)  route 0.614ns (76.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.202     0.228    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/extend1_reg_0
    SLICE_X41Y127        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.822    -0.819    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X41Y127        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[2]/C
                         clock pessimism              0.276    -0.543    
    SLICE_X41Y127        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.638    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.240%)  route 0.614ns (76.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.202     0.228    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/extend1_reg_0
    SLICE_X41Y127        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.822    -0.819    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X41Y127        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[3]/C
                         clock pessimism              0.276    -0.543    
    SLICE_X41Y127        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.638    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.240%)  route 0.614ns (76.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.202     0.228    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/extend1_reg_0
    SLICE_X41Y127        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.822    -0.819    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X41Y127        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[4]/C
                         clock pessimism              0.276    -0.543    
    SLICE_X41Y127        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.638    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwdata_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.365%)  route 0.610ns (76.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.198     0.224    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7_6
    SLICE_X43Y126        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwdata_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.818    -0.823    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X43Y126        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwdata_reg[31]/C
                         clock pessimism              0.256    -0.567    
    SLICE_X43Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwdata_reg[31]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.202     0.228    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/wdt_int_reg_2
    SLICE_X43Y127        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.820    -0.821    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X43Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/C
                         clock pessimism              0.256    -0.565    
    SLICE_X43Y127        FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.265%)  route 0.649ns (77.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.237     0.263    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[0]_3
    SLICE_X44Y128        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.822    -0.820    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X44Y128        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[7]/C
                         clock pessimism              0.256    -0.564    
    SLICE_X44Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.574%)  route 0.676ns (78.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.264     0.290    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[0]_0
    SLICE_X41Y126        FDCE                                         f  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.821    -0.821    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X41Y126        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[29]/C
                         clock pessimism              0.276    -0.545    
    SLICE_X41Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.637    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[29]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.574%)  route 0.676ns (78.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.264     0.290    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[0]_0
    SLICE_X41Y126        FDCE                                         f  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.821    -0.821    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X41Y126        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/C
                         clock pessimism              0.276    -0.545    
    SLICE_X41Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.637    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.574%)  route 0.676ns (78.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.264     0.290    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[0]_0
    SLICE_X41Y126        FDCE                                         f  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.821    -0.821    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X41Y126        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[31]/C
                         clock pessimism              0.276    -0.545    
    SLICE_X41Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.637    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[31]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.927    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.552ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.896ns  (logic 0.580ns (1.818%)  route 31.316ns (98.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 48.603 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.349    30.998    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y69         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.598    48.603    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y69         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[21]/C
                         clock pessimism              0.481    49.084    
                         clock uncertainty           -0.130    48.955    
    SLICE_X87Y69         FDCE (Recov_fdce_C_CLR)     -0.405    48.550    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[21]
  -------------------------------------------------------------------
                         required time                         48.550    
                         arrival time                         -30.998    
  -------------------------------------------------------------------
                         slack                                 17.552    

Slack (MET) :             17.552ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.896ns  (logic 0.580ns (1.818%)  route 31.316ns (98.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 48.603 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.349    30.998    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y69         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.598    48.603    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y69         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[23]/C
                         clock pessimism              0.481    49.084    
                         clock uncertainty           -0.130    48.955    
    SLICE_X87Y69         FDCE (Recov_fdce_C_CLR)     -0.405    48.550    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[23]
  -------------------------------------------------------------------
                         required time                         48.550    
                         arrival time                         -30.998    
  -------------------------------------------------------------------
                         slack                                 17.552    

Slack (MET) :             17.693ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.755ns  (logic 0.580ns (1.826%)  route 31.175ns (98.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 48.603 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.208    30.857    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y70         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.598    48.603    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y70         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[29]/C
                         clock pessimism              0.481    49.084    
                         clock uncertainty           -0.130    48.955    
    SLICE_X87Y70         FDCE (Recov_fdce_C_CLR)     -0.405    48.550    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[29]
  -------------------------------------------------------------------
                         required time                         48.550    
                         arrival time                         -30.857    
  -------------------------------------------------------------------
                         slack                                 17.693    

Slack (MET) :             17.693ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.755ns  (logic 0.580ns (1.826%)  route 31.175ns (98.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 48.603 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.208    30.857    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y70         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.598    48.603    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y70         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[31]/C
                         clock pessimism              0.481    49.084    
                         clock uncertainty           -0.130    48.955    
    SLICE_X87Y70         FDCE (Recov_fdce_C_CLR)     -0.405    48.550    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[31]
  -------------------------------------------------------------------
                         required time                         48.550    
                         arrival time                         -30.857    
  -------------------------------------------------------------------
                         slack                                 17.693    

Slack (MET) :             17.716ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.735ns  (logic 0.580ns (1.828%)  route 31.155ns (98.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 48.607 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.188    30.837    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y66         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.602    48.607    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y66         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[12]/C
                         clock pessimism              0.481    49.088    
                         clock uncertainty           -0.130    48.959    
    SLICE_X87Y66         FDCE (Recov_fdce_C_CLR)     -0.405    48.554    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[12]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                         -30.837    
  -------------------------------------------------------------------
                         slack                                 17.716    

Slack (MET) :             17.716ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.735ns  (logic 0.580ns (1.828%)  route 31.155ns (98.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 48.607 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.188    30.837    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y66         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.602    48.607    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y66         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[13]/C
                         clock pessimism              0.481    49.088    
                         clock uncertainty           -0.130    48.959    
    SLICE_X87Y66         FDCE (Recov_fdce_C_CLR)     -0.405    48.554    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[13]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                         -30.837    
  -------------------------------------------------------------------
                         slack                                 17.716    

Slack (MET) :             17.716ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.735ns  (logic 0.580ns (1.828%)  route 31.155ns (98.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 48.607 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.188    30.837    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y66         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.602    48.607    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y66         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[14]/C
                         clock pessimism              0.481    49.088    
                         clock uncertainty           -0.130    48.959    
    SLICE_X87Y66         FDCE (Recov_fdce_C_CLR)     -0.405    48.554    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[14]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                         -30.837    
  -------------------------------------------------------------------
                         slack                                 17.716    

Slack (MET) :             17.716ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.735ns  (logic 0.580ns (1.828%)  route 31.155ns (98.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 48.607 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.188    30.837    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y66         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.602    48.607    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y66         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[15]/C
                         clock pessimism              0.481    49.088    
                         clock uncertainty           -0.130    48.959    
    SLICE_X87Y66         FDCE (Recov_fdce_C_CLR)     -0.405    48.554    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[15]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                         -30.837    
  -------------------------------------------------------------------
                         slack                                 17.716    

Slack (MET) :             17.834ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.612ns  (logic 0.580ns (1.835%)  route 31.032ns (98.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 48.602 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.065    30.714    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y71         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.597    48.602    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y71         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[20]/C
                         clock pessimism              0.481    49.083    
                         clock uncertainty           -0.130    48.954    
    SLICE_X87Y71         FDCE (Recov_fdce_C_CLR)     -0.405    48.549    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[20]
  -------------------------------------------------------------------
                         required time                         48.549    
                         arrival time                         -30.714    
  -------------------------------------------------------------------
                         slack                                 17.834    

Slack (MET) :             17.834ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.612ns  (logic 0.580ns (1.835%)  route 31.032ns (98.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 48.602 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.065    30.714    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y71         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.597    48.602    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y71         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[22]/C
                         clock pessimism              0.481    49.083    
                         clock uncertainty           -0.130    48.954    
    SLICE_X87Y71         FDCE (Recov_fdce_C_CLR)     -0.405    48.549    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[22]
  -------------------------------------------------------------------
                         required time                         48.549    
                         arrival time                         -30.714    
  -------------------------------------------------------------------
                         slack                                 17.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.202     0.228    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7_6
    SLICE_X42Y127        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.820    -0.821    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X42Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[7]/C
                         clock pessimism              0.256    -0.565    
                         clock uncertainty            0.130    -0.435    
    SLICE_X42Y127        FDCE (Remov_fdce_C_CLR)     -0.067    -0.502    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.240%)  route 0.614ns (76.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.202     0.228    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/extend1_reg_0
    SLICE_X41Y127        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.822    -0.819    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X41Y127        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[2]/C
                         clock pessimism              0.276    -0.543    
                         clock uncertainty            0.130    -0.413    
    SLICE_X41Y127        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.508    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.240%)  route 0.614ns (76.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.202     0.228    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/extend1_reg_0
    SLICE_X41Y127        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.822    -0.819    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X41Y127        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[3]/C
                         clock pessimism              0.276    -0.543    
                         clock uncertainty            0.130    -0.413    
    SLICE_X41Y127        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.508    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.240%)  route 0.614ns (76.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.202     0.228    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/extend1_reg_0
    SLICE_X41Y127        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.822    -0.819    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X41Y127        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[4]/C
                         clock pessimism              0.276    -0.543    
                         clock uncertainty            0.130    -0.413    
    SLICE_X41Y127        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.508    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwdata_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.365%)  route 0.610ns (76.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.198     0.224    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7_6
    SLICE_X43Y126        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwdata_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.818    -0.823    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X43Y126        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwdata_reg[31]/C
                         clock pessimism              0.256    -0.567    
                         clock uncertainty            0.130    -0.437    
    SLICE_X43Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.529    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwdata_reg[31]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.202     0.228    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/wdt_int_reg_2
    SLICE_X43Y127        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.820    -0.821    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X43Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/C
                         clock pessimism              0.256    -0.565    
                         clock uncertainty            0.130    -0.435    
    SLICE_X43Y127        FDCE (Remov_fdce_C_CLR)     -0.092    -0.527    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.265%)  route 0.649ns (77.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.237     0.263    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[0]_3
    SLICE_X44Y128        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.822    -0.820    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X44Y128        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[7]/C
                         clock pessimism              0.256    -0.564    
                         clock uncertainty            0.130    -0.434    
    SLICE_X44Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.526    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.574%)  route 0.676ns (78.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.264     0.290    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[0]_0
    SLICE_X41Y126        FDCE                                         f  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.821    -0.821    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X41Y126        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[29]/C
                         clock pessimism              0.276    -0.545    
                         clock uncertainty            0.130    -0.415    
    SLICE_X41Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.507    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[29]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.574%)  route 0.676ns (78.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.264     0.290    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[0]_0
    SLICE_X41Y126        FDCE                                         f  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.821    -0.821    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X41Y126        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/C
                         clock pessimism              0.276    -0.545    
                         clock uncertainty            0.130    -0.415    
    SLICE_X41Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.507    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.574%)  route 0.676ns (78.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.264     0.290    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[0]_0
    SLICE_X41Y126        FDCE                                         f  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.821    -0.821    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X41Y126        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[31]/C
                         clock pessimism              0.276    -0.545    
                         clock uncertainty            0.130    -0.415    
    SLICE_X41Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.507    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[31]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.798    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.552ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.896ns  (logic 0.580ns (1.818%)  route 31.316ns (98.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 48.603 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.349    30.998    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y69         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.598    48.603    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y69         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[21]/C
                         clock pessimism              0.481    49.084    
                         clock uncertainty           -0.130    48.955    
    SLICE_X87Y69         FDCE (Recov_fdce_C_CLR)     -0.405    48.550    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[21]
  -------------------------------------------------------------------
                         required time                         48.550    
                         arrival time                         -30.998    
  -------------------------------------------------------------------
                         slack                                 17.552    

Slack (MET) :             17.552ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.896ns  (logic 0.580ns (1.818%)  route 31.316ns (98.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 48.603 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.349    30.998    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y69         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.598    48.603    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y69         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[23]/C
                         clock pessimism              0.481    49.084    
                         clock uncertainty           -0.130    48.955    
    SLICE_X87Y69         FDCE (Recov_fdce_C_CLR)     -0.405    48.550    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[23]
  -------------------------------------------------------------------
                         required time                         48.550    
                         arrival time                         -30.998    
  -------------------------------------------------------------------
                         slack                                 17.552    

Slack (MET) :             17.693ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.755ns  (logic 0.580ns (1.826%)  route 31.175ns (98.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 48.603 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.208    30.857    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y70         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.598    48.603    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y70         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[29]/C
                         clock pessimism              0.481    49.084    
                         clock uncertainty           -0.130    48.955    
    SLICE_X87Y70         FDCE (Recov_fdce_C_CLR)     -0.405    48.550    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[29]
  -------------------------------------------------------------------
                         required time                         48.550    
                         arrival time                         -30.857    
  -------------------------------------------------------------------
                         slack                                 17.693    

Slack (MET) :             17.693ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.755ns  (logic 0.580ns (1.826%)  route 31.175ns (98.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 48.603 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.208    30.857    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y70         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.598    48.603    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y70         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[31]/C
                         clock pessimism              0.481    49.084    
                         clock uncertainty           -0.130    48.955    
    SLICE_X87Y70         FDCE (Recov_fdce_C_CLR)     -0.405    48.550    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[31]
  -------------------------------------------------------------------
                         required time                         48.550    
                         arrival time                         -30.857    
  -------------------------------------------------------------------
                         slack                                 17.693    

Slack (MET) :             17.716ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.735ns  (logic 0.580ns (1.828%)  route 31.155ns (98.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 48.607 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.188    30.837    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y66         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.602    48.607    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y66         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[12]/C
                         clock pessimism              0.481    49.088    
                         clock uncertainty           -0.130    48.959    
    SLICE_X87Y66         FDCE (Recov_fdce_C_CLR)     -0.405    48.554    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[12]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                         -30.837    
  -------------------------------------------------------------------
                         slack                                 17.716    

Slack (MET) :             17.716ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.735ns  (logic 0.580ns (1.828%)  route 31.155ns (98.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 48.607 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.188    30.837    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y66         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.602    48.607    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y66         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[13]/C
                         clock pessimism              0.481    49.088    
                         clock uncertainty           -0.130    48.959    
    SLICE_X87Y66         FDCE (Recov_fdce_C_CLR)     -0.405    48.554    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[13]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                         -30.837    
  -------------------------------------------------------------------
                         slack                                 17.716    

Slack (MET) :             17.716ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.735ns  (logic 0.580ns (1.828%)  route 31.155ns (98.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 48.607 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.188    30.837    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y66         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.602    48.607    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y66         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[14]/C
                         clock pessimism              0.481    49.088    
                         clock uncertainty           -0.130    48.959    
    SLICE_X87Y66         FDCE (Recov_fdce_C_CLR)     -0.405    48.554    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[14]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                         -30.837    
  -------------------------------------------------------------------
                         slack                                 17.716    

Slack (MET) :             17.716ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.735ns  (logic 0.580ns (1.828%)  route 31.155ns (98.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 48.607 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.188    30.837    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y66         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.602    48.607    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y66         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[15]/C
                         clock pessimism              0.481    49.088    
                         clock uncertainty           -0.130    48.959    
    SLICE_X87Y66         FDCE (Recov_fdce_C_CLR)     -0.405    48.554    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[15]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                         -30.837    
  -------------------------------------------------------------------
                         slack                                 17.716    

Slack (MET) :             17.834ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.612ns  (logic 0.580ns (1.835%)  route 31.032ns (98.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 48.602 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.065    30.714    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y71         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.597    48.602    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y71         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[20]/C
                         clock pessimism              0.481    49.083    
                         clock uncertainty           -0.130    48.954    
    SLICE_X87Y71         FDCE (Recov_fdce_C_CLR)     -0.405    48.549    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[20]
  -------------------------------------------------------------------
                         required time                         48.549    
                         arrival time                         -30.714    
  -------------------------------------------------------------------
                         slack                                 17.834    

Slack (MET) :             17.834ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.612ns  (logic 0.580ns (1.835%)  route 31.032ns (98.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 48.602 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.065    30.714    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y71         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.597    48.602    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y71         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[22]/C
                         clock pessimism              0.481    49.083    
                         clock uncertainty           -0.130    48.954    
    SLICE_X87Y71         FDCE (Recov_fdce_C_CLR)     -0.405    48.549    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[22]
  -------------------------------------------------------------------
                         required time                         48.549    
                         arrival time                         -30.714    
  -------------------------------------------------------------------
                         slack                                 17.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.202     0.228    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7_6
    SLICE_X42Y127        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.820    -0.821    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X42Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[7]/C
                         clock pessimism              0.256    -0.565    
                         clock uncertainty            0.130    -0.435    
    SLICE_X42Y127        FDCE (Remov_fdce_C_CLR)     -0.067    -0.502    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.240%)  route 0.614ns (76.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.202     0.228    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/extend1_reg_0
    SLICE_X41Y127        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.822    -0.819    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X41Y127        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[2]/C
                         clock pessimism              0.276    -0.543    
                         clock uncertainty            0.130    -0.413    
    SLICE_X41Y127        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.508    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.240%)  route 0.614ns (76.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.202     0.228    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/extend1_reg_0
    SLICE_X41Y127        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.822    -0.819    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X41Y127        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[3]/C
                         clock pessimism              0.276    -0.543    
                         clock uncertainty            0.130    -0.413    
    SLICE_X41Y127        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.508    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.240%)  route 0.614ns (76.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.202     0.228    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/extend1_reg_0
    SLICE_X41Y127        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.822    -0.819    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X41Y127        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[4]/C
                         clock pessimism              0.276    -0.543    
                         clock uncertainty            0.130    -0.413    
    SLICE_X41Y127        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.508    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwdata_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.365%)  route 0.610ns (76.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.198     0.224    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7_6
    SLICE_X43Y126        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwdata_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.818    -0.823    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X43Y126        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwdata_reg[31]/C
                         clock pessimism              0.256    -0.567    
                         clock uncertainty            0.130    -0.437    
    SLICE_X43Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.529    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwdata_reg[31]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.202     0.228    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/wdt_int_reg_2
    SLICE_X43Y127        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.820    -0.821    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X43Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/C
                         clock pessimism              0.256    -0.565    
                         clock uncertainty            0.130    -0.435    
    SLICE_X43Y127        FDCE (Remov_fdce_C_CLR)     -0.092    -0.527    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.265%)  route 0.649ns (77.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.237     0.263    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[0]_3
    SLICE_X44Y128        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.822    -0.820    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X44Y128        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[7]/C
                         clock pessimism              0.256    -0.564    
                         clock uncertainty            0.130    -0.434    
    SLICE_X44Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.526    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.574%)  route 0.676ns (78.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.264     0.290    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[0]_0
    SLICE_X41Y126        FDCE                                         f  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.821    -0.821    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X41Y126        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[29]/C
                         clock pessimism              0.276    -0.545    
                         clock uncertainty            0.130    -0.415    
    SLICE_X41Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.507    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[29]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.574%)  route 0.676ns (78.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.264     0.290    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[0]_0
    SLICE_X41Y126        FDCE                                         f  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.821    -0.821    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X41Y126        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/C
                         clock pessimism              0.276    -0.545    
                         clock uncertainty            0.130    -0.415    
    SLICE_X41Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.507    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.574%)  route 0.676ns (78.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.264     0.290    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[0]_0
    SLICE_X41Y126        FDCE                                         f  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.821    -0.821    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X41Y126        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[31]/C
                         clock pessimism              0.276    -0.545    
                         clock uncertainty            0.130    -0.415    
    SLICE_X41Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.507    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[31]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.798    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.860ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.573ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.896ns  (logic 0.580ns (1.818%)  route 31.316ns (98.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 48.603 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.349    30.998    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y69         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.598    48.603    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y69         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[21]/C
                         clock pessimism              0.481    49.084    
                         clock uncertainty           -0.109    48.975    
    SLICE_X87Y69         FDCE (Recov_fdce_C_CLR)     -0.405    48.570    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[21]
  -------------------------------------------------------------------
                         required time                         48.570    
                         arrival time                         -30.998    
  -------------------------------------------------------------------
                         slack                                 17.573    

Slack (MET) :             17.573ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.896ns  (logic 0.580ns (1.818%)  route 31.316ns (98.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 48.603 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.349    30.998    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y69         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.598    48.603    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y69         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[23]/C
                         clock pessimism              0.481    49.084    
                         clock uncertainty           -0.109    48.975    
    SLICE_X87Y69         FDCE (Recov_fdce_C_CLR)     -0.405    48.570    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[23]
  -------------------------------------------------------------------
                         required time                         48.570    
                         arrival time                         -30.998    
  -------------------------------------------------------------------
                         slack                                 17.573    

Slack (MET) :             17.713ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.755ns  (logic 0.580ns (1.826%)  route 31.175ns (98.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 48.603 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.208    30.857    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y70         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.598    48.603    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y70         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[29]/C
                         clock pessimism              0.481    49.084    
                         clock uncertainty           -0.109    48.975    
    SLICE_X87Y70         FDCE (Recov_fdce_C_CLR)     -0.405    48.570    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[29]
  -------------------------------------------------------------------
                         required time                         48.570    
                         arrival time                         -30.857    
  -------------------------------------------------------------------
                         slack                                 17.713    

Slack (MET) :             17.713ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.755ns  (logic 0.580ns (1.826%)  route 31.175ns (98.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 48.603 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.208    30.857    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y70         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.598    48.603    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y70         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[31]/C
                         clock pessimism              0.481    49.084    
                         clock uncertainty           -0.109    48.975    
    SLICE_X87Y70         FDCE (Recov_fdce_C_CLR)     -0.405    48.570    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[31]
  -------------------------------------------------------------------
                         required time                         48.570    
                         arrival time                         -30.857    
  -------------------------------------------------------------------
                         slack                                 17.713    

Slack (MET) :             17.737ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.735ns  (logic 0.580ns (1.828%)  route 31.155ns (98.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 48.607 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.188    30.837    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y66         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.602    48.607    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y66         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[12]/C
                         clock pessimism              0.481    49.088    
                         clock uncertainty           -0.109    48.979    
    SLICE_X87Y66         FDCE (Recov_fdce_C_CLR)     -0.405    48.574    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[12]
  -------------------------------------------------------------------
                         required time                         48.574    
                         arrival time                         -30.837    
  -------------------------------------------------------------------
                         slack                                 17.737    

Slack (MET) :             17.737ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.735ns  (logic 0.580ns (1.828%)  route 31.155ns (98.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 48.607 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.188    30.837    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y66         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.602    48.607    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y66         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[13]/C
                         clock pessimism              0.481    49.088    
                         clock uncertainty           -0.109    48.979    
    SLICE_X87Y66         FDCE (Recov_fdce_C_CLR)     -0.405    48.574    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[13]
  -------------------------------------------------------------------
                         required time                         48.574    
                         arrival time                         -30.837    
  -------------------------------------------------------------------
                         slack                                 17.737    

Slack (MET) :             17.737ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.735ns  (logic 0.580ns (1.828%)  route 31.155ns (98.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 48.607 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.188    30.837    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y66         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.602    48.607    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y66         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[14]/C
                         clock pessimism              0.481    49.088    
                         clock uncertainty           -0.109    48.979    
    SLICE_X87Y66         FDCE (Recov_fdce_C_CLR)     -0.405    48.574    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[14]
  -------------------------------------------------------------------
                         required time                         48.574    
                         arrival time                         -30.837    
  -------------------------------------------------------------------
                         slack                                 17.737    

Slack (MET) :             17.737ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.735ns  (logic 0.580ns (1.828%)  route 31.155ns (98.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 48.607 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.188    30.837    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y66         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.602    48.607    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y66         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[15]/C
                         clock pessimism              0.481    49.088    
                         clock uncertainty           -0.109    48.979    
    SLICE_X87Y66         FDCE (Recov_fdce_C_CLR)     -0.405    48.574    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[15]
  -------------------------------------------------------------------
                         required time                         48.574    
                         arrival time                         -30.837    
  -------------------------------------------------------------------
                         slack                                 17.737    

Slack (MET) :             17.855ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.612ns  (logic 0.580ns (1.835%)  route 31.032ns (98.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 48.602 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.065    30.714    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y71         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.597    48.602    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y71         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[20]/C
                         clock pessimism              0.481    49.083    
                         clock uncertainty           -0.109    48.974    
    SLICE_X87Y71         FDCE (Recov_fdce_C_CLR)     -0.405    48.569    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[20]
  -------------------------------------------------------------------
                         required time                         48.569    
                         arrival time                         -30.714    
  -------------------------------------------------------------------
                         slack                                 17.855    

Slack (MET) :             17.855ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        31.612ns  (logic 0.580ns (1.835%)  route 31.032ns (98.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 48.602 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.748    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.321 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.610    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.514 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.616    -0.898    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.456    -0.442 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.967     0.525    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.124     0.649 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)      30.065    30.714    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X87Y71         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    N14                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.444    51.444 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.606    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.284 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.914    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       1.597    48.602    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/clk_out1
    SLICE_X87Y71         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[22]/C
                         clock pessimism              0.481    49.083    
                         clock uncertainty           -0.109    48.974    
    SLICE_X87Y71         FDCE (Recov_fdce_C_CLR)     -0.405    48.569    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr_reg[22]
  -------------------------------------------------------------------
                         required time                         48.569    
                         arrival time                         -30.714    
  -------------------------------------------------------------------
                         slack                                 17.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.202     0.228    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7_6
    SLICE_X42Y127        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.820    -0.821    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X42Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[7]/C
                         clock pessimism              0.256    -0.565    
    SLICE_X42Y127        FDCE (Remov_fdce_C_CLR)     -0.067    -0.632    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.240%)  route 0.614ns (76.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.202     0.228    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/extend1_reg_0
    SLICE_X41Y127        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.822    -0.819    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X41Y127        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[2]/C
                         clock pessimism              0.276    -0.543    
    SLICE_X41Y127        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.638    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.240%)  route 0.614ns (76.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.202     0.228    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/extend1_reg_0
    SLICE_X41Y127        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.822    -0.819    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X41Y127        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[3]/C
                         clock pessimism              0.276    -0.543    
    SLICE_X41Y127        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.638    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.240%)  route 0.614ns (76.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.202     0.228    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/extend1_reg_0
    SLICE_X41Y127        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.822    -0.819    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/clk_out1
    SLICE_X41Y127        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[4]/C
                         clock pessimism              0.276    -0.543    
    SLICE_X41Y127        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.638    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMER1/timer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwdata_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.365%)  route 0.610ns (76.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.198     0.224    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7_6
    SLICE_X43Y126        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwdata_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.818    -0.823    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_out1
    SLICE_X43Y126        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwdata_reg[31]/C
                         clock pessimism              0.256    -0.567    
    SLICE_X43Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwdata_reg[31]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.202     0.228    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/wdt_int_reg_2
    SLICE_X43Y127        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.820    -0.821    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X43Y127        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/C
                         clock pessimism              0.256    -0.565    
    SLICE_X43Y127        FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.265%)  route 0.649ns (77.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.237     0.263    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[0]_3
    SLICE_X44Y128        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.822    -0.820    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X44Y128        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[7]/C
                         clock pessimism              0.256    -0.564    
    SLICE_X44Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.574%)  route 0.676ns (78.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.264     0.290    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[0]_0
    SLICE_X41Y126        FDCE                                         f  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.821    -0.821    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X41Y126        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[29]/C
                         clock pessimism              0.276    -0.545    
    SLICE_X41Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.637    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[29]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.574%)  route 0.676ns (78.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.264     0.290    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[0]_0
    SLICE_X41Y126        FDCE                                         f  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.821    -0.821    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X41Y126        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]/C
                         clock pessimism              0.276    -0.545    
    SLICE_X41Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.637    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[30]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.574%)  route 0.676ns (78.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.723    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.653 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.158    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.132 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.560    -0.572    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clk_out1
    SLICE_X45Y136        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.412    -0.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.026 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11836, routed)       0.264     0.290    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[0]_0
    SLICE_X41Y126        FDCE                                         f  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.951    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.210 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.671    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.642 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13587, routed)       0.821    -0.821    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/clk_out1
    SLICE_X41Y126        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[31]/C
                         clock pessimism              0.276    -0.545    
    SLICE_X41Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.637    x_pdu_top/x_sub_apb1_top/x_tim1_sec_top/x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[31]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.927    





