

================================================================
== Vitis HLS Report for 'decoder_bit_Block_split148_proc3'
================================================================
* Date:           Mon Dec  5 17:43:04 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ecc_decoder_src
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  3.567 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      521|      585|  10.420 us|  11.700 us|  521|  585|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_136_1  |       64|       64|         1|          -|          -|    64|        no|
        |- VITIS_LOOP_166_2  |      320|      320|         5|          -|          -|    64|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%best_branch_loc = alloca i64 1"   --->   Operation 13 'alloca' 'best_branch_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %y0300, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %y1301, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%temp_trellis_metric = alloca i64 1" [ecc_decoder_src/src/decoder.cpp:119]   --->   Operation 16 'alloca' 'temp_trellis_metric' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%temp_trellis_survivor_V_addr = getelementptr i33 %temp_trellis_survivor_V, i64 0, i64 0"   --->   Operation 17 'getelementptr' 'temp_trellis_survivor_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.23ns)   --->   "%store_ln315 = store i33 0, i6 %temp_trellis_survivor_V_addr"   --->   Operation 18 'store' 'store_ln315' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 64> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%t_load = load i1 %t" [ecc_decoder_src/src/decoder.cpp:135]   --->   Operation 19 'load' 't_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %t_load, void %.preheader17.preheader, void %.split220" [ecc_decoder_src/src/decoder.cpp:135]   --->   Operation 20 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 21 'alloca' 'i' <Predicate = (!t_load)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln136 = store i7 0, i7 %i" [ecc_decoder_src/src/decoder.cpp:136]   --->   Operation 22 'store' 'store_ln136' <Predicate = (!t_load)> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln136 = br void %.preheader17" [ecc_decoder_src/src/decoder.cpp:136]   --->   Operation 23 'br' 'br_ln136' <Predicate = (!t_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.65>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_5 = load i7 %i" [ecc_decoder_src/src/decoder.cpp:148]   --->   Operation 24 'load' 'i_5' <Predicate = (!t_load)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i7 %i_5" [ecc_decoder_src/src/decoder.cpp:136]   --->   Operation 25 'zext' 'zext_ln136' <Predicate = (!t_load)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.81ns)   --->   "%icmp_ln136 = icmp_eq  i7 %i_5, i7 64" [ecc_decoder_src/src/decoder.cpp:136]   --->   Operation 26 'icmp' 'icmp_ln136' <Predicate = (!t_load)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = (!t_load)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.77ns)   --->   "%add_ln136 = add i7 %i_5, i7 1" [ecc_decoder_src/src/decoder.cpp:136]   --->   Operation 28 'add' 'add_ln136' <Predicate = (!t_load)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void, void" [ecc_decoder_src/src/decoder.cpp:136]   --->   Operation 29 'br' 'br_ln136' <Predicate = (!t_load)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [ecc_decoder_src/src/decoder.cpp:137]   --->   Operation 30 'specloopname' 'specloopname_ln137' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %i_5, i32 5, i32 6" [ecc_decoder_src/src/decoder.cpp:137]   --->   Operation 31 'partselect' 'tmp' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.44ns)   --->   "%icmp_ln137 = icmp_eq  i2 %tmp, i2 0" [ecc_decoder_src/src/decoder.cpp:137]   --->   Operation 32 'icmp' 'icmp_ln137' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i7 %i_5" [ecc_decoder_src/src/decoder.cpp:147]   --->   Operation 33 'trunc' 'trunc_ln147' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln147_1 = trunc i7 %i_5" [ecc_decoder_src/src/decoder.cpp:147]   --->   Operation 34 'trunc' 'trunc_ln147_1' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ns_0 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln147_1, i1 0" [ecc_decoder_src/src/decoder.cpp:147]   --->   Operation 35 'bitconcatenate' 'ns_0' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i6 %ns_0" [ecc_decoder_src/src/decoder.cpp:152]   --->   Operation 36 'zext' 'zext_ln152' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ns_1 = or i6 %ns_0, i6 1" [ecc_decoder_src/src/decoder.cpp:147]   --->   Operation 37 'or' 'ns_1' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i6 %ns_1" [ecc_decoder_src/src/decoder.cpp:148]   --->   Operation 38 'zext' 'zext_ln148' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_5, i32 1" [ecc_decoder_src/src/decoder.cpp:148]   --->   Operation 39 'bitselect' 'tmp_2' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_5, i32 2" [ecc_decoder_src/src/decoder.cpp:148]   --->   Operation 40 'bitselect' 'tmp_3' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_5, i32 4" [ecc_decoder_src/src/decoder.cpp:148]   --->   Operation 41 'bitselect' 'tmp_4' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_5, i32 5" [ecc_decoder_src/src/decoder.cpp:148]   --->   Operation 42 'bitselect' 'tmp_5' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln153_2)   --->   "%xor_ln153 = xor i1 %trunc_ln147, i1 %tmp_3" [ecc_decoder_src/src/decoder.cpp:153]   --->   Operation 43 'xor' 'xor_ln153' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.28ns)   --->   "%xor_ln153_1 = xor i1 %tmp_2, i1 %tmp_5" [ecc_decoder_src/src/decoder.cpp:153]   --->   Operation 44 'xor' 'xor_ln153_1' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln153_2 = xor i1 %xor_ln153_1, i1 %xor_ln153" [ecc_decoder_src/src/decoder.cpp:153]   --->   Operation 45 'xor' 'xor_ln153_2' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xor_ln152_2)   --->   "%xor_ln152 = xor i1 %tmp_2, i1 %tmp_3" [ecc_decoder_src/src/decoder.cpp:152]   --->   Operation 46 'xor' 'xor_ln152' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln152_2)   --->   "%xor_ln152_1 = xor i1 %tmp_4, i1 %tmp_5" [ecc_decoder_src/src/decoder.cpp:152]   --->   Operation 47 'xor' 'xor_ln152_1' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln152_2 = xor i1 %xor_ln152_1, i1 %xor_ln152" [ecc_decoder_src/src/decoder.cpp:152]   --->   Operation 48 'xor' 'xor_ln152_2' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node xor_ln148_2)   --->   "%xor_ln148 = xor i1 %tmp_3, i1 1" [ecc_decoder_src/src/decoder.cpp:148]   --->   Operation 49 'xor' 'xor_ln148' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_ln148_2)   --->   "%xor_ln148_1 = xor i1 %xor_ln153_1, i1 %tmp_4" [ecc_decoder_src/src/decoder.cpp:148]   --->   Operation 50 'xor' 'xor_ln148_1' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln148_2 = xor i1 %xor_ln148_1, i1 %xor_ln148" [ecc_decoder_src/src/decoder.cpp:148]   --->   Operation 51 'xor' 'xor_ln148_2' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node xor_ln149_3)   --->   "%xor_ln149 = xor i1 %tmp_2, i1 1" [ecc_decoder_src/src/decoder.cpp:149]   --->   Operation 52 'xor' 'xor_ln149' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node xor_ln149_3)   --->   "%xor_ln149_1 = xor i1 %trunc_ln147, i1 %tmp_5" [ecc_decoder_src/src/decoder.cpp:149]   --->   Operation 53 'xor' 'xor_ln149_1' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xor_ln149_3)   --->   "%xor_ln149_2 = xor i1 %xor_ln149_1, i1 %tmp_3" [ecc_decoder_src/src/decoder.cpp:149]   --->   Operation 54 'xor' 'xor_ln149_2' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln149_3 = xor i1 %xor_ln149_2, i1 %xor_ln149" [ecc_decoder_src/src/decoder.cpp:149]   --->   Operation 55 'xor' 'xor_ln149_3' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void, void" [ecc_decoder_src/src/decoder.cpp:137]   --->   Operation 56 'br' 'br_ln137' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trellis_table_1_0_addr = getelementptr i1 %trellis_table_1_0, i64 0, i64 %zext_ln148" [ecc_decoder_src/src/decoder.cpp:148]   --->   Operation 57 'getelementptr' 'trellis_table_1_0_addr' <Predicate = (!t_load & !icmp_ln136 & !icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.67ns)   --->   "%store_ln148 = store i1 %xor_ln148_2, i6 %trellis_table_1_0_addr" [ecc_decoder_src/src/decoder.cpp:148]   --->   Operation 58 'store' 'store_ln148' <Predicate = (!t_load & !icmp_ln136 & !icmp_ln137)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trellis_table_1_1_addr = getelementptr i1 %trellis_table_1_1, i64 0, i64 %zext_ln148" [ecc_decoder_src/src/decoder.cpp:149]   --->   Operation 59 'getelementptr' 'trellis_table_1_1_addr' <Predicate = (!t_load & !icmp_ln136 & !icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.67ns)   --->   "%store_ln149 = store i1 %xor_ln149_3, i6 %trellis_table_1_1_addr" [ecc_decoder_src/src/decoder.cpp:149]   --->   Operation 60 'store' 'store_ln149' <Predicate = (!t_load & !icmp_ln136 & !icmp_ln137)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trellis_table_1_0_addr_1 = getelementptr i1 %trellis_table_1_0, i64 0, i64 %zext_ln152" [ecc_decoder_src/src/decoder.cpp:152]   --->   Operation 61 'getelementptr' 'trellis_table_1_0_addr_1' <Predicate = (!t_load & !icmp_ln136 & !icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.67ns)   --->   "%store_ln152 = store i1 %xor_ln152_2, i6 %trellis_table_1_0_addr_1" [ecc_decoder_src/src/decoder.cpp:152]   --->   Operation 62 'store' 'store_ln152' <Predicate = (!t_load & !icmp_ln136 & !icmp_ln137)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trellis_table_1_1_addr_1 = getelementptr i1 %trellis_table_1_1, i64 0, i64 %zext_ln152" [ecc_decoder_src/src/decoder.cpp:153]   --->   Operation 63 'getelementptr' 'trellis_table_1_1_addr_1' <Predicate = (!t_load & !icmp_ln136 & !icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.67ns)   --->   "%store_ln153 = store i1 %xor_ln153_2, i6 %trellis_table_1_1_addr_1" [ecc_decoder_src/src/decoder.cpp:153]   --->   Operation 64 'store' 'store_ln153' <Predicate = (!t_load & !icmp_ln136 & !icmp_ln137)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!t_load & !icmp_ln136 & !icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trellis_table_0_0_addr = getelementptr i1 %trellis_table_0_0, i64 0, i64 %zext_ln148" [ecc_decoder_src/src/decoder.cpp:139]   --->   Operation 66 'getelementptr' 'trellis_table_0_0_addr' <Predicate = (!t_load & !icmp_ln136 & icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.67ns)   --->   "%store_ln139 = store i1 %xor_ln148_2, i6 %trellis_table_0_0_addr" [ecc_decoder_src/src/decoder.cpp:139]   --->   Operation 67 'store' 'store_ln139' <Predicate = (!t_load & !icmp_ln136 & icmp_ln137)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trellis_table_0_1_addr = getelementptr i1 %trellis_table_0_1, i64 0, i64 %zext_ln148" [ecc_decoder_src/src/decoder.cpp:140]   --->   Operation 68 'getelementptr' 'trellis_table_0_1_addr' <Predicate = (!t_load & !icmp_ln136 & icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.67ns)   --->   "%store_ln140 = store i1 %xor_ln149_3, i6 %trellis_table_0_1_addr" [ecc_decoder_src/src/decoder.cpp:140]   --->   Operation 69 'store' 'store_ln140' <Predicate = (!t_load & !icmp_ln136 & icmp_ln137)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trellis_table_0_0_addr_1 = getelementptr i1 %trellis_table_0_0, i64 0, i64 %zext_ln152" [ecc_decoder_src/src/decoder.cpp:143]   --->   Operation 70 'getelementptr' 'trellis_table_0_0_addr_1' <Predicate = (!t_load & !icmp_ln136 & icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.67ns)   --->   "%store_ln143 = store i1 %xor_ln152_2, i6 %trellis_table_0_0_addr_1" [ecc_decoder_src/src/decoder.cpp:143]   --->   Operation 71 'store' 'store_ln143' <Predicate = (!t_load & !icmp_ln136 & icmp_ln137)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trellis_table_0_1_addr_1 = getelementptr i1 %trellis_table_0_1, i64 0, i64 %zext_ln152" [ecc_decoder_src/src/decoder.cpp:144]   --->   Operation 72 'getelementptr' 'trellis_table_0_1_addr_1' <Predicate = (!t_load & !icmp_ln136 & icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.67ns)   --->   "%store_ln144 = store i1 %xor_ln153_2, i6 %trellis_table_0_1_addr_1" [ecc_decoder_src/src/decoder.cpp:144]   --->   Operation 73 'store' 'store_ln144' <Predicate = (!t_load & !icmp_ln136 & icmp_ln137)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln146 = br void" [ecc_decoder_src/src/decoder.cpp:146]   --->   Operation 74 'br' 'br_ln146' <Predicate = (!t_load & !icmp_ln136 & icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trellis_metric_addr = getelementptr i32 %trellis_metric, i64 0, i64 %zext_ln136" [ecc_decoder_src/src/decoder.cpp:156]   --->   Operation 75 'getelementptr' 'trellis_metric_addr' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.23ns)   --->   "%store_ln156 = store i32 500, i6 %trellis_metric_addr" [ecc_decoder_src/src/decoder.cpp:156]   --->   Operation 76 'store' 'store_ln156' <Predicate = (!t_load & !icmp_ln136)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln136 = store i7 %add_ln136, i7 %i" [ecc_decoder_src/src/decoder.cpp:136]   --->   Operation 77 'store' 'store_ln136' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.42>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln136 = br void %.preheader17" [ecc_decoder_src/src/decoder.cpp:136]   --->   Operation 78 'br' 'br_ln136' <Predicate = (!t_load & !icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.23ns)   --->   "%store_ln158 = store i32 0, i32 0" [ecc_decoder_src/src/decoder.cpp:158]   --->   Operation 79 'store' 'store_ln158' <Predicate = (!t_load & icmp_ln136)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln159 = store i1 1, i1 %t" [ecc_decoder_src/src/decoder.cpp:159]   --->   Operation 80 'store' 'store_ln159' <Predicate = (!t_load & icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln160 = br void %.split220" [ecc_decoder_src/src/decoder.cpp:160]   --->   Operation 81 'br' 'br_ln160' <Predicate = (!t_load & icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 82 'alloca' 'i_1' <Predicate = (icmp_ln136) | (t_load)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.83ns)   --->   "%tmp_9 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %y0300" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'read' 'tmp_9' <Predicate = (icmp_ln136) | (t_load)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 84 [1/1] (1.83ns)   --->   "%tmp_10 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %y1301" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 84 'read' 'tmp_10' <Predicate = (icmp_ln136) | (t_load)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln166 = store i7 0, i7 %i_1" [ecc_decoder_src/src/decoder.cpp:166]   --->   Operation 85 'store' 'store_ln166' <Predicate = (icmp_ln136) | (t_load)> <Delay = 0.42>
ST_2 : Operation 86 [1/1] (0.42ns)   --->   "%br_ln166 = br void" [ecc_decoder_src/src/decoder.cpp:166]   --->   Operation 86 'br' 'br_ln166' <Predicate = (icmp_ln136) | (t_load)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%normal_flag = phi i1 %normal_flag_1, void, i1 0, void %.split220"   --->   Operation 87 'phi' 'normal_flag' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%i_6 = load i7 %i_1"   --->   Operation 88 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i7 %i_6" [ecc_decoder_src/src/decoder.cpp:130]   --->   Operation 89 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.81ns)   --->   "%icmp_ln166 = icmp_eq  i7 %i_6, i7 64" [ecc_decoder_src/src/decoder.cpp:166]   --->   Operation 90 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 91 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.77ns)   --->   "%add_ln166 = add i7 %i_6, i7 1" [ecc_decoder_src/src/decoder.cpp:166]   --->   Operation 92 'add' 'add_ln166' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %_ifconv, void %.split221" [ecc_decoder_src/src/decoder.cpp:166]   --->   Operation 93 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%empty_26 = trunc i7 %i_6"   --->   Operation 94 'trunc' 'empty_26' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%trellis_table_0_0_addr_2 = getelementptr i1 %trellis_table_0_0, i64 0, i64 %zext_ln130" [ecc_decoder_src/src/decoder.cpp:168]   --->   Operation 95 'getelementptr' 'trellis_table_0_0_addr_2' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 96 [2/2] (0.67ns)   --->   "%trellis_table_0_0_load = load i6 %trellis_table_0_0_addr_2" [ecc_decoder_src/src/decoder.cpp:168]   --->   Operation 96 'load' 'trellis_table_0_0_load' <Predicate = (!icmp_ln166)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%trellis_table_0_1_addr_2 = getelementptr i1 %trellis_table_0_1, i64 0, i64 %zext_ln130" [ecc_decoder_src/src/decoder.cpp:168]   --->   Operation 97 'getelementptr' 'trellis_table_0_1_addr_2' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 98 [2/2] (0.67ns)   --->   "%trellis_table_0_1_load = load i6 %trellis_table_0_1_addr_2" [ecc_decoder_src/src/decoder.cpp:168]   --->   Operation 98 'load' 'trellis_table_0_1_load' <Predicate = (!icmp_ln166)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%trellis_table_1_0_addr_2 = getelementptr i1 %trellis_table_1_0, i64 0, i64 %zext_ln130" [ecc_decoder_src/src/decoder.cpp:170]   --->   Operation 99 'getelementptr' 'trellis_table_1_0_addr_2' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 100 [2/2] (0.67ns)   --->   "%trellis_table_1_0_load = load i6 %trellis_table_1_0_addr_2" [ecc_decoder_src/src/decoder.cpp:170]   --->   Operation 100 'load' 'trellis_table_1_0_load' <Predicate = (!icmp_ln166)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%trellis_table_1_1_addr_2 = getelementptr i1 %trellis_table_1_1, i64 0, i64 %zext_ln130" [ecc_decoder_src/src/decoder.cpp:170]   --->   Operation 101 'getelementptr' 'trellis_table_1_1_addr_2' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (0.67ns)   --->   "%trellis_table_1_1_load = load i6 %trellis_table_1_1_addr_2" [ecc_decoder_src/src/decoder.cpp:170]   --->   Operation 102 'load' 'trellis_table_1_1_load' <Predicate = (!icmp_ln166)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%empty_27 = trunc i7 %i_6"   --->   Operation 103 'trunc' 'empty_27' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln168_1 = zext i6 %empty_26" [ecc_decoder_src/src/decoder.cpp:168]   --->   Operation 104 'zext' 'zext_ln168_1' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.78ns)   --->   "%add_ln168 = add i7 %zext_ln168_1, i7 127" [ecc_decoder_src/src/decoder.cpp:168]   --->   Operation 105 'add' 'add_ln168' <Predicate = (!icmp_ln166)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln168, i32 6" [ecc_decoder_src/src/decoder.cpp:168]   --->   Operation 106 'bitselect' 'tmp_8' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.78ns)   --->   "%sub_ln168 = sub i7 1, i7 %zext_ln168_1" [ecc_decoder_src/src/decoder.cpp:168]   --->   Operation 107 'sub' 'sub_ln168' <Predicate = (!icmp_ln166)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln168_1 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %sub_ln168, i32 1, i32 6" [ecc_decoder_src/src/decoder.cpp:168]   --->   Operation 108 'partselect' 'trunc_ln168_1' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.78ns)   --->   "%sub_ln168_1 = sub i6 0, i6 %trunc_ln168_1" [ecc_decoder_src/src/decoder.cpp:168]   --->   Operation 109 'sub' 'sub_ln168_1' <Predicate = (!icmp_ln166)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln168_2 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %add_ln168, i32 1, i32 6" [ecc_decoder_src/src/decoder.cpp:168]   --->   Operation 110 'partselect' 'trunc_ln168_2' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.38ns)   --->   "%select_ln168 = select i1 %tmp_8, i6 %sub_ln168_1, i6 %trunc_ln168_2" [ecc_decoder_src/src/decoder.cpp:168]   --->   Operation 111 'select' 'select_ln168' <Predicate = (!icmp_ln166)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node p_pn_v)   --->   "%xor_ln170_2 = xor i6 %select_ln168, i6 32" [ecc_decoder_src/src/decoder.cpp:170]   --->   Operation 112 'xor' 'xor_ln170_2' <Predicate = (!icmp_ln166)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%div185_udiv = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_6, i32 1, i32 5"   --->   Operation 113 'partselect' 'div185_udiv' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%div185_udiv_cast = zext i5 %div185_udiv"   --->   Operation 114 'zext' 'div185_udiv_cast' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_pn_v)   --->   "%or_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %div185_udiv" [ecc_decoder_src/src/decoder.cpp:174]   --->   Operation 115 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.38ns) (out node of the LUT)   --->   "%p_pn_v = select i1 %empty_27, i6 %xor_ln170_2, i6 %or_ln" [ecc_decoder_src/src/decoder.cpp:170]   --->   Operation 116 'select' 'p_pn_v' <Predicate = (!icmp_ln166)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%p_pn = zext i6 %p_pn_v" [ecc_decoder_src/src/decoder.cpp:170]   --->   Operation 117 'zext' 'p_pn' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%trellis_metric_addr_1 = getelementptr i32 %trellis_metric, i64 0, i64 %p_pn" [ecc_decoder_src/src/decoder.cpp:170]   --->   Operation 118 'getelementptr' 'trellis_metric_addr_1' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 119 [2/2] (1.23ns)   --->   "%trellis_metric_load = load i6 %trellis_metric_addr_1" [ecc_decoder_src/src/decoder.cpp:170]   --->   Operation 119 'load' 'trellis_metric_load' <Predicate = (!icmp_ln166)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 120 [1/1] (0.38ns)   --->   "%p_pn13_v = select i1 %empty_27, i6 %select_ln168, i6 %div185_udiv_cast" [ecc_decoder_src/src/decoder.cpp:168]   --->   Operation 120 'select' 'p_pn13_v' <Predicate = (!icmp_ln166)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%p_pn13 = zext i6 %p_pn13_v" [ecc_decoder_src/src/decoder.cpp:168]   --->   Operation 121 'zext' 'p_pn13' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%trellis_metric_addr_2 = getelementptr i32 %trellis_metric, i64 0, i64 %p_pn13" [ecc_decoder_src/src/decoder.cpp:168]   --->   Operation 122 'getelementptr' 'trellis_metric_addr_2' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 123 [2/2] (1.23ns)   --->   "%trellis_metric_load_1 = load i6 %trellis_metric_addr_2" [ecc_decoder_src/src/decoder.cpp:168]   --->   Operation 123 'load' 'trellis_metric_load_1' <Predicate = (!icmp_ln166)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%temp_trellis_metric_addr_1 = getelementptr i32 %temp_trellis_metric, i64 0, i64 %zext_ln130" [ecc_decoder_src/src/decoder.cpp:185]   --->   Operation 124 'getelementptr' 'temp_trellis_metric_addr_1' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%temp_trellis_survivor_V_addr_1 = getelementptr i33 %temp_trellis_survivor_V, i64 0, i64 %zext_ln130" [ecc_decoder_src/src/decoder.cpp:188]   --->   Operation 125 'getelementptr' 'temp_trellis_survivor_V_addr_1' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%temp_trellis_metric_addr = getelementptr i32 %temp_trellis_metric, i64 0, i64 0" [ecc_decoder_src/src/decoder.cpp:192]   --->   Operation 126 'getelementptr' 'temp_trellis_metric_addr' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 127 [2/2] (1.23ns)   --->   "%best_metric = load i6 %temp_trellis_metric_addr" [ecc_decoder_src/src/decoder.cpp:192]   --->   Operation 127 'load' 'best_metric' <Predicate = (icmp_ln166)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 3.24>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2"   --->   Operation 128 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/2] (0.67ns)   --->   "%trellis_table_0_0_load = load i6 %trellis_table_0_0_addr_2" [ecc_decoder_src/src/decoder.cpp:168]   --->   Operation 129 'load' 'trellis_table_0_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_4 : Operation 130 [1/2] (0.67ns)   --->   "%trellis_table_0_1_load = load i6 %trellis_table_0_1_addr_2" [ecc_decoder_src/src/decoder.cpp:168]   --->   Operation 130 'load' 'trellis_table_0_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_4 : Operation 131 [1/2] (0.67ns)   --->   "%trellis_table_1_0_load = load i6 %trellis_table_1_0_addr_2" [ecc_decoder_src/src/decoder.cpp:170]   --->   Operation 131 'load' 'trellis_table_1_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_4 : Operation 132 [1/2] (0.67ns)   --->   "%trellis_table_1_1_load = load i6 %trellis_table_1_1_addr_2" [ecc_decoder_src/src/decoder.cpp:170]   --->   Operation 132 'load' 'trellis_table_1_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln173)   --->   "%xor_ln168 = xor i1 %tmp_9, i1 %trellis_table_0_0_load" [ecc_decoder_src/src/decoder.cpp:168]   --->   Operation 133 'xor' 'xor_ln168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln173)   --->   "%zext_ln168 = zext i1 %xor_ln168" [ecc_decoder_src/src/decoder.cpp:168]   --->   Operation 134 'zext' 'zext_ln168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln173)   --->   "%xor_ln168_1 = xor i1 %tmp_10, i1 %trellis_table_0_1_load" [ecc_decoder_src/src/decoder.cpp:168]   --->   Operation 135 'xor' 'xor_ln168_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln173)   --->   "%zext_ln170 = zext i1 %xor_ln168_1" [ecc_decoder_src/src/decoder.cpp:170]   --->   Operation 136 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln174)   --->   "%xor_ln170 = xor i1 %tmp_9, i1 %trellis_table_1_0_load" [ecc_decoder_src/src/decoder.cpp:170]   --->   Operation 137 'xor' 'xor_ln170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node add_ln174)   --->   "%zext_ln170_1 = zext i1 %xor_ln170" [ecc_decoder_src/src/decoder.cpp:170]   --->   Operation 138 'zext' 'zext_ln170_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node add_ln174)   --->   "%xor_ln170_1 = xor i1 %tmp_10, i1 %trellis_table_1_1_load" [ecc_decoder_src/src/decoder.cpp:170]   --->   Operation 139 'xor' 'xor_ln170_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node add_ln174)   --->   "%zext_ln167 = zext i1 %xor_ln170_1" [ecc_decoder_src/src/decoder.cpp:167]   --->   Operation 140 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/2] (1.23ns)   --->   "%trellis_metric_load = load i6 %trellis_metric_addr_1" [ecc_decoder_src/src/decoder.cpp:170]   --->   Operation 141 'load' 'trellis_metric_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 142 [1/2] (1.23ns)   --->   "%trellis_metric_load_1 = load i6 %trellis_metric_addr_2" [ecc_decoder_src/src/decoder.cpp:168]   --->   Operation 142 'load' 'trellis_metric_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 143 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln173 = add i2 %zext_ln170, i2 %zext_ln168" [ecc_decoder_src/src/decoder.cpp:173]   --->   Operation 143 'add' 'add_ln173' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i2 %add_ln173" [ecc_decoder_src/src/decoder.cpp:126]   --->   Operation 144 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (1.01ns)   --->   "%up = add i32 %trellis_metric_load_1, i32 %zext_ln126" [ecc_decoder_src/src/decoder.cpp:126]   --->   Operation 145 'add' 'up' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.54ns) (out node of the LUT)   --->   "%add_ln174 = add i2 %zext_ln167, i2 %zext_ln170_1" [ecc_decoder_src/src/decoder.cpp:174]   --->   Operation 146 'add' 'add_ln174' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i2 %add_ln174" [ecc_decoder_src/src/decoder.cpp:126]   --->   Operation 147 'zext' 'zext_ln126_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (1.01ns)   --->   "%down = add i32 %trellis_metric_load, i32 %zext_ln126_1" [ecc_decoder_src/src/decoder.cpp:126]   --->   Operation 148 'add' 'down' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.99ns)   --->   "%icmp_ln177 = icmp_sgt  i32 %up, i32 %down" [ecc_decoder_src/src/decoder.cpp:177]   --->   Operation 149 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.84ns)   --->   "%switch_ln129 = switch i6 %empty_26, void %case63.i.i, i6 0, void %case0.i.i, i6 1, void %case1.i.i, i6 2, void %case2.i.i, i6 3, void %case3.i.i, i6 4, void %case4.i.i, i6 5, void %case5.i.i, i6 6, void %case6.i.i, i6 7, void %case7.i.i, i6 8, void %case8.i.i, i6 9, void %case9.i.i, i6 10, void %case10.i.i, i6 11, void %case11.i.i, i6 12, void %case12.i.i, i6 13, void %case13.i.i, i6 14, void %case14.i.i, i6 15, void %case15.i.i, i6 16, void %case16.i.i, i6 17, void %case17.i.i, i6 18, void %case18.i.i, i6 19, void %case19.i.i, i6 20, void %case20.i.i, i6 21, void %case21.i.i, i6 22, void %case22.i.i, i6 23, void %case23.i.i, i6 24, void %case24.i.i, i6 25, void %case25.i.i, i6 26, void %case26.i.i, i6 27, void %case27.i.i, i6 28, void %case28.i.i, i6 29, void %case29.i.i, i6 30, void %case30.i.i, i6 31, void %case31.i.i, i6 32, void %case32.i.i, i6 33, void %case33.i.i, i6 34, void %case34.i.i, i6 35, void %case35.i.i, i6 36, void %case36.i.i, i6 37, void %case37.i.i, i6 38, void %case38.i.i, i6 39, void %case39.i.i, i6 40, void %case40.i.i, i6 41, void %case41.i.i, i6 42, void %case42.i.i, i6 43, void %case43.i.i, i6 44, void %case44.i.i, i6 45, void %case45.i.i, i6 46, void %case46.i.i, i6 47, void %case47.i.i, i6 48, void %case48.i.i, i6 49, void %case49.i.i, i6 50, void %case50.i.i, i6 51, void %case51.i.i, i6 52, void %case52.i.i, i6 53, void %case53.i.i, i6 54, void %case54.i.i, i6 55, void %case55.i.i, i6 56, void %case56.i.i, i6 57, void %case57.i.i, i6 58, void %case58.i.i, i6 59, void %case59.i.i, i6 60, void %case60.i.i, i6 61, void %case61.i.i, i6 62, void %case62.i.i" [aesl_mux_load.64i33P0A.i6:129]   --->   Operation 150 'switch' 'switch_ln129' <Predicate = true> <Delay = 0.84>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%trellis_survivor_V_62_load = load i32 %trellis_survivor_V_62" [aesl_mux_load.64i33P0A.i6:125]   --->   Operation 151 'load' 'trellis_survivor_V_62_load' <Predicate = (empty_26 == 62)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 152 'br' 'br_ln128' <Predicate = (empty_26 == 62)> <Delay = 0.85>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%trellis_survivor_V_61_load = load i32 %trellis_survivor_V_61" [aesl_mux_load.64i33P0A.i6:123]   --->   Operation 153 'load' 'trellis_survivor_V_61_load' <Predicate = (empty_26 == 61)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 154 'br' 'br_ln128' <Predicate = (empty_26 == 61)> <Delay = 0.85>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%trellis_survivor_V_60_load = load i32 %trellis_survivor_V_60" [aesl_mux_load.64i33P0A.i6:121]   --->   Operation 155 'load' 'trellis_survivor_V_60_load' <Predicate = (empty_26 == 60)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 156 'br' 'br_ln128' <Predicate = (empty_26 == 60)> <Delay = 0.85>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%trellis_survivor_V_59_load = load i32 %trellis_survivor_V_59" [aesl_mux_load.64i33P0A.i6:119]   --->   Operation 157 'load' 'trellis_survivor_V_59_load' <Predicate = (empty_26 == 59)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 158 'br' 'br_ln128' <Predicate = (empty_26 == 59)> <Delay = 0.85>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%trellis_survivor_V_58_load = load i32 %trellis_survivor_V_58" [aesl_mux_load.64i33P0A.i6:117]   --->   Operation 159 'load' 'trellis_survivor_V_58_load' <Predicate = (empty_26 == 58)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 160 'br' 'br_ln128' <Predicate = (empty_26 == 58)> <Delay = 0.85>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%trellis_survivor_V_57_load = load i32 %trellis_survivor_V_57" [aesl_mux_load.64i33P0A.i6:115]   --->   Operation 161 'load' 'trellis_survivor_V_57_load' <Predicate = (empty_26 == 57)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 162 'br' 'br_ln128' <Predicate = (empty_26 == 57)> <Delay = 0.85>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%trellis_survivor_V_56_load = load i32 %trellis_survivor_V_56" [aesl_mux_load.64i33P0A.i6:113]   --->   Operation 163 'load' 'trellis_survivor_V_56_load' <Predicate = (empty_26 == 56)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 164 'br' 'br_ln128' <Predicate = (empty_26 == 56)> <Delay = 0.85>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%trellis_survivor_V_55_load = load i32 %trellis_survivor_V_55" [aesl_mux_load.64i33P0A.i6:111]   --->   Operation 165 'load' 'trellis_survivor_V_55_load' <Predicate = (empty_26 == 55)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 166 'br' 'br_ln128' <Predicate = (empty_26 == 55)> <Delay = 0.85>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%trellis_survivor_V_54_load = load i32 %trellis_survivor_V_54" [aesl_mux_load.64i33P0A.i6:109]   --->   Operation 167 'load' 'trellis_survivor_V_54_load' <Predicate = (empty_26 == 54)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 168 'br' 'br_ln128' <Predicate = (empty_26 == 54)> <Delay = 0.85>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%trellis_survivor_V_53_load = load i32 %trellis_survivor_V_53" [aesl_mux_load.64i33P0A.i6:107]   --->   Operation 169 'load' 'trellis_survivor_V_53_load' <Predicate = (empty_26 == 53)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 170 'br' 'br_ln128' <Predicate = (empty_26 == 53)> <Delay = 0.85>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%trellis_survivor_V_52_load = load i32 %trellis_survivor_V_52" [aesl_mux_load.64i33P0A.i6:105]   --->   Operation 171 'load' 'trellis_survivor_V_52_load' <Predicate = (empty_26 == 52)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 172 'br' 'br_ln128' <Predicate = (empty_26 == 52)> <Delay = 0.85>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%trellis_survivor_V_51_load = load i32 %trellis_survivor_V_51" [aesl_mux_load.64i33P0A.i6:103]   --->   Operation 173 'load' 'trellis_survivor_V_51_load' <Predicate = (empty_26 == 51)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 174 'br' 'br_ln128' <Predicate = (empty_26 == 51)> <Delay = 0.85>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%trellis_survivor_V_50_load = load i32 %trellis_survivor_V_50" [aesl_mux_load.64i33P0A.i6:101]   --->   Operation 175 'load' 'trellis_survivor_V_50_load' <Predicate = (empty_26 == 50)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 176 'br' 'br_ln128' <Predicate = (empty_26 == 50)> <Delay = 0.85>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%trellis_survivor_V_49_load = load i32 %trellis_survivor_V_49" [aesl_mux_load.64i33P0A.i6:99]   --->   Operation 177 'load' 'trellis_survivor_V_49_load' <Predicate = (empty_26 == 49)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 178 'br' 'br_ln128' <Predicate = (empty_26 == 49)> <Delay = 0.85>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%trellis_survivor_V_48_load = load i32 %trellis_survivor_V_48" [aesl_mux_load.64i33P0A.i6:97]   --->   Operation 179 'load' 'trellis_survivor_V_48_load' <Predicate = (empty_26 == 48)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 180 'br' 'br_ln128' <Predicate = (empty_26 == 48)> <Delay = 0.85>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%trellis_survivor_V_47_load = load i32 %trellis_survivor_V_47" [aesl_mux_load.64i33P0A.i6:95]   --->   Operation 181 'load' 'trellis_survivor_V_47_load' <Predicate = (empty_26 == 47)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 182 'br' 'br_ln128' <Predicate = (empty_26 == 47)> <Delay = 0.85>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%trellis_survivor_V_46_load = load i32 %trellis_survivor_V_46" [aesl_mux_load.64i33P0A.i6:93]   --->   Operation 183 'load' 'trellis_survivor_V_46_load' <Predicate = (empty_26 == 46)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 184 'br' 'br_ln128' <Predicate = (empty_26 == 46)> <Delay = 0.85>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%trellis_survivor_V_45_load = load i32 %trellis_survivor_V_45" [aesl_mux_load.64i33P0A.i6:91]   --->   Operation 185 'load' 'trellis_survivor_V_45_load' <Predicate = (empty_26 == 45)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 186 'br' 'br_ln128' <Predicate = (empty_26 == 45)> <Delay = 0.85>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%trellis_survivor_V_44_load = load i32 %trellis_survivor_V_44" [aesl_mux_load.64i33P0A.i6:89]   --->   Operation 187 'load' 'trellis_survivor_V_44_load' <Predicate = (empty_26 == 44)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 188 'br' 'br_ln128' <Predicate = (empty_26 == 44)> <Delay = 0.85>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%trellis_survivor_V_43_load = load i32 %trellis_survivor_V_43" [aesl_mux_load.64i33P0A.i6:87]   --->   Operation 189 'load' 'trellis_survivor_V_43_load' <Predicate = (empty_26 == 43)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 190 'br' 'br_ln128' <Predicate = (empty_26 == 43)> <Delay = 0.85>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%trellis_survivor_V_42_load = load i32 %trellis_survivor_V_42" [aesl_mux_load.64i33P0A.i6:85]   --->   Operation 191 'load' 'trellis_survivor_V_42_load' <Predicate = (empty_26 == 42)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 192 'br' 'br_ln128' <Predicate = (empty_26 == 42)> <Delay = 0.85>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%trellis_survivor_V_41_load = load i32 %trellis_survivor_V_41" [aesl_mux_load.64i33P0A.i6:83]   --->   Operation 193 'load' 'trellis_survivor_V_41_load' <Predicate = (empty_26 == 41)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 194 'br' 'br_ln128' <Predicate = (empty_26 == 41)> <Delay = 0.85>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%trellis_survivor_V_40_load = load i32 %trellis_survivor_V_40" [aesl_mux_load.64i33P0A.i6:81]   --->   Operation 195 'load' 'trellis_survivor_V_40_load' <Predicate = (empty_26 == 40)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 196 'br' 'br_ln128' <Predicate = (empty_26 == 40)> <Delay = 0.85>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%trellis_survivor_V_39_load = load i32 %trellis_survivor_V_39" [aesl_mux_load.64i33P0A.i6:79]   --->   Operation 197 'load' 'trellis_survivor_V_39_load' <Predicate = (empty_26 == 39)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 198 'br' 'br_ln128' <Predicate = (empty_26 == 39)> <Delay = 0.85>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%trellis_survivor_V_38_load = load i32 %trellis_survivor_V_38" [aesl_mux_load.64i33P0A.i6:77]   --->   Operation 199 'load' 'trellis_survivor_V_38_load' <Predicate = (empty_26 == 38)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 200 'br' 'br_ln128' <Predicate = (empty_26 == 38)> <Delay = 0.85>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%trellis_survivor_V_37_load = load i32 %trellis_survivor_V_37" [aesl_mux_load.64i33P0A.i6:75]   --->   Operation 201 'load' 'trellis_survivor_V_37_load' <Predicate = (empty_26 == 37)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 202 'br' 'br_ln128' <Predicate = (empty_26 == 37)> <Delay = 0.85>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%trellis_survivor_V_36_load = load i32 %trellis_survivor_V_36" [aesl_mux_load.64i33P0A.i6:73]   --->   Operation 203 'load' 'trellis_survivor_V_36_load' <Predicate = (empty_26 == 36)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 204 'br' 'br_ln128' <Predicate = (empty_26 == 36)> <Delay = 0.85>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%trellis_survivor_V_35_load = load i32 %trellis_survivor_V_35" [aesl_mux_load.64i33P0A.i6:71]   --->   Operation 205 'load' 'trellis_survivor_V_35_load' <Predicate = (empty_26 == 35)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 206 'br' 'br_ln128' <Predicate = (empty_26 == 35)> <Delay = 0.85>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%trellis_survivor_V_34_load = load i32 %trellis_survivor_V_34" [aesl_mux_load.64i33P0A.i6:69]   --->   Operation 207 'load' 'trellis_survivor_V_34_load' <Predicate = (empty_26 == 34)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 208 'br' 'br_ln128' <Predicate = (empty_26 == 34)> <Delay = 0.85>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%trellis_survivor_V_33_load = load i32 %trellis_survivor_V_33" [aesl_mux_load.64i33P0A.i6:67]   --->   Operation 209 'load' 'trellis_survivor_V_33_load' <Predicate = (empty_26 == 33)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 210 'br' 'br_ln128' <Predicate = (empty_26 == 33)> <Delay = 0.85>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%trellis_survivor_V_32_load = load i32 %trellis_survivor_V_32" [aesl_mux_load.64i33P0A.i6:65]   --->   Operation 211 'load' 'trellis_survivor_V_32_load' <Predicate = (empty_26 == 32)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 212 'br' 'br_ln128' <Predicate = (empty_26 == 32)> <Delay = 0.85>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%trellis_survivor_V_31_load = load i32 %trellis_survivor_V_31" [aesl_mux_load.64i33P0A.i6:63]   --->   Operation 213 'load' 'trellis_survivor_V_31_load' <Predicate = (empty_26 == 31)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 214 'br' 'br_ln128' <Predicate = (empty_26 == 31)> <Delay = 0.85>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%trellis_survivor_V_30_load = load i32 %trellis_survivor_V_30" [aesl_mux_load.64i33P0A.i6:61]   --->   Operation 215 'load' 'trellis_survivor_V_30_load' <Predicate = (empty_26 == 30)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 216 'br' 'br_ln128' <Predicate = (empty_26 == 30)> <Delay = 0.85>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%trellis_survivor_V_29_load = load i32 %trellis_survivor_V_29" [aesl_mux_load.64i33P0A.i6:59]   --->   Operation 217 'load' 'trellis_survivor_V_29_load' <Predicate = (empty_26 == 29)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 218 'br' 'br_ln128' <Predicate = (empty_26 == 29)> <Delay = 0.85>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%trellis_survivor_V_28_load = load i32 %trellis_survivor_V_28" [aesl_mux_load.64i33P0A.i6:57]   --->   Operation 219 'load' 'trellis_survivor_V_28_load' <Predicate = (empty_26 == 28)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 220 'br' 'br_ln128' <Predicate = (empty_26 == 28)> <Delay = 0.85>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%trellis_survivor_V_27_load = load i32 %trellis_survivor_V_27" [aesl_mux_load.64i33P0A.i6:55]   --->   Operation 221 'load' 'trellis_survivor_V_27_load' <Predicate = (empty_26 == 27)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 222 'br' 'br_ln128' <Predicate = (empty_26 == 27)> <Delay = 0.85>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%trellis_survivor_V_26_load = load i32 %trellis_survivor_V_26" [aesl_mux_load.64i33P0A.i6:53]   --->   Operation 223 'load' 'trellis_survivor_V_26_load' <Predicate = (empty_26 == 26)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 224 'br' 'br_ln128' <Predicate = (empty_26 == 26)> <Delay = 0.85>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%trellis_survivor_V_25_load = load i32 %trellis_survivor_V_25" [aesl_mux_load.64i33P0A.i6:51]   --->   Operation 225 'load' 'trellis_survivor_V_25_load' <Predicate = (empty_26 == 25)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 226 'br' 'br_ln128' <Predicate = (empty_26 == 25)> <Delay = 0.85>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%trellis_survivor_V_24_load = load i32 %trellis_survivor_V_24" [aesl_mux_load.64i33P0A.i6:49]   --->   Operation 227 'load' 'trellis_survivor_V_24_load' <Predicate = (empty_26 == 24)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 228 'br' 'br_ln128' <Predicate = (empty_26 == 24)> <Delay = 0.85>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%trellis_survivor_V_23_load = load i32 %trellis_survivor_V_23" [aesl_mux_load.64i33P0A.i6:47]   --->   Operation 229 'load' 'trellis_survivor_V_23_load' <Predicate = (empty_26 == 23)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 230 'br' 'br_ln128' <Predicate = (empty_26 == 23)> <Delay = 0.85>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%trellis_survivor_V_22_load = load i32 %trellis_survivor_V_22" [aesl_mux_load.64i33P0A.i6:45]   --->   Operation 231 'load' 'trellis_survivor_V_22_load' <Predicate = (empty_26 == 22)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 232 'br' 'br_ln128' <Predicate = (empty_26 == 22)> <Delay = 0.85>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%trellis_survivor_V_21_load = load i32 %trellis_survivor_V_21" [aesl_mux_load.64i33P0A.i6:43]   --->   Operation 233 'load' 'trellis_survivor_V_21_load' <Predicate = (empty_26 == 21)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 234 'br' 'br_ln128' <Predicate = (empty_26 == 21)> <Delay = 0.85>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%trellis_survivor_V_20_load = load i32 %trellis_survivor_V_20" [aesl_mux_load.64i33P0A.i6:41]   --->   Operation 235 'load' 'trellis_survivor_V_20_load' <Predicate = (empty_26 == 20)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 236 'br' 'br_ln128' <Predicate = (empty_26 == 20)> <Delay = 0.85>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%trellis_survivor_V_19_load = load i32 %trellis_survivor_V_19" [aesl_mux_load.64i33P0A.i6:39]   --->   Operation 237 'load' 'trellis_survivor_V_19_load' <Predicate = (empty_26 == 19)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 238 'br' 'br_ln128' <Predicate = (empty_26 == 19)> <Delay = 0.85>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%trellis_survivor_V_18_load = load i32 %trellis_survivor_V_18" [aesl_mux_load.64i33P0A.i6:37]   --->   Operation 239 'load' 'trellis_survivor_V_18_load' <Predicate = (empty_26 == 18)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 240 'br' 'br_ln128' <Predicate = (empty_26 == 18)> <Delay = 0.85>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%trellis_survivor_V_17_load = load i32 %trellis_survivor_V_17" [aesl_mux_load.64i33P0A.i6:35]   --->   Operation 241 'load' 'trellis_survivor_V_17_load' <Predicate = (empty_26 == 17)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 242 'br' 'br_ln128' <Predicate = (empty_26 == 17)> <Delay = 0.85>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%trellis_survivor_V_16_load = load i32 %trellis_survivor_V_16" [aesl_mux_load.64i33P0A.i6:33]   --->   Operation 243 'load' 'trellis_survivor_V_16_load' <Predicate = (empty_26 == 16)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 244 'br' 'br_ln128' <Predicate = (empty_26 == 16)> <Delay = 0.85>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%trellis_survivor_V_15_load = load i32 %trellis_survivor_V_15" [aesl_mux_load.64i33P0A.i6:31]   --->   Operation 245 'load' 'trellis_survivor_V_15_load' <Predicate = (empty_26 == 15)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 246 'br' 'br_ln128' <Predicate = (empty_26 == 15)> <Delay = 0.85>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%trellis_survivor_V_14_load = load i32 %trellis_survivor_V_14" [aesl_mux_load.64i33P0A.i6:29]   --->   Operation 247 'load' 'trellis_survivor_V_14_load' <Predicate = (empty_26 == 14)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 248 'br' 'br_ln128' <Predicate = (empty_26 == 14)> <Delay = 0.85>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%trellis_survivor_V_13_load = load i32 %trellis_survivor_V_13" [aesl_mux_load.64i33P0A.i6:27]   --->   Operation 249 'load' 'trellis_survivor_V_13_load' <Predicate = (empty_26 == 13)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 250 'br' 'br_ln128' <Predicate = (empty_26 == 13)> <Delay = 0.85>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%trellis_survivor_V_12_load = load i32 %trellis_survivor_V_12" [aesl_mux_load.64i33P0A.i6:25]   --->   Operation 251 'load' 'trellis_survivor_V_12_load' <Predicate = (empty_26 == 12)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 252 'br' 'br_ln128' <Predicate = (empty_26 == 12)> <Delay = 0.85>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%trellis_survivor_V_11_load = load i32 %trellis_survivor_V_11" [aesl_mux_load.64i33P0A.i6:23]   --->   Operation 253 'load' 'trellis_survivor_V_11_load' <Predicate = (empty_26 == 11)> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 254 'br' 'br_ln128' <Predicate = (empty_26 == 11)> <Delay = 0.85>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%trellis_survivor_V_10_load = load i32 %trellis_survivor_V_10" [aesl_mux_load.64i33P0A.i6:21]   --->   Operation 255 'load' 'trellis_survivor_V_10_load' <Predicate = (empty_26 == 10)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 256 'br' 'br_ln128' <Predicate = (empty_26 == 10)> <Delay = 0.85>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%trellis_survivor_V_9_load = load i32 %trellis_survivor_V_9" [aesl_mux_load.64i33P0A.i6:19]   --->   Operation 257 'load' 'trellis_survivor_V_9_load' <Predicate = (empty_26 == 9)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 258 'br' 'br_ln128' <Predicate = (empty_26 == 9)> <Delay = 0.85>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%trellis_survivor_V_8_load = load i32 %trellis_survivor_V_8" [aesl_mux_load.64i33P0A.i6:17]   --->   Operation 259 'load' 'trellis_survivor_V_8_load' <Predicate = (empty_26 == 8)> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 260 'br' 'br_ln128' <Predicate = (empty_26 == 8)> <Delay = 0.85>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%trellis_survivor_V_7_load = load i32 %trellis_survivor_V_7" [aesl_mux_load.64i33P0A.i6:15]   --->   Operation 261 'load' 'trellis_survivor_V_7_load' <Predicate = (empty_26 == 7)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 262 'br' 'br_ln128' <Predicate = (empty_26 == 7)> <Delay = 0.85>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%trellis_survivor_V_6_load = load i32 %trellis_survivor_V_6" [aesl_mux_load.64i33P0A.i6:13]   --->   Operation 263 'load' 'trellis_survivor_V_6_load' <Predicate = (empty_26 == 6)> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 264 'br' 'br_ln128' <Predicate = (empty_26 == 6)> <Delay = 0.85>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%trellis_survivor_V_5_load = load i32 %trellis_survivor_V_5" [aesl_mux_load.64i33P0A.i6:11]   --->   Operation 265 'load' 'trellis_survivor_V_5_load' <Predicate = (empty_26 == 5)> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 266 'br' 'br_ln128' <Predicate = (empty_26 == 5)> <Delay = 0.85>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%trellis_survivor_V_4_load = load i32 %trellis_survivor_V_4" [aesl_mux_load.64i33P0A.i6:9]   --->   Operation 267 'load' 'trellis_survivor_V_4_load' <Predicate = (empty_26 == 4)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 268 'br' 'br_ln128' <Predicate = (empty_26 == 4)> <Delay = 0.85>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%trellis_survivor_V_3_load = load i32 %trellis_survivor_V_3" [aesl_mux_load.64i33P0A.i6:7]   --->   Operation 269 'load' 'trellis_survivor_V_3_load' <Predicate = (empty_26 == 3)> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 270 'br' 'br_ln128' <Predicate = (empty_26 == 3)> <Delay = 0.85>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%trellis_survivor_V_2_load = load i32 %trellis_survivor_V_2" [aesl_mux_load.64i33P0A.i6:5]   --->   Operation 271 'load' 'trellis_survivor_V_2_load' <Predicate = (empty_26 == 2)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 272 'br' 'br_ln128' <Predicate = (empty_26 == 2)> <Delay = 0.85>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%trellis_survivor_V_1_load = load i32 %trellis_survivor_V_1" [aesl_mux_load.64i33P0A.i6:3]   --->   Operation 273 'load' 'trellis_survivor_V_1_load' <Predicate = (empty_26 == 1)> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 274 'br' 'br_ln128' <Predicate = (empty_26 == 1)> <Delay = 0.85>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%trellis_survivor_V_0_load = load i32 %trellis_survivor_V_0" [aesl_mux_load.64i33P0A.i6:1]   --->   Operation 275 'load' 'trellis_survivor_V_0_load' <Predicate = (empty_26 == 0)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 276 'br' 'br_ln128' <Predicate = (empty_26 == 0)> <Delay = 0.85>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%trellis_survivor_V_63_load = load i32 %trellis_survivor_V_63" [aesl_mux_load.64i33P0A.i6:127]   --->   Operation 277 'load' 'trellis_survivor_V_63_load' <Predicate = (empty_26 == 63)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.85ns)   --->   "%br_ln128 = br void %aesl_mux_load.64i33P0A.i6.exit" [aesl_mux_load.64i33P0A.i6:128]   --->   Operation 278 'br' 'br_ln128' <Predicate = (empty_26 == 63)> <Delay = 0.85>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i_i = phi i32 %trellis_survivor_V_0_load, void %case0.i.i, i32 %trellis_survivor_V_1_load, void %case1.i.i, i32 %trellis_survivor_V_2_load, void %case2.i.i, i32 %trellis_survivor_V_3_load, void %case3.i.i, i32 %trellis_survivor_V_4_load, void %case4.i.i, i32 %trellis_survivor_V_5_load, void %case5.i.i, i32 %trellis_survivor_V_6_load, void %case6.i.i, i32 %trellis_survivor_V_7_load, void %case7.i.i, i32 %trellis_survivor_V_8_load, void %case8.i.i, i32 %trellis_survivor_V_9_load, void %case9.i.i, i32 %trellis_survivor_V_10_load, void %case10.i.i, i32 %trellis_survivor_V_11_load, void %case11.i.i, i32 %trellis_survivor_V_12_load, void %case12.i.i, i32 %trellis_survivor_V_13_load, void %case13.i.i, i32 %trellis_survivor_V_14_load, void %case14.i.i, i32 %trellis_survivor_V_15_load, void %case15.i.i, i32 %trellis_survivor_V_16_load, void %case16.i.i, i32 %trellis_survivor_V_17_load, void %case17.i.i, i32 %trellis_survivor_V_18_load, void %case18.i.i, i32 %trellis_survivor_V_19_load, void %case19.i.i, i32 %trellis_survivor_V_20_load, void %case20.i.i, i32 %trellis_survivor_V_21_load, void %case21.i.i, i32 %trellis_survivor_V_22_load, void %case22.i.i, i32 %trellis_survivor_V_23_load, void %case23.i.i, i32 %trellis_survivor_V_24_load, void %case24.i.i, i32 %trellis_survivor_V_25_load, void %case25.i.i, i32 %trellis_survivor_V_26_load, void %case26.i.i, i32 %trellis_survivor_V_27_load, void %case27.i.i, i32 %trellis_survivor_V_28_load, void %case28.i.i, i32 %trellis_survivor_V_29_load, void %case29.i.i, i32 %trellis_survivor_V_30_load, void %case30.i.i, i32 %trellis_survivor_V_31_load, void %case31.i.i, i32 %trellis_survivor_V_32_load, void %case32.i.i, i32 %trellis_survivor_V_33_load, void %case33.i.i, i32 %trellis_survivor_V_34_load, void %case34.i.i, i32 %trellis_survivor_V_35_load, void %case35.i.i, i32 %trellis_survivor_V_36_load, void %case36.i.i, i32 %trellis_survivor_V_37_load, void %case37.i.i, i32 %trellis_survivor_V_38_load, void %case38.i.i, i32 %trellis_survivor_V_39_load, void %case39.i.i, i32 %trellis_survivor_V_40_load, void %case40.i.i, i32 %trellis_survivor_V_41_load, void %case41.i.i, i32 %trellis_survivor_V_42_load, void %case42.i.i, i32 %trellis_survivor_V_43_load, void %case43.i.i, i32 %trellis_survivor_V_44_load, void %case44.i.i, i32 %trellis_survivor_V_45_load, void %case45.i.i, i32 %trellis_survivor_V_46_load, void %case46.i.i, i32 %trellis_survivor_V_47_load, void %case47.i.i, i32 %trellis_survivor_V_48_load, void %case48.i.i, i32 %trellis_survivor_V_49_load, void %case49.i.i, i32 %trellis_survivor_V_50_load, void %case50.i.i, i32 %trellis_survivor_V_51_load, void %case51.i.i, i32 %trellis_survivor_V_52_load, void %case52.i.i, i32 %trellis_survivor_V_53_load, void %case53.i.i, i32 %trellis_survivor_V_54_load, void %case54.i.i, i32 %trellis_survivor_V_55_load, void %case55.i.i, i32 %trellis_survivor_V_56_load, void %case56.i.i, i32 %trellis_survivor_V_57_load, void %case57.i.i, i32 %trellis_survivor_V_58_load, void %case58.i.i, i32 %trellis_survivor_V_59_load, void %case59.i.i, i32 %trellis_survivor_V_60_load, void %case60.i.i, i32 %trellis_survivor_V_61_load, void %case61.i.i, i32 %trellis_survivor_V_62_load, void %case62.i.i, i32 %trellis_survivor_V_63_load, void %case63.i.i" [aesl_mux_load.64i33P0A.i6:1]   --->   Operation 279 'phi' 'UnifiedRetVal_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %UnifiedRetVal_i_i, i1 0"   --->   Operation 280 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln177, void, void" [ecc_decoder_src/src/decoder.cpp:177]   --->   Operation 281 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (1.23ns)   --->   "%store_ln178 = store i32 %up, i6 %temp_trellis_metric_addr_1" [ecc_decoder_src/src/decoder.cpp:178]   --->   Operation 282 'store' 'store_ln178' <Predicate = (!icmp_ln177)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 283 [1/1] (0.42ns)   --->   "%br_ln184 = br void" [ecc_decoder_src/src/decoder.cpp:184]   --->   Operation 283 'br' 'br_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.42>
ST_5 : Operation 284 [1/1] (1.23ns)   --->   "%store_ln185 = store i32 %down, i6 %temp_trellis_metric_addr_1" [ecc_decoder_src/src/decoder.cpp:185]   --->   Operation 284 'store' 'store_ln185' <Predicate = (icmp_ln177)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%or_ln223 = or i33 %r_V, i33 1"   --->   Operation 285 'or' 'or_ln223' <Predicate = (icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.42ns)   --->   "%br_ln0 = br void"   --->   Operation 286 'br' 'br_ln0' <Predicate = (icmp_ln177)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.27>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%storemerge14 = phi i33 %r_V, void, i33 %or_ln223, void"   --->   Operation 287 'phi' 'storemerge14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln186)   --->   "%cmp227_pn_in = phi i32 %up, void, i32 %down, void"   --->   Operation 288 'phi' 'cmp227_pn_in' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i33 %storemerge14" [ecc_decoder_src/src/decoder.cpp:186]   --->   Operation 289 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (0.99ns) (out node of the LUT)   --->   "%icmp_ln186 = icmp_sgt  i32 %cmp227_pn_in, i32 100000000" [ecc_decoder_src/src/decoder.cpp:186]   --->   Operation 290 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 291 [1/1] (0.28ns)   --->   "%normal_flag_1 = or i1 %icmp_ln186, i1 %normal_flag" [ecc_decoder_src/src/decoder.cpp:130]   --->   Operation 291 'or' 'normal_flag_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 292 [1/1] (1.23ns)   --->   "%store_ln188 = store i33 %storemerge14, i6 %temp_trellis_survivor_V_addr_1" [ecc_decoder_src/src/decoder.cpp:188]   --->   Operation 292 'store' 'store_ln188' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 64> <RAM>
ST_6 : Operation 293 [1/1] (0.84ns)   --->   "%switch_ln189 = switch i6 %empty_26, void %branch63, i6 0, void %branch0, i6 1, void %branch1, i6 2, void %branch2, i6 3, void %branch3, i6 4, void %branch4, i6 5, void %branch5, i6 6, void %branch6, i6 7, void %branch7, i6 8, void %branch8, i6 9, void %branch9, i6 10, void %branch10, i6 11, void %branch11, i6 12, void %branch12, i6 13, void %branch13, i6 14, void %branch14, i6 15, void %branch15, i6 16, void %branch16, i6 17, void %branch17, i6 18, void %branch18, i6 19, void %branch19, i6 20, void %branch20, i6 21, void %branch21, i6 22, void %branch22, i6 23, void %branch23, i6 24, void %branch24, i6 25, void %branch25, i6 26, void %branch26, i6 27, void %branch27, i6 28, void %branch28, i6 29, void %branch29, i6 30, void %branch30, i6 31, void %branch31, i6 32, void %branch32, i6 33, void %branch33, i6 34, void %branch34, i6 35, void %branch35, i6 36, void %branch36, i6 37, void %branch37, i6 38, void %branch38, i6 39, void %branch39, i6 40, void %branch40, i6 41, void %branch41, i6 42, void %branch42, i6 43, void %branch43, i6 44, void %branch44, i6 45, void %branch45, i6 46, void %branch46, i6 47, void %branch47, i6 48, void %branch48, i6 49, void %branch49, i6 50, void %branch50, i6 51, void %branch51, i6 52, void %branch52, i6 53, void %branch53, i6 54, void %branch54, i6 55, void %branch55, i6 56, void %branch56, i6 57, void %branch57, i6 58, void %branch58, i6 59, void %branch59, i6 60, void %branch60, i6 61, void %branch61, i6 62, void %branch62" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 293 'switch' 'switch_ln189' <Predicate = true> <Delay = 0.84>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_62" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 294 'store' 'store_ln189' <Predicate = (empty_26 == 62)> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 295 'br' 'br_ln189' <Predicate = (empty_26 == 62)> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_61" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 296 'store' 'store_ln189' <Predicate = (empty_26 == 61)> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 297 'br' 'br_ln189' <Predicate = (empty_26 == 61)> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_60" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 298 'store' 'store_ln189' <Predicate = (empty_26 == 60)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 299 'br' 'br_ln189' <Predicate = (empty_26 == 60)> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_59" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 300 'store' 'store_ln189' <Predicate = (empty_26 == 59)> <Delay = 0.00>
ST_6 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 301 'br' 'br_ln189' <Predicate = (empty_26 == 59)> <Delay = 0.00>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_58" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 302 'store' 'store_ln189' <Predicate = (empty_26 == 58)> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 303 'br' 'br_ln189' <Predicate = (empty_26 == 58)> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_57" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 304 'store' 'store_ln189' <Predicate = (empty_26 == 57)> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 305 'br' 'br_ln189' <Predicate = (empty_26 == 57)> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_56" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 306 'store' 'store_ln189' <Predicate = (empty_26 == 56)> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 307 'br' 'br_ln189' <Predicate = (empty_26 == 56)> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_55" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 308 'store' 'store_ln189' <Predicate = (empty_26 == 55)> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 309 'br' 'br_ln189' <Predicate = (empty_26 == 55)> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_54" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 310 'store' 'store_ln189' <Predicate = (empty_26 == 54)> <Delay = 0.00>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 311 'br' 'br_ln189' <Predicate = (empty_26 == 54)> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_53" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 312 'store' 'store_ln189' <Predicate = (empty_26 == 53)> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 313 'br' 'br_ln189' <Predicate = (empty_26 == 53)> <Delay = 0.00>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_52" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 314 'store' 'store_ln189' <Predicate = (empty_26 == 52)> <Delay = 0.00>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 315 'br' 'br_ln189' <Predicate = (empty_26 == 52)> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_51" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 316 'store' 'store_ln189' <Predicate = (empty_26 == 51)> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 317 'br' 'br_ln189' <Predicate = (empty_26 == 51)> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_50" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 318 'store' 'store_ln189' <Predicate = (empty_26 == 50)> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 319 'br' 'br_ln189' <Predicate = (empty_26 == 50)> <Delay = 0.00>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_49" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 320 'store' 'store_ln189' <Predicate = (empty_26 == 49)> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 321 'br' 'br_ln189' <Predicate = (empty_26 == 49)> <Delay = 0.00>
ST_6 : Operation 322 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_48" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 322 'store' 'store_ln189' <Predicate = (empty_26 == 48)> <Delay = 0.00>
ST_6 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 323 'br' 'br_ln189' <Predicate = (empty_26 == 48)> <Delay = 0.00>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_47" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 324 'store' 'store_ln189' <Predicate = (empty_26 == 47)> <Delay = 0.00>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 325 'br' 'br_ln189' <Predicate = (empty_26 == 47)> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_46" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 326 'store' 'store_ln189' <Predicate = (empty_26 == 46)> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 327 'br' 'br_ln189' <Predicate = (empty_26 == 46)> <Delay = 0.00>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_45" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 328 'store' 'store_ln189' <Predicate = (empty_26 == 45)> <Delay = 0.00>
ST_6 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 329 'br' 'br_ln189' <Predicate = (empty_26 == 45)> <Delay = 0.00>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_44" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 330 'store' 'store_ln189' <Predicate = (empty_26 == 44)> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 331 'br' 'br_ln189' <Predicate = (empty_26 == 44)> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_43" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 332 'store' 'store_ln189' <Predicate = (empty_26 == 43)> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 333 'br' 'br_ln189' <Predicate = (empty_26 == 43)> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_42" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 334 'store' 'store_ln189' <Predicate = (empty_26 == 42)> <Delay = 0.00>
ST_6 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 335 'br' 'br_ln189' <Predicate = (empty_26 == 42)> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_41" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 336 'store' 'store_ln189' <Predicate = (empty_26 == 41)> <Delay = 0.00>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 337 'br' 'br_ln189' <Predicate = (empty_26 == 41)> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_40" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 338 'store' 'store_ln189' <Predicate = (empty_26 == 40)> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 339 'br' 'br_ln189' <Predicate = (empty_26 == 40)> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_39" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 340 'store' 'store_ln189' <Predicate = (empty_26 == 39)> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 341 'br' 'br_ln189' <Predicate = (empty_26 == 39)> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_38" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 342 'store' 'store_ln189' <Predicate = (empty_26 == 38)> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 343 'br' 'br_ln189' <Predicate = (empty_26 == 38)> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_37" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 344 'store' 'store_ln189' <Predicate = (empty_26 == 37)> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 345 'br' 'br_ln189' <Predicate = (empty_26 == 37)> <Delay = 0.00>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_36" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 346 'store' 'store_ln189' <Predicate = (empty_26 == 36)> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 347 'br' 'br_ln189' <Predicate = (empty_26 == 36)> <Delay = 0.00>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_35" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 348 'store' 'store_ln189' <Predicate = (empty_26 == 35)> <Delay = 0.00>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 349 'br' 'br_ln189' <Predicate = (empty_26 == 35)> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_34" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 350 'store' 'store_ln189' <Predicate = (empty_26 == 34)> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 351 'br' 'br_ln189' <Predicate = (empty_26 == 34)> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_33" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 352 'store' 'store_ln189' <Predicate = (empty_26 == 33)> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 353 'br' 'br_ln189' <Predicate = (empty_26 == 33)> <Delay = 0.00>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_32" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 354 'store' 'store_ln189' <Predicate = (empty_26 == 32)> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 355 'br' 'br_ln189' <Predicate = (empty_26 == 32)> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_31" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 356 'store' 'store_ln189' <Predicate = (empty_26 == 31)> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 357 'br' 'br_ln189' <Predicate = (empty_26 == 31)> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_30" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 358 'store' 'store_ln189' <Predicate = (empty_26 == 30)> <Delay = 0.00>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 359 'br' 'br_ln189' <Predicate = (empty_26 == 30)> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_29" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 360 'store' 'store_ln189' <Predicate = (empty_26 == 29)> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 361 'br' 'br_ln189' <Predicate = (empty_26 == 29)> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_28" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 362 'store' 'store_ln189' <Predicate = (empty_26 == 28)> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 363 'br' 'br_ln189' <Predicate = (empty_26 == 28)> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_27" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 364 'store' 'store_ln189' <Predicate = (empty_26 == 27)> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 365 'br' 'br_ln189' <Predicate = (empty_26 == 27)> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_26" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 366 'store' 'store_ln189' <Predicate = (empty_26 == 26)> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 367 'br' 'br_ln189' <Predicate = (empty_26 == 26)> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_25" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 368 'store' 'store_ln189' <Predicate = (empty_26 == 25)> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 369 'br' 'br_ln189' <Predicate = (empty_26 == 25)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_24" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 370 'store' 'store_ln189' <Predicate = (empty_26 == 24)> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 371 'br' 'br_ln189' <Predicate = (empty_26 == 24)> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_23" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 372 'store' 'store_ln189' <Predicate = (empty_26 == 23)> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 373 'br' 'br_ln189' <Predicate = (empty_26 == 23)> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_22" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 374 'store' 'store_ln189' <Predicate = (empty_26 == 22)> <Delay = 0.00>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 375 'br' 'br_ln189' <Predicate = (empty_26 == 22)> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_21" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 376 'store' 'store_ln189' <Predicate = (empty_26 == 21)> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 377 'br' 'br_ln189' <Predicate = (empty_26 == 21)> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_20" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 378 'store' 'store_ln189' <Predicate = (empty_26 == 20)> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 379 'br' 'br_ln189' <Predicate = (empty_26 == 20)> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_19" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 380 'store' 'store_ln189' <Predicate = (empty_26 == 19)> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 381 'br' 'br_ln189' <Predicate = (empty_26 == 19)> <Delay = 0.00>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_18" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 382 'store' 'store_ln189' <Predicate = (empty_26 == 18)> <Delay = 0.00>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 383 'br' 'br_ln189' <Predicate = (empty_26 == 18)> <Delay = 0.00>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_17" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 384 'store' 'store_ln189' <Predicate = (empty_26 == 17)> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 385 'br' 'br_ln189' <Predicate = (empty_26 == 17)> <Delay = 0.00>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_16" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 386 'store' 'store_ln189' <Predicate = (empty_26 == 16)> <Delay = 0.00>
ST_6 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 387 'br' 'br_ln189' <Predicate = (empty_26 == 16)> <Delay = 0.00>
ST_6 : Operation 388 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_15" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 388 'store' 'store_ln189' <Predicate = (empty_26 == 15)> <Delay = 0.00>
ST_6 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 389 'br' 'br_ln189' <Predicate = (empty_26 == 15)> <Delay = 0.00>
ST_6 : Operation 390 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_14" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 390 'store' 'store_ln189' <Predicate = (empty_26 == 14)> <Delay = 0.00>
ST_6 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 391 'br' 'br_ln189' <Predicate = (empty_26 == 14)> <Delay = 0.00>
ST_6 : Operation 392 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_13" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 392 'store' 'store_ln189' <Predicate = (empty_26 == 13)> <Delay = 0.00>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 393 'br' 'br_ln189' <Predicate = (empty_26 == 13)> <Delay = 0.00>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_12" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 394 'store' 'store_ln189' <Predicate = (empty_26 == 12)> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 395 'br' 'br_ln189' <Predicate = (empty_26 == 12)> <Delay = 0.00>
ST_6 : Operation 396 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_11" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 396 'store' 'store_ln189' <Predicate = (empty_26 == 11)> <Delay = 0.00>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 397 'br' 'br_ln189' <Predicate = (empty_26 == 11)> <Delay = 0.00>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_10" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 398 'store' 'store_ln189' <Predicate = (empty_26 == 10)> <Delay = 0.00>
ST_6 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 399 'br' 'br_ln189' <Predicate = (empty_26 == 10)> <Delay = 0.00>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_9" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 400 'store' 'store_ln189' <Predicate = (empty_26 == 9)> <Delay = 0.00>
ST_6 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 401 'br' 'br_ln189' <Predicate = (empty_26 == 9)> <Delay = 0.00>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_8" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 402 'store' 'store_ln189' <Predicate = (empty_26 == 8)> <Delay = 0.00>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 403 'br' 'br_ln189' <Predicate = (empty_26 == 8)> <Delay = 0.00>
ST_6 : Operation 404 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_7" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 404 'store' 'store_ln189' <Predicate = (empty_26 == 7)> <Delay = 0.00>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 405 'br' 'br_ln189' <Predicate = (empty_26 == 7)> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_6" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 406 'store' 'store_ln189' <Predicate = (empty_26 == 6)> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 407 'br' 'br_ln189' <Predicate = (empty_26 == 6)> <Delay = 0.00>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_5" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 408 'store' 'store_ln189' <Predicate = (empty_26 == 5)> <Delay = 0.00>
ST_6 : Operation 409 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 409 'br' 'br_ln189' <Predicate = (empty_26 == 5)> <Delay = 0.00>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_4" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 410 'store' 'store_ln189' <Predicate = (empty_26 == 4)> <Delay = 0.00>
ST_6 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 411 'br' 'br_ln189' <Predicate = (empty_26 == 4)> <Delay = 0.00>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_3" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 412 'store' 'store_ln189' <Predicate = (empty_26 == 3)> <Delay = 0.00>
ST_6 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 413 'br' 'br_ln189' <Predicate = (empty_26 == 3)> <Delay = 0.00>
ST_6 : Operation 414 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_2" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 414 'store' 'store_ln189' <Predicate = (empty_26 == 2)> <Delay = 0.00>
ST_6 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 415 'br' 'br_ln189' <Predicate = (empty_26 == 2)> <Delay = 0.00>
ST_6 : Operation 416 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_1" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 416 'store' 'store_ln189' <Predicate = (empty_26 == 1)> <Delay = 0.00>
ST_6 : Operation 417 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 417 'br' 'br_ln189' <Predicate = (empty_26 == 1)> <Delay = 0.00>
ST_6 : Operation 418 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_0" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 418 'store' 'store_ln189' <Predicate = (empty_26 == 0)> <Delay = 0.00>
ST_6 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 419 'br' 'br_ln189' <Predicate = (empty_26 == 0)> <Delay = 0.00>
ST_6 : Operation 420 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %trunc_ln186, i32 %trellis_survivor_V_63" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 420 'store' 'store_ln189' <Predicate = (empty_26 == 63)> <Delay = 0.00>
ST_6 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln189 = br void" [ecc_decoder_src/src/decoder.cpp:189]   --->   Operation 421 'br' 'br_ln189' <Predicate = (empty_26 == 63)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.42>
ST_7 : Operation 422 [1/1] (0.42ns)   --->   "%store_ln166 = store i7 %add_ln166, i7 %i_1" [ecc_decoder_src/src/decoder.cpp:166]   --->   Operation 422 'store' 'store_ln166' <Predicate = true> <Delay = 0.42>
ST_7 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln166 = br void" [ecc_decoder_src/src/decoder.cpp:166]   --->   Operation 423 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 1.23>
ST_8 : Operation 424 [1/2] (1.23ns)   --->   "%best_metric = load i6 %temp_trellis_metric_addr" [ecc_decoder_src/src/decoder.cpp:192]   --->   Operation 424 'load' 'best_metric' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 9 <SV = 4> <Delay = 0.42>
ST_9 : Operation 425 [2/2] (0.42ns)   --->   "%call_ln192 = call void @decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_198_3, i32 %best_metric, i32 %temp_trellis_metric, i32 %best_branch_loc" [ecc_decoder_src/src/decoder.cpp:192]   --->   Operation 425 'call' 'call_ln192' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 0.81>
ST_10 : Operation 426 [1/2] (0.81ns)   --->   "%call_ln192 = call void @decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_198_3, i32 %best_metric, i32 %temp_trellis_metric, i32 %best_branch_loc" [ecc_decoder_src/src/decoder.cpp:192]   --->   Operation 426 'call' 'call_ln192' <Predicate = true> <Delay = 0.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 427 [1/1] (0.00ns)   --->   "%best_branch_loc_load = load i32 %best_branch_loc"   --->   Operation 427 'load' 'best_branch_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %normal_flag, void %.preheader.preheader, void %.preheader15.preheader" [ecc_decoder_src/src/decoder.cpp:215]   --->   Operation 428 'br' 'br_ln215' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 429 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_221_5, i32 %temp_trellis_metric, i32 %trellis_metric"   --->   Operation 429 'call' 'call_ln0' <Predicate = (!normal_flag)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 430 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_216_4, i32 %temp_trellis_metric, i32 %trellis_metric"   --->   Operation 430 'call' 'call_ln0' <Predicate = (normal_flag)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 431 [1/2] (0.00ns)   --->   "%call_ln0 = call void @decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_221_5, i32 %temp_trellis_metric, i32 %trellis_metric"   --->   Operation 431 'call' 'call_ln0' <Predicate = (!normal_flag)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 432 'br' 'br_ln0' <Predicate = (!normal_flag)> <Delay = 0.00>
ST_12 : Operation 433 [1/2] (0.00ns)   --->   "%call_ln0 = call void @decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_216_4, i32 %temp_trellis_metric, i32 %trellis_metric"   --->   Operation 433 'call' 'call_ln0' <Predicate = (normal_flag)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 434 'br' 'br_ln0' <Predicate = (normal_flag)> <Delay = 0.00>
ST_12 : Operation 435 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i32 %best_branch_loc_load"   --->   Operation 435 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('temp_trellis_survivor_V_addr') [78]  (0 ns)
	'store' operation ('store_ln315') of constant 0 on array 'temp_trellis_survivor_V' [79]  (1.24 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'y0300' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [152]  (1.84 ns)
	blocking operation 0.817 ns on control path)

 <State 3>: 3.57ns
The critical path consists of the following:
	'load' operation ('i') on local variable 'i' [158]  (0 ns)
	'sub' operation ('sub_ln168', ecc_decoder_src/src/decoder.cpp:168) [187]  (0.781 ns)
	'sub' operation ('sub_ln168_1', ecc_decoder_src/src/decoder.cpp:168) [189]  (0.781 ns)
	'select' operation ('select_ln168', ecc_decoder_src/src/decoder.cpp:168) [191]  (0.384 ns)
	'xor' operation ('xor_ln170_2', ecc_decoder_src/src/decoder.cpp:170) [192]  (0 ns)
	'select' operation ('p_pn_v', ecc_decoder_src/src/decoder.cpp:170) [196]  (0.384 ns)
	'getelementptr' operation ('trellis_metric_addr_1', ecc_decoder_src/src/decoder.cpp:170) [198]  (0 ns)
	'load' operation ('trellis_metric_load', ecc_decoder_src/src/decoder.cpp:170) on array 'trellis_metric' [199]  (1.24 ns)

 <State 4>: 3.24ns
The critical path consists of the following:
	'load' operation ('trellis_metric_load', ecc_decoder_src/src/decoder.cpp:170) on array 'trellis_metric' [199]  (1.24 ns)
	'add' operation ('down', ecc_decoder_src/src/decoder.cpp:126) [209]  (1.02 ns)
	'icmp' operation ('icmp_ln177', ecc_decoder_src/src/decoder.cpp:177) [210]  (0.991 ns)

 <State 5>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln185', ecc_decoder_src/src/decoder.cpp:185) of variable 'down', ecc_decoder_src/src/decoder.cpp:126 on array 'temp_trellis_metric', ecc_decoder_src/src/decoder.cpp:119 [414]  (1.24 ns)

 <State 6>: 1.28ns
The critical path consists of the following:
	'phi' operation ('up') with incoming values : ('up', ecc_decoder_src/src/decoder.cpp:126) ('down', ecc_decoder_src/src/decoder.cpp:126) [419]  (0 ns)
	'icmp' operation ('icmp_ln186', ecc_decoder_src/src/decoder.cpp:186) [421]  (0.991 ns)
	'or' operation ('normal_flag', ecc_decoder_src/src/decoder.cpp:130) [422]  (0.287 ns)

 <State 7>: 0.427ns
The critical path consists of the following:
	'store' operation ('store_ln166', ecc_decoder_src/src/decoder.cpp:166) of variable 'add_ln166', ecc_decoder_src/src/decoder.cpp:166 on local variable 'i' [618]  (0.427 ns)

 <State 8>: 1.24ns
The critical path consists of the following:
	'load' operation ('best_metric', ecc_decoder_src/src/decoder.cpp:192) on array 'temp_trellis_metric', ecc_decoder_src/src/decoder.cpp:119 [622]  (1.24 ns)

 <State 9>: 0.427ns
The critical path consists of the following:
	'call' operation ('call_ln192', ecc_decoder_src/src/decoder.cpp:192) to 'decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_198_3' [623]  (0.427 ns)

 <State 10>: 0.817ns
The critical path consists of the following:
	'call' operation ('call_ln192', ecc_decoder_src/src/decoder.cpp:192) to 'decoder_bit_Block_.split148_proc3_Pipeline_VITIS_LOOP_198_3' [623]  (0.817 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
