#ifndef verde____GPU_FEATURES_H__
#define verde____GPU_FEATURES_H__
#define verde__GPU__BIF__VC_PRESENT 0
#define verde__GPU__BIF__VC_PRESENT__0 1
#define verde__GPU__BIF__PCIEGEN2_MCB_DEPTH 96
#define verde__GPU__BIF__PCIEGEN2_MCB_DEPTH__96 1
#define verde__GPU__BIF__CLKBUF_PRESENT 1
#define verde__GPU__BIF__CLKBUF_PRESENT__1 1
#define verde__GPU__XSP__PRESENT 0
#define verde__GPU__XSP__PRESENT__0 1
#define verde__GPU__CHIP__DFS 1
#define verde__GPU__CHIP__DFS__1 1
#define verde__GPU__CHIP__TECH tsmc28hp
#define verde__GPU__CHIP__TECH__TSMC28HP 1
#define verde__GPU__CHIP__TECHVER 0.0.1e
#define verde__GPU__CHIP__TECHVER__0_0_1E 1
#define verde__TOOLS__GUTS__TECHNM tsmc28hp
#define verde__TOOLS__GUTS__TECHNM__TSMC28HP 1
#define verde__TOOLS__GUTS__MEMVENDOR Virage
#define verde__TOOLS__GUTS__MEMVENDOR__VIRAGE 1
#define verde__TOOLS__GUTS__MEMTECH 28nm
#define verde__TOOLS__GUTS__MEMTECH__28NM 1
#define verde__TOOLS__GUTS__LARRVENDOR AMD
#define verde__TOOLS__GUTS__LARRVENDOR__AMD 1
#define verde__TOOLS__GUTS__LARRTYPE default
#define verde__TOOLS__GUTS__LARRTYPE__DEFAULT 1
#define verde__TOOLS__GUTS__LARRVER 0_1
#define verde__TOOLS__GUTS__LARRVER__0_1 1
#define verde__TOOLS__GUTS__MEMFABTECH TSMC28
#define verde__TOOLS__GUTS__MEMFABTECH__TSMC28 1
#define verde__TOOLS__GUTS__MEMVER 0_1
#define verde__TOOLS__GUTS__MEMVER__0_1 1
#define verde__TOOLS__GUTS__MEMTYPE slow
#define verde__TOOLS__GUTS__MEMTYPE__SLOW 1
#define verde__GPU__CHIP__MEMTECH 28nm
#define verde__GPU__CHIP__MEMTECH__28NM 1
#define verde__GPU__CHIP__MEMVIEWVER 0_5
#define verde__GPU__CHIP__MEMVIEWVER__0_5 1
#define verde__GPU__CHIP__MEM virage
#define verde__GPU__CHIP__MEM__VIRAGE 1
#define verde__GPU__CHIP__MEMVENDOR Virage
#define verde__GPU__CHIP__MEMVENDOR__VIRAGE 1
#define verde__GPU__CHIP__SRAM_MEMFABTECH TSMC28
#define verde__GPU__CHIP__SRAM_MEMFABTECH__TSMC28 1
#define verde__GPU__CHIP__SRAM_TIMING slow
#define verde__GPU__CHIP__SRAM_TIMING__SLOW 1
#define verde__GPU__CHIP__SRAM_MEMVER 0_5_1
#define verde__GPU__CHIP__SRAM_MEMVER__0_5_1 1
#define verde__GPU__CHIP__LARRVENDOR AMD
#define verde__GPU__CHIP__LARRVENDOR__AMD 1
#define verde__GPU__CHIP__LARR_MEMFABTECH TSMC28
#define verde__GPU__CHIP__LARR_MEMFABTECH__TSMC28 1
#define verde__GPU__CHIP__LARR_TIMING default
#define verde__GPU__CHIP__LARR_TIMING__DEFAULT 1
#define verde__GPU__CHIP__LARR_MEMVER 0_3
#define verde__GPU__CHIP__LARR_MEMVER__0_3 1
#define verde__GPU__CHIP__TILES_PRESENT 0
#define verde__GPU__CHIP__TILES_PRESENT__0 1
#define verde__GPU__CHIP__SMSGCOUNT 4
#define verde__GPU__CHIP__SMSGCOUNT__4 1
#define verde__GPU__CHIP__SMSG_0_PRESENT 1
#define verde__GPU__CHIP__SMSG_0_PRESENT__1 1
#define verde__GPU__CHIP__SMSG_1_PRESENT 1
#define verde__GPU__CHIP__SMSG_1_PRESENT__1 1
#define verde__GPU__CHIP__SMSG_2_PRESENT 1
#define verde__GPU__CHIP__SMSG_2_PRESENT__1 1
#define verde__GPU__CHIP__SMSG_3_PRESENT 1
#define verde__GPU__CHIP__SMSG_3_PRESENT__1 1
#define verde__GPU__CHIP__XCLK_MHZ 25
#define verde__GPU__CHIP__XCLK_MHZ__25 1
#define verde__GPU__CHIP__POWERGATE 0
#define verde__GPU__CHIP__POWERGATE__0 1
#define verde__GPU__LBIST__PRESENT 0
#define verde__GPU__LBIST__PRESENT__0 1
#define verde__GPU__THM__TMON1_PRESENT 1
#define verde__GPU__THM__TMON1_PRESENT__1 1
#define verde__GPU__THM__TMON2_PRESENT 1
#define verde__GPU__THM__TMON2_PRESENT__1 1
#define verde__GPU__THM__TMON3_PRESENT 1
#define verde__GPU__THM__TMON3_PRESENT__1 1
#define verde__GPU__TMON0__LEFT_NUM_RDI 4
#define verde__GPU__TMON0__LEFT_NUM_RDI__4 1
#define verde__GPU__TMON0__RIGHT_NUM_RDI 4
#define verde__GPU__TMON0__RIGHT_NUM_RDI__4 1
#define verde__GPU__TMON1__LEFT_NUM_RDI 4
#define verde__GPU__TMON1__LEFT_NUM_RDI__4 1
#define verde__GPU__TMON1__RIGHT_NUM_RDI 4
#define verde__GPU__TMON1__RIGHT_NUM_RDI__4 1
#define verde__GPU__TMON2__LEFT_NUM_RDI 4
#define verde__GPU__TMON2__LEFT_NUM_RDI__4 1
#define verde__GPU__TMON2__RIGHT_NUM_RDI 4
#define verde__GPU__TMON2__RIGHT_NUM_RDI__4 1
#define verde__GPU__TMON3__LEFT_NUM_RDI 4
#define verde__GPU__TMON3__LEFT_NUM_RDI__4 1
#define verde__GPU__TMON3__RIGHT_NUM_RDI 4
#define verde__GPU__TMON3__RIGHT_NUM_RDI__4 1
#define verde__GPU__CHIP__MEM_POWER_CTRL 17
#define verde__GPU__CHIP__MEM_POWER_CTRL__17 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_LS 0
#define verde__GPU__CHIP__MEM_POWER_CTRL_LS__0 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_DS_D 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_DS_D__1 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_DS_M 2
#define verde__GPU__CHIP__MEM_POWER_CTRL_DS_M__2 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_SD_D 3
#define verde__GPU__CHIP__MEM_POWER_CTRL_SD_D__3 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_SD_M 4
#define verde__GPU__CHIP__MEM_POWER_CTRL_SD_M__4 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_DS 5
#define verde__GPU__CHIP__MEM_POWER_CTRL_DS__5 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_SD 6
#define verde__GPU__CHIP__MEM_POWER_CTRL_SD__6 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_FISO 7
#define verde__GPU__CHIP__MEM_POWER_CTRL_FISO__7 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_V_RM_START 8
#define verde__GPU__CHIP__MEM_POWER_CTRL_V_RM_START__8 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_V_RM_END 16
#define verde__GPU__CHIP__MEM_POWER_CTRL_V_RM_END__16 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_A_RM_START 8
#define verde__GPU__CHIP__MEM_POWER_CTRL_A_RM_START__8 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_A_RM_END 30
#define verde__GPU__CHIP__MEM_POWER_CTRL_A_RM_END__30 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_V_RM_RF_RME 8
#define verde__GPU__CHIP__MEM_POWER_CTRL_V_RM_RF_RME__8 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_V_RM_RF_RM_START 9
#define verde__GPU__CHIP__MEM_POWER_CTRL_V_RM_RF_RM_START__9 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_V_RM_RF_RM_END 10
#define verde__GPU__CHIP__MEM_POWER_CTRL_V_RM_RF_RM_END__10 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_V_RM_PDP_RME 11
#define verde__GPU__CHIP__MEM_POWER_CTRL_V_RM_PDP_RME__11 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_V_RM_PDP_RM_START 12
#define verde__GPU__CHIP__MEM_POWER_CTRL_V_RM_PDP_RM_START__12 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_V_RM_PDP_RM_END 13
#define verde__GPU__CHIP__MEM_POWER_CTRL_V_RM_PDP_RM_END__13 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_V_RM_HD_RME 14
#define verde__GPU__CHIP__MEM_POWER_CTRL_V_RM_HD_RME__14 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_V_RM_HD_RM_START 15
#define verde__GPU__CHIP__MEM_POWER_CTRL_V_RM_HD_RM_START__15 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_V_RM_HD_RM_END 16
#define verde__GPU__CHIP__MEM_POWER_CTRL_V_RM_HD_RM_END__16 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_A_RM_RF_RME 8
#define verde__GPU__CHIP__MEM_POWER_CTRL_A_RM_RF_RME__8 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_A_RM_RF_RM_START 9
#define verde__GPU__CHIP__MEM_POWER_CTRL_A_RM_RF_RM_START__9 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_A_RM_RF_RM_END 17
#define verde__GPU__CHIP__MEM_POWER_CTRL_A_RM_RF_RM_END__17 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_A_RM_PDP_RME 18
#define verde__GPU__CHIP__MEM_POWER_CTRL_A_RM_PDP_RME__18 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_A_RM_PDP_RM_START 19
#define verde__GPU__CHIP__MEM_POWER_CTRL_A_RM_PDP_RM_START__19 1
#define verde__GPU__CHIP__MEM_POWER_CTRL_A_RM_PDP_RM_END 30
#define verde__GPU__CHIP__MEM_POWER_CTRL_A_RM_PDP_RM_END__30 1
#define verde__GPU__TSS__NUM_TILES 5
#define verde__GPU__TSS__NUM_TILES__5 1
#define verde__GPU__TSS__TSS0_TILE 1
#define verde__GPU__TSS__TSS0_TILE__1 1
#define verde__GPU__TSS__TSS1_TILE 1
#define verde__GPU__TSS__TSS1_TILE__1 1
#define verde__GPU__TSS__TSS2_TILE 1
#define verde__GPU__TSS__TSS2_TILE__1 1
#define verde__GPU__TSS__TSS3_TILE 1
#define verde__GPU__TSS__TSS3_TILE__1 1
#define verde__GPU__TSS__TSS4_TILE 1
#define verde__GPU__TSS__TSS4_TILE__1 1
#define verde__GPU__TSS__TSS4_AS_ADC 1
#define verde__GPU__TSS__TSS4_AS_ADC__1 1
#define verde__GPU__RCU__PROGRAMMABLE_RMBITS 1
#define verde__GPU__RCU__PROGRAMMABLE_RMBITS__1 1
#define verde__GPU__CGTT_TILE__PDLY 1
#define verde__GPU__CGTT_TILE__PDLY__1 1
#define verde__GPU__PDLY_TILE__PDLY 1
#define verde__GPU__PDLY_TILE__PDLY__1 1
#define verde__GPU__PDLY_TILE__CLKGATE 0
#define verde__GPU__PDLY_TILE__CLKGATE__0 1
#define verde__GPU__CG__SMC_SCRATCH_REGS 1
#define verde__GPU__CG__SMC_SCRATCH_REGS__1 1
#define verde__GPU__CG__CG_DLL_PDNB 1
#define verde__GPU__CG__CG_DLL_PDNB__1 1
#define verde__GPU__SMU__USE_HW_VBI 1
#define verde__GPU__SMU__USE_HW_VBI__1 1
#define verde__GPU__SMU__NUM_CAC_MGR_4 1
#define verde__GPU__SMU__NUM_CAC_MGR_4__1 1
#define verde__GPU__PDMA__PRESENT 0
#define verde__GPU__PDMA__PRESENT__0 1
#define verde__GPU__DRMDMA__DUAL_DRMDMA_PRESENT 1
#define verde__GPU__DRMDMA__DUAL_DRMDMA_PRESENT__1 1
#define verde__GPU__DRM__BGAES_OFF 1
#define verde__GPU__DRM__BGAES_OFF__1 1
#define verde__GPU__DLB__SLEW 1
#define verde__GPU__DLB__SLEW__1 1
#define verde__GPU__ROM__EXT_CS_EN 1
#define verde__GPU__ROM__EXT_CS_EN__1 1
#define verde__GPU__CPL__GPIO_23_PRESENT 0
#define verde__GPU__CPL__GPIO_23_PRESENT__0 1
#define verde__GPU__CPL__GPIO_24_PRESENT 0
#define verde__GPU__CPL__GPIO_24_PRESENT__0 1
#define verde__GPU__CPL__GPIO_25_PRESENT 0
#define verde__GPU__CPL__GPIO_25_PRESENT__0 1
#define verde__GPU__CPL__GPIO_26_PRESENT 0
#define verde__GPU__CPL__GPIO_26_PRESENT__0 1
#define verde__GPU__CPL__GPIO_27_PRESENT 0
#define verde__GPU__CPL__GPIO_27_PRESENT__0 1
#define verde__GPU__CPL__MLPS_0_PRESENT 1
#define verde__GPU__CPL__MLPS_0_PRESENT__1 1
#define verde__GPU__CPL__MLPS_1_PRESENT 1
#define verde__GPU__CPL__MLPS_1_PRESENT__1 1
#define verde__GPU__CPL__MLPS_2_PRESENT 1
#define verde__GPU__CPL__MLPS_2_PRESENT__1 1
#define verde__GPU__CPL__MLPS_3_PRESENT 1
#define verde__GPU__CPL__MLPS_3_PRESENT__1 1
#define verde__GPU__CPL__SX_0_PRESENT 1
#define verde__GPU__CPL__SX_0_PRESENT__1 1
#define verde__GPU__SMC__TAP_FED_PRESENT 1
#define verde__GPU__SMC__TAP_FED_PRESENT__1 1
#define verde__GPU__CPL__PG_CODE_ENABLE 1
#define verde__GPU__CPL__PG_CODE_ENABLE__1 1
#define verde__GPU__CPL__PG_CODE_GPG 1
#define verde__GPU__CPL__PG_CODE_GPG__1 1
#define verde__GPU__AVP__MC_IF 1
#define verde__GPU__AVP__MC_IF__1 1
#define verde__GPU__AVP__UVD_RLC_CMC_IF 1
#define verde__GPU__AVP__UVD_RLC_CMC_IF__1 1
#define verde__GPU__DC__TMDS_LINK tmds_link_dual
#define verde__GPU__DC__TMDS_LINK__TMDS_LINK_DUAL 1
#define verde__GPU__DC__NUM_DDC_PAIRS 6
#define verde__GPU__DC__NUM_DDC_PAIRS__6 1
#define verde__GPU__DC__NUM_DDC_PAIRS__0_PRESENT 1
#define verde__GPU__DC__NUM_DDC_PAIRS__1_PRESENT 1
#define verde__GPU__DC__NUM_DDC_PAIRS__2_PRESENT 1
#define verde__GPU__DC__NUM_DDC_PAIRS__3_PRESENT 1
#define verde__GPU__DC__NUM_DDC_PAIRS__4_PRESENT 1
#define verde__GPU__DC__NUM_DDC_PAIRS__5_PRESENT 1
#define verde__GPU__DC__NUM_HPD 6
#define verde__GPU__DC__NUM_HPD__6 1
#define verde__GPU__DC__NUM_HPD__0_PRESENT 1
#define verde__GPU__DC__NUM_HPD__1_PRESENT 1
#define verde__GPU__DC__NUM_HPD__2_PRESENT 1
#define verde__GPU__DC__NUM_HPD__3_PRESENT 1
#define verde__GPU__DC__NUM_HPD__4_PRESENT 1
#define verde__GPU__DC__NUM_HPD__5_PRESENT 1
#define verde__GPU__DC__NUM_PIPE_PAIRS 3
#define verde__GPU__DC__NUM_PIPE_PAIRS__3 1
#define verde__GPU__DC__NUM_PIPE_PAIRS__0_PRESENT 1
#define verde__GPU__DC__NUM_PIPE_PAIRS__1_PRESENT 1
#define verde__GPU__DC__NUM_PIPE_PAIRS__2_PRESENT 1
#define verde__GPU__DC__NUM_PIPES 6
#define verde__GPU__DC__NUM_PIPES__6 1
#define verde__GPU__DC__NUM_PIPES__0_PRESENT 1
#define verde__GPU__DC__NUM_PIPES__1_PRESENT 1
#define verde__GPU__DC__NUM_PIPES__2_PRESENT 1
#define verde__GPU__DC__NUM_PIPES__3_PRESENT 1
#define verde__GPU__DC__NUM_PIPES__4_PRESENT 1
#define verde__GPU__DC__NUM_PIPES__5_PRESENT 1
#define verde__GPU__DC__NUM_DIG 6
#define verde__GPU__DC__NUM_DIG__6 1
#define verde__GPU__DC__NUM_DIG__0_PRESENT 1
#define verde__GPU__DC__NUM_DIG__1_PRESENT 1
#define verde__GPU__DC__NUM_DIG__2_PRESENT 1
#define verde__GPU__DC__NUM_DIG__3_PRESENT 1
#define verde__GPU__DC__NUM_DIG__4_PRESENT 1
#define verde__GPU__DC__NUM_DIG__5_PRESENT 1
#define verde__GPU__DC__NUM_AUX 6
#define verde__GPU__DC__NUM_AUX__6 1
#define verde__GPU__DC__NUM_AUX__0_PRESENT 1
#define verde__GPU__DC__NUM_AUX__1_PRESENT 1
#define verde__GPU__DC__NUM_AUX__2_PRESENT 1
#define verde__GPU__DC__NUM_AUX__3_PRESENT 1
#define verde__GPU__DC__NUM_AUX__4_PRESENT 1
#define verde__GPU__DC__NUM_AUX__5_PRESENT 1
#define verde__GPU__DISPPLL__MACRO walden
#define verde__GPU__DISPPLL__MACRO__WALDEN 1
#define verde__GPU__TMDPA__MACRO walden
#define verde__GPU__TMDPA__MACRO__WALDEN 1
#define verde__GPU__TMDPB__MACRO walden
#define verde__GPU__TMDPB__MACRO__WALDEN 1
#define verde__GPU__LVTMDP__MACRO walden
#define verde__GPU__LVTMDP__MACRO__WALDEN 1
#define verde__GPU__DACA__MACRO walden
#define verde__GPU__DACA__MACRO__WALDEN 1
#define verde__GPU__DACB__MACRO walden
#define verde__GPU__DACB__MACRO__WALDEN 1
#define verde__GPU__DC__VIP_PRESENT 1
#define verde__GPU__DC__VIP_PRESENT__1 1
#define verde__GPU__DC__ABM_PRESENT 1
#define verde__GPU__DC__ABM_PRESENT__1 1
#define verde__GPU__DC__DMCU_PRESENT 1
#define verde__GPU__DC__DMCU_PRESENT__1 1
#define verde__GPU__DC__DVO_PRESENT 1
#define verde__GPU__DC__DVO_PRESENT__1 1
#define verde__GPU__DC__SDVO_PRESENT 1
#define verde__GPU__DC__SDVO_PRESENT__1 1
#define verde__GPU__DC__LVDS_PRESENT 1
#define verde__GPU__DC__LVDS_PRESENT__1 1
#define verde__GPU__UNIPHYAB__PRESENT 1
#define verde__GPU__UNIPHYAB__PRESENT__1 1
#define verde__GPU__UNIPHYCD__PRESENT 1
#define verde__GPU__UNIPHYCD__PRESENT__1 1
#define verde__GPU__UNIPHYEF__PRESENT 1
#define verde__GPU__UNIPHYEF__PRESENT__1 1
#define verde__GPU__UNIPHYAB__TYPE lvtmdp
#define verde__GPU__UNIPHYAB__TYPE__LVTMDP 1
#define verde__GPU__UNIPHYCD__TYPE tmdpa
#define verde__GPU__UNIPHYCD__TYPE__TMDPA 1
#define verde__GPU__UNIPHYEF__TYPE tmdpb
#define verde__GPU__UNIPHYEF__TYPE__TMDPB 1
#define verde__GPU__UNIPHYAB__LVTMDP 1
#define verde__GPU__UNIPHYAB__LVTMDP__1 1
#define verde__GPU__DC__DACA_PRESENT 1
#define verde__GPU__DC__DACA_PRESENT__1 1
#define verde__GPU__DC__DACB_PRESENT 1
#define verde__GPU__DC__DACB_PRESENT__1 1
#define verde__GPU__DC__TVOUT_PRESENT 1
#define verde__GPU__DC__TVOUT_PRESENT__1 1
#define verde__GPU__DC__MVP_PRESENT 1
#define verde__GPU__DC__MVP_PRESENT__1 1
#define verde__GPU__DC__DENTIST_INTERFACE_PRESENT 0
#define verde__GPU__DC__DENTIST_INTERFACE_PRESENT__0 1
#define verde__GPU__DC__DDC1AUX1 dual_mode
#define verde__GPU__DC__DDC1AUX1__DUAL_MODE 1
#define verde__GPU__DC__DDC2AUX2 dual_mode
#define verde__GPU__DC__DDC2AUX2__DUAL_MODE 1
#define verde__GPU__DC__DDC3AUX3 dual_mode
#define verde__GPU__DC__DDC3AUX3__DUAL_MODE 1
#define verde__GPU__DC__DDC4AUX4 dual_mode
#define verde__GPU__DC__DDC4AUX4__DUAL_MODE 1
#define verde__GPU__DC__DDC5AUX5 dual_mode
#define verde__GPU__DC__DDC5AUX5__DUAL_MODE 1
#define verde__GPU__DC__DDC6AUX6 dual_mode
#define verde__GPU__DC__DDC6AUX6__DUAL_MODE 1
#define verde__GPU__DC__AUX1_PRESENT 1
#define verde__GPU__DC__AUX1_PRESENT__1 1
#define verde__GPU__DC__AUX2_PRESENT 1
#define verde__GPU__DC__AUX2_PRESENT__1 1
#define verde__GPU__DC__AUX3_PRESENT 1
#define verde__GPU__DC__AUX3_PRESENT__1 1
#define verde__GPU__DC__AUX4_PRESENT 1
#define verde__GPU__DC__AUX4_PRESENT__1 1
#define verde__GPU__DC__AUX5_PRESENT 1
#define verde__GPU__DC__AUX5_PRESENT__1 1
#define verde__GPU__DC__AUX6_PRESENT 1
#define verde__GPU__DC__AUX6_PRESENT__1 1
#define verde__GPU__DC__DENTIST_PRESENT 0
#define verde__GPU__DC__DENTIST_PRESENT__0 1
#define verde__GPU__DC__GENERICA_PRESENT 1
#define verde__GPU__DC__GENERICA_PRESENT__1 1
#define verde__GPU__DC__GENERICB_PRESENT 1
#define verde__GPU__DC__GENERICB_PRESENT__1 1
#define verde__GPU__DC__GENERICC_PRESENT 1
#define verde__GPU__DC__GENERICC_PRESENT__1 1
#define verde__GPU__DC__GENERICD_PRESENT 1
#define verde__GPU__DC__GENERICD_PRESENT__1 1
#define verde__GPU__DC__GENERICE_PRESENT 1
#define verde__GPU__DC__GENERICE_PRESENT__1 1
#define verde__GPU__DC__GENERICF_PRESENT 1
#define verde__GPU__DC__GENERICF_PRESENT__1 1
#define verde__GPU__DC__GENERICG_PRESENT 1
#define verde__GPU__DC__GENERICG_PRESENT__1 1
#define verde__GPU__DC__BLON_TYPE 0
#define verde__GPU__DC__BLON_TYPE__0 1
#define verde__GPU__DC__NB_STUTTER_MODE_PRESENT 0
#define verde__GPU__DC__NB_STUTTER_MODE_PRESENT__0 1
#define verde__GPU__DC__PCIE_REFCLK_TEST_MODE_MUX_PRESENT 0
#define verde__GPU__DC__PCIE_REFCLK_TEST_MODE_MUX_PRESENT__0 1
#define verde__GPU__DC__REFCLK_TEST_MODE_MUX_PRESENT 0
#define verde__GPU__DC__REFCLK_TEST_MODE_MUX_PRESENT__0 1
#define verde__GPU__DC__PIXCLK_TEST_MODE_MUX_PRESENT 0
#define verde__GPU__DC__PIXCLK_TEST_MODE_MUX_PRESENT__0 1
#define verde__GPU__DC__SYMCLK_TEST_MODE_MUX_PRESENT 0
#define verde__GPU__DC__SYMCLK_TEST_MODE_MUX_PRESENT__0 1
#define verde__GPU__GC__NUM_SE 1
#define verde__GPU__GC__NUM_SE__1 1
#define verde__GPU__GC__NUM_SE__0_PRESENT 1
#define verde__GPU__GC__NUM_SH_PER_SE 2
#define verde__GPU__GC__NUM_SH_PER_SE__2 1
#define verde__GPU__GC__NUM_SH_PER_SE__0_PRESENT 1
#define verde__GPU__GC__NUM_SH_PER_SE__1_PRESENT 1
#define verde__GPU__GC__NUM_RB_PER_SE 4
#define verde__GPU__GC__NUM_RB_PER_SE__4 1
#define verde__GPU__GC__NUM_RB_PER_SE__0_PRESENT 1
#define verde__GPU__GC__NUM_RB_PER_SE__1_PRESENT 1
#define verde__GPU__GC__NUM_RB_PER_SE__2_PRESENT 1
#define verde__GPU__GC__NUM_RB_PER_SE__3_PRESENT 1
#define verde__GPU__GC__NUM_CU_PER_SH 5
#define verde__GPU__GC__NUM_CU_PER_SH__5 1
#define verde__GPU__GC__NUM_CU_PER_SH__0_PRESENT 1
#define verde__GPU__GC__NUM_CU_PER_SH__1_PRESENT 1
#define verde__GPU__GC__NUM_CU_PER_SH__2_PRESENT 1
#define verde__GPU__GC__NUM_CU_PER_SH__3_PRESENT 1
#define verde__GPU__GC__NUM_CU_PER_SH__4_PRESENT 1
#define verde__GPU__GC__WAVE_SIZE 64
#define verde__GPU__GC__WAVE_SIZE__64 1
#define verde__GPU__GC__NUM_CP_RINGS 3
#define verde__GPU__GC__NUM_CP_RINGS__3 1
#define verde__GPU__GC__NUM_CP_RINGS__0_PRESENT 1
#define verde__GPU__GC__NUM_CP_RINGS__1_PRESENT 1
#define verde__GPU__GC__NUM_CP_RINGS__2_PRESENT 1
#define verde__GPU__GC__NUM_SC_PER_SE 1
#define verde__GPU__GC__NUM_SC_PER_SE__1 1
#define verde__GPU__GC__NUM_SC_PER_SE__0_PRESENT 1
#define verde__GPU__GC__NUM_BCI_PER_SE 1
#define verde__GPU__GC__NUM_BCI_PER_SE__1 1
#define verde__GPU__GC__NUM_BCI_PER_SE__0_PRESENT 1
#define verde__GPU__GC__NUM_RB_PER_SC 2
#define verde__GPU__GC__NUM_RB_PER_SC__2 1
#define verde__GPU__GC__NUM_RB_PER_SC__0_PRESENT 1
#define verde__GPU__GC__NUM_RB_PER_SC__1_PRESENT 1
#define verde__GPU__GC__NUM_RB_PER_PACKER 2
#define verde__GPU__GC__NUM_RB_PER_PACKER__2 1
#define verde__GPU__GC__NUM_RB_PER_PACKER__0_PRESENT 1
#define verde__GPU__GC__NUM_RB_PER_PACKER__1_PRESENT 1
#define verde__GPU__GC__NUM_PACKER_PER_SC 1
#define verde__GPU__GC__NUM_PACKER_PER_SC__1 1
#define verde__GPU__GC__NUM_PACKER_PER_SC__0_PRESENT 1
#define verde__GPU__GC__NUM_DB_PER_PACKER 2
#define verde__GPU__GC__NUM_DB_PER_PACKER__2 1
#define verde__GPU__GC__NUM_DB_PER_PACKER__0_PRESENT 1
#define verde__GPU__GC__NUM_DB_PER_PACKER__1_PRESENT 1
#define verde__GPU__GC__NUM_PACKER_PER_SE 1
#define verde__GPU__GC__NUM_PACKER_PER_SE__1 1
#define verde__GPU__GC__NUM_PACKER_PER_SE__0_PRESENT 1
#define verde__GPU__GC__NUM_RB_PER_SX 2
#define verde__GPU__GC__NUM_RB_PER_SX__2 1
#define verde__GPU__GC__NUM_RB_PER_SX__0_PRESENT 1
#define verde__GPU__GC__NUM_RB_PER_SX__1_PRESENT 1
#define verde__GPU__GC__NUM_CU_PER_SE 8
#define verde__GPU__GC__NUM_CU_PER_SE__8 1
#define verde__GPU__GC__NUM_CU_PER_SE__0_PRESENT 1
#define verde__GPU__GC__NUM_CU_PER_SE__1_PRESENT 1
#define verde__GPU__GC__NUM_CU_PER_SE__2_PRESENT 1
#define verde__GPU__GC__NUM_CU_PER_SE__3_PRESENT 1
#define verde__GPU__GC__NUM_CU_PER_SE__4_PRESENT 1
#define verde__GPU__GC__NUM_CU_PER_SE__5_PRESENT 1
#define verde__GPU__GC__NUM_CU_PER_SE__6_PRESENT 1
#define verde__GPU__GC__NUM_CU_PER_SE__7_PRESENT 1
#define verde__GPU__GC__MAX_NUMBER_WAVES 320
#define verde__GPU__GC__MAX_NUMBER_WAVES__320 1
#define verde__GPU__GC__MAX_NUMBER_WAVES_PER_PACKER 320
#define verde__GPU__GC__MAX_NUMBER_WAVES_PER_PACKER__320 1
#define verde__GPU__SQ__NEW_MTBUF_DSTSEL 1
#define verde__GPU__SQ__NEW_MTBUF_DSTSEL__1 1
#define verde__GPU__SQ__NUM_WAVES_PER_SIMD 10
#define verde__GPU__SQ__NUM_WAVES_PER_SIMD__10 1
#define verde__GPU__SQ__THREAD_GROUPS_PER_CU 16
#define verde__GPU__SQ__THREAD_GROUPS_PER_CU__16 1
#define verde__GPU__SQ__NUM_PERF_CNTRS 8
#define verde__GPU__SQ__NUM_PERF_CNTRS__8 1
#define verde__GPU__SQ__NUM_PERF_CNTRS__0_PRESENT 1
#define verde__GPU__SQ__NUM_PERF_CNTRS__1_PRESENT 1
#define verde__GPU__SQ__NUM_PERF_CNTRS__2_PRESENT 1
#define verde__GPU__SQ__NUM_PERF_CNTRS__3_PRESENT 1
#define verde__GPU__SQ__NUM_PERF_CNTRS__4_PRESENT 1
#define verde__GPU__SQ__NUM_PERF_CNTRS__5_PRESENT 1
#define verde__GPU__SQ__NUM_PERF_CNTRS__6_PRESENT 1
#define verde__GPU__SQ__NUM_PERF_CNTRS__7_PRESENT 1
#define verde__GPU__SQ__NUM_SGPR_PER_SIMD 512
#define verde__GPU__SQ__NUM_SGPR_PER_SIMD__512 1
#define verde__GPU__SQ__P2_IS_P1 1
#define verde__GPU__SQ__P2_IS_P1__1 1
#define verde__GPU__SQ__USE_SV_PACKAGES 0
#define verde__GPU__SQ__USE_SV_PACKAGES__0 1
#define verde__GPU__SQC__NUM_SQC 2
#define verde__GPU__SQC__NUM_SQC__2 1
#define verde__GPU__SQC__NUM_SQC__0_PRESENT 1
#define verde__GPU__SQC__NUM_SQC__1_PRESENT 1
#define verde__GPU__SQC__NUM_SQC_PER_SH 2
#define verde__GPU__SQC__NUM_SQC_PER_SH__2 1
#define verde__GPU__SQC__NUM_SQC_PER_SH__0_PRESENT 1
#define verde__GPU__SQC__NUM_SQC_PER_SH__1_PRESENT 1
#define verde__GPU__SQC__SH_SQC0_POSN_AFTER_SQ 1
#define verde__GPU__SQC__SH_SQC0_POSN_AFTER_SQ__1 1
#define verde__GPU__SQC__SH_SQC0_NUM_CU 4
#define verde__GPU__SQC__SH_SQC0_NUM_CU__4 1
#define verde__GPU__SQC__SH_SQC0_NUM_CU__0_PRESENT 1
#define verde__GPU__SQC__SH_SQC0_NUM_CU__1_PRESENT 1
#define verde__GPU__SQC__SH_SQC0_NUM_CU__2_PRESENT 1
#define verde__GPU__SQC__SH_SQC0_NUM_CU__3_PRESENT 1
#define verde__GPU__SQC__SH_SQC0_NUM_BANK 4
#define verde__GPU__SQC__SH_SQC0_NUM_BANK__4 1
#define verde__GPU__SQC__SH_SQC0_NUM_BANK__0_PRESENT 1
#define verde__GPU__SQC__SH_SQC0_NUM_BANK__1_PRESENT 1
#define verde__GPU__SQC__SH_SQC0_NUM_BANK__2_PRESENT 1
#define verde__GPU__SQC__SH_SQC0_NUM_BANK__3_PRESENT 1
#define verde__GPU__SQC__SH_SQC0_BANK_INST_CACHE_SIZE_KBYTES 8
#define verde__GPU__SQC__SH_SQC0_BANK_INST_CACHE_SIZE_KBYTES__8 1
#define verde__GPU__SQC__SH_SQC0_BANK_DATA_CACHE_SIZE_KBYTES 4
#define verde__GPU__SQC__SH_SQC0_BANK_DATA_CACHE_SIZE_KBYTES__4 1
#define verde__GPU__SQC__SH_SQC1_POSN_AFTER_SQ 5
#define verde__GPU__SQC__SH_SQC1_POSN_AFTER_SQ__5 1
#define verde__GPU__SQC__SH_SQC1_NUM_CU 4
#define verde__GPU__SQC__SH_SQC1_NUM_CU__4 1
#define verde__GPU__SQC__SH_SQC1_NUM_CU__0_PRESENT 1
#define verde__GPU__SQC__SH_SQC1_NUM_CU__1_PRESENT 1
#define verde__GPU__SQC__SH_SQC1_NUM_CU__2_PRESENT 1
#define verde__GPU__SQC__SH_SQC1_NUM_CU__3_PRESENT 1
#define verde__GPU__SQC__SH_SQC1_NUM_BANK 4
#define verde__GPU__SQC__SH_SQC1_NUM_BANK__4 1
#define verde__GPU__SQC__SH_SQC1_NUM_BANK__0_PRESENT 1
#define verde__GPU__SQC__SH_SQC1_NUM_BANK__1_PRESENT 1
#define verde__GPU__SQC__SH_SQC1_NUM_BANK__2_PRESENT 1
#define verde__GPU__SQC__SH_SQC1_NUM_BANK__3_PRESENT 1
#define verde__GPU__SQC__SH_SQC1_BANK_INST_CACHE_SIZE_KBYTES 8
#define verde__GPU__SQC__SH_SQC1_BANK_INST_CACHE_SIZE_KBYTES__8 1
#define verde__GPU__SQC__SH_SQC1_BANK_DATA_CACHE_SIZE_KBYTES 4
#define verde__GPU__SQC__SH_SQC1_BANK_DATA_CACHE_SIZE_KBYTES__4 1
#define verde__GPU__SQC__SH_SQC2_POSN_AFTER_SQ 0
#define verde__GPU__SQC__SH_SQC2_POSN_AFTER_SQ__0 1
#define verde__GPU__SQC__SH_SQC2_NUM_CU 0
#define verde__GPU__SQC__SH_SQC2_NUM_CU__0 1
#define verde__GPU__SQC__SH_SQC2_NUM_BANK 0
#define verde__GPU__SQC__SH_SQC2_NUM_BANK__0 1
#define verde__GPU__SQC__SH_SQC2_BANK_INST_CACHE_SIZE_KBYTES 0
#define verde__GPU__SQC__SH_SQC2_BANK_INST_CACHE_SIZE_KBYTES__0 1
#define verde__GPU__SQC__SH_SQC2_BANK_DATA_CACHE_SIZE_KBYTES 0
#define verde__GPU__SQC__SH_SQC2_BANK_DATA_CACHE_SIZE_KBYTES__0 1
#define verde__GPU__SQC__P2_IS_P1 1
#define verde__GPU__SQC__P2_IS_P1__1 1
#define verde__GPU__GC__GDS_EXISTS 1
#define verde__GPU__GC__GDS_EXISTS__1 1
#define verde__GPU__GC__RB_REDUNDANCY 0
#define verde__GPU__GC__RB_REDUNDANCY__0 1
#define verde__GPU__GC__SC_DOES_RB_REDUNDANCY 0
#define verde__GPU__GC__SC_DOES_RB_REDUNDANCY__0 1
#define verde__GPU__GC__MEM_ADDR_BITS 40
#define verde__GPU__GC__MEM_ADDR_BITS__40 1
#define verde__GPU__GC__NEW_VERTEX_VECTOR_ORDER 0
#define verde__GPU__GC__NEW_VERTEX_VECTOR_ORDER__0 1
#define verde__GPU__GC__NUM_INTERPS 1
#define verde__GPU__GC__NUM_INTERPS__1 1
#define verde__GPU__GC__HZ_PRESENT 1
#define verde__GPU__GC__HZ_PRESENT__1 1
#define verde__GPU__GC__NUM_CLKS_PER_PRIM 1
#define verde__GPU__GC__NUM_CLKS_PER_PRIM__1 1
#define verde__GPU__GC__NUM_INTERP_PRIM_PER_CLK 2
#define verde__GPU__GC__NUM_INTERP_PRIM_PER_CLK__2 1
#define verde__GPU__GC__ATTR_BUS_PRIM_PER_CLK 2
#define verde__GPU__GC__ATTR_BUS_PRIM_PER_CLK__2 1
#define verde__GPU__GC__NUM_MAX_GS_THDS 32
#define verde__GPU__GC__NUM_MAX_GS_THDS__32 1
#define verde__GPU__GC__NUM_MIN_GS_THDS 4
#define verde__GPU__GC__NUM_MIN_GS_THDS__4 1
#define verde__GPU__GC__NUM_STATES 8
#define verde__GPU__GC__NUM_STATES__8 1
#define verde__GPU__GC__NUM_STATES__0_PRESENT 1
#define verde__GPU__GC__NUM_STATES__1_PRESENT 1
#define verde__GPU__GC__NUM_STATES__2_PRESENT 1
#define verde__GPU__GC__NUM_STATES__3_PRESENT 1
#define verde__GPU__GC__NUM_STATES__4_PRESENT 1
#define verde__GPU__GC__NUM_STATES__5_PRESENT 1
#define verde__GPU__GC__NUM_STATES__6_PRESENT 1
#define verde__GPU__GC__NUM_STATES__7_PRESENT 1
#define verde__GPU__GC__STWTPTR_WIDTH 3
#define verde__GPU__GC__STWTPTR_WIDTH__3 1
#define verde__GPU__SH__DOUBLE_FLOAT_PRESENT 1
#define verde__GPU__SH__DOUBLE_FLOAT_PRESENT__1 1
#define verde__GPU__SH__NUM_DOUBLE_VSPS_PER_SIMD 1
#define verde__GPU__SH__NUM_DOUBLE_VSPS_PER_SIMD__1 1
#define verde__GPU__SH__NUM_DOUBLE_VSPS_PER_SIMD__0_PRESENT 1
#define verde__GPU__SH__NORM_SIN_COS 1
#define verde__GPU__SH__NORM_SIN_COS__1 1
#define verde__GPU__SH__MICROCODE_LEVEL 10
#define verde__GPU__SH__MICROCODE_LEVEL__10 1
#define verde__GPU__SH__NUM_EXPREQ_PER_CU 12
#define verde__GPU__SH__NUM_EXPREQ_PER_CU__12 1
#define verde__GPU__GC__GLOBAL_VGT_PA 0
#define verde__GPU__GC__GLOBAL_VGT_PA__0 1
#define verde__GPU__GC__NUM_FRONTEND 1
#define verde__GPU__GC__NUM_FRONTEND__1 1
#define verde__GPU__GC__NUM_FRONTEND__0_PRESENT 1
#define verde__GPU__GC__COALESCED_READ_PRESENT 1
#define verde__GPU__GC__COALESCED_READ_PRESENT__1 1
#define verde__GPU__GC__NUM_CLKS_PER_TILE 1
#define verde__GPU__GC__NUM_CLKS_PER_TILE__1 1
#define verde__GPU__GC__DBSC_TRUE_QUAD_INTF 1
#define verde__GPU__GC__DBSC_TRUE_QUAD_INTF__1 1
#define verde__GPU__GC__ASYNC_DISPATCH 1
#define verde__GPU__GC__ASYNC_DISPATCH__1 1
#define verde__GPU__GC__VMID_PORTS_EXISTS 1
#define verde__GPU__GC__VMID_PORTS_EXISTS__1 1
#define verde__GPU__GC__NUM_EXPORT_BUS 2
#define verde__GPU__GC__NUM_EXPORT_BUS__2 1
#define verde__GPU__GC__TILING_CONFIG_TABLE 1
#define verde__GPU__GC__TILING_CONFIG_TABLE__1 1
#define verde__GPU__GC__FMASK_TILING_CONFIG_TABLE 1
#define verde__GPU__GC__FMASK_TILING_CONFIG_TABLE__1 1
#define verde__GPU__GC__NEW_SRC_COLOR_FORMAT 1
#define verde__GPU__GC__NEW_SRC_COLOR_FORMAT__1 1
#define verde__GPU__SP__NUM_GPRS 256
#define verde__GPU__SP__NUM_GPRS__256 1
#define verde__GPU__SP__GPR_ADDR_WIDTH 8
#define verde__GPU__SP__GPR_ADDR_WIDTH__8 1
#define verde__GPU__SP__WIDTH_GPRS 128
#define verde__GPU__SP__WIDTH_GPRS__128 1
#define verde__GPU__SPI__TMP_SCBD_SLOTS_PER_CU 32
#define verde__GPU__SPI__TMP_SCBD_SLOTS_PER_CU__32 1
#define verde__GPU__VGT__GSPRIM_BUFF_DEPTH 768
#define verde__GPU__VGT__GSPRIM_BUFF_DEPTH__768 1
#define verde__GPU__VGT__GS_TABLE_DEPTH 16
#define verde__GPU__VGT__GS_TABLE_DEPTH__16 1
#define verde__GPU__SX__PARAMETER_CACHE_DEPTH 512
#define verde__GPU__SX__PARAMETER_CACHE_DEPTH__512 1
#define verde__GPU__SX__PARAMETER_CACHE_WIDTH 16
#define verde__GPU__SX__PARAMETER_CACHE_WIDTH__16 1
#define verde__GPU__SX__PARAMETER_CACHE_WIDTH__0_PRESENT 1
#define verde__GPU__SX__PARAMETER_CACHE_WIDTH__1_PRESENT 1
#define verde__GPU__SX__PARAMETER_CACHE_WIDTH__2_PRESENT 1
#define verde__GPU__SX__PARAMETER_CACHE_WIDTH__3_PRESENT 1
#define verde__GPU__SX__PARAMETER_CACHE_WIDTH__4_PRESENT 1
#define verde__GPU__SX__PARAMETER_CACHE_WIDTH__5_PRESENT 1
#define verde__GPU__SX__PARAMETER_CACHE_WIDTH__6_PRESENT 1
#define verde__GPU__SX__PARAMETER_CACHE_WIDTH__7_PRESENT 1
#define verde__GPU__SX__PARAMETER_CACHE_WIDTH__8_PRESENT 1
#define verde__GPU__SX__PARAMETER_CACHE_WIDTH__9_PRESENT 1
#define verde__GPU__SX__PARAMETER_CACHE_WIDTH__10_PRESENT 1
#define verde__GPU__SX__PARAMETER_CACHE_WIDTH__11_PRESENT 1
#define verde__GPU__SX__PARAMETER_CACHE_WIDTH__12_PRESENT 1
#define verde__GPU__SX__PARAMETER_CACHE_WIDTH__13_PRESENT 1
#define verde__GPU__SX__PARAMETER_CACHE_WIDTH__14_PRESENT 1
#define verde__GPU__SX__PARAMETER_CACHE_WIDTH__15_PRESENT 1
#define verde__GPU__SX__COLOR_SCOREBOARD_SLOTS 64
#define verde__GPU__SX__COLOR_SCOREBOARD_SLOTS__64 1
#define verde__GPU__SX__POS_SCOREBOARD_SLOTS 16
#define verde__GPU__SX__POS_SCOREBOARD_SLOTS__16 1
#define verde__GPU__SX__COLOR_EXPORT_BUFFER_SIZE 256
#define verde__GPU__SX__COLOR_EXPORT_BUFFER_SIZE__256 1
#define verde__GPU__SX__POS_EXPORT_BUFFER_SIZE 256
#define verde__GPU__SX__POS_EXPORT_BUFFER_SIZE__256 1
#define verde__GPU__SX__COLOR_EXPORT_REG_BUFFER_SIZE 1024
#define verde__GPU__SX__COLOR_EXPORT_REG_BUFFER_SIZE__1024 1
#define verde__GPU__SX__POS_EXPORT_REG_BUFFER_SIZE 1024
#define verde__GPU__SX__POS_EXPORT_REG_BUFFER_SIZE__1024 1
#define verde__GPU__SX__PIXEL_FIFO_DEPTH 32
#define verde__GPU__SX__PIXEL_FIFO_DEPTH__32 1
#define verde__GPU__PA__PRIM_BUFF_DEPTH 1536
#define verde__GPU__PA__PRIM_BUFF_DEPTH__1536 1
#define verde__GPU__PA__NUM_CLIPPERS 4
#define verde__GPU__PA__NUM_CLIPPERS__4 1
#define verde__GPU__PA__LOG2_MAX_SAMPLES 3
#define verde__GPU__PA__LOG2_MAX_SAMPLES__3 1
#define verde__GPU__TC__TCC_PRESENT 1
#define verde__GPU__TC__TCC_PRESENT__1 1
#define verde__GPU__TC__TCR_TCA_REQ_CREDITS 16
#define verde__GPU__TC__TCR_TCA_REQ_CREDITS__16 1
#define verde__GPU__TC__TA_HANDLE_BASEADDR 1
#define verde__GPU__TC__TA_HANDLE_BASEADDR__1 1
#define verde__GPU__TC__TCP_L1_SIZE 16
#define verde__GPU__TC__TCP_L1_SIZE__16 1
#define verde__GPU__TC__NUM_TCPS 8
#define verde__GPU__TC__NUM_TCPS__8 1
#define verde__GPU__TC__NUM_TCPS__0_PRESENT 1
#define verde__GPU__TC__NUM_TCPS__1_PRESENT 1
#define verde__GPU__TC__NUM_TCPS__2_PRESENT 1
#define verde__GPU__TC__NUM_TCPS__3_PRESENT 1
#define verde__GPU__TC__NUM_TCPS__4_PRESENT 1
#define verde__GPU__TC__NUM_TCPS__5_PRESENT 1
#define verde__GPU__TC__NUM_TCPS__6_PRESENT 1
#define verde__GPU__TC__NUM_TCPS__7_PRESENT 1
#define verde__GPU__TC__NUM_TCCS 4
#define verde__GPU__TC__NUM_TCCS__4 1
#define verde__GPU__TC__NUM_TCCS__0_PRESENT 1
#define verde__GPU__TC__NUM_TCCS__1_PRESENT 1
#define verde__GPU__TC__NUM_TCCS__2_PRESENT 1
#define verde__GPU__TC__NUM_TCCS__3_PRESENT 1
#define verde__GPU__TC__NUM_TCAS 2
#define verde__GPU__TC__NUM_TCAS__2 1
#define verde__GPU__TC__NUM_TCAS__0_PRESENT 1
#define verde__GPU__TC__NUM_TCAS__1_PRESENT 1
#define verde__GPU__TC__NUM_TCIRS 3
#define verde__GPU__TC__NUM_TCIRS__3 1
#define verde__GPU__TC__NUM_TCIRS__0_PRESENT 1
#define verde__GPU__TC__NUM_TCIRS__1_PRESENT 1
#define verde__GPU__TC__NUM_TCIRS__2_PRESENT 1
#define verde__GPU__TC__NUM_TCIWS 1
#define verde__GPU__TC__NUM_TCIWS__1 1
#define verde__GPU__TC__NUM_TCIWS__0_PRESENT 1
#define verde__GPU__TC__CLIENT_TCI_REQ_CREDITS 8
#define verde__GPU__TC__CLIENT_TCI_REQ_CREDITS__8 1
#define verde__GPU__TC__VGT_TCI_REQ_CREDITS 8
#define verde__GPU__TC__VGT_TCI_REQ_CREDITS__8 1
#define verde__GPU__TC__SQC_TCI_REQ_CREDITS 8
#define verde__GPU__TC__SQC_TCI_REQ_CREDITS__8 1
#define verde__GPU__TC__CP_TCI_REQ_CREDITS 8
#define verde__GPU__TC__CP_TCI_REQ_CREDITS__8 1
#define verde__GPU__TC__NUM_TCIS 4
#define verde__GPU__TC__NUM_TCIS__4 1
#define verde__GPU__TC__NUM_TCIS__0_PRESENT 1
#define verde__GPU__TC__NUM_TCIS__1_PRESENT 1
#define verde__GPU__TC__NUM_TCIS__2_PRESENT 1
#define verde__GPU__TC__NUM_TCIS__3_PRESENT 1
#define verde__GPU__TC__TCC_NUM_LINES 2048
#define verde__GPU__TC__TCC_NUM_LINES__2048 1
#define verde__GPU__TC__TCA_PHASE 1
#define verde__GPU__TC__TCA_PHASE__1 1
#define verde__GPU__TC__TCA_RTN_ARB_IO_PIPELINING 0
#define verde__GPU__TC__TCA_RTN_ARB_IO_PIPELINING__0 1
#define verde__GPU__TC__CP_VGT_TCI_ABOVE_SH0 0
#define verde__GPU__TC__CP_VGT_TCI_ABOVE_SH0__0 1
#define verde__GPU__DB__TB_USES_EMULATOR_MODE 0
#define verde__GPU__DB__TB_USES_EMULATOR_MODE__0 1
#define verde__GPU__DB__USE_ADDRRAXX_LIB 1
#define verde__GPU__DB__USE_ADDRRAXX_LIB__1 1
#define verde__GPU__DB__LEGACY_TILE_MODE_ASSERTS 1
#define verde__GPU__DB__LEGACY_TILE_MODE_ASSERTS__1 1
#define verde__GPU__DB__SUBBLOCK_GATES_PRESENT 0
#define verde__GPU__DB__SUBBLOCK_GATES_PRESENT__0 1
#define verde__GPU__CB__BLENDER_NUM_PIXELS 4
#define verde__GPU__CB__BLENDER_NUM_PIXELS__4 1
#define verde__GPU__CB__BLENDER_NUM_FP32_COMPS 4
#define verde__GPU__CB__BLENDER_NUM_FP32_COMPS__4 1
#define verde__GPU__CB__COMPRESSION 1
#define verde__GPU__CB__COMPRESSION__1 1
#define verde__GPU__LDS__SIZE 64
#define verde__GPU__LDS__SIZE__64 1
#define verde__GPU__LDS__NUM_PIXELS 32
#define verde__GPU__LDS__NUM_PIXELS__32 1
#define verde__GPU__LDS__NUM_BANKS 32
#define verde__GPU__LDS__NUM_BANKS__32 1
#define verde__GPU__GDS__SIZE 64
#define verde__GPU__GDS__SIZE__64 1
#define verde__GPU__GDS__NUM_PIXELS 16
#define verde__GPU__GDS__NUM_PIXELS__16 1
#define verde__GPU__GDS__NUM_PIXELS__0_PRESENT 1
#define verde__GPU__GDS__NUM_PIXELS__1_PRESENT 1
#define verde__GPU__GDS__NUM_PIXELS__2_PRESENT 1
#define verde__GPU__GDS__NUM_PIXELS__3_PRESENT 1
#define verde__GPU__GDS__NUM_PIXELS__4_PRESENT 1
#define verde__GPU__GDS__NUM_PIXELS__5_PRESENT 1
#define verde__GPU__GDS__NUM_PIXELS__6_PRESENT 1
#define verde__GPU__GDS__NUM_PIXELS__7_PRESENT 1
#define verde__GPU__GDS__NUM_PIXELS__8_PRESENT 1
#define verde__GPU__GDS__NUM_PIXELS__9_PRESENT 1
#define verde__GPU__GDS__NUM_PIXELS__10_PRESENT 1
#define verde__GPU__GDS__NUM_PIXELS__11_PRESENT 1
#define verde__GPU__GDS__NUM_PIXELS__12_PRESENT 1
#define verde__GPU__GDS__NUM_PIXELS__13_PRESENT 1
#define verde__GPU__GDS__NUM_PIXELS__14_PRESENT 1
#define verde__GPU__GDS__NUM_PIXELS__15_PRESENT 1
#define verde__GPU__GDS__NUM_BANKS 16
#define verde__GPU__GDS__NUM_BANKS__16 1
#define verde__GPU__GDS__NUM_BANKS__0_PRESENT 1
#define verde__GPU__GDS__NUM_BANKS__1_PRESENT 1
#define verde__GPU__GDS__NUM_BANKS__2_PRESENT 1
#define verde__GPU__GDS__NUM_BANKS__3_PRESENT 1
#define verde__GPU__GDS__NUM_BANKS__4_PRESENT 1
#define verde__GPU__GDS__NUM_BANKS__5_PRESENT 1
#define verde__GPU__GDS__NUM_BANKS__6_PRESENT 1
#define verde__GPU__GDS__NUM_BANKS__7_PRESENT 1
#define verde__GPU__GDS__NUM_BANKS__8_PRESENT 1
#define verde__GPU__GDS__NUM_BANKS__9_PRESENT 1
#define verde__GPU__GDS__NUM_BANKS__10_PRESENT 1
#define verde__GPU__GDS__NUM_BANKS__11_PRESENT 1
#define verde__GPU__GDS__NUM_BANKS__12_PRESENT 1
#define verde__GPU__GDS__NUM_BANKS__13_PRESENT 1
#define verde__GPU__GDS__NUM_BANKS__14_PRESENT 1
#define verde__GPU__GDS__NUM_BANKS__15_PRESENT 1
#define verde__GPU__GDS__NUM_OA_COUNTERS 4
#define verde__GPU__GDS__NUM_OA_COUNTERS__4 1
#define verde__GPU__RLC__LARGE_UCODE_RAM 1
#define verde__GPU__RLC__LARGE_UCODE_RAM__1 1
#define verde__GPU__RLC__LARGE_SCRATCH_RAM 1
#define verde__GPU__RLC__LARGE_SCRATCH_RAM__1 1
#define verde__GPU__RLC__GFX_POWER_GATING 1
#define verde__GPU__RLC__GFX_POWER_GATING__1 1
#define verde__GPU__GC__SC_BCI_16_SAMPLE_PER_PIXEL 1
#define verde__GPU__GC__SC_BCI_16_SAMPLE_PER_PIXEL__1 1
#define verde__GPU__GC__TMP_USE_RASTER_CONFIG 1
#define verde__GPU__GC__TMP_USE_RASTER_CONFIG__1 1
#define verde__GPU__GC__FLT_NORM_0_6 0
#define verde__GPU__GC__FLT_NORM_0_6__0 1
#define verde__GPU__IO__PCIE_PHY falcon65g16x
#define verde__GPU__IO__PCIE_PHY__FALCON65G16X 1
#define verde__GPU__IO__DVP_SUBMOD io_r
#define verde__GPU__IO__DVP_SUBMOD__IO_R 1
#define verde__GPU__IO__SYNC_SUBMOD io_b
#define verde__GPU__IO__SYNC_SUBMOD__IO_B 1
#define verde__GPU__IO__GENERICA_SUBMOD io_b
#define verde__GPU__IO__GENERICA_SUBMOD__IO_B 1
#define verde__GPU__IO__GENERICB_SUBMOD io_b
#define verde__GPU__IO__GENERICB_SUBMOD__IO_B 1
#define verde__GPU__IO__GENERICC_SUBMOD io_b
#define verde__GPU__IO__GENERICC_SUBMOD__IO_B 1
#define verde__GPU__IO__GENERICD_SUBMOD io_b
#define verde__GPU__IO__GENERICD_SUBMOD__IO_B 1
#define verde__GPU__IO__GENERICE_SUBMOD io_b
#define verde__GPU__IO__GENERICE_SUBMOD__IO_B 1
#define verde__GPU__IO__GENERICF_SUBMOD io_b
#define verde__GPU__IO__GENERICF_SUBMOD__IO_B 1
#define verde__GPU__IO__GENERICG_SUBMOD io_b
#define verde__GPU__IO__GENERICG_SUBMOD__IO_B 1
#define verde__GPU__IO__VID_SUBMOD io_r
#define verde__GPU__IO__VID_SUBMOD__IO_R 1
#define verde__GPU__IO__GPIO_SUBMOD io_b
#define verde__GPU__IO__GPIO_SUBMOD__IO_B 1
#define verde__GPU__IO__PLL_SUBMOD io_b
#define verde__GPU__IO__PLL_SUBMOD__IO_B 1
#define verde__GPU__IO__SPLL_SUBMOD io_b
#define verde__GPU__IO__SPLL_SUBMOD__IO_B 1
#define verde__GPU__IO__UPLL_SUBMOD io_b
#define verde__GPU__IO__UPLL_SUBMOD__IO_B 1
#define verde__GPU__IO__HPD_SUBMOD io_b
#define verde__GPU__IO__HPD_SUBMOD__IO_B 1
#define verde__GPU__IO__I2C_SUBMOD io_b
#define verde__GPU__IO__I2C_SUBMOD__IO_B 1
#define verde__GPU__IO__ASAT_45_PLL 1
#define verde__GPU__IO__ASAT_45_PLL__1 1
#define verde__GPU__IO__PWRGOOD 1
#define verde__GPU__IO__PWRGOOD__1 1
#define verde__GPU__IO__NUM_MPLL 2
#define verde__GPU__IO__NUM_MPLL__2 1
#define verde__GPU__IO__READY 1
#define verde__GPU__IO__READY__1 1
#define verde__GPU__MC__NUM_MCB_BLOCKS 1
#define verde__GPU__MC__NUM_MCB_BLOCKS__1 1
#define verde__GPU__MC__NUM_MCB_BLOCKS__0_PRESENT 1
#define verde__GPU__MC__NUM_MCB_TILES 1
#define verde__GPU__MC__NUM_MCB_TILES__1 1
#define verde__GPU__MC__NUM_MCB_TILES__0_PRESENT 1
#define verde__GPU__MC__NUM_MCD_BLOCKS 3
#define verde__GPU__MC__NUM_MCD_BLOCKS__3 1
#define verde__GPU__MC__NUM_MCD_BLOCKS__0_PRESENT 1
#define verde__GPU__MC__NUM_MCD_BLOCKS__1_PRESENT 1
#define verde__GPU__MC__NUM_MCD_BLOCKS__2_PRESENT 1
#define verde__GPU__MC__NUM_MCC_BLOCKS 2
#define verde__GPU__MC__NUM_MCC_BLOCKS__2 1
#define verde__GPU__MC__NUM_MCC_BLOCKS__0_PRESENT 1
#define verde__GPU__MC__NUM_MCC_BLOCKS__1_PRESENT 1
#define verde__GPU__MC__NUM_MCT_TILES 3
#define verde__GPU__MC__NUM_MCT_TILES__3 1
#define verde__GPU__MC__NUM_IO_CHNLS 6
#define verde__GPU__MC__NUM_IO_CHNLS__6 1
#define verde__GPU__MC__NUM_IO_CHNLS__0_PRESENT 1
#define verde__GPU__MC__NUM_IO_CHNLS__1_PRESENT 1
#define verde__GPU__MC__NUM_IO_CHNLS__2_PRESENT 1
#define verde__GPU__MC__NUM_IO_CHNLS__3_PRESENT 1
#define verde__GPU__MC__NUM_IO_CHNLS__4_PRESENT 1
#define verde__GPU__MC__NUM_IO_CHNLS__5_PRESENT 1
#define verde__GPU__MC__CDRRDBK 6
#define verde__GPU__MC__CDRRDBK__6 1
#define verde__GPU__MC__RPB_NEW_STREAM 1
#define verde__GPU__MC__RPB_NEW_STREAM__1 1
#define verde__GPU__MC__MCD0_BLOCK 1
#define verde__GPU__MC__MCD0_BLOCK__1 1
#define verde__GPU__MC__MCD1_BLOCK 1
#define verde__GPU__MC__MCD1_BLOCK__1 1
#define verde__GPU__MC__MCD2_BLOCK 1
#define verde__GPU__MC__MCD2_BLOCK__1 1
#define verde__GPU__MC__MCC0_BLOCK 1
#define verde__GPU__MC__MCC0_BLOCK__1 1
#define verde__GPU__MC__MCC1_BLOCK 1
#define verde__GPU__MC__MCC1_BLOCK__1 1
#define verde__GPU__MC__MCB_BLOCK 1
#define verde__GPU__MC__MCB_BLOCK__1 1
#define verde__GPU__MC__RB_REDUNDANCY 0
#define verde__GPU__MC__RB_REDUNDANCY__0 1
#define verde__GPU__MC__ALLOW_LARRAY 0
#define verde__GPU__MC__ALLOW_LARRAY__0 1
#define verde__GPU__MC__MCD_SRBM_PRESENT 1
#define verde__GPU__MC__MCD_SRBM_PRESENT__1 1
#define verde__GPU__MC__HDP_RD_ON_GBL1 1
#define verde__GPU__MC__HDP_RD_ON_GBL1__1 1
#define verde__GPU__MC__TWO_GBL0_RDRET 1
#define verde__GPU__MC__TWO_GBL0_RDRET__1 1
#define verde__GPU__MC__TWO_RB_PER_MCD 1
#define verde__GPU__MC__TWO_RB_PER_MCD__1 1
#define verde__GPU__MC__NUM_OF_RB_PER_MCD 2
#define verde__GPU__MC__NUM_OF_RB_PER_MCD__2 1
#define verde__GPU__MC__NUM_TC_PER_MCD 3
#define verde__GPU__MC__NUM_TC_PER_MCD__3 1
#define verde__GPU__MC__NUM_TCCS 6
#define verde__GPU__MC__NUM_TCCS__6 1
#define verde__GPU__MC__MCD0_IO0_REP 1
#define verde__GPU__MC__MCD0_IO0_REP__1 1
#define verde__GPU__MC__MCD0_IO1_REP 1
#define verde__GPU__MC__MCD0_IO1_REP__1 1
#define verde__GPU__MC__MCD1_IO0_REP 1
#define verde__GPU__MC__MCD1_IO0_REP__1 1
#define verde__GPU__MC__MCD1_IO1_REP 1
#define verde__GPU__MC__MCD1_IO1_REP__1 1
#define verde__GPU__MC__MCD2_IO0_REP 1
#define verde__GPU__MC__MCD2_IO0_REP__1 1
#define verde__GPU__MC__MCD2_IO1_REP 1
#define verde__GPU__MC__MCD2_IO1_REP__1 1
#define verde__GPU__MC__SIMPLIFIED_BLACKOUT 1
#define verde__GPU__MC__SIMPLIFIED_BLACKOUT__1 1
#define verde__GPU__MC__DDR5_MCLK_DEFAULT 5
#define verde__GPU__MC__DDR5_MCLK_DEFAULT__5 1
#define verde__GPU__MC__XBAR_REMAP 1
#define verde__GPU__MC__XBAR_REMAP__1 1
#define verde__GPU__MC__PAB_EXISTS 0
#define verde__GPU__MC__PAB_EXISTS__0 1
#define verde__GPU__MC__GPU_VIRTUAL_ADDRESS_WIDTH 40
#define verde__GPU__MC__GPU_VIRTUAL_ADDRESS_WIDTH__40 1
#define verde__GPU__MC__GPU_PHYSICAL_ADDRESS_WIDTH 40
#define verde__GPU__MC__GPU_PHYSICAL_ADDRESS_WIDTH__40 1
#define verde__GPU__MC__PCIE_VIRTUAL_ADDRESS_WIDTH 48
#define verde__GPU__MC__PCIE_VIRTUAL_ADDRESS_WIDTH__48 1
#define verde__GPU__MC__PCIE_PHYSICAL_ADDRESS_WIDTH 48
#define verde__GPU__MC__PCIE_PHYSICAL_ADDRESS_WIDTH__48 1
#define verde__GPU__MC__SPLIT_TILES 1
#define verde__GPU__MC__SPLIT_TILES__1 1
#define verde__GPU__MC__FUSION_FEATURE_ONLY 0
#define verde__GPU__MC__FUSION_FEATURE_ONLY__0 1
#define verde__GPU__MC__POWER_GATING 1
#define verde__GPU__MC__POWER_GATING__1 1
#define verde__GPU__MC__NUM_PGFSM_BLOCKS 3
#define verde__GPU__MC__NUM_PGFSM_BLOCKS__3 1
#define verde__GPU__MC__PHY_POWER_GATING 1
#define verde__GPU__MC__PHY_POWER_GATING__1 1
#define verde__GPU__VID__PRESENT 0
#define verde__GPU__VID__PRESENT__0 1
#define verde__GPU__DC__PRESENT 0
#define verde__GPU__DC__PRESENT__0 1
#define verde__GPU__AVP__PRESENT 0
#define verde__GPU__AVP__PRESENT__0 1
#define verde__GPU__UVD__PRESENT 0
#define verde__GPU__UVD__PRESENT__0 1
#define verde__ENV__GPU__UVD__HAVE_RTL 0
#define verde__ENV__GPU__UVD__HAVE_RTL__0 1
#define verde__ENV__GPU__MC__HAVE_BFM 1
#define verde__ENV__GPU__MC__HAVE_BFM__1 1
#define verde__ENV__GPU__MC__HAVE_RTL 0
#define verde__ENV__GPU__MC__HAVE_RTL__0 1
#define verde__GPU__UVD__PROJ_LARK 1
#define verde__GPU__UVD__PROJ_LARK__1 1
#define verde__GPU__UVD__CTX_ENABLE 1
#define verde__GPU__UVD__CTX_ENABLE__1 1
#define verde__GPU__UVD__MC_7XX 1
#define verde__GPU__UVD__MC_7XX__1 1
#define verde__GPU__UVD__CGC_CGTT_LOCAL_CLOCK_GATER 1
#define verde__GPU__UVD__CGC_CGTT_LOCAL_CLOCK_GATER__1 1
#define verde__GPU__MC__ARB_VM_CREDITS 32
#define verde__GPU__MC__ARB_VM_CREDITS__32 1
#define verde__GPU__MC__MCD_TLBS 4
#define verde__GPU__MC__MCD_TLBS__4 1
#define verde__GPU__MC__MCB_TLBS 3
#define verde__GPU__MC__MCB_TLBS__3 1
#define verde__GPU__MC__NO_STALL_ON_FAULT 1
#define verde__GPU__MC__NO_STALL_ON_FAULT__1 1
#define verde__GPU__MC__VMC_CACHES 2
#define verde__GPU__MC__VMC_CACHES__2 1
#define verde__GPU__MC__BIGK_CACHE_SIZE 4
#define verde__GPU__MC__BIGK_CACHE_SIZE__4 1
#define verde__GPU__MC__MCB_TLB0_CAM 5
#define verde__GPU__MC__MCB_TLB0_CAM__5 1
#define verde__GPU__MC__MCB_TLB1_CAM 4
#define verde__GPU__MC__MCB_TLB1_CAM__4 1
#define verde__GPU__MC__MCB_TLB2_CAM 4
#define verde__GPU__MC__MCB_TLB2_CAM__4 1
#define verde__GPU__MC__MCD_TLB0_CAM 4
#define verde__GPU__MC__MCD_TLB0_CAM__4 1
#define verde__GPU__MC__MCD_TLB1_CAM 4
#define verde__GPU__MC__MCD_TLB1_CAM__4 1
#define verde__GPU__MC__MCD_TLB2_CAM 4
#define verde__GPU__MC__MCD_TLB2_CAM__4 1
#define verde__GPU__MC__MCD_TLB3_CAM 4
#define verde__GPU__MC__MCD_TLB3_CAM__4 1
#define verde__GPU__MC__SEND_FREE_AT_RTN 1
#define verde__GPU__MC__SEND_FREE_AT_RTN__1 1
#define verde__GPU__MC__CONTEXT_WIDTH 3
#define verde__GPU__MC__CONTEXT_WIDTH__3 1
#define verde__GPU__MC__BUG_159204_EXISTS 1
#define verde__GPU__MC__BUG_159204_EXISTS__1 1
#endif
