STEP_DIRECT_ADDRESS = [['NEXT_BYTE'],['FLASH_OUT','RAR_IN']]
STEP_PC_ADD_OFFSET = [['FLASH_OUT','ALU_A_DBUS_L8IN'],["ALUEXT_TWO_CMP","ALU_B_IN"],["PC_OUT","ALUADDRTE","ALU_A_IN"],['ALU_ADD','ALUADDRTE','ALUTOADDR','PC_IN']]
def merge_first(a,b):
    r = [_ for _ in a]
    r.extend(b[0])
    return [r,*(b[1:])]

INSTRUCTIONS = [ 
#00,   1,   NOP,       
0,
#01,   2,   AJMP,     addr11
[['IR_OUT','ALU_A_DBUS_H8IN','NEXT_BYTE'],['FLASH_OUT','DTOALU','ADT_L8E','ALU_A_L8IN'],['ALUEXT_ADDR11','ALUADDRTE','ALUTOADDR','PC_IN']],
#02,   3,   LJMP,     addr16
[['NEXT_BYTE'],['FLASH_OUT','ALU_A_DBUS_H8IN','NEXT_BYTE'],['FLASH_OUT','DTOALU','ADT_L8E','ALU_A_L8IN'],['ALU_A_OUT','ALUADDRTE','ALUTOADDR','PC_IN']],
#03,   1,   RR,       A
[['ACC_OUT','TMP_IN'],['TMP_RR_SHIFT'],['TMP_OUT','ACC_IN']],
#04,   1,   INC,      A
[['ACC_OUT','ALU_A_DBUS_L8IN'],['ALU_INC','ADT_L8E','ACC_IN']],
#05,   2,   INC,      direct
[*STEP_DIRECT_ADDRESS,['RAM_LATCH_OUT','ALU_A_DBUS_L8IN'],['ALU_INC','ADT_L8E','RAM_IN']],
#06,   1,   INC,      @R0
[['RAR-@RI'],['RAM_LATCH_OUT','ALU_A_DBUS_L8IN'],['ALU_INC','ADT_L8E','RAM_IN']],
#07,   1,   INC,      @R1
-1,
#08,   1,   INC,      R0
[['RAR-RI_OUT','ALU_A_DBUS_L8IN'],['ALU_A_OUT','ADT_L8E','RAR-RI_IN']],
#09,   1,   INC,      R1
-1,
#0A,   1,   INC,      R2
-1,
#0B,   1,   INC,      R3
-1,
#0C,   1,   INC,      R4
-1,
#0D,   1,   INC,      R5
-1,
#0E,   1,   INC,      R6
-1,
#0F,   1,   INC,      R7
-1,
#10,   3,   JBC,      bit, offset
0,
#11,   2,   ACALL,    addr11
[],
#12,   3,   LCALL,    addr16
[],
#13,   1,   RRC,      A
[],
#14,   1,   DEC,      A
[['ACC_OUT','ALU_A_DBUS_L8IN'],['ALU_DEC','ADT_L8E','ACC_IN']],
#15,   2,   DEC,      direct
[*STEP_DIRECT_ADDRESS,['RAM_OUT','ALU_A_DBUS_L8IN'],['ALU_DEC','ADT_L8E','RAM_IN']],
#16,   1,   DEC,      @R0
[['RAR-@RI'],['RAM_OUT','ALU_A_DBUS_L8IN'],['ALU_DEC','ADT_L8E','RAM_IN']],
#17,   1,   DEC,      @R1
-1,
#18,   1,   DEC,      R0
[['RAR-RI_OUT','ALU_A_DBUS_L8IN'],['ALU_DEC','ADT_L8E','RAR-RI_IN']],
#19,   1,   DEC,      R1
-1,
#1A,   1,   DEC,      R2
-1,
#1B,   1,   DEC,      R3
-1,
#1C,   1,   DEC,      R4
-1,
#1D,   1,   DEC,      R5
-1,
#1E,   1,   DEC,      R6
-1,
#1F,   1,   DEC,      R7
-1,
#20,   3,   JB,       bit, offset
0,
#21,   2,   AJMP,     addr11
1,
#22,   1,   RET,       
[],
#23,   1,   RL,       A
[['ACC_OUT','TMP_IN'],['TMP_RL_SHIFT'],['TMP_OUT','ACC_IN']],
#24,   2,   ADD,      A, #immed
[['ACC_OUT','ALU_A_DBUS_L8IN','NEXT_BYTE'],['FLASH_OUT','ALU_B_DBUS_L8IN'],['ALU_ADD','ADT_L8E','ACC_IN']],
#25,   2,   ADD,      A, direct
[*merge_first(['ACC_OUT','ALU_A_DBUS_L8IN'],STEP_DIRECT_ADDRESS),['RAM_OUT','ALU_B_DBUS_L8IN'],['ALU_ADD','ADT_L8E','ACC_IN']],
#26,   1,   ADD,      A, @R0
[['ACC_OUT','ALU_A_DBUS_L8IN'],['RAR-@RI'],['RAM_OUT','ALU_B_DBUS_L8IN'],['ALU_ADD','ADT_L8E','ACC_IN']],
#27,   1,   ADD,      A, @R1
-1,
#28,   1,   ADD,      A, R0
[['ACC_OUT','ALU_A_DBUS_L8IN'],['RAR-RI_OUT','ALU_B_DBUS_L8IN'],['ALU_ADD','ADT_L8E','ACC_IN']],
#29,   1,   ADD,      A, R1
-1,
#2A,   1,   ADD,      A, R2
-1,
#2B,   1,   ADD,      A, R3
-1,
#2C,   1,   ADD,      A, R4
-1,
#2D,   1,   ADD,      A, R5
-1,
#2E,   1,   ADD,      A, R6
-1,
#2F,   1,   ADD,      A, R7
-1,
#30,   3,   JNB,      bit, offset
[],
#31,   2,   ACALL,    addr11
[],
#32,   1,   RETI,      
[],
#33,   1,   RLC,      A
[],
#34,   2,   ADDC,     A, #immed
[],
#35,   2,   ADDC,     A, direct
[],
#36,   1,   ADDC,     A, @R0
[],
#37,   1,   ADDC,     A, @R1
[],
#38,   1,   ADDC,     A, R0
[],
#39,   1,   ADDC,     A, R1
[],
#3A,   1,   ADDC,     A, R2
[],
#3B,   1,   ADDC,     A, R3
[],
#3C,   1,   ADDC,     A, R4
[],
#3D,   1,   ADDC,     A, R5
[],
#3E,   1,   ADDC,     A, R6
[],
#3F,   1,   ADDC,     A, R7
[],
#40,   2,   JC,       offset
[],
#41,   2,   AJMP,     addr11
1,
#42,   2,   ORL,      direct, A
[],
#43,   3,   ORL,      direct, #immed
[],
#44,   2,   ORL,      A, #immed
[],
#45,   2,   ORL,      A, direct
[],
#46,   1,   ORL,      A, @R0
[],
#47,   1,   ORL,      A, @R1
[],
#48,   1,   ORL,      A, R0
[],
#49,   1,   ORL,      A, R1
[],
#4A,   1,   ORL,      A, R2
[],
#4B,   1,   ORL,      A, R3
[],
#4C,   1,   ORL,      A, R4
[],
#4D,   1,   ORL,      A, R5
[],
#4E,   1,   ORL,      A, R6
[],
#4F,   1,   ORL,      A, R7
[],
#50,   2,   JNC,      offset
[],
#51,   2,   ACALL,    addr11
[],
#52,   2,   ANL,      direct, A
[],
#53,   3,   ANL,      direct, #immed
[],
#54,   2,   ANL,      A, #immed
[],
#55,   2,   ANL,      A, direct
[],
#56,   1,   ANL,      A, @R0
[],
#57,   1,   ANL,      A, @R1
[],
#58,   1,   ANL,      A, R0
[],
#59,   1,   ANL,      A, R1
[],
#5A,   1,   ANL,      A, R2
[],
#5B,   1,   ANL,      A, R3
[],
#5C,   1,   ANL,      A, R4
[],
#5D,   1,   ANL,      A, R5
[],
#5E,   1,   ANL,      A, R6
[],
#5F,   1,   ANL,      A, R7
[],
#60,   2,   JZ,       offset
[],
#61,   2,   AJMP,     addr11
1,
#62,   2,   XRL,      direct, A
[],
#63,   3,   XRL,      direct, #immed
[],
#64,   2,   XRL,      A, #immed
[],
#65,   2,   XRL,      A, direct
[],
#66,   1,   XRL,      A, @R0
[],
#67,   1,   XRL,      A, @R1
[],
#68,   1,   XRL,      A, R0
[],
#69,   1,   XRL,      A, R1
[],
#6A,   1,   XRL,      A, R2
[],
#6B,   1,   XRL,      A, R3
[],
#6C,   1,   XRL,      A, R4
[],
#6D,   1,   XRL,      A, R5
[],
#6E,   1,   XRL,      A, R6
[],
#6F,   1,   XRL,      A, R7
[],
#70,   2,   JNZ,      offset
[],
#71,   2,   ACALL,    addr11
[],
#72,   2,   ORL,      C, bit
[],
#73,   1,   JMP,      @A+DPTR
[],
#74,   2,   MOV,      A, #immed
[['NEXT_BYTE'],['FLASH_OUT','ACC_IN']],
#75,   3,   MOV,      direct, #immed
[*STEP_DIRECT_ADDRESS,['NEXT_BYTE'],['FLASH_OUT','RAM_IN']],
#76,   2,   MOV,      @R0, #immed
[['NEXT_BYTE','RAR-@RI'],['FLASH_OUT','RAM_IN']],
#77,   2,   MOV,      @R1, #immed
-1,
#78,   2,   MOV,      R0, #immed
[['NEXT_BYTE'],['FLASH_OUT','RAR-RI_IN']],
#79,   2,   MOV,      R1, #immed
-1,
#7A,   2,   MOV,      R2, #immed
-1,
#7B,   2,   MOV,      R3, #immed
-1,
#7C,   2,   MOV,      R4, #immed
-1,
#7D,   2,   MOV,      R5, #immed
-1,
#7E,   2,   MOV,      R6, #immed
-1,
#7F,   2,   MOV,      R7, #immed
-1,
#80,   2,   SJMP,     offset
[['NEXT_BYTE'],*STEP_PC_ADD_OFFSET],
#81,   2,   AJMP,     addr11
1,
#82,   2,   ANL,      C, bit
[],
#83,   1,   MOVC,     A, @A+PC
[],
#84,   1,   DIV,      AB
[],
#85,   3,   MOV,      direct, direct
[*STEP_DIRECT_ADDRESS,*merge_first(['RAM_OUT','TMP_IN'],STEP_DIRECT_ADDRESS),['TMP_OUT','RAM_IN']],
#86,   2,   MOV,      direct, @R0
[['RAR-@RI'],*merge_first(['RAM_OUT','TMP_IN'],STEP_DIRECT_ADDRESS),['TMP_OUT','RAM_IN']],
#87,   2,   MOV,      direct, @R1
-1,
#88,   2,   MOV,      direct, R0
[*merge_first(['RAR-RI_OUT','TMP_IN'],STEP_DIRECT_ADDRESS),['TMP_OUT','RAM_IN']],
#89,   2,   MOV,      direct, R1
-1,
#8A,   2,   MOV,      direct, R2
-1,
#8B,   2,   MOV,      direct, R3
-1,
#8C,   2,   MOV,      direct, R4
-1,
#8D,   2,   MOV,      direct, R5
-1,
#8E,   2,   MOV,      direct, R6
-1,
#8F,   2,   MOV,      direct, R7
-1,
#90,   3,   MOV,      DPTR, #immed
[['NEXT_BYTE'],['FLASH_OUT','DTOALU','ADT_H8E','ALU_A_H8IN','NEXT_BYTE'],['FLASH_OUT','DTOALU','ADT_L8E','ALU_A_L8IN'],['ALU_A_OUT','DPTR_IN']],
#91,   2,   ACALL,    addr11
[],
#92,   2,   MOV,      bit, C
[['PSW_OUT','TMP_IN','TMP_BOP_IDX_CY_IN','NEXT_BYTE'],['TMP_BOP_TMPN','FLASH_OUT','TMP_IN'],['TMP_BITADDR_OUT','BOP_IN','RAR_IN'],['RAM_OUT','TMP_IN'],['BOP_OUT','RAM_IN']],
#93,   1,   MOVC,     A, @A+DPTR
[],
#94,   2,   SUBB,     A, #immed
[],
#95,   2,   SUBB,     A, direct
[],
#96,   1,   SUBB,     A, @R0
[],
#97,   1,   SUBB,     A, @R1
[],
#98,   1,   SUBB,     A, R0
[],
#99,   1,   SUBB,     A, R1
[],
#9A,   1,   SUBB,     A, R2
[],
#9B,   1,   SUBB,     A, R3
[],
#9C,   1,   SUBB,     A, R4
[],
#9D,   1,   SUBB,     A, R5
[],
#9E,   1,   SUBB,     A, R6
[],
#9F,   1,   SUBB,     A, R7
[],
#A0,   2,   ORL,      C, /bit
[],
#A1,   2,   AJMP,     addr11
1,
#A2,   2,   MOV,      C, bit
[['NEXT_BYTE'],['FLASH_OUT','TMP_IN'],['TMP_BITADDR_OUT','BOP_IN','RAR_IN'],['RAM_OUT','TMP_IN'],['TMP_BOP_TMPN','PSW_OUT','TMP_IN'],['BOP_OUT','PSW_LOAD_BUS']],
#A3,   1,   INC,      DPTR
[],
#A4,   1,   MUL,      AB
[],
#A5,    ,   reserved,  
[],
#A6,   2,   MOV,      @R0, direct
[*STEP_DIRECT_ADDRESS,['RAM_OUT','TMP_IN'],['RAR-@RI'],['TMP_OUT','RAM_IN']],
#A7,   2,   MOV,      @R1, direct
-1,
#A8,   2,   MOV,      R0, direct
[*STEP_DIRECT_ADDRESS,['RAM_OUT','TMP_IN'],['TMP_OUT','RAR-RI_IN']],
#A9,   2,   MOV,      R1, direct
-1,
#AA,   2,   MOV,      R2, direct
-1,
#AB,   2,   MOV,      R3, direct
-1,
#AC,   2,   MOV,      R4, direct
-1,
#AD,   2,   MOV,      R5, direct
-1,
#AE,   2,   MOV,      R6, direct
-1,
#AF,   2,   MOV,      R7, direct
-1,
#B0,   2,   ANL,      C, /bit
[],
#B1,   2,   ACALL,    addr11
[],
#B2,   2,   CPL,      bit
[],
#B3,   1,   CPL,      C
[],
#B4,   3,   CJNE,     A, #immed, offset
[],
#B5,   3,   CJNE,     A, direct, offset
[],
#B6,   3,   CJNE,     @R0, #immed, offset
[],
#B7,   3,   CJNE,     @R1, #immed, offset
[],
#B8,   3,   CJNE,     R0, #immed, offset
[],
#B9,   3,   CJNE,     R1, #immed, offset
[],
#BA,   3,   CJNE,     R2, #immed, offset
[],
#BB,   3,   CJNE,     R3, #immed, offset
[],
#BC,   3,   CJNE,     R4, #immed, offset
[],
#BD,   3,   CJNE,     R5, #immed, offset
[],
#BE,   3,   CJNE,     R6, #immed, offset
[],
#BF,   3,   CJNE,     R7, #immed, offset
[],
#C0,   2,   PUSH,     direct
[],
#C1,   2,   AJMP,     addr11
1,
#C2,   2,   CLR,      bit
[],
#C3,   1,   CLR,      C
[],
#C4,   1,   SWAP,     A
[[], [], [],[]],
#C5,   2,   XCH,      A, direct
[],
#C6,   1,   XCH,      A, @R0
[],
#C7,   1,   XCH,      A, @R1
[],
#C8,   1,   XCH,      A, R0
[],
#C9,   1,   XCH,      A, R1
[],
#CA,   1,   XCH,      A, R2
[],
#CB,   1,   XCH,      A, R3
[],
#CC,   1,   XCH,      A, R4
[],
#CD,   1,   XCH,      A, R5
[],
#CE,   1,   XCH,      A, R6
[],
#CF,   1,   XCH,      A, R7
[],
#D0,   2,   POP,      direct
[],
#D1,   2,   ACALL,    addr11
[],
#D2,   2,   SETB,     bit
[],
#D3,   1,   SETB,     C
[],
#D4,   1,   DA,       A
[],
#D5,   3,   DJNZ,     direct, offset
[*STEP_DIRECT_ADDRESS,['RAM_OUT','ALU_A_DBUS_L8IN'],['ALU_DEC','ADT_L8E','TMP_IN','RAM_IN','NEXT_BYTE'],*STEP_PC_ADD_OFFSET],
#D6,   1,   XCHD,     A, @R0
[],
#D7,   1,   XCHD,     A, @R1
[],
#D8,   2,   DJNZ,     R0, offset
[],
#D9,   2,   DJNZ,     R1, offset
[],
#DA,   2,   DJNZ,     R2, offset
[],
#DB,   2,   DJNZ,     R3, offset
[],
#DC,   2,   DJNZ,     R4, offset
[],
#DD,   2,   DJNZ,     R5, offset
[],
#DE,   2,   DJNZ,     R6, offset
[],
#DF,   2,   DJNZ,     R7, offset
[],
#E0,   1,   MOVX,     A, @DPTR
[],
#E1,   2,   AJMP,     addr11
1,
#E2,   1,   MOVX,     A, @R0
[],
#E3,   1,   MOVX,     A, @R1
[],
#E4,   1,   CLR,      A
[],
#E5,   2,   MOV,      A, direct
[],
#E6,   1,   MOV,      A, @R0
[],
#E7,   1,   MOV,      A, @R1
[],
#E8,   1,   MOV,      A, R0
[],
#E9,   1,   MOV,      A, R1
[],
#EA,   1,   MOV,      A, R2
[],
#EB,   1,   MOV,      A, R3
[],
#EC,   1,   MOV,      A, R4
[],
#ED,   1,   MOV,      A, R5
[],
#EE,   1,   MOV,      A, R6
[],
#EF,   1,   MOV,      A, R7
[],
#F0,   1,   MOVX,     @DPTR, A
[],
#F1,   2,   ACALL,    addr11
[],
#F2,   1,   MOVX,     @R0, A
[],
#F3,   1,   MOVX,     @R1, A
[],
#F4,   1,   CPL,      A
[],
#F5,   2,   MOV,      direct, A
[*merge_first(['ACC_OUT','TMP_IN'],STEP_DIRECT_ADDRESS),['TMP_OUT','RAM_IN']],
#F6,   1,   MOV,      @R0, A
[['ACC_OUT','TMP_IN'],['RAR-@RI'],['TMP_OUT','RAM_IN']],
#F7,   1,   MOV,      @R1, A
-1,
#F8,   1,   MOV,      R0, A
[['ACC_OUT','TMP_IN'],['TMP_OUT','RAR-RI_IN']],
#F9,   1,   MOV,      R1, A
-1,
#FA,   1,   MOV,      R2, A
-1,
#FB,   1,   MOV,      R3, A
-1,
#FC,   1,   MOV,      R4, A
-1,
#FD,   1,   MOV,      R5, A
-1,
#FE,   1,   MOV,      R6, A
-1,
#FF,   1,   MOV,      R7, A
-1
]