

================================================================
== Vitis HLS Report for 'bnn_xcel_Pipeline_outer'
================================================================
* Date:           Sun Nov 10 15:46:48 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.093 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- outer   |       32|       32|         2|          1|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%o_index = alloca i32 1"   --->   Operation 5 'alloca' 'o_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reshaped = alloca i32 1"   --->   Operation 6 'alloca' 'reshaped' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %o_index"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.3.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c = load i6 %o_index" [./layer.h:154]   --->   Operation 9 'load' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i6 %c" [./layer.h:154]   --->   Operation 10 'trunc' 'trunc_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.61ns)   --->   "%icmp_ln154 = icmp_eq  i6 %c, i6 32" [./layer.h:154]   --->   Operation 11 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln154 = add i6 %c, i6 1" [./layer.h:154]   --->   Operation 13 'add' 'add_ln154' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %for.inc.3.i.split, void %_Z7flattenPA4_A4_bPb.exit.exitStub" [./layer.h:154]   --->   Operation 14 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln154, i2 0" [./layer.h:159]   --->   Operation 15 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln159_1 = zext i7 %tmp_s" [./layer.h:159]   --->   Operation 16 'zext' 'zext_ln159_1' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv2_pooled_addr = getelementptr i1 %conv2_pooled, i64 0, i64 %zext_ln159_1" [./layer.h:159]   --->   Operation 17 'getelementptr' 'conv2_pooled_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%or_ln159 = or i7 %tmp_s, i7 1" [./layer.h:159]   --->   Operation 18 'or' 'or_ln159' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln159_2 = zext i7 %or_ln159" [./layer.h:159]   --->   Operation 19 'zext' 'zext_ln159_2' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv2_pooled_addr_1 = getelementptr i1 %conv2_pooled, i64 0, i64 %zext_ln159_2" [./layer.h:159]   --->   Operation 20 'getelementptr' 'conv2_pooled_addr_1' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln159_1 = or i7 %tmp_s, i7 2" [./layer.h:159]   --->   Operation 21 'or' 'or_ln159_1' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln159_3 = zext i7 %or_ln159_1" [./layer.h:159]   --->   Operation 22 'zext' 'zext_ln159_3' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv2_pooled_addr_2 = getelementptr i1 %conv2_pooled, i64 0, i64 %zext_ln159_3" [./layer.h:159]   --->   Operation 23 'getelementptr' 'conv2_pooled_addr_2' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln159_2 = or i7 %tmp_s, i7 3" [./layer.h:159]   --->   Operation 24 'or' 'or_ln159_2' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln159_5 = zext i7 %or_ln159_2" [./layer.h:159]   --->   Operation 25 'zext' 'zext_ln159_5' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv2_pooled_addr_3 = getelementptr i1 %conv2_pooled, i64 0, i64 %zext_ln159_5" [./layer.h:159]   --->   Operation 26 'getelementptr' 'conv2_pooled_addr_3' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv2_pooled_1_addr = getelementptr i1 %conv2_pooled_1, i64 0, i64 %zext_ln159_1" [./layer.h:159]   --->   Operation 27 'getelementptr' 'conv2_pooled_1_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv2_pooled_1_addr_1 = getelementptr i1 %conv2_pooled_1, i64 0, i64 %zext_ln159_2" [./layer.h:159]   --->   Operation 28 'getelementptr' 'conv2_pooled_1_addr_1' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv2_pooled_1_addr_2 = getelementptr i1 %conv2_pooled_1, i64 0, i64 %zext_ln159_3" [./layer.h:159]   --->   Operation 29 'getelementptr' 'conv2_pooled_1_addr_2' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv2_pooled_1_addr_3 = getelementptr i1 %conv2_pooled_1, i64 0, i64 %zext_ln159_5" [./layer.h:159]   --->   Operation 30 'getelementptr' 'conv2_pooled_1_addr_3' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv2_pooled_2_addr = getelementptr i1 %conv2_pooled_2, i64 0, i64 %zext_ln159_1" [./layer.h:159]   --->   Operation 31 'getelementptr' 'conv2_pooled_2_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv2_pooled_2_addr_1 = getelementptr i1 %conv2_pooled_2, i64 0, i64 %zext_ln159_2" [./layer.h:159]   --->   Operation 32 'getelementptr' 'conv2_pooled_2_addr_1' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv2_pooled_2_addr_2 = getelementptr i1 %conv2_pooled_2, i64 0, i64 %zext_ln159_3" [./layer.h:159]   --->   Operation 33 'getelementptr' 'conv2_pooled_2_addr_2' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv2_pooled_2_addr_3 = getelementptr i1 %conv2_pooled_2, i64 0, i64 %zext_ln159_5" [./layer.h:159]   --->   Operation 34 'getelementptr' 'conv2_pooled_2_addr_3' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv2_pooled_3_addr = getelementptr i1 %conv2_pooled_3, i64 0, i64 %zext_ln159_1" [./layer.h:159]   --->   Operation 35 'getelementptr' 'conv2_pooled_3_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv2_pooled_3_addr_1 = getelementptr i1 %conv2_pooled_3, i64 0, i64 %zext_ln159_2" [./layer.h:159]   --->   Operation 36 'getelementptr' 'conv2_pooled_3_addr_1' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv2_pooled_3_addr_2 = getelementptr i1 %conv2_pooled_3, i64 0, i64 %zext_ln159_3" [./layer.h:159]   --->   Operation 37 'getelementptr' 'conv2_pooled_3_addr_2' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv2_pooled_3_addr_3 = getelementptr i1 %conv2_pooled_3, i64 0, i64 %zext_ln159_5" [./layer.h:159]   --->   Operation 38 'getelementptr' 'conv2_pooled_3_addr_3' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (0.53ns)   --->   "%conv2_pooled_load = load i7 %conv2_pooled_addr" [./layer.h:159]   --->   Operation 39 'load' 'conv2_pooled_load' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 40 [2/2] (0.53ns)   --->   "%conv2_pooled_load_1 = load i7 %conv2_pooled_addr_1" [./layer.h:159]   --->   Operation 40 'load' 'conv2_pooled_load_1' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 41 [2/2] (0.53ns)   --->   "%conv2_pooled_load_2 = load i7 %conv2_pooled_addr_2" [./layer.h:159]   --->   Operation 41 'load' 'conv2_pooled_load_2' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 42 [2/2] (0.53ns)   --->   "%conv2_pooled_load_3 = load i7 %conv2_pooled_addr_3" [./layer.h:159]   --->   Operation 42 'load' 'conv2_pooled_load_3' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 43 [2/2] (0.53ns)   --->   "%conv2_pooled_1_load = load i7 %conv2_pooled_1_addr" [./layer.h:159]   --->   Operation 43 'load' 'conv2_pooled_1_load' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 44 [2/2] (0.53ns)   --->   "%conv2_pooled_1_load_1 = load i7 %conv2_pooled_1_addr_1" [./layer.h:159]   --->   Operation 44 'load' 'conv2_pooled_1_load_1' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 45 [2/2] (0.53ns)   --->   "%conv2_pooled_1_load_2 = load i7 %conv2_pooled_1_addr_2" [./layer.h:159]   --->   Operation 45 'load' 'conv2_pooled_1_load_2' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 46 [2/2] (0.53ns)   --->   "%conv2_pooled_1_load_3 = load i7 %conv2_pooled_1_addr_3" [./layer.h:159]   --->   Operation 46 'load' 'conv2_pooled_1_load_3' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 47 [2/2] (0.53ns)   --->   "%conv2_pooled_2_load = load i7 %conv2_pooled_2_addr" [./layer.h:159]   --->   Operation 47 'load' 'conv2_pooled_2_load' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 48 [2/2] (0.53ns)   --->   "%conv2_pooled_2_load_1 = load i7 %conv2_pooled_2_addr_1" [./layer.h:159]   --->   Operation 48 'load' 'conv2_pooled_2_load_1' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 49 [2/2] (0.53ns)   --->   "%conv2_pooled_2_load_2 = load i7 %conv2_pooled_2_addr_2" [./layer.h:159]   --->   Operation 49 'load' 'conv2_pooled_2_load_2' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 50 [2/2] (0.53ns)   --->   "%conv2_pooled_2_load_3 = load i7 %conv2_pooled_2_addr_3" [./layer.h:159]   --->   Operation 50 'load' 'conv2_pooled_2_load_3' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 51 [2/2] (0.53ns)   --->   "%conv2_pooled_3_load = load i7 %conv2_pooled_3_addr" [./layer.h:159]   --->   Operation 51 'load' 'conv2_pooled_3_load' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 52 [2/2] (0.53ns)   --->   "%conv2_pooled_3_load_1 = load i7 %conv2_pooled_3_addr_1" [./layer.h:159]   --->   Operation 52 'load' 'conv2_pooled_3_load_1' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 53 [2/2] (0.53ns)   --->   "%conv2_pooled_3_load_2 = load i7 %conv2_pooled_3_addr_2" [./layer.h:159]   --->   Operation 53 'load' 'conv2_pooled_3_load_2' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 54 [2/2] (0.53ns)   --->   "%conv2_pooled_3_load_3 = load i7 %conv2_pooled_3_addr_3" [./layer.h:159]   --->   Operation 54 'load' 'conv2_pooled_3_load_3' <Predicate = (!icmp_ln154)> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln154 = store i6 %add_ln154, i6 %o_index" [./layer.h:154]   --->   Operation 55 'store' 'store_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.38>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%reshaped_load_1 = load i512 %reshaped"   --->   Operation 126 'load' 'reshaped_load_1' <Predicate = (icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %reshaped_out, i512 %reshaped_load_1"   --->   Operation 127 'write' 'write_ln0' <Predicate = (icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 128 'ret' 'ret_ln0' <Predicate = (icmp_ln154)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.71>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%reshaped_load = load i512 %reshaped" [./layer.h:159]   --->   Operation 56 'load' 'reshaped_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i6 %c" [./layer.h:154]   --->   Operation 57 'zext' 'zext_ln154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln154_1 = zext i6 %c" [./layer.h:154]   --->   Operation 58 'zext' 'zext_ln154_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln154_2 = zext i6 %c" [./layer.h:154]   --->   Operation 59 'zext' 'zext_ln154_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln155 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [./layer.h:155]   --->   Operation 60 'specpipeline' 'specpipeline_ln155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [./layer.h:154]   --->   Operation 61 'specloopname' 'specloopname_ln154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/2] (0.53ns)   --->   "%conv2_pooled_load = load i7 %conv2_pooled_addr" [./layer.h:159]   --->   Operation 62 'load' 'conv2_pooled_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %reshaped_load, i64 %zext_ln154, i1 %conv2_pooled_load" [./layer.h:159]   --->   Operation 63 'bitset' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.12ns)   --->   "%xor_ln158 = xor i6 %c, i6 32" [./layer.h:158]   --->   Operation 64 'xor' 'xor_ln158' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i6 %xor_ln158" [./layer.h:159]   --->   Operation 65 'zext' 'zext_ln159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/2] (0.53ns)   --->   "%conv2_pooled_load_1 = load i7 %conv2_pooled_addr_1" [./layer.h:159]   --->   Operation 66 'load' 'conv2_pooled_load_1' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2018 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp, i64 %zext_ln159, i1 %conv2_pooled_load_1" [./layer.h:159]   --->   Operation 67 'bitset' 'tmp_2018' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln159_1_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %c" [./layer.h:159]   --->   Operation 68 'bitconcatenate' 'zext_ln159_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln159_6 = zext i7 %zext_ln159_1_cast" [./layer.h:159]   --->   Operation 69 'zext' 'zext_ln159_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/2] (0.53ns)   --->   "%conv2_pooled_load_2 = load i7 %conv2_pooled_addr_2" [./layer.h:159]   --->   Operation 70 'load' 'conv2_pooled_load_2' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2019 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2018, i64 %zext_ln159_6, i1 %conv2_pooled_load_2" [./layer.h:159]   --->   Operation 71 'bitset' 'tmp_2019' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln159 = sext i6 %xor_ln158" [./layer.h:159]   --->   Operation 72 'sext' 'sext_ln159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln159_7 = zext i7 %sext_ln159" [./layer.h:159]   --->   Operation 73 'zext' 'zext_ln159_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/2] (0.53ns)   --->   "%conv2_pooled_load_3 = load i7 %conv2_pooled_addr_3" [./layer.h:159]   --->   Operation 74 'load' 'conv2_pooled_load_3' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_2020 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2019, i64 %zext_ln159_7, i1 %conv2_pooled_load_3" [./layer.h:159]   --->   Operation 75 'bitset' 'tmp_2020' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln159_3_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %c" [./layer.h:159]   --->   Operation 76 'bitconcatenate' 'zext_ln159_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln159_9 = zext i8 %zext_ln159_3_cast" [./layer.h:159]   --->   Operation 77 'zext' 'zext_ln159_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/2] (0.53ns)   --->   "%conv2_pooled_1_load = load i7 %conv2_pooled_1_addr" [./layer.h:159]   --->   Operation 78 'load' 'conv2_pooled_1_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_2021 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2020, i64 %zext_ln159_9, i1 %conv2_pooled_1_load" [./layer.h:159]   --->   Operation 79 'bitset' 'tmp_2021' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.70ns)   --->   "%add_ln158 = add i8 %zext_ln154_2, i8 160" [./layer.h:158]   --->   Operation 80 'add' 'add_ln158' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln159_4 = zext i8 %add_ln158" [./layer.h:159]   --->   Operation 81 'zext' 'zext_ln159_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/2] (0.53ns)   --->   "%conv2_pooled_1_load_1 = load i7 %conv2_pooled_1_addr_1" [./layer.h:159]   --->   Operation 82 'load' 'conv2_pooled_1_load_1' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_2022 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2021, i64 %zext_ln159_4, i1 %conv2_pooled_1_load_1" [./layer.h:159]   --->   Operation 83 'bitset' 'tmp_2022' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln159_1 = sext i7 %zext_ln159_1_cast" [./layer.h:159]   --->   Operation 84 'sext' 'sext_ln159_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln159_11 = zext i8 %sext_ln159_1" [./layer.h:159]   --->   Operation 85 'zext' 'zext_ln159_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/2] (0.53ns)   --->   "%conv2_pooled_1_load_2 = load i7 %conv2_pooled_1_addr_2" [./layer.h:159]   --->   Operation 86 'load' 'conv2_pooled_1_load_2' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_2023 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2022, i64 %zext_ln159_11, i1 %conv2_pooled_1_load_2" [./layer.h:159]   --->   Operation 87 'bitset' 'tmp_2023' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln159_2 = sext i6 %xor_ln158" [./layer.h:159]   --->   Operation 88 'sext' 'sext_ln159_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln159_12 = zext i8 %sext_ln159_2" [./layer.h:159]   --->   Operation 89 'zext' 'zext_ln159_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/2] (0.53ns)   --->   "%conv2_pooled_1_load_3 = load i7 %conv2_pooled_1_addr_3" [./layer.h:159]   --->   Operation 90 'load' 'conv2_pooled_1_load_3' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_2024 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2023, i64 %zext_ln159_12, i1 %conv2_pooled_1_load_3" [./layer.h:159]   --->   Operation 91 'bitset' 'tmp_2024' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln159_7_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %c" [./layer.h:159]   --->   Operation 92 'bitconcatenate' 'zext_ln159_7_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln159_13 = zext i9 %zext_ln159_7_cast" [./layer.h:159]   --->   Operation 93 'zext' 'zext_ln159_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/2] (0.53ns)   --->   "%conv2_pooled_2_load = load i7 %conv2_pooled_2_addr" [./layer.h:159]   --->   Operation 94 'load' 'conv2_pooled_2_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_2025 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2024, i64 %zext_ln159_13, i1 %conv2_pooled_2_load" [./layer.h:159]   --->   Operation 95 'bitset' 'tmp_2025' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.71ns)   --->   "%add_ln158_1 = add i9 %zext_ln154_1, i9 288" [./layer.h:158]   --->   Operation 96 'add' 'add_ln158_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln159_8 = zext i9 %add_ln158_1" [./layer.h:159]   --->   Operation 97 'zext' 'zext_ln159_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/2] (0.53ns)   --->   "%conv2_pooled_2_load_1 = load i7 %conv2_pooled_2_addr_1" [./layer.h:159]   --->   Operation 98 'load' 'conv2_pooled_2_load_1' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_2026 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2025, i64 %zext_ln159_8, i1 %conv2_pooled_2_load_1" [./layer.h:159]   --->   Operation 99 'bitset' 'tmp_2026' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln159_9_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %c" [./layer.h:159]   --->   Operation 100 'bitconcatenate' 'zext_ln159_9_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln159_14 = zext i9 %zext_ln159_9_cast" [./layer.h:159]   --->   Operation 101 'zext' 'zext_ln159_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/2] (0.53ns)   --->   "%conv2_pooled_2_load_2 = load i7 %conv2_pooled_2_addr_2" [./layer.h:159]   --->   Operation 102 'load' 'conv2_pooled_2_load_2' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_2027 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2026, i64 %zext_ln159_14, i1 %conv2_pooled_2_load_2" [./layer.h:159]   --->   Operation 103 'bitset' 'tmp_2027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.71ns)   --->   "%add_ln158_2 = add i9 %zext_ln154_1, i9 352" [./layer.h:158]   --->   Operation 104 'add' 'add_ln158_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln159_10 = zext i9 %add_ln158_2" [./layer.h:159]   --->   Operation 105 'zext' 'zext_ln159_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/2] (0.53ns)   --->   "%conv2_pooled_2_load_3 = load i7 %conv2_pooled_2_addr_3" [./layer.h:159]   --->   Operation 106 'load' 'conv2_pooled_2_load_3' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_2028 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2027, i64 %zext_ln159_10, i1 %conv2_pooled_2_load_3" [./layer.h:159]   --->   Operation 107 'bitset' 'tmp_2028' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln159_3 = sext i8 %zext_ln159_3_cast" [./layer.h:159]   --->   Operation 108 'sext' 'sext_ln159_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln159_15 = zext i9 %sext_ln159_3" [./layer.h:159]   --->   Operation 109 'zext' 'zext_ln159_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/2] (0.53ns)   --->   "%conv2_pooled_3_load = load i7 %conv2_pooled_3_addr" [./layer.h:159]   --->   Operation 110 'load' 'conv2_pooled_3_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_2029 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2028, i64 %zext_ln159_15, i1 %conv2_pooled_3_load" [./layer.h:159]   --->   Operation 111 'bitset' 'tmp_2029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln159_4 = sext i8 %add_ln158" [./layer.h:159]   --->   Operation 112 'sext' 'sext_ln159_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln159_16 = zext i9 %sext_ln159_4" [./layer.h:159]   --->   Operation 113 'zext' 'zext_ln159_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/2] (0.53ns)   --->   "%conv2_pooled_3_load_1 = load i7 %conv2_pooled_3_addr_1" [./layer.h:159]   --->   Operation 114 'load' 'conv2_pooled_3_load_1' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_2030 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2029, i64 %zext_ln159_16, i1 %conv2_pooled_3_load_1" [./layer.h:159]   --->   Operation 115 'bitset' 'tmp_2030' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln159_5 = sext i7 %zext_ln159_1_cast" [./layer.h:159]   --->   Operation 116 'sext' 'sext_ln159_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln159_17 = zext i9 %sext_ln159_5" [./layer.h:159]   --->   Operation 117 'zext' 'zext_ln159_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/2] (0.53ns)   --->   "%conv2_pooled_3_load_2 = load i7 %conv2_pooled_3_addr_2" [./layer.h:159]   --->   Operation 118 'load' 'conv2_pooled_3_load_2' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_2031 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2030, i64 %zext_ln159_17, i1 %conv2_pooled_3_load_2" [./layer.h:159]   --->   Operation 119 'bitset' 'tmp_2031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln159_6 = sext i6 %xor_ln158" [./layer.h:159]   --->   Operation 120 'sext' 'sext_ln159_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln159_18 = zext i9 %sext_ln159_6" [./layer.h:159]   --->   Operation 121 'zext' 'zext_ln159_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/2] (0.53ns)   --->   "%conv2_pooled_3_load_3 = load i7 %conv2_pooled_3_addr_3" [./layer.h:159]   --->   Operation 122 'load' 'conv2_pooled_3_load_3' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_2032 = bitset i512 @_ssdm_op_BitSet.i512.i512.i64.i1, i512 %tmp_2031, i64 %zext_ln159_18, i1 %conv2_pooled_3_load_3" [./layer.h:159]   --->   Operation 123 'bitset' 'tmp_2032' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln154 = store i512 %tmp_2032, i512 %reshaped" [./layer.h:154]   --->   Operation 124 'store' 'store_ln154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln154 = br void %for.inc.3.i" [./layer.h:154]   --->   Operation 125 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('o_index') [6]  (0 ns)
	'load' operation ('c', ./layer.h:154) on local variable 'o_index' [11]  (0 ns)
	'add' operation ('add_ln154', ./layer.h:154) [15]  (0.706 ns)
	'store' operation ('store_ln154', ./layer.h:154) of variable 'add_ln154', ./layer.h:154 on local variable 'o_index' [111]  (0.387 ns)

 <State 2>: 0.715ns
The critical path consists of the following:
	'add' operation ('add_ln158_1', ./layer.h:158) [82]  (0.715 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
