/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] _00_;
  reg [4:0] _01_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_22z;
  wire [24:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_25z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [3:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [19:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_2z[0] & celloutsig_0_2z[1]);
  assign celloutsig_0_14z = ~(in_data[26] & celloutsig_0_2z[9]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[5] | celloutsig_1_0z[2]);
  assign celloutsig_0_46z = celloutsig_0_25z[0] | celloutsig_0_12z[4];
  assign celloutsig_0_0z = in_data[77] ^ in_data[8];
  assign celloutsig_0_45z = celloutsig_0_20z ^ celloutsig_0_19z;
  assign celloutsig_1_15z = celloutsig_1_13z[0] ^ in_data[113];
  assign celloutsig_1_4z = ~(celloutsig_1_3z ^ in_data[147]);
  assign celloutsig_0_16z = ~(celloutsig_0_8z[3] ^ celloutsig_0_6z);
  reg [3:0] _12_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _12_ <= 4'h0;
    else _12_ <= { celloutsig_0_2z[8:6], celloutsig_0_6z };
  assign _00_[3:0] = _12_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _01_ <= 5'h00;
    else _01_ <= celloutsig_0_11z[5:1];
  assign celloutsig_1_19z = { celloutsig_1_5z[15:3], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_6z } == { celloutsig_1_7z[18:9], celloutsig_1_18z, celloutsig_1_11z };
  assign celloutsig_0_19z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z } == { in_data[28:25], _01_, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_1_17z = celloutsig_1_15z & ~(celloutsig_1_13z[3]);
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z } % { 1'h1, celloutsig_1_7z[16:14], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_11z = { celloutsig_0_9z[5:1], celloutsig_0_7z } % { 1'h1, in_data[77], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[184:177] * in_data[185:178];
  assign celloutsig_0_8z = { in_data[83:80], celloutsig_0_3z } * { celloutsig_0_4z[3:2], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_23z = { celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_13z, _01_, celloutsig_0_16z, _00_[3:0], celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_0z } * { celloutsig_0_9z[3:1], celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_4z, _01_ };
  assign celloutsig_1_10z = celloutsig_1_9z[0] ? { celloutsig_1_7z[12:9], celloutsig_1_7z[17], celloutsig_1_1z } : celloutsig_1_0z[6:1];
  assign celloutsig_0_2z = celloutsig_0_0z ? in_data[21:12] : { in_data[89:81], 1'h0 };
  assign celloutsig_1_6z = celloutsig_1_2z != in_data[120:112];
  assign celloutsig_1_12z = { in_data[175:161], celloutsig_1_10z, celloutsig_1_9z } != in_data[159:125];
  assign celloutsig_0_5z = - { celloutsig_0_2z[4:3], celloutsig_0_4z };
  assign celloutsig_1_11z = - celloutsig_1_9z[10:3];
  assign celloutsig_1_2z = ~ { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_22z = ~ celloutsig_0_2z[9:4];
  assign celloutsig_0_4z = { in_data[64], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z } << celloutsig_0_2z[5:2];
  assign celloutsig_1_5z = { celloutsig_1_2z[6:0], celloutsig_1_2z } << { celloutsig_1_2z[8:3], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z } << { celloutsig_1_7z[9], celloutsig_1_7z[17:15] };
  assign celloutsig_1_13z = celloutsig_1_5z[14:3] << celloutsig_1_5z[15:4];
  assign celloutsig_0_9z = { celloutsig_0_5z[0], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_8z } << { celloutsig_0_4z[2], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_8z[3], _00_[3:0] } << celloutsig_0_8z;
  assign celloutsig_0_17z = { celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z } << { celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_0_25z = celloutsig_0_9z[5:1] ~^ celloutsig_0_23z[23:19];
  assign celloutsig_0_13z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z } ^ { in_data[85], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_18z = ~((celloutsig_1_17z & celloutsig_1_12z) | celloutsig_1_11z[4]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | celloutsig_0_0z);
  assign celloutsig_0_20z = ~((celloutsig_0_0z & celloutsig_0_14z) | celloutsig_0_9z[1]);
  assign celloutsig_1_3z = ~((in_data[138] & celloutsig_1_2z[4]) | (celloutsig_1_2z[6] & celloutsig_1_0z[2]));
  assign celloutsig_0_7z = ~((celloutsig_0_4z[2] & celloutsig_0_6z) | (celloutsig_0_6z & celloutsig_0_5z[2]));
  assign { celloutsig_1_7z[9], celloutsig_1_7z[18], celloutsig_1_7z[19], celloutsig_1_7z[17:10] } = ~ { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z[6], celloutsig_1_0z };
  assign _00_[4] = celloutsig_0_20z;
  assign celloutsig_1_7z[8:0] = celloutsig_1_7z[17:9];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
