/* (c) 2025 FRINKnet & Friends â€“ MIT licence */

#ifdef __cplusplus
	extern "C" {
#endif

#ifdef __ARCH_CONFIG
	#undef xtensa
	#define JACL_ARCH xtensa
	#define JACL_ARCH_XTENSA 1
	#define __jacl_arch_syscall __xtensa_syscall
	#define __jacl_arch_tls_set __xtensa_set_tp_register
	#define __jacl_arch_tls_get __xtensa_get_tp_register
	#define JACL_BITS 32
#undef __ARCH_CONFIG
#endif

#ifdef __ARCH_SYSCALL
	static inline long __xtensa_syscall(long num, long a1, long a2, long a3, long a4, long a5, long a6) {
		long result;
		register long a2_reg __asm__("a2") = num;
		register long a3_reg __asm__("a3") = a1;
		register long a4_reg __asm__("a4") = a2;
		register long a5_reg __asm__("a5") = a3;
		register long a6_reg __asm__("a6") = a4;
		register long a7_reg __asm__("a7") = a5;
		register long a8_reg __asm__("a8") = a6;

		__asm__ volatile ("syscall"
			: "=r"(a2_reg)
			: "r"(a2_reg), "r"(a3_reg), "r"(a4_reg), "r"(a5_reg), "r"(a6_reg), "r"(a7_reg), "r"(a8_reg)
			: "memory");

		result = a2_reg;

		return result;
	}
#undef __ARCH_SYSCALL
#endif

#ifdef __ARCH_START
	__asm__(
		".global _start\n"
		"_start:\n"
		"movi a0, 0\n"
		"mov a2, a1\n"
		"addi a1, a1, -16\n"
		"call0 _start_main\n"
	);
#undef __ARCH_START
#endif

#ifdef __ARCH_TLS
	static inline void __xtensa_set_tp_register(void* addr) {
		__asm__ volatile("mov a15, %0" : : "r"(addr) : "memory");
	}

	static inline void* __xtensa_get_tp_register(void) {
		void* result;

		__asm__("mov %0, a15" : "=r"(result));

		return result;
	}
#undef __ARCH_TLS
#endif

#ifdef __cplusplus
	}
#endif

