# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2006 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Fri Feb 18 10:07:48 2011
# 
# Allegro PCB Router v16-3-85 made 2009/11/03 at 11:55:32
# Running on: uranus, OS Version: WindowsNT 6.1.7600, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Batch File Name: pasde.do
# Did File Name: F:/tdp4/trunk/circuit/s08/allegro/specctra.did
# Current time = Fri Feb 18 10:07:48 2011
# PCB F:/tdp4/trunk/circuit/s08/allegro
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-2090.0000 ylo=-1380.0000 xhi=2090.0000 yhi=1265.0000
# Total 8 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 18, Images Processed 24, Padstacks Processed 8
# Nets Processed 46, Net Terminals 113
# PCB Area=8740000.000  EIC=9  Area/EIC=971111.111  SMDs=11
# Total Pin Count: 136
# Signal Connections Created 67
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 67
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 53062.0900 Horizontal 33055.4420 Vertical 20006.6480
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 53062.0900 Horizontal 32903.9700 Vertical 20158.1200
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File F:/tdp4/trunk/circuit/s08/allegro\s08-2_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/Adraen/AppData/Local/Temp/#Taaaaab05616.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 4
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Fri Feb 18 10:08:01 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 67
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 53062.0900 Horizontal 33055.4420 Vertical 20006.6480
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 53062.0900 Horizontal 32903.9700 Vertical 20158.1200
# Attempts 4 Successes 0 Failures 4 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 67
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 53062.0900 Horizontal 33055.4420 Vertical 20006.6480
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 53062.0900 Horizontal 32903.9700 Vertical 20158.1200
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# <<WARNING:>> Smart Route: 100.00 percent of bus attempts failed.
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Fri Feb 18 10:08:01 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 67
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 53062.0900 Horizontal 33055.4420 Vertical 20006.6480
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 53062.0900 Horizontal 32903.9700 Vertical 20158.1200
# Start Route Pass 1 of 25
# Routing 59 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 19 (Cross: 16, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 59 Successes 59 Failures 0 Vias 9
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 25
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 25
# Routing 86 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 7 (Cross: 7, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 77 Successes 77 Failures 0 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.6316
# End Pass 2 of 25
# 3 bend points have been removed.
# 1 bend points have been removed.
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 2 passes.
# Start Route Pass 3 of 25
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 21 Successes 21 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 25
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 3 passes.
# Start Route Pass 4 of 25
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 25
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 4 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 26, at vias 5 Total Vias 17
# Percent Connected   88.06
# Manhattan Length 54430.4000 Horizontal 33670.8640 Vertical 20759.5360
# Routed Length 24894.1679 Horizontal 15096.0700 Vertical 11161.9200
# Ratio Actual / Manhattan   0.4574
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:04 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 26, at vias 5 Total Vias 17
# Percent Connected   88.06
# Manhattan Length 54430.4000 Horizontal 33670.8640 Vertical 20759.5360
# Routed Length 24894.1679 Horizontal 15096.0700 Vertical 11161.9200
# Ratio Actual / Manhattan   0.4574
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 85 Successes 84 Failures 1 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 103 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 86 Successes 86 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 30, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 53978.3400 Horizontal 33566.1260 Vertical 20412.2140
# Routed Length 24012.5671 Horizontal 14936.1900 Vertical 10640.1100
# Ratio Actual / Manhattan   0.4449
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 18 10:08:05 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 30, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 53978.3400 Horizontal 33566.1260 Vertical 20412.2140
# Routed Length 24012.5671 Horizontal 14936.1900 Vertical 10640.1100
# Ratio Actual / Manhattan   0.4449
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 5 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 30, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 53921.3400 Horizontal 33535.3030 Vertical 20386.0370
# Routed Length 24012.5671 Horizontal 14936.1900 Vertical 10640.1100
# Ratio Actual / Manhattan   0.4453
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:06 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 30, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 53921.3400 Horizontal 33535.3030 Vertical 20386.0370
# Routed Length 24012.5671 Horizontal 14936.1900 Vertical 10640.1100
# Ratio Actual / Manhattan   0.4453
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 95 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 86 Successes 86 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 97 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 88 Successes 88 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 30, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 53985.8000 Horizontal 33567.7290 Vertical 20418.0710
# Routed Length 24632.3415 Horizontal 15308.1900 Vertical 10546.4300
# Ratio Actual / Manhattan   0.4563
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 18 10:08:07 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 30, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 53985.8000 Horizontal 33567.7290 Vertical 20418.0710
# Routed Length 24632.3415 Horizontal 15308.1900 Vertical 10546.4300
# Ratio Actual / Manhattan   0.4563
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 30, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 53985.8000 Horizontal 33567.7290 Vertical 20418.0710
# Routed Length 24632.3415 Horizontal 15308.1900 Vertical 10546.4300
# Ratio Actual / Manhattan   0.4563
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:08 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 30, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 53985.8000 Horizontal 33567.7290 Vertical 20418.0710
# Routed Length 24632.3415 Horizontal 15308.1900 Vertical 10546.4300
# Ratio Actual / Manhattan   0.4563
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 95 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 88 Successes 88 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 12
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24685.6701 Horizontal 15293.2900 Vertical 10584.9300
# Ratio Actual / Manhattan   0.4569
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 18 10:08:10 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 12
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24685.6701 Horizontal 15293.2900 Vertical 10584.9300
# Ratio Actual / Manhattan   0.4569
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 12
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24685.6701 Horizontal 15293.2900 Vertical 10584.9300
# Ratio Actual / Manhattan   0.4569
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:11 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 12
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24685.6701 Horizontal 15293.2900 Vertical 10584.9300
# Ratio Actual / Manhattan   0.4569
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 97 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 97 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 12
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24818.4679 Horizontal 15293.2900 Vertical 10584.9300
# Ratio Actual / Manhattan   0.4594
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 18 10:08:12 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 12
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24818.4679 Horizontal 15293.2900 Vertical 10584.9300
# Ratio Actual / Manhattan   0.4594
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 8 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 12
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24818.4679 Horizontal 15293.2900 Vertical 10584.9300
# Ratio Actual / Manhattan   0.4594
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:13 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 12
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24818.4679 Horizontal 15293.2900 Vertical 10584.9300
# Ratio Actual / Manhattan   0.4594
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 97 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 97 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24745.9734 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4580
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 18 10:08:14 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24745.9734 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4580
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 9 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24745.9734 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4580
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:16 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24745.9734 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4580
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 18 10:08:17 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 10 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:18 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 18 10:08:19 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 11 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:20 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 18 10:08:22 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 12 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:22 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 18 10:08:24 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 13 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:25 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 18 10:08:26 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 14 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:27 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 18 10:08:29 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 15 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:30 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 18 10:08:31 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 16 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:33 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 18 10:08:34 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 17 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 43|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:35 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 43|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 44|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 45|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 18 10:08:36 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 18 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 43|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 44|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 45|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 46|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:37 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 43|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 44|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 45|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 46|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 47|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 48|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 18 10:08:39 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 19 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 43|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 44|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 45|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 46|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 47|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 48|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 49|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:40 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 43|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 44|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 45|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 46|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 47|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 48|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 49|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 50|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 51|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 18 10:08:42 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 20 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 43|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 44|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 45|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 46|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 47|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 48|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 49|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 50|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 51|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 52|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:43 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 43|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 44|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 45|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 46|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 47|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 48|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 49|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 50|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 51|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 52|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 53|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 54|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 18 10:08:44 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 21 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 43|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 44|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 45|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 46|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 47|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 48|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 49|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 50|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 51|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 52|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 53|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 54|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 55|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:45 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 43|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 44|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 45|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 46|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 47|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 48|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 49|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 50|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 51|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 52|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 53|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 54|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 55|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 56|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 57|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 18 10:08:47 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 22 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 43|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 44|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 45|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 46|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 47|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 48|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 49|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 50|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 51|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 52|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 53|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 54|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 55|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 56|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 57|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 58|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:48 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 43|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 44|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 45|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 46|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 47|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 48|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 49|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 50|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 51|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 52|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 53|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 54|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 55|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 56|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 57|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 58|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 59|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 60|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 18 10:08:49 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 23 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 43|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 44|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 45|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 46|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 47|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 48|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 49|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 50|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 51|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 52|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 53|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 54|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 55|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 56|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 57|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 58|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 59|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 60|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 61|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:50 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 43|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 44|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 45|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 46|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 47|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 48|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 49|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 50|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 51|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 52|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 53|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 54|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 55|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 56|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 57|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 58|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 59|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 60|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 61|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 62|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 63|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 18 10:08:52 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 24 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 43|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 44|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 45|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 46|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 47|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 48|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 49|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 50|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 51|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 52|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 53|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 54|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 55|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 56|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 57|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 58|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 59|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 60|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 61|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 62|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 63|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 64|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:53 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 43|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 44|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 45|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 46|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 47|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 48|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 49|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 50|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 51|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 52|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 53|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 54|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 55|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 56|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 57|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 58|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 59|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 60|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 61|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 62|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 63|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 64|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 65|     0|     0|   1|    8|   11|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 66|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 18 10:08:54 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 43|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 44|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 45|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 46|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 47|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 48|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 49|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 50|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 51|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 52|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 53|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 54|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 55|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 56|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 57|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 58|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 59|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 60|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 61|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 62|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 63|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 64|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 65|     0|     0|   1|    8|   11|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 66|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 67|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:56 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 43|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 44|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 45|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 46|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 47|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 48|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 49|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 50|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 51|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 52|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 53|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 54|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 55|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 56|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 57|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 58|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 59|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 60|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 61|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 62|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 63|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 64|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 65|     0|     0|   1|    8|   11|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 66|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 67|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 68|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 69|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 50 route passes.
# Current time = Fri Feb 18 10:08:57 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 43|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 44|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 45|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 46|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 47|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 48|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 49|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 50|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 51|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 52|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 53|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 54|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 55|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 56|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 57|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 58|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 59|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 60|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 61|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 62|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 63|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 64|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 65|     0|     0|   1|    8|   11|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 66|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 67|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 68|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 69|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 70|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# <<WARNING:>> Smart Route: No real conflict reduction achieved in previous 5 passes. 
# Automatically forcing convergence.
# Current time = Fri Feb 18 10:08:58 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Route Pass 1 of 5
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 0 Successes 0 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 43|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 44|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 45|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 46|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 47|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 48|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 49|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 50|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 51|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 52|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 53|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 54|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 55|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 56|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 57|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 58|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 59|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 60|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 61|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 62|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 63|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 64|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 65|     0|     0|   1|    8|   11|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 66|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 67|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 68|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 69|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 70|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 71|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# <<ERROR:>> Smart Route: Design has 8 unrouted connections. 
# Check placement, rules, grids, keepouts
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:08:59 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 43|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 44|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 45|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 46|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 47|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 48|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 49|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 50|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 51|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 52|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 53|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 54|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 55|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 56|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 57|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 58|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 59|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 60|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 61|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 62|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 63|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 64|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 65|     0|     0|   1|    8|   11|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 66|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 67|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 68|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 69|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 70|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 71|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 72|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 73|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Feb 18 10:09:01 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24723.8775 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4576
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Start Clean Pass 1 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 96 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 89 Successes 88 Failures 1 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/tdp4/trunk/circuit/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|   67|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    16|     3|   0|    8|    9|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     7|     0|   0|    8|   12|    0|   0| 63|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|    8|   17|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|    8|   17|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  8|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 10|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 11|     0|     0|   0|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 13|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 14|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 16|     0|     0|   0|    8|   12|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 17|     0|     0|   1|    8|   12|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 19|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 20|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 22|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 23|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 25|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 29|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 31|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 32|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 33|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 34|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 35|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 36|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 37|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 38|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 39|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 40|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 41|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 42|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 43|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 44|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 45|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 46|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 47|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 48|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 49|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 50|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 51|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 52|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 53|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 54|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 55|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 56|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 57|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 58|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 59|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 60|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 61|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 62|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 63|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 64|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 65|     0|     0|   1|    8|   11|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 66|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 67|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 68|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 69|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 70|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 71|     0|     0|   0|    8|   11|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 72|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 73|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 74|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 75|     0|     0|   1|    8|   11|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/tdp4/trunk/circuit/s08/allegro\s08-2.dsn
# Nets 46 Connections 67 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 31, at vias 5 Total Vias 11
# Percent Connected   88.06
# Manhattan Length 54025.3000 Horizontal 33589.0820 Vertical 20436.2180
# Routed Length 24694.4652 Horizontal 15293.2900 Vertical 10548.9300
# Ratio Actual / Manhattan   0.4571
# Unconnected Length 29273.4200 Horizontal 19813.9200 Vertical 9459.5000
# Smart Route: Smart_route finished, completion rate: 88.06.
write routes (changed_only) (reset_changed) C:/Users/Adraen/AppData/Local/Temp/#Taaaaac05616.tmp
# Routing Written to File C:/Users/Adraen/AppData/Local/Temp/#Taaaaac05616.tmp
quit
