0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/h/Desktop/CPU_design/design/ALU.v,1715451642,verilog,,C:/Users/h/Desktop/CPU_design/design/ControlUnit.v,,ALU,,,../../../../,,,,,
C:/Users/h/Desktop/CPU_design/design/ControlUnit.v,1715447677,verilog,,C:/Users/h/Desktop/CPU_design/design/DataMem.v,,ControlUnit,,,../../../../,,,,,
C:/Users/h/Desktop/CPU_design/design/DataMem.v,1715443257,verilog,,C:/Users/h/Desktop/CPU_design/design/ID.v,C:/Users/h/Desktop/CPU_design/design/defines.v,DataMem,,,../../../../,,,,,
C:/Users/h/Desktop/CPU_design/design/ID.v,1715451111,verilog,,C:/Users/h/Desktop/CPU_design/design/InstrMem.v,C:/Users/h/Desktop/CPU_design/design/defines.v,ID,,,../../../../,,,,,
C:/Users/h/Desktop/CPU_design/design/InstrMem.v,1715444736,verilog,,C:/Users/h/Desktop/CPU_design/design/PC.v,C:/Users/h/Desktop/CPU_design/design/defines.v,InstrMem,,,../../../../,,,,,
C:/Users/h/Desktop/CPU_design/design/PC.v,1715445017,verilog,,C:/Users/h/Desktop/CPU_design/design/RegFile.v,C:/Users/h/Desktop/CPU_design/design/defines.v,pc_reg,,,../../../../,,,,,
C:/Users/h/Desktop/CPU_design/design/RegFile.v,1715443257,verilog,,C:/Users/h/Desktop/CPU_design/design/test_clk.v,,RegFile,,,../../../../,,,,,
C:/Users/h/Desktop/CPU_design/design/defines.v,1715234555,verilog,,,,,,,,,,,,
C:/Users/h/Desktop/CPU_design/design/design.sim/sim_1/behav/xsim/glbl.v,1715234555,verilog,,,,glbl,,,,,,,,
C:/Users/h/Desktop/CPU_design/design/design.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1715443347,verilog,,C:/Users/h/Desktop/CPU_design/design/ALU.v,,blk_mem_gen_0,,,../../../../,,,,,
C:/Users/h/Desktop/CPU_design/design/design.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1715443345,verilog,,C:/Users/h/Desktop/CPU_design/design/design.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,blk_mem_gen_1,,,../../../../,,,,,
C:/Users/h/Desktop/CPU_design/design/test_clk.v,1715445269,verilog,,,,test_clk,,,../../../../,,,,,
