{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576008483039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576008483039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 14:08:02 2019 " "Processing started: Tue Dec 10 14:08:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576008483039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008483039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final-demo -c final-demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off final-demo -c final-demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008483039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576008483664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576008483664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final-demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final-demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final-demo " "Found entity 1: final-demo" {  } { { "final-demo.bdf" "" { Schematic "U:/cpre/281/final-demo/final-demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008490913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008490913 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final-demo " "Elaborating entity \"final-demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576008491131 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre/281/final-demo/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008491256 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576008491256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst2 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst2\"" {  } { { "final-demo.bdf" "inst2" { Schematic "U:/cpre/281/final-demo/final-demo.bdf" { { 632 1216 1336 808 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008491256 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerfile.bdf 1 1 " "Using design file registerfile.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.bdf" "" { Schematic "U:/cpre/281/final-demo/registerfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008491366 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576008491366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:inst " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:inst\"" {  } { { "final-demo.bdf" "inst" { Schematic "U:/cpre/281/final-demo/final-demo.bdf" { { 784 912 1120 1008 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008491366 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8_4b.v 1 1 " "Using design file mux8_4b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_4b " "Found entity 1: mux8_4b" {  } { { "mux8_4b.v" "" { Text "U:/cpre/281/final-demo/mux8_4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008491475 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576008491475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_4b registerfile:inst\|mux8_4b:inst17 " "Elaborating entity \"mux8_4b\" for hierarchy \"registerfile:inst\|mux8_4b:inst17\"" {  } { { "registerfile.bdf" "inst17" { Schematic "U:/cpre/281/final-demo/registerfile.bdf" { { 384 1144 1304 592 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008491475 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.bdf 1 1 " "Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "U:/cpre/281/final-demo/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008491584 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576008491584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register registerfile:inst\|register:inst " "Elaborating entity \"register\" for hierarchy \"registerfile:inst\|register:inst\"" {  } { { "registerfile.bdf" "inst" { Schematic "U:/cpre/281/final-demo/registerfile.bdf" { { -16 432 640 112 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008491584 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2-1mux.bdf 1 1 " "Using design file 2-1mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2-1MUX " "Found entity 1: 2-1MUX" {  } { { "2-1mux.bdf" "" { Schematic "U:/cpre/281/final-demo/2-1mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008491678 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576008491678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2-1MUX registerfile:inst\|register:inst\|2-1MUX:inst4 " "Elaborating entity \"2-1MUX\" for hierarchy \"registerfile:inst\|register:inst\|2-1MUX:inst4\"" {  } { { "register.bdf" "inst4" { Schematic "U:/cpre/281/final-demo/register.bdf" { { 16 200 320 112 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008491678 ""}
{ "Warning" "WSGN_SEARCH_FILE" "3-8decoder.bdf 1 1 " "Using design file 3-8decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 3-8Decoder " "Found entity 1: 3-8Decoder" {  } { { "3-8decoder.bdf" "" { Schematic "U:/cpre/281/final-demo/3-8decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008491787 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576008491787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3-8Decoder registerfile:inst\|3-8Decoder:inst1 " "Elaborating entity \"3-8Decoder\" for hierarchy \"registerfile:inst\|3-8Decoder:inst1\"" {  } { { "registerfile.bdf" "inst1" { Schematic "U:/cpre/281/final-demo/registerfile.bdf" { { 552 -248 -128 744 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008491787 ""}
{ "Warning" "WSGN_SEARCH_FILE" "set-state.bdf 1 1 " "Using design file set-state.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 set-state " "Found entity 1: set-state" {  } { { "set-state.bdf" "" { Schematic "U:/cpre/281/final-demo/set-state.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008491897 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576008491897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set-state set-state:inst10 " "Elaborating entity \"set-state\" for hierarchy \"set-state:inst10\"" {  } { { "final-demo.bdf" "inst10" { Schematic "U:/cpre/281/final-demo/final-demo.bdf" { { 1176 -88 48 1272 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008491897 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2-1mux_3b.bdf 1 1 " "Using design file 2-1mux_3b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2-1mux_3b " "Found entity 1: 2-1mux_3b" {  } { { "2-1mux_3b.bdf" "" { Schematic "U:/cpre/281/final-demo/2-1mux_3b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008491975 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576008491975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2-1mux_3b 2-1mux_3b:inst16 " "Elaborating entity \"2-1mux_3b\" for hierarchy \"2-1mux_3b:inst16\"" {  } { { "final-demo.bdf" "inst16" { Schematic "U:/cpre/281/final-demo/final-demo.bdf" { { 1120 456 616 1216 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008491975 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fsm_ordercheck.bdf 1 1 " "Using design file fsm_ordercheck.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_ordercheck " "Found entity 1: FSM_ordercheck" {  } { { "fsm_ordercheck.bdf" "" { Schematic "U:/cpre/281/final-demo/fsm_ordercheck.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008492084 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576008492084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_ordercheck FSM_ordercheck:inst11 " "Elaborating entity \"FSM_ordercheck\" for hierarchy \"FSM_ordercheck:inst11\"" {  } { { "final-demo.bdf" "inst11" { Schematic "U:/cpre/281/final-demo/final-demo.bdf" { { 1648 72 192 1776 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008492084 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk FSM inst " "Port \"clk\" of type FSM and instance \"inst\" is missing source signal" {  } { { "fsm_ordercheck.bdf" "" { Schematic "U:/cpre/281/final-demo/fsm_ordercheck.bdf" { { 184 560 704 360 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1576008492100 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fsm.v 1 1 " "Using design file fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "fsm.v" "" { Text "U:/cpre/281/final-demo/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008492178 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576008492178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM_ordercheck:inst11\|FSM:inst " "Elaborating entity \"FSM\" for hierarchy \"FSM_ordercheck:inst11\|FSM:inst\"" {  } { { "fsm_ordercheck.bdf" "inst" { Schematic "U:/cpre/281/final-demo/fsm_ordercheck.bdf" { { 184 560 704 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008492178 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparator.bdf 1 1 " "Using design file comparator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.bdf" "" { Schematic "U:/cpre/281/final-demo/comparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008492256 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576008492256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst15 " "Elaborating entity \"comparator\" for hierarchy \"comparator:inst15\"" {  } { { "final-demo.bdf" "inst15" { Schematic "U:/cpre/281/final-demo/final-demo.bdf" { { 1704 840 1008 1800 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008492271 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bitsub.bdf 1 1 " "Using design file 4bitsub.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bitSub " "Found entity 1: 4bitSub" {  } { { "4bitsub.bdf" "" { Schematic "U:/cpre/281/final-demo/4bitsub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008492365 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576008492365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bitSub comparator:inst15\|4bitSub:inst " "Elaborating entity \"4bitSub\" for hierarchy \"comparator:inst15\|4bitSub:inst\"" {  } { { "comparator.bdf" "inst" { Schematic "U:/cpre/281/final-demo/comparator.bdf" { { 168 568 696 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008492365 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab7step0.v 1 1 " "Using design file lab7step0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab7step0 " "Found entity 1: lab7step0" {  } { { "lab7step0.v" "" { Text "U:/cpre/281/final-demo/lab7step0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008492459 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576008492459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7step0 comparator:inst15\|4bitSub:inst\|lab7step0:inst " "Elaborating entity \"lab7step0\" for hierarchy \"comparator:inst15\|4bitSub:inst\|lab7step0:inst\"" {  } { { "4bitsub.bdf" "inst" { Schematic "U:/cpre/281/final-demo/4bitsub.bdf" { { 40 600 736 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008492459 ""}
{ "Warning" "WSGN_SEARCH_FILE" "next_3bitadder.bdf 1 1 " "Using design file next_3bitadder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 next_3bitadder " "Found entity 1: next_3bitadder" {  } { { "next_3bitadder.bdf" "" { Schematic "U:/cpre/281/final-demo/next_3bitadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008492553 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576008492553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_3bitadder next_3bitadder:inst12 " "Elaborating entity \"next_3bitadder\" for hierarchy \"next_3bitadder:inst12\"" {  } { { "final-demo.bdf" "inst12" { Schematic "U:/cpre/281/final-demo/final-demo.bdf" { { 1760 392 592 1856 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008492553 ""}
{ "Warning" "WSGN_SEARCH_FILE" "brokenad.bdf 1 1 " "Using design file brokenad.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BrokenAd " "Found entity 1: BrokenAd" {  } { { "brokenad.bdf" "" { Schematic "U:/cpre/281/final-demo/brokenad.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576008492631 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576008492631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BrokenAd BrokenAd:inst14 " "Elaborating entity \"BrokenAd\" for hierarchy \"BrokenAd:inst14\"" {  } { { "final-demo.bdf" "inst14" { Schematic "U:/cpre/281/final-demo/final-demo.bdf" { { 1976 656 880 2072 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008492631 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576008493474 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576008494349 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576008494349 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "235 " "Implemented 235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576008494771 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576008494771 ""} { "Info" "ICUT_CUT_TM_LCELLS" "152 " "Implemented 152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576008494771 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576008494771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576008494880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 14:08:14 2019 " "Processing ended: Tue Dec 10 14:08:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576008494880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576008494880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576008494880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576008494880 ""}
