// Seed: 3836714624
`resetall
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input logic id_5
);
  logic id_6, id_7;
  assign id_4 = id_5;
  assign id_1 = 1;
  type_15(
      id_4
  );
  assign id_1 = id_5;
  logic id_8, id_9, id_10;
  type_17(
      id_4, id_2, id_3, 1
  );
  assign id_8 = 1;
endmodule
