verilog work "full_adder.v"
verilog work "alu.v"
verilog work "alu_4.v"
