

================================================================
== Synthesis Summary Report of 'mem_write'
================================================================
+ General Information: 
    * Date:           Thu Jan 30 20:09:52 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        mem_write
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcvu47p-fsvh2892-2LV-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |       Modules      |  Issue |       | Latency | Latency| Iteration|         | Trip |          |         |    |            |            |     |
    |       & Loops      |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF     |     LUT    | URAM|
    +--------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |+ mem_write         |  Timing|  -0.01|        -|       -|         -|        0|     -|    rewind|  1 (~0%)|   -|  1095 (~0%)|  1185 (~0%)|    -|
    | o VITIS_LOOP_23_1  |       -|   9.72|        -|       -|        71|        1|     -|       yes|        -|   -|           -|           -|    -|
    +--------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | WRITE_ONLY | 32 -> 32   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=1            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | mem_1    | 0x10   | 32    | W      | Data signal of mem               |                                                                                    |
| s_axi_control | mem_2    | 0x14   | 32    | W      | Data signal of mem               |                                                                                    |
| s_axi_control | size     | 0x1c   | 32    | W      | Data signal of size              |                                                                                    |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* AXIS
+-----------+-----------+---------------+-------+--------+--------+
| Interface | Direction | Register Mode | TDATA | TREADY | TVALID |
+-----------+-----------+---------------+-------+--------+--------+
| stream    | in        | both          | 24    | 1      | 1      |
+-----------+-----------+---------------+-------+--------+--------+

* Other Ports
+-------------+-----------+----------+
| Port        | Direction | Bitwidth |
+-------------+-----------+----------+
| event_done  | out       | 1        |
| event_start | out       | 1        |
+-------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------------------+
| Argument | Direction | Datatype               |
+----------+-----------+------------------------+
| mem      | out       | int*                   |
| size     | in        | int                    |
| stream   | in        | stream<ap_int<17>, 0>& |
+----------+-----------+------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+---------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                         |
+----------+---------------+-----------+----------+---------------------------------+
| mem      | m_axi_gmem    | interface |          | channel=0                       |
| mem      | s_axi_control | register  | offset   | name=mem_1 offset=0x10 range=32 |
| mem      | s_axi_control | register  | offset   | name=mem_2 offset=0x14 range=32 |
| size     | s_axi_control | register  |          | name=size offset=0x1c range=32  |
| stream   | stream        | interface |          |                                 |
+----------+---------------+-----------+----------+---------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+-----------------+----------------------------------+
| HW Interface | Direction | Length   | Width | Loop            | Loop Location                    |
+--------------+-----------+----------+-------+-----------------+----------------------------------+
| m_axi_gmem   | write     | variable | 32    | VITIS_LOOP_23_1 | ../../../src/mem_write.cpp:23:22 |
+--------------+-----------+----------+-------+-----------------+----------------------------------+

* All M_AXI Variable Accesses
+--------------+----------+----------------------------------+-----------+--------------+----------+-----------------+----------------------------------+------------+------------------------------------------------+
| HW Interface | Variable | Access Location                  | Direction | Burst Status | Length   | Loop            | Loop Location                    | Resolution | Problem                                        |
+--------------+----------+----------------------------------+-----------+--------------+----------+-----------------+----------------------------------+------------+------------------------------------------------+
| m_axi_gmem   | mem      | ../../../src/mem_write.cpp:25:16 | write     | Widen Fail   |          | VITIS_LOOP_23_1 | ../../../src/mem_write.cpp:23:22 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem   | mem      | ../../../src/mem_write.cpp:25:16 | write     | Inferred     | variable | VITIS_LOOP_23_1 | ../../../src/mem_write.cpp:23:22 |            |                                                |
+--------------+----------+----------------------------------+-----------+--------------+----------+-----------------+----------------------------------+------------+------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+-------------+--------+----------+---------+
| Name                    | DSP | Pragma | Variable    | Op     | Impl     | Latency |
+-------------------------+-----+--------+-------------+--------+----------+---------+
| + mem_write             | 0   |        |             |        |          |         |
|   icmp_ln23_fu_135_p2   |     |        | icmp_ln23   | setgt  | auto     | 0       |
|   empty_fu_165_p3       |     |        | empty       | select | auto_sel | 0       |
|   icmp_ln23_1_fu_189_p2 |     |        | icmp_ln23_1 | setlt  | auto     | 0       |
|   add_ln23_fu_195_p2    |     |        | add_ln23    | add    | fabric   | 0       |
|   icmp_ln23_2_fu_205_p2 |     |        | icmp_ln23_2 | setlt  | auto     | 0       |
+-------------------------+-----+--------+-------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + mem_write       |           |           | 1    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U    | interface | m_axi     | 1    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

