// Seed: 3090039988
module module_0 (
    input tri1 id_0,
    input supply0 id_1
);
  parameter id_3 = 1, id_4 = 1, id_5 = id_3, id_6 = 1'h0, id_7 = id_1;
  wire id_8;
  assign id_8 = id_5;
  wire id_9;
  assign module_1.id_2 = 0;
  logic [-1 : ""] id_10;
  assign id_10 = id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd17,
    parameter id_2 = 32'd36
) (
    input uwire _id_0,
    input supply0 id_1,
    input tri0 _id_2
);
  tri0 [id_2 : id_0] id_4;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign id_4 = id_1;
  generate
    assign id_4 = 1;
  endgenerate
endmodule
