<!-- âœ¨ Sathiyanarayanan's GitHub Profile README âœ¨ -->

<h1 align="center">Hi ğŸ‘‹, I'm Sathiyanarayanan</h1>
<h3 align="center">ğŸš€ Electronics & Fullstack Enthusiast | IoT âš™ï¸ | VLSI ğŸ’¥ | Web Dev ğŸ’»</h3>

<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&size=26&pause=1000&color=36BCB6&center=true&vCenter=true&width=450&lines=Turning+Ideas+Into+Reality;Building+Smart+IoT+Systems;Optimizing+VLSI+Designs;Crafting+Cool+Web+Apps" alt="Typing SVG" />
</p>

<p align="center">
  <a href="mailto:sathiyaram5311@gmail.com"><img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white"/></a>&nbsp;
  <a href="https://www.linkedin.com/in/sathiyanarayanan5311"><img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white"/></a>&nbsp;
  <a href="https://github.com/Sathiyanarayanan53"><img src="https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white"/></a>
</p>

---

### ğŸ“š About Me

- ğŸ“ B.Tech, **Electronics & Communication Engineering**, SASTRA University (Graduating 2025)  
- âš™ï¸ Passionate about **IoT, VLSI Design, Full Stack Web Development**  
- ğŸŒ± Currently learning **FPGA Optimization, Advanced Digital Design**  
- ğŸ’¬ Ask me about **VHDL/Verilog, IoT Systems, Web Dev basics**

---

### ğŸ› ï¸ Tech Stack

<p align="center">
  <img src="https://skillicons.dev/icons?i=html,css" height="35"/>&nbsp;
  <img src="https://img.shields.io/badge/Verilog-1572B6?style=for-the-badge&logo=verilog&logoColor=white"/>&nbsp;
  <img src="https://img.shields.io/badge/VHDL-0175C2?style=for-the-badge&logo=verilog&logoColor=white"/>&nbsp;
  <img src="https://img.shields.io/badge/FPGA-009688?style=for-the-badge&logo=fpga&logoColor=white"/>&nbsp;
  <img src="https://img.shields.io/badge/Arduino-00979D?style=for-the-badge&logo=arduino&logoColor=white"/>&nbsp;
  <img src="https://img.shields.io/badge/ESP32-3C3C3C?style=for-the-badge&logo=espressif&logoColor=white"/>&nbsp;
  <img src="https://img.shields.io/badge/ModelSim-007ACC?style=for-the-badge&logo=siemens&logoColor=white"/>&nbsp;
  <img src="https://img.shields.io/badge/HSPICE-FF6F00?style=for-the-badge&logo=spice&logoColor=white"/>
</p>

---

### ğŸ’¼ Experience

- **Ashok Leyland (R&D In-Plant Training)**  
  â†’ Optimized MATLAB test scripts, reduced runtime by 10%  
  â†’ Calibrated ECU for EVs using CAN bus

---

### ğŸš€ Projects

- ğŸ” **[Lightweight IoT Encryption (Simon & Simeck)](https://github.com/Sathiyanarayanan53/iot-encryption)**  
  â†’ FPGA design, 15% lower power  
  â†’ Tech: Verilog, Vivado, ModelSim

- âš¡ **VLSI D Flip-Flop Optimization**  
  â†’ 12% better performance  
  â†’ Tech: ModelSim, LTSPICE

---

### ğŸ“– Coursework

- Introduction to Web Development  
- VLSI Design Fundamentals  
- Full Stack Development (Error Make Clever Academy, Aprâ€“Jul 2025)

---

### ğŸ† Achievements

- ğŸ–ï¸ IEEE FPGA Workshop â€“ (2024)

---

### ğŸ¯ Interests

- IoT Systems  
- Low-Power VLSI Design  
- Full Stack Web Development

---

### ğŸ“ˆ GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Sathiyanarayanan53&show_icons=true&theme=radical" height="150"/>&nbsp;
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Sathiyanarayanan53&layout=compact&theme=radical" height="150"/>
</p>

---

<!-- QUOTE SECTION (NO ANONYMOUS) -->

>  ### âš¡ **_â€œTurning hardware dreams into digital reality!â€_**
>
> ### ğŸŒŸ **_â€œAs long as I live, there are infinite chances.â€_**

---
