// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (C) 2023 PHYTEC Messtechnik GmbH
 * Author: Stefan Riedm√ºller <s.riedmueller@phytec.de>
 */

/dts-v1/;
/plugin/;

#include "imx8mp-phyboard-pollux-csi1-fpdlink-port0.dtsi"
#include <dt-bindings/gpio/gpio.h>

&i2c_csi1_port0 {
	camera@10 {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		compatible = "onsemi,ar0234";
		reg = <0x10>;
		clocks = <&ser_csi1_port0>;
		clock-names = "ext";
		isp-bus-info = "csi0";

		assigned-clocks = <&ser_csi1_port0>;
		assigned-clock-rates = <26666666>;

		reset-gpios = <&ser_csi1_port0 3 GPIO_ACTIVE_LOW>;
		onsemi,reset-delay-ms = <100>;

		port@0 {
			reg = <0>;

			vm020_csi1_port0_ep: endpoint {
				remote-endpoint = <&ser_csi1_port0_in>;
				bus-type = <4>; /* MIPI CSI-2 D-PHY */
				link-frequencies = /bits/ 64 <288000000>;
				data-lanes = <1 2 3 4>;
				clock-lanes = <0>;
				clock-noncontinuous = <1>;
			};
		};
	};

	eeprom@56 {
		compatible = "atmel,24c02";
		reg = <0x56>;
		pagesize = <16>;
	};
};

&ser_csi1_port0_in {
	remote-endpoint = <&vm020_csi1_port0_ep>;
	data-lanes = <1 2 3 4>;
};
