INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edavis/Documents/CPE_233/RAT_3/VIVADO/RAT_3.srcs/sources_1/new/REG_FILE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_FILE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/edavis/Documents/CPE_233/RAT_3/VIVADO/RAT_3.srcs/sim_1/new/test_bench_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench_reg
