\hypertarget{group__RTEMSBSPsARMZynqMP}{}\section{Xilinx Zynq Ultra\+Scale+ M\+P\+SoC}
\label{group__RTEMSBSPsARMZynqMP}\index{Xilinx Zynq UltraScale+ MPSoC@{Xilinx Zynq UltraScale+ MPSoC}}


Xilinx Zynq Ultra\+Scale+ M\+P\+SoC Board Support Package.  


\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__zynqmp__interrupt}{Interrupt Support}}
\begin{DoxyCompactList}\small\item\em Interrupt Support. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__zynqmp__tm27}{T\+M27 Test Support}}
\begin{DoxyCompactList}\small\item\em Interrupt Mechanisms for tm27 test. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \mbox{\hyperlink{bsps_2arm_2xilinx-zynqmp_2include_2bsp_8h}{bsp.\+h}}
\begin{DoxyCompactList}\small\item\em Global B\+SP definitions. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMZynqMP_ga5d7d631d3a14b7554160f14eb42f351b}\label{group__RTEMSBSPsARMZynqMP_ga5d7d631d3a14b7554160f14eb42f351b}} 
\#define {\bfseries B\+S\+P\+\_\+\+F\+E\+A\+T\+U\+R\+E\+\_\+\+I\+R\+Q\+\_\+\+E\+X\+T\+E\+N\+S\+I\+ON}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMZynqMP_ga82979270e5d617859b19ad1830434bb6}\label{group__RTEMSBSPsARMZynqMP_ga82979270e5d617859b19ad1830434bb6}} 
\#define {\bfseries B\+S\+P\+\_\+\+A\+R\+M\+\_\+\+G\+I\+C\+\_\+\+C\+P\+U\+I\+F\+\_\+\+B\+A\+SE}~0xf9020000
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMZynqMP_ga74b3234f20bb7c846a4b35c68bbb0703}\label{group__RTEMSBSPsARMZynqMP_ga74b3234f20bb7c846a4b35c68bbb0703}} 
\#define {\bfseries B\+S\+P\+\_\+\+A\+R\+M\+\_\+\+G\+I\+C\+\_\+\+D\+I\+S\+T\+\_\+\+B\+A\+SE}~0xf9010000
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMZynqMP_ga180004170c65ed2eaa91050be70aa480}\label{group__RTEMSBSPsARMZynqMP_ga180004170c65ed2eaa91050be70aa480}} 
\#define {\bfseries B\+S\+P\+\_\+\+A\+R\+M\+\_\+\+A9\+M\+P\+C\+O\+R\+E\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE}~0
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMZynqMP_gafdfd032028e40b1b0e2fcdbcebf24250}\label{group__RTEMSBSPsARMZynqMP_gafdfd032028e40b1b0e2fcdbcebf24250}} 
\#define {\bfseries B\+S\+P\+\_\+\+A\+R\+M\+\_\+\+A9\+M\+P\+C\+O\+R\+E\+\_\+\+G\+T\+\_\+\+B\+A\+SE}~0
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
B\+S\+P\+\_\+\+S\+T\+A\+R\+T\+\_\+\+T\+E\+X\+T\+\_\+\+S\+E\+C\+T\+I\+ON void \mbox{\hyperlink{group__RTEMSBSPsARMZynqMP_gab627dbb0ad83044bd6441e834db2350c}{zynqmp\+\_\+setup\+\_\+mmu\+\_\+and\+\_\+cache}} (void)
\begin{DoxyCompactList}\small\item\em Zynq Ultra\+Scale+ M\+P\+SoC specific set up of the M\+MU. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMZynqMP_ga371b5f674b0ec4957ef0fee036cf6897}\label{group__RTEMSBSPsARMZynqMP_ga371b5f674b0ec4957ef0fee036cf6897}} 
void {\bfseries arm\+\_\+generic\+\_\+timer\+\_\+get\+\_\+config} (uint32\+\_\+t $\ast$frequency, uint32\+\_\+t $\ast$irq)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMZynqMP_ga72439dc60788ec0fb892942ac93af47d}\label{group__RTEMSBSPsARMZynqMP_ga72439dc60788ec0fb892942ac93af47d}} 
void {\bfseries zynqmp\+\_\+debug\+\_\+console\+\_\+flush} (void)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Xilinx Zynq Ultra\+Scale+ M\+P\+SoC Board Support Package. 



\subsection{Function Documentation}
\mbox{\Hypertarget{group__RTEMSBSPsARMZynqMP_gab627dbb0ad83044bd6441e834db2350c}\label{group__RTEMSBSPsARMZynqMP_gab627dbb0ad83044bd6441e834db2350c}} 
\index{Xilinx Zynq UltraScale+ MPSoC@{Xilinx Zynq UltraScale+ MPSoC}!zynqmp\_setup\_mmu\_and\_cache@{zynqmp\_setup\_mmu\_and\_cache}}
\index{zynqmp\_setup\_mmu\_and\_cache@{zynqmp\_setup\_mmu\_and\_cache}!Xilinx Zynq UltraScale+ MPSoC@{Xilinx Zynq UltraScale+ MPSoC}}
\subsubsection{\texorpdfstring{zynqmp\_setup\_mmu\_and\_cache()}{zynqmp\_setup\_mmu\_and\_cache()}}
{\footnotesize\ttfamily B\+S\+P\+\_\+\+S\+T\+A\+R\+T\+\_\+\+T\+E\+X\+T\+\_\+\+S\+E\+C\+T\+I\+ON void zynqmp\+\_\+setup\+\_\+mmu\+\_\+and\+\_\+cache (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Zynq Ultra\+Scale+ M\+P\+SoC specific set up of the M\+MU. 

Provide in the application to override the defaults in the B\+SP. 