[p PRO_MODE GLOBOPT AUTOSTATIC RSC14 PICREGULAR PICMID SPACEOPT ]
[d version 1.1 ]
[d edition pro ]
[d chip FT61F02X ]
[d frameptr 6 ]
"62 d:\ide3.0.3_6c03\data\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"86 d:\ide3.0.3_6c03\data\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"34 D:\FMD DEMO CODE(word+pdf)\C ÐÞ¸Ä1008\FT61F02x\test_61f02x_VREG\test_61f02x_VREG.C
[v _POWER_INITIAL POWER_INITIAL `(v  1 e 1 0 ]
"62
[v _DelayUs DelayUs `(v  1 e 1 0 ]
"76
[v _DelayMs DelayMs `(v  1 e 1 0 ]
"95
[v _VREG_INITIAL VREG_INITIAL `(v  1 e 1 0 ]
"114
[v _main main `(v  1 e 1 0 ]
"78 d:\ide3.0.3_6c03\data\include\FT61F02X.h
[v _PORTA PORTA `VEuc  1 e 1 @5 ]
"129
[v _PORTC PORTC `VEuc  1 e 1 @7 ]
"184
[v _INTCON INTCON `VEuc  1 e 1 @11 ]
"449
[v _CMCON0 CMCON0 `VEuc  1 e 1 @25 ]
"494
[v _MSCKCON MSCKCON `VEuc  1 e 1 @27 ]
"500
[v _VREG_OE VREG_OE `VEb  1 e 0 @222 ]
"574
[v _OPTION OPTION `VEuc  1 e 1 @129 ]
"603
[v _TRISA TRISA `VEuc  1 e 1 @133 ]
"633
[v _TRISC TRISC `VEuc  1 e 1 @135 ]
"660
[v _WPUC WPUC `VEuc  1 e 1 @136 ]
"778
[v _OSCCON OSCCON `VEuc  1 e 1 @143 ]
"866
[v _WPUA WPUA `VEuc  1 e 1 @149 ]
"1045
[v _VCON1 VCON1 `VEuc  1 e 1 @264 ]
"1073
[v _VCON2 VCON2 `VEuc  1 e 1 @265 ]
"26 D:\FMD DEMO CODE(word+pdf)\C ÐÞ¸Ä1008\FT61F02x\test_61f02x_VREG\test_61f02x_VREG.C
[v _SAFlag SAFlag `VEb  1 e 0 0 ]
"27
[v _VREGC VREGC `VEuc  1 e 1 0 ]
"114
[v _main main `(v  1 e 1 0 ]
{
"143
} 0
"95
[v _VREG_INITIAL VREG_INITIAL `(v  1 e 1 0 ]
{
"107
} 0
"34
[v _POWER_INITIAL POWER_INITIAL `(v  1 e 1 0 ]
{
"55
} 0
"76
[v _DelayMs DelayMs `(v  1 e 1 0 ]
{
[v DelayMs@Time Time `uc  1 a 1 wreg ]
"78
[v DelayMs@b b `uc  1 a 1 4 ]
[v DelayMs@a a `uc  1 a 1 3 ]
"76
[v DelayMs@Time Time `uc  1 a 1 wreg ]
"79
[v DelayMs@Time Time `uc  1 a 1 2 ]
"86
} 0
"62
[v _DelayUs DelayUs `(v  1 e 1 0 ]
{
[v DelayUs@Time Time `uc  1 a 1 wreg ]
"64
[v DelayUs@a a `uc  1 a 1 1 ]
"62
[v DelayUs@Time Time `uc  1 a 1 wreg ]
"65
[v DelayUs@Time Time `uc  1 a 1 0 ]
"69
} 0
