// Seed: 1945307442
module module_0 (
    output tri0 id_0,
    output tri1 id_1
);
  tri1 id_3 = 1'b0;
  assign module_2.id_2 = 0;
  assign id_3 = id_3;
  tri0 id_4 = 1;
  assign id_0 = 1;
  assign id_0 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output wire id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wire id_5,
    output supply1 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_6
  );
  assign modCall_1.type_5 = 0;
endmodule
module module_0 (
    input  tri1 id_0,
    output wand id_1,
    output wor  module_2,
    output tri0 id_3
);
  assign id_1 = {1, id_0};
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
