
SympleServo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004578  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000144  08004708  08004708  00014708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000078  0800484c  0800484c  0001484c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000118  080048c4  080048c4  000148c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  080049dc  080049dc  000149dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  080049e0  080049e0  000149e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00000070  20000000  080049e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
  9 .bss          000001b0  20000070  20000070  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  20000220  00020070  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c62c  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003ac5  00000000  00000000  0003c6cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00007a8e  00000000  00000000  00040191  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000b98  00000000  00000000  00047c20  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000e18  00000000  00000000  000487b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007114  00000000  00000000  000495d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000046bb  00000000  00000000  000506e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007c  00000000  00000000  00054d9f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002998  00000000  00000000  00054e1c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080046f0 	.word	0x080046f0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080046f0 	.word	0x080046f0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <selfrel_offset31>:
 8000270:	6803      	ldr	r3, [r0, #0]
 8000272:	005a      	lsls	r2, r3, #1
 8000274:	bf4c      	ite	mi
 8000276:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800027a:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 800027e:	4418      	add	r0, r3
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop

08000284 <search_EIT_table>:
 8000284:	b361      	cbz	r1, 80002e0 <search_EIT_table+0x5c>
 8000286:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800028a:	f101 3aff 	add.w	sl, r1, #4294967295
 800028e:	4690      	mov	r8, r2
 8000290:	4606      	mov	r6, r0
 8000292:	46d1      	mov	r9, sl
 8000294:	2700      	movs	r7, #0
 8000296:	eb07 0409 	add.w	r4, r7, r9
 800029a:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 800029e:	1064      	asrs	r4, r4, #1
 80002a0:	00e5      	lsls	r5, r4, #3
 80002a2:	1971      	adds	r1, r6, r5
 80002a4:	4608      	mov	r0, r1
 80002a6:	f7ff ffe3 	bl	8000270 <selfrel_offset31>
 80002aa:	45a2      	cmp	sl, r4
 80002ac:	4683      	mov	fp, r0
 80002ae:	f105 0008 	add.w	r0, r5, #8
 80002b2:	4430      	add	r0, r6
 80002b4:	d009      	beq.n	80002ca <search_EIT_table+0x46>
 80002b6:	f7ff ffdb 	bl	8000270 <selfrel_offset31>
 80002ba:	45c3      	cmp	fp, r8
 80002bc:	f100 30ff 	add.w	r0, r0, #4294967295
 80002c0:	d805      	bhi.n	80002ce <search_EIT_table+0x4a>
 80002c2:	4540      	cmp	r0, r8
 80002c4:	d209      	bcs.n	80002da <search_EIT_table+0x56>
 80002c6:	1c67      	adds	r7, r4, #1
 80002c8:	e7e5      	b.n	8000296 <search_EIT_table+0x12>
 80002ca:	45c3      	cmp	fp, r8
 80002cc:	d905      	bls.n	80002da <search_EIT_table+0x56>
 80002ce:	42a7      	cmp	r7, r4
 80002d0:	d002      	beq.n	80002d8 <search_EIT_table+0x54>
 80002d2:	f104 39ff 	add.w	r9, r4, #4294967295
 80002d6:	e7de      	b.n	8000296 <search_EIT_table+0x12>
 80002d8:	2100      	movs	r1, #0
 80002da:	4608      	mov	r0, r1
 80002dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80002e0:	4608      	mov	r0, r1
 80002e2:	4770      	bx	lr

080002e4 <__gnu_unwind_get_pr_addr>:
 80002e4:	2801      	cmp	r0, #1
 80002e6:	d007      	beq.n	80002f8 <__gnu_unwind_get_pr_addr+0x14>
 80002e8:	2802      	cmp	r0, #2
 80002ea:	d007      	beq.n	80002fc <__gnu_unwind_get_pr_addr+0x18>
 80002ec:	4b04      	ldr	r3, [pc, #16]	; (8000300 <__gnu_unwind_get_pr_addr+0x1c>)
 80002ee:	2800      	cmp	r0, #0
 80002f0:	bf0c      	ite	eq
 80002f2:	4618      	moveq	r0, r3
 80002f4:	2000      	movne	r0, #0
 80002f6:	4770      	bx	lr
 80002f8:	4802      	ldr	r0, [pc, #8]	; (8000304 <__gnu_unwind_get_pr_addr+0x20>)
 80002fa:	4770      	bx	lr
 80002fc:	4802      	ldr	r0, [pc, #8]	; (8000308 <__gnu_unwind_get_pr_addr+0x24>)
 80002fe:	4770      	bx	lr
 8000300:	080009e9 	.word	0x080009e9
 8000304:	080009ed 	.word	0x080009ed
 8000308:	080009f1 	.word	0x080009f1

0800030c <get_eit_entry>:
 800030c:	b530      	push	{r4, r5, lr}
 800030e:	4b24      	ldr	r3, [pc, #144]	; (80003a0 <get_eit_entry+0x94>)
 8000310:	b083      	sub	sp, #12
 8000312:	4604      	mov	r4, r0
 8000314:	1e8d      	subs	r5, r1, #2
 8000316:	b37b      	cbz	r3, 8000378 <get_eit_entry+0x6c>
 8000318:	a901      	add	r1, sp, #4
 800031a:	4628      	mov	r0, r5
 800031c:	f3af 8000 	nop.w
 8000320:	b320      	cbz	r0, 800036c <get_eit_entry+0x60>
 8000322:	9901      	ldr	r1, [sp, #4]
 8000324:	462a      	mov	r2, r5
 8000326:	f7ff ffad 	bl	8000284 <search_EIT_table>
 800032a:	4601      	mov	r1, r0
 800032c:	b1f0      	cbz	r0, 800036c <get_eit_entry+0x60>
 800032e:	f7ff ff9f 	bl	8000270 <selfrel_offset31>
 8000332:	684b      	ldr	r3, [r1, #4]
 8000334:	64a0      	str	r0, [r4, #72]	; 0x48
 8000336:	2b01      	cmp	r3, #1
 8000338:	d012      	beq.n	8000360 <get_eit_entry+0x54>
 800033a:	2b00      	cmp	r3, #0
 800033c:	f101 0004 	add.w	r0, r1, #4
 8000340:	db20      	blt.n	8000384 <get_eit_entry+0x78>
 8000342:	f7ff ff95 	bl	8000270 <selfrel_offset31>
 8000346:	2300      	movs	r3, #0
 8000348:	64e0      	str	r0, [r4, #76]	; 0x4c
 800034a:	6523      	str	r3, [r4, #80]	; 0x50
 800034c:	6803      	ldr	r3, [r0, #0]
 800034e:	2b00      	cmp	r3, #0
 8000350:	db1c      	blt.n	800038c <get_eit_entry+0x80>
 8000352:	f7ff ff8d 	bl	8000270 <selfrel_offset31>
 8000356:	2300      	movs	r3, #0
 8000358:	6120      	str	r0, [r4, #16]
 800035a:	4618      	mov	r0, r3
 800035c:	b003      	add	sp, #12
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	2300      	movs	r3, #0
 8000362:	6123      	str	r3, [r4, #16]
 8000364:	2305      	movs	r3, #5
 8000366:	4618      	mov	r0, r3
 8000368:	b003      	add	sp, #12
 800036a:	bd30      	pop	{r4, r5, pc}
 800036c:	2300      	movs	r3, #0
 800036e:	6123      	str	r3, [r4, #16]
 8000370:	2309      	movs	r3, #9
 8000372:	4618      	mov	r0, r3
 8000374:	b003      	add	sp, #12
 8000376:	bd30      	pop	{r4, r5, pc}
 8000378:	490a      	ldr	r1, [pc, #40]	; (80003a4 <get_eit_entry+0x98>)
 800037a:	480b      	ldr	r0, [pc, #44]	; (80003a8 <get_eit_entry+0x9c>)
 800037c:	1a09      	subs	r1, r1, r0
 800037e:	10c9      	asrs	r1, r1, #3
 8000380:	9101      	str	r1, [sp, #4]
 8000382:	e7cf      	b.n	8000324 <get_eit_entry+0x18>
 8000384:	2301      	movs	r3, #1
 8000386:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000388:	6523      	str	r3, [r4, #80]	; 0x50
 800038a:	e7df      	b.n	800034c <get_eit_entry+0x40>
 800038c:	f3c3 6003 	ubfx	r0, r3, #24, #4
 8000390:	f7ff ffa8 	bl	80002e4 <__gnu_unwind_get_pr_addr>
 8000394:	2800      	cmp	r0, #0
 8000396:	6120      	str	r0, [r4, #16]
 8000398:	bf14      	ite	ne
 800039a:	2300      	movne	r3, #0
 800039c:	2309      	moveq	r3, #9
 800039e:	e7dc      	b.n	800035a <get_eit_entry+0x4e>
 80003a0:	00000000 	.word	0x00000000
 80003a4:	080049dc 	.word	0x080049dc
 80003a8:	080048c4 	.word	0x080048c4

080003ac <restore_non_core_regs>:
 80003ac:	6803      	ldr	r3, [r0, #0]
 80003ae:	07da      	lsls	r2, r3, #31
 80003b0:	b510      	push	{r4, lr}
 80003b2:	4604      	mov	r4, r0
 80003b4:	d406      	bmi.n	80003c4 <restore_non_core_regs+0x18>
 80003b6:	079b      	lsls	r3, r3, #30
 80003b8:	f100 0048 	add.w	r0, r0, #72	; 0x48
 80003bc:	d509      	bpl.n	80003d2 <restore_non_core_regs+0x26>
 80003be:	f000 fc51 	bl	8000c64 <__gnu_Unwind_Restore_VFP_D>
 80003c2:	6823      	ldr	r3, [r4, #0]
 80003c4:	0759      	lsls	r1, r3, #29
 80003c6:	d509      	bpl.n	80003dc <restore_non_core_regs+0x30>
 80003c8:	071a      	lsls	r2, r3, #28
 80003ca:	d50e      	bpl.n	80003ea <restore_non_core_regs+0x3e>
 80003cc:	06db      	lsls	r3, r3, #27
 80003ce:	d513      	bpl.n	80003f8 <restore_non_core_regs+0x4c>
 80003d0:	bd10      	pop	{r4, pc}
 80003d2:	f000 fc3f 	bl	8000c54 <__gnu_Unwind_Restore_VFP>
 80003d6:	6823      	ldr	r3, [r4, #0]
 80003d8:	0759      	lsls	r1, r3, #29
 80003da:	d4f5      	bmi.n	80003c8 <restore_non_core_regs+0x1c>
 80003dc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80003e0:	f000 fc48 	bl	8000c74 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 80003e4:	6823      	ldr	r3, [r4, #0]
 80003e6:	071a      	lsls	r2, r3, #28
 80003e8:	d4f0      	bmi.n	80003cc <restore_non_core_regs+0x20>
 80003ea:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 80003ee:	f000 fc49 	bl	8000c84 <__gnu_Unwind_Restore_WMMXD>
 80003f2:	6823      	ldr	r3, [r4, #0]
 80003f4:	06db      	lsls	r3, r3, #27
 80003f6:	d4eb      	bmi.n	80003d0 <restore_non_core_regs+0x24>
 80003f8:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 80003fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000400:	f000 bc84 	b.w	8000d0c <__gnu_Unwind_Restore_WMMXC>

08000404 <_Unwind_decode_typeinfo_ptr.isra.0>:
 8000404:	6803      	ldr	r3, [r0, #0]
 8000406:	b103      	cbz	r3, 800040a <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8000408:	4403      	add	r3, r0
 800040a:	4618      	mov	r0, r3
 800040c:	4770      	bx	lr
 800040e:	bf00      	nop

08000410 <__gnu_unwind_24bit.isra.1>:
 8000410:	2009      	movs	r0, #9
 8000412:	4770      	bx	lr

08000414 <_Unwind_DebugHook>:
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop

08000418 <unwind_phase2>:
 8000418:	b570      	push	{r4, r5, r6, lr}
 800041a:	4604      	mov	r4, r0
 800041c:	460d      	mov	r5, r1
 800041e:	e008      	b.n	8000432 <unwind_phase2+0x1a>
 8000420:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8000422:	6163      	str	r3, [r4, #20]
 8000424:	462a      	mov	r2, r5
 8000426:	6923      	ldr	r3, [r4, #16]
 8000428:	4621      	mov	r1, r4
 800042a:	2001      	movs	r0, #1
 800042c:	4798      	blx	r3
 800042e:	2808      	cmp	r0, #8
 8000430:	d108      	bne.n	8000444 <unwind_phase2+0x2c>
 8000432:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8000434:	4620      	mov	r0, r4
 8000436:	f7ff ff69 	bl	800030c <get_eit_entry>
 800043a:	4606      	mov	r6, r0
 800043c:	2800      	cmp	r0, #0
 800043e:	d0ef      	beq.n	8000420 <unwind_phase2+0x8>
 8000440:	f004 f90a 	bl	8004658 <abort>
 8000444:	2807      	cmp	r0, #7
 8000446:	d1fb      	bne.n	8000440 <unwind_phase2+0x28>
 8000448:	4630      	mov	r0, r6
 800044a:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800044c:	f7ff ffe2 	bl	8000414 <_Unwind_DebugHook>
 8000450:	1d28      	adds	r0, r5, #4
 8000452:	f000 fbf3 	bl	8000c3c <__restore_core_regs>
 8000456:	bf00      	nop

08000458 <unwind_phase2_forced>:
 8000458:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800045c:	1d0c      	adds	r4, r1, #4
 800045e:	4605      	mov	r5, r0
 8000460:	4692      	mov	sl, r2
 8000462:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000464:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 8000468:	ae03      	add	r6, sp, #12
 800046a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800046c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800046e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000470:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000472:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000474:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000478:	ac02      	add	r4, sp, #8
 800047a:	f8d5 800c 	ldr.w	r8, [r5, #12]
 800047e:	f8d5 9018 	ldr.w	r9, [r5, #24]
 8000482:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8000486:	2300      	movs	r3, #0
 8000488:	4628      	mov	r0, r5
 800048a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800048c:	6023      	str	r3, [r4, #0]
 800048e:	f7ff ff3d 	bl	800030c <get_eit_entry>
 8000492:	f1ba 0f00 	cmp.w	sl, #0
 8000496:	4607      	mov	r7, r0
 8000498:	bf14      	ite	ne
 800049a:	260a      	movne	r6, #10
 800049c:	2609      	moveq	r6, #9
 800049e:	b17f      	cbz	r7, 80004c0 <unwind_phase2_forced+0x68>
 80004a0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80004a2:	f046 0110 	orr.w	r1, r6, #16
 80004a6:	e88d 0210 	stmia.w	sp, {r4, r9}
 80004aa:	462a      	mov	r2, r5
 80004ac:	6463      	str	r3, [r4, #68]	; 0x44
 80004ae:	2001      	movs	r0, #1
 80004b0:	462b      	mov	r3, r5
 80004b2:	47c0      	blx	r8
 80004b4:	bb78      	cbnz	r0, 8000516 <unwind_phase2_forced+0xbe>
 80004b6:	4638      	mov	r0, r7
 80004b8:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80004c2:	616b      	str	r3, [r5, #20]
 80004c4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80004c8:	4621      	mov	r1, r4
 80004ca:	a87a      	add	r0, sp, #488	; 0x1e8
 80004cc:	f004 f8a4 	bl	8004618 <memcpy>
 80004d0:	692b      	ldr	r3, [r5, #16]
 80004d2:	aa7a      	add	r2, sp, #488	; 0x1e8
 80004d4:	4629      	mov	r1, r5
 80004d6:	4630      	mov	r0, r6
 80004d8:	4798      	blx	r3
 80004da:	9b88      	ldr	r3, [sp, #544]	; 0x220
 80004dc:	4682      	mov	sl, r0
 80004de:	e88d 0210 	stmia.w	sp, {r4, r9}
 80004e2:	4631      	mov	r1, r6
 80004e4:	6463      	str	r3, [r4, #68]	; 0x44
 80004e6:	462a      	mov	r2, r5
 80004e8:	462b      	mov	r3, r5
 80004ea:	2001      	movs	r0, #1
 80004ec:	47c0      	blx	r8
 80004ee:	b990      	cbnz	r0, 8000516 <unwind_phase2_forced+0xbe>
 80004f0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80004f4:	a97a      	add	r1, sp, #488	; 0x1e8
 80004f6:	4620      	mov	r0, r4
 80004f8:	f004 f88e 	bl	8004618 <memcpy>
 80004fc:	f1ba 0f08 	cmp.w	sl, #8
 8000500:	d106      	bne.n	8000510 <unwind_phase2_forced+0xb8>
 8000502:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000504:	4628      	mov	r0, r5
 8000506:	f7ff ff01 	bl	800030c <get_eit_entry>
 800050a:	2609      	movs	r6, #9
 800050c:	4607      	mov	r7, r0
 800050e:	e7c6      	b.n	800049e <unwind_phase2_forced+0x46>
 8000510:	f1ba 0f07 	cmp.w	sl, #7
 8000514:	d005      	beq.n	8000522 <unwind_phase2_forced+0xca>
 8000516:	2709      	movs	r7, #9
 8000518:	4638      	mov	r0, r7
 800051a:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	4638      	mov	r0, r7
 8000524:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000526:	f7ff ff75 	bl	8000414 <_Unwind_DebugHook>
 800052a:	a803      	add	r0, sp, #12
 800052c:	f000 fb86 	bl	8000c3c <__restore_core_regs>

08000530 <_Unwind_GetCFA>:
 8000530:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8000532:	4770      	bx	lr

08000534 <__gnu_Unwind_RaiseException>:
 8000534:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000536:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8000538:	640b      	str	r3, [r1, #64]	; 0x40
 800053a:	1d0e      	adds	r6, r1, #4
 800053c:	460f      	mov	r7, r1
 800053e:	4604      	mov	r4, r0
 8000540:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000542:	b0f9      	sub	sp, #484	; 0x1e4
 8000544:	ad01      	add	r5, sp, #4
 8000546:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000548:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800054a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800054c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800054e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000550:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000554:	f04f 36ff 	mov.w	r6, #4294967295
 8000558:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800055c:	9600      	str	r6, [sp, #0]
 800055e:	e006      	b.n	800056e <__gnu_Unwind_RaiseException+0x3a>
 8000560:	6923      	ldr	r3, [r4, #16]
 8000562:	466a      	mov	r2, sp
 8000564:	4621      	mov	r1, r4
 8000566:	4798      	blx	r3
 8000568:	2808      	cmp	r0, #8
 800056a:	4605      	mov	r5, r0
 800056c:	d108      	bne.n	8000580 <__gnu_Unwind_RaiseException+0x4c>
 800056e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8000570:	4620      	mov	r0, r4
 8000572:	f7ff fecb 	bl	800030c <get_eit_entry>
 8000576:	2800      	cmp	r0, #0
 8000578:	d0f2      	beq.n	8000560 <__gnu_Unwind_RaiseException+0x2c>
 800057a:	2009      	movs	r0, #9
 800057c:	b079      	add	sp, #484	; 0x1e4
 800057e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000580:	4668      	mov	r0, sp
 8000582:	f7ff ff13 	bl	80003ac <restore_non_core_regs>
 8000586:	2d06      	cmp	r5, #6
 8000588:	d1f7      	bne.n	800057a <__gnu_Unwind_RaiseException+0x46>
 800058a:	4639      	mov	r1, r7
 800058c:	4620      	mov	r0, r4
 800058e:	f7ff ff43 	bl	8000418 <unwind_phase2>
 8000592:	bf00      	nop

08000594 <__gnu_Unwind_ForcedUnwind>:
 8000594:	b430      	push	{r4, r5}
 8000596:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8000598:	60c1      	str	r1, [r0, #12]
 800059a:	6182      	str	r2, [r0, #24]
 800059c:	4619      	mov	r1, r3
 800059e:	641d      	str	r5, [r3, #64]	; 0x40
 80005a0:	2200      	movs	r2, #0
 80005a2:	bc30      	pop	{r4, r5}
 80005a4:	e758      	b.n	8000458 <unwind_phase2_forced>
 80005a6:	bf00      	nop

080005a8 <__gnu_Unwind_Resume>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	68c6      	ldr	r6, [r0, #12]
 80005ac:	6943      	ldr	r3, [r0, #20]
 80005ae:	640b      	str	r3, [r1, #64]	; 0x40
 80005b0:	b126      	cbz	r6, 80005bc <__gnu_Unwind_Resume+0x14>
 80005b2:	2201      	movs	r2, #1
 80005b4:	f7ff ff50 	bl	8000458 <unwind_phase2_forced>
 80005b8:	f004 f84e 	bl	8004658 <abort>
 80005bc:	6903      	ldr	r3, [r0, #16]
 80005be:	460a      	mov	r2, r1
 80005c0:	4604      	mov	r4, r0
 80005c2:	460d      	mov	r5, r1
 80005c4:	4601      	mov	r1, r0
 80005c6:	2002      	movs	r0, #2
 80005c8:	4798      	blx	r3
 80005ca:	2807      	cmp	r0, #7
 80005cc:	d007      	beq.n	80005de <__gnu_Unwind_Resume+0x36>
 80005ce:	2808      	cmp	r0, #8
 80005d0:	d103      	bne.n	80005da <__gnu_Unwind_Resume+0x32>
 80005d2:	4629      	mov	r1, r5
 80005d4:	4620      	mov	r0, r4
 80005d6:	f7ff ff1f 	bl	8000418 <unwind_phase2>
 80005da:	f004 f83d 	bl	8004658 <abort>
 80005de:	4630      	mov	r0, r6
 80005e0:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80005e2:	f7ff ff17 	bl	8000414 <_Unwind_DebugHook>
 80005e6:	1d28      	adds	r0, r5, #4
 80005e8:	f000 fb28 	bl	8000c3c <__restore_core_regs>

080005ec <__gnu_Unwind_Resume_or_Rethrow>:
 80005ec:	68c2      	ldr	r2, [r0, #12]
 80005ee:	b11a      	cbz	r2, 80005f8 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 80005f0:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 80005f2:	640a      	str	r2, [r1, #64]	; 0x40
 80005f4:	2200      	movs	r2, #0
 80005f6:	e72f      	b.n	8000458 <unwind_phase2_forced>
 80005f8:	e79c      	b.n	8000534 <__gnu_Unwind_RaiseException>
 80005fa:	bf00      	nop

080005fc <_Unwind_Complete>:
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop

08000600 <_Unwind_DeleteException>:
 8000600:	6883      	ldr	r3, [r0, #8]
 8000602:	b113      	cbz	r3, 800060a <_Unwind_DeleteException+0xa>
 8000604:	4601      	mov	r1, r0
 8000606:	2001      	movs	r0, #1
 8000608:	4718      	bx	r3
 800060a:	4770      	bx	lr

0800060c <_Unwind_VRS_Get>:
 800060c:	b500      	push	{lr}
 800060e:	2904      	cmp	r1, #4
 8000610:	d807      	bhi.n	8000622 <_Unwind_VRS_Get+0x16>
 8000612:	e8df f001 	tbb	[pc, r1]
 8000616:	0903      	.short	0x0903
 8000618:	0906      	.short	0x0906
 800061a:	09          	.byte	0x09
 800061b:	00          	.byte	0x00
 800061c:	b90b      	cbnz	r3, 8000622 <_Unwind_VRS_Get+0x16>
 800061e:	2a0f      	cmp	r2, #15
 8000620:	d905      	bls.n	800062e <_Unwind_VRS_Get+0x22>
 8000622:	2002      	movs	r0, #2
 8000624:	f85d fb04 	ldr.w	pc, [sp], #4
 8000628:	2001      	movs	r0, #1
 800062a:	f85d fb04 	ldr.w	pc, [sp], #4
 800062e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8000632:	4618      	mov	r0, r3
 8000634:	6853      	ldr	r3, [r2, #4]
 8000636:	9a01      	ldr	r2, [sp, #4]
 8000638:	6013      	str	r3, [r2, #0]
 800063a:	f85d fb04 	ldr.w	pc, [sp], #4
 800063e:	bf00      	nop

08000640 <_Unwind_GetGR>:
 8000640:	b510      	push	{r4, lr}
 8000642:	b084      	sub	sp, #16
 8000644:	2300      	movs	r3, #0
 8000646:	ac03      	add	r4, sp, #12
 8000648:	460a      	mov	r2, r1
 800064a:	9400      	str	r4, [sp, #0]
 800064c:	4619      	mov	r1, r3
 800064e:	f7ff ffdd 	bl	800060c <_Unwind_VRS_Get>
 8000652:	9803      	ldr	r0, [sp, #12]
 8000654:	b004      	add	sp, #16
 8000656:	bd10      	pop	{r4, pc}

08000658 <_Unwind_VRS_Set>:
 8000658:	b500      	push	{lr}
 800065a:	2904      	cmp	r1, #4
 800065c:	d807      	bhi.n	800066e <_Unwind_VRS_Set+0x16>
 800065e:	e8df f001 	tbb	[pc, r1]
 8000662:	0903      	.short	0x0903
 8000664:	0906      	.short	0x0906
 8000666:	09          	.byte	0x09
 8000667:	00          	.byte	0x00
 8000668:	b90b      	cbnz	r3, 800066e <_Unwind_VRS_Set+0x16>
 800066a:	2a0f      	cmp	r2, #15
 800066c:	d905      	bls.n	800067a <_Unwind_VRS_Set+0x22>
 800066e:	2002      	movs	r0, #2
 8000670:	f85d fb04 	ldr.w	pc, [sp], #4
 8000674:	2001      	movs	r0, #1
 8000676:	f85d fb04 	ldr.w	pc, [sp], #4
 800067a:	9901      	ldr	r1, [sp, #4]
 800067c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8000680:	6809      	ldr	r1, [r1, #0]
 8000682:	6051      	str	r1, [r2, #4]
 8000684:	4618      	mov	r0, r3
 8000686:	f85d fb04 	ldr.w	pc, [sp], #4
 800068a:	bf00      	nop

0800068c <_Unwind_SetGR>:
 800068c:	b510      	push	{r4, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	ac04      	add	r4, sp, #16
 8000692:	2300      	movs	r3, #0
 8000694:	f844 2d04 	str.w	r2, [r4, #-4]!
 8000698:	460a      	mov	r2, r1
 800069a:	9400      	str	r4, [sp, #0]
 800069c:	4619      	mov	r1, r3
 800069e:	f7ff ffdb 	bl	8000658 <_Unwind_VRS_Set>
 80006a2:	b004      	add	sp, #16
 80006a4:	bd10      	pop	{r4, pc}
 80006a6:	bf00      	nop

080006a8 <__gnu_Unwind_Backtrace>:
 80006a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006aa:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80006ac:	6413      	str	r3, [r2, #64]	; 0x40
 80006ae:	1d15      	adds	r5, r2, #4
 80006b0:	4607      	mov	r7, r0
 80006b2:	460e      	mov	r6, r1
 80006b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006b6:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 80006ba:	ac17      	add	r4, sp, #92	; 0x5c
 80006bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006c6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80006ca:	f04f 35ff 	mov.w	r5, #4294967295
 80006ce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80006d2:	9516      	str	r5, [sp, #88]	; 0x58
 80006d4:	e010      	b.n	80006f8 <__gnu_Unwind_Backtrace+0x50>
 80006d6:	a816      	add	r0, sp, #88	; 0x58
 80006d8:	f7ff ffd8 	bl	800068c <_Unwind_SetGR>
 80006dc:	4631      	mov	r1, r6
 80006de:	a816      	add	r0, sp, #88	; 0x58
 80006e0:	47b8      	blx	r7
 80006e2:	aa16      	add	r2, sp, #88	; 0x58
 80006e4:	4669      	mov	r1, sp
 80006e6:	b978      	cbnz	r0, 8000708 <__gnu_Unwind_Backtrace+0x60>
 80006e8:	9b04      	ldr	r3, [sp, #16]
 80006ea:	2008      	movs	r0, #8
 80006ec:	4798      	blx	r3
 80006ee:	2805      	cmp	r0, #5
 80006f0:	4604      	mov	r4, r0
 80006f2:	d00a      	beq.n	800070a <__gnu_Unwind_Backtrace+0x62>
 80006f4:	2809      	cmp	r0, #9
 80006f6:	d007      	beq.n	8000708 <__gnu_Unwind_Backtrace+0x60>
 80006f8:	9926      	ldr	r1, [sp, #152]	; 0x98
 80006fa:	4668      	mov	r0, sp
 80006fc:	f7ff fe06 	bl	800030c <get_eit_entry>
 8000700:	466a      	mov	r2, sp
 8000702:	210c      	movs	r1, #12
 8000704:	2800      	cmp	r0, #0
 8000706:	d0e6      	beq.n	80006d6 <__gnu_Unwind_Backtrace+0x2e>
 8000708:	2409      	movs	r4, #9
 800070a:	a816      	add	r0, sp, #88	; 0x58
 800070c:	f7ff fe4e 	bl	80003ac <restore_non_core_regs>
 8000710:	4620      	mov	r0, r4
 8000712:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8000716:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000718 <__gnu_unwind_pr_common>:
 8000718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800071c:	460d      	mov	r5, r1
 800071e:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8000720:	b08b      	sub	sp, #44	; 0x2c
 8000722:	1d0c      	adds	r4, r1, #4
 8000724:	6809      	ldr	r1, [r1, #0]
 8000726:	9107      	str	r1, [sp, #28]
 8000728:	4691      	mov	r9, r2
 800072a:	9408      	str	r4, [sp, #32]
 800072c:	f000 0b03 	and.w	fp, r0, #3
 8000730:	461e      	mov	r6, r3
 8000732:	2b00      	cmp	r3, #0
 8000734:	d160      	bne.n	80007f8 <__gnu_unwind_pr_common+0xe0>
 8000736:	0209      	lsls	r1, r1, #8
 8000738:	2303      	movs	r3, #3
 800073a:	9107      	str	r1, [sp, #28]
 800073c:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 8000740:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8000744:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000746:	f1bb 0f02 	cmp.w	fp, #2
 800074a:	bf08      	it	eq
 800074c:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 800074e:	f013 0301 	ands.w	r3, r3, #1
 8000752:	d140      	bne.n	80007d6 <__gnu_unwind_pr_common+0xbe>
 8000754:	9301      	str	r3, [sp, #4]
 8000756:	f000 0308 	and.w	r3, r0, #8
 800075a:	9303      	str	r3, [sp, #12]
 800075c:	f8d4 8000 	ldr.w	r8, [r4]
 8000760:	f1b8 0f00 	cmp.w	r8, #0
 8000764:	d039      	beq.n	80007da <__gnu_unwind_pr_common+0xc2>
 8000766:	2e02      	cmp	r6, #2
 8000768:	d043      	beq.n	80007f2 <__gnu_unwind_pr_common+0xda>
 800076a:	f8b4 8000 	ldrh.w	r8, [r4]
 800076e:	8867      	ldrh	r7, [r4, #2]
 8000770:	3404      	adds	r4, #4
 8000772:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8000774:	f027 0a01 	bic.w	sl, r7, #1
 8000778:	210f      	movs	r1, #15
 800077a:	4648      	mov	r0, r9
 800077c:	449a      	add	sl, r3
 800077e:	f7ff ff5f 	bl	8000640 <_Unwind_GetGR>
 8000782:	4582      	cmp	sl, r0
 8000784:	d833      	bhi.n	80007ee <__gnu_unwind_pr_common+0xd6>
 8000786:	f028 0301 	bic.w	r3, r8, #1
 800078a:	449a      	add	sl, r3
 800078c:	4550      	cmp	r0, sl
 800078e:	bf2c      	ite	cs
 8000790:	2000      	movcs	r0, #0
 8000792:	2001      	movcc	r0, #1
 8000794:	007f      	lsls	r7, r7, #1
 8000796:	f007 0702 	and.w	r7, r7, #2
 800079a:	f008 0801 	and.w	r8, r8, #1
 800079e:	ea47 0708 	orr.w	r7, r7, r8
 80007a2:	2f01      	cmp	r7, #1
 80007a4:	d03e      	beq.n	8000824 <__gnu_unwind_pr_common+0x10c>
 80007a6:	d335      	bcc.n	8000814 <__gnu_unwind_pr_common+0xfc>
 80007a8:	2f02      	cmp	r7, #2
 80007aa:	d11c      	bne.n	80007e6 <__gnu_unwind_pr_common+0xce>
 80007ac:	6823      	ldr	r3, [r4, #0]
 80007ae:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80007b2:	9202      	str	r2, [sp, #8]
 80007b4:	f1bb 0f00 	cmp.w	fp, #0
 80007b8:	d176      	bne.n	80008a8 <__gnu_unwind_pr_common+0x190>
 80007ba:	b128      	cbz	r0, 80007c8 <__gnu_unwind_pr_common+0xb0>
 80007bc:	9903      	ldr	r1, [sp, #12]
 80007be:	2900      	cmp	r1, #0
 80007c0:	d07e      	beq.n	80008c0 <__gnu_unwind_pr_common+0x1a8>
 80007c2:	2a00      	cmp	r2, #0
 80007c4:	f000 80a6 	beq.w	8000914 <__gnu_unwind_pr_common+0x1fc>
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	db77      	blt.n	80008bc <__gnu_unwind_pr_common+0x1a4>
 80007cc:	9b02      	ldr	r3, [sp, #8]
 80007ce:	3301      	adds	r3, #1
 80007d0:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80007d4:	e7c2      	b.n	800075c <__gnu_unwind_pr_common+0x44>
 80007d6:	2300      	movs	r3, #0
 80007d8:	9301      	str	r3, [sp, #4]
 80007da:	2e02      	cmp	r6, #2
 80007dc:	dd3e      	ble.n	800085c <__gnu_unwind_pr_common+0x144>
 80007de:	f7ff fe17 	bl	8000410 <__gnu_unwind_24bit.isra.1>
 80007e2:	2800      	cmp	r0, #0
 80007e4:	d040      	beq.n	8000868 <__gnu_unwind_pr_common+0x150>
 80007e6:	2009      	movs	r0, #9
 80007e8:	b00b      	add	sp, #44	; 0x2c
 80007ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80007ee:	2000      	movs	r0, #0
 80007f0:	e7d0      	b.n	8000794 <__gnu_unwind_pr_common+0x7c>
 80007f2:	6867      	ldr	r7, [r4, #4]
 80007f4:	3408      	adds	r4, #8
 80007f6:	e7bc      	b.n	8000772 <__gnu_unwind_pr_common+0x5a>
 80007f8:	2b02      	cmp	r3, #2
 80007fa:	dca3      	bgt.n	8000744 <__gnu_unwind_pr_common+0x2c>
 80007fc:	0c0b      	lsrs	r3, r1, #16
 80007fe:	b2da      	uxtb	r2, r3
 8000800:	0409      	lsls	r1, r1, #16
 8000802:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8000806:	2302      	movs	r3, #2
 8000808:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 800080c:	9107      	str	r1, [sp, #28]
 800080e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8000812:	e797      	b.n	8000744 <__gnu_unwind_pr_common+0x2c>
 8000814:	f1bb 0f00 	cmp.w	fp, #0
 8000818:	d002      	beq.n	8000820 <__gnu_unwind_pr_common+0x108>
 800081a:	2800      	cmp	r0, #0
 800081c:	f040 80bd 	bne.w	800099a <__gnu_unwind_pr_common+0x282>
 8000820:	3404      	adds	r4, #4
 8000822:	e79b      	b.n	800075c <__gnu_unwind_pr_common+0x44>
 8000824:	f1bb 0f00 	cmp.w	fp, #0
 8000828:	d125      	bne.n	8000876 <__gnu_unwind_pr_common+0x15e>
 800082a:	b1a8      	cbz	r0, 8000858 <__gnu_unwind_pr_common+0x140>
 800082c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8000830:	1c99      	adds	r1, r3, #2
 8000832:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8000836:	d0d6      	beq.n	80007e6 <__gnu_unwind_pr_common+0xce>
 8000838:	f105 0158 	add.w	r1, r5, #88	; 0x58
 800083c:	3301      	adds	r3, #1
 800083e:	9106      	str	r1, [sp, #24]
 8000840:	f000 80a3 	beq.w	800098a <__gnu_unwind_pr_common+0x272>
 8000844:	1d20      	adds	r0, r4, #4
 8000846:	f7ff fddd 	bl	8000404 <_Unwind_decode_typeinfo_ptr.isra.0>
 800084a:	ab06      	add	r3, sp, #24
 800084c:	4601      	mov	r1, r0
 800084e:	4628      	mov	r0, r5
 8000850:	f3af 8000 	nop.w
 8000854:	2800      	cmp	r0, #0
 8000856:	d177      	bne.n	8000948 <__gnu_unwind_pr_common+0x230>
 8000858:	3408      	adds	r4, #8
 800085a:	e77f      	b.n	800075c <__gnu_unwind_pr_common+0x44>
 800085c:	a907      	add	r1, sp, #28
 800085e:	4648      	mov	r0, r9
 8000860:	f000 faee 	bl	8000e40 <__gnu_unwind_execute>
 8000864:	2800      	cmp	r0, #0
 8000866:	d1be      	bne.n	80007e6 <__gnu_unwind_pr_common+0xce>
 8000868:	9b01      	ldr	r3, [sp, #4]
 800086a:	2b00      	cmp	r3, #0
 800086c:	d15c      	bne.n	8000928 <__gnu_unwind_pr_common+0x210>
 800086e:	2008      	movs	r0, #8
 8000870:	b00b      	add	sp, #44	; 0x2c
 8000872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000876:	210d      	movs	r1, #13
 8000878:	4648      	mov	r0, r9
 800087a:	6a2f      	ldr	r7, [r5, #32]
 800087c:	f7ff fee0 	bl	8000640 <_Unwind_GetGR>
 8000880:	4287      	cmp	r7, r0
 8000882:	d1e9      	bne.n	8000858 <__gnu_unwind_pr_common+0x140>
 8000884:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000886:	429c      	cmp	r4, r3
 8000888:	d1e6      	bne.n	8000858 <__gnu_unwind_pr_common+0x140>
 800088a:	4620      	mov	r0, r4
 800088c:	f7ff fcf0 	bl	8000270 <selfrel_offset31>
 8000890:	210f      	movs	r1, #15
 8000892:	4602      	mov	r2, r0
 8000894:	4648      	mov	r0, r9
 8000896:	f7ff fef9 	bl	800068c <_Unwind_SetGR>
 800089a:	4648      	mov	r0, r9
 800089c:	462a      	mov	r2, r5
 800089e:	2100      	movs	r1, #0
 80008a0:	f7ff fef4 	bl	800068c <_Unwind_SetGR>
 80008a4:	2007      	movs	r0, #7
 80008a6:	e79f      	b.n	80007e8 <__gnu_unwind_pr_common+0xd0>
 80008a8:	210d      	movs	r1, #13
 80008aa:	4648      	mov	r0, r9
 80008ac:	6a2f      	ldr	r7, [r5, #32]
 80008ae:	f7ff fec7 	bl	8000640 <_Unwind_GetGR>
 80008b2:	4287      	cmp	r7, r0
 80008b4:	d058      	beq.n	8000968 <__gnu_unwind_pr_common+0x250>
 80008b6:	6823      	ldr	r3, [r4, #0]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	da87      	bge.n	80007cc <__gnu_unwind_pr_common+0xb4>
 80008bc:	3404      	adds	r4, #4
 80008be:	e785      	b.n	80007cc <__gnu_unwind_pr_common+0xb4>
 80008c0:	9b02      	ldr	r3, [sp, #8]
 80008c2:	b33b      	cbz	r3, 8000914 <__gnu_unwind_pr_common+0x1fc>
 80008c4:	f105 0358 	add.w	r3, r5, #88	; 0x58
 80008c8:	1d27      	adds	r7, r4, #4
 80008ca:	f8cd b010 	str.w	fp, [sp, #16]
 80008ce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80008d2:	f8dd a008 	ldr.w	sl, [sp, #8]
 80008d6:	9605      	str	r6, [sp, #20]
 80008d8:	46a3      	mov	fp, r4
 80008da:	461c      	mov	r4, r3
 80008dc:	e002      	b.n	80008e4 <__gnu_unwind_pr_common+0x1cc>
 80008de:	45b2      	cmp	sl, r6
 80008e0:	46b0      	mov	r8, r6
 80008e2:	d016      	beq.n	8000912 <__gnu_unwind_pr_common+0x1fa>
 80008e4:	4638      	mov	r0, r7
 80008e6:	9406      	str	r4, [sp, #24]
 80008e8:	f7ff fd8c 	bl	8000404 <_Unwind_decode_typeinfo_ptr.isra.0>
 80008ec:	ab06      	add	r3, sp, #24
 80008ee:	4601      	mov	r1, r0
 80008f0:	2200      	movs	r2, #0
 80008f2:	4628      	mov	r0, r5
 80008f4:	f3af 8000 	nop.w
 80008f8:	f108 0601 	add.w	r6, r8, #1
 80008fc:	3704      	adds	r7, #4
 80008fe:	2800      	cmp	r0, #0
 8000900:	d0ed      	beq.n	80008de <__gnu_unwind_pr_common+0x1c6>
 8000902:	9b02      	ldr	r3, [sp, #8]
 8000904:	9e05      	ldr	r6, [sp, #20]
 8000906:	4543      	cmp	r3, r8
 8000908:	465c      	mov	r4, fp
 800090a:	f8dd b010 	ldr.w	fp, [sp, #16]
 800090e:	d1d2      	bne.n	80008b6 <__gnu_unwind_pr_common+0x19e>
 8000910:	e000      	b.n	8000914 <__gnu_unwind_pr_common+0x1fc>
 8000912:	465c      	mov	r4, fp
 8000914:	4648      	mov	r0, r9
 8000916:	210d      	movs	r1, #13
 8000918:	f7ff fe92 	bl	8000640 <_Unwind_GetGR>
 800091c:	9b06      	ldr	r3, [sp, #24]
 800091e:	6228      	str	r0, [r5, #32]
 8000920:	62ac      	str	r4, [r5, #40]	; 0x28
 8000922:	626b      	str	r3, [r5, #36]	; 0x24
 8000924:	2006      	movs	r0, #6
 8000926:	e75f      	b.n	80007e8 <__gnu_unwind_pr_common+0xd0>
 8000928:	210f      	movs	r1, #15
 800092a:	4648      	mov	r0, r9
 800092c:	f7ff fe88 	bl	8000640 <_Unwind_GetGR>
 8000930:	210e      	movs	r1, #14
 8000932:	4602      	mov	r2, r0
 8000934:	4648      	mov	r0, r9
 8000936:	f7ff fea9 	bl	800068c <_Unwind_SetGR>
 800093a:	4648      	mov	r0, r9
 800093c:	4a29      	ldr	r2, [pc, #164]	; (80009e4 <__gnu_unwind_pr_common+0x2cc>)
 800093e:	210f      	movs	r1, #15
 8000940:	f7ff fea4 	bl	800068c <_Unwind_SetGR>
 8000944:	2007      	movs	r0, #7
 8000946:	e74f      	b.n	80007e8 <__gnu_unwind_pr_common+0xd0>
 8000948:	4607      	mov	r7, r0
 800094a:	210d      	movs	r1, #13
 800094c:	4648      	mov	r0, r9
 800094e:	f7ff fe77 	bl	8000640 <_Unwind_GetGR>
 8000952:	2f02      	cmp	r7, #2
 8000954:	6228      	str	r0, [r5, #32]
 8000956:	d11d      	bne.n	8000994 <__gnu_unwind_pr_common+0x27c>
 8000958:	462b      	mov	r3, r5
 800095a:	9a06      	ldr	r2, [sp, #24]
 800095c:	f843 2f2c 	str.w	r2, [r3, #44]!
 8000960:	626b      	str	r3, [r5, #36]	; 0x24
 8000962:	62ac      	str	r4, [r5, #40]	; 0x28
 8000964:	2006      	movs	r0, #6
 8000966:	e73f      	b.n	80007e8 <__gnu_unwind_pr_common+0xd0>
 8000968:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800096a:	429c      	cmp	r4, r3
 800096c:	d1a3      	bne.n	80008b6 <__gnu_unwind_pr_common+0x19e>
 800096e:	2204      	movs	r2, #4
 8000970:	2700      	movs	r7, #0
 8000972:	18a3      	adds	r3, r4, r2
 8000974:	9902      	ldr	r1, [sp, #8]
 8000976:	62a9      	str	r1, [r5, #40]	; 0x28
 8000978:	62ef      	str	r7, [r5, #44]	; 0x2c
 800097a:	632a      	str	r2, [r5, #48]	; 0x30
 800097c:	636b      	str	r3, [r5, #52]	; 0x34
 800097e:	6823      	ldr	r3, [r4, #0]
 8000980:	42bb      	cmp	r3, r7
 8000982:	db1d      	blt.n	80009c0 <__gnu_unwind_pr_common+0x2a8>
 8000984:	2301      	movs	r3, #1
 8000986:	9301      	str	r3, [sp, #4]
 8000988:	e720      	b.n	80007cc <__gnu_unwind_pr_common+0xb4>
 800098a:	4648      	mov	r0, r9
 800098c:	210d      	movs	r1, #13
 800098e:	f7ff fe57 	bl	8000640 <_Unwind_GetGR>
 8000992:	6228      	str	r0, [r5, #32]
 8000994:	9b06      	ldr	r3, [sp, #24]
 8000996:	626b      	str	r3, [r5, #36]	; 0x24
 8000998:	e7e3      	b.n	8000962 <__gnu_unwind_pr_common+0x24a>
 800099a:	4620      	mov	r0, r4
 800099c:	f7ff fc68 	bl	8000270 <selfrel_offset31>
 80009a0:	3404      	adds	r4, #4
 80009a2:	4606      	mov	r6, r0
 80009a4:	63ac      	str	r4, [r5, #56]	; 0x38
 80009a6:	4628      	mov	r0, r5
 80009a8:	f3af 8000 	nop.w
 80009ac:	2800      	cmp	r0, #0
 80009ae:	f43f af1a 	beq.w	80007e6 <__gnu_unwind_pr_common+0xce>
 80009b2:	4648      	mov	r0, r9
 80009b4:	4632      	mov	r2, r6
 80009b6:	210f      	movs	r1, #15
 80009b8:	f7ff fe68 	bl	800068c <_Unwind_SetGR>
 80009bc:	2007      	movs	r0, #7
 80009be:	e713      	b.n	80007e8 <__gnu_unwind_pr_common+0xd0>
 80009c0:	4608      	mov	r0, r1
 80009c2:	3001      	adds	r0, #1
 80009c4:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 80009c8:	f7ff fc52 	bl	8000270 <selfrel_offset31>
 80009cc:	210f      	movs	r1, #15
 80009ce:	4602      	mov	r2, r0
 80009d0:	4648      	mov	r0, r9
 80009d2:	f7ff fe5b 	bl	800068c <_Unwind_SetGR>
 80009d6:	4648      	mov	r0, r9
 80009d8:	462a      	mov	r2, r5
 80009da:	4639      	mov	r1, r7
 80009dc:	f7ff fe56 	bl	800068c <_Unwind_SetGR>
 80009e0:	2007      	movs	r0, #7
 80009e2:	e701      	b.n	80007e8 <__gnu_unwind_pr_common+0xd0>
 80009e4:	00000000 	.word	0x00000000

080009e8 <__aeabi_unwind_cpp_pr0>:
 80009e8:	2300      	movs	r3, #0
 80009ea:	e695      	b.n	8000718 <__gnu_unwind_pr_common>

080009ec <__aeabi_unwind_cpp_pr1>:
 80009ec:	2301      	movs	r3, #1
 80009ee:	e693      	b.n	8000718 <__gnu_unwind_pr_common>

080009f0 <__aeabi_unwind_cpp_pr2>:
 80009f0:	2302      	movs	r3, #2
 80009f2:	e691      	b.n	8000718 <__gnu_unwind_pr_common>

080009f4 <_Unwind_VRS_Pop>:
 80009f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009f6:	4604      	mov	r4, r0
 80009f8:	b0c5      	sub	sp, #276	; 0x114
 80009fa:	2904      	cmp	r1, #4
 80009fc:	d80d      	bhi.n	8000a1a <_Unwind_VRS_Pop+0x26>
 80009fe:	e8df f001 	tbb	[pc, r1]
 8000a02:	0353      	.short	0x0353
 8000a04:	310c      	.short	0x310c
 8000a06:	0f          	.byte	0x0f
 8000a07:	00          	.byte	0x00
 8000a08:	2b01      	cmp	r3, #1
 8000a0a:	ea4f 4612 	mov.w	r6, r2, lsr #16
 8000a0e:	b295      	uxth	r5, r2
 8000a10:	d162      	bne.n	8000ad8 <_Unwind_VRS_Pop+0xe4>
 8000a12:	1972      	adds	r2, r6, r5
 8000a14:	2a10      	cmp	r2, #16
 8000a16:	f240 809b 	bls.w	8000b50 <_Unwind_VRS_Pop+0x15c>
 8000a1a:	2002      	movs	r0, #2
 8000a1c:	b045      	add	sp, #276	; 0x114
 8000a1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d1fa      	bne.n	8000a1a <_Unwind_VRS_Pop+0x26>
 8000a24:	2a10      	cmp	r2, #16
 8000a26:	d8f8      	bhi.n	8000a1a <_Unwind_VRS_Pop+0x26>
 8000a28:	6823      	ldr	r3, [r4, #0]
 8000a2a:	06d8      	lsls	r0, r3, #27
 8000a2c:	f100 80c6 	bmi.w	8000bbc <_Unwind_VRS_Pop+0x1c8>
 8000a30:	ae22      	add	r6, sp, #136	; 0x88
 8000a32:	4630      	mov	r0, r6
 8000a34:	9201      	str	r2, [sp, #4]
 8000a36:	f000 f973 	bl	8000d20 <__gnu_Unwind_Save_WMMXC>
 8000a3a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000a3c:	9a01      	ldr	r2, [sp, #4]
 8000a3e:	2300      	movs	r3, #0
 8000a40:	2501      	movs	r5, #1
 8000a42:	fa05 f103 	lsl.w	r1, r5, r3
 8000a46:	4211      	tst	r1, r2
 8000a48:	d003      	beq.n	8000a52 <_Unwind_VRS_Pop+0x5e>
 8000a4a:	6801      	ldr	r1, [r0, #0]
 8000a4c:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 8000a50:	3004      	adds	r0, #4
 8000a52:	3301      	adds	r3, #1
 8000a54:	2b04      	cmp	r3, #4
 8000a56:	d1f4      	bne.n	8000a42 <_Unwind_VRS_Pop+0x4e>
 8000a58:	63a0      	str	r0, [r4, #56]	; 0x38
 8000a5a:	4630      	mov	r0, r6
 8000a5c:	f000 f956 	bl	8000d0c <__gnu_Unwind_Restore_WMMXC>
 8000a60:	2000      	movs	r0, #0
 8000a62:	e7db      	b.n	8000a1c <_Unwind_VRS_Pop+0x28>
 8000a64:	2b03      	cmp	r3, #3
 8000a66:	d1d8      	bne.n	8000a1a <_Unwind_VRS_Pop+0x26>
 8000a68:	0c15      	lsrs	r5, r2, #16
 8000a6a:	b297      	uxth	r7, r2
 8000a6c:	19eb      	adds	r3, r5, r7
 8000a6e:	2b10      	cmp	r3, #16
 8000a70:	d8d3      	bhi.n	8000a1a <_Unwind_VRS_Pop+0x26>
 8000a72:	6823      	ldr	r3, [r4, #0]
 8000a74:	071e      	lsls	r6, r3, #28
 8000a76:	f100 80b5 	bmi.w	8000be4 <_Unwind_VRS_Pop+0x1f0>
 8000a7a:	ae22      	add	r6, sp, #136	; 0x88
 8000a7c:	4630      	mov	r0, r6
 8000a7e:	f000 f923 	bl	8000cc8 <__gnu_Unwind_Save_WMMXD>
 8000a82:	00ed      	lsls	r5, r5, #3
 8000a84:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000a86:	b14f      	cbz	r7, 8000a9c <_Unwind_VRS_Pop+0xa8>
 8000a88:	3d04      	subs	r5, #4
 8000a8a:	1971      	adds	r1, r6, r5
 8000a8c:	eb03 00c7 	add.w	r0, r3, r7, lsl #3
 8000a90:	f853 2b04 	ldr.w	r2, [r3], #4
 8000a94:	f841 2f04 	str.w	r2, [r1, #4]!
 8000a98:	4283      	cmp	r3, r0
 8000a9a:	d1f9      	bne.n	8000a90 <_Unwind_VRS_Pop+0x9c>
 8000a9c:	4630      	mov	r0, r6
 8000a9e:	63a3      	str	r3, [r4, #56]	; 0x38
 8000aa0:	f000 f8f0 	bl	8000c84 <__gnu_Unwind_Restore_WMMXD>
 8000aa4:	2000      	movs	r0, #0
 8000aa6:	e7b9      	b.n	8000a1c <_Unwind_VRS_Pop+0x28>
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d1b6      	bne.n	8000a1a <_Unwind_VRS_Pop+0x26>
 8000aac:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8000aae:	b297      	uxth	r7, r2
 8000ab0:	1d20      	adds	r0, r4, #4
 8000ab2:	2601      	movs	r6, #1
 8000ab4:	fa06 f103 	lsl.w	r1, r6, r3
 8000ab8:	4239      	tst	r1, r7
 8000aba:	f103 0301 	add.w	r3, r3, #1
 8000abe:	d002      	beq.n	8000ac6 <_Unwind_VRS_Pop+0xd2>
 8000ac0:	6829      	ldr	r1, [r5, #0]
 8000ac2:	6001      	str	r1, [r0, #0]
 8000ac4:	3504      	adds	r5, #4
 8000ac6:	2b10      	cmp	r3, #16
 8000ac8:	f100 0004 	add.w	r0, r0, #4
 8000acc:	d1f2      	bne.n	8000ab4 <_Unwind_VRS_Pop+0xc0>
 8000ace:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 8000ad2:	d13b      	bne.n	8000b4c <_Unwind_VRS_Pop+0x158>
 8000ad4:	63a5      	str	r5, [r4, #56]	; 0x38
 8000ad6:	e7a1      	b.n	8000a1c <_Unwind_VRS_Pop+0x28>
 8000ad8:	2b05      	cmp	r3, #5
 8000ada:	d19e      	bne.n	8000a1a <_Unwind_VRS_Pop+0x26>
 8000adc:	1977      	adds	r7, r6, r5
 8000ade:	2f20      	cmp	r7, #32
 8000ae0:	d89b      	bhi.n	8000a1a <_Unwind_VRS_Pop+0x26>
 8000ae2:	2e0f      	cmp	r6, #15
 8000ae4:	d966      	bls.n	8000bb4 <_Unwind_VRS_Pop+0x1c0>
 8000ae6:	462f      	mov	r7, r5
 8000ae8:	2d00      	cmp	r5, #0
 8000aea:	d13a      	bne.n	8000b62 <_Unwind_VRS_Pop+0x16e>
 8000aec:	462a      	mov	r2, r5
 8000aee:	2700      	movs	r7, #0
 8000af0:	2a00      	cmp	r2, #0
 8000af2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000af4:	dd72      	ble.n	8000bdc <_Unwind_VRS_Pop+0x1e8>
 8000af6:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8000afa:	4601      	mov	r1, r0
 8000afc:	a844      	add	r0, sp, #272	; 0x110
 8000afe:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 8000b02:	388c      	subs	r0, #140	; 0x8c
 8000b04:	f851 5b04 	ldr.w	r5, [r1], #4
 8000b08:	f840 5f04 	str.w	r5, [r0, #4]!
 8000b0c:	4291      	cmp	r1, r2
 8000b0e:	d1f9      	bne.n	8000b04 <_Unwind_VRS_Pop+0x110>
 8000b10:	4608      	mov	r0, r1
 8000b12:	b197      	cbz	r7, 8000b3a <_Unwind_VRS_Pop+0x146>
 8000b14:	2e10      	cmp	r6, #16
 8000b16:	4632      	mov	r2, r6
 8000b18:	a944      	add	r1, sp, #272	; 0x110
 8000b1a:	bf38      	it	cc
 8000b1c:	2210      	movcc	r2, #16
 8000b1e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8000b22:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 8000b26:	0079      	lsls	r1, r7, #1
 8000b28:	3a04      	subs	r2, #4
 8000b2a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8000b2e:	f850 5b04 	ldr.w	r5, [r0], #4
 8000b32:	f842 5f04 	str.w	r5, [r2, #4]!
 8000b36:	4288      	cmp	r0, r1
 8000b38:	d1f9      	bne.n	8000b2e <_Unwind_VRS_Pop+0x13a>
 8000b3a:	2b01      	cmp	r3, #1
 8000b3c:	d048      	beq.n	8000bd0 <_Unwind_VRS_Pop+0x1dc>
 8000b3e:	2e0f      	cmp	r6, #15
 8000b40:	63a1      	str	r1, [r4, #56]	; 0x38
 8000b42:	d933      	bls.n	8000bac <_Unwind_VRS_Pop+0x1b8>
 8000b44:	b117      	cbz	r7, 8000b4c <_Unwind_VRS_Pop+0x158>
 8000b46:	a802      	add	r0, sp, #8
 8000b48:	f000 f894 	bl	8000c74 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000b4c:	2000      	movs	r0, #0
 8000b4e:	e765      	b.n	8000a1c <_Unwind_VRS_Pop+0x28>
 8000b50:	2e0f      	cmp	r6, #15
 8000b52:	f63f af62 	bhi.w	8000a1a <_Unwind_VRS_Pop+0x26>
 8000b56:	2700      	movs	r7, #0
 8000b58:	6822      	ldr	r2, [r4, #0]
 8000b5a:	07d1      	lsls	r1, r2, #31
 8000b5c:	d417      	bmi.n	8000b8e <_Unwind_VRS_Pop+0x19a>
 8000b5e:	2f00      	cmp	r7, #0
 8000b60:	d060      	beq.n	8000c24 <_Unwind_VRS_Pop+0x230>
 8000b62:	6822      	ldr	r2, [r4, #0]
 8000b64:	0751      	lsls	r1, r2, #29
 8000b66:	d445      	bmi.n	8000bf4 <_Unwind_VRS_Pop+0x200>
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d04d      	beq.n	8000c08 <_Unwind_VRS_Pop+0x214>
 8000b6c:	2e0f      	cmp	r6, #15
 8000b6e:	d806      	bhi.n	8000b7e <_Unwind_VRS_Pop+0x18a>
 8000b70:	a822      	add	r0, sp, #136	; 0x88
 8000b72:	9301      	str	r3, [sp, #4]
 8000b74:	f000 f87a 	bl	8000c6c <__gnu_Unwind_Save_VFP_D>
 8000b78:	9b01      	ldr	r3, [sp, #4]
 8000b7a:	2f00      	cmp	r7, #0
 8000b7c:	d0b6      	beq.n	8000aec <_Unwind_VRS_Pop+0xf8>
 8000b7e:	a802      	add	r0, sp, #8
 8000b80:	9301      	str	r3, [sp, #4]
 8000b82:	f000 f87b 	bl	8000c7c <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000b86:	9b01      	ldr	r3, [sp, #4]
 8000b88:	f1c6 0210 	rsb	r2, r6, #16
 8000b8c:	e7b0      	b.n	8000af0 <_Unwind_VRS_Pop+0xfc>
 8000b8e:	f022 0101 	bic.w	r1, r2, #1
 8000b92:	2b05      	cmp	r3, #5
 8000b94:	6021      	str	r1, [r4, #0]
 8000b96:	9301      	str	r3, [sp, #4]
 8000b98:	4620      	mov	r0, r4
 8000b9a:	d03b      	beq.n	8000c14 <_Unwind_VRS_Pop+0x220>
 8000b9c:	f022 0203 	bic.w	r2, r2, #3
 8000ba0:	f840 2b48 	str.w	r2, [r0], #72
 8000ba4:	f000 f85a 	bl	8000c5c <__gnu_Unwind_Save_VFP>
 8000ba8:	9b01      	ldr	r3, [sp, #4]
 8000baa:	e7d8      	b.n	8000b5e <_Unwind_VRS_Pop+0x16a>
 8000bac:	a822      	add	r0, sp, #136	; 0x88
 8000bae:	f000 f859 	bl	8000c64 <__gnu_Unwind_Restore_VFP_D>
 8000bb2:	e7c7      	b.n	8000b44 <_Unwind_VRS_Pop+0x150>
 8000bb4:	2f10      	cmp	r7, #16
 8000bb6:	d9ce      	bls.n	8000b56 <_Unwind_VRS_Pop+0x162>
 8000bb8:	3f10      	subs	r7, #16
 8000bba:	e7cd      	b.n	8000b58 <_Unwind_VRS_Pop+0x164>
 8000bbc:	f023 0310 	bic.w	r3, r3, #16
 8000bc0:	6023      	str	r3, [r4, #0]
 8000bc2:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8000bc6:	9201      	str	r2, [sp, #4]
 8000bc8:	f000 f8aa 	bl	8000d20 <__gnu_Unwind_Save_WMMXC>
 8000bcc:	9a01      	ldr	r2, [sp, #4]
 8000bce:	e72f      	b.n	8000a30 <_Unwind_VRS_Pop+0x3c>
 8000bd0:	3104      	adds	r1, #4
 8000bd2:	63a1      	str	r1, [r4, #56]	; 0x38
 8000bd4:	a822      	add	r0, sp, #136	; 0x88
 8000bd6:	f000 f83d 	bl	8000c54 <__gnu_Unwind_Restore_VFP>
 8000bda:	e7b7      	b.n	8000b4c <_Unwind_VRS_Pop+0x158>
 8000bdc:	2f00      	cmp	r7, #0
 8000bde:	d199      	bne.n	8000b14 <_Unwind_VRS_Pop+0x120>
 8000be0:	4601      	mov	r1, r0
 8000be2:	e7aa      	b.n	8000b3a <_Unwind_VRS_Pop+0x146>
 8000be4:	f023 0308 	bic.w	r3, r3, #8
 8000be8:	6023      	str	r3, [r4, #0]
 8000bea:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8000bee:	f000 f86b 	bl	8000cc8 <__gnu_Unwind_Save_WMMXD>
 8000bf2:	e742      	b.n	8000a7a <_Unwind_VRS_Pop+0x86>
 8000bf4:	4620      	mov	r0, r4
 8000bf6:	f022 0204 	bic.w	r2, r2, #4
 8000bfa:	f840 2bd0 	str.w	r2, [r0], #208
 8000bfe:	9301      	str	r3, [sp, #4]
 8000c00:	f000 f83c 	bl	8000c7c <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000c04:	9b01      	ldr	r3, [sp, #4]
 8000c06:	e7af      	b.n	8000b68 <_Unwind_VRS_Pop+0x174>
 8000c08:	a822      	add	r0, sp, #136	; 0x88
 8000c0a:	9301      	str	r3, [sp, #4]
 8000c0c:	f000 f826 	bl	8000c5c <__gnu_Unwind_Save_VFP>
 8000c10:	9b01      	ldr	r3, [sp, #4]
 8000c12:	e7b9      	b.n	8000b88 <_Unwind_VRS_Pop+0x194>
 8000c14:	f041 0102 	orr.w	r1, r1, #2
 8000c18:	f840 1b48 	str.w	r1, [r0], #72
 8000c1c:	f000 f826 	bl	8000c6c <__gnu_Unwind_Save_VFP_D>
 8000c20:	9b01      	ldr	r3, [sp, #4]
 8000c22:	e79c      	b.n	8000b5e <_Unwind_VRS_Pop+0x16a>
 8000c24:	2b01      	cmp	r3, #1
 8000c26:	d003      	beq.n	8000c30 <_Unwind_VRS_Pop+0x23c>
 8000c28:	2e0f      	cmp	r6, #15
 8000c2a:	f63f af5f 	bhi.w	8000aec <_Unwind_VRS_Pop+0xf8>
 8000c2e:	e79f      	b.n	8000b70 <_Unwind_VRS_Pop+0x17c>
 8000c30:	a822      	add	r0, sp, #136	; 0x88
 8000c32:	9301      	str	r3, [sp, #4]
 8000c34:	f000 f812 	bl	8000c5c <__gnu_Unwind_Save_VFP>
 8000c38:	9b01      	ldr	r3, [sp, #4]
 8000c3a:	e757      	b.n	8000aec <_Unwind_VRS_Pop+0xf8>

08000c3c <__restore_core_regs>:
 8000c3c:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8000c40:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8000c44:	469c      	mov	ip, r3
 8000c46:	46a6      	mov	lr, r4
 8000c48:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8000c4c:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8000c50:	46e5      	mov	sp, ip
 8000c52:	bd00      	pop	{pc}

08000c54 <__gnu_Unwind_Restore_VFP>:
 8000c54:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop

08000c5c <__gnu_Unwind_Save_VFP>:
 8000c5c:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop

08000c64 <__gnu_Unwind_Restore_VFP_D>:
 8000c64:	ec90 0b20 	vldmia	r0, {d0-d15}
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop

08000c6c <__gnu_Unwind_Save_VFP_D>:
 8000c6c:	ec80 0b20 	vstmia	r0, {d0-d15}
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop

08000c74 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8000c74:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop

08000c7c <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8000c7c:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop

08000c84 <__gnu_Unwind_Restore_WMMXD>:
 8000c84:	ecf0 0102 	ldfe	f0, [r0], #8
 8000c88:	ecf0 1102 	ldfe	f1, [r0], #8
 8000c8c:	ecf0 2102 	ldfe	f2, [r0], #8
 8000c90:	ecf0 3102 	ldfe	f3, [r0], #8
 8000c94:	ecf0 4102 	ldfe	f4, [r0], #8
 8000c98:	ecf0 5102 	ldfe	f5, [r0], #8
 8000c9c:	ecf0 6102 	ldfe	f6, [r0], #8
 8000ca0:	ecf0 7102 	ldfe	f7, [r0], #8
 8000ca4:	ecf0 8102 	ldfp	f0, [r0], #8
 8000ca8:	ecf0 9102 	ldfp	f1, [r0], #8
 8000cac:	ecf0 a102 	ldfp	f2, [r0], #8
 8000cb0:	ecf0 b102 	ldfp	f3, [r0], #8
 8000cb4:	ecf0 c102 	ldfp	f4, [r0], #8
 8000cb8:	ecf0 d102 	ldfp	f5, [r0], #8
 8000cbc:	ecf0 e102 	ldfp	f6, [r0], #8
 8000cc0:	ecf0 f102 	ldfp	f7, [r0], #8
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__gnu_Unwind_Save_WMMXD>:
 8000cc8:	ece0 0102 	stfe	f0, [r0], #8
 8000ccc:	ece0 1102 	stfe	f1, [r0], #8
 8000cd0:	ece0 2102 	stfe	f2, [r0], #8
 8000cd4:	ece0 3102 	stfe	f3, [r0], #8
 8000cd8:	ece0 4102 	stfe	f4, [r0], #8
 8000cdc:	ece0 5102 	stfe	f5, [r0], #8
 8000ce0:	ece0 6102 	stfe	f6, [r0], #8
 8000ce4:	ece0 7102 	stfe	f7, [r0], #8
 8000ce8:	ece0 8102 	stfp	f0, [r0], #8
 8000cec:	ece0 9102 	stfp	f1, [r0], #8
 8000cf0:	ece0 a102 	stfp	f2, [r0], #8
 8000cf4:	ece0 b102 	stfp	f3, [r0], #8
 8000cf8:	ece0 c102 	stfp	f4, [r0], #8
 8000cfc:	ece0 d102 	stfp	f5, [r0], #8
 8000d00:	ece0 e102 	stfp	f6, [r0], #8
 8000d04:	ece0 f102 	stfp	f7, [r0], #8
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop

08000d0c <__gnu_Unwind_Restore_WMMXC>:
 8000d0c:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8000d10:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8000d14:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8000d18:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop

08000d20 <__gnu_Unwind_Save_WMMXC>:
 8000d20:	fca0 8101 	stc2	1, cr8, [r0], #4
 8000d24:	fca0 9101 	stc2	1, cr9, [r0], #4
 8000d28:	fca0 a101 	stc2	1, cr10, [r0], #4
 8000d2c:	fca0 b101 	stc2	1, cr11, [r0], #4
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop

08000d34 <_Unwind_RaiseException>:
 8000d34:	46ec      	mov	ip, sp
 8000d36:	b500      	push	{lr}
 8000d38:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000d3c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000d40:	f04f 0300 	mov.w	r3, #0
 8000d44:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000d48:	a901      	add	r1, sp, #4
 8000d4a:	f7ff fbf3 	bl	8000534 <__gnu_Unwind_RaiseException>
 8000d4e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000d52:	b012      	add	sp, #72	; 0x48
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop

08000d58 <_Unwind_Resume>:
 8000d58:	46ec      	mov	ip, sp
 8000d5a:	b500      	push	{lr}
 8000d5c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000d60:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000d64:	f04f 0300 	mov.w	r3, #0
 8000d68:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000d6c:	a901      	add	r1, sp, #4
 8000d6e:	f7ff fc1b 	bl	80005a8 <__gnu_Unwind_Resume>
 8000d72:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000d76:	b012      	add	sp, #72	; 0x48
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop

08000d7c <_Unwind_Resume_or_Rethrow>:
 8000d7c:	46ec      	mov	ip, sp
 8000d7e:	b500      	push	{lr}
 8000d80:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000d84:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000d88:	f04f 0300 	mov.w	r3, #0
 8000d8c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000d90:	a901      	add	r1, sp, #4
 8000d92:	f7ff fc2b 	bl	80005ec <__gnu_Unwind_Resume_or_Rethrow>
 8000d96:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000d9a:	b012      	add	sp, #72	; 0x48
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop

08000da0 <_Unwind_ForcedUnwind>:
 8000da0:	46ec      	mov	ip, sp
 8000da2:	b500      	push	{lr}
 8000da4:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000da8:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000db4:	ab01      	add	r3, sp, #4
 8000db6:	f7ff fbed 	bl	8000594 <__gnu_Unwind_ForcedUnwind>
 8000dba:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000dbe:	b012      	add	sp, #72	; 0x48
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop

08000dc4 <_Unwind_Backtrace>:
 8000dc4:	46ec      	mov	ip, sp
 8000dc6:	b500      	push	{lr}
 8000dc8:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000dcc:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000dd8:	aa01      	add	r2, sp, #4
 8000dda:	f7ff fc65 	bl	80006a8 <__gnu_Unwind_Backtrace>
 8000dde:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000de2:	b012      	add	sp, #72	; 0x48
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop

08000de8 <next_unwind_byte>:
 8000de8:	7a02      	ldrb	r2, [r0, #8]
 8000dea:	b91a      	cbnz	r2, 8000df4 <next_unwind_byte+0xc>
 8000dec:	7a43      	ldrb	r3, [r0, #9]
 8000dee:	b943      	cbnz	r3, 8000e02 <next_unwind_byte+0x1a>
 8000df0:	20b0      	movs	r0, #176	; 0xb0
 8000df2:	4770      	bx	lr
 8000df4:	6803      	ldr	r3, [r0, #0]
 8000df6:	3a01      	subs	r2, #1
 8000df8:	7202      	strb	r2, [r0, #8]
 8000dfa:	021a      	lsls	r2, r3, #8
 8000dfc:	6002      	str	r2, [r0, #0]
 8000dfe:	0e18      	lsrs	r0, r3, #24
 8000e00:	4770      	bx	lr
 8000e02:	6842      	ldr	r2, [r0, #4]
 8000e04:	3b01      	subs	r3, #1
 8000e06:	b410      	push	{r4}
 8000e08:	7243      	strb	r3, [r0, #9]
 8000e0a:	6813      	ldr	r3, [r2, #0]
 8000e0c:	2103      	movs	r1, #3
 8000e0e:	1d14      	adds	r4, r2, #4
 8000e10:	7201      	strb	r1, [r0, #8]
 8000e12:	021a      	lsls	r2, r3, #8
 8000e14:	6044      	str	r4, [r0, #4]
 8000e16:	6002      	str	r2, [r0, #0]
 8000e18:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000e1c:	0e18      	lsrs	r0, r3, #24
 8000e1e:	4770      	bx	lr

08000e20 <_Unwind_GetGR.constprop.0>:
 8000e20:	b500      	push	{lr}
 8000e22:	b085      	sub	sp, #20
 8000e24:	aa03      	add	r2, sp, #12
 8000e26:	2300      	movs	r3, #0
 8000e28:	9200      	str	r2, [sp, #0]
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	220c      	movs	r2, #12
 8000e2e:	f7ff fbed 	bl	800060c <_Unwind_VRS_Get>
 8000e32:	9803      	ldr	r0, [sp, #12]
 8000e34:	b005      	add	sp, #20
 8000e36:	f85d fb04 	ldr.w	pc, [sp], #4
 8000e3a:	bf00      	nop

08000e3c <unwind_UCB_from_context>:
 8000e3c:	e7f0      	b.n	8000e20 <_Unwind_GetGR.constprop.0>
 8000e3e:	bf00      	nop

08000e40 <__gnu_unwind_execute>:
 8000e40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000e44:	4606      	mov	r6, r0
 8000e46:	b085      	sub	sp, #20
 8000e48:	460f      	mov	r7, r1
 8000e4a:	f04f 0800 	mov.w	r8, #0
 8000e4e:	4638      	mov	r0, r7
 8000e50:	f7ff ffca 	bl	8000de8 <next_unwind_byte>
 8000e54:	28b0      	cmp	r0, #176	; 0xb0
 8000e56:	4604      	mov	r4, r0
 8000e58:	d023      	beq.n	8000ea2 <__gnu_unwind_execute+0x62>
 8000e5a:	0605      	lsls	r5, r0, #24
 8000e5c:	d427      	bmi.n	8000eae <__gnu_unwind_execute+0x6e>
 8000e5e:	2300      	movs	r3, #0
 8000e60:	f10d 090c 	add.w	r9, sp, #12
 8000e64:	4619      	mov	r1, r3
 8000e66:	0085      	lsls	r5, r0, #2
 8000e68:	220d      	movs	r2, #13
 8000e6a:	f8cd 9000 	str.w	r9, [sp]
 8000e6e:	4630      	mov	r0, r6
 8000e70:	f7ff fbcc 	bl	800060c <_Unwind_VRS_Get>
 8000e74:	b2ed      	uxtb	r5, r5
 8000e76:	9b03      	ldr	r3, [sp, #12]
 8000e78:	f8cd 9000 	str.w	r9, [sp]
 8000e7c:	0660      	lsls	r0, r4, #25
 8000e7e:	f105 0504 	add.w	r5, r5, #4
 8000e82:	bf4c      	ite	mi
 8000e84:	1b5d      	submi	r5, r3, r5
 8000e86:	18ed      	addpl	r5, r5, r3
 8000e88:	2300      	movs	r3, #0
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	220d      	movs	r2, #13
 8000e8e:	4630      	mov	r0, r6
 8000e90:	9503      	str	r5, [sp, #12]
 8000e92:	f7ff fbe1 	bl	8000658 <_Unwind_VRS_Set>
 8000e96:	4638      	mov	r0, r7
 8000e98:	f7ff ffa6 	bl	8000de8 <next_unwind_byte>
 8000e9c:	28b0      	cmp	r0, #176	; 0xb0
 8000e9e:	4604      	mov	r4, r0
 8000ea0:	d1db      	bne.n	8000e5a <__gnu_unwind_execute+0x1a>
 8000ea2:	f1b8 0f00 	cmp.w	r8, #0
 8000ea6:	f000 8095 	beq.w	8000fd4 <__gnu_unwind_execute+0x194>
 8000eaa:	2000      	movs	r0, #0
 8000eac:	e01c      	b.n	8000ee8 <__gnu_unwind_execute+0xa8>
 8000eae:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8000eb2:	2b80      	cmp	r3, #128	; 0x80
 8000eb4:	d05d      	beq.n	8000f72 <__gnu_unwind_execute+0x132>
 8000eb6:	2b90      	cmp	r3, #144	; 0x90
 8000eb8:	d019      	beq.n	8000eee <__gnu_unwind_execute+0xae>
 8000eba:	2ba0      	cmp	r3, #160	; 0xa0
 8000ebc:	d02c      	beq.n	8000f18 <__gnu_unwind_execute+0xd8>
 8000ebe:	2bb0      	cmp	r3, #176	; 0xb0
 8000ec0:	d03f      	beq.n	8000f42 <__gnu_unwind_execute+0x102>
 8000ec2:	2bc0      	cmp	r3, #192	; 0xc0
 8000ec4:	d06c      	beq.n	8000fa0 <__gnu_unwind_execute+0x160>
 8000ec6:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8000eca:	2bd0      	cmp	r3, #208	; 0xd0
 8000ecc:	d10b      	bne.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000ece:	f000 0207 	and.w	r2, r0, #7
 8000ed2:	3201      	adds	r2, #1
 8000ed4:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000ed8:	2305      	movs	r3, #5
 8000eda:	2101      	movs	r1, #1
 8000edc:	4630      	mov	r0, r6
 8000ede:	f7ff fd89 	bl	80009f4 <_Unwind_VRS_Pop>
 8000ee2:	2800      	cmp	r0, #0
 8000ee4:	d0b3      	beq.n	8000e4e <__gnu_unwind_execute+0xe>
 8000ee6:	2009      	movs	r0, #9
 8000ee8:	b005      	add	sp, #20
 8000eea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000eee:	f000 030d 	and.w	r3, r0, #13
 8000ef2:	2b0d      	cmp	r3, #13
 8000ef4:	d0f7      	beq.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000ef6:	ad03      	add	r5, sp, #12
 8000ef8:	2300      	movs	r3, #0
 8000efa:	f000 020f 	and.w	r2, r0, #15
 8000efe:	4619      	mov	r1, r3
 8000f00:	9500      	str	r5, [sp, #0]
 8000f02:	4630      	mov	r0, r6
 8000f04:	f7ff fb82 	bl	800060c <_Unwind_VRS_Get>
 8000f08:	2300      	movs	r3, #0
 8000f0a:	9500      	str	r5, [sp, #0]
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	220d      	movs	r2, #13
 8000f10:	4630      	mov	r0, r6
 8000f12:	f7ff fba1 	bl	8000658 <_Unwind_VRS_Set>
 8000f16:	e79a      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 8000f18:	43c2      	mvns	r2, r0
 8000f1a:	f002 0307 	and.w	r3, r2, #7
 8000f1e:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8000f22:	411a      	asrs	r2, r3
 8000f24:	0701      	lsls	r1, r0, #28
 8000f26:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8000f2a:	f04f 0300 	mov.w	r3, #0
 8000f2e:	bf48      	it	mi
 8000f30:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8000f34:	4619      	mov	r1, r3
 8000f36:	4630      	mov	r0, r6
 8000f38:	f7ff fd5c 	bl	80009f4 <_Unwind_VRS_Pop>
 8000f3c:	2800      	cmp	r0, #0
 8000f3e:	d1d2      	bne.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000f40:	e785      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 8000f42:	28b1      	cmp	r0, #177	; 0xb1
 8000f44:	d057      	beq.n	8000ff6 <__gnu_unwind_execute+0x1b6>
 8000f46:	28b2      	cmp	r0, #178	; 0xb2
 8000f48:	d068      	beq.n	800101c <__gnu_unwind_execute+0x1dc>
 8000f4a:	28b3      	cmp	r0, #179	; 0xb3
 8000f4c:	f000 8095 	beq.w	800107a <__gnu_unwind_execute+0x23a>
 8000f50:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8000f54:	2bb4      	cmp	r3, #180	; 0xb4
 8000f56:	d0c6      	beq.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000f58:	f000 0207 	and.w	r2, r0, #7
 8000f5c:	3201      	adds	r2, #1
 8000f5e:	2301      	movs	r3, #1
 8000f60:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000f64:	4619      	mov	r1, r3
 8000f66:	4630      	mov	r0, r6
 8000f68:	f7ff fd44 	bl	80009f4 <_Unwind_VRS_Pop>
 8000f6c:	2800      	cmp	r0, #0
 8000f6e:	d1ba      	bne.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000f70:	e76d      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 8000f72:	4638      	mov	r0, r7
 8000f74:	f7ff ff38 	bl	8000de8 <next_unwind_byte>
 8000f78:	0224      	lsls	r4, r4, #8
 8000f7a:	4304      	orrs	r4, r0
 8000f7c:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8000f80:	d0b1      	beq.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000f82:	0124      	lsls	r4, r4, #4
 8000f84:	2300      	movs	r3, #0
 8000f86:	b2a2      	uxth	r2, r4
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4630      	mov	r0, r6
 8000f8c:	f7ff fd32 	bl	80009f4 <_Unwind_VRS_Pop>
 8000f90:	2800      	cmp	r0, #0
 8000f92:	d1a8      	bne.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000f94:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8000f98:	bf18      	it	ne
 8000f9a:	f04f 0801 	movne.w	r8, #1
 8000f9e:	e756      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 8000fa0:	28c6      	cmp	r0, #198	; 0xc6
 8000fa2:	d07d      	beq.n	80010a0 <__gnu_unwind_execute+0x260>
 8000fa4:	28c7      	cmp	r0, #199	; 0xc7
 8000fa6:	f000 8086 	beq.w	80010b6 <__gnu_unwind_execute+0x276>
 8000faa:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8000fae:	2bc0      	cmp	r3, #192	; 0xc0
 8000fb0:	f000 8094 	beq.w	80010dc <__gnu_unwind_execute+0x29c>
 8000fb4:	28c8      	cmp	r0, #200	; 0xc8
 8000fb6:	f000 809f 	beq.w	80010f8 <__gnu_unwind_execute+0x2b8>
 8000fba:	28c9      	cmp	r0, #201	; 0xc9
 8000fbc:	d193      	bne.n	8000ee6 <__gnu_unwind_execute+0xa6>
 8000fbe:	4638      	mov	r0, r7
 8000fc0:	f7ff ff12 	bl	8000de8 <next_unwind_byte>
 8000fc4:	0302      	lsls	r2, r0, #12
 8000fc6:	f000 000f 	and.w	r0, r0, #15
 8000fca:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8000fce:	3001      	adds	r0, #1
 8000fd0:	4302      	orrs	r2, r0
 8000fd2:	e781      	b.n	8000ed8 <__gnu_unwind_execute+0x98>
 8000fd4:	ac03      	add	r4, sp, #12
 8000fd6:	4643      	mov	r3, r8
 8000fd8:	220e      	movs	r2, #14
 8000fda:	4641      	mov	r1, r8
 8000fdc:	9400      	str	r4, [sp, #0]
 8000fde:	4630      	mov	r0, r6
 8000fe0:	f7ff fb14 	bl	800060c <_Unwind_VRS_Get>
 8000fe4:	9400      	str	r4, [sp, #0]
 8000fe6:	4630      	mov	r0, r6
 8000fe8:	4643      	mov	r3, r8
 8000fea:	220f      	movs	r2, #15
 8000fec:	4641      	mov	r1, r8
 8000fee:	f7ff fb33 	bl	8000658 <_Unwind_VRS_Set>
 8000ff2:	4640      	mov	r0, r8
 8000ff4:	e778      	b.n	8000ee8 <__gnu_unwind_execute+0xa8>
 8000ff6:	4638      	mov	r0, r7
 8000ff8:	f7ff fef6 	bl	8000de8 <next_unwind_byte>
 8000ffc:	2800      	cmp	r0, #0
 8000ffe:	f43f af72 	beq.w	8000ee6 <__gnu_unwind_execute+0xa6>
 8001002:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001006:	f47f af6e 	bne.w	8000ee6 <__gnu_unwind_execute+0xa6>
 800100a:	4602      	mov	r2, r0
 800100c:	4619      	mov	r1, r3
 800100e:	4630      	mov	r0, r6
 8001010:	f7ff fcf0 	bl	80009f4 <_Unwind_VRS_Pop>
 8001014:	2800      	cmp	r0, #0
 8001016:	f47f af66 	bne.w	8000ee6 <__gnu_unwind_execute+0xa6>
 800101a:	e718      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 800101c:	2300      	movs	r3, #0
 800101e:	f10d 090c 	add.w	r9, sp, #12
 8001022:	220d      	movs	r2, #13
 8001024:	4619      	mov	r1, r3
 8001026:	f8cd 9000 	str.w	r9, [sp]
 800102a:	4630      	mov	r0, r6
 800102c:	f7ff faee 	bl	800060c <_Unwind_VRS_Get>
 8001030:	4638      	mov	r0, r7
 8001032:	f7ff fed9 	bl	8000de8 <next_unwind_byte>
 8001036:	0602      	lsls	r2, r0, #24
 8001038:	f04f 0402 	mov.w	r4, #2
 800103c:	d50c      	bpl.n	8001058 <__gnu_unwind_execute+0x218>
 800103e:	9b03      	ldr	r3, [sp, #12]
 8001040:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8001044:	40a0      	lsls	r0, r4
 8001046:	4403      	add	r3, r0
 8001048:	4638      	mov	r0, r7
 800104a:	9303      	str	r3, [sp, #12]
 800104c:	f7ff fecc 	bl	8000de8 <next_unwind_byte>
 8001050:	0603      	lsls	r3, r0, #24
 8001052:	f104 0407 	add.w	r4, r4, #7
 8001056:	d4f2      	bmi.n	800103e <__gnu_unwind_execute+0x1fe>
 8001058:	9b03      	ldr	r3, [sp, #12]
 800105a:	f8cd 9000 	str.w	r9, [sp]
 800105e:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001062:	40a2      	lsls	r2, r4
 8001064:	f503 7401 	add.w	r4, r3, #516	; 0x204
 8001068:	2300      	movs	r3, #0
 800106a:	4414      	add	r4, r2
 800106c:	4619      	mov	r1, r3
 800106e:	220d      	movs	r2, #13
 8001070:	4630      	mov	r0, r6
 8001072:	9403      	str	r4, [sp, #12]
 8001074:	f7ff faf0 	bl	8000658 <_Unwind_VRS_Set>
 8001078:	e6e9      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 800107a:	4638      	mov	r0, r7
 800107c:	f7ff feb4 	bl	8000de8 <next_unwind_byte>
 8001080:	0301      	lsls	r1, r0, #12
 8001082:	f000 000f 	and.w	r0, r0, #15
 8001086:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 800108a:	1c42      	adds	r2, r0, #1
 800108c:	2301      	movs	r3, #1
 800108e:	430a      	orrs	r2, r1
 8001090:	4630      	mov	r0, r6
 8001092:	4619      	mov	r1, r3
 8001094:	f7ff fcae 	bl	80009f4 <_Unwind_VRS_Pop>
 8001098:	2800      	cmp	r0, #0
 800109a:	f47f af24 	bne.w	8000ee6 <__gnu_unwind_execute+0xa6>
 800109e:	e6d6      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 80010a0:	4638      	mov	r0, r7
 80010a2:	f7ff fea1 	bl	8000de8 <next_unwind_byte>
 80010a6:	0301      	lsls	r1, r0, #12
 80010a8:	f000 000f 	and.w	r0, r0, #15
 80010ac:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 80010b0:	1c42      	adds	r2, r0, #1
 80010b2:	2303      	movs	r3, #3
 80010b4:	e7eb      	b.n	800108e <__gnu_unwind_execute+0x24e>
 80010b6:	4638      	mov	r0, r7
 80010b8:	f7ff fe96 	bl	8000de8 <next_unwind_byte>
 80010bc:	2800      	cmp	r0, #0
 80010be:	f43f af12 	beq.w	8000ee6 <__gnu_unwind_execute+0xa6>
 80010c2:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 80010c6:	f47f af0e 	bne.w	8000ee6 <__gnu_unwind_execute+0xa6>
 80010ca:	4602      	mov	r2, r0
 80010cc:	2104      	movs	r1, #4
 80010ce:	4630      	mov	r0, r6
 80010d0:	f7ff fc90 	bl	80009f4 <_Unwind_VRS_Pop>
 80010d4:	2800      	cmp	r0, #0
 80010d6:	f47f af06 	bne.w	8000ee6 <__gnu_unwind_execute+0xa6>
 80010da:	e6b8      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 80010dc:	f000 020f 	and.w	r2, r0, #15
 80010e0:	3201      	adds	r2, #1
 80010e2:	2303      	movs	r3, #3
 80010e4:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 80010e8:	4619      	mov	r1, r3
 80010ea:	4630      	mov	r0, r6
 80010ec:	f7ff fc82 	bl	80009f4 <_Unwind_VRS_Pop>
 80010f0:	2800      	cmp	r0, #0
 80010f2:	f47f aef8 	bne.w	8000ee6 <__gnu_unwind_execute+0xa6>
 80010f6:	e6aa      	b.n	8000e4e <__gnu_unwind_execute+0xe>
 80010f8:	4638      	mov	r0, r7
 80010fa:	f7ff fe75 	bl	8000de8 <next_unwind_byte>
 80010fe:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001102:	f000 030f 	and.w	r3, r0, #15
 8001106:	3210      	adds	r2, #16
 8001108:	3301      	adds	r3, #1
 800110a:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 800110e:	e6e3      	b.n	8000ed8 <__gnu_unwind_execute+0x98>

08001110 <__gnu_unwind_frame>:
 8001110:	b510      	push	{r4, lr}
 8001112:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001114:	b084      	sub	sp, #16
 8001116:	685a      	ldr	r2, [r3, #4]
 8001118:	2003      	movs	r0, #3
 800111a:	f88d 000c 	strb.w	r0, [sp, #12]
 800111e:	79dc      	ldrb	r4, [r3, #7]
 8001120:	f88d 400d 	strb.w	r4, [sp, #13]
 8001124:	0212      	lsls	r2, r2, #8
 8001126:	3308      	adds	r3, #8
 8001128:	4608      	mov	r0, r1
 800112a:	a901      	add	r1, sp, #4
 800112c:	9201      	str	r2, [sp, #4]
 800112e:	9302      	str	r3, [sp, #8]
 8001130:	f7ff fe86 	bl	8000e40 <__gnu_unwind_execute>
 8001134:	b004      	add	sp, #16
 8001136:	bd10      	pop	{r4, pc}

08001138 <_Unwind_GetRegionStart>:
 8001138:	b508      	push	{r3, lr}
 800113a:	f7ff fe7f 	bl	8000e3c <unwind_UCB_from_context>
 800113e:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001140:	bd08      	pop	{r3, pc}
 8001142:	bf00      	nop

08001144 <_Unwind_GetLanguageSpecificData>:
 8001144:	b508      	push	{r3, lr}
 8001146:	f7ff fe79 	bl	8000e3c <unwind_UCB_from_context>
 800114a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 800114c:	79c3      	ldrb	r3, [r0, #7]
 800114e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001152:	3008      	adds	r0, #8
 8001154:	bd08      	pop	{r3, pc}
 8001156:	bf00      	nop

08001158 <_Unwind_GetTextRelBase>:
 8001158:	b508      	push	{r3, lr}
 800115a:	f003 fa7d 	bl	8004658 <abort>
 800115e:	bf00      	nop

08001160 <_Unwind_GetDataRelBase>:
 8001160:	b508      	push	{r3, lr}
 8001162:	f7ff fff9 	bl	8001158 <_Unwind_GetTextRelBase>
 8001166:	bf00      	nop

08001168 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001168:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800116a:	4a0e      	ldr	r2, [pc, #56]	; (80011a4 <HAL_InitTick+0x3c>)
 800116c:	4b0e      	ldr	r3, [pc, #56]	; (80011a8 <HAL_InitTick+0x40>)
{
 800116e:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001170:	7818      	ldrb	r0, [r3, #0]
 8001172:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001176:	fbb3 f3f0 	udiv	r3, r3, r0
 800117a:	6810      	ldr	r0, [r2, #0]
 800117c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001180:	f000 f9a4 	bl	80014cc <HAL_SYSTICK_Config>
 8001184:	4604      	mov	r4, r0
 8001186:	b958      	cbnz	r0, 80011a0 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001188:	2d0f      	cmp	r5, #15
 800118a:	d809      	bhi.n	80011a0 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800118c:	4602      	mov	r2, r0
 800118e:	4629      	mov	r1, r5
 8001190:	f04f 30ff 	mov.w	r0, #4294967295
 8001194:	f000 f966 	bl	8001464 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001198:	4b04      	ldr	r3, [pc, #16]	; (80011ac <HAL_InitTick+0x44>)
 800119a:	4620      	mov	r0, r4
 800119c:	601d      	str	r5, [r3, #0]
 800119e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80011a0:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 80011a2:	bd38      	pop	{r3, r4, r5, pc}
 80011a4:	20000008 	.word	0x20000008
 80011a8:	20000000 	.word	0x20000000
 80011ac:	20000004 	.word	0x20000004

080011b0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011b0:	4a07      	ldr	r2, [pc, #28]	; (80011d0 <HAL_Init+0x20>)
{
 80011b2:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011b4:	6813      	ldr	r3, [r2, #0]
 80011b6:	f043 0310 	orr.w	r3, r3, #16
 80011ba:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011bc:	2003      	movs	r0, #3
 80011be:	f000 f93f 	bl	8001440 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80011c2:	2000      	movs	r0, #0
 80011c4:	f7ff ffd0 	bl	8001168 <HAL_InitTick>
  HAL_MspInit();
 80011c8:	f001 ffb4 	bl	8003134 <HAL_MspInit>
}
 80011cc:	2000      	movs	r0, #0
 80011ce:	bd08      	pop	{r3, pc}
 80011d0:	40022000 	.word	0x40022000

080011d4 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80011d4:	4a03      	ldr	r2, [pc, #12]	; (80011e4 <HAL_IncTick+0x10>)
 80011d6:	4b04      	ldr	r3, [pc, #16]	; (80011e8 <HAL_IncTick+0x14>)
 80011d8:	6811      	ldr	r1, [r2, #0]
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	440b      	add	r3, r1
 80011de:	6013      	str	r3, [r2, #0]
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	200000c0 	.word	0x200000c0
 80011e8:	20000000 	.word	0x20000000

080011ec <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 80011ec:	4b01      	ldr	r3, [pc, #4]	; (80011f4 <HAL_GetTick+0x8>)
 80011ee:	6818      	ldr	r0, [r3, #0]
}
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	200000c0 	.word	0x200000c0

080011f8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80011f8:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80011fa:	4604      	mov	r4, r0
 80011fc:	2800      	cmp	r0, #0
 80011fe:	d06e      	beq.n	80012de <HAL_CAN_Init+0xe6>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 8001200:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001204:	b90b      	cbnz	r3, 800120a <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001206:	f001 fd75 	bl	8002cf4 <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800120a:	6822      	ldr	r2, [r4, #0]
 800120c:	6813      	ldr	r3, [r2, #0]
 800120e:	f023 0302 	bic.w	r3, r3, #2
 8001212:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001214:	f7ff ffea 	bl	80011ec <HAL_GetTick>
 8001218:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800121a:	6823      	ldr	r3, [r4, #0]
 800121c:	685a      	ldr	r2, [r3, #4]
 800121e:	0791      	lsls	r1, r2, #30
 8001220:	d451      	bmi.n	80012c6 <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001222:	681a      	ldr	r2, [r3, #0]
 8001224:	f042 0201 	orr.w	r2, r2, #1
 8001228:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800122a:	f7ff ffdf 	bl	80011ec <HAL_GetTick>
 800122e:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001230:	6823      	ldr	r3, [r4, #0]
 8001232:	685a      	ldr	r2, [r3, #4]
 8001234:	07d2      	lsls	r2, r2, #31
 8001236:	d554      	bpl.n	80012e2 <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001238:	7e22      	ldrb	r2, [r4, #24]
 800123a:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	bf0c      	ite	eq
 8001240:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001244:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8001248:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800124a:	7e62      	ldrb	r2, [r4, #25]
 800124c:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	bf0c      	ite	eq
 8001252:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001256:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 800125a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800125c:	7ea2      	ldrb	r2, [r4, #26]
 800125e:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	bf0c      	ite	eq
 8001264:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001268:	f022 0220 	bicne.w	r2, r2, #32
 800126c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800126e:	7ee2      	ldrb	r2, [r4, #27]
 8001270:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	bf0c      	ite	eq
 8001276:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800127a:	f042 0210 	orrne.w	r2, r2, #16
 800127e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001280:	7f22      	ldrb	r2, [r4, #28]
 8001282:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001284:	681a      	ldr	r2, [r3, #0]
 8001286:	bf0c      	ite	eq
 8001288:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800128c:	f022 0208 	bicne.w	r2, r2, #8
 8001290:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001292:	7f62      	ldrb	r2, [r4, #29]
 8001294:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001296:	681a      	ldr	r2, [r3, #0]
 8001298:	bf0c      	ite	eq
 800129a:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800129e:	f022 0204 	bicne.w	r2, r2, #4
 80012a2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80012a4:	68e1      	ldr	r1, [r4, #12]
 80012a6:	68a2      	ldr	r2, [r4, #8]
 80012a8:	430a      	orrs	r2, r1
 80012aa:	6921      	ldr	r1, [r4, #16]
 80012ac:	430a      	orrs	r2, r1
 80012ae:	6961      	ldr	r1, [r4, #20]
 80012b0:	430a      	orrs	r2, r1
 80012b2:	6861      	ldr	r1, [r4, #4]
 80012b4:	3901      	subs	r1, #1
 80012b6:	430a      	orrs	r2, r1
 80012b8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80012ba:	2000      	movs	r0, #0

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80012bc:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80012be:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 80012c0:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
 80012c4:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80012c6:	f7ff ff91 	bl	80011ec <HAL_GetTick>
 80012ca:	1b40      	subs	r0, r0, r5
 80012cc:	280a      	cmp	r0, #10
 80012ce:	d9a4      	bls.n	800121a <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80012d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80012d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012d6:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 80012d8:	2305      	movs	r3, #5
 80012da:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 80012de:	2001      	movs	r0, #1
}
 80012e0:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80012e2:	f7ff ff83 	bl	80011ec <HAL_GetTick>
 80012e6:	1b40      	subs	r0, r0, r5
 80012e8:	280a      	cmp	r0, #10
 80012ea:	d9a1      	bls.n	8001230 <HAL_CAN_Init+0x38>
 80012ec:	e7f0      	b.n	80012d0 <HAL_CAN_Init+0xd8>

080012ee <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 80012ee:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 80012f2:	3b01      	subs	r3, #1
 80012f4:	2b01      	cmp	r3, #1
{
 80012f6:	b570      	push	{r4, r5, r6, lr}
  if ((state == HAL_CAN_STATE_READY) ||
 80012f8:	d85f      	bhi.n	80013ba <HAL_CAN_ConfigFilter+0xcc>
  CAN_TypeDef *can_ip = hcan->Instance;
 80012fa:	6803      	ldr	r3, [r0, #0]

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80012fc:	6948      	ldr	r0, [r1, #20]
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80012fe:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001302:	f042 0201 	orr.w	r2, r2, #1
 8001306:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800130a:	2401      	movs	r4, #1
 800130c:	f000 021f 	and.w	r2, r0, #31

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001310:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001314:	fa04 f202 	lsl.w	r2, r4, r2
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001318:	43d4      	mvns	r4, r2
 800131a:	4025      	ands	r5, r4
 800131c:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001320:	69cd      	ldr	r5, [r1, #28]
 8001322:	bb85      	cbnz	r5, 8001386 <HAL_CAN_ConfigFilter+0x98>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001324:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001328:	68ce      	ldr	r6, [r1, #12]
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800132a:	4025      	ands	r5, r4
 800132c:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001330:	888d      	ldrh	r5, [r1, #4]
 8001332:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001336:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800133a:	f8c0 5240 	str.w	r5, [r0, #576]	; 0x240

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800133e:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001340:	880d      	ldrh	r5, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001342:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001346:	f8c0 5244 	str.w	r5, [r0, #580]	; 0x244
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800134a:	6988      	ldr	r0, [r1, #24]
 800134c:	bb68      	cbnz	r0, 80013aa <HAL_CAN_ConfigFilter+0xbc>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800134e:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 8001352:	4020      	ands	r0, r4
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001354:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001358:	6908      	ldr	r0, [r1, #16]
 800135a:	bb50      	cbnz	r0, 80013b2 <HAL_CAN_ConfigFilter+0xc4>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800135c:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8001360:	4020      	ands	r0, r4
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001362:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001366:	6a09      	ldr	r1, [r1, #32]
 8001368:	2901      	cmp	r1, #1
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800136a:	bf02      	ittt	eq
 800136c:	f8d3 121c 	ldreq.w	r1, [r3, #540]	; 0x21c
 8001370:	430a      	orreq	r2, r1
 8001372:	f8c3 221c 	streq.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001376:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800137a:	f022 0201 	bic.w	r2, r2, #1
 800137e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001382:	2000      	movs	r0, #0
 8001384:	bd70      	pop	{r4, r5, r6, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001386:	2d01      	cmp	r5, #1
 8001388:	d1df      	bne.n	800134a <HAL_CAN_ConfigFilter+0x5c>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800138a:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800138e:	680e      	ldr	r6, [r1, #0]
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001390:	4315      	orrs	r5, r2
 8001392:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001396:	888d      	ldrh	r5, [r1, #4]
 8001398:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800139c:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80013a0:	f8c0 5240 	str.w	r5, [r0, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80013a4:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80013a6:	898d      	ldrh	r5, [r1, #12]
 80013a8:	e7cb      	b.n	8001342 <HAL_CAN_ConfigFilter+0x54>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80013aa:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 80013ae:	4310      	orrs	r0, r2
 80013b0:	e7d0      	b.n	8001354 <HAL_CAN_ConfigFilter+0x66>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80013b2:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 80013b6:	4310      	orrs	r0, r2
 80013b8:	e7d3      	b.n	8001362 <HAL_CAN_ConfigFilter+0x74>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80013ba:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80013bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013c0:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80013c2:	2001      	movs	r0, #1
  }
}
 80013c4:	bd70      	pop	{r4, r5, r6, pc}

080013c6 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80013c6:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80013c8:	f890 3020 	ldrb.w	r3, [r0, #32]
 80013cc:	2b01      	cmp	r3, #1
{
 80013ce:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 80013d0:	d11f      	bne.n	8001412 <HAL_CAN_Start+0x4c>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80013d2:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 80013d4:	2302      	movs	r3, #2
 80013d6:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80013da:	6813      	ldr	r3, [r2, #0]
 80013dc:	f023 0301 	bic.w	r3, r3, #1
 80013e0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80013e2:	f7ff ff03 	bl	80011ec <HAL_GetTick>
 80013e6:	4605      	mov	r5, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80013e8:	6823      	ldr	r3, [r4, #0]
 80013ea:	6858      	ldr	r0, [r3, #4]
 80013ec:	f010 0001 	ands.w	r0, r0, #1
 80013f0:	d101      	bne.n	80013f6 <HAL_CAN_Start+0x30>
        return HAL_ERROR;
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80013f2:	6260      	str	r0, [r4, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80013f4:	bd38      	pop	{r3, r4, r5, pc}
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80013f6:	f7ff fef9 	bl	80011ec <HAL_GetTick>
 80013fa:	1b40      	subs	r0, r0, r5
 80013fc:	280a      	cmp	r0, #10
 80013fe:	d9f3      	bls.n	80013e8 <HAL_CAN_Start+0x22>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001400:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001402:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001406:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8001408:	2305      	movs	r3, #5
 800140a:	f884 3020 	strb.w	r3, [r4, #32]
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
 800140e:	2001      	movs	r0, #1
  }
}
 8001410:	bd38      	pop	{r3, r4, r5, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001412:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001414:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001418:	6243      	str	r3, [r0, #36]	; 0x24
 800141a:	e7f8      	b.n	800140e <HAL_CAN_Start+0x48>

0800141c <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 800141c:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001420:	3b01      	subs	r3, #1
 8001422:	2b01      	cmp	r3, #1
 8001424:	d805      	bhi.n	8001432 <HAL_CAN_ActivateNotification+0x16>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001426:	6802      	ldr	r2, [r0, #0]
 8001428:	6953      	ldr	r3, [r2, #20]
 800142a:	4319      	orrs	r1, r3
 800142c:	6151      	str	r1, [r2, #20]

    /* Return function status */
    return HAL_OK;
 800142e:	2000      	movs	r0, #0
 8001430:	4770      	bx	lr
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001432:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001434:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001438:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800143a:	2001      	movs	r0, #1
  }
}
 800143c:	4770      	bx	lr
	...

08001440 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001440:	4a07      	ldr	r2, [pc, #28]	; (8001460 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001442:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001444:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001448:	041b      	lsls	r3, r3, #16
 800144a:	0c1b      	lsrs	r3, r3, #16
 800144c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001450:	0200      	lsls	r0, r0, #8
 8001452:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001456:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800145a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800145c:	60d3      	str	r3, [r2, #12]
 800145e:	4770      	bx	lr
 8001460:	e000ed00 	.word	0xe000ed00

08001464 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001464:	4b17      	ldr	r3, [pc, #92]	; (80014c4 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001466:	b530      	push	{r4, r5, lr}
 8001468:	68dc      	ldr	r4, [r3, #12]
 800146a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800146e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001472:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001474:	2b04      	cmp	r3, #4
 8001476:	bf28      	it	cs
 8001478:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800147a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800147c:	f04f 0501 	mov.w	r5, #1
 8001480:	fa05 f303 	lsl.w	r3, r5, r3
 8001484:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001488:	bf8c      	ite	hi
 800148a:	3c03      	subhi	r4, #3
 800148c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800148e:	4019      	ands	r1, r3
 8001490:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001492:	fa05 f404 	lsl.w	r4, r5, r4
 8001496:	3c01      	subs	r4, #1
 8001498:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800149a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800149c:	ea42 0201 	orr.w	r2, r2, r1
 80014a0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a4:	bfaf      	iteee	ge
 80014a6:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014aa:	f000 000f 	andlt.w	r0, r0, #15
 80014ae:	4b06      	ldrlt	r3, [pc, #24]	; (80014c8 <HAL_NVIC_SetPriority+0x64>)
 80014b0:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014b2:	bfa5      	ittet	ge
 80014b4:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80014b8:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ba:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014bc:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80014c0:	bd30      	pop	{r4, r5, pc}
 80014c2:	bf00      	nop
 80014c4:	e000ed00 	.word	0xe000ed00
 80014c8:	e000ed14 	.word	0xe000ed14

080014cc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014cc:	3801      	subs	r0, #1
 80014ce:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80014d2:	d20a      	bcs.n	80014ea <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014d4:	4b06      	ldr	r3, [pc, #24]	; (80014f0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014d6:	4a07      	ldr	r2, [pc, #28]	; (80014f4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014d8:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014da:	21f0      	movs	r1, #240	; 0xf0
 80014dc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014e0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014e2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014e4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80014ea:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop
 80014f0:	e000e010 	.word	0xe000e010
 80014f4:	e000ed00 	.word	0xe000ed00

080014f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014fc:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80014fe:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001500:	f8df 8164 	ldr.w	r8, [pc, #356]	; 8001668 <HAL_GPIO_Init+0x170>
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001504:	4a56      	ldr	r2, [pc, #344]	; (8001660 <HAL_GPIO_Init+0x168>)
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001506:	9301      	str	r3, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001508:	f04f 090f 	mov.w	r9, #15
  uint32_t position = 0x00U;
 800150c:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 800150e:	9c01      	ldr	r4, [sp, #4]
 8001510:	40dc      	lsrs	r4, r3
 8001512:	d102      	bne.n	800151a <HAL_GPIO_Init+0x22>
      }
    }
    
    position++;
  }
}
 8001514:	b005      	add	sp, #20
 8001516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800151a:	2401      	movs	r4, #1
 800151c:	fa04 fa03 	lsl.w	sl, r4, r3
    if(iocurrent)
 8001520:	9c01      	ldr	r4, [sp, #4]
 8001522:	ea14 050a 	ands.w	r5, r4, sl
 8001526:	f000 8093 	beq.w	8001650 <HAL_GPIO_Init+0x158>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800152a:	684c      	ldr	r4, [r1, #4]
 800152c:	f024 0b10 	bic.w	fp, r4, #16
 8001530:	f1bb 0f02 	cmp.w	fp, #2
 8001534:	d111      	bne.n	800155a <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3];
 8001536:	08df      	lsrs	r7, r3, #3
 8001538:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800153c:	f003 0e07 	and.w	lr, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8001540:	6a3e      	ldr	r6, [r7, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001542:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001546:	fa09 fc0e 	lsl.w	ip, r9, lr
 800154a:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800154e:	690e      	ldr	r6, [r1, #16]
 8001550:	fa06 f60e 	lsl.w	r6, r6, lr
 8001554:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3] = temp;
 8001558:	623e      	str	r6, [r7, #32]
 800155a:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800155e:	2703      	movs	r7, #3
      temp = GPIOx->MODER;
 8001560:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001562:	fa07 f70c 	lsl.w	r7, r7, ip
 8001566:	43ff      	mvns	r7, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001568:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800156c:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800156e:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001572:	f10b 3bff 	add.w	fp, fp, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001576:	ea4e 0606 	orr.w	r6, lr, r6
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800157a:	f1bb 0f01 	cmp.w	fp, #1
      GPIOx->MODER = temp;
 800157e:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001580:	d811      	bhi.n	80015a6 <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 8001582:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001584:	ea06 0b07 	and.w	fp, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001588:	68ce      	ldr	r6, [r1, #12]
 800158a:	fa06 fe0c 	lsl.w	lr, r6, ip
 800158e:	ea4e 060b 	orr.w	r6, lr, fp
        GPIOx->OSPEEDR = temp;
 8001592:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8001594:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001596:	ea26 0a0a 	bic.w	sl, r6, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800159a:	f3c4 1600 	ubfx	r6, r4, #4, #1
 800159e:	409e      	lsls	r6, r3
 80015a0:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OTYPER = temp;
 80015a4:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 80015a6:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015a8:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015aa:	688e      	ldr	r6, [r1, #8]
 80015ac:	fa06 f60c 	lsl.w	r6, r6, ip
 80015b0:	4337      	orrs	r7, r6
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015b2:	00e6      	lsls	r6, r4, #3
      GPIOx->PUPDR = temp;
 80015b4:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015b6:	d54b      	bpl.n	8001650 <HAL_GPIO_Init+0x158>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015b8:	f8d8 6018 	ldr.w	r6, [r8, #24]
 80015bc:	f046 0601 	orr.w	r6, r6, #1
 80015c0:	f8c8 6018 	str.w	r6, [r8, #24]
 80015c4:	f8d8 6018 	ldr.w	r6, [r8, #24]
 80015c8:	f023 0703 	bic.w	r7, r3, #3
 80015cc:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80015d0:	f006 0601 	and.w	r6, r6, #1
 80015d4:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 80015d8:	9603      	str	r6, [sp, #12]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80015da:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015de:	9e03      	ldr	r6, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 80015e0:	68be      	ldr	r6, [r7, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80015e2:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80015e6:	fa09 fc0e 	lsl.w	ip, r9, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80015ea:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80015ee:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80015f2:	d02f      	beq.n	8001654 <HAL_GPIO_Init+0x15c>
 80015f4:	4e1b      	ldr	r6, [pc, #108]	; (8001664 <HAL_GPIO_Init+0x16c>)
 80015f6:	42b0      	cmp	r0, r6
 80015f8:	d02e      	beq.n	8001658 <HAL_GPIO_Init+0x160>
 80015fa:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80015fe:	42b0      	cmp	r0, r6
 8001600:	d02c      	beq.n	800165c <HAL_GPIO_Init+0x164>
 8001602:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001606:	42b0      	cmp	r0, r6
 8001608:	bf14      	ite	ne
 800160a:	2605      	movne	r6, #5
 800160c:	2603      	moveq	r6, #3
 800160e:	fa06 f60e 	lsl.w	r6, r6, lr
 8001612:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 8001616:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 8001618:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800161a:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800161c:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8001620:	bf0c      	ite	eq
 8001622:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8001624:	432e      	orrne	r6, r5
        EXTI->IMR = temp;
 8001626:	6016      	str	r6, [r2, #0]
        temp = EXTI->EMR;
 8001628:	6856      	ldr	r6, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800162a:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 800162e:	bf0c      	ite	eq
 8001630:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8001632:	432e      	orrne	r6, r5
        EXTI->EMR = temp;
 8001634:	6056      	str	r6, [r2, #4]
        temp = EXTI->RTSR;
 8001636:	6896      	ldr	r6, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001638:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 800163c:	bf0c      	ite	eq
 800163e:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8001640:	432e      	orrne	r6, r5
        EXTI->RTSR = temp;
 8001642:	6096      	str	r6, [r2, #8]
        temp = EXTI->FTSR;
 8001644:	68d6      	ldr	r6, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001646:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001648:	bf54      	ite	pl
 800164a:	403e      	andpl	r6, r7
          temp |= iocurrent;
 800164c:	432e      	orrmi	r6, r5
        EXTI->FTSR = temp;
 800164e:	60d6      	str	r6, [r2, #12]
    position++;
 8001650:	3301      	adds	r3, #1
 8001652:	e75c      	b.n	800150e <HAL_GPIO_Init+0x16>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001654:	2600      	movs	r6, #0
 8001656:	e7da      	b.n	800160e <HAL_GPIO_Init+0x116>
 8001658:	2601      	movs	r6, #1
 800165a:	e7d8      	b.n	800160e <HAL_GPIO_Init+0x116>
 800165c:	2602      	movs	r6, #2
 800165e:	e7d6      	b.n	800160e <HAL_GPIO_Init+0x116>
 8001660:	40010400 	.word	0x40010400
 8001664:	48000400 	.word	0x48000400
 8001668:	40021000 	.word	0x40021000

0800166c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800166c:	b10a      	cbz	r2, 8001672 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800166e:	6181      	str	r1, [r0, #24]
 8001670:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001672:	6281      	str	r1, [r0, #40]	; 0x28
 8001674:	4770      	bx	lr
	...

08001678 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001678:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800167c:	4605      	mov	r5, r0
 800167e:	b918      	cbnz	r0, 8001688 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8001680:	2001      	movs	r0, #1
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
}
 8001682:	b002      	add	sp, #8
 8001684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001688:	6803      	ldr	r3, [r0, #0]
 800168a:	07da      	lsls	r2, r3, #31
 800168c:	d411      	bmi.n	80016b2 <HAL_RCC_OscConfig+0x3a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800168e:	682b      	ldr	r3, [r5, #0]
 8001690:	079b      	lsls	r3, r3, #30
 8001692:	f100 8085 	bmi.w	80017a0 <HAL_RCC_OscConfig+0x128>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001696:	682b      	ldr	r3, [r5, #0]
 8001698:	071c      	lsls	r4, r3, #28
 800169a:	f100 80f6 	bmi.w	800188a <HAL_RCC_OscConfig+0x212>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800169e:	682b      	ldr	r3, [r5, #0]
 80016a0:	0758      	lsls	r0, r3, #29
 80016a2:	f100 813f 	bmi.w	8001924 <HAL_RCC_OscConfig+0x2ac>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016a6:	69ea      	ldr	r2, [r5, #28]
 80016a8:	2a00      	cmp	r2, #0
 80016aa:	f040 81d6 	bne.w	8001a5a <HAL_RCC_OscConfig+0x3e2>
  return HAL_OK;
 80016ae:	2000      	movs	r0, #0
 80016b0:	e7e7      	b.n	8001682 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80016b2:	4cba      	ldr	r4, [pc, #744]	; (800199c <HAL_RCC_OscConfig+0x324>)
 80016b4:	6863      	ldr	r3, [r4, #4]
 80016b6:	f003 030c 	and.w	r3, r3, #12
 80016ba:	2b04      	cmp	r3, #4
 80016bc:	d007      	beq.n	80016ce <HAL_RCC_OscConfig+0x56>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80016be:	6863      	ldr	r3, [r4, #4]
 80016c0:	f003 030c 	and.w	r3, r3, #12
 80016c4:	2b08      	cmp	r3, #8
 80016c6:	d116      	bne.n	80016f6 <HAL_RCC_OscConfig+0x7e>
 80016c8:	6863      	ldr	r3, [r4, #4]
 80016ca:	03df      	lsls	r7, r3, #15
 80016cc:	d513      	bpl.n	80016f6 <HAL_RCC_OscConfig+0x7e>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ce:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016d2:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016d6:	6821      	ldr	r1, [r4, #0]
 80016d8:	fa93 f3a3 	rbit	r3, r3
 80016dc:	fab3 f383 	clz	r3, r3
 80016e0:	f003 031f 	and.w	r3, r3, #31
 80016e4:	2201      	movs	r2, #1
 80016e6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ea:	420b      	tst	r3, r1
 80016ec:	d0cf      	beq.n	800168e <HAL_RCC_OscConfig+0x16>
 80016ee:	686b      	ldr	r3, [r5, #4]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d1cc      	bne.n	800168e <HAL_RCC_OscConfig+0x16>
 80016f4:	e7c4      	b.n	8001680 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016f6:	686a      	ldr	r2, [r5, #4]
 80016f8:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80016fc:	d125      	bne.n	800174a <HAL_RCC_OscConfig+0xd2>
 80016fe:	6823      	ldr	r3, [r4, #0]
 8001700:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001704:	6023      	str	r3, [r4, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001706:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001708:	68a9      	ldr	r1, [r5, #8]
 800170a:	f023 030f 	bic.w	r3, r3, #15
 800170e:	430b      	orrs	r3, r1
 8001710:	62e3      	str	r3, [r4, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001712:	b352      	cbz	r2, 800176a <HAL_RCC_OscConfig+0xf2>
        tickstart = HAL_GetTick();
 8001714:	f7ff fd6a 	bl	80011ec <HAL_GetTick>
 8001718:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 800171c:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800171e:	2701      	movs	r7, #1
 8001720:	fa96 f3a6 	rbit	r3, r6
 8001724:	6822      	ldr	r2, [r4, #0]
 8001726:	fa96 f3a6 	rbit	r3, r6
 800172a:	fab3 f383 	clz	r3, r3
 800172e:	f003 031f 	and.w	r3, r3, #31
 8001732:	fa07 f303 	lsl.w	r3, r7, r3
 8001736:	4213      	tst	r3, r2
 8001738:	d1a9      	bne.n	800168e <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800173a:	f7ff fd57 	bl	80011ec <HAL_GetTick>
 800173e:	eba0 0008 	sub.w	r0, r0, r8
 8001742:	2864      	cmp	r0, #100	; 0x64
 8001744:	d9ec      	bls.n	8001720 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
 8001746:	2003      	movs	r0, #3
 8001748:	e79b      	b.n	8001682 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800174a:	6823      	ldr	r3, [r4, #0]
 800174c:	b932      	cbnz	r2, 800175c <HAL_RCC_OscConfig+0xe4>
 800174e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001752:	6023      	str	r3, [r4, #0]
 8001754:	6823      	ldr	r3, [r4, #0]
 8001756:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800175a:	e7d3      	b.n	8001704 <HAL_RCC_OscConfig+0x8c>
 800175c:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8001760:	d1f5      	bne.n	800174e <HAL_RCC_OscConfig+0xd6>
 8001762:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001766:	6023      	str	r3, [r4, #0]
 8001768:	e7c9      	b.n	80016fe <HAL_RCC_OscConfig+0x86>
        tickstart = HAL_GetTick();
 800176a:	f7ff fd3f 	bl	80011ec <HAL_GetTick>
 800176e:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8001772:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001774:	2701      	movs	r7, #1
 8001776:	fa96 f3a6 	rbit	r3, r6
 800177a:	6822      	ldr	r2, [r4, #0]
 800177c:	fa96 f3a6 	rbit	r3, r6
 8001780:	fab3 f383 	clz	r3, r3
 8001784:	f003 031f 	and.w	r3, r3, #31
 8001788:	fa07 f303 	lsl.w	r3, r7, r3
 800178c:	4213      	tst	r3, r2
 800178e:	f43f af7e 	beq.w	800168e <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001792:	f7ff fd2b 	bl	80011ec <HAL_GetTick>
 8001796:	eba0 0008 	sub.w	r0, r0, r8
 800179a:	2864      	cmp	r0, #100	; 0x64
 800179c:	d9eb      	bls.n	8001776 <HAL_RCC_OscConfig+0xfe>
 800179e:	e7d2      	b.n	8001746 <HAL_RCC_OscConfig+0xce>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80017a0:	4c7e      	ldr	r4, [pc, #504]	; (800199c <HAL_RCC_OscConfig+0x324>)
 80017a2:	6863      	ldr	r3, [r4, #4]
 80017a4:	f013 0f0c 	tst.w	r3, #12
 80017a8:	d007      	beq.n	80017ba <HAL_RCC_OscConfig+0x142>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80017aa:	6863      	ldr	r3, [r4, #4]
 80017ac:	f003 030c 	and.w	r3, r3, #12
 80017b0:	2b08      	cmp	r3, #8
 80017b2:	d122      	bne.n	80017fa <HAL_RCC_OscConfig+0x182>
 80017b4:	6863      	ldr	r3, [r4, #4]
 80017b6:	03de      	lsls	r6, r3, #15
 80017b8:	d41f      	bmi.n	80017fa <HAL_RCC_OscConfig+0x182>
 80017ba:	2302      	movs	r3, #2
 80017bc:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017c0:	6821      	ldr	r1, [r4, #0]
 80017c2:	fa93 f3a3 	rbit	r3, r3
 80017c6:	fab3 f383 	clz	r3, r3
 80017ca:	f003 031f 	and.w	r3, r3, #31
 80017ce:	2201      	movs	r2, #1
 80017d0:	fa02 f303 	lsl.w	r3, r2, r3
 80017d4:	420b      	tst	r3, r1
 80017d6:	d003      	beq.n	80017e0 <HAL_RCC_OscConfig+0x168>
 80017d8:	692b      	ldr	r3, [r5, #16]
 80017da:	4293      	cmp	r3, r2
 80017dc:	f47f af50 	bne.w	8001680 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017e0:	6821      	ldr	r1, [r4, #0]
 80017e2:	23f8      	movs	r3, #248	; 0xf8
 80017e4:	fa93 f3a3 	rbit	r3, r3
 80017e8:	fab3 f283 	clz	r2, r3
 80017ec:	696b      	ldr	r3, [r5, #20]
 80017ee:	4093      	lsls	r3, r2
 80017f0:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 80017f4:	4313      	orrs	r3, r2
 80017f6:	6023      	str	r3, [r4, #0]
 80017f8:	e74d      	b.n	8001696 <HAL_RCC_OscConfig+0x1e>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017fa:	692a      	ldr	r2, [r5, #16]
 80017fc:	2601      	movs	r6, #1
 80017fe:	b30a      	cbz	r2, 8001844 <HAL_RCC_OscConfig+0x1cc>
 8001800:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 8001804:	fab3 f383 	clz	r3, r3
 8001808:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800180c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	2702      	movs	r7, #2
 8001814:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8001816:	f7ff fce9 	bl	80011ec <HAL_GetTick>
 800181a:	4680      	mov	r8, r0
 800181c:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001820:	6822      	ldr	r2, [r4, #0]
 8001822:	fa97 f3a7 	rbit	r3, r7
 8001826:	fab3 f383 	clz	r3, r3
 800182a:	f003 031f 	and.w	r3, r3, #31
 800182e:	fa06 f303 	lsl.w	r3, r6, r3
 8001832:	4213      	tst	r3, r2
 8001834:	d1d4      	bne.n	80017e0 <HAL_RCC_OscConfig+0x168>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001836:	f7ff fcd9 	bl	80011ec <HAL_GetTick>
 800183a:	eba0 0008 	sub.w	r0, r0, r8
 800183e:	2802      	cmp	r0, #2
 8001840:	d9ec      	bls.n	800181c <HAL_RCC_OscConfig+0x1a4>
 8001842:	e780      	b.n	8001746 <HAL_RCC_OscConfig+0xce>
 8001844:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 8001848:	fab3 f383 	clz	r3, r3
 800184c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001850:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	2702      	movs	r7, #2
 8001858:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800185a:	f7ff fcc7 	bl	80011ec <HAL_GetTick>
 800185e:	4680      	mov	r8, r0
 8001860:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001864:	6822      	ldr	r2, [r4, #0]
 8001866:	fa97 f3a7 	rbit	r3, r7
 800186a:	fab3 f383 	clz	r3, r3
 800186e:	f003 031f 	and.w	r3, r3, #31
 8001872:	fa06 f303 	lsl.w	r3, r6, r3
 8001876:	4213      	tst	r3, r2
 8001878:	f43f af0d 	beq.w	8001696 <HAL_RCC_OscConfig+0x1e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800187c:	f7ff fcb6 	bl	80011ec <HAL_GetTick>
 8001880:	eba0 0008 	sub.w	r0, r0, r8
 8001884:	2802      	cmp	r0, #2
 8001886:	d9eb      	bls.n	8001860 <HAL_RCC_OscConfig+0x1e8>
 8001888:	e75d      	b.n	8001746 <HAL_RCC_OscConfig+0xce>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800188a:	69aa      	ldr	r2, [r5, #24]
 800188c:	4e43      	ldr	r6, [pc, #268]	; (800199c <HAL_RCC_OscConfig+0x324>)
 800188e:	4944      	ldr	r1, [pc, #272]	; (80019a0 <HAL_RCC_OscConfig+0x328>)
 8001890:	2401      	movs	r4, #1
 8001892:	b31a      	cbz	r2, 80018dc <HAL_RCC_OscConfig+0x264>
 8001894:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 8001898:	fab3 f383 	clz	r3, r3
 800189c:	440b      	add	r3, r1
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	2702      	movs	r7, #2
 80018a2:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 80018a4:	f7ff fca2 	bl	80011ec <HAL_GetTick>
 80018a8:	4680      	mov	r8, r0
 80018aa:	fa97 f3a7 	rbit	r3, r7
 80018ae:	fa97 f3a7 	rbit	r3, r7
 80018b2:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018b6:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80018b8:	fa97 f3a7 	rbit	r3, r7
 80018bc:	fab3 f383 	clz	r3, r3
 80018c0:	f003 031f 	and.w	r3, r3, #31
 80018c4:	fa04 f303 	lsl.w	r3, r4, r3
 80018c8:	4213      	tst	r3, r2
 80018ca:	f47f aee8 	bne.w	800169e <HAL_RCC_OscConfig+0x26>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018ce:	f7ff fc8d 	bl	80011ec <HAL_GetTick>
 80018d2:	eba0 0008 	sub.w	r0, r0, r8
 80018d6:	2802      	cmp	r0, #2
 80018d8:	d9e7      	bls.n	80018aa <HAL_RCC_OscConfig+0x232>
 80018da:	e734      	b.n	8001746 <HAL_RCC_OscConfig+0xce>
 80018dc:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 80018e0:	fab3 f383 	clz	r3, r3
 80018e4:	440b      	add	r3, r1
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	2702      	movs	r7, #2
 80018ea:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80018ec:	f7ff fc7e 	bl	80011ec <HAL_GetTick>
 80018f0:	4680      	mov	r8, r0
 80018f2:	fa97 f3a7 	rbit	r3, r7
 80018f6:	fa97 f3a7 	rbit	r3, r7
 80018fa:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018fe:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001900:	fa97 f3a7 	rbit	r3, r7
 8001904:	fab3 f383 	clz	r3, r3
 8001908:	f003 031f 	and.w	r3, r3, #31
 800190c:	fa04 f303 	lsl.w	r3, r4, r3
 8001910:	4213      	tst	r3, r2
 8001912:	f43f aec4 	beq.w	800169e <HAL_RCC_OscConfig+0x26>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001916:	f7ff fc69 	bl	80011ec <HAL_GetTick>
 800191a:	eba0 0008 	sub.w	r0, r0, r8
 800191e:	2802      	cmp	r0, #2
 8001920:	d9e7      	bls.n	80018f2 <HAL_RCC_OscConfig+0x27a>
 8001922:	e710      	b.n	8001746 <HAL_RCC_OscConfig+0xce>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001924:	4c1d      	ldr	r4, [pc, #116]	; (800199c <HAL_RCC_OscConfig+0x324>)
 8001926:	69e3      	ldr	r3, [r4, #28]
 8001928:	00d9      	lsls	r1, r3, #3
 800192a:	d434      	bmi.n	8001996 <HAL_RCC_OscConfig+0x31e>
      __HAL_RCC_PWR_CLK_ENABLE();
 800192c:	69e3      	ldr	r3, [r4, #28]
 800192e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001932:	61e3      	str	r3, [r4, #28]
 8001934:	69e3      	ldr	r3, [r4, #28]
 8001936:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800193a:	9301      	str	r3, [sp, #4]
 800193c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800193e:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001940:	4f18      	ldr	r7, [pc, #96]	; (80019a4 <HAL_RCC_OscConfig+0x32c>)
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	05da      	lsls	r2, r3, #23
 8001946:	d52f      	bpl.n	80019a8 <HAL_RCC_OscConfig+0x330>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001948:	68eb      	ldr	r3, [r5, #12]
 800194a:	2b01      	cmp	r3, #1
 800194c:	d13d      	bne.n	80019ca <HAL_RCC_OscConfig+0x352>
 800194e:	6a23      	ldr	r3, [r4, #32]
 8001950:	f043 0301 	orr.w	r3, r3, #1
 8001954:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001956:	f7ff fc49 	bl	80011ec <HAL_GetTick>
 800195a:	2702      	movs	r7, #2
 800195c:	4682      	mov	sl, r0
 800195e:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001960:	f04f 0801 	mov.w	r8, #1
 8001964:	fa97 f3a7 	rbit	r3, r7
 8001968:	fa97 f3a7 	rbit	r3, r7
 800196c:	2b00      	cmp	r3, #0
 800196e:	d06c      	beq.n	8001a4a <HAL_RCC_OscConfig+0x3d2>
 8001970:	6a22      	ldr	r2, [r4, #32]
 8001972:	fa99 f3a9 	rbit	r3, r9
 8001976:	fab3 f383 	clz	r3, r3
 800197a:	f003 031f 	and.w	r3, r3, #31
 800197e:	fa08 f303 	lsl.w	r3, r8, r3
 8001982:	4213      	tst	r3, r2
 8001984:	d058      	beq.n	8001a38 <HAL_RCC_OscConfig+0x3c0>
    if(pwrclkchanged == SET)
 8001986:	2e00      	cmp	r6, #0
 8001988:	f43f ae8d 	beq.w	80016a6 <HAL_RCC_OscConfig+0x2e>
      __HAL_RCC_PWR_CLK_DISABLE();
 800198c:	69e3      	ldr	r3, [r4, #28]
 800198e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001992:	61e3      	str	r3, [r4, #28]
 8001994:	e687      	b.n	80016a6 <HAL_RCC_OscConfig+0x2e>
    FlagStatus       pwrclkchanged = RESET;
 8001996:	2600      	movs	r6, #0
 8001998:	e7d2      	b.n	8001940 <HAL_RCC_OscConfig+0x2c8>
 800199a:	bf00      	nop
 800199c:	40021000 	.word	0x40021000
 80019a0:	10908120 	.word	0x10908120
 80019a4:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019ae:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80019b0:	f7ff fc1c 	bl	80011ec <HAL_GetTick>
 80019b4:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	05db      	lsls	r3, r3, #23
 80019ba:	d4c5      	bmi.n	8001948 <HAL_RCC_OscConfig+0x2d0>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019bc:	f7ff fc16 	bl	80011ec <HAL_GetTick>
 80019c0:	eba0 0008 	sub.w	r0, r0, r8
 80019c4:	2864      	cmp	r0, #100	; 0x64
 80019c6:	d9f6      	bls.n	80019b6 <HAL_RCC_OscConfig+0x33e>
 80019c8:	e6bd      	b.n	8001746 <HAL_RCC_OscConfig+0xce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019ca:	bb3b      	cbnz	r3, 8001a1c <HAL_RCC_OscConfig+0x3a4>
 80019cc:	6a23      	ldr	r3, [r4, #32]
 80019ce:	f023 0301 	bic.w	r3, r3, #1
 80019d2:	6223      	str	r3, [r4, #32]
 80019d4:	6a23      	ldr	r3, [r4, #32]
 80019d6:	f023 0304 	bic.w	r3, r3, #4
 80019da:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80019dc:	f7ff fc06 	bl	80011ec <HAL_GetTick>
 80019e0:	2702      	movs	r7, #2
 80019e2:	4682      	mov	sl, r0
 80019e4:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019e6:	f04f 0801 	mov.w	r8, #1
 80019ea:	fa97 f3a7 	rbit	r3, r7
 80019ee:	fa97 f3a7 	rbit	r3, r7
 80019f2:	b373      	cbz	r3, 8001a52 <HAL_RCC_OscConfig+0x3da>
 80019f4:	6a22      	ldr	r2, [r4, #32]
 80019f6:	fa99 f3a9 	rbit	r3, r9
 80019fa:	fab3 f383 	clz	r3, r3
 80019fe:	f003 031f 	and.w	r3, r3, #31
 8001a02:	fa08 f303 	lsl.w	r3, r8, r3
 8001a06:	4213      	tst	r3, r2
 8001a08:	d0bd      	beq.n	8001986 <HAL_RCC_OscConfig+0x30e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a0a:	f7ff fbef 	bl	80011ec <HAL_GetTick>
 8001a0e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001a12:	eba0 000a 	sub.w	r0, r0, sl
 8001a16:	4298      	cmp	r0, r3
 8001a18:	d9e7      	bls.n	80019ea <HAL_RCC_OscConfig+0x372>
 8001a1a:	e694      	b.n	8001746 <HAL_RCC_OscConfig+0xce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a1c:	2b05      	cmp	r3, #5
 8001a1e:	6a23      	ldr	r3, [r4, #32]
 8001a20:	d103      	bne.n	8001a2a <HAL_RCC_OscConfig+0x3b2>
 8001a22:	f043 0304 	orr.w	r3, r3, #4
 8001a26:	6223      	str	r3, [r4, #32]
 8001a28:	e791      	b.n	800194e <HAL_RCC_OscConfig+0x2d6>
 8001a2a:	f023 0301 	bic.w	r3, r3, #1
 8001a2e:	6223      	str	r3, [r4, #32]
 8001a30:	6a23      	ldr	r3, [r4, #32]
 8001a32:	f023 0304 	bic.w	r3, r3, #4
 8001a36:	e78d      	b.n	8001954 <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a38:	f7ff fbd8 	bl	80011ec <HAL_GetTick>
 8001a3c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001a40:	eba0 000a 	sub.w	r0, r0, sl
 8001a44:	4298      	cmp	r0, r3
 8001a46:	d98d      	bls.n	8001964 <HAL_RCC_OscConfig+0x2ec>
 8001a48:	e67d      	b.n	8001746 <HAL_RCC_OscConfig+0xce>
 8001a4a:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a4e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001a50:	e78f      	b.n	8001972 <HAL_RCC_OscConfig+0x2fa>
 8001a52:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a56:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001a58:	e7cd      	b.n	80019f6 <HAL_RCC_OscConfig+0x37e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a5a:	4c41      	ldr	r4, [pc, #260]	; (8001b60 <HAL_RCC_OscConfig+0x4e8>)
 8001a5c:	6863      	ldr	r3, [r4, #4]
 8001a5e:	f003 030c 	and.w	r3, r3, #12
 8001a62:	2b08      	cmp	r3, #8
 8001a64:	f43f ae0c 	beq.w	8001680 <HAL_RCC_OscConfig+0x8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a68:	2a02      	cmp	r2, #2
 8001a6a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001a6e:	d152      	bne.n	8001b16 <HAL_RCC_OscConfig+0x49e>
 8001a70:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001a74:	fab3 f383 	clz	r3, r3
 8001a78:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a7c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001a86:	f7ff fbb1 	bl	80011ec <HAL_GetTick>
 8001a8a:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 8001a8e:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a90:	2601      	movs	r6, #1
 8001a92:	fa97 f3a7 	rbit	r3, r7
 8001a96:	6822      	ldr	r2, [r4, #0]
 8001a98:	fa97 f3a7 	rbit	r3, r7
 8001a9c:	fab3 f383 	clz	r3, r3
 8001aa0:	f003 031f 	and.w	r3, r3, #31
 8001aa4:	fa06 f303 	lsl.w	r3, r6, r3
 8001aa8:	4213      	tst	r3, r2
 8001aaa:	d12d      	bne.n	8001b08 <HAL_RCC_OscConfig+0x490>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001aac:	6862      	ldr	r2, [r4, #4]
 8001aae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001ab0:	6a29      	ldr	r1, [r5, #32]
 8001ab2:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001ab6:	430b      	orrs	r3, r1
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	6063      	str	r3, [r4, #4]
 8001abc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001ac0:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8001ac4:	fab3 f383 	clz	r3, r3
 8001ac8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001acc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8001ad6:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8001ad8:	f7ff fb88 	bl	80011ec <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001adc:	2601      	movs	r6, #1
        tickstart = HAL_GetTick();
 8001ade:	4607      	mov	r7, r0
 8001ae0:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ae4:	6822      	ldr	r2, [r4, #0]
 8001ae6:	fa95 f3a5 	rbit	r3, r5
 8001aea:	fab3 f383 	clz	r3, r3
 8001aee:	f003 031f 	and.w	r3, r3, #31
 8001af2:	fa06 f303 	lsl.w	r3, r6, r3
 8001af6:	4213      	tst	r3, r2
 8001af8:	f47f add9 	bne.w	80016ae <HAL_RCC_OscConfig+0x36>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001afc:	f7ff fb76 	bl	80011ec <HAL_GetTick>
 8001b00:	1bc0      	subs	r0, r0, r7
 8001b02:	2802      	cmp	r0, #2
 8001b04:	d9ec      	bls.n	8001ae0 <HAL_RCC_OscConfig+0x468>
 8001b06:	e61e      	b.n	8001746 <HAL_RCC_OscConfig+0xce>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b08:	f7ff fb70 	bl	80011ec <HAL_GetTick>
 8001b0c:	eba0 0008 	sub.w	r0, r0, r8
 8001b10:	2802      	cmp	r0, #2
 8001b12:	d9be      	bls.n	8001a92 <HAL_RCC_OscConfig+0x41a>
 8001b14:	e617      	b.n	8001746 <HAL_RCC_OscConfig+0xce>
 8001b16:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001b1a:	fab3 f383 	clz	r3, r3
 8001b1e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001b22:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001b26:	009b      	lsls	r3, r3, #2
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001b2c:	f7ff fb5e 	bl	80011ec <HAL_GetTick>
 8001b30:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8001b34:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b36:	2601      	movs	r6, #1
 8001b38:	fa95 f3a5 	rbit	r3, r5
 8001b3c:	6822      	ldr	r2, [r4, #0]
 8001b3e:	fa95 f3a5 	rbit	r3, r5
 8001b42:	fab3 f383 	clz	r3, r3
 8001b46:	f003 031f 	and.w	r3, r3, #31
 8001b4a:	fa06 f303 	lsl.w	r3, r6, r3
 8001b4e:	4213      	tst	r3, r2
 8001b50:	f43f adad 	beq.w	80016ae <HAL_RCC_OscConfig+0x36>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b54:	f7ff fb4a 	bl	80011ec <HAL_GetTick>
 8001b58:	1bc0      	subs	r0, r0, r7
 8001b5a:	2802      	cmp	r0, #2
 8001b5c:	d9ec      	bls.n	8001b38 <HAL_RCC_OscConfig+0x4c0>
 8001b5e:	e5f2      	b.n	8001746 <HAL_RCC_OscConfig+0xce>
 8001b60:	40021000 	.word	0x40021000

08001b64 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b64:	b510      	push	{r4, lr}
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8001b66:	4c13      	ldr	r4, [pc, #76]	; (8001bb4 <HAL_RCC_GetSysClockFreq+0x50>)
 8001b68:	6861      	ldr	r1, [r4, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b6a:	f001 030c 	and.w	r3, r1, #12
 8001b6e:	2b08      	cmp	r3, #8
 8001b70:	d11e      	bne.n	8001bb0 <HAL_RCC_GetSysClockFreq+0x4c>
 8001b72:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8001b76:	fa93 f3a3 	rbit	r3, r3
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001b7a:	f401 1270 	and.w	r2, r1, #3932160	; 0x3c0000
 8001b7e:	fab3 f383 	clz	r3, r3
 8001b82:	fa22 f303 	lsr.w	r3, r2, r3
 8001b86:	4a0c      	ldr	r2, [pc, #48]	; (8001bb8 <HAL_RCC_GetSysClockFreq+0x54>)
 8001b88:	5cd0      	ldrb	r0, [r2, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001b8a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001b8c:	220f      	movs	r2, #15
 8001b8e:	fa92 f2a2 	rbit	r2, r2
 8001b92:	fab2 f282 	clz	r2, r2
 8001b96:	f003 030f 	and.w	r3, r3, #15
 8001b9a:	40d3      	lsrs	r3, r2
 8001b9c:	4a07      	ldr	r2, [pc, #28]	; (8001bbc <HAL_RCC_GetSysClockFreq+0x58>)
 8001b9e:	5cd2      	ldrb	r2, [r2, r3]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001ba0:	03cb      	lsls	r3, r1, #15
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001ba2:	bf4a      	itet	mi
 8001ba4:	4b06      	ldrmi	r3, [pc, #24]	; (8001bc0 <HAL_RCC_GetSysClockFreq+0x5c>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8001ba6:	4b07      	ldrpl	r3, [pc, #28]	; (8001bc4 <HAL_RCC_GetSysClockFreq+0x60>)
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001ba8:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8001bac:	4358      	muls	r0, r3
 8001bae:	bd10      	pop	{r4, pc}
      sysclockfreq = HSE_VALUE;
 8001bb0:	4803      	ldr	r0, [pc, #12]	; (8001bc0 <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001bb2:	bd10      	pop	{r4, pc}
 8001bb4:	40021000 	.word	0x40021000
 8001bb8:	08004776 	.word	0x08004776
 8001bbc:	08004786 	.word	0x08004786
 8001bc0:	007a1200 	.word	0x007a1200
 8001bc4:	003d0900 	.word	0x003d0900

08001bc8 <HAL_RCC_ClockConfig>:
{
 8001bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001bcc:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001bce:	4604      	mov	r4, r0
 8001bd0:	b910      	cbnz	r0, 8001bd8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001bd2:	2001      	movs	r0, #1
 8001bd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001bd8:	4a4c      	ldr	r2, [pc, #304]	; (8001d0c <HAL_RCC_ClockConfig+0x144>)
 8001bda:	6813      	ldr	r3, [r2, #0]
 8001bdc:	f003 0307 	and.w	r3, r3, #7
 8001be0:	428b      	cmp	r3, r1
 8001be2:	d32e      	bcc.n	8001c42 <HAL_RCC_ClockConfig+0x7a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001be4:	6822      	ldr	r2, [r4, #0]
 8001be6:	0791      	lsls	r1, r2, #30
 8001be8:	d436      	bmi.n	8001c58 <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bea:	07d2      	lsls	r2, r2, #31
 8001bec:	d43c      	bmi.n	8001c68 <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bee:	4a47      	ldr	r2, [pc, #284]	; (8001d0c <HAL_RCC_ClockConfig+0x144>)
 8001bf0:	6813      	ldr	r3, [r2, #0]
 8001bf2:	f003 0307 	and.w	r3, r3, #7
 8001bf6:	429d      	cmp	r5, r3
 8001bf8:	d375      	bcc.n	8001ce6 <HAL_RCC_ClockConfig+0x11e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bfa:	6822      	ldr	r2, [r4, #0]
 8001bfc:	4d44      	ldr	r5, [pc, #272]	; (8001d10 <HAL_RCC_ClockConfig+0x148>)
 8001bfe:	f012 0f04 	tst.w	r2, #4
 8001c02:	d17c      	bne.n	8001cfe <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c04:	0713      	lsls	r3, r2, #28
 8001c06:	d506      	bpl.n	8001c16 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c08:	686b      	ldr	r3, [r5, #4]
 8001c0a:	6922      	ldr	r2, [r4, #16]
 8001c0c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001c10:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001c14:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001c16:	f7ff ffa5 	bl	8001b64 <HAL_RCC_GetSysClockFreq>
 8001c1a:	686b      	ldr	r3, [r5, #4]
 8001c1c:	22f0      	movs	r2, #240	; 0xf0
 8001c1e:	fa92 f2a2 	rbit	r2, r2
 8001c22:	fab2 f282 	clz	r2, r2
 8001c26:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c2a:	40d3      	lsrs	r3, r2
 8001c2c:	4a39      	ldr	r2, [pc, #228]	; (8001d14 <HAL_RCC_ClockConfig+0x14c>)
 8001c2e:	5cd3      	ldrb	r3, [r2, r3]
 8001c30:	40d8      	lsrs	r0, r3
 8001c32:	4b39      	ldr	r3, [pc, #228]	; (8001d18 <HAL_RCC_ClockConfig+0x150>)
 8001c34:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001c36:	2000      	movs	r0, #0
 8001c38:	f7ff fa96 	bl	8001168 <HAL_InitTick>
  return HAL_OK;
 8001c3c:	2000      	movs	r0, #0
 8001c3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c42:	6813      	ldr	r3, [r2, #0]
 8001c44:	f023 0307 	bic.w	r3, r3, #7
 8001c48:	430b      	orrs	r3, r1
 8001c4a:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c4c:	6813      	ldr	r3, [r2, #0]
 8001c4e:	f003 0307 	and.w	r3, r3, #7
 8001c52:	4299      	cmp	r1, r3
 8001c54:	d1bd      	bne.n	8001bd2 <HAL_RCC_ClockConfig+0xa>
 8001c56:	e7c5      	b.n	8001be4 <HAL_RCC_ClockConfig+0x1c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c58:	492d      	ldr	r1, [pc, #180]	; (8001d10 <HAL_RCC_ClockConfig+0x148>)
 8001c5a:	68a0      	ldr	r0, [r4, #8]
 8001c5c:	684b      	ldr	r3, [r1, #4]
 8001c5e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c62:	4303      	orrs	r3, r0
 8001c64:	604b      	str	r3, [r1, #4]
 8001c66:	e7c0      	b.n	8001bea <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c68:	6862      	ldr	r2, [r4, #4]
 8001c6a:	4e29      	ldr	r6, [pc, #164]	; (8001d10 <HAL_RCC_ClockConfig+0x148>)
 8001c6c:	2a01      	cmp	r2, #1
 8001c6e:	d127      	bne.n	8001cc0 <HAL_RCC_ClockConfig+0xf8>
 8001c70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c74:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c78:	6831      	ldr	r1, [r6, #0]
 8001c7a:	fa93 f3a3 	rbit	r3, r3
 8001c7e:	fab3 f383 	clz	r3, r3
 8001c82:	f003 031f 	and.w	r3, r3, #31
 8001c86:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8a:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c8c:	d0a1      	beq.n	8001bd2 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c8e:	6873      	ldr	r3, [r6, #4]
 8001c90:	f023 0303 	bic.w	r3, r3, #3
 8001c94:	431a      	orrs	r2, r3
 8001c96:	6072      	str	r2, [r6, #4]
    tickstart = HAL_GetTick();
 8001c98:	f7ff faa8 	bl	80011ec <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c9c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001ca0:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ca2:	6873      	ldr	r3, [r6, #4]
 8001ca4:	6862      	ldr	r2, [r4, #4]
 8001ca6:	f003 030c 	and.w	r3, r3, #12
 8001caa:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001cae:	d09e      	beq.n	8001bee <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cb0:	f7ff fa9c 	bl	80011ec <HAL_GetTick>
 8001cb4:	1bc0      	subs	r0, r0, r7
 8001cb6:	4540      	cmp	r0, r8
 8001cb8:	d9f3      	bls.n	8001ca2 <HAL_RCC_ClockConfig+0xda>
        return HAL_TIMEOUT;
 8001cba:	2003      	movs	r0, #3
}
 8001cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cc0:	2a02      	cmp	r2, #2
 8001cc2:	bf0c      	ite	eq
 8001cc4:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8001cc8:	2302      	movne	r3, #2
 8001cca:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cce:	6830      	ldr	r0, [r6, #0]
 8001cd0:	fa93 f3a3 	rbit	r3, r3
 8001cd4:	fab3 f383 	clz	r3, r3
 8001cd8:	f003 031f 	and.w	r3, r3, #31
 8001cdc:	2101      	movs	r1, #1
 8001cde:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce2:	4203      	tst	r3, r0
 8001ce4:	e7d2      	b.n	8001c8c <HAL_RCC_ClockConfig+0xc4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ce6:	6813      	ldr	r3, [r2, #0]
 8001ce8:	f023 0307 	bic.w	r3, r3, #7
 8001cec:	432b      	orrs	r3, r5
 8001cee:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cf0:	6813      	ldr	r3, [r2, #0]
 8001cf2:	f003 0307 	and.w	r3, r3, #7
 8001cf6:	429d      	cmp	r5, r3
 8001cf8:	f47f af6b 	bne.w	8001bd2 <HAL_RCC_ClockConfig+0xa>
 8001cfc:	e77d      	b.n	8001bfa <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cfe:	686b      	ldr	r3, [r5, #4]
 8001d00:	68e1      	ldr	r1, [r4, #12]
 8001d02:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001d06:	430b      	orrs	r3, r1
 8001d08:	606b      	str	r3, [r5, #4]
 8001d0a:	e77b      	b.n	8001c04 <HAL_RCC_ClockConfig+0x3c>
 8001d0c:	40022000 	.word	0x40022000
 8001d10:	40021000 	.word	0x40021000
 8001d14:	0800479a 	.word	0x0800479a
 8001d18:	20000008 	.word	0x20000008

08001d1c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001d1c:	4b08      	ldr	r3, [pc, #32]	; (8001d40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d1e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	fa92 f2a2 	rbit	r2, r2
 8001d28:	fab2 f282 	clz	r2, r2
 8001d2c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001d30:	40d3      	lsrs	r3, r2
 8001d32:	4a04      	ldr	r2, [pc, #16]	; (8001d44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d34:	5cd3      	ldrb	r3, [r2, r3]
 8001d36:	4a04      	ldr	r2, [pc, #16]	; (8001d48 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001d38:	6810      	ldr	r0, [r2, #0]
}    
 8001d3a:	40d8      	lsrs	r0, r3
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	40021000 	.word	0x40021000
 8001d44:	080047aa 	.word	0x080047aa
 8001d48:	20000008 	.word	0x20000008

08001d4c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001d4c:	4b08      	ldr	r3, [pc, #32]	; (8001d70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d4e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	fa92 f2a2 	rbit	r2, r2
 8001d58:	fab2 f282 	clz	r2, r2
 8001d5c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001d60:	40d3      	lsrs	r3, r2
 8001d62:	4a04      	ldr	r2, [pc, #16]	; (8001d74 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001d64:	5cd3      	ldrb	r3, [r2, r3]
 8001d66:	4a04      	ldr	r2, [pc, #16]	; (8001d78 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8001d68:	6810      	ldr	r0, [r2, #0]
} 
 8001d6a:	40d8      	lsrs	r0, r3
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	40021000 	.word	0x40021000
 8001d74:	080047aa 	.word	0x080047aa
 8001d78:	20000008 	.word	0x20000008

08001d7c <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001d7c:	6803      	ldr	r3, [r0, #0]
{
 8001d7e:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8001d82:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001d84:	03d8      	lsls	r0, r3, #15
 8001d86:	d520      	bpl.n	8001dca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d88:	4c50      	ldr	r4, [pc, #320]	; (8001ecc <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8001d8a:	69e3      	ldr	r3, [r4, #28]
 8001d8c:	00d9      	lsls	r1, r3, #3
 8001d8e:	d444      	bmi.n	8001e1a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d90:	69e3      	ldr	r3, [r4, #28]
 8001d92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d96:	61e3      	str	r3, [r4, #28]
 8001d98:	69e3      	ldr	r3, [r4, #28]
 8001d9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d9e:	9301      	str	r3, [sp, #4]
 8001da0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001da2:	2601      	movs	r6, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001da4:	4f4a      	ldr	r7, [pc, #296]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	05da      	lsls	r2, r3, #23
 8001daa:	d538      	bpl.n	8001e1e <HAL_RCCEx_PeriphCLKConfig+0xa2>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001dac:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001dae:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001db2:	d148      	bne.n	8001e46 <HAL_RCCEx_PeriphCLKConfig+0xca>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001db4:	6a23      	ldr	r3, [r4, #32]
 8001db6:	686a      	ldr	r2, [r5, #4]
 8001db8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001dc0:	b11e      	cbz	r6, 8001dca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dc2:	69e3      	ldr	r3, [r4, #28]
 8001dc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001dc8:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001dca:	6828      	ldr	r0, [r5, #0]
 8001dcc:	07c1      	lsls	r1, r0, #31
 8001dce:	d506      	bpl.n	8001dde <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001dd0:	4a3e      	ldr	r2, [pc, #248]	; (8001ecc <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8001dd2:	68a9      	ldr	r1, [r5, #8]
 8001dd4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001dd6:	f023 0303 	bic.w	r3, r3, #3
 8001dda:	430b      	orrs	r3, r1
 8001ddc:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001dde:	0682      	lsls	r2, r0, #26
 8001de0:	d506      	bpl.n	8001df0 <HAL_RCCEx_PeriphCLKConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001de2:	4a3a      	ldr	r2, [pc, #232]	; (8001ecc <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8001de4:	68e9      	ldr	r1, [r5, #12]
 8001de6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001de8:	f023 0310 	bic.w	r3, r3, #16
 8001dec:	430b      	orrs	r3, r1
 8001dee:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8001df0:	0603      	lsls	r3, r0, #24
 8001df2:	d506      	bpl.n	8001e02 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8001df4:	4a35      	ldr	r2, [pc, #212]	; (8001ecc <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8001df6:	6929      	ldr	r1, [r5, #16]
 8001df8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001dfa:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8001dfe:	430b      	orrs	r3, r1
 8001e00:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001e02:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 8001e06:	d01b      	beq.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001e08:	4a30      	ldr	r2, [pc, #192]	; (8001ecc <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8001e0a:	6969      	ldr	r1, [r5, #20]
 8001e0c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001e0e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e12:	430b      	orrs	r3, r1
 8001e14:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8001e16:	2000      	movs	r0, #0
 8001e18:	e012      	b.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    FlagStatus       pwrclkchanged = RESET;
 8001e1a:	2600      	movs	r6, #0
 8001e1c:	e7c2      	b.n	8001da4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e24:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001e26:	f7ff f9e1 	bl	80011ec <HAL_GetTick>
 8001e2a:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	05db      	lsls	r3, r3, #23
 8001e30:	d4bc      	bmi.n	8001dac <HAL_RCCEx_PeriphCLKConfig+0x30>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e32:	f7ff f9db 	bl	80011ec <HAL_GetTick>
 8001e36:	eba0 0008 	sub.w	r0, r0, r8
 8001e3a:	2864      	cmp	r0, #100	; 0x64
 8001e3c:	d9f6      	bls.n	8001e2c <HAL_RCCEx_PeriphCLKConfig+0xb0>
          return HAL_TIMEOUT;
 8001e3e:	2003      	movs	r0, #3
}
 8001e40:	b002      	add	sp, #8
 8001e42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001e46:	686a      	ldr	r2, [r5, #4]
 8001e48:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d0b1      	beq.n	8001db4 <HAL_RCCEx_PeriphCLKConfig+0x38>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001e50:	6a21      	ldr	r1, [r4, #32]
 8001e52:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e56:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8001e5a:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8001e5e:	f8df e074 	ldr.w	lr, [pc, #116]	; 8001ed4 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8001e62:	fab2 f282 	clz	r2, r2
 8001e66:	4472      	add	r2, lr
 8001e68:	0092      	lsls	r2, r2, #2
 8001e6a:	2701      	movs	r7, #1
 8001e6c:	6017      	str	r7, [r2, #0]
 8001e6e:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001e72:	fab3 f383 	clz	r3, r3
 8001e76:	4473      	add	r3, lr
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	601a      	str	r2, [r3, #0]
      RCC->BDCR = temp_reg;
 8001e7e:	6220      	str	r0, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001e80:	07c8      	lsls	r0, r1, #31
 8001e82:	d597      	bpl.n	8001db4 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8001e84:	f7ff f9b2 	bl	80011ec <HAL_GetTick>
 8001e88:	f04f 0802 	mov.w	r8, #2
 8001e8c:	4682      	mov	sl, r0
 8001e8e:	46c1      	mov	r9, r8
 8001e90:	fa98 f3a8 	rbit	r3, r8
 8001e94:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e98:	b19b      	cbz	r3, 8001ec2 <HAL_RCCEx_PeriphCLKConfig+0x146>
 8001e9a:	6a22      	ldr	r2, [r4, #32]
 8001e9c:	fa99 f3a9 	rbit	r3, r9
 8001ea0:	fab3 f383 	clz	r3, r3
 8001ea4:	f003 031f 	and.w	r3, r3, #31
 8001ea8:	fa07 f303 	lsl.w	r3, r7, r3
 8001eac:	4213      	tst	r3, r2
 8001eae:	d181      	bne.n	8001db4 <HAL_RCCEx_PeriphCLKConfig+0x38>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eb0:	f7ff f99c 	bl	80011ec <HAL_GetTick>
 8001eb4:	f241 3388 	movw	r3, #5000	; 0x1388
 8001eb8:	eba0 000a 	sub.w	r0, r0, sl
 8001ebc:	4298      	cmp	r0, r3
 8001ebe:	d9e7      	bls.n	8001e90 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8001ec0:	e7bd      	b.n	8001e3e <HAL_RCCEx_PeriphCLKConfig+0xc2>
 8001ec2:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ec6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001ec8:	e7e8      	b.n	8001e9c <HAL_RCCEx_PeriphCLKConfig+0x120>
 8001eca:	bf00      	nop
 8001ecc:	40021000 	.word	0x40021000
 8001ed0:	40007000 	.word	0x40007000
 8001ed4:	10908100 	.word	0x10908100

08001ed8 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ed8:	4a21      	ldr	r2, [pc, #132]	; (8001f60 <TIM_Base_SetConfig+0x88>)
  tmpcr1 = TIMx->CR1;
 8001eda:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001edc:	4290      	cmp	r0, r2
{
 8001ede:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ee0:	d005      	beq.n	8001eee <TIM_Base_SetConfig+0x16>
 8001ee2:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001ee6:	d002      	beq.n	8001eee <TIM_Base_SetConfig+0x16>
 8001ee8:	4c1e      	ldr	r4, [pc, #120]	; (8001f64 <TIM_Base_SetConfig+0x8c>)
 8001eea:	42a0      	cmp	r0, r4
 8001eec:	d10c      	bne.n	8001f08 <TIM_Base_SetConfig+0x30>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8001eee:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ef0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ef4:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 8001ef6:	ea43 0304 	orr.w	r3, r3, r4
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001efa:	d010      	beq.n	8001f1e <TIM_Base_SetConfig+0x46>
 8001efc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001f00:	d00d      	beq.n	8001f1e <TIM_Base_SetConfig+0x46>
 8001f02:	4a18      	ldr	r2, [pc, #96]	; (8001f64 <TIM_Base_SetConfig+0x8c>)
 8001f04:	4290      	cmp	r0, r2
 8001f06:	d00a      	beq.n	8001f1e <TIM_Base_SetConfig+0x46>
 8001f08:	4a17      	ldr	r2, [pc, #92]	; (8001f68 <TIM_Base_SetConfig+0x90>)
 8001f0a:	4290      	cmp	r0, r2
 8001f0c:	d007      	beq.n	8001f1e <TIM_Base_SetConfig+0x46>
 8001f0e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f12:	4290      	cmp	r0, r2
 8001f14:	d003      	beq.n	8001f1e <TIM_Base_SetConfig+0x46>
 8001f16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f1a:	4290      	cmp	r0, r2
 8001f1c:	d103      	bne.n	8001f26 <TIM_Base_SetConfig+0x4e>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f1e:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f24:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f26:	694a      	ldr	r2, [r1, #20]
 8001f28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001f2c:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8001f2e:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f30:	688b      	ldr	r3, [r1, #8]
 8001f32:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001f34:	680b      	ldr	r3, [r1, #0]
 8001f36:	6283      	str	r3, [r0, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8001f38:	4b09      	ldr	r3, [pc, #36]	; (8001f60 <TIM_Base_SetConfig+0x88>)
 8001f3a:	4298      	cmp	r0, r3
 8001f3c:	d00b      	beq.n	8001f56 <TIM_Base_SetConfig+0x7e>
 8001f3e:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8001f42:	4298      	cmp	r0, r3
 8001f44:	d007      	beq.n	8001f56 <TIM_Base_SetConfig+0x7e>
 8001f46:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001f4a:	4298      	cmp	r0, r3
 8001f4c:	d003      	beq.n	8001f56 <TIM_Base_SetConfig+0x7e>
 8001f4e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001f52:	4298      	cmp	r0, r3
 8001f54:	d101      	bne.n	8001f5a <TIM_Base_SetConfig+0x82>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f56:	690b      	ldr	r3, [r1, #16]
 8001f58:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	6143      	str	r3, [r0, #20]
 8001f5e:	bd10      	pop	{r4, pc}
 8001f60:	40012c00 	.word	0x40012c00
 8001f64:	40000400 	.word	0x40000400
 8001f68:	40014000 	.word	0x40014000

08001f6c <HAL_TIM_PWM_Init>:
{
 8001f6c:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001f6e:	4604      	mov	r4, r0
 8001f70:	b1a0      	cbz	r0, 8001f9c <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001f72:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001f76:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001f7a:	b91b      	cbnz	r3, 8001f84 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001f7c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001f80:	f001 f980 	bl	8003284 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001f84:	2302      	movs	r3, #2
 8001f86:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001f8a:	6820      	ldr	r0, [r4, #0]
 8001f8c:	1d21      	adds	r1, r4, #4
 8001f8e:	f7ff ffa3 	bl	8001ed8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001f92:	2301      	movs	r3, #1
 8001f94:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001f98:	2000      	movs	r0, #0
 8001f9a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001f9c:	2001      	movs	r0, #1
}
 8001f9e:	bd10      	pop	{r4, pc}

08001fa0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001fa0:	6a03      	ldr	r3, [r0, #32]
 8001fa2:	f023 0301 	bic.w	r3, r3, #1
 8001fa6:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001fa8:	6a03      	ldr	r3, [r0, #32]
{
 8001faa:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8001fac:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001fae:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001fb0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001fb2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001fb6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001fba:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001fbc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001fbe:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001fc2:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001fc4:	4d17      	ldr	r5, [pc, #92]	; (8002024 <TIM_OC1_SetConfig+0x84>)
 8001fc6:	42a8      	cmp	r0, r5
 8001fc8:	d00b      	beq.n	8001fe2 <TIM_OC1_SetConfig+0x42>
 8001fca:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8001fce:	42a8      	cmp	r0, r5
 8001fd0:	d007      	beq.n	8001fe2 <TIM_OC1_SetConfig+0x42>
 8001fd2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001fd6:	42a8      	cmp	r0, r5
 8001fd8:	d003      	beq.n	8001fe2 <TIM_OC1_SetConfig+0x42>
 8001fda:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001fde:	42a8      	cmp	r0, r5
 8001fe0:	d11a      	bne.n	8002018 <TIM_OC1_SetConfig+0x78>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001fe2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001fe4:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001fe8:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001fea:	4d0e      	ldr	r5, [pc, #56]	; (8002024 <TIM_OC1_SetConfig+0x84>)
 8001fec:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8001fee:	f023 0304 	bic.w	r3, r3, #4
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001ff2:	d00b      	beq.n	800200c <TIM_OC1_SetConfig+0x6c>
 8001ff4:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8001ff8:	42a8      	cmp	r0, r5
 8001ffa:	d007      	beq.n	800200c <TIM_OC1_SetConfig+0x6c>
 8001ffc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002000:	42a8      	cmp	r0, r5
 8002002:	d003      	beq.n	800200c <TIM_OC1_SetConfig+0x6c>
 8002004:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002008:	42a8      	cmp	r0, r5
 800200a:	d105      	bne.n	8002018 <TIM_OC1_SetConfig+0x78>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800200c:	f424 7540 	bic.w	r5, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002010:	698e      	ldr	r6, [r1, #24]
 8002012:	694c      	ldr	r4, [r1, #20]
 8002014:	4334      	orrs	r4, r6
 8002016:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002018:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800201a:	6182      	str	r2, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800201c:	684a      	ldr	r2, [r1, #4]
 800201e:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002020:	6203      	str	r3, [r0, #32]
 8002022:	bd70      	pop	{r4, r5, r6, pc}
 8002024:	40012c00 	.word	0x40012c00

08002028 <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002028:	6a03      	ldr	r3, [r0, #32]
 800202a:	f023 0310 	bic.w	r3, r3, #16
 800202e:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002030:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002032:	6842      	ldr	r2, [r0, #4]
{
 8002034:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002036:	6984      	ldr	r4, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002038:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800203a:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 800203e:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002042:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002046:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8002048:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800204c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002050:	4d10      	ldr	r5, [pc, #64]	; (8002094 <TIM_OC2_SetConfig+0x6c>)
 8002052:	42a8      	cmp	r0, r5
 8002054:	d10e      	bne.n	8002074 <TIM_OC2_SetConfig+0x4c>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002056:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002058:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800205c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002060:	f023 0340 	bic.w	r3, r3, #64	; 0x40
#else
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2N;
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002064:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002066:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002068:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800206c:	4335      	orrs	r5, r6
 800206e:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8002072:	e009      	b.n	8002088 <TIM_OC2_SetConfig+0x60>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002074:	4d08      	ldr	r5, [pc, #32]	; (8002098 <TIM_OC2_SetConfig+0x70>)
 8002076:	42a8      	cmp	r0, r5
 8002078:	d0f4      	beq.n	8002064 <TIM_OC2_SetConfig+0x3c>
 800207a:	4d08      	ldr	r5, [pc, #32]	; (800209c <TIM_OC2_SetConfig+0x74>)
 800207c:	42a8      	cmp	r0, r5
 800207e:	d0f1      	beq.n	8002064 <TIM_OC2_SetConfig+0x3c>
 8002080:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002084:	42a8      	cmp	r0, r5
 8002086:	d0ed      	beq.n	8002064 <TIM_OC2_SetConfig+0x3c>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002088:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800208a:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 800208c:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800208e:	6382      	str	r2, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002090:	6203      	str	r3, [r0, #32]
}
 8002092:	bd70      	pop	{r4, r5, r6, pc}
 8002094:	40012c00 	.word	0x40012c00
 8002098:	40014000 	.word	0x40014000
 800209c:	40014400 	.word	0x40014400

080020a0 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80020a0:	6a03      	ldr	r3, [r0, #32]
 80020a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80020a6:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80020a8:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80020aa:	6842      	ldr	r2, [r0, #4]
{
 80020ac:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80020ae:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80020b0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80020b2:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 80020b6:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80020ba:	432c      	orrs	r4, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80020bc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80020be:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80020c2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80020c6:	4d11      	ldr	r5, [pc, #68]	; (800210c <TIM_OC3_SetConfig+0x6c>)
 80020c8:	42a8      	cmp	r0, r5
 80020ca:	d10e      	bne.n	80020ea <TIM_OC3_SetConfig+0x4a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80020cc:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80020ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80020d2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80020d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80020da:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80020dc:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80020de:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80020e2:	4335      	orrs	r5, r6
 80020e4:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 80020e8:	e009      	b.n	80020fe <TIM_OC3_SetConfig+0x5e>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80020ea:	4d09      	ldr	r5, [pc, #36]	; (8002110 <TIM_OC3_SetConfig+0x70>)
 80020ec:	42a8      	cmp	r0, r5
 80020ee:	d0f4      	beq.n	80020da <TIM_OC3_SetConfig+0x3a>
 80020f0:	4d08      	ldr	r5, [pc, #32]	; (8002114 <TIM_OC3_SetConfig+0x74>)
 80020f2:	42a8      	cmp	r0, r5
 80020f4:	d0f1      	beq.n	80020da <TIM_OC3_SetConfig+0x3a>
 80020f6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80020fa:	42a8      	cmp	r0, r5
 80020fc:	d0ed      	beq.n	80020da <TIM_OC3_SetConfig+0x3a>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80020fe:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002100:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002102:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8002104:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002106:	6203      	str	r3, [r0, #32]
}
 8002108:	bd70      	pop	{r4, r5, r6, pc}
 800210a:	bf00      	nop
 800210c:	40012c00 	.word	0x40012c00
 8002110:	40014000 	.word	0x40014000
 8002114:	40014400 	.word	0x40014400

08002118 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002118:	6a03      	ldr	r3, [r0, #32]
 800211a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800211e:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002120:	6a02      	ldr	r2, [r0, #32]
{
 8002122:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002124:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002126:	69c3      	ldr	r3, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002128:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800212a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800212e:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002132:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002136:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8002138:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800213c:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002140:	4d0c      	ldr	r5, [pc, #48]	; (8002174 <TIM_OC4_SetConfig+0x5c>)
 8002142:	42a8      	cmp	r0, r5
 8002144:	d00b      	beq.n	800215e <TIM_OC4_SetConfig+0x46>
 8002146:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800214a:	42a8      	cmp	r0, r5
 800214c:	d007      	beq.n	800215e <TIM_OC4_SetConfig+0x46>
 800214e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002152:	42a8      	cmp	r0, r5
 8002154:	d003      	beq.n	800215e <TIM_OC4_SetConfig+0x46>
 8002156:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800215a:	42a8      	cmp	r0, r5
 800215c:	d104      	bne.n	8002168 <TIM_OC4_SetConfig+0x50>
#else
   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800215e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002160:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002164:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002168:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800216a:	61c3      	str	r3, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800216c:	684b      	ldr	r3, [r1, #4]
 800216e:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002170:	6202      	str	r2, [r0, #32]
 8002172:	bd30      	pop	{r4, r5, pc}
 8002174:	40012c00 	.word	0x40012c00

08002178 <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002178:	6a03      	ldr	r3, [r0, #32]
{
 800217a:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 800217c:	2401      	movs	r4, #1
 800217e:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8002180:	ea23 0304 	bic.w	r3, r3, r4
 8002184:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002186:	6a03      	ldr	r3, [r0, #32]
 8002188:	408a      	lsls	r2, r1
 800218a:	431a      	orrs	r2, r3
 800218c:	6202      	str	r2, [r0, #32]
 800218e:	bd10      	pop	{r4, pc}

08002190 <HAL_TIM_PWM_Start>:
{
 8002190:	b510      	push	{r4, lr}
 8002192:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002194:	2201      	movs	r2, #1
 8002196:	6800      	ldr	r0, [r0, #0]
 8002198:	f7ff ffee 	bl	8002178 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 800219c:	6823      	ldr	r3, [r4, #0]
 800219e:	4a0c      	ldr	r2, [pc, #48]	; (80021d0 <HAL_TIM_PWM_Start+0x40>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d00b      	beq.n	80021bc <HAL_TIM_PWM_Start+0x2c>
 80021a4:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d007      	beq.n	80021bc <HAL_TIM_PWM_Start+0x2c>
 80021ac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d003      	beq.n	80021bc <HAL_TIM_PWM_Start+0x2c>
 80021b4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d103      	bne.n	80021c4 <HAL_TIM_PWM_Start+0x34>
    __HAL_TIM_MOE_ENABLE(htim);
 80021bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80021be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80021c2:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	f042 0201 	orr.w	r2, r2, #1
 80021ca:	601a      	str	r2, [r3, #0]
} 
 80021cc:	2000      	movs	r0, #0
 80021ce:	bd10      	pop	{r4, pc}
 80021d0:	40012c00 	.word	0x40012c00

080021d4 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80021d4:	6a03      	ldr	r3, [r0, #32]
 80021d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021da:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80021dc:	6a02      	ldr	r2, [r0, #32]
{
 80021de:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80021e0:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80021e2:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80021e4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80021e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 80021ee:	432b      	orrs	r3, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80021f0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 80021f2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80021f6:	ea42 4205 	orr.w	r2, r2, r5, lsl #16

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80021fa:	4d0d      	ldr	r5, [pc, #52]	; (8002230 <TIM_OC5_SetConfig+0x5c>)
 80021fc:	42a8      	cmp	r0, r5
 80021fe:	d00b      	beq.n	8002218 <TIM_OC5_SetConfig+0x44>
 8002200:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8002204:	42a8      	cmp	r0, r5
 8002206:	d007      	beq.n	8002218 <TIM_OC5_SetConfig+0x44>
 8002208:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800220c:	42a8      	cmp	r0, r5
 800220e:	d003      	beq.n	8002218 <TIM_OC5_SetConfig+0x44>
 8002210:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002214:	42a8      	cmp	r0, r5
 8002216:	d104      	bne.n	8002222 <TIM_OC5_SetConfig+0x4e>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002218:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 800221a:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800221e:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002222:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002224:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002226:	684b      	ldr	r3, [r1, #4]
 8002228:	6583      	str	r3, [r0, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800222a:	6202      	str	r2, [r0, #32]
 800222c:	bd30      	pop	{r4, r5, pc}
 800222e:	bf00      	nop
 8002230:	40012c00 	.word	0x40012c00

08002234 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002234:	6a03      	ldr	r3, [r0, #32]
 8002236:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800223a:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800223c:	6a02      	ldr	r2, [r0, #32]
{
 800223e:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002240:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002242:	6d43      	ldr	r3, [r0, #84]	; 0x54
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002244:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002246:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800224a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800224e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002252:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002254:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002258:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800225c:	4d0c      	ldr	r5, [pc, #48]	; (8002290 <TIM_OC6_SetConfig+0x5c>)
 800225e:	42a8      	cmp	r0, r5
 8002260:	d00b      	beq.n	800227a <TIM_OC6_SetConfig+0x46>
 8002262:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8002266:	42a8      	cmp	r0, r5
 8002268:	d007      	beq.n	800227a <TIM_OC6_SetConfig+0x46>
 800226a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800226e:	42a8      	cmp	r0, r5
 8002270:	d003      	beq.n	800227a <TIM_OC6_SetConfig+0x46>
 8002272:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002276:	42a8      	cmp	r0, r5
 8002278:	d104      	bne.n	8002284 <TIM_OC6_SetConfig+0x50>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800227a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 800227c:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002280:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002284:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002286:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002288:	684b      	ldr	r3, [r1, #4]
 800228a:	65c3      	str	r3, [r0, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800228c:	6202      	str	r2, [r0, #32]
 800228e:	bd30      	pop	{r4, r5, pc}
 8002290:	40012c00 	.word	0x40012c00

08002294 <HAL_TIM_PWM_ConfigChannel>:
{
 8002294:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002296:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800229a:	2b01      	cmp	r3, #1
{
 800229c:	4604      	mov	r4, r0
 800229e:	460d      	mov	r5, r1
 80022a0:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80022a4:	d010      	beq.n	80022c8 <HAL_TIM_PWM_ConfigChannel+0x34>
 80022a6:	2301      	movs	r3, #1
  switch (Channel)
 80022a8:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 80022aa:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80022ae:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 80022b2:	d043      	beq.n	800233c <HAL_TIM_PWM_ConfigChannel+0xa8>
 80022b4:	d809      	bhi.n	80022ca <HAL_TIM_PWM_ConfigChannel+0x36>
 80022b6:	b1fa      	cbz	r2, 80022f8 <HAL_TIM_PWM_ConfigChannel+0x64>
 80022b8:	2a04      	cmp	r2, #4
 80022ba:	d02e      	beq.n	800231a <HAL_TIM_PWM_ConfigChannel+0x86>
  htim->State = HAL_TIM_STATE_READY;
 80022bc:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80022be:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80022c0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80022c4:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80022c8:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 80022ca:	2a10      	cmp	r2, #16
 80022cc:	d047      	beq.n	800235e <HAL_TIM_PWM_ConfigChannel+0xca>
 80022ce:	2a14      	cmp	r2, #20
 80022d0:	d056      	beq.n	8002380 <HAL_TIM_PWM_ConfigChannel+0xec>
 80022d2:	2a0c      	cmp	r2, #12
 80022d4:	d1f2      	bne.n	80022bc <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80022d6:	6820      	ldr	r0, [r4, #0]
 80022d8:	f7ff ff1e 	bl	8002118 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80022dc:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80022de:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80022e0:	69da      	ldr	r2, [r3, #28]
 80022e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022e6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80022e8:	69da      	ldr	r2, [r3, #28]
 80022ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022ee:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80022f0:	69da      	ldr	r2, [r3, #28]
 80022f2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80022f6:	e030      	b.n	800235a <HAL_TIM_PWM_ConfigChannel+0xc6>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80022f8:	6820      	ldr	r0, [r4, #0]
 80022fa:	f7ff fe51 	bl	8001fa0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80022fe:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002300:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002302:	699a      	ldr	r2, [r3, #24]
 8002304:	f042 0208 	orr.w	r2, r2, #8
 8002308:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800230a:	699a      	ldr	r2, [r3, #24]
 800230c:	f022 0204 	bic.w	r2, r2, #4
 8002310:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002312:	699a      	ldr	r2, [r3, #24]
 8002314:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002316:	619a      	str	r2, [r3, #24]
    break;
 8002318:	e7d0      	b.n	80022bc <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800231a:	6820      	ldr	r0, [r4, #0]
 800231c:	f7ff fe84 	bl	8002028 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002320:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002322:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002324:	699a      	ldr	r2, [r3, #24]
 8002326:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800232a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800232c:	699a      	ldr	r2, [r3, #24]
 800232e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002332:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002334:	699a      	ldr	r2, [r3, #24]
 8002336:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800233a:	e7ec      	b.n	8002316 <HAL_TIM_PWM_ConfigChannel+0x82>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800233c:	6820      	ldr	r0, [r4, #0]
 800233e:	f7ff feaf 	bl	80020a0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002342:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8002344:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002346:	69da      	ldr	r2, [r3, #28]
 8002348:	f042 0208 	orr.w	r2, r2, #8
 800234c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800234e:	69da      	ldr	r2, [r3, #28]
 8002350:	f022 0204 	bic.w	r2, r2, #4
 8002354:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8002356:	69da      	ldr	r2, [r3, #28]
 8002358:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800235a:	61da      	str	r2, [r3, #28]
    break;
 800235c:	e7ae      	b.n	80022bc <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800235e:	6820      	ldr	r0, [r4, #0]
 8002360:	f7ff ff38 	bl	80021d4 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002364:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8002366:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002368:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800236a:	f042 0208 	orr.w	r2, r2, #8
 800236e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002370:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002372:	f022 0204 	bic.w	r2, r2, #4
 8002376:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8002378:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800237a:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 800237c:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 800237e:	e79d      	b.n	80022bc <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002380:	6820      	ldr	r0, [r4, #0]
 8002382:	f7ff ff57 	bl	8002234 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002386:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8002388:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800238a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800238c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002390:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002392:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002394:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002398:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 800239a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800239c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80023a0:	e7ec      	b.n	800237c <HAL_TIM_PWM_ConfigChannel+0xe8>
	...

080023a4 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 80023a4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80023a8:	2b01      	cmp	r3, #1
{
 80023aa:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 80023ac:	d018      	beq.n	80023e0 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
  tmpcr2 = htim->Instance->CR2;
 80023ae:	6802      	ldr	r2, [r0, #0]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80023b0:	4d0c      	ldr	r5, [pc, #48]	; (80023e4 <HAL_TIMEx_MasterConfigSynchronization+0x40>)
  tmpcr2 = htim->Instance->CR2;
 80023b2:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 80023b4:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80023b6:	42aa      	cmp	r2, r5
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80023b8:	bf02      	ittt	eq
 80023ba:	684d      	ldreq	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80023bc:	f423 0370 	biceq.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80023c0:	432b      	orreq	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80023c2:	680d      	ldr	r5, [r1, #0]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80023c4:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80023c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80023ca:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 80023cc:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  htim->Instance->CR2 = tmpcr2;
 80023d0:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80023d2:	4321      	orrs	r1, r4
  __HAL_UNLOCK(htim);
 80023d4:	2300      	movs	r3, #0
  htim->Instance->SMCR = tmpsmcr;
 80023d6:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 80023d8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80023dc:	4618      	mov	r0, r3
 80023de:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 80023e0:	2002      	movs	r0, #2
} 
 80023e2:	bd30      	pop	{r4, r5, pc}
 80023e4:	40012c00 	.word	0x40012c00

080023e8 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 80023e8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80023ec:	2b01      	cmp	r3, #1
{
 80023ee:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 80023f0:	d034      	beq.n	800245c <HAL_TIMEx_ConfigBreakDeadTime+0x74>
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80023f2:	68cb      	ldr	r3, [r1, #12]
 80023f4:	688a      	ldr	r2, [r1, #8]
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80023f6:	4c1a      	ldr	r4, [pc, #104]	; (8002460 <HAL_TIMEx_ConfigBreakDeadTime+0x78>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80023f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023fc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80023fe:	684a      	ldr	r2, [r1, #4]
 8002400:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002404:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002406:	680a      	ldr	r2, [r1, #0]
 8002408:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800240c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800240e:	690a      	ldr	r2, [r1, #16]
 8002410:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002414:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002416:	694a      	ldr	r2, [r1, #20]
 8002418:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800241c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800241e:	6a8a      	ldr	r2, [r1, #40]	; 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002420:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002424:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 8002426:	698a      	ldr	r2, [r1, #24]
 8002428:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800242c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002430:	6802      	ldr	r2, [r0, #0]
 8002432:	42a2      	cmp	r2, r4
 8002434:	d10c      	bne.n	8002450 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 8002436:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8002438:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800243c:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002440:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8002442:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002444:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002448:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800244a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800244e:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 8002450:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8002452:	2300      	movs	r3, #0
 8002454:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8002458:	4618      	mov	r0, r3
 800245a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 800245c:	2002      	movs	r0, #2
}
 800245e:	bd10      	pop	{r4, pc}
 8002460:	40012c00 	.word	0x40012c00

08002464 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002464:	b538      	push	{r3, r4, r5, lr}
 8002466:	4604      	mov	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002468:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800246a:	6921      	ldr	r1, [r4, #16]
 800246c:	68a3      	ldr	r3, [r4, #8]
 800246e:	69c2      	ldr	r2, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002470:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002472:	430b      	orrs	r3, r1
 8002474:	6961      	ldr	r1, [r4, #20]
 8002476:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002478:	4949      	ldr	r1, [pc, #292]	; (80025a0 <UART_SetConfig+0x13c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800247a:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800247c:	4001      	ands	r1, r0
 800247e:	430b      	orrs	r3, r1
 8002480:	602b      	str	r3, [r5, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002482:	686b      	ldr	r3, [r5, #4]
 8002484:	68e1      	ldr	r1, [r4, #12]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002486:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002488:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800248c:	430b      	orrs	r3, r1
 800248e:	606b      	str	r3, [r5, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002490:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002492:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002494:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002498:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800249a:	430b      	orrs	r3, r1
 800249c:	60ab      	str	r3, [r5, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800249e:	4b41      	ldr	r3, [pc, #260]	; (80025a4 <UART_SetConfig+0x140>)
 80024a0:	429d      	cmp	r5, r3
 80024a2:	d112      	bne.n	80024ca <UART_SetConfig+0x66>
 80024a4:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80024a8:	493f      	ldr	r1, [pc, #252]	; (80025a8 <UART_SetConfig+0x144>)
 80024aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ac:	f003 0303 	and.w	r3, r3, #3

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80024b0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80024b4:	5ccb      	ldrb	r3, [r1, r3]
 80024b6:	d13b      	bne.n	8002530 <UART_SetConfig+0xcc>
  {
    switch (clocksource)
 80024b8:	2b08      	cmp	r3, #8
 80024ba:	d836      	bhi.n	800252a <UART_SetConfig+0xc6>
 80024bc:	e8df f003 	tbb	[pc, r3]
 80024c0:	3524210f 	.word	0x3524210f
 80024c4:	3535352d 	.word	0x3535352d
 80024c8:	30          	.byte	0x30
 80024c9:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80024ca:	4b38      	ldr	r3, [pc, #224]	; (80025ac <UART_SetConfig+0x148>)
 80024cc:	429d      	cmp	r5, r3
 80024ce:	d003      	beq.n	80024d8 <UART_SetConfig+0x74>
 80024d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80024d4:	429d      	cmp	r5, r3
 80024d6:	d15e      	bne.n	8002596 <UART_SetConfig+0x132>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80024d8:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80024dc:	d131      	bne.n	8002542 <UART_SetConfig+0xde>
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80024de:	f7ff fc1d 	bl	8001d1c <HAL_RCC_GetPCLK1Freq>
        break;
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80024e2:	6861      	ldr	r1, [r4, #4]
 80024e4:	084a      	lsrs	r2, r1, #1
 80024e6:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 80024ea:	fbb3 f3f1 	udiv	r3, r3, r1
        break;
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80024ee:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80024f0:	2000      	movs	r0, #0
      default:
        ret = HAL_ERROR;
        break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 80024f2:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
 80024f6:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80024f8:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 80024fc:	4313      	orrs	r3, r2
 80024fe:	60cb      	str	r3, [r1, #12]
 8002500:	bd38      	pop	{r3, r4, r5, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002502:	f7ff fc23 	bl	8001d4c <HAL_RCC_GetPCLK2Freq>
 8002506:	e7ec      	b.n	80024e2 <UART_SetConfig+0x7e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002508:	6860      	ldr	r0, [r4, #4]
 800250a:	0843      	lsrs	r3, r0, #1
 800250c:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002510:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002514:	fbb3 f3f0 	udiv	r3, r3, r0
 8002518:	e7e9      	b.n	80024ee <UART_SetConfig+0x8a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800251a:	f7ff fb23 	bl	8001b64 <HAL_RCC_GetSysClockFreq>
 800251e:	e7e0      	b.n	80024e2 <UART_SetConfig+0x7e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002520:	6860      	ldr	r0, [r4, #4]
 8002522:	0843      	lsrs	r3, r0, #1
 8002524:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002528:	e7f4      	b.n	8002514 <UART_SetConfig+0xb0>
        ret = HAL_ERROR;
 800252a:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 800252c:	2300      	movs	r3, #0
 800252e:	e7e0      	b.n	80024f2 <UART_SetConfig+0x8e>
  }
  else
  {
    switch (clocksource)
 8002530:	2b08      	cmp	r3, #8
 8002532:	d833      	bhi.n	800259c <UART_SetConfig+0x138>
 8002534:	e8df f003 	tbb	[pc, r3]
 8002538:	321b1005 	.word	0x321b1005
 800253c:	32323227 	.word	0x32323227
 8002540:	2a          	.byte	0x2a
 8002541:	00          	.byte	0x00
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002542:	f7ff fbeb 	bl	8001d1c <HAL_RCC_GetPCLK1Freq>
 8002546:	6863      	ldr	r3, [r4, #4]
 8002548:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800254c:	fbb0 f0f3 	udiv	r0, r0, r3
 8002550:	b280      	uxth	r0, r0
 8002552:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002554:	2000      	movs	r0, #0
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
        break;
 8002556:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002558:	f7ff fbf8 	bl	8001d4c <HAL_RCC_GetPCLK2Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800255c:	6863      	ldr	r3, [r4, #4]
 800255e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002562:	fbb0 f0f3 	udiv	r0, r0, r3
 8002566:	4b0f      	ldr	r3, [pc, #60]	; (80025a4 <UART_SetConfig+0x140>)
 8002568:	b280      	uxth	r0, r0
 800256a:	60d8      	str	r0, [r3, #12]
 800256c:	e7f2      	b.n	8002554 <UART_SetConfig+0xf0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800256e:	6862      	ldr	r2, [r4, #4]
 8002570:	0853      	lsrs	r3, r2, #1
 8002572:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8002576:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800257a:	fbb3 f3f2 	udiv	r3, r3, r2
 800257e:	4a09      	ldr	r2, [pc, #36]	; (80025a4 <UART_SetConfig+0x140>)
 8002580:	b29b      	uxth	r3, r3
 8002582:	60d3      	str	r3, [r2, #12]
 8002584:	e7e6      	b.n	8002554 <UART_SetConfig+0xf0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002586:	f7ff faed 	bl	8001b64 <HAL_RCC_GetSysClockFreq>
 800258a:	e7e7      	b.n	800255c <UART_SetConfig+0xf8>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800258c:	6862      	ldr	r2, [r4, #4]
 800258e:	0853      	lsrs	r3, r2, #1
 8002590:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002594:	e7f1      	b.n	800257a <UART_SetConfig+0x116>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002596:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800259a:	d0c6      	beq.n	800252a <UART_SetConfig+0xc6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800259c:	2001      	movs	r0, #1
        break;
    }
  }

  return ret;
 800259e:	bd38      	pop	{r3, r4, r5, pc}
 80025a0:	efff69f3 	.word	0xefff69f3
 80025a4:	40013800 	.word	0x40013800
 80025a8:	08004796 	.word	0x08004796
 80025ac:	40004400 	.word	0x40004400

080025b0 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80025b0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80025b2:	07da      	lsls	r2, r3, #31
{
 80025b4:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80025b6:	d506      	bpl.n	80025c6 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80025b8:	6801      	ldr	r1, [r0, #0]
 80025ba:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80025bc:	684a      	ldr	r2, [r1, #4]
 80025be:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80025c2:	4322      	orrs	r2, r4
 80025c4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80025c6:	079c      	lsls	r4, r3, #30
 80025c8:	d506      	bpl.n	80025d8 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80025ca:	6801      	ldr	r1, [r0, #0]
 80025cc:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80025ce:	684a      	ldr	r2, [r1, #4]
 80025d0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80025d4:	4322      	orrs	r2, r4
 80025d6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80025d8:	0759      	lsls	r1, r3, #29
 80025da:	d506      	bpl.n	80025ea <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80025dc:	6801      	ldr	r1, [r0, #0]
 80025de:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80025e0:	684a      	ldr	r2, [r1, #4]
 80025e2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80025e6:	4322      	orrs	r2, r4
 80025e8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80025ea:	071a      	lsls	r2, r3, #28
 80025ec:	d506      	bpl.n	80025fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80025ee:	6801      	ldr	r1, [r0, #0]
 80025f0:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80025f2:	684a      	ldr	r2, [r1, #4]
 80025f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80025f8:	4322      	orrs	r2, r4
 80025fa:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80025fc:	06dc      	lsls	r4, r3, #27
 80025fe:	d506      	bpl.n	800260e <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002600:	6801      	ldr	r1, [r0, #0]
 8002602:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002604:	688a      	ldr	r2, [r1, #8]
 8002606:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800260a:	4322      	orrs	r2, r4
 800260c:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800260e:	0699      	lsls	r1, r3, #26
 8002610:	d506      	bpl.n	8002620 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002612:	6801      	ldr	r1, [r0, #0]
 8002614:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002616:	688a      	ldr	r2, [r1, #8]
 8002618:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800261c:	4322      	orrs	r2, r4
 800261e:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002620:	065a      	lsls	r2, r3, #25
 8002622:	d50f      	bpl.n	8002644 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002624:	6801      	ldr	r1, [r0, #0]
 8002626:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002628:	684a      	ldr	r2, [r1, #4]
 800262a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800262e:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002630:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002634:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002636:	d105      	bne.n	8002644 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002638:	684a      	ldr	r2, [r1, #4]
 800263a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800263c:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002640:	4322      	orrs	r2, r4
 8002642:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002644:	061b      	lsls	r3, r3, #24
 8002646:	d506      	bpl.n	8002656 <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002648:	6802      	ldr	r2, [r0, #0]
 800264a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800264c:	6853      	ldr	r3, [r2, #4]
 800264e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8002652:	430b      	orrs	r3, r1
 8002654:	6053      	str	r3, [r2, #4]
 8002656:	bd10      	pop	{r4, pc}

08002658 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800265c:	9d06      	ldr	r5, [sp, #24]
 800265e:	4604      	mov	r4, r0
 8002660:	460f      	mov	r7, r1
 8002662:	4616      	mov	r6, r2
 8002664:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002666:	6821      	ldr	r1, [r4, #0]
 8002668:	69ca      	ldr	r2, [r1, #28]
 800266a:	ea37 0302 	bics.w	r3, r7, r2
 800266e:	bf0c      	ite	eq
 8002670:	2201      	moveq	r2, #1
 8002672:	2200      	movne	r2, #0
 8002674:	42b2      	cmp	r2, r6
 8002676:	d002      	beq.n	800267e <UART_WaitOnFlagUntilTimeout+0x26>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002678:	2000      	movs	r0, #0
}
 800267a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 800267e:	1c6b      	adds	r3, r5, #1
 8002680:	d0f2      	beq.n	8002668 <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002682:	b99d      	cbnz	r5, 80026ac <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002684:	6823      	ldr	r3, [r4, #0]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800268c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800268e:	689a      	ldr	r2, [r3, #8]
 8002690:	f022 0201 	bic.w	r2, r2, #1
 8002694:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8002696:	2320      	movs	r3, #32
 8002698:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 800269c:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
        __HAL_UNLOCK(huart);
 80026a0:	2300      	movs	r3, #0
 80026a2:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 80026a6:	2003      	movs	r0, #3
 80026a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80026ac:	f7fe fd9e 	bl	80011ec <HAL_GetTick>
 80026b0:	eba0 0008 	sub.w	r0, r0, r8
 80026b4:	4285      	cmp	r5, r0
 80026b6:	d2d6      	bcs.n	8002666 <UART_WaitOnFlagUntilTimeout+0xe>
 80026b8:	e7e4      	b.n	8002684 <UART_WaitOnFlagUntilTimeout+0x2c>

080026ba <HAL_UART_Transmit>:
{
 80026ba:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80026be:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 80026c0:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 80026c4:	2b20      	cmp	r3, #32
{
 80026c6:	4604      	mov	r4, r0
 80026c8:	460d      	mov	r5, r1
 80026ca:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 80026cc:	d14c      	bne.n	8002768 <HAL_UART_Transmit+0xae>
    if((pData == NULL ) || (Size == 0U))
 80026ce:	2900      	cmp	r1, #0
 80026d0:	d048      	beq.n	8002764 <HAL_UART_Transmit+0xaa>
 80026d2:	2a00      	cmp	r2, #0
 80026d4:	d046      	beq.n	8002764 <HAL_UART_Transmit+0xaa>
    __HAL_LOCK(huart);
 80026d6:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d044      	beq.n	8002768 <HAL_UART_Transmit+0xae>
 80026de:	2301      	movs	r3, #1
 80026e0:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026e4:	2300      	movs	r3, #0
 80026e6:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026e8:	2321      	movs	r3, #33	; 0x21
 80026ea:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
    tickstart = HAL_GetTick();
 80026ee:	f7fe fd7d 	bl	80011ec <HAL_GetTick>
    huart->TxXferSize = Size;
 80026f2:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 80026f6:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 80026f8:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 80026fc:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8002700:	b292      	uxth	r2, r2
 8002702:	b962      	cbnz	r2, 800271e <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002704:	9700      	str	r7, [sp, #0]
 8002706:	4633      	mov	r3, r6
 8002708:	2140      	movs	r1, #64	; 0x40
 800270a:	4620      	mov	r0, r4
 800270c:	f7ff ffa4 	bl	8002658 <UART_WaitOnFlagUntilTimeout>
 8002710:	b998      	cbnz	r0, 800273a <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_READY;
 8002712:	2320      	movs	r3, #32
 8002714:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    __HAL_UNLOCK(huart);
 8002718:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    return HAL_OK;
 800271c:	e00e      	b.n	800273c <HAL_UART_Transmit+0x82>
      huart->TxXferCount--;
 800271e:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002722:	9700      	str	r7, [sp, #0]
      huart->TxXferCount--;
 8002724:	3b01      	subs	r3, #1
 8002726:	b29b      	uxth	r3, r3
 8002728:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800272c:	2200      	movs	r2, #0
 800272e:	4633      	mov	r3, r6
 8002730:	2180      	movs	r1, #128	; 0x80
 8002732:	4620      	mov	r0, r4
 8002734:	f7ff ff90 	bl	8002658 <UART_WaitOnFlagUntilTimeout>
 8002738:	b118      	cbz	r0, 8002742 <HAL_UART_Transmit+0x88>
        return HAL_TIMEOUT;
 800273a:	2003      	movs	r0, #3
}
 800273c:	b002      	add	sp, #8
 800273e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002742:	68a3      	ldr	r3, [r4, #8]
 8002744:	6822      	ldr	r2, [r4, #0]
 8002746:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800274a:	d107      	bne.n	800275c <HAL_UART_Transmit+0xa2>
 800274c:	6923      	ldr	r3, [r4, #16]
 800274e:	b92b      	cbnz	r3, 800275c <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002750:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002754:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002758:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2U;
 800275a:	e7cf      	b.n	80026fc <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800275c:	782b      	ldrb	r3, [r5, #0]
 800275e:	8513      	strh	r3, [r2, #40]	; 0x28
 8002760:	3501      	adds	r5, #1
 8002762:	e7cb      	b.n	80026fc <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8002764:	2001      	movs	r0, #1
 8002766:	e7e9      	b.n	800273c <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 8002768:	2002      	movs	r0, #2
 800276a:	e7e7      	b.n	800273c <HAL_UART_Transmit+0x82>

0800276c <HAL_UART_Receive>:
{
 800276c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002770:	4698      	mov	r8, r3
  if(huart->RxState == HAL_UART_STATE_READY)
 8002772:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 8002776:	2b20      	cmp	r3, #32
{
 8002778:	4604      	mov	r4, r0
 800277a:	460d      	mov	r5, r1
 800277c:	4616      	mov	r6, r2
  if(huart->RxState == HAL_UART_STATE_READY)
 800277e:	d160      	bne.n	8002842 <HAL_UART_Receive+0xd6>
    if((pData == NULL ) || (Size == 0U))
 8002780:	2900      	cmp	r1, #0
 8002782:	d05c      	beq.n	800283e <HAL_UART_Receive+0xd2>
 8002784:	2a00      	cmp	r2, #0
 8002786:	d05a      	beq.n	800283e <HAL_UART_Receive+0xd2>
    __HAL_LOCK(huart);
 8002788:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 800278c:	2b01      	cmp	r3, #1
 800278e:	d058      	beq.n	8002842 <HAL_UART_Receive+0xd6>
 8002790:	2301      	movs	r3, #1
 8002792:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002796:	2300      	movs	r3, #0
 8002798:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800279a:	2322      	movs	r3, #34	; 0x22
 800279c:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
    tickstart = HAL_GetTick();
 80027a0:	f7fe fd24 	bl	80011ec <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 80027a4:	68a3      	ldr	r3, [r4, #8]
    huart->RxXferSize = Size;
 80027a6:	f8a4 6058 	strh.w	r6, [r4, #88]	; 0x58
    UART_MASK_COMPUTATION(huart);
 80027aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 80027ae:	4607      	mov	r7, r0
    huart->RxXferCount = Size;
 80027b0:	f8a4 605a 	strh.w	r6, [r4, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 80027b4:	d115      	bne.n	80027e2 <HAL_UART_Receive+0x76>
 80027b6:	6923      	ldr	r3, [r4, #16]
 80027b8:	b98b      	cbnz	r3, 80027de <HAL_UART_Receive+0x72>
 80027ba:	f240 13ff 	movw	r3, #511	; 0x1ff
 80027be:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
    uhMask = huart->Mask;
 80027c2:	f8b4 605c 	ldrh.w	r6, [r4, #92]	; 0x5c
    while(huart->RxXferCount > 0U)
 80027c6:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
 80027ca:	b280      	uxth	r0, r0
 80027cc:	b9b8      	cbnz	r0, 80027fe <HAL_UART_Receive+0x92>
    huart->RxState = HAL_UART_STATE_READY;
 80027ce:	2320      	movs	r3, #32
 80027d0:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
    __HAL_UNLOCK(huart);
 80027d4:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
}
 80027d8:	b002      	add	sp, #8
 80027da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    UART_MASK_COMPUTATION(huart);
 80027de:	23ff      	movs	r3, #255	; 0xff
 80027e0:	e7ed      	b.n	80027be <HAL_UART_Receive+0x52>
 80027e2:	b923      	cbnz	r3, 80027ee <HAL_UART_Receive+0x82>
 80027e4:	6923      	ldr	r3, [r4, #16]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d0f9      	beq.n	80027de <HAL_UART_Receive+0x72>
 80027ea:	237f      	movs	r3, #127	; 0x7f
 80027ec:	e7e7      	b.n	80027be <HAL_UART_Receive+0x52>
 80027ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80027f2:	d1e6      	bne.n	80027c2 <HAL_UART_Receive+0x56>
 80027f4:	6923      	ldr	r3, [r4, #16]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d0f7      	beq.n	80027ea <HAL_UART_Receive+0x7e>
 80027fa:	233f      	movs	r3, #63	; 0x3f
 80027fc:	e7df      	b.n	80027be <HAL_UART_Receive+0x52>
      huart->RxXferCount--;
 80027fe:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002802:	f8cd 8000 	str.w	r8, [sp]
      huart->RxXferCount--;
 8002806:	3b01      	subs	r3, #1
 8002808:	b29b      	uxth	r3, r3
 800280a:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800280e:	2200      	movs	r2, #0
 8002810:	463b      	mov	r3, r7
 8002812:	2120      	movs	r1, #32
 8002814:	4620      	mov	r0, r4
 8002816:	f7ff ff1f 	bl	8002658 <UART_WaitOnFlagUntilTimeout>
 800281a:	b9a0      	cbnz	r0, 8002846 <HAL_UART_Receive+0xda>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800281c:	68a3      	ldr	r3, [r4, #8]
 800281e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002822:	6823      	ldr	r3, [r4, #0]
 8002824:	d106      	bne.n	8002834 <HAL_UART_Receive+0xc8>
 8002826:	6922      	ldr	r2, [r4, #16]
 8002828:	b922      	cbnz	r2, 8002834 <HAL_UART_Receive+0xc8>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 800282a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800282c:	4033      	ands	r3, r6
 800282e:	f825 3b02 	strh.w	r3, [r5], #2
        pData +=2U;
 8002832:	e7c8      	b.n	80027c6 <HAL_UART_Receive+0x5a>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002834:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002836:	4033      	ands	r3, r6
 8002838:	702b      	strb	r3, [r5, #0]
 800283a:	3501      	adds	r5, #1
 800283c:	e7c3      	b.n	80027c6 <HAL_UART_Receive+0x5a>
      return  HAL_ERROR;
 800283e:	2001      	movs	r0, #1
 8002840:	e7ca      	b.n	80027d8 <HAL_UART_Receive+0x6c>
    return HAL_BUSY;
 8002842:	2002      	movs	r0, #2
 8002844:	e7c8      	b.n	80027d8 <HAL_UART_Receive+0x6c>
        return HAL_TIMEOUT;
 8002846:	2003      	movs	r0, #3
 8002848:	e7c6      	b.n	80027d8 <HAL_UART_Receive+0x6c>

0800284a <UART_CheckIdleState>:
{
 800284a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800284c:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800284e:	2600      	movs	r6, #0
 8002850:	66c6      	str	r6, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8002852:	f7fe fccb 	bl	80011ec <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002856:	6823      	ldr	r3, [r4, #0]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 800285c:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800285e:	d417      	bmi.n	8002890 <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002860:	6823      	ldr	r3, [r4, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	075b      	lsls	r3, r3, #29
 8002866:	d50a      	bpl.n	800287e <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002868:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800286c:	9300      	str	r3, [sp, #0]
 800286e:	2200      	movs	r2, #0
 8002870:	462b      	mov	r3, r5
 8002872:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002876:	4620      	mov	r0, r4
 8002878:	f7ff feee 	bl	8002658 <UART_WaitOnFlagUntilTimeout>
 800287c:	b9a0      	cbnz	r0, 80028a8 <UART_CheckIdleState+0x5e>
  huart->gState  = HAL_UART_STATE_READY;
 800287e:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8002880:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 8002882:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 8002886:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 800288a:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
  return HAL_OK;
 800288e:	e00c      	b.n	80028aa <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002890:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002894:	9300      	str	r3, [sp, #0]
 8002896:	4632      	mov	r2, r6
 8002898:	4603      	mov	r3, r0
 800289a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800289e:	4620      	mov	r0, r4
 80028a0:	f7ff feda 	bl	8002658 <UART_WaitOnFlagUntilTimeout>
 80028a4:	2800      	cmp	r0, #0
 80028a6:	d0db      	beq.n	8002860 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 80028a8:	2003      	movs	r0, #3
}
 80028aa:	b002      	add	sp, #8
 80028ac:	bd70      	pop	{r4, r5, r6, pc}

080028ae <HAL_UART_Init>:
{
 80028ae:	b510      	push	{r4, lr}
  if(huart == NULL)
 80028b0:	4604      	mov	r4, r0
 80028b2:	b360      	cbz	r0, 800290e <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 80028b4:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 80028b8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80028bc:	b91b      	cbnz	r3, 80028c6 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80028be:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 80028c2:	f000 fe79 	bl	80035b8 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80028c6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80028c8:	2324      	movs	r3, #36	; 0x24
 80028ca:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 80028ce:	6813      	ldr	r3, [r2, #0]
 80028d0:	f023 0301 	bic.w	r3, r3, #1
 80028d4:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80028d6:	4620      	mov	r0, r4
 80028d8:	f7ff fdc4 	bl	8002464 <UART_SetConfig>
 80028dc:	2801      	cmp	r0, #1
 80028de:	d016      	beq.n	800290e <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80028e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80028e2:	b113      	cbz	r3, 80028ea <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 80028e4:	4620      	mov	r0, r4
 80028e6:	f7ff fe63 	bl	80025b0 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028ea:	6823      	ldr	r3, [r4, #0]
 80028ec:	685a      	ldr	r2, [r3, #4]
 80028ee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80028f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028f4:	689a      	ldr	r2, [r3, #8]
 80028f6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80028fa:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8002902:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8002904:	601a      	str	r2, [r3, #0]
}
 8002906:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 800290a:	f7ff bf9e 	b.w	800284a <UART_CheckIdleState>
}
 800290e:	2001      	movs	r0, #1
 8002910:	bd10      	pop	{r4, pc}
	...

08002914 <_ZN3App11RestoreDataEi>:
extern bool CanRxFlag;

#define ORDER_BIT_Pos 4U

float App::RestoreData(int until)
{
 8002914:	b480      	push	{r7}
 8002916:	b085      	sub	sp, #20
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	6039      	str	r1, [r7, #0]
	float temp_data=0;
 800291e:	f04f 0300 	mov.w	r3, #0
 8002922:	60bb      	str	r3, [r7, #8]
	for(int i=0;i<until-1;i++){
 8002924:	2300      	movs	r3, #0
 8002926:	60fb      	str	r3, [r7, #12]
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	1e5a      	subs	r2, r3, #1
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	429a      	cmp	r2, r3
 8002930:	dd0c      	ble.n	800294c <_ZN3App11RestoreDataEi+0x38>
		((unsigned char*)&temp_data)[i]=RxFIFO_Data[i];
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	f107 0208 	add.w	r2, r7, #8
 8002938:	4413      	add	r3, r2
 800293a:	4909      	ldr	r1, [pc, #36]	; (8002960 <_ZN3App11RestoreDataEi+0x4c>)
 800293c:	68fa      	ldr	r2, [r7, #12]
 800293e:	440a      	add	r2, r1
 8002940:	7812      	ldrb	r2, [r2, #0]
 8002942:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<until-1;i++){
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	3301      	adds	r3, #1
 8002948:	60fb      	str	r3, [r7, #12]
 800294a:	e7ed      	b.n	8002928 <_ZN3App11RestoreDataEi+0x14>
	}
	return temp_data;
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	ee07 3a90 	vmov	s15, r3
}
 8002952:	eeb0 0a67 	vmov.f32	s0, s15
 8002956:	3714      	adds	r7, #20
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr
 8002960:	2000008c 	.word	0x2000008c

08002964 <_ZN3App7SetDutyEf>:


void App::SetDuty(float duty)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	ed87 0a00 	vstr	s0, [r7]
	switch(node_id)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	889b      	ldrh	r3, [r3, #4]
 8002974:	3b01      	subs	r3, #1
 8002976:	2b07      	cmp	r3, #7
 8002978:	d859      	bhi.n	8002a2e <_ZN3App7SetDutyEf+0xca>
 800297a:	a201      	add	r2, pc, #4	; (adr r2, 8002980 <_ZN3App7SetDutyEf+0x1c>)
 800297c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002980:	080029a1 	.word	0x080029a1
 8002984:	080029b1 	.word	0x080029b1
 8002988:	080029c3 	.word	0x080029c3
 800298c:	080029d5 	.word	0x080029d5
 8002990:	080029e7 	.word	0x080029e7
 8002994:	080029f9 	.word	0x080029f9
 8002998:	08002a0b 	.word	0x08002a0b
 800299c:	08002a1d 	.word	0x08002a1d
	{
	case 1:
		plow->S1.setDuty(duty);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	ed97 0a00 	vldr	s0, [r7]
 80029a8:	4618      	mov	r0, r3
 80029aa:	f000 f8da 	bl	8002b62 <_ZN5Servo7setDutyEf>
		break;
 80029ae:	e03e      	b.n	8002a2e <_ZN3App7SetDutyEf+0xca>
	case 2:
			plow->S2.setDuty(duty);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	3310      	adds	r3, #16
 80029b6:	ed97 0a00 	vldr	s0, [r7]
 80029ba:	4618      	mov	r0, r3
 80029bc:	f000 f8d1 	bl	8002b62 <_ZN5Servo7setDutyEf>
			break;
 80029c0:	e035      	b.n	8002a2e <_ZN3App7SetDutyEf+0xca>
	case 3:
			plow->S3.setDuty(duty);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	3320      	adds	r3, #32
 80029c8:	ed97 0a00 	vldr	s0, [r7]
 80029cc:	4618      	mov	r0, r3
 80029ce:	f000 f8c8 	bl	8002b62 <_ZN5Servo7setDutyEf>
			break;
 80029d2:	e02c      	b.n	8002a2e <_ZN3App7SetDutyEf+0xca>
	case 4:
			plow->S4.setDuty(duty);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	3330      	adds	r3, #48	; 0x30
 80029da:	ed97 0a00 	vldr	s0, [r7]
 80029de:	4618      	mov	r0, r3
 80029e0:	f000 f8bf 	bl	8002b62 <_ZN5Servo7setDutyEf>
			break;
 80029e4:	e023      	b.n	8002a2e <_ZN3App7SetDutyEf+0xca>
	case 5:
			plow->S5.setDuty(duty);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	3340      	adds	r3, #64	; 0x40
 80029ec:	ed97 0a00 	vldr	s0, [r7]
 80029f0:	4618      	mov	r0, r3
 80029f2:	f000 f8b6 	bl	8002b62 <_ZN5Servo7setDutyEf>
			break;
 80029f6:	e01a      	b.n	8002a2e <_ZN3App7SetDutyEf+0xca>
	case 6:
			plow->S6.setDuty(duty);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	3350      	adds	r3, #80	; 0x50
 80029fe:	ed97 0a00 	vldr	s0, [r7]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f000 f8ad 	bl	8002b62 <_ZN5Servo7setDutyEf>
			break;
 8002a08:	e011      	b.n	8002a2e <_ZN3App7SetDutyEf+0xca>
	case 7:
			plow->S7.setDuty(duty);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	3360      	adds	r3, #96	; 0x60
 8002a10:	ed97 0a00 	vldr	s0, [r7]
 8002a14:	4618      	mov	r0, r3
 8002a16:	f000 f8a4 	bl	8002b62 <_ZN5Servo7setDutyEf>
			break;
 8002a1a:	e008      	b.n	8002a2e <_ZN3App7SetDutyEf+0xca>
	case 8:
			plow->S8.setDuty(duty);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	3370      	adds	r3, #112	; 0x70
 8002a22:	ed97 0a00 	vldr	s0, [r7]
 8002a26:	4618      	mov	r0, r3
 8002a28:	f000 f89b 	bl	8002b62 <_ZN5Servo7setDutyEf>
			break;
 8002a2c:	bf00      	nop
	}
}
 8002a2e:	bf00      	nop
 8002a30:	3708      	adds	r7, #8
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop

08002a38 <_ZN3App9TaskShiftEv>:

void App::TaskShift()
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
	if(CanRxFlag)
 8002a40:	4b11      	ldr	r3, [pc, #68]	; (8002a88 <_ZN3App9TaskShiftEv+0x50>)
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d01a      	beq.n	8002a7e <_ZN3App9TaskShiftEv+0x46>
	{
		if(RXmsg.StdId>>ORDER_BIT_Pos==SET_DUTY)//IDSET_DUTYv
 8002a48:	4b10      	ldr	r3, [pc, #64]	; (8002a8c <_ZN3App9TaskShiftEv+0x54>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	091b      	lsrs	r3, r3, #4
 8002a4e:	2b42      	cmp	r3, #66	; 0x42
 8002a50:	d112      	bne.n	8002a78 <_ZN3App9TaskShiftEv+0x40>
		{
			this->node_id=RXmsg.StdId&0xF;//m[hID
 8002a52:	4b0e      	ldr	r3, [pc, #56]	; (8002a8c <_ZN3App9TaskShiftEv+0x54>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	f003 030f 	and.w	r3, r3, #15
 8002a5c:	b29a      	uxth	r2, r3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	809a      	strh	r2, [r3, #4]
			SetDuty(RestoreData(4));//4oCgf[^f[eBZbg
 8002a62:	2104      	movs	r1, #4
 8002a64:	6878      	ldr	r0, [r7, #4]
 8002a66:	f7ff ff55 	bl	8002914 <_ZN3App11RestoreDataEi>
 8002a6a:	eef0 7a40 	vmov.f32	s15, s0
 8002a6e:	eeb0 0a67 	vmov.f32	s0, s15
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f7ff ff76 	bl	8002964 <_ZN3App7SetDutyEf>
		}
		CanRxFlag=false;
 8002a78:	4b03      	ldr	r3, [pc, #12]	; (8002a88 <_ZN3App9TaskShiftEv+0x50>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	701a      	strb	r2, [r3, #0]
	}
}
 8002a7e:	bf00      	nop
 8002a80:	3708      	adds	r7, #8
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	200000b0 	.word	0x200000b0
 8002a8c:	20000094 	.word	0x20000094

08002a90 <_Z12FilterConfigv>:
unsigned char RxFIFO_Data[6];
CAN_RxHeaderTypeDef RXmsg;

bool CanRxFlag=false;
void FilterConfig()
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b08a      	sub	sp, #40	; 0x28
 8002a94:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef  sFilterConfig;
	sFilterConfig.FilterIdHigh=0x0000;
 8002a96:	2300      	movs	r3, #0
 8002a98:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow=0x0004;
 8002a9a:	2304      	movs	r3, #4
 8002a9c:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh=0x0000;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow=0x0004;//extdidf[^t[M
 8002aa2:	2304      	movs	r3, #4
 8002aa4:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment=CAN_FILTER_FIFO0;//MtB^FIFO0
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterBank=0; //tB^oN 0-13
 8002aaa:	2300      	movs	r3, #0
 8002aac:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterScale=CAN_FILTERSCALE_32BIT; //tB^XP[ExtId
 8002aae:	2301      	movs	r3, #1
 8002ab0:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterMode=CAN_FILTERMODE_IDMASK; //}XN[h
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterActivation=ENABLE; //tB^L
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	623b      	str	r3, [r7, #32]
//	sFilterConfig.SlaveStartFilterBank=14;

	if(HAL_CAN_ConfigFilter(&hcan, &sFilterConfig)!=HAL_OK)
 8002aba:	463b      	mov	r3, r7
 8002abc:	4619      	mov	r1, r3
 8002abe:	480c      	ldr	r0, [pc, #48]	; (8002af0 <_Z12FilterConfigv+0x60>)
 8002ac0:	f7fe fc15 	bl	80012ee <HAL_CAN_ConfigFilter>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	bf14      	ite	ne
 8002aca:	2301      	movne	r3, #1
 8002acc:	2300      	moveq	r3, #0
 8002ace:	b2db      	uxtb	r3, r3
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d002      	beq.n	8002ada <_Z12FilterConfigv+0x4a>
		{
			printf("filter config error!");
 8002ad4:	4807      	ldr	r0, [pc, #28]	; (8002af4 <_Z12FilterConfigv+0x64>)
 8002ad6:	f000 fdfd 	bl	80036d4 <iprintf>
		}
	HAL_CAN_Start(&hcan);
 8002ada:	4805      	ldr	r0, [pc, #20]	; (8002af0 <_Z12FilterConfigv+0x60>)
 8002adc:	f7fe fc73 	bl	80013c6 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8002ae0:	2102      	movs	r1, #2
 8002ae2:	4803      	ldr	r0, [pc, #12]	; (8002af0 <_Z12FilterConfigv+0x60>)
 8002ae4:	f7fe fc9a 	bl	800141c <HAL_CAN_ActivateNotification>
}
 8002ae8:	bf00      	nop
 8002aea:	3728      	adds	r7, #40	; 0x28
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	200000c4 	.word	0x200000c4
 8002af4:	08004708 	.word	0x08004708

08002af8 <_ZN5Servo3mapEfllll>:

	TIM_HandleTypeDef *Mhandler;
	GPIO_TypeDef *GPIOx;
	unsigned short pin;
	unsigned int channel;
	long map(float x, long in_min, long in_max, long out_min, long out_max)
 8002af8:	b480      	push	{r7}
 8002afa:	b087      	sub	sp, #28
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6178      	str	r0, [r7, #20]
 8002b00:	ed87 0a04 	vstr	s0, [r7, #16]
 8002b04:	60f9      	str	r1, [r7, #12]
 8002b06:	60ba      	str	r2, [r7, #8]
 8002b08:	607b      	str	r3, [r7, #4]
		{
			return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	ee07 3a90 	vmov	s15, r3
 8002b10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b14:	ed97 7a04 	vldr	s14, [r7, #16]
 8002b18:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b1c:	6a3a      	ldr	r2, [r7, #32]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	ee07 3a90 	vmov	s15, r3
 8002b26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b2a:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002b2e:	68ba      	ldr	r2, [r7, #8]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	1ad3      	subs	r3, r2, r3
 8002b34:	ee07 3a90 	vmov	s15, r3
 8002b38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	ee07 3a90 	vmov	s15, r3
 8002b46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b52:	ee17 3a90 	vmov	r3, s15
		}
 8002b56:	4618      	mov	r0, r3
 8002b58:	371c      	adds	r7, #28
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr

08002b62 <_ZN5Servo7setDutyEf>:
 */

#include <Servo/Servo.hpp>

void Servo::setDuty(float d)
{
 8002b62:	b590      	push	{r4, r7, lr}
 8002b64:	b085      	sub	sp, #20
 8002b66:	af02      	add	r7, sp, #8
 8002b68:	6078      	str	r0, [r7, #4]
 8002b6a:	ed87 0a00 	vstr	s0, [r7]

			__HAL_TIM_SetCompare(Mhandler,channel,map(d,0,100,0,Mhandler->Instance->ARR));//CRRfB[eB
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	68db      	ldr	r3, [r3, #12]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d112      	bne.n	8002b9c <_ZN5Servo7setDutyEf+0x3a>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	681c      	ldr	r4, [r3, #0]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b84:	9300      	str	r3, [sp, #0]
 8002b86:	2300      	movs	r3, #0
 8002b88:	2264      	movs	r2, #100	; 0x64
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	ed97 0a00 	vldr	s0, [r7]
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	f7ff ffb1 	bl	8002af8 <_ZN5Servo3mapEfllll>
 8002b96:	4603      	mov	r3, r0
 8002b98:	6363      	str	r3, [r4, #52]	; 0x34

}
 8002b9a:	e06d      	b.n	8002c78 <_ZN5Servo7setDutyEf+0x116>
			__HAL_TIM_SetCompare(Mhandler,channel,map(d,0,100,0,Mhandler->Instance->ARR));//CRRfB[eB
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	2b04      	cmp	r3, #4
 8002ba2:	d112      	bne.n	8002bca <_ZN5Servo7setDutyEf+0x68>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681c      	ldr	r4, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bb2:	9300      	str	r3, [sp, #0]
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	2264      	movs	r2, #100	; 0x64
 8002bb8:	2100      	movs	r1, #0
 8002bba:	ed97 0a00 	vldr	s0, [r7]
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	f7ff ff9a 	bl	8002af8 <_ZN5Servo3mapEfllll>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8002bc8:	e056      	b.n	8002c78 <_ZN5Servo7setDutyEf+0x116>
			__HAL_TIM_SetCompare(Mhandler,channel,map(d,0,100,0,Mhandler->Instance->ARR));//CRRfB[eB
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	68db      	ldr	r3, [r3, #12]
 8002bce:	2b08      	cmp	r3, #8
 8002bd0:	d112      	bne.n	8002bf8 <_ZN5Servo7setDutyEf+0x96>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681c      	ldr	r4, [r3, #0]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002be0:	9300      	str	r3, [sp, #0]
 8002be2:	2300      	movs	r3, #0
 8002be4:	2264      	movs	r2, #100	; 0x64
 8002be6:	2100      	movs	r1, #0
 8002be8:	ed97 0a00 	vldr	s0, [r7]
 8002bec:	6878      	ldr	r0, [r7, #4]
 8002bee:	f7ff ff83 	bl	8002af8 <_ZN5Servo3mapEfllll>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	63e3      	str	r3, [r4, #60]	; 0x3c
}
 8002bf6:	e03f      	b.n	8002c78 <_ZN5Servo7setDutyEf+0x116>
			__HAL_TIM_SetCompare(Mhandler,channel,map(d,0,100,0,Mhandler->Instance->ARR));//CRRfB[eB
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	68db      	ldr	r3, [r3, #12]
 8002bfc:	2b0c      	cmp	r3, #12
 8002bfe:	d112      	bne.n	8002c26 <_ZN5Servo7setDutyEf+0xc4>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681c      	ldr	r4, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c0e:	9300      	str	r3, [sp, #0]
 8002c10:	2300      	movs	r3, #0
 8002c12:	2264      	movs	r2, #100	; 0x64
 8002c14:	2100      	movs	r1, #0
 8002c16:	ed97 0a00 	vldr	s0, [r7]
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f7ff ff6c 	bl	8002af8 <_ZN5Servo3mapEfllll>
 8002c20:	4603      	mov	r3, r0
 8002c22:	6423      	str	r3, [r4, #64]	; 0x40
}
 8002c24:	e028      	b.n	8002c78 <_ZN5Servo7setDutyEf+0x116>
			__HAL_TIM_SetCompare(Mhandler,channel,map(d,0,100,0,Mhandler->Instance->ARR));//CRRfB[eB
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	2b10      	cmp	r3, #16
 8002c2c:	d112      	bne.n	8002c54 <_ZN5Servo7setDutyEf+0xf2>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681c      	ldr	r4, [r3, #0]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c3c:	9300      	str	r3, [sp, #0]
 8002c3e:	2300      	movs	r3, #0
 8002c40:	2264      	movs	r2, #100	; 0x64
 8002c42:	2100      	movs	r1, #0
 8002c44:	ed97 0a00 	vldr	s0, [r7]
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f7ff ff55 	bl	8002af8 <_ZN5Servo3mapEfllll>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8002c52:	e011      	b.n	8002c78 <_ZN5Servo7setDutyEf+0x116>
			__HAL_TIM_SetCompare(Mhandler,channel,map(d,0,100,0,Mhandler->Instance->ARR));//CRRfB[eB
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681c      	ldr	r4, [r3, #0]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c62:	9300      	str	r3, [sp, #0]
 8002c64:	2300      	movs	r3, #0
 8002c66:	2264      	movs	r2, #100	; 0x64
 8002c68:	2100      	movs	r1, #0
 8002c6a:	ed97 0a00 	vldr	s0, [r7]
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f7ff ff42 	bl	8002af8 <_ZN5Servo3mapEfllll>
 8002c74:	4603      	mov	r3, r0
 8002c76:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 8002c78:	bf00      	nop
 8002c7a:	370c      	adds	r7, #12
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd90      	pop	{r4, r7, pc}

08002c80 <_ZN5Servo5BeginEv>:

void Servo::Begin()
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(Mhandler,channel) ;       //HALdl
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	4619      	mov	r1, r3
 8002c92:	4610      	mov	r0, r2
 8002c94:	f7ff fa7c 	bl	8002190 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOx,pin,GPIO_PIN_RESET);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6858      	ldr	r0, [r3, #4]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	891b      	ldrh	r3, [r3, #8]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	f7fe fce2 	bl	800166c <HAL_GPIO_WritePin>
}
 8002ca8:	bf00      	nop
 8002caa:	3708      	adds	r7, #8
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <MX_CAN_Init>:

/* CAN init function */
void MX_CAN_Init(void)
{

  hcan.Instance = CAN;
 8002cb0:	480e      	ldr	r0, [pc, #56]	; (8002cec <MX_CAN_Init+0x3c>)
  hcan.Init.Prescaler = 4;
 8002cb2:	490f      	ldr	r1, [pc, #60]	; (8002cf0 <MX_CAN_Init+0x40>)
  hcan.Init.Mode = CAN_MODE_NORMAL;
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8002cb4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
{
 8002cb8:	b508      	push	{r3, lr}
  hcan.Init.Prescaler = 4;
 8002cba:	2304      	movs	r3, #4
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8002cbc:	60c2      	str	r2, [r0, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 8002cbe:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
  hcan.Init.Prescaler = 4;
 8002cc2:	e880 000a 	stmia.w	r0, {r1, r3}
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 8002cc6:	6102      	str	r2, [r0, #16]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8002cc8:	2300      	movs	r3, #0
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
  hcan.Init.TimeTriggeredMode = DISABLE;
  hcan.Init.AutoBusOff = ENABLE;
 8002cca:	2201      	movs	r2, #1
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8002ccc:	6083      	str	r3, [r0, #8]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002cce:	6143      	str	r3, [r0, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8002cd0:	7603      	strb	r3, [r0, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8002cd2:	7642      	strb	r2, [r0, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8002cd4:	7683      	strb	r3, [r0, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8002cd6:	76c3      	strb	r3, [r0, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8002cd8:	7703      	strb	r3, [r0, #28]
  hcan.Init.TransmitFifoPriority = ENABLE;
 8002cda:	7742      	strb	r2, [r0, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8002cdc:	f7fe fa8c 	bl	80011f8 <HAL_CAN_Init>
 8002ce0:	b118      	cbz	r0, 8002cea <MX_CAN_Init+0x3a>
  {
    Error_Handler();
  }

}
 8002ce2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002ce6:	f000 ba1d 	b.w	8003124 <Error_Handler>
 8002cea:	bd08      	pop	{r3, pc}
 8002cec:	200000c4 	.word	0x200000c4
 8002cf0:	40006400 	.word	0x40006400

08002cf4 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8002cf4:	b510      	push	{r4, lr}
 8002cf6:	4604      	mov	r4, r0
 8002cf8:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cfa:	2214      	movs	r2, #20
 8002cfc:	2100      	movs	r1, #0
 8002cfe:	a803      	add	r0, sp, #12
 8002d00:	f000 fce0 	bl	80036c4 <memset>
  if(canHandle->Instance==CAN)
 8002d04:	6822      	ldr	r2, [r4, #0]
 8002d06:	4b13      	ldr	r3, [pc, #76]	; (8002d54 <HAL_CAN_MspInit+0x60>)
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d121      	bne.n	8002d50 <HAL_CAN_MspInit+0x5c>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002d0c:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d10:	a903      	add	r1, sp, #12
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002d12:	69da      	ldr	r2, [r3, #28]
 8002d14:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002d18:	61da      	str	r2, [r3, #28]
 8002d1a:	69da      	ldr	r2, [r3, #28]
 8002d1c:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8002d20:	9201      	str	r2, [sp, #4]
 8002d22:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d24:	695a      	ldr	r2, [r3, #20]
 8002d26:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002d2a:	615a      	str	r2, [r3, #20]
 8002d2c:	695b      	ldr	r3, [r3, #20]
 8002d2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d32:	9302      	str	r3, [sp, #8]
 8002d34:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002d36:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002d3a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d3c:	2302      	movs	r3, #2
 8002d3e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d40:	2303      	movs	r3, #3
 8002d42:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d44:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8002d48:	2309      	movs	r3, #9
 8002d4a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d4c:	f7fe fbd4 	bl	80014f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8002d50:	b008      	add	sp, #32
 8002d52:	bd10      	pop	{r4, pc}
 8002d54:	40006400 	.word	0x40006400

08002d58 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002d58:	b510      	push	{r4, lr}
 8002d5a:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d5c:	2214      	movs	r2, #20
 8002d5e:	2100      	movs	r1, #0
 8002d60:	a803      	add	r0, sp, #12
 8002d62:	f000 fcaf 	bl	80036c4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002d66:	4b17      	ldr	r3, [pc, #92]	; (8002dc4 <MX_GPIO_Init+0x6c>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8002d68:	4c17      	ldr	r4, [pc, #92]	; (8002dc8 <MX_GPIO_Init+0x70>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002d6a:	695a      	ldr	r2, [r3, #20]
 8002d6c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002d70:	615a      	str	r2, [r3, #20]
 8002d72:	695a      	ldr	r2, [r3, #20]
 8002d74:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8002d78:	9200      	str	r2, [sp, #0]
 8002d7a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d7c:	695a      	ldr	r2, [r3, #20]
 8002d7e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002d82:	615a      	str	r2, [r3, #20]
 8002d84:	695a      	ldr	r2, [r3, #20]
 8002d86:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002d8a:	9201      	str	r2, [sp, #4]
 8002d8c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d8e:	695a      	ldr	r2, [r3, #20]
 8002d90:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002d94:	615a      	str	r2, [r3, #20]
 8002d96:	695b      	ldr	r3, [r3, #20]
 8002d98:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d9c:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8002d9e:	2200      	movs	r2, #0
 8002da0:	4620      	mov	r0, r4
 8002da2:	21c0      	movs	r1, #192	; 0xc0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002da4:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8002da6:	f7fe fc61 	bl	800166c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002daa:	23c0      	movs	r3, #192	; 0xc0
 8002dac:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dae:	2301      	movs	r3, #1
 8002db0:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002db2:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db4:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002db6:	4620      	mov	r0, r4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dba:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dbc:	f7fe fb9c 	bl	80014f8 <HAL_GPIO_Init>

}
 8002dc0:	b008      	add	sp, #32
 8002dc2:	bd10      	pop	{r4, pc}
 8002dc4:	40021000 	.word	0x40021000
 8002dc8:	48000400 	.word	0x48000400

08002dcc <__io_putchar>:

#ifdef __cplusplus
 extern "C" {
#endif
void __io_putchar(uint8_t ch)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart2, &ch, 1, 1);
 8002dd6:	1df9      	adds	r1, r7, #7
 8002dd8:	2301      	movs	r3, #1
 8002dda:	2201      	movs	r2, #1
 8002ddc:	4803      	ldr	r0, [pc, #12]	; (8002dec <__io_putchar+0x20>)
 8002dde:	f7ff fc6c 	bl	80026ba <HAL_UART_Transmit>
}
 8002de2:	bf00      	nop
 8002de4:	3708      	adds	r7, #8
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	200001ac 	.word	0x200001ac

08002df0 <__io_getchar>:
int __io_getchar(void)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b082      	sub	sp, #8
 8002df4:	af00      	add	r7, sp, #0
	uint8_t c;
	HAL_UART_Receive(&huart2, &c, sizeof(c),0xF);
 8002df6:	1df9      	adds	r1, r7, #7
 8002df8:	230f      	movs	r3, #15
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	4803      	ldr	r0, [pc, #12]	; (8002e0c <__io_getchar+0x1c>)
 8002dfe:	f7ff fcb5 	bl	800276c <HAL_UART_Receive>
	return c;
 8002e02:	79fb      	ldrb	r3, [r7, #7]
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	3708      	adds	r7, #8
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	200001ac 	.word	0x200001ac

08002e10 <_ZN5ServoC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftj>:
public:
	Servo(TIM_HandleTypeDef *Mhand,GPIO_TypeDef *_GPIOx,unsigned short _pin,unsigned int _channel):
 8002e10:	b480      	push	{r7}
 8002e12:	b085      	sub	sp, #20
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	607a      	str	r2, [r7, #4]
 8002e1c:	807b      	strh	r3, [r7, #2]
		Mhandler(Mhand),GPIOx(_GPIOx),pin(_pin),channel(_channel)
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	68ba      	ldr	r2, [r7, #8]
 8002e22:	601a      	str	r2, [r3, #0]
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	687a      	ldr	r2, [r7, #4]
 8002e28:	605a      	str	r2, [r3, #4]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	887a      	ldrh	r2, [r7, #2]
 8002e2e:	811a      	strh	r2, [r3, #8]
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	69ba      	ldr	r2, [r7, #24]
 8002e34:	60da      	str	r2, [r3, #12]
	{

	}
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3714      	adds	r7, #20
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr

08002e44 <_ZN6CanBusC1Emm>:
	bool txend=false;
	int error_code=0;
	unsigned long IDE;
	unsigned long RTR;
public:
	CanBus(unsigned long _IDE,unsigned long _RTR):IDE(_IDE),RTR(_RTR){
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	60f8      	str	r0, [r7, #12]
 8002e4c:	60b9      	str	r1, [r7, #8]
 8002e4e:	607a      	str	r2, [r7, #4]
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	3318      	adds	r3, #24
 8002e54:	2200      	movs	r2, #0
 8002e56:	601a      	str	r2, [r3, #0]
 8002e58:	605a      	str	r2, [r3, #4]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 2020 	strb.w	r2, [r3, #32]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	2200      	movs	r2, #0
 8002e66:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2200      	movs	r2, #0
 8002e76:	625a      	str	r2, [r3, #36]	; 0x24
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	68ba      	ldr	r2, [r7, #8]
 8002e7c:	629a      	str	r2, [r3, #40]	; 0x28
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	62da      	str	r2, [r3, #44]	; 0x2c

	}
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	4618      	mov	r0, r3
 8002e88:	3714      	adds	r7, #20
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr
	...

08002e94 <_ZN21LowlayerHandelTypedefC1Ev>:
class LowlayerHandelTypedef
{
public:
	Servo S1,S2,S3,S4,S5,S6,S7,S8;
	CanBus extcan;
	LowlayerHandelTypedef():
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af02      	add	r7, sp, #8
 8002e9a:	6078      	str	r0, [r7, #4]
	S4(&htim1,GPIOA,GPIO_PIN_10,3),
	S5(&htim1,GPIOA,GPIO_PIN_9,2),
	S6(&htim1,GPIOA,GPIO_PIN_8,1),
	S7(&htim3,GPIOB,GPIO_PIN_0,4),
	S8(&htim3,GPIOB,GPIO_PIN_1,3),
	extcan(CAN_ID_EXT,CAN_RTR_DATA)
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	2302      	movs	r3, #2
 8002ea0:	9300      	str	r3, [sp, #0]
 8002ea2:	2320      	movs	r3, #32
 8002ea4:	4a2d      	ldr	r2, [pc, #180]	; (8002f5c <_ZN21LowlayerHandelTypedefC1Ev+0xc8>)
 8002ea6:	492e      	ldr	r1, [pc, #184]	; (8002f60 <_ZN21LowlayerHandelTypedefC1Ev+0xcc>)
 8002ea8:	f7ff ffb2 	bl	8002e10 <_ZN5ServoC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftj>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	f103 0010 	add.w	r0, r3, #16
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	9300      	str	r3, [sp, #0]
 8002eb6:	2310      	movs	r3, #16
 8002eb8:	4a28      	ldr	r2, [pc, #160]	; (8002f5c <_ZN21LowlayerHandelTypedefC1Ev+0xc8>)
 8002eba:	4929      	ldr	r1, [pc, #164]	; (8002f60 <_ZN21LowlayerHandelTypedefC1Ev+0xcc>)
 8002ebc:	f7ff ffa8 	bl	8002e10 <_ZN5ServoC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftj>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	f103 0020 	add.w	r0, r3, #32
 8002ec6:	2302      	movs	r3, #2
 8002ec8:	9300      	str	r3, [sp, #0]
 8002eca:	2308      	movs	r3, #8
 8002ecc:	4a23      	ldr	r2, [pc, #140]	; (8002f5c <_ZN21LowlayerHandelTypedefC1Ev+0xc8>)
 8002ece:	4925      	ldr	r1, [pc, #148]	; (8002f64 <_ZN21LowlayerHandelTypedefC1Ev+0xd0>)
 8002ed0:	f7ff ff9e 	bl	8002e10 <_ZN5ServoC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftj>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8002eda:	2303      	movs	r3, #3
 8002edc:	9300      	str	r3, [sp, #0]
 8002ede:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ee2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002ee6:	4920      	ldr	r1, [pc, #128]	; (8002f68 <_ZN21LowlayerHandelTypedefC1Ev+0xd4>)
 8002ee8:	f7ff ff92 	bl	8002e10 <_ZN5ServoC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftj>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	f103 0040 	add.w	r0, r3, #64	; 0x40
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	9300      	str	r3, [sp, #0]
 8002ef6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002efa:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002efe:	491a      	ldr	r1, [pc, #104]	; (8002f68 <_ZN21LowlayerHandelTypedefC1Ev+0xd4>)
 8002f00:	f7ff ff86 	bl	8002e10 <_ZN5ServoC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftj>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	9300      	str	r3, [sp, #0]
 8002f0e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f12:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002f16:	4914      	ldr	r1, [pc, #80]	; (8002f68 <_ZN21LowlayerHandelTypedefC1Ev+0xd4>)
 8002f18:	f7ff ff7a 	bl	8002e10 <_ZN5ServoC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftj>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	f103 0060 	add.w	r0, r3, #96	; 0x60
 8002f22:	2304      	movs	r3, #4
 8002f24:	9300      	str	r3, [sp, #0]
 8002f26:	2301      	movs	r3, #1
 8002f28:	4a0c      	ldr	r2, [pc, #48]	; (8002f5c <_ZN21LowlayerHandelTypedefC1Ev+0xc8>)
 8002f2a:	490d      	ldr	r1, [pc, #52]	; (8002f60 <_ZN21LowlayerHandelTypedefC1Ev+0xcc>)
 8002f2c:	f7ff ff70 	bl	8002e10 <_ZN5ServoC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftj>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	f103 0070 	add.w	r0, r3, #112	; 0x70
 8002f36:	2303      	movs	r3, #3
 8002f38:	9300      	str	r3, [sp, #0]
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	4a07      	ldr	r2, [pc, #28]	; (8002f5c <_ZN21LowlayerHandelTypedefC1Ev+0xc8>)
 8002f3e:	4908      	ldr	r1, [pc, #32]	; (8002f60 <_ZN21LowlayerHandelTypedefC1Ev+0xcc>)
 8002f40:	f7ff ff66 	bl	8002e10 <_ZN5ServoC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftj>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	3380      	adds	r3, #128	; 0x80
 8002f48:	2200      	movs	r2, #0
 8002f4a:	2104      	movs	r1, #4
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f7ff ff79 	bl	8002e44 <_ZN6CanBusC1Emm>
	{

	}
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4618      	mov	r0, r3
 8002f56:	3708      	adds	r7, #8
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	48000400 	.word	0x48000400
 8002f60:	200000ec 	.word	0x200000ec
 8002f64:	2000016c 	.word	0x2000016c
 8002f68:	2000012c 	.word	0x2000012c

08002f6c <_ZN3AppC1EP21LowlayerHandelTypedef>:

	float RestoreData(int until);
	//long  RestoreData(int until);
	unsigned short node_id=0;
public:
	App(LowlayerHandelTypedef *_plow):plow(_plow)
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	683a      	ldr	r2, [r7, #0]
 8002f7a:	601a      	str	r2, [r3, #0]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	809a      	strh	r2, [r3, #4]
	{
	}
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4618      	mov	r0, r3
 8002f86:	370c      	adds	r7, #12
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr

08002f90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b0ae      	sub	sp, #184	; 0xb8
 8002f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	setbuf(stdout, NULL);
 8002f96:	4b2c      	ldr	r3, [pc, #176]	; (8003048 <main+0xb8>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	2100      	movs	r1, #0
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f000 fbb0 	bl	8003704 <setbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002fa4:	f7fe f904 	bl	80011b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002fa8:	f000 f850 	bl	800304c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002fac:	f7ff fed4 	bl	8002d58 <MX_GPIO_Init>
  MX_CAN_Init();
 8002fb0:	f7ff fe7e 	bl	8002cb0 <MX_CAN_Init>
  MX_TIM1_Init();
 8002fb4:	f000 f9f0 	bl	8003398 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002fb8:	f000 fa58 	bl	800346c <MX_TIM2_Init>
  MX_TIM3_Init();
 8002fbc:	f000 fa8e 	bl	80034dc <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8002fc0:	f000 fadc 	bl	800357c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  FilterConfig();
 8002fc4:	f7ff fd64 	bl	8002a90 <_Z12FilterConfigv>
  LowlayerHandelTypedef hlow;
 8002fc8:	f107 0308 	add.w	r3, r7, #8
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f7ff ff61 	bl	8002e94 <_ZN21LowlayerHandelTypedefC1Ev>

  hlow.S1.Begin();
 8002fd2:	f107 0308 	add.w	r3, r7, #8
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f7ff fe52 	bl	8002c80 <_ZN5Servo5BeginEv>
  hlow.S2.Begin();
 8002fdc:	f107 0308 	add.w	r3, r7, #8
 8002fe0:	3310      	adds	r3, #16
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f7ff fe4c 	bl	8002c80 <_ZN5Servo5BeginEv>
  hlow.S3.Begin();
 8002fe8:	f107 0308 	add.w	r3, r7, #8
 8002fec:	3320      	adds	r3, #32
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7ff fe46 	bl	8002c80 <_ZN5Servo5BeginEv>
  hlow.S4.Begin();
 8002ff4:	f107 0308 	add.w	r3, r7, #8
 8002ff8:	3330      	adds	r3, #48	; 0x30
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7ff fe40 	bl	8002c80 <_ZN5Servo5BeginEv>
  hlow.S5.Begin();
 8003000:	f107 0308 	add.w	r3, r7, #8
 8003004:	3340      	adds	r3, #64	; 0x40
 8003006:	4618      	mov	r0, r3
 8003008:	f7ff fe3a 	bl	8002c80 <_ZN5Servo5BeginEv>
  hlow.S6.Begin();
 800300c:	f107 0308 	add.w	r3, r7, #8
 8003010:	3350      	adds	r3, #80	; 0x50
 8003012:	4618      	mov	r0, r3
 8003014:	f7ff fe34 	bl	8002c80 <_ZN5Servo5BeginEv>
  hlow.S7.Begin();
 8003018:	f107 0308 	add.w	r3, r7, #8
 800301c:	3360      	adds	r3, #96	; 0x60
 800301e:	4618      	mov	r0, r3
 8003020:	f7ff fe2e 	bl	8002c80 <_ZN5Servo5BeginEv>
  hlow.S8.Begin();
 8003024:	f107 0308 	add.w	r3, r7, #8
 8003028:	3370      	adds	r3, #112	; 0x70
 800302a:	4618      	mov	r0, r3
 800302c:	f7ff fe28 	bl	8002c80 <_ZN5Servo5BeginEv>

  App app(&hlow);
 8003030:	f107 0208 	add.w	r2, r7, #8
 8003034:	463b      	mov	r3, r7
 8003036:	4611      	mov	r1, r2
 8003038:	4618      	mov	r0, r3
 800303a:	f7ff ff97 	bl	8002f6c <_ZN3AppC1EP21LowlayerHandelTypedef>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  app.TaskShift();
 800303e:	463b      	mov	r3, r7
 8003040:	4618      	mov	r0, r3
 8003042:	f7ff fcf9 	bl	8002a38 <_ZN3App9TaskShiftEv>
 8003046:	e7fa      	b.n	800303e <main+0xae>
 8003048:	2000000c 	.word	0x2000000c

0800304c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b096      	sub	sp, #88	; 0x58
 8003050:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003052:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003056:	2228      	movs	r2, #40	; 0x28
 8003058:	2100      	movs	r1, #0
 800305a:	4618      	mov	r0, r3
 800305c:	f000 fb32 	bl	80036c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003060:	f107 031c 	add.w	r3, r7, #28
 8003064:	2200      	movs	r2, #0
 8003066:	601a      	str	r2, [r3, #0]
 8003068:	605a      	str	r2, [r3, #4]
 800306a:	609a      	str	r2, [r3, #8]
 800306c:	60da      	str	r2, [r3, #12]
 800306e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003070:	1d3b      	adds	r3, r7, #4
 8003072:	2200      	movs	r2, #0
 8003074:	601a      	str	r2, [r3, #0]
 8003076:	605a      	str	r2, [r3, #4]
 8003078:	609a      	str	r2, [r3, #8]
 800307a:	60da      	str	r2, [r3, #12]
 800307c:	611a      	str	r2, [r3, #16]
 800307e:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003080:	2301      	movs	r3, #1
 8003082:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8003084:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003088:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800308a:	2300      	movs	r3, #0
 800308c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800308e:	2301      	movs	r3, #1
 8003090:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003092:	2302      	movs	r3, #2
 8003094:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003096:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800309a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800309c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80030a0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80030a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80030a6:	4618      	mov	r0, r3
 80030a8:	f7fe fae6 	bl	8001678 <HAL_RCC_OscConfig>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	bf14      	ite	ne
 80030b2:	2301      	movne	r3, #1
 80030b4:	2300      	moveq	r3, #0
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d001      	beq.n	80030c0 <_Z18SystemClock_Configv+0x74>
  {
    Error_Handler();
 80030bc:	f000 f832 	bl	8003124 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030c0:	230f      	movs	r3, #15
 80030c2:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80030c4:	2302      	movs	r3, #2
 80030c6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80030c8:	2300      	movs	r3, #0
 80030ca:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80030cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80030d0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80030d2:	2300      	movs	r3, #0
 80030d4:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80030d6:	f107 031c 	add.w	r3, r7, #28
 80030da:	2102      	movs	r1, #2
 80030dc:	4618      	mov	r0, r3
 80030de:	f7fe fd73 	bl	8001bc8 <HAL_RCC_ClockConfig>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	bf14      	ite	ne
 80030e8:	2301      	movne	r3, #1
 80030ea:	2300      	moveq	r3, #0
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d001      	beq.n	80030f6 <_Z18SystemClock_Configv+0xaa>
  {
    Error_Handler();
 80030f2:	f000 f817 	bl	8003124 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 80030f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030fa:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80030fc:	2300      	movs	r3, #0
 80030fe:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003100:	1d3b      	adds	r3, r7, #4
 8003102:	4618      	mov	r0, r3
 8003104:	f7fe fe3a 	bl	8001d7c <HAL_RCCEx_PeriphCLKConfig>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	bf14      	ite	ne
 800310e:	2301      	movne	r3, #1
 8003110:	2300      	moveq	r3, #0
 8003112:	b2db      	uxtb	r3, r3
 8003114:	2b00      	cmp	r3, #0
 8003116:	d001      	beq.n	800311c <_Z18SystemClock_Configv+0xd0>
  {
    Error_Handler();
 8003118:	f000 f804 	bl	8003124 <Error_Handler>
  }
}
 800311c:	bf00      	nop
 800311e:	3758      	adds	r7, #88	; 0x58
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}

08003124 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003128:	bf00      	nop
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
	...

08003134 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003134:	4b0a      	ldr	r3, [pc, #40]	; (8003160 <HAL_MspInit+0x2c>)
 8003136:	699a      	ldr	r2, [r3, #24]
 8003138:	f042 0201 	orr.w	r2, r2, #1
 800313c:	619a      	str	r2, [r3, #24]
 800313e:	699a      	ldr	r2, [r3, #24]
{
 8003140:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003142:	f002 0201 	and.w	r2, r2, #1
 8003146:	9200      	str	r2, [sp, #0]
 8003148:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800314a:	69da      	ldr	r2, [r3, #28]
 800314c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003150:	61da      	str	r2, [r3, #28]
 8003152:	69db      	ldr	r3, [r3, #28]
 8003154:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003158:	9301      	str	r3, [sp, #4]
 800315a:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800315c:	b002      	add	sp, #8
 800315e:	4770      	bx	lr
 8003160:	40021000 	.word	0x40021000

08003164 <NMI_Handler>:
 8003164:	4770      	bx	lr

08003166 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003166:	e7fe      	b.n	8003166 <HardFault_Handler>

08003168 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003168:	e7fe      	b.n	8003168 <MemManage_Handler>

0800316a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800316a:	e7fe      	b.n	800316a <BusFault_Handler>

0800316c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800316c:	e7fe      	b.n	800316c <UsageFault_Handler>

0800316e <SVC_Handler>:
 800316e:	4770      	bx	lr

08003170 <DebugMon_Handler>:
 8003170:	4770      	bx	lr

08003172 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003172:	4770      	bx	lr

08003174 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003174:	f7fe b82e 	b.w	80011d4 <HAL_IncTick>

08003178 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8003178:	2001      	movs	r0, #1
 800317a:	4770      	bx	lr

0800317c <_kill>:

int _kill(int pid, int sig)
{
 800317c:	b508      	push	{r3, lr}
	errno = EINVAL;
 800317e:	f000 fa77 	bl	8003670 <__errno>
 8003182:	2316      	movs	r3, #22
 8003184:	6003      	str	r3, [r0, #0]
	return -1;
}
 8003186:	f04f 30ff 	mov.w	r0, #4294967295
 800318a:	bd08      	pop	{r3, pc}

0800318c <_exit>:

void _exit (int status)
{
 800318c:	b508      	push	{r3, lr}
	errno = EINVAL;
 800318e:	f000 fa6f 	bl	8003670 <__errno>
 8003192:	2316      	movs	r3, #22
 8003194:	6003      	str	r3, [r0, #0]
 8003196:	e7fe      	b.n	8003196 <_exit+0xa>

08003198 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003198:	b570      	push	{r4, r5, r6, lr}
 800319a:	460e      	mov	r6, r1
 800319c:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800319e:	460c      	mov	r4, r1
 80031a0:	1ba3      	subs	r3, r4, r6
 80031a2:	429d      	cmp	r5, r3
 80031a4:	dc01      	bgt.n	80031aa <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 80031a6:	4628      	mov	r0, r5
 80031a8:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 80031aa:	f7ff fe21 	bl	8002df0 <__io_getchar>
 80031ae:	f804 0b01 	strb.w	r0, [r4], #1
 80031b2:	e7f5      	b.n	80031a0 <_read+0x8>

080031b4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80031b4:	b570      	push	{r4, r5, r6, lr}
 80031b6:	460e      	mov	r6, r1
 80031b8:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031ba:	460c      	mov	r4, r1
 80031bc:	1ba3      	subs	r3, r4, r6
 80031be:	429d      	cmp	r5, r3
 80031c0:	dc01      	bgt.n	80031c6 <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 80031c2:	4628      	mov	r0, r5
 80031c4:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 80031c6:	f814 0b01 	ldrb.w	r0, [r4], #1
 80031ca:	f7ff fdff 	bl	8002dcc <__io_putchar>
 80031ce:	e7f5      	b.n	80031bc <_write+0x8>

080031d0 <_sbrk>:

caddr_t _sbrk(int incr)
{
 80031d0:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80031d2:	4b0a      	ldr	r3, [pc, #40]	; (80031fc <_sbrk+0x2c>)
 80031d4:	6819      	ldr	r1, [r3, #0]
{
 80031d6:	4602      	mov	r2, r0
	if (heap_end == 0)
 80031d8:	b909      	cbnz	r1, 80031de <_sbrk+0xe>
		heap_end = &end;
 80031da:	4909      	ldr	r1, [pc, #36]	; (8003200 <_sbrk+0x30>)
 80031dc:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 80031de:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 80031e0:	4669      	mov	r1, sp
 80031e2:	4402      	add	r2, r0
 80031e4:	428a      	cmp	r2, r1
 80031e6:	d906      	bls.n	80031f6 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80031e8:	f000 fa42 	bl	8003670 <__errno>
 80031ec:	230c      	movs	r3, #12
 80031ee:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80031f0:	f04f 30ff 	mov.w	r0, #4294967295
 80031f4:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 80031f6:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 80031f8:	bd08      	pop	{r3, pc}
 80031fa:	bf00      	nop
 80031fc:	200000b4 	.word	0x200000b4
 8003200:	20000220 	.word	0x20000220

08003204 <_close>:

int _close(int file)
{
	return -1;
}
 8003204:	f04f 30ff 	mov.w	r0, #4294967295
 8003208:	4770      	bx	lr

0800320a <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800320a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800320e:	604b      	str	r3, [r1, #4]
	return 0;
}
 8003210:	2000      	movs	r0, #0
 8003212:	4770      	bx	lr

08003214 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8003214:	2001      	movs	r0, #1
 8003216:	4770      	bx	lr

08003218 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8003218:	2000      	movs	r0, #0
 800321a:	4770      	bx	lr

0800321c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800321c:	4915      	ldr	r1, [pc, #84]	; (8003274 <SystemInit+0x58>)
 800321e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003222:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003226:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800322a:	4b13      	ldr	r3, [pc, #76]	; (8003278 <SystemInit+0x5c>)
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	f042 0201 	orr.w	r2, r2, #1
 8003232:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8003234:	6858      	ldr	r0, [r3, #4]
 8003236:	4a11      	ldr	r2, [pc, #68]	; (800327c <SystemInit+0x60>)
 8003238:	4002      	ands	r2, r0
 800323a:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003242:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003246:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800324e:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003250:	685a      	ldr	r2, [r3, #4]
 8003252:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8003256:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8003258:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800325a:	f022 020f 	bic.w	r2, r2, #15
 800325e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8003260:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003262:	4a07      	ldr	r2, [pc, #28]	; (8003280 <SystemInit+0x64>)
 8003264:	4002      	ands	r2, r0
 8003266:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8003268:	2200      	movs	r2, #0
 800326a:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800326c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003270:	608b      	str	r3, [r1, #8]
 8003272:	4770      	bx	lr
 8003274:	e000ed00 	.word	0xe000ed00
 8003278:	40021000 	.word	0x40021000
 800327c:	f87fc00c 	.word	0xf87fc00c
 8003280:	ff00fccc 	.word	0xff00fccc

08003284 <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM1)
 8003284:	6803      	ldr	r3, [r0, #0]
 8003286:	4a16      	ldr	r2, [pc, #88]	; (80032e0 <HAL_TIM_PWM_MspInit+0x5c>)
 8003288:	4293      	cmp	r3, r2
{
 800328a:	b084      	sub	sp, #16
  if(tim_pwmHandle->Instance==TIM1)
 800328c:	d10b      	bne.n	80032a6 <HAL_TIM_PWM_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800328e:	4b15      	ldr	r3, [pc, #84]	; (80032e4 <HAL_TIM_PWM_MspInit+0x60>)
 8003290:	699a      	ldr	r2, [r3, #24]
 8003292:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003296:	619a      	str	r2, [r3, #24]
 8003298:	699b      	ldr	r3, [r3, #24]
 800329a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800329e:	9301      	str	r3, [sp, #4]
 80032a0:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80032a2:	b004      	add	sp, #16
 80032a4:	4770      	bx	lr
  else if(tim_pwmHandle->Instance==TIM2)
 80032a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032aa:	d10b      	bne.n	80032c4 <HAL_TIM_PWM_MspInit+0x40>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80032ac:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80032b0:	69da      	ldr	r2, [r3, #28]
 80032b2:	f042 0201 	orr.w	r2, r2, #1
 80032b6:	61da      	str	r2, [r3, #28]
 80032b8:	69db      	ldr	r3, [r3, #28]
 80032ba:	f003 0301 	and.w	r3, r3, #1
 80032be:	9302      	str	r3, [sp, #8]
 80032c0:	9b02      	ldr	r3, [sp, #8]
 80032c2:	e7ee      	b.n	80032a2 <HAL_TIM_PWM_MspInit+0x1e>
  else if(tim_pwmHandle->Instance==TIM3)
 80032c4:	4a08      	ldr	r2, [pc, #32]	; (80032e8 <HAL_TIM_PWM_MspInit+0x64>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d1eb      	bne.n	80032a2 <HAL_TIM_PWM_MspInit+0x1e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80032ca:	4b06      	ldr	r3, [pc, #24]	; (80032e4 <HAL_TIM_PWM_MspInit+0x60>)
 80032cc:	69da      	ldr	r2, [r3, #28]
 80032ce:	f042 0202 	orr.w	r2, r2, #2
 80032d2:	61da      	str	r2, [r3, #28]
 80032d4:	69db      	ldr	r3, [r3, #28]
 80032d6:	f003 0302 	and.w	r3, r3, #2
 80032da:	9303      	str	r3, [sp, #12]
 80032dc:	9b03      	ldr	r3, [sp, #12]
}
 80032de:	e7e0      	b.n	80032a2 <HAL_TIM_PWM_MspInit+0x1e>
 80032e0:	40012c00 	.word	0x40012c00
 80032e4:	40021000 	.word	0x40021000
 80032e8:	40000400 	.word	0x40000400

080032ec <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80032ec:	b510      	push	{r4, lr}
 80032ee:	4604      	mov	r4, r0
 80032f0:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032f2:	2214      	movs	r2, #20
 80032f4:	2100      	movs	r1, #0
 80032f6:	a803      	add	r0, sp, #12
 80032f8:	f000 f9e4 	bl	80036c4 <memset>
  if(timHandle->Instance==TIM1)
 80032fc:	6823      	ldr	r3, [r4, #0]
 80032fe:	4a22      	ldr	r2, [pc, #136]	; (8003388 <HAL_TIM_MspPostInit+0x9c>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d117      	bne.n	8003334 <HAL_TIM_MspPostInit+0x48>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003304:	4b21      	ldr	r3, [pc, #132]	; (800338c <HAL_TIM_MspPostInit+0xa0>)
 8003306:	695a      	ldr	r2, [r3, #20]
 8003308:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800330c:	615a      	str	r2, [r3, #20]
 800330e:	695b      	ldr	r3, [r3, #20]
 8003310:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003314:	9300      	str	r3, [sp, #0]
 8003316:	9b00      	ldr	r3, [sp, #0]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8003318:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800331c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800331e:	2302      	movs	r3, #2
 8003320:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003322:	2306      	movs	r3, #6
 8003324:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003326:	a903      	add	r1, sp, #12
 8003328:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800332c:	f7fe f8e4 	bl	80014f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003330:	b008      	add	sp, #32
 8003332:	bd10      	pop	{r4, pc}
  else if(timHandle->Instance==TIM2)
 8003334:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003338:	d113      	bne.n	8003362 <HAL_TIM_MspPostInit+0x76>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800333a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800333e:	695a      	ldr	r2, [r3, #20]
 8003340:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003344:	615a      	str	r2, [r3, #20]
 8003346:	695b      	ldr	r3, [r3, #20]
 8003348:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800334c:	9301      	str	r3, [sp, #4]
 800334e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003350:	2308      	movs	r3, #8
 8003352:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003354:	2302      	movs	r3, #2
 8003356:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003358:	2301      	movs	r3, #1
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800335a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800335c:	a903      	add	r1, sp, #12
 800335e:	480c      	ldr	r0, [pc, #48]	; (8003390 <HAL_TIM_MspPostInit+0xa4>)
 8003360:	e7e4      	b.n	800332c <HAL_TIM_MspPostInit+0x40>
  else if(timHandle->Instance==TIM3)
 8003362:	4a0c      	ldr	r2, [pc, #48]	; (8003394 <HAL_TIM_MspPostInit+0xa8>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d1e3      	bne.n	8003330 <HAL_TIM_MspPostInit+0x44>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003368:	4b08      	ldr	r3, [pc, #32]	; (800338c <HAL_TIM_MspPostInit+0xa0>)
 800336a:	695a      	ldr	r2, [r3, #20]
 800336c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003370:	615a      	str	r2, [r3, #20]
 8003372:	695b      	ldr	r3, [r3, #20]
 8003374:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003378:	9302      	str	r3, [sp, #8]
 800337a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800337c:	2333      	movs	r3, #51	; 0x33
 800337e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003380:	2302      	movs	r3, #2
 8003382:	9304      	str	r3, [sp, #16]
 8003384:	e7e9      	b.n	800335a <HAL_TIM_MspPostInit+0x6e>
 8003386:	bf00      	nop
 8003388:	40012c00 	.word	0x40012c00
 800338c:	40021000 	.word	0x40021000
 8003390:	48000400 	.word	0x48000400
 8003394:	40000400 	.word	0x40000400

08003398 <MX_TIM1_Init>:
{
 8003398:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800339a:	2400      	movs	r4, #0
{
 800339c:	b096      	sub	sp, #88	; 0x58
  TIM_OC_InitTypeDef sConfigOC = {0};
 800339e:	221c      	movs	r2, #28
 80033a0:	4621      	mov	r1, r4
 80033a2:	a804      	add	r0, sp, #16
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033a4:	9401      	str	r4, [sp, #4]
 80033a6:	9402      	str	r4, [sp, #8]
 80033a8:	9403      	str	r4, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80033aa:	f000 f98b 	bl	80036c4 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80033ae:	222c      	movs	r2, #44	; 0x2c
 80033b0:	4621      	mov	r1, r4
 80033b2:	eb0d 0002 	add.w	r0, sp, r2
 80033b6:	f000 f985 	bl	80036c4 <memset>
  htim1.Instance = TIM1;
 80033ba:	482a      	ldr	r0, [pc, #168]	; (8003464 <MX_TIM1_Init+0xcc>)
 80033bc:	4b2a      	ldr	r3, [pc, #168]	; (8003468 <MX_TIM1_Init+0xd0>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033be:	6084      	str	r4, [r0, #8]
  htim1.Init.Prescaler = 0;
 80033c0:	e880 0018 	stmia.w	r0, {r3, r4}
  htim1.Init.Period = 0;
 80033c4:	60c4      	str	r4, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033c6:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 80033c8:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033ca:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80033cc:	f7fe fdce 	bl	8001f6c <HAL_TIM_PWM_Init>
 80033d0:	b108      	cbz	r0, 80033d6 <MX_TIM1_Init+0x3e>
    Error_Handler();
 80033d2:	f7ff fea7 	bl	8003124 <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80033d6:	a901      	add	r1, sp, #4
 80033d8:	4822      	ldr	r0, [pc, #136]	; (8003464 <MX_TIM1_Init+0xcc>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033da:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80033dc:	9402      	str	r4, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033de:	9403      	str	r4, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80033e0:	f7fe ffe0 	bl	80023a4 <HAL_TIMEx_MasterConfigSynchronization>
 80033e4:	b108      	cbz	r0, 80033ea <MX_TIM1_Init+0x52>
    Error_Handler();
 80033e6:	f7ff fe9d 	bl	8003124 <Error_Handler>
  sConfigOC.Pulse = 0;
 80033ea:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033ec:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80033ee:	a904      	add	r1, sp, #16
 80033f0:	481c      	ldr	r0, [pc, #112]	; (8003464 <MX_TIM1_Init+0xcc>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033f2:	9304      	str	r3, [sp, #16]
  sConfigOC.Pulse = 0;
 80033f4:	9205      	str	r2, [sp, #20]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033f6:	9206      	str	r2, [sp, #24]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80033f8:	9207      	str	r2, [sp, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033fa:	9208      	str	r2, [sp, #32]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80033fc:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80033fe:	920a      	str	r2, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003400:	f7fe ff48 	bl	8002294 <HAL_TIM_PWM_ConfigChannel>
 8003404:	b108      	cbz	r0, 800340a <MX_TIM1_Init+0x72>
    Error_Handler();
 8003406:	f7ff fe8d 	bl	8003124 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800340a:	2204      	movs	r2, #4
 800340c:	a904      	add	r1, sp, #16
 800340e:	4815      	ldr	r0, [pc, #84]	; (8003464 <MX_TIM1_Init+0xcc>)
 8003410:	f7fe ff40 	bl	8002294 <HAL_TIM_PWM_ConfigChannel>
 8003414:	b108      	cbz	r0, 800341a <MX_TIM1_Init+0x82>
    Error_Handler();
 8003416:	f7ff fe85 	bl	8003124 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800341a:	2208      	movs	r2, #8
 800341c:	a904      	add	r1, sp, #16
 800341e:	4811      	ldr	r0, [pc, #68]	; (8003464 <MX_TIM1_Init+0xcc>)
 8003420:	f7fe ff38 	bl	8002294 <HAL_TIM_PWM_ConfigChannel>
 8003424:	b108      	cbz	r0, 800342a <MX_TIM1_Init+0x92>
    Error_Handler();
 8003426:	f7ff fe7d 	bl	8003124 <Error_Handler>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800342a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800342e:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003430:	9210      	str	r2, [sp, #64]	; 0x40
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003432:	a90b      	add	r1, sp, #44	; 0x2c
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003434:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003438:	480a      	ldr	r0, [pc, #40]	; (8003464 <MX_TIM1_Init+0xcc>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800343a:	930b      	str	r3, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800343c:	930c      	str	r3, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800343e:	930d      	str	r3, [sp, #52]	; 0x34
  sBreakDeadTimeConfig.DeadTime = 0;
 8003440:	930e      	str	r3, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003442:	930f      	str	r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003444:	9311      	str	r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003446:	9312      	str	r3, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003448:	9213      	str	r2, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.Break2Filter = 0;
 800344a:	9314      	str	r3, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800344c:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800344e:	f7fe ffcb 	bl	80023e8 <HAL_TIMEx_ConfigBreakDeadTime>
 8003452:	b108      	cbz	r0, 8003458 <MX_TIM1_Init+0xc0>
    Error_Handler();
 8003454:	f7ff fe66 	bl	8003124 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8003458:	4802      	ldr	r0, [pc, #8]	; (8003464 <MX_TIM1_Init+0xcc>)
 800345a:	f7ff ff47 	bl	80032ec <HAL_TIM_MspPostInit>
}
 800345e:	b016      	add	sp, #88	; 0x58
 8003460:	bd10      	pop	{r4, pc}
 8003462:	bf00      	nop
 8003464:	2000012c 	.word	0x2000012c
 8003468:	40012c00 	.word	0x40012c00

0800346c <MX_TIM2_Init>:
{
 800346c:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800346e:	2400      	movs	r4, #0
{
 8003470:	b08a      	sub	sp, #40	; 0x28
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003472:	221c      	movs	r2, #28
 8003474:	4621      	mov	r1, r4
 8003476:	a803      	add	r0, sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003478:	9400      	str	r4, [sp, #0]
 800347a:	9401      	str	r4, [sp, #4]
 800347c:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800347e:	f000 f921 	bl	80036c4 <memset>
  htim2.Instance = TIM2;
 8003482:	4815      	ldr	r0, [pc, #84]	; (80034d8 <MX_TIM2_Init+0x6c>)
 8003484:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 0;
 8003488:	e880 0018 	stmia.w	r0, {r3, r4}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800348c:	6084      	str	r4, [r0, #8]
  htim2.Init.Period = 0;
 800348e:	60c4      	str	r4, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003490:	6104      	str	r4, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003492:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003494:	f7fe fd6a 	bl	8001f6c <HAL_TIM_PWM_Init>
 8003498:	b108      	cbz	r0, 800349e <MX_TIM2_Init+0x32>
    Error_Handler();
 800349a:	f7ff fe43 	bl	8003124 <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800349e:	4669      	mov	r1, sp
 80034a0:	480d      	ldr	r0, [pc, #52]	; (80034d8 <MX_TIM2_Init+0x6c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034a2:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034a4:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80034a6:	f7fe ff7d 	bl	80023a4 <HAL_TIMEx_MasterConfigSynchronization>
 80034aa:	b108      	cbz	r0, 80034b0 <MX_TIM2_Init+0x44>
    Error_Handler();
 80034ac:	f7ff fe3a 	bl	8003124 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80034b0:	2360      	movs	r3, #96	; 0x60
 80034b2:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80034b4:	2204      	movs	r2, #4
  sConfigOC.Pulse = 0;
 80034b6:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80034b8:	a903      	add	r1, sp, #12
 80034ba:	4807      	ldr	r0, [pc, #28]	; (80034d8 <MX_TIM2_Init+0x6c>)
  sConfigOC.Pulse = 0;
 80034bc:	9304      	str	r3, [sp, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80034be:	9305      	str	r3, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80034c0:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80034c2:	f7fe fee7 	bl	8002294 <HAL_TIM_PWM_ConfigChannel>
 80034c6:	b108      	cbz	r0, 80034cc <MX_TIM2_Init+0x60>
    Error_Handler();
 80034c8:	f7ff fe2c 	bl	8003124 <Error_Handler>
  HAL_TIM_MspPostInit(&htim2);
 80034cc:	4802      	ldr	r0, [pc, #8]	; (80034d8 <MX_TIM2_Init+0x6c>)
 80034ce:	f7ff ff0d 	bl	80032ec <HAL_TIM_MspPostInit>
}
 80034d2:	b00a      	add	sp, #40	; 0x28
 80034d4:	bd10      	pop	{r4, pc}
 80034d6:	bf00      	nop
 80034d8:	2000016c 	.word	0x2000016c

080034dc <MX_TIM3_Init>:
{
 80034dc:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034de:	2400      	movs	r4, #0
{
 80034e0:	b08a      	sub	sp, #40	; 0x28
  TIM_OC_InitTypeDef sConfigOC = {0};
 80034e2:	221c      	movs	r2, #28
 80034e4:	4621      	mov	r1, r4
 80034e6:	a803      	add	r0, sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034e8:	9400      	str	r4, [sp, #0]
 80034ea:	9401      	str	r4, [sp, #4]
 80034ec:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80034ee:	f000 f8e9 	bl	80036c4 <memset>
  htim3.Instance = TIM3;
 80034f2:	4820      	ldr	r0, [pc, #128]	; (8003574 <MX_TIM3_Init+0x98>)
 80034f4:	4b20      	ldr	r3, [pc, #128]	; (8003578 <MX_TIM3_Init+0x9c>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034f6:	6084      	str	r4, [r0, #8]
  htim3.Init.Prescaler = 0;
 80034f8:	e880 0018 	stmia.w	r0, {r3, r4}
  htim3.Init.Period = 0;
 80034fc:	60c4      	str	r4, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034fe:	6104      	str	r4, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003500:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003502:	f7fe fd33 	bl	8001f6c <HAL_TIM_PWM_Init>
 8003506:	b108      	cbz	r0, 800350c <MX_TIM3_Init+0x30>
    Error_Handler();
 8003508:	f7ff fe0c 	bl	8003124 <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800350c:	4669      	mov	r1, sp
 800350e:	4819      	ldr	r0, [pc, #100]	; (8003574 <MX_TIM3_Init+0x98>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003510:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003512:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003514:	f7fe ff46 	bl	80023a4 <HAL_TIMEx_MasterConfigSynchronization>
 8003518:	b108      	cbz	r0, 800351e <MX_TIM3_Init+0x42>
    Error_Handler();
 800351a:	f7ff fe03 	bl	8003124 <Error_Handler>
  sConfigOC.Pulse = 0;
 800351e:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003520:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003522:	a903      	add	r1, sp, #12
 8003524:	4813      	ldr	r0, [pc, #76]	; (8003574 <MX_TIM3_Init+0x98>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003526:	9303      	str	r3, [sp, #12]
  sConfigOC.Pulse = 0;
 8003528:	9204      	str	r2, [sp, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800352a:	9205      	str	r2, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800352c:	9207      	str	r2, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800352e:	f7fe feb1 	bl	8002294 <HAL_TIM_PWM_ConfigChannel>
 8003532:	b108      	cbz	r0, 8003538 <MX_TIM3_Init+0x5c>
    Error_Handler();
 8003534:	f7ff fdf6 	bl	8003124 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003538:	2204      	movs	r2, #4
 800353a:	a903      	add	r1, sp, #12
 800353c:	480d      	ldr	r0, [pc, #52]	; (8003574 <MX_TIM3_Init+0x98>)
 800353e:	f7fe fea9 	bl	8002294 <HAL_TIM_PWM_ConfigChannel>
 8003542:	b108      	cbz	r0, 8003548 <MX_TIM3_Init+0x6c>
    Error_Handler();
 8003544:	f7ff fdee 	bl	8003124 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003548:	2208      	movs	r2, #8
 800354a:	a903      	add	r1, sp, #12
 800354c:	4809      	ldr	r0, [pc, #36]	; (8003574 <MX_TIM3_Init+0x98>)
 800354e:	f7fe fea1 	bl	8002294 <HAL_TIM_PWM_ConfigChannel>
 8003552:	b108      	cbz	r0, 8003558 <MX_TIM3_Init+0x7c>
    Error_Handler();
 8003554:	f7ff fde6 	bl	8003124 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003558:	220c      	movs	r2, #12
 800355a:	eb0d 0102 	add.w	r1, sp, r2
 800355e:	4805      	ldr	r0, [pc, #20]	; (8003574 <MX_TIM3_Init+0x98>)
 8003560:	f7fe fe98 	bl	8002294 <HAL_TIM_PWM_ConfigChannel>
 8003564:	b108      	cbz	r0, 800356a <MX_TIM3_Init+0x8e>
    Error_Handler();
 8003566:	f7ff fddd 	bl	8003124 <Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 800356a:	4802      	ldr	r0, [pc, #8]	; (8003574 <MX_TIM3_Init+0x98>)
 800356c:	f7ff febe 	bl	80032ec <HAL_TIM_MspPostInit>
}
 8003570:	b00a      	add	sp, #40	; 0x28
 8003572:	bd10      	pop	{r4, pc}
 8003574:	200000ec 	.word	0x200000ec
 8003578:	40000400 	.word	0x40000400

0800357c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800357c:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 800357e:	480c      	ldr	r0, [pc, #48]	; (80035b0 <MX_USART2_UART_Init+0x34>)
  huart2.Init.BaudRate = 38400;
 8003580:	4b0c      	ldr	r3, [pc, #48]	; (80035b4 <MX_USART2_UART_Init+0x38>)
 8003582:	f44f 4e16 	mov.w	lr, #38400	; 0x9600
 8003586:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 800358a:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800358c:	2300      	movs	r3, #0
 800358e:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003590:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003592:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003594:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003596:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003598:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800359a:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800359c:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800359e:	f7ff f986 	bl	80028ae <HAL_UART_Init>
 80035a2:	b118      	cbz	r0, 80035ac <MX_USART2_UART_Init+0x30>
  {
    Error_Handler();
  }

}
 80035a4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80035a8:	f7ff bdbc 	b.w	8003124 <Error_Handler>
 80035ac:	bd08      	pop	{r3, pc}
 80035ae:	bf00      	nop
 80035b0:	200001ac 	.word	0x200001ac
 80035b4:	40004400 	.word	0x40004400

080035b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80035b8:	b510      	push	{r4, lr}
 80035ba:	4604      	mov	r4, r0
 80035bc:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035be:	2214      	movs	r2, #20
 80035c0:	2100      	movs	r1, #0
 80035c2:	a803      	add	r0, sp, #12
 80035c4:	f000 f87e 	bl	80036c4 <memset>
  if(uartHandle->Instance==USART2)
 80035c8:	6822      	ldr	r2, [r4, #0]
 80035ca:	4b13      	ldr	r3, [pc, #76]	; (8003618 <HAL_UART_MspInit+0x60>)
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d121      	bne.n	8003614 <HAL_UART_MspInit+0x5c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80035d0:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035d4:	a903      	add	r1, sp, #12
    __HAL_RCC_USART2_CLK_ENABLE();
 80035d6:	69da      	ldr	r2, [r3, #28]
 80035d8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80035dc:	61da      	str	r2, [r3, #28]
 80035de:	69da      	ldr	r2, [r3, #28]
 80035e0:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80035e4:	9201      	str	r2, [sp, #4]
 80035e6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035e8:	695a      	ldr	r2, [r3, #20]
 80035ea:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80035ee:	615a      	str	r2, [r3, #20]
 80035f0:	695b      	ldr	r3, [r3, #20]
 80035f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035f6:	9302      	str	r3, [sp, #8]
 80035f8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80035fa:	f248 0304 	movw	r3, #32772	; 0x8004
 80035fe:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003600:	2302      	movs	r3, #2
 8003602:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003604:	2303      	movs	r3, #3
 8003606:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003608:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800360c:	2307      	movs	r3, #7
 800360e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003610:	f7fd ff72 	bl	80014f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003614:	b008      	add	sp, #32
 8003616:	bd10      	pop	{r4, pc}
 8003618:	40004400 	.word	0x40004400

0800361c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800361c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003654 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003620:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003622:	e003      	b.n	800362c <LoopCopyDataInit>

08003624 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003624:	4b0c      	ldr	r3, [pc, #48]	; (8003658 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003626:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003628:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800362a:	3104      	adds	r1, #4

0800362c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800362c:	480b      	ldr	r0, [pc, #44]	; (800365c <LoopForever+0xa>)
	ldr	r3, =_edata
 800362e:	4b0c      	ldr	r3, [pc, #48]	; (8003660 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003630:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003632:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003634:	d3f6      	bcc.n	8003624 <CopyDataInit>
	ldr	r2, =_sbss
 8003636:	4a0b      	ldr	r2, [pc, #44]	; (8003664 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003638:	e002      	b.n	8003640 <LoopFillZerobss>

0800363a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800363a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800363c:	f842 3b04 	str.w	r3, [r2], #4

08003640 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003640:	4b09      	ldr	r3, [pc, #36]	; (8003668 <LoopForever+0x16>)
	cmp	r2, r3
 8003642:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003644:	d3f9      	bcc.n	800363a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003646:	f7ff fde9 	bl	800321c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800364a:	f000 f817 	bl	800367c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800364e:	f7ff fc9f 	bl	8002f90 <main>

08003652 <LoopForever>:

LoopForever:
    b LoopForever
 8003652:	e7fe      	b.n	8003652 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003654:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8003658:	080049e4 	.word	0x080049e4
	ldr	r0, =_sdata
 800365c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003660:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8003664:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8003668:	20000220 	.word	0x20000220

0800366c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800366c:	e7fe      	b.n	800366c <ADC1_2_IRQHandler>
	...

08003670 <__errno>:
 8003670:	4b01      	ldr	r3, [pc, #4]	; (8003678 <__errno+0x8>)
 8003672:	6818      	ldr	r0, [r3, #0]
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop
 8003678:	2000000c 	.word	0x2000000c

0800367c <__libc_init_array>:
 800367c:	b570      	push	{r4, r5, r6, lr}
 800367e:	4e0d      	ldr	r6, [pc, #52]	; (80036b4 <__libc_init_array+0x38>)
 8003680:	4c0d      	ldr	r4, [pc, #52]	; (80036b8 <__libc_init_array+0x3c>)
 8003682:	1ba4      	subs	r4, r4, r6
 8003684:	10a4      	asrs	r4, r4, #2
 8003686:	2500      	movs	r5, #0
 8003688:	42a5      	cmp	r5, r4
 800368a:	d109      	bne.n	80036a0 <__libc_init_array+0x24>
 800368c:	4e0b      	ldr	r6, [pc, #44]	; (80036bc <__libc_init_array+0x40>)
 800368e:	4c0c      	ldr	r4, [pc, #48]	; (80036c0 <__libc_init_array+0x44>)
 8003690:	f001 f82e 	bl	80046f0 <_init>
 8003694:	1ba4      	subs	r4, r4, r6
 8003696:	10a4      	asrs	r4, r4, #2
 8003698:	2500      	movs	r5, #0
 800369a:	42a5      	cmp	r5, r4
 800369c:	d105      	bne.n	80036aa <__libc_init_array+0x2e>
 800369e:	bd70      	pop	{r4, r5, r6, pc}
 80036a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80036a4:	4798      	blx	r3
 80036a6:	3501      	adds	r5, #1
 80036a8:	e7ee      	b.n	8003688 <__libc_init_array+0xc>
 80036aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80036ae:	4798      	blx	r3
 80036b0:	3501      	adds	r5, #1
 80036b2:	e7f2      	b.n	800369a <__libc_init_array+0x1e>
 80036b4:	080049dc 	.word	0x080049dc
 80036b8:	080049dc 	.word	0x080049dc
 80036bc:	080049dc 	.word	0x080049dc
 80036c0:	080049e0 	.word	0x080049e0

080036c4 <memset>:
 80036c4:	4402      	add	r2, r0
 80036c6:	4603      	mov	r3, r0
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d100      	bne.n	80036ce <memset+0xa>
 80036cc:	4770      	bx	lr
 80036ce:	f803 1b01 	strb.w	r1, [r3], #1
 80036d2:	e7f9      	b.n	80036c8 <memset+0x4>

080036d4 <iprintf>:
 80036d4:	b40f      	push	{r0, r1, r2, r3}
 80036d6:	4b0a      	ldr	r3, [pc, #40]	; (8003700 <iprintf+0x2c>)
 80036d8:	b513      	push	{r0, r1, r4, lr}
 80036da:	681c      	ldr	r4, [r3, #0]
 80036dc:	b124      	cbz	r4, 80036e8 <iprintf+0x14>
 80036de:	69a3      	ldr	r3, [r4, #24]
 80036e0:	b913      	cbnz	r3, 80036e8 <iprintf+0x14>
 80036e2:	4620      	mov	r0, r4
 80036e4:	f000 f9b6 	bl	8003a54 <__sinit>
 80036e8:	ab05      	add	r3, sp, #20
 80036ea:	9a04      	ldr	r2, [sp, #16]
 80036ec:	68a1      	ldr	r1, [r4, #8]
 80036ee:	9301      	str	r3, [sp, #4]
 80036f0:	4620      	mov	r0, r4
 80036f2:	f000 fb7b 	bl	8003dec <_vfiprintf_r>
 80036f6:	b002      	add	sp, #8
 80036f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036fc:	b004      	add	sp, #16
 80036fe:	4770      	bx	lr
 8003700:	2000000c 	.word	0x2000000c

08003704 <setbuf>:
 8003704:	2900      	cmp	r1, #0
 8003706:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800370a:	bf0c      	ite	eq
 800370c:	2202      	moveq	r2, #2
 800370e:	2200      	movne	r2, #0
 8003710:	f000 b800 	b.w	8003714 <setvbuf>

08003714 <setvbuf>:
 8003714:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003718:	461d      	mov	r5, r3
 800371a:	4b51      	ldr	r3, [pc, #324]	; (8003860 <setvbuf+0x14c>)
 800371c:	681e      	ldr	r6, [r3, #0]
 800371e:	4604      	mov	r4, r0
 8003720:	460f      	mov	r7, r1
 8003722:	4690      	mov	r8, r2
 8003724:	b126      	cbz	r6, 8003730 <setvbuf+0x1c>
 8003726:	69b3      	ldr	r3, [r6, #24]
 8003728:	b913      	cbnz	r3, 8003730 <setvbuf+0x1c>
 800372a:	4630      	mov	r0, r6
 800372c:	f000 f992 	bl	8003a54 <__sinit>
 8003730:	4b4c      	ldr	r3, [pc, #304]	; (8003864 <setvbuf+0x150>)
 8003732:	429c      	cmp	r4, r3
 8003734:	d152      	bne.n	80037dc <setvbuf+0xc8>
 8003736:	6874      	ldr	r4, [r6, #4]
 8003738:	f1b8 0f02 	cmp.w	r8, #2
 800373c:	d006      	beq.n	800374c <setvbuf+0x38>
 800373e:	f1b8 0f01 	cmp.w	r8, #1
 8003742:	f200 8089 	bhi.w	8003858 <setvbuf+0x144>
 8003746:	2d00      	cmp	r5, #0
 8003748:	f2c0 8086 	blt.w	8003858 <setvbuf+0x144>
 800374c:	4621      	mov	r1, r4
 800374e:	4630      	mov	r0, r6
 8003750:	f000 f916 	bl	8003980 <_fflush_r>
 8003754:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003756:	b141      	cbz	r1, 800376a <setvbuf+0x56>
 8003758:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800375c:	4299      	cmp	r1, r3
 800375e:	d002      	beq.n	8003766 <setvbuf+0x52>
 8003760:	4630      	mov	r0, r6
 8003762:	f000 fa6d 	bl	8003c40 <_free_r>
 8003766:	2300      	movs	r3, #0
 8003768:	6363      	str	r3, [r4, #52]	; 0x34
 800376a:	2300      	movs	r3, #0
 800376c:	61a3      	str	r3, [r4, #24]
 800376e:	6063      	str	r3, [r4, #4]
 8003770:	89a3      	ldrh	r3, [r4, #12]
 8003772:	061b      	lsls	r3, r3, #24
 8003774:	d503      	bpl.n	800377e <setvbuf+0x6a>
 8003776:	6921      	ldr	r1, [r4, #16]
 8003778:	4630      	mov	r0, r6
 800377a:	f000 fa61 	bl	8003c40 <_free_r>
 800377e:	89a3      	ldrh	r3, [r4, #12]
 8003780:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8003784:	f023 0303 	bic.w	r3, r3, #3
 8003788:	f1b8 0f02 	cmp.w	r8, #2
 800378c:	81a3      	strh	r3, [r4, #12]
 800378e:	d05d      	beq.n	800384c <setvbuf+0x138>
 8003790:	ab01      	add	r3, sp, #4
 8003792:	466a      	mov	r2, sp
 8003794:	4621      	mov	r1, r4
 8003796:	4630      	mov	r0, r6
 8003798:	f000 f9e6 	bl	8003b68 <__swhatbuf_r>
 800379c:	89a3      	ldrh	r3, [r4, #12]
 800379e:	4318      	orrs	r0, r3
 80037a0:	81a0      	strh	r0, [r4, #12]
 80037a2:	bb2d      	cbnz	r5, 80037f0 <setvbuf+0xdc>
 80037a4:	9d00      	ldr	r5, [sp, #0]
 80037a6:	4628      	mov	r0, r5
 80037a8:	f000 fa42 	bl	8003c30 <malloc>
 80037ac:	4607      	mov	r7, r0
 80037ae:	2800      	cmp	r0, #0
 80037b0:	d14e      	bne.n	8003850 <setvbuf+0x13c>
 80037b2:	f8dd 9000 	ldr.w	r9, [sp]
 80037b6:	45a9      	cmp	r9, r5
 80037b8:	d13c      	bne.n	8003834 <setvbuf+0x120>
 80037ba:	f04f 30ff 	mov.w	r0, #4294967295
 80037be:	89a3      	ldrh	r3, [r4, #12]
 80037c0:	f043 0302 	orr.w	r3, r3, #2
 80037c4:	81a3      	strh	r3, [r4, #12]
 80037c6:	2300      	movs	r3, #0
 80037c8:	60a3      	str	r3, [r4, #8]
 80037ca:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80037ce:	6023      	str	r3, [r4, #0]
 80037d0:	6123      	str	r3, [r4, #16]
 80037d2:	2301      	movs	r3, #1
 80037d4:	6163      	str	r3, [r4, #20]
 80037d6:	b003      	add	sp, #12
 80037d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80037dc:	4b22      	ldr	r3, [pc, #136]	; (8003868 <setvbuf+0x154>)
 80037de:	429c      	cmp	r4, r3
 80037e0:	d101      	bne.n	80037e6 <setvbuf+0xd2>
 80037e2:	68b4      	ldr	r4, [r6, #8]
 80037e4:	e7a8      	b.n	8003738 <setvbuf+0x24>
 80037e6:	4b21      	ldr	r3, [pc, #132]	; (800386c <setvbuf+0x158>)
 80037e8:	429c      	cmp	r4, r3
 80037ea:	bf08      	it	eq
 80037ec:	68f4      	ldreq	r4, [r6, #12]
 80037ee:	e7a3      	b.n	8003738 <setvbuf+0x24>
 80037f0:	2f00      	cmp	r7, #0
 80037f2:	d0d8      	beq.n	80037a6 <setvbuf+0x92>
 80037f4:	69b3      	ldr	r3, [r6, #24]
 80037f6:	b913      	cbnz	r3, 80037fe <setvbuf+0xea>
 80037f8:	4630      	mov	r0, r6
 80037fa:	f000 f92b 	bl	8003a54 <__sinit>
 80037fe:	f1b8 0f01 	cmp.w	r8, #1
 8003802:	bf08      	it	eq
 8003804:	89a3      	ldrheq	r3, [r4, #12]
 8003806:	6027      	str	r7, [r4, #0]
 8003808:	bf04      	itt	eq
 800380a:	f043 0301 	orreq.w	r3, r3, #1
 800380e:	81a3      	strheq	r3, [r4, #12]
 8003810:	89a3      	ldrh	r3, [r4, #12]
 8003812:	6127      	str	r7, [r4, #16]
 8003814:	f013 0008 	ands.w	r0, r3, #8
 8003818:	6165      	str	r5, [r4, #20]
 800381a:	d01b      	beq.n	8003854 <setvbuf+0x140>
 800381c:	f013 0001 	ands.w	r0, r3, #1
 8003820:	bf18      	it	ne
 8003822:	426d      	negne	r5, r5
 8003824:	f04f 0300 	mov.w	r3, #0
 8003828:	bf1d      	ittte	ne
 800382a:	60a3      	strne	r3, [r4, #8]
 800382c:	61a5      	strne	r5, [r4, #24]
 800382e:	4618      	movne	r0, r3
 8003830:	60a5      	streq	r5, [r4, #8]
 8003832:	e7d0      	b.n	80037d6 <setvbuf+0xc2>
 8003834:	4648      	mov	r0, r9
 8003836:	f000 f9fb 	bl	8003c30 <malloc>
 800383a:	4607      	mov	r7, r0
 800383c:	2800      	cmp	r0, #0
 800383e:	d0bc      	beq.n	80037ba <setvbuf+0xa6>
 8003840:	89a3      	ldrh	r3, [r4, #12]
 8003842:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003846:	81a3      	strh	r3, [r4, #12]
 8003848:	464d      	mov	r5, r9
 800384a:	e7d3      	b.n	80037f4 <setvbuf+0xe0>
 800384c:	2000      	movs	r0, #0
 800384e:	e7b6      	b.n	80037be <setvbuf+0xaa>
 8003850:	46a9      	mov	r9, r5
 8003852:	e7f5      	b.n	8003840 <setvbuf+0x12c>
 8003854:	60a0      	str	r0, [r4, #8]
 8003856:	e7be      	b.n	80037d6 <setvbuf+0xc2>
 8003858:	f04f 30ff 	mov.w	r0, #4294967295
 800385c:	e7bb      	b.n	80037d6 <setvbuf+0xc2>
 800385e:	bf00      	nop
 8003860:	2000000c 	.word	0x2000000c
 8003864:	080047d8 	.word	0x080047d8
 8003868:	080047f8 	.word	0x080047f8
 800386c:	080047b8 	.word	0x080047b8

08003870 <__sflush_r>:
 8003870:	898a      	ldrh	r2, [r1, #12]
 8003872:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003876:	4605      	mov	r5, r0
 8003878:	0710      	lsls	r0, r2, #28
 800387a:	460c      	mov	r4, r1
 800387c:	d45a      	bmi.n	8003934 <__sflush_r+0xc4>
 800387e:	684b      	ldr	r3, [r1, #4]
 8003880:	2b00      	cmp	r3, #0
 8003882:	dc05      	bgt.n	8003890 <__sflush_r+0x20>
 8003884:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003886:	2b00      	cmp	r3, #0
 8003888:	dc02      	bgt.n	8003890 <__sflush_r+0x20>
 800388a:	2000      	movs	r0, #0
 800388c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003890:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003892:	2e00      	cmp	r6, #0
 8003894:	d0f9      	beq.n	800388a <__sflush_r+0x1a>
 8003896:	2300      	movs	r3, #0
 8003898:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800389c:	682f      	ldr	r7, [r5, #0]
 800389e:	602b      	str	r3, [r5, #0]
 80038a0:	d033      	beq.n	800390a <__sflush_r+0x9a>
 80038a2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80038a4:	89a3      	ldrh	r3, [r4, #12]
 80038a6:	075a      	lsls	r2, r3, #29
 80038a8:	d505      	bpl.n	80038b6 <__sflush_r+0x46>
 80038aa:	6863      	ldr	r3, [r4, #4]
 80038ac:	1ac0      	subs	r0, r0, r3
 80038ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80038b0:	b10b      	cbz	r3, 80038b6 <__sflush_r+0x46>
 80038b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80038b4:	1ac0      	subs	r0, r0, r3
 80038b6:	2300      	movs	r3, #0
 80038b8:	4602      	mov	r2, r0
 80038ba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80038bc:	6a21      	ldr	r1, [r4, #32]
 80038be:	4628      	mov	r0, r5
 80038c0:	47b0      	blx	r6
 80038c2:	1c43      	adds	r3, r0, #1
 80038c4:	89a3      	ldrh	r3, [r4, #12]
 80038c6:	d106      	bne.n	80038d6 <__sflush_r+0x66>
 80038c8:	6829      	ldr	r1, [r5, #0]
 80038ca:	291d      	cmp	r1, #29
 80038cc:	d84b      	bhi.n	8003966 <__sflush_r+0xf6>
 80038ce:	4a2b      	ldr	r2, [pc, #172]	; (800397c <__sflush_r+0x10c>)
 80038d0:	40ca      	lsrs	r2, r1
 80038d2:	07d6      	lsls	r6, r2, #31
 80038d4:	d547      	bpl.n	8003966 <__sflush_r+0xf6>
 80038d6:	2200      	movs	r2, #0
 80038d8:	6062      	str	r2, [r4, #4]
 80038da:	04d9      	lsls	r1, r3, #19
 80038dc:	6922      	ldr	r2, [r4, #16]
 80038de:	6022      	str	r2, [r4, #0]
 80038e0:	d504      	bpl.n	80038ec <__sflush_r+0x7c>
 80038e2:	1c42      	adds	r2, r0, #1
 80038e4:	d101      	bne.n	80038ea <__sflush_r+0x7a>
 80038e6:	682b      	ldr	r3, [r5, #0]
 80038e8:	b903      	cbnz	r3, 80038ec <__sflush_r+0x7c>
 80038ea:	6560      	str	r0, [r4, #84]	; 0x54
 80038ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80038ee:	602f      	str	r7, [r5, #0]
 80038f0:	2900      	cmp	r1, #0
 80038f2:	d0ca      	beq.n	800388a <__sflush_r+0x1a>
 80038f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80038f8:	4299      	cmp	r1, r3
 80038fa:	d002      	beq.n	8003902 <__sflush_r+0x92>
 80038fc:	4628      	mov	r0, r5
 80038fe:	f000 f99f 	bl	8003c40 <_free_r>
 8003902:	2000      	movs	r0, #0
 8003904:	6360      	str	r0, [r4, #52]	; 0x34
 8003906:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800390a:	6a21      	ldr	r1, [r4, #32]
 800390c:	2301      	movs	r3, #1
 800390e:	4628      	mov	r0, r5
 8003910:	47b0      	blx	r6
 8003912:	1c41      	adds	r1, r0, #1
 8003914:	d1c6      	bne.n	80038a4 <__sflush_r+0x34>
 8003916:	682b      	ldr	r3, [r5, #0]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d0c3      	beq.n	80038a4 <__sflush_r+0x34>
 800391c:	2b1d      	cmp	r3, #29
 800391e:	d001      	beq.n	8003924 <__sflush_r+0xb4>
 8003920:	2b16      	cmp	r3, #22
 8003922:	d101      	bne.n	8003928 <__sflush_r+0xb8>
 8003924:	602f      	str	r7, [r5, #0]
 8003926:	e7b0      	b.n	800388a <__sflush_r+0x1a>
 8003928:	89a3      	ldrh	r3, [r4, #12]
 800392a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800392e:	81a3      	strh	r3, [r4, #12]
 8003930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003934:	690f      	ldr	r7, [r1, #16]
 8003936:	2f00      	cmp	r7, #0
 8003938:	d0a7      	beq.n	800388a <__sflush_r+0x1a>
 800393a:	0793      	lsls	r3, r2, #30
 800393c:	680e      	ldr	r6, [r1, #0]
 800393e:	bf08      	it	eq
 8003940:	694b      	ldreq	r3, [r1, #20]
 8003942:	600f      	str	r7, [r1, #0]
 8003944:	bf18      	it	ne
 8003946:	2300      	movne	r3, #0
 8003948:	eba6 0807 	sub.w	r8, r6, r7
 800394c:	608b      	str	r3, [r1, #8]
 800394e:	f1b8 0f00 	cmp.w	r8, #0
 8003952:	dd9a      	ble.n	800388a <__sflush_r+0x1a>
 8003954:	4643      	mov	r3, r8
 8003956:	463a      	mov	r2, r7
 8003958:	6a21      	ldr	r1, [r4, #32]
 800395a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800395c:	4628      	mov	r0, r5
 800395e:	47b0      	blx	r6
 8003960:	2800      	cmp	r0, #0
 8003962:	dc07      	bgt.n	8003974 <__sflush_r+0x104>
 8003964:	89a3      	ldrh	r3, [r4, #12]
 8003966:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800396a:	81a3      	strh	r3, [r4, #12]
 800396c:	f04f 30ff 	mov.w	r0, #4294967295
 8003970:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003974:	4407      	add	r7, r0
 8003976:	eba8 0800 	sub.w	r8, r8, r0
 800397a:	e7e8      	b.n	800394e <__sflush_r+0xde>
 800397c:	20400001 	.word	0x20400001

08003980 <_fflush_r>:
 8003980:	b538      	push	{r3, r4, r5, lr}
 8003982:	690b      	ldr	r3, [r1, #16]
 8003984:	4605      	mov	r5, r0
 8003986:	460c      	mov	r4, r1
 8003988:	b1db      	cbz	r3, 80039c2 <_fflush_r+0x42>
 800398a:	b118      	cbz	r0, 8003994 <_fflush_r+0x14>
 800398c:	6983      	ldr	r3, [r0, #24]
 800398e:	b90b      	cbnz	r3, 8003994 <_fflush_r+0x14>
 8003990:	f000 f860 	bl	8003a54 <__sinit>
 8003994:	4b0c      	ldr	r3, [pc, #48]	; (80039c8 <_fflush_r+0x48>)
 8003996:	429c      	cmp	r4, r3
 8003998:	d109      	bne.n	80039ae <_fflush_r+0x2e>
 800399a:	686c      	ldr	r4, [r5, #4]
 800399c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80039a0:	b17b      	cbz	r3, 80039c2 <_fflush_r+0x42>
 80039a2:	4621      	mov	r1, r4
 80039a4:	4628      	mov	r0, r5
 80039a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80039aa:	f7ff bf61 	b.w	8003870 <__sflush_r>
 80039ae:	4b07      	ldr	r3, [pc, #28]	; (80039cc <_fflush_r+0x4c>)
 80039b0:	429c      	cmp	r4, r3
 80039b2:	d101      	bne.n	80039b8 <_fflush_r+0x38>
 80039b4:	68ac      	ldr	r4, [r5, #8]
 80039b6:	e7f1      	b.n	800399c <_fflush_r+0x1c>
 80039b8:	4b05      	ldr	r3, [pc, #20]	; (80039d0 <_fflush_r+0x50>)
 80039ba:	429c      	cmp	r4, r3
 80039bc:	bf08      	it	eq
 80039be:	68ec      	ldreq	r4, [r5, #12]
 80039c0:	e7ec      	b.n	800399c <_fflush_r+0x1c>
 80039c2:	2000      	movs	r0, #0
 80039c4:	bd38      	pop	{r3, r4, r5, pc}
 80039c6:	bf00      	nop
 80039c8:	080047d8 	.word	0x080047d8
 80039cc:	080047f8 	.word	0x080047f8
 80039d0:	080047b8 	.word	0x080047b8

080039d4 <_cleanup_r>:
 80039d4:	4901      	ldr	r1, [pc, #4]	; (80039dc <_cleanup_r+0x8>)
 80039d6:	f000 b8a9 	b.w	8003b2c <_fwalk_reent>
 80039da:	bf00      	nop
 80039dc:	08003981 	.word	0x08003981

080039e0 <std.isra.0>:
 80039e0:	2300      	movs	r3, #0
 80039e2:	b510      	push	{r4, lr}
 80039e4:	4604      	mov	r4, r0
 80039e6:	6003      	str	r3, [r0, #0]
 80039e8:	6043      	str	r3, [r0, #4]
 80039ea:	6083      	str	r3, [r0, #8]
 80039ec:	8181      	strh	r1, [r0, #12]
 80039ee:	6643      	str	r3, [r0, #100]	; 0x64
 80039f0:	81c2      	strh	r2, [r0, #14]
 80039f2:	6103      	str	r3, [r0, #16]
 80039f4:	6143      	str	r3, [r0, #20]
 80039f6:	6183      	str	r3, [r0, #24]
 80039f8:	4619      	mov	r1, r3
 80039fa:	2208      	movs	r2, #8
 80039fc:	305c      	adds	r0, #92	; 0x5c
 80039fe:	f7ff fe61 	bl	80036c4 <memset>
 8003a02:	4b05      	ldr	r3, [pc, #20]	; (8003a18 <std.isra.0+0x38>)
 8003a04:	6263      	str	r3, [r4, #36]	; 0x24
 8003a06:	4b05      	ldr	r3, [pc, #20]	; (8003a1c <std.isra.0+0x3c>)
 8003a08:	62a3      	str	r3, [r4, #40]	; 0x28
 8003a0a:	4b05      	ldr	r3, [pc, #20]	; (8003a20 <std.isra.0+0x40>)
 8003a0c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003a0e:	4b05      	ldr	r3, [pc, #20]	; (8003a24 <std.isra.0+0x44>)
 8003a10:	6224      	str	r4, [r4, #32]
 8003a12:	6323      	str	r3, [r4, #48]	; 0x30
 8003a14:	bd10      	pop	{r4, pc}
 8003a16:	bf00      	nop
 8003a18:	08004365 	.word	0x08004365
 8003a1c:	08004387 	.word	0x08004387
 8003a20:	080043bf 	.word	0x080043bf
 8003a24:	080043e3 	.word	0x080043e3

08003a28 <__sfmoreglue>:
 8003a28:	b570      	push	{r4, r5, r6, lr}
 8003a2a:	1e4a      	subs	r2, r1, #1
 8003a2c:	2568      	movs	r5, #104	; 0x68
 8003a2e:	4355      	muls	r5, r2
 8003a30:	460e      	mov	r6, r1
 8003a32:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003a36:	f000 f951 	bl	8003cdc <_malloc_r>
 8003a3a:	4604      	mov	r4, r0
 8003a3c:	b140      	cbz	r0, 8003a50 <__sfmoreglue+0x28>
 8003a3e:	2100      	movs	r1, #0
 8003a40:	e880 0042 	stmia.w	r0, {r1, r6}
 8003a44:	300c      	adds	r0, #12
 8003a46:	60a0      	str	r0, [r4, #8]
 8003a48:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003a4c:	f7ff fe3a 	bl	80036c4 <memset>
 8003a50:	4620      	mov	r0, r4
 8003a52:	bd70      	pop	{r4, r5, r6, pc}

08003a54 <__sinit>:
 8003a54:	6983      	ldr	r3, [r0, #24]
 8003a56:	b510      	push	{r4, lr}
 8003a58:	4604      	mov	r4, r0
 8003a5a:	bb33      	cbnz	r3, 8003aaa <__sinit+0x56>
 8003a5c:	6483      	str	r3, [r0, #72]	; 0x48
 8003a5e:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003a60:	6503      	str	r3, [r0, #80]	; 0x50
 8003a62:	4b12      	ldr	r3, [pc, #72]	; (8003aac <__sinit+0x58>)
 8003a64:	4a12      	ldr	r2, [pc, #72]	; (8003ab0 <__sinit+0x5c>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	6282      	str	r2, [r0, #40]	; 0x28
 8003a6a:	4298      	cmp	r0, r3
 8003a6c:	bf04      	itt	eq
 8003a6e:	2301      	moveq	r3, #1
 8003a70:	6183      	streq	r3, [r0, #24]
 8003a72:	f000 f81f 	bl	8003ab4 <__sfp>
 8003a76:	6060      	str	r0, [r4, #4]
 8003a78:	4620      	mov	r0, r4
 8003a7a:	f000 f81b 	bl	8003ab4 <__sfp>
 8003a7e:	60a0      	str	r0, [r4, #8]
 8003a80:	4620      	mov	r0, r4
 8003a82:	f000 f817 	bl	8003ab4 <__sfp>
 8003a86:	2200      	movs	r2, #0
 8003a88:	60e0      	str	r0, [r4, #12]
 8003a8a:	2104      	movs	r1, #4
 8003a8c:	6860      	ldr	r0, [r4, #4]
 8003a8e:	f7ff ffa7 	bl	80039e0 <std.isra.0>
 8003a92:	2201      	movs	r2, #1
 8003a94:	2109      	movs	r1, #9
 8003a96:	68a0      	ldr	r0, [r4, #8]
 8003a98:	f7ff ffa2 	bl	80039e0 <std.isra.0>
 8003a9c:	2202      	movs	r2, #2
 8003a9e:	2112      	movs	r1, #18
 8003aa0:	68e0      	ldr	r0, [r4, #12]
 8003aa2:	f7ff ff9d 	bl	80039e0 <std.isra.0>
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	61a3      	str	r3, [r4, #24]
 8003aaa:	bd10      	pop	{r4, pc}
 8003aac:	080047b4 	.word	0x080047b4
 8003ab0:	080039d5 	.word	0x080039d5

08003ab4 <__sfp>:
 8003ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ab6:	4b1c      	ldr	r3, [pc, #112]	; (8003b28 <__sfp+0x74>)
 8003ab8:	681e      	ldr	r6, [r3, #0]
 8003aba:	69b3      	ldr	r3, [r6, #24]
 8003abc:	4607      	mov	r7, r0
 8003abe:	b913      	cbnz	r3, 8003ac6 <__sfp+0x12>
 8003ac0:	4630      	mov	r0, r6
 8003ac2:	f7ff ffc7 	bl	8003a54 <__sinit>
 8003ac6:	3648      	adds	r6, #72	; 0x48
 8003ac8:	68b4      	ldr	r4, [r6, #8]
 8003aca:	6873      	ldr	r3, [r6, #4]
 8003acc:	3b01      	subs	r3, #1
 8003ace:	d503      	bpl.n	8003ad8 <__sfp+0x24>
 8003ad0:	6833      	ldr	r3, [r6, #0]
 8003ad2:	b133      	cbz	r3, 8003ae2 <__sfp+0x2e>
 8003ad4:	6836      	ldr	r6, [r6, #0]
 8003ad6:	e7f7      	b.n	8003ac8 <__sfp+0x14>
 8003ad8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003adc:	b16d      	cbz	r5, 8003afa <__sfp+0x46>
 8003ade:	3468      	adds	r4, #104	; 0x68
 8003ae0:	e7f4      	b.n	8003acc <__sfp+0x18>
 8003ae2:	2104      	movs	r1, #4
 8003ae4:	4638      	mov	r0, r7
 8003ae6:	f7ff ff9f 	bl	8003a28 <__sfmoreglue>
 8003aea:	6030      	str	r0, [r6, #0]
 8003aec:	2800      	cmp	r0, #0
 8003aee:	d1f1      	bne.n	8003ad4 <__sfp+0x20>
 8003af0:	230c      	movs	r3, #12
 8003af2:	603b      	str	r3, [r7, #0]
 8003af4:	4604      	mov	r4, r0
 8003af6:	4620      	mov	r0, r4
 8003af8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003afa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003afe:	81e3      	strh	r3, [r4, #14]
 8003b00:	2301      	movs	r3, #1
 8003b02:	81a3      	strh	r3, [r4, #12]
 8003b04:	6665      	str	r5, [r4, #100]	; 0x64
 8003b06:	6025      	str	r5, [r4, #0]
 8003b08:	60a5      	str	r5, [r4, #8]
 8003b0a:	6065      	str	r5, [r4, #4]
 8003b0c:	6125      	str	r5, [r4, #16]
 8003b0e:	6165      	str	r5, [r4, #20]
 8003b10:	61a5      	str	r5, [r4, #24]
 8003b12:	2208      	movs	r2, #8
 8003b14:	4629      	mov	r1, r5
 8003b16:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003b1a:	f7ff fdd3 	bl	80036c4 <memset>
 8003b1e:	6365      	str	r5, [r4, #52]	; 0x34
 8003b20:	63a5      	str	r5, [r4, #56]	; 0x38
 8003b22:	64a5      	str	r5, [r4, #72]	; 0x48
 8003b24:	64e5      	str	r5, [r4, #76]	; 0x4c
 8003b26:	e7e6      	b.n	8003af6 <__sfp+0x42>
 8003b28:	080047b4 	.word	0x080047b4

08003b2c <_fwalk_reent>:
 8003b2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b30:	4680      	mov	r8, r0
 8003b32:	4689      	mov	r9, r1
 8003b34:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003b38:	2600      	movs	r6, #0
 8003b3a:	b914      	cbnz	r4, 8003b42 <_fwalk_reent+0x16>
 8003b3c:	4630      	mov	r0, r6
 8003b3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b42:	68a5      	ldr	r5, [r4, #8]
 8003b44:	6867      	ldr	r7, [r4, #4]
 8003b46:	3f01      	subs	r7, #1
 8003b48:	d501      	bpl.n	8003b4e <_fwalk_reent+0x22>
 8003b4a:	6824      	ldr	r4, [r4, #0]
 8003b4c:	e7f5      	b.n	8003b3a <_fwalk_reent+0xe>
 8003b4e:	89ab      	ldrh	r3, [r5, #12]
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d907      	bls.n	8003b64 <_fwalk_reent+0x38>
 8003b54:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003b58:	3301      	adds	r3, #1
 8003b5a:	d003      	beq.n	8003b64 <_fwalk_reent+0x38>
 8003b5c:	4629      	mov	r1, r5
 8003b5e:	4640      	mov	r0, r8
 8003b60:	47c8      	blx	r9
 8003b62:	4306      	orrs	r6, r0
 8003b64:	3568      	adds	r5, #104	; 0x68
 8003b66:	e7ee      	b.n	8003b46 <_fwalk_reent+0x1a>

08003b68 <__swhatbuf_r>:
 8003b68:	b570      	push	{r4, r5, r6, lr}
 8003b6a:	460e      	mov	r6, r1
 8003b6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b70:	2900      	cmp	r1, #0
 8003b72:	b090      	sub	sp, #64	; 0x40
 8003b74:	4614      	mov	r4, r2
 8003b76:	461d      	mov	r5, r3
 8003b78:	da07      	bge.n	8003b8a <__swhatbuf_r+0x22>
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	602b      	str	r3, [r5, #0]
 8003b7e:	89b3      	ldrh	r3, [r6, #12]
 8003b80:	061a      	lsls	r2, r3, #24
 8003b82:	d410      	bmi.n	8003ba6 <__swhatbuf_r+0x3e>
 8003b84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b88:	e00e      	b.n	8003ba8 <__swhatbuf_r+0x40>
 8003b8a:	aa01      	add	r2, sp, #4
 8003b8c:	f000 fd10 	bl	80045b0 <_fstat_r>
 8003b90:	2800      	cmp	r0, #0
 8003b92:	dbf2      	blt.n	8003b7a <__swhatbuf_r+0x12>
 8003b94:	9a02      	ldr	r2, [sp, #8]
 8003b96:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003b9a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003b9e:	425a      	negs	r2, r3
 8003ba0:	415a      	adcs	r2, r3
 8003ba2:	602a      	str	r2, [r5, #0]
 8003ba4:	e7ee      	b.n	8003b84 <__swhatbuf_r+0x1c>
 8003ba6:	2340      	movs	r3, #64	; 0x40
 8003ba8:	2000      	movs	r0, #0
 8003baa:	6023      	str	r3, [r4, #0]
 8003bac:	b010      	add	sp, #64	; 0x40
 8003bae:	bd70      	pop	{r4, r5, r6, pc}

08003bb0 <__smakebuf_r>:
 8003bb0:	898b      	ldrh	r3, [r1, #12]
 8003bb2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003bb4:	079d      	lsls	r5, r3, #30
 8003bb6:	4606      	mov	r6, r0
 8003bb8:	460c      	mov	r4, r1
 8003bba:	d507      	bpl.n	8003bcc <__smakebuf_r+0x1c>
 8003bbc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003bc0:	6023      	str	r3, [r4, #0]
 8003bc2:	6123      	str	r3, [r4, #16]
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	6163      	str	r3, [r4, #20]
 8003bc8:	b002      	add	sp, #8
 8003bca:	bd70      	pop	{r4, r5, r6, pc}
 8003bcc:	ab01      	add	r3, sp, #4
 8003bce:	466a      	mov	r2, sp
 8003bd0:	f7ff ffca 	bl	8003b68 <__swhatbuf_r>
 8003bd4:	9900      	ldr	r1, [sp, #0]
 8003bd6:	4605      	mov	r5, r0
 8003bd8:	4630      	mov	r0, r6
 8003bda:	f000 f87f 	bl	8003cdc <_malloc_r>
 8003bde:	b948      	cbnz	r0, 8003bf4 <__smakebuf_r+0x44>
 8003be0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003be4:	059a      	lsls	r2, r3, #22
 8003be6:	d4ef      	bmi.n	8003bc8 <__smakebuf_r+0x18>
 8003be8:	f023 0303 	bic.w	r3, r3, #3
 8003bec:	f043 0302 	orr.w	r3, r3, #2
 8003bf0:	81a3      	strh	r3, [r4, #12]
 8003bf2:	e7e3      	b.n	8003bbc <__smakebuf_r+0xc>
 8003bf4:	4b0d      	ldr	r3, [pc, #52]	; (8003c2c <__smakebuf_r+0x7c>)
 8003bf6:	62b3      	str	r3, [r6, #40]	; 0x28
 8003bf8:	89a3      	ldrh	r3, [r4, #12]
 8003bfa:	6020      	str	r0, [r4, #0]
 8003bfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c00:	81a3      	strh	r3, [r4, #12]
 8003c02:	9b00      	ldr	r3, [sp, #0]
 8003c04:	6163      	str	r3, [r4, #20]
 8003c06:	9b01      	ldr	r3, [sp, #4]
 8003c08:	6120      	str	r0, [r4, #16]
 8003c0a:	b15b      	cbz	r3, 8003c24 <__smakebuf_r+0x74>
 8003c0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c10:	4630      	mov	r0, r6
 8003c12:	f000 fcdf 	bl	80045d4 <_isatty_r>
 8003c16:	b128      	cbz	r0, 8003c24 <__smakebuf_r+0x74>
 8003c18:	89a3      	ldrh	r3, [r4, #12]
 8003c1a:	f023 0303 	bic.w	r3, r3, #3
 8003c1e:	f043 0301 	orr.w	r3, r3, #1
 8003c22:	81a3      	strh	r3, [r4, #12]
 8003c24:	89a3      	ldrh	r3, [r4, #12]
 8003c26:	431d      	orrs	r5, r3
 8003c28:	81a5      	strh	r5, [r4, #12]
 8003c2a:	e7cd      	b.n	8003bc8 <__smakebuf_r+0x18>
 8003c2c:	080039d5 	.word	0x080039d5

08003c30 <malloc>:
 8003c30:	4b02      	ldr	r3, [pc, #8]	; (8003c3c <malloc+0xc>)
 8003c32:	4601      	mov	r1, r0
 8003c34:	6818      	ldr	r0, [r3, #0]
 8003c36:	f000 b851 	b.w	8003cdc <_malloc_r>
 8003c3a:	bf00      	nop
 8003c3c:	2000000c 	.word	0x2000000c

08003c40 <_free_r>:
 8003c40:	b538      	push	{r3, r4, r5, lr}
 8003c42:	4605      	mov	r5, r0
 8003c44:	2900      	cmp	r1, #0
 8003c46:	d045      	beq.n	8003cd4 <_free_r+0x94>
 8003c48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c4c:	1f0c      	subs	r4, r1, #4
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	bfb8      	it	lt
 8003c52:	18e4      	addlt	r4, r4, r3
 8003c54:	f000 fceb 	bl	800462e <__malloc_lock>
 8003c58:	4a1f      	ldr	r2, [pc, #124]	; (8003cd8 <_free_r+0x98>)
 8003c5a:	6813      	ldr	r3, [r2, #0]
 8003c5c:	4610      	mov	r0, r2
 8003c5e:	b933      	cbnz	r3, 8003c6e <_free_r+0x2e>
 8003c60:	6063      	str	r3, [r4, #4]
 8003c62:	6014      	str	r4, [r2, #0]
 8003c64:	4628      	mov	r0, r5
 8003c66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c6a:	f000 bce1 	b.w	8004630 <__malloc_unlock>
 8003c6e:	42a3      	cmp	r3, r4
 8003c70:	d90c      	bls.n	8003c8c <_free_r+0x4c>
 8003c72:	6821      	ldr	r1, [r4, #0]
 8003c74:	1862      	adds	r2, r4, r1
 8003c76:	4293      	cmp	r3, r2
 8003c78:	bf04      	itt	eq
 8003c7a:	681a      	ldreq	r2, [r3, #0]
 8003c7c:	685b      	ldreq	r3, [r3, #4]
 8003c7e:	6063      	str	r3, [r4, #4]
 8003c80:	bf04      	itt	eq
 8003c82:	1852      	addeq	r2, r2, r1
 8003c84:	6022      	streq	r2, [r4, #0]
 8003c86:	6004      	str	r4, [r0, #0]
 8003c88:	e7ec      	b.n	8003c64 <_free_r+0x24>
 8003c8a:	4613      	mov	r3, r2
 8003c8c:	685a      	ldr	r2, [r3, #4]
 8003c8e:	b10a      	cbz	r2, 8003c94 <_free_r+0x54>
 8003c90:	42a2      	cmp	r2, r4
 8003c92:	d9fa      	bls.n	8003c8a <_free_r+0x4a>
 8003c94:	6819      	ldr	r1, [r3, #0]
 8003c96:	1858      	adds	r0, r3, r1
 8003c98:	42a0      	cmp	r0, r4
 8003c9a:	d10b      	bne.n	8003cb4 <_free_r+0x74>
 8003c9c:	6820      	ldr	r0, [r4, #0]
 8003c9e:	4401      	add	r1, r0
 8003ca0:	1858      	adds	r0, r3, r1
 8003ca2:	4282      	cmp	r2, r0
 8003ca4:	6019      	str	r1, [r3, #0]
 8003ca6:	d1dd      	bne.n	8003c64 <_free_r+0x24>
 8003ca8:	6810      	ldr	r0, [r2, #0]
 8003caa:	6852      	ldr	r2, [r2, #4]
 8003cac:	605a      	str	r2, [r3, #4]
 8003cae:	4401      	add	r1, r0
 8003cb0:	6019      	str	r1, [r3, #0]
 8003cb2:	e7d7      	b.n	8003c64 <_free_r+0x24>
 8003cb4:	d902      	bls.n	8003cbc <_free_r+0x7c>
 8003cb6:	230c      	movs	r3, #12
 8003cb8:	602b      	str	r3, [r5, #0]
 8003cba:	e7d3      	b.n	8003c64 <_free_r+0x24>
 8003cbc:	6820      	ldr	r0, [r4, #0]
 8003cbe:	1821      	adds	r1, r4, r0
 8003cc0:	428a      	cmp	r2, r1
 8003cc2:	bf04      	itt	eq
 8003cc4:	6811      	ldreq	r1, [r2, #0]
 8003cc6:	6852      	ldreq	r2, [r2, #4]
 8003cc8:	6062      	str	r2, [r4, #4]
 8003cca:	bf04      	itt	eq
 8003ccc:	1809      	addeq	r1, r1, r0
 8003cce:	6021      	streq	r1, [r4, #0]
 8003cd0:	605c      	str	r4, [r3, #4]
 8003cd2:	e7c7      	b.n	8003c64 <_free_r+0x24>
 8003cd4:	bd38      	pop	{r3, r4, r5, pc}
 8003cd6:	bf00      	nop
 8003cd8:	200000b8 	.word	0x200000b8

08003cdc <_malloc_r>:
 8003cdc:	b570      	push	{r4, r5, r6, lr}
 8003cde:	1ccd      	adds	r5, r1, #3
 8003ce0:	f025 0503 	bic.w	r5, r5, #3
 8003ce4:	3508      	adds	r5, #8
 8003ce6:	2d0c      	cmp	r5, #12
 8003ce8:	bf38      	it	cc
 8003cea:	250c      	movcc	r5, #12
 8003cec:	2d00      	cmp	r5, #0
 8003cee:	4606      	mov	r6, r0
 8003cf0:	db01      	blt.n	8003cf6 <_malloc_r+0x1a>
 8003cf2:	42a9      	cmp	r1, r5
 8003cf4:	d903      	bls.n	8003cfe <_malloc_r+0x22>
 8003cf6:	230c      	movs	r3, #12
 8003cf8:	6033      	str	r3, [r6, #0]
 8003cfa:	2000      	movs	r0, #0
 8003cfc:	bd70      	pop	{r4, r5, r6, pc}
 8003cfe:	f000 fc96 	bl	800462e <__malloc_lock>
 8003d02:	4a23      	ldr	r2, [pc, #140]	; (8003d90 <_malloc_r+0xb4>)
 8003d04:	6814      	ldr	r4, [r2, #0]
 8003d06:	4621      	mov	r1, r4
 8003d08:	b991      	cbnz	r1, 8003d30 <_malloc_r+0x54>
 8003d0a:	4c22      	ldr	r4, [pc, #136]	; (8003d94 <_malloc_r+0xb8>)
 8003d0c:	6823      	ldr	r3, [r4, #0]
 8003d0e:	b91b      	cbnz	r3, 8003d18 <_malloc_r+0x3c>
 8003d10:	4630      	mov	r0, r6
 8003d12:	f000 fb17 	bl	8004344 <_sbrk_r>
 8003d16:	6020      	str	r0, [r4, #0]
 8003d18:	4629      	mov	r1, r5
 8003d1a:	4630      	mov	r0, r6
 8003d1c:	f000 fb12 	bl	8004344 <_sbrk_r>
 8003d20:	1c43      	adds	r3, r0, #1
 8003d22:	d126      	bne.n	8003d72 <_malloc_r+0x96>
 8003d24:	230c      	movs	r3, #12
 8003d26:	6033      	str	r3, [r6, #0]
 8003d28:	4630      	mov	r0, r6
 8003d2a:	f000 fc81 	bl	8004630 <__malloc_unlock>
 8003d2e:	e7e4      	b.n	8003cfa <_malloc_r+0x1e>
 8003d30:	680b      	ldr	r3, [r1, #0]
 8003d32:	1b5b      	subs	r3, r3, r5
 8003d34:	d41a      	bmi.n	8003d6c <_malloc_r+0x90>
 8003d36:	2b0b      	cmp	r3, #11
 8003d38:	d90f      	bls.n	8003d5a <_malloc_r+0x7e>
 8003d3a:	600b      	str	r3, [r1, #0]
 8003d3c:	50cd      	str	r5, [r1, r3]
 8003d3e:	18cc      	adds	r4, r1, r3
 8003d40:	4630      	mov	r0, r6
 8003d42:	f000 fc75 	bl	8004630 <__malloc_unlock>
 8003d46:	f104 000b 	add.w	r0, r4, #11
 8003d4a:	1d23      	adds	r3, r4, #4
 8003d4c:	f020 0007 	bic.w	r0, r0, #7
 8003d50:	1ac3      	subs	r3, r0, r3
 8003d52:	d01b      	beq.n	8003d8c <_malloc_r+0xb0>
 8003d54:	425a      	negs	r2, r3
 8003d56:	50e2      	str	r2, [r4, r3]
 8003d58:	bd70      	pop	{r4, r5, r6, pc}
 8003d5a:	428c      	cmp	r4, r1
 8003d5c:	bf0d      	iteet	eq
 8003d5e:	6863      	ldreq	r3, [r4, #4]
 8003d60:	684b      	ldrne	r3, [r1, #4]
 8003d62:	6063      	strne	r3, [r4, #4]
 8003d64:	6013      	streq	r3, [r2, #0]
 8003d66:	bf18      	it	ne
 8003d68:	460c      	movne	r4, r1
 8003d6a:	e7e9      	b.n	8003d40 <_malloc_r+0x64>
 8003d6c:	460c      	mov	r4, r1
 8003d6e:	6849      	ldr	r1, [r1, #4]
 8003d70:	e7ca      	b.n	8003d08 <_malloc_r+0x2c>
 8003d72:	1cc4      	adds	r4, r0, #3
 8003d74:	f024 0403 	bic.w	r4, r4, #3
 8003d78:	42a0      	cmp	r0, r4
 8003d7a:	d005      	beq.n	8003d88 <_malloc_r+0xac>
 8003d7c:	1a21      	subs	r1, r4, r0
 8003d7e:	4630      	mov	r0, r6
 8003d80:	f000 fae0 	bl	8004344 <_sbrk_r>
 8003d84:	3001      	adds	r0, #1
 8003d86:	d0cd      	beq.n	8003d24 <_malloc_r+0x48>
 8003d88:	6025      	str	r5, [r4, #0]
 8003d8a:	e7d9      	b.n	8003d40 <_malloc_r+0x64>
 8003d8c:	bd70      	pop	{r4, r5, r6, pc}
 8003d8e:	bf00      	nop
 8003d90:	200000b8 	.word	0x200000b8
 8003d94:	200000bc 	.word	0x200000bc

08003d98 <__sfputc_r>:
 8003d98:	6893      	ldr	r3, [r2, #8]
 8003d9a:	3b01      	subs	r3, #1
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	b410      	push	{r4}
 8003da0:	6093      	str	r3, [r2, #8]
 8003da2:	da09      	bge.n	8003db8 <__sfputc_r+0x20>
 8003da4:	6994      	ldr	r4, [r2, #24]
 8003da6:	42a3      	cmp	r3, r4
 8003da8:	db02      	blt.n	8003db0 <__sfputc_r+0x18>
 8003daa:	b2cb      	uxtb	r3, r1
 8003dac:	2b0a      	cmp	r3, #10
 8003dae:	d103      	bne.n	8003db8 <__sfputc_r+0x20>
 8003db0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003db4:	f000 bb1a 	b.w	80043ec <__swbuf_r>
 8003db8:	6813      	ldr	r3, [r2, #0]
 8003dba:	1c58      	adds	r0, r3, #1
 8003dbc:	6010      	str	r0, [r2, #0]
 8003dbe:	7019      	strb	r1, [r3, #0]
 8003dc0:	b2c8      	uxtb	r0, r1
 8003dc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003dc6:	4770      	bx	lr

08003dc8 <__sfputs_r>:
 8003dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dca:	4606      	mov	r6, r0
 8003dcc:	460f      	mov	r7, r1
 8003dce:	4614      	mov	r4, r2
 8003dd0:	18d5      	adds	r5, r2, r3
 8003dd2:	42ac      	cmp	r4, r5
 8003dd4:	d101      	bne.n	8003dda <__sfputs_r+0x12>
 8003dd6:	2000      	movs	r0, #0
 8003dd8:	e007      	b.n	8003dea <__sfputs_r+0x22>
 8003dda:	463a      	mov	r2, r7
 8003ddc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003de0:	4630      	mov	r0, r6
 8003de2:	f7ff ffd9 	bl	8003d98 <__sfputc_r>
 8003de6:	1c43      	adds	r3, r0, #1
 8003de8:	d1f3      	bne.n	8003dd2 <__sfputs_r+0xa>
 8003dea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003dec <_vfiprintf_r>:
 8003dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003df0:	b09d      	sub	sp, #116	; 0x74
 8003df2:	460c      	mov	r4, r1
 8003df4:	4617      	mov	r7, r2
 8003df6:	9303      	str	r3, [sp, #12]
 8003df8:	4606      	mov	r6, r0
 8003dfa:	b118      	cbz	r0, 8003e04 <_vfiprintf_r+0x18>
 8003dfc:	6983      	ldr	r3, [r0, #24]
 8003dfe:	b90b      	cbnz	r3, 8003e04 <_vfiprintf_r+0x18>
 8003e00:	f7ff fe28 	bl	8003a54 <__sinit>
 8003e04:	4b7c      	ldr	r3, [pc, #496]	; (8003ff8 <_vfiprintf_r+0x20c>)
 8003e06:	429c      	cmp	r4, r3
 8003e08:	d157      	bne.n	8003eba <_vfiprintf_r+0xce>
 8003e0a:	6874      	ldr	r4, [r6, #4]
 8003e0c:	89a3      	ldrh	r3, [r4, #12]
 8003e0e:	0718      	lsls	r0, r3, #28
 8003e10:	d55d      	bpl.n	8003ece <_vfiprintf_r+0xe2>
 8003e12:	6923      	ldr	r3, [r4, #16]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d05a      	beq.n	8003ece <_vfiprintf_r+0xe2>
 8003e18:	2300      	movs	r3, #0
 8003e1a:	9309      	str	r3, [sp, #36]	; 0x24
 8003e1c:	2320      	movs	r3, #32
 8003e1e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003e22:	2330      	movs	r3, #48	; 0x30
 8003e24:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003e28:	f04f 0b01 	mov.w	fp, #1
 8003e2c:	46b8      	mov	r8, r7
 8003e2e:	4645      	mov	r5, r8
 8003e30:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d155      	bne.n	8003ee4 <_vfiprintf_r+0xf8>
 8003e38:	ebb8 0a07 	subs.w	sl, r8, r7
 8003e3c:	d00b      	beq.n	8003e56 <_vfiprintf_r+0x6a>
 8003e3e:	4653      	mov	r3, sl
 8003e40:	463a      	mov	r2, r7
 8003e42:	4621      	mov	r1, r4
 8003e44:	4630      	mov	r0, r6
 8003e46:	f7ff ffbf 	bl	8003dc8 <__sfputs_r>
 8003e4a:	3001      	adds	r0, #1
 8003e4c:	f000 80c4 	beq.w	8003fd8 <_vfiprintf_r+0x1ec>
 8003e50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e52:	4453      	add	r3, sl
 8003e54:	9309      	str	r3, [sp, #36]	; 0x24
 8003e56:	f898 3000 	ldrb.w	r3, [r8]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	f000 80bc 	beq.w	8003fd8 <_vfiprintf_r+0x1ec>
 8003e60:	2300      	movs	r3, #0
 8003e62:	f04f 32ff 	mov.w	r2, #4294967295
 8003e66:	9304      	str	r3, [sp, #16]
 8003e68:	9307      	str	r3, [sp, #28]
 8003e6a:	9205      	str	r2, [sp, #20]
 8003e6c:	9306      	str	r3, [sp, #24]
 8003e6e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003e72:	931a      	str	r3, [sp, #104]	; 0x68
 8003e74:	2205      	movs	r2, #5
 8003e76:	7829      	ldrb	r1, [r5, #0]
 8003e78:	4860      	ldr	r0, [pc, #384]	; (8003ffc <_vfiprintf_r+0x210>)
 8003e7a:	f7fc f9a9 	bl	80001d0 <memchr>
 8003e7e:	f105 0801 	add.w	r8, r5, #1
 8003e82:	9b04      	ldr	r3, [sp, #16]
 8003e84:	2800      	cmp	r0, #0
 8003e86:	d131      	bne.n	8003eec <_vfiprintf_r+0x100>
 8003e88:	06d9      	lsls	r1, r3, #27
 8003e8a:	bf44      	itt	mi
 8003e8c:	2220      	movmi	r2, #32
 8003e8e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003e92:	071a      	lsls	r2, r3, #28
 8003e94:	bf44      	itt	mi
 8003e96:	222b      	movmi	r2, #43	; 0x2b
 8003e98:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003e9c:	782a      	ldrb	r2, [r5, #0]
 8003e9e:	2a2a      	cmp	r2, #42	; 0x2a
 8003ea0:	d02c      	beq.n	8003efc <_vfiprintf_r+0x110>
 8003ea2:	9a07      	ldr	r2, [sp, #28]
 8003ea4:	2100      	movs	r1, #0
 8003ea6:	200a      	movs	r0, #10
 8003ea8:	46a8      	mov	r8, r5
 8003eaa:	3501      	adds	r5, #1
 8003eac:	f898 3000 	ldrb.w	r3, [r8]
 8003eb0:	3b30      	subs	r3, #48	; 0x30
 8003eb2:	2b09      	cmp	r3, #9
 8003eb4:	d96d      	bls.n	8003f92 <_vfiprintf_r+0x1a6>
 8003eb6:	b371      	cbz	r1, 8003f16 <_vfiprintf_r+0x12a>
 8003eb8:	e026      	b.n	8003f08 <_vfiprintf_r+0x11c>
 8003eba:	4b51      	ldr	r3, [pc, #324]	; (8004000 <_vfiprintf_r+0x214>)
 8003ebc:	429c      	cmp	r4, r3
 8003ebe:	d101      	bne.n	8003ec4 <_vfiprintf_r+0xd8>
 8003ec0:	68b4      	ldr	r4, [r6, #8]
 8003ec2:	e7a3      	b.n	8003e0c <_vfiprintf_r+0x20>
 8003ec4:	4b4f      	ldr	r3, [pc, #316]	; (8004004 <_vfiprintf_r+0x218>)
 8003ec6:	429c      	cmp	r4, r3
 8003ec8:	bf08      	it	eq
 8003eca:	68f4      	ldreq	r4, [r6, #12]
 8003ecc:	e79e      	b.n	8003e0c <_vfiprintf_r+0x20>
 8003ece:	4621      	mov	r1, r4
 8003ed0:	4630      	mov	r0, r6
 8003ed2:	f000 faef 	bl	80044b4 <__swsetup_r>
 8003ed6:	2800      	cmp	r0, #0
 8003ed8:	d09e      	beq.n	8003e18 <_vfiprintf_r+0x2c>
 8003eda:	f04f 30ff 	mov.w	r0, #4294967295
 8003ede:	b01d      	add	sp, #116	; 0x74
 8003ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ee4:	2b25      	cmp	r3, #37	; 0x25
 8003ee6:	d0a7      	beq.n	8003e38 <_vfiprintf_r+0x4c>
 8003ee8:	46a8      	mov	r8, r5
 8003eea:	e7a0      	b.n	8003e2e <_vfiprintf_r+0x42>
 8003eec:	4a43      	ldr	r2, [pc, #268]	; (8003ffc <_vfiprintf_r+0x210>)
 8003eee:	1a80      	subs	r0, r0, r2
 8003ef0:	fa0b f000 	lsl.w	r0, fp, r0
 8003ef4:	4318      	orrs	r0, r3
 8003ef6:	9004      	str	r0, [sp, #16]
 8003ef8:	4645      	mov	r5, r8
 8003efa:	e7bb      	b.n	8003e74 <_vfiprintf_r+0x88>
 8003efc:	9a03      	ldr	r2, [sp, #12]
 8003efe:	1d11      	adds	r1, r2, #4
 8003f00:	6812      	ldr	r2, [r2, #0]
 8003f02:	9103      	str	r1, [sp, #12]
 8003f04:	2a00      	cmp	r2, #0
 8003f06:	db01      	blt.n	8003f0c <_vfiprintf_r+0x120>
 8003f08:	9207      	str	r2, [sp, #28]
 8003f0a:	e004      	b.n	8003f16 <_vfiprintf_r+0x12a>
 8003f0c:	4252      	negs	r2, r2
 8003f0e:	f043 0302 	orr.w	r3, r3, #2
 8003f12:	9207      	str	r2, [sp, #28]
 8003f14:	9304      	str	r3, [sp, #16]
 8003f16:	f898 3000 	ldrb.w	r3, [r8]
 8003f1a:	2b2e      	cmp	r3, #46	; 0x2e
 8003f1c:	d110      	bne.n	8003f40 <_vfiprintf_r+0x154>
 8003f1e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003f22:	2b2a      	cmp	r3, #42	; 0x2a
 8003f24:	f108 0101 	add.w	r1, r8, #1
 8003f28:	d137      	bne.n	8003f9a <_vfiprintf_r+0x1ae>
 8003f2a:	9b03      	ldr	r3, [sp, #12]
 8003f2c:	1d1a      	adds	r2, r3, #4
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	9203      	str	r2, [sp, #12]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	bfb8      	it	lt
 8003f36:	f04f 33ff 	movlt.w	r3, #4294967295
 8003f3a:	f108 0802 	add.w	r8, r8, #2
 8003f3e:	9305      	str	r3, [sp, #20]
 8003f40:	4d31      	ldr	r5, [pc, #196]	; (8004008 <_vfiprintf_r+0x21c>)
 8003f42:	f898 1000 	ldrb.w	r1, [r8]
 8003f46:	2203      	movs	r2, #3
 8003f48:	4628      	mov	r0, r5
 8003f4a:	f7fc f941 	bl	80001d0 <memchr>
 8003f4e:	b140      	cbz	r0, 8003f62 <_vfiprintf_r+0x176>
 8003f50:	2340      	movs	r3, #64	; 0x40
 8003f52:	1b40      	subs	r0, r0, r5
 8003f54:	fa03 f000 	lsl.w	r0, r3, r0
 8003f58:	9b04      	ldr	r3, [sp, #16]
 8003f5a:	4303      	orrs	r3, r0
 8003f5c:	9304      	str	r3, [sp, #16]
 8003f5e:	f108 0801 	add.w	r8, r8, #1
 8003f62:	f898 1000 	ldrb.w	r1, [r8]
 8003f66:	4829      	ldr	r0, [pc, #164]	; (800400c <_vfiprintf_r+0x220>)
 8003f68:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003f6c:	2206      	movs	r2, #6
 8003f6e:	f108 0701 	add.w	r7, r8, #1
 8003f72:	f7fc f92d 	bl	80001d0 <memchr>
 8003f76:	2800      	cmp	r0, #0
 8003f78:	d034      	beq.n	8003fe4 <_vfiprintf_r+0x1f8>
 8003f7a:	4b25      	ldr	r3, [pc, #148]	; (8004010 <_vfiprintf_r+0x224>)
 8003f7c:	bb03      	cbnz	r3, 8003fc0 <_vfiprintf_r+0x1d4>
 8003f7e:	9b03      	ldr	r3, [sp, #12]
 8003f80:	3307      	adds	r3, #7
 8003f82:	f023 0307 	bic.w	r3, r3, #7
 8003f86:	3308      	adds	r3, #8
 8003f88:	9303      	str	r3, [sp, #12]
 8003f8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f8c:	444b      	add	r3, r9
 8003f8e:	9309      	str	r3, [sp, #36]	; 0x24
 8003f90:	e74c      	b.n	8003e2c <_vfiprintf_r+0x40>
 8003f92:	fb00 3202 	mla	r2, r0, r2, r3
 8003f96:	2101      	movs	r1, #1
 8003f98:	e786      	b.n	8003ea8 <_vfiprintf_r+0xbc>
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	9305      	str	r3, [sp, #20]
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	250a      	movs	r5, #10
 8003fa2:	4688      	mov	r8, r1
 8003fa4:	3101      	adds	r1, #1
 8003fa6:	f898 2000 	ldrb.w	r2, [r8]
 8003faa:	3a30      	subs	r2, #48	; 0x30
 8003fac:	2a09      	cmp	r2, #9
 8003fae:	d903      	bls.n	8003fb8 <_vfiprintf_r+0x1cc>
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d0c5      	beq.n	8003f40 <_vfiprintf_r+0x154>
 8003fb4:	9005      	str	r0, [sp, #20]
 8003fb6:	e7c3      	b.n	8003f40 <_vfiprintf_r+0x154>
 8003fb8:	fb05 2000 	mla	r0, r5, r0, r2
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e7f0      	b.n	8003fa2 <_vfiprintf_r+0x1b6>
 8003fc0:	ab03      	add	r3, sp, #12
 8003fc2:	9300      	str	r3, [sp, #0]
 8003fc4:	4622      	mov	r2, r4
 8003fc6:	4b13      	ldr	r3, [pc, #76]	; (8004014 <_vfiprintf_r+0x228>)
 8003fc8:	a904      	add	r1, sp, #16
 8003fca:	4630      	mov	r0, r6
 8003fcc:	f3af 8000 	nop.w
 8003fd0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003fd4:	4681      	mov	r9, r0
 8003fd6:	d1d8      	bne.n	8003f8a <_vfiprintf_r+0x19e>
 8003fd8:	89a3      	ldrh	r3, [r4, #12]
 8003fda:	065b      	lsls	r3, r3, #25
 8003fdc:	f53f af7d 	bmi.w	8003eda <_vfiprintf_r+0xee>
 8003fe0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003fe2:	e77c      	b.n	8003ede <_vfiprintf_r+0xf2>
 8003fe4:	ab03      	add	r3, sp, #12
 8003fe6:	9300      	str	r3, [sp, #0]
 8003fe8:	4622      	mov	r2, r4
 8003fea:	4b0a      	ldr	r3, [pc, #40]	; (8004014 <_vfiprintf_r+0x228>)
 8003fec:	a904      	add	r1, sp, #16
 8003fee:	4630      	mov	r0, r6
 8003ff0:	f000 f888 	bl	8004104 <_printf_i>
 8003ff4:	e7ec      	b.n	8003fd0 <_vfiprintf_r+0x1e4>
 8003ff6:	bf00      	nop
 8003ff8:	080047d8 	.word	0x080047d8
 8003ffc:	08004818 	.word	0x08004818
 8004000:	080047f8 	.word	0x080047f8
 8004004:	080047b8 	.word	0x080047b8
 8004008:	0800481e 	.word	0x0800481e
 800400c:	08004822 	.word	0x08004822
 8004010:	00000000 	.word	0x00000000
 8004014:	08003dc9 	.word	0x08003dc9

08004018 <_printf_common>:
 8004018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800401c:	4691      	mov	r9, r2
 800401e:	461f      	mov	r7, r3
 8004020:	688a      	ldr	r2, [r1, #8]
 8004022:	690b      	ldr	r3, [r1, #16]
 8004024:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004028:	4293      	cmp	r3, r2
 800402a:	bfb8      	it	lt
 800402c:	4613      	movlt	r3, r2
 800402e:	f8c9 3000 	str.w	r3, [r9]
 8004032:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004036:	4606      	mov	r6, r0
 8004038:	460c      	mov	r4, r1
 800403a:	b112      	cbz	r2, 8004042 <_printf_common+0x2a>
 800403c:	3301      	adds	r3, #1
 800403e:	f8c9 3000 	str.w	r3, [r9]
 8004042:	6823      	ldr	r3, [r4, #0]
 8004044:	0699      	lsls	r1, r3, #26
 8004046:	bf42      	ittt	mi
 8004048:	f8d9 3000 	ldrmi.w	r3, [r9]
 800404c:	3302      	addmi	r3, #2
 800404e:	f8c9 3000 	strmi.w	r3, [r9]
 8004052:	6825      	ldr	r5, [r4, #0]
 8004054:	f015 0506 	ands.w	r5, r5, #6
 8004058:	d107      	bne.n	800406a <_printf_common+0x52>
 800405a:	f104 0a19 	add.w	sl, r4, #25
 800405e:	68e3      	ldr	r3, [r4, #12]
 8004060:	f8d9 2000 	ldr.w	r2, [r9]
 8004064:	1a9b      	subs	r3, r3, r2
 8004066:	429d      	cmp	r5, r3
 8004068:	db29      	blt.n	80040be <_printf_common+0xa6>
 800406a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800406e:	6822      	ldr	r2, [r4, #0]
 8004070:	3300      	adds	r3, #0
 8004072:	bf18      	it	ne
 8004074:	2301      	movne	r3, #1
 8004076:	0692      	lsls	r2, r2, #26
 8004078:	d42e      	bmi.n	80040d8 <_printf_common+0xc0>
 800407a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800407e:	4639      	mov	r1, r7
 8004080:	4630      	mov	r0, r6
 8004082:	47c0      	blx	r8
 8004084:	3001      	adds	r0, #1
 8004086:	d021      	beq.n	80040cc <_printf_common+0xb4>
 8004088:	6823      	ldr	r3, [r4, #0]
 800408a:	68e5      	ldr	r5, [r4, #12]
 800408c:	f8d9 2000 	ldr.w	r2, [r9]
 8004090:	f003 0306 	and.w	r3, r3, #6
 8004094:	2b04      	cmp	r3, #4
 8004096:	bf08      	it	eq
 8004098:	1aad      	subeq	r5, r5, r2
 800409a:	68a3      	ldr	r3, [r4, #8]
 800409c:	6922      	ldr	r2, [r4, #16]
 800409e:	bf0c      	ite	eq
 80040a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80040a4:	2500      	movne	r5, #0
 80040a6:	4293      	cmp	r3, r2
 80040a8:	bfc4      	itt	gt
 80040aa:	1a9b      	subgt	r3, r3, r2
 80040ac:	18ed      	addgt	r5, r5, r3
 80040ae:	f04f 0900 	mov.w	r9, #0
 80040b2:	341a      	adds	r4, #26
 80040b4:	454d      	cmp	r5, r9
 80040b6:	d11b      	bne.n	80040f0 <_printf_common+0xd8>
 80040b8:	2000      	movs	r0, #0
 80040ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040be:	2301      	movs	r3, #1
 80040c0:	4652      	mov	r2, sl
 80040c2:	4639      	mov	r1, r7
 80040c4:	4630      	mov	r0, r6
 80040c6:	47c0      	blx	r8
 80040c8:	3001      	adds	r0, #1
 80040ca:	d103      	bne.n	80040d4 <_printf_common+0xbc>
 80040cc:	f04f 30ff 	mov.w	r0, #4294967295
 80040d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040d4:	3501      	adds	r5, #1
 80040d6:	e7c2      	b.n	800405e <_printf_common+0x46>
 80040d8:	18e1      	adds	r1, r4, r3
 80040da:	1c5a      	adds	r2, r3, #1
 80040dc:	2030      	movs	r0, #48	; 0x30
 80040de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80040e2:	4422      	add	r2, r4
 80040e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80040e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80040ec:	3302      	adds	r3, #2
 80040ee:	e7c4      	b.n	800407a <_printf_common+0x62>
 80040f0:	2301      	movs	r3, #1
 80040f2:	4622      	mov	r2, r4
 80040f4:	4639      	mov	r1, r7
 80040f6:	4630      	mov	r0, r6
 80040f8:	47c0      	blx	r8
 80040fa:	3001      	adds	r0, #1
 80040fc:	d0e6      	beq.n	80040cc <_printf_common+0xb4>
 80040fe:	f109 0901 	add.w	r9, r9, #1
 8004102:	e7d7      	b.n	80040b4 <_printf_common+0x9c>

08004104 <_printf_i>:
 8004104:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004108:	4617      	mov	r7, r2
 800410a:	7e0a      	ldrb	r2, [r1, #24]
 800410c:	b085      	sub	sp, #20
 800410e:	2a6e      	cmp	r2, #110	; 0x6e
 8004110:	4698      	mov	r8, r3
 8004112:	4606      	mov	r6, r0
 8004114:	460c      	mov	r4, r1
 8004116:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004118:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800411c:	f000 80bc 	beq.w	8004298 <_printf_i+0x194>
 8004120:	d81a      	bhi.n	8004158 <_printf_i+0x54>
 8004122:	2a63      	cmp	r2, #99	; 0x63
 8004124:	d02e      	beq.n	8004184 <_printf_i+0x80>
 8004126:	d80a      	bhi.n	800413e <_printf_i+0x3a>
 8004128:	2a00      	cmp	r2, #0
 800412a:	f000 80c8 	beq.w	80042be <_printf_i+0x1ba>
 800412e:	2a58      	cmp	r2, #88	; 0x58
 8004130:	f000 808a 	beq.w	8004248 <_printf_i+0x144>
 8004134:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004138:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800413c:	e02a      	b.n	8004194 <_printf_i+0x90>
 800413e:	2a64      	cmp	r2, #100	; 0x64
 8004140:	d001      	beq.n	8004146 <_printf_i+0x42>
 8004142:	2a69      	cmp	r2, #105	; 0x69
 8004144:	d1f6      	bne.n	8004134 <_printf_i+0x30>
 8004146:	6821      	ldr	r1, [r4, #0]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800414e:	d023      	beq.n	8004198 <_printf_i+0x94>
 8004150:	1d11      	adds	r1, r2, #4
 8004152:	6019      	str	r1, [r3, #0]
 8004154:	6813      	ldr	r3, [r2, #0]
 8004156:	e027      	b.n	80041a8 <_printf_i+0xa4>
 8004158:	2a73      	cmp	r2, #115	; 0x73
 800415a:	f000 80b4 	beq.w	80042c6 <_printf_i+0x1c2>
 800415e:	d808      	bhi.n	8004172 <_printf_i+0x6e>
 8004160:	2a6f      	cmp	r2, #111	; 0x6f
 8004162:	d02a      	beq.n	80041ba <_printf_i+0xb6>
 8004164:	2a70      	cmp	r2, #112	; 0x70
 8004166:	d1e5      	bne.n	8004134 <_printf_i+0x30>
 8004168:	680a      	ldr	r2, [r1, #0]
 800416a:	f042 0220 	orr.w	r2, r2, #32
 800416e:	600a      	str	r2, [r1, #0]
 8004170:	e003      	b.n	800417a <_printf_i+0x76>
 8004172:	2a75      	cmp	r2, #117	; 0x75
 8004174:	d021      	beq.n	80041ba <_printf_i+0xb6>
 8004176:	2a78      	cmp	r2, #120	; 0x78
 8004178:	d1dc      	bne.n	8004134 <_printf_i+0x30>
 800417a:	2278      	movs	r2, #120	; 0x78
 800417c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8004180:	496e      	ldr	r1, [pc, #440]	; (800433c <_printf_i+0x238>)
 8004182:	e064      	b.n	800424e <_printf_i+0x14a>
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800418a:	1d11      	adds	r1, r2, #4
 800418c:	6019      	str	r1, [r3, #0]
 800418e:	6813      	ldr	r3, [r2, #0]
 8004190:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004194:	2301      	movs	r3, #1
 8004196:	e0a3      	b.n	80042e0 <_printf_i+0x1dc>
 8004198:	f011 0f40 	tst.w	r1, #64	; 0x40
 800419c:	f102 0104 	add.w	r1, r2, #4
 80041a0:	6019      	str	r1, [r3, #0]
 80041a2:	d0d7      	beq.n	8004154 <_printf_i+0x50>
 80041a4:	f9b2 3000 	ldrsh.w	r3, [r2]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	da03      	bge.n	80041b4 <_printf_i+0xb0>
 80041ac:	222d      	movs	r2, #45	; 0x2d
 80041ae:	425b      	negs	r3, r3
 80041b0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80041b4:	4962      	ldr	r1, [pc, #392]	; (8004340 <_printf_i+0x23c>)
 80041b6:	220a      	movs	r2, #10
 80041b8:	e017      	b.n	80041ea <_printf_i+0xe6>
 80041ba:	6820      	ldr	r0, [r4, #0]
 80041bc:	6819      	ldr	r1, [r3, #0]
 80041be:	f010 0f80 	tst.w	r0, #128	; 0x80
 80041c2:	d003      	beq.n	80041cc <_printf_i+0xc8>
 80041c4:	1d08      	adds	r0, r1, #4
 80041c6:	6018      	str	r0, [r3, #0]
 80041c8:	680b      	ldr	r3, [r1, #0]
 80041ca:	e006      	b.n	80041da <_printf_i+0xd6>
 80041cc:	f010 0f40 	tst.w	r0, #64	; 0x40
 80041d0:	f101 0004 	add.w	r0, r1, #4
 80041d4:	6018      	str	r0, [r3, #0]
 80041d6:	d0f7      	beq.n	80041c8 <_printf_i+0xc4>
 80041d8:	880b      	ldrh	r3, [r1, #0]
 80041da:	4959      	ldr	r1, [pc, #356]	; (8004340 <_printf_i+0x23c>)
 80041dc:	2a6f      	cmp	r2, #111	; 0x6f
 80041de:	bf14      	ite	ne
 80041e0:	220a      	movne	r2, #10
 80041e2:	2208      	moveq	r2, #8
 80041e4:	2000      	movs	r0, #0
 80041e6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80041ea:	6865      	ldr	r5, [r4, #4]
 80041ec:	60a5      	str	r5, [r4, #8]
 80041ee:	2d00      	cmp	r5, #0
 80041f0:	f2c0 809c 	blt.w	800432c <_printf_i+0x228>
 80041f4:	6820      	ldr	r0, [r4, #0]
 80041f6:	f020 0004 	bic.w	r0, r0, #4
 80041fa:	6020      	str	r0, [r4, #0]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d13f      	bne.n	8004280 <_printf_i+0x17c>
 8004200:	2d00      	cmp	r5, #0
 8004202:	f040 8095 	bne.w	8004330 <_printf_i+0x22c>
 8004206:	4675      	mov	r5, lr
 8004208:	2a08      	cmp	r2, #8
 800420a:	d10b      	bne.n	8004224 <_printf_i+0x120>
 800420c:	6823      	ldr	r3, [r4, #0]
 800420e:	07da      	lsls	r2, r3, #31
 8004210:	d508      	bpl.n	8004224 <_printf_i+0x120>
 8004212:	6923      	ldr	r3, [r4, #16]
 8004214:	6862      	ldr	r2, [r4, #4]
 8004216:	429a      	cmp	r2, r3
 8004218:	bfde      	ittt	le
 800421a:	2330      	movle	r3, #48	; 0x30
 800421c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004220:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004224:	ebae 0305 	sub.w	r3, lr, r5
 8004228:	6123      	str	r3, [r4, #16]
 800422a:	f8cd 8000 	str.w	r8, [sp]
 800422e:	463b      	mov	r3, r7
 8004230:	aa03      	add	r2, sp, #12
 8004232:	4621      	mov	r1, r4
 8004234:	4630      	mov	r0, r6
 8004236:	f7ff feef 	bl	8004018 <_printf_common>
 800423a:	3001      	adds	r0, #1
 800423c:	d155      	bne.n	80042ea <_printf_i+0x1e6>
 800423e:	f04f 30ff 	mov.w	r0, #4294967295
 8004242:	b005      	add	sp, #20
 8004244:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004248:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800424c:	493c      	ldr	r1, [pc, #240]	; (8004340 <_printf_i+0x23c>)
 800424e:	6822      	ldr	r2, [r4, #0]
 8004250:	6818      	ldr	r0, [r3, #0]
 8004252:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004256:	f100 0504 	add.w	r5, r0, #4
 800425a:	601d      	str	r5, [r3, #0]
 800425c:	d001      	beq.n	8004262 <_printf_i+0x15e>
 800425e:	6803      	ldr	r3, [r0, #0]
 8004260:	e002      	b.n	8004268 <_printf_i+0x164>
 8004262:	0655      	lsls	r5, r2, #25
 8004264:	d5fb      	bpl.n	800425e <_printf_i+0x15a>
 8004266:	8803      	ldrh	r3, [r0, #0]
 8004268:	07d0      	lsls	r0, r2, #31
 800426a:	bf44      	itt	mi
 800426c:	f042 0220 	orrmi.w	r2, r2, #32
 8004270:	6022      	strmi	r2, [r4, #0]
 8004272:	b91b      	cbnz	r3, 800427c <_printf_i+0x178>
 8004274:	6822      	ldr	r2, [r4, #0]
 8004276:	f022 0220 	bic.w	r2, r2, #32
 800427a:	6022      	str	r2, [r4, #0]
 800427c:	2210      	movs	r2, #16
 800427e:	e7b1      	b.n	80041e4 <_printf_i+0xe0>
 8004280:	4675      	mov	r5, lr
 8004282:	fbb3 f0f2 	udiv	r0, r3, r2
 8004286:	fb02 3310 	mls	r3, r2, r0, r3
 800428a:	5ccb      	ldrb	r3, [r1, r3]
 800428c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004290:	4603      	mov	r3, r0
 8004292:	2800      	cmp	r0, #0
 8004294:	d1f5      	bne.n	8004282 <_printf_i+0x17e>
 8004296:	e7b7      	b.n	8004208 <_printf_i+0x104>
 8004298:	6808      	ldr	r0, [r1, #0]
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	6949      	ldr	r1, [r1, #20]
 800429e:	f010 0f80 	tst.w	r0, #128	; 0x80
 80042a2:	d004      	beq.n	80042ae <_printf_i+0x1aa>
 80042a4:	1d10      	adds	r0, r2, #4
 80042a6:	6018      	str	r0, [r3, #0]
 80042a8:	6813      	ldr	r3, [r2, #0]
 80042aa:	6019      	str	r1, [r3, #0]
 80042ac:	e007      	b.n	80042be <_printf_i+0x1ba>
 80042ae:	f010 0f40 	tst.w	r0, #64	; 0x40
 80042b2:	f102 0004 	add.w	r0, r2, #4
 80042b6:	6018      	str	r0, [r3, #0]
 80042b8:	6813      	ldr	r3, [r2, #0]
 80042ba:	d0f6      	beq.n	80042aa <_printf_i+0x1a6>
 80042bc:	8019      	strh	r1, [r3, #0]
 80042be:	2300      	movs	r3, #0
 80042c0:	6123      	str	r3, [r4, #16]
 80042c2:	4675      	mov	r5, lr
 80042c4:	e7b1      	b.n	800422a <_printf_i+0x126>
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	1d11      	adds	r1, r2, #4
 80042ca:	6019      	str	r1, [r3, #0]
 80042cc:	6815      	ldr	r5, [r2, #0]
 80042ce:	6862      	ldr	r2, [r4, #4]
 80042d0:	2100      	movs	r1, #0
 80042d2:	4628      	mov	r0, r5
 80042d4:	f7fb ff7c 	bl	80001d0 <memchr>
 80042d8:	b108      	cbz	r0, 80042de <_printf_i+0x1da>
 80042da:	1b40      	subs	r0, r0, r5
 80042dc:	6060      	str	r0, [r4, #4]
 80042de:	6863      	ldr	r3, [r4, #4]
 80042e0:	6123      	str	r3, [r4, #16]
 80042e2:	2300      	movs	r3, #0
 80042e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042e8:	e79f      	b.n	800422a <_printf_i+0x126>
 80042ea:	6923      	ldr	r3, [r4, #16]
 80042ec:	462a      	mov	r2, r5
 80042ee:	4639      	mov	r1, r7
 80042f0:	4630      	mov	r0, r6
 80042f2:	47c0      	blx	r8
 80042f4:	3001      	adds	r0, #1
 80042f6:	d0a2      	beq.n	800423e <_printf_i+0x13a>
 80042f8:	6823      	ldr	r3, [r4, #0]
 80042fa:	079b      	lsls	r3, r3, #30
 80042fc:	d507      	bpl.n	800430e <_printf_i+0x20a>
 80042fe:	2500      	movs	r5, #0
 8004300:	f104 0919 	add.w	r9, r4, #25
 8004304:	68e3      	ldr	r3, [r4, #12]
 8004306:	9a03      	ldr	r2, [sp, #12]
 8004308:	1a9b      	subs	r3, r3, r2
 800430a:	429d      	cmp	r5, r3
 800430c:	db05      	blt.n	800431a <_printf_i+0x216>
 800430e:	68e0      	ldr	r0, [r4, #12]
 8004310:	9b03      	ldr	r3, [sp, #12]
 8004312:	4298      	cmp	r0, r3
 8004314:	bfb8      	it	lt
 8004316:	4618      	movlt	r0, r3
 8004318:	e793      	b.n	8004242 <_printf_i+0x13e>
 800431a:	2301      	movs	r3, #1
 800431c:	464a      	mov	r2, r9
 800431e:	4639      	mov	r1, r7
 8004320:	4630      	mov	r0, r6
 8004322:	47c0      	blx	r8
 8004324:	3001      	adds	r0, #1
 8004326:	d08a      	beq.n	800423e <_printf_i+0x13a>
 8004328:	3501      	adds	r5, #1
 800432a:	e7eb      	b.n	8004304 <_printf_i+0x200>
 800432c:	2b00      	cmp	r3, #0
 800432e:	d1a7      	bne.n	8004280 <_printf_i+0x17c>
 8004330:	780b      	ldrb	r3, [r1, #0]
 8004332:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004336:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800433a:	e765      	b.n	8004208 <_printf_i+0x104>
 800433c:	0800483a 	.word	0x0800483a
 8004340:	08004829 	.word	0x08004829

08004344 <_sbrk_r>:
 8004344:	b538      	push	{r3, r4, r5, lr}
 8004346:	4c06      	ldr	r4, [pc, #24]	; (8004360 <_sbrk_r+0x1c>)
 8004348:	2300      	movs	r3, #0
 800434a:	4605      	mov	r5, r0
 800434c:	4608      	mov	r0, r1
 800434e:	6023      	str	r3, [r4, #0]
 8004350:	f7fe ff3e 	bl	80031d0 <_sbrk>
 8004354:	1c43      	adds	r3, r0, #1
 8004356:	d102      	bne.n	800435e <_sbrk_r+0x1a>
 8004358:	6823      	ldr	r3, [r4, #0]
 800435a:	b103      	cbz	r3, 800435e <_sbrk_r+0x1a>
 800435c:	602b      	str	r3, [r5, #0]
 800435e:	bd38      	pop	{r3, r4, r5, pc}
 8004360:	2000021c 	.word	0x2000021c

08004364 <__sread>:
 8004364:	b510      	push	{r4, lr}
 8004366:	460c      	mov	r4, r1
 8004368:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800436c:	f000 f962 	bl	8004634 <_read_r>
 8004370:	2800      	cmp	r0, #0
 8004372:	bfab      	itete	ge
 8004374:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004376:	89a3      	ldrhlt	r3, [r4, #12]
 8004378:	181b      	addge	r3, r3, r0
 800437a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800437e:	bfac      	ite	ge
 8004380:	6563      	strge	r3, [r4, #84]	; 0x54
 8004382:	81a3      	strhlt	r3, [r4, #12]
 8004384:	bd10      	pop	{r4, pc}

08004386 <__swrite>:
 8004386:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800438a:	461f      	mov	r7, r3
 800438c:	898b      	ldrh	r3, [r1, #12]
 800438e:	05db      	lsls	r3, r3, #23
 8004390:	4605      	mov	r5, r0
 8004392:	460c      	mov	r4, r1
 8004394:	4616      	mov	r6, r2
 8004396:	d505      	bpl.n	80043a4 <__swrite+0x1e>
 8004398:	2302      	movs	r3, #2
 800439a:	2200      	movs	r2, #0
 800439c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043a0:	f000 f928 	bl	80045f4 <_lseek_r>
 80043a4:	89a3      	ldrh	r3, [r4, #12]
 80043a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80043aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80043ae:	81a3      	strh	r3, [r4, #12]
 80043b0:	4632      	mov	r2, r6
 80043b2:	463b      	mov	r3, r7
 80043b4:	4628      	mov	r0, r5
 80043b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80043ba:	f000 b869 	b.w	8004490 <_write_r>

080043be <__sseek>:
 80043be:	b510      	push	{r4, lr}
 80043c0:	460c      	mov	r4, r1
 80043c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043c6:	f000 f915 	bl	80045f4 <_lseek_r>
 80043ca:	1c43      	adds	r3, r0, #1
 80043cc:	89a3      	ldrh	r3, [r4, #12]
 80043ce:	bf15      	itete	ne
 80043d0:	6560      	strne	r0, [r4, #84]	; 0x54
 80043d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80043d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80043da:	81a3      	strheq	r3, [r4, #12]
 80043dc:	bf18      	it	ne
 80043de:	81a3      	strhne	r3, [r4, #12]
 80043e0:	bd10      	pop	{r4, pc}

080043e2 <__sclose>:
 80043e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043e6:	f000 b8d3 	b.w	8004590 <_close_r>
	...

080043ec <__swbuf_r>:
 80043ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043ee:	460e      	mov	r6, r1
 80043f0:	4614      	mov	r4, r2
 80043f2:	4605      	mov	r5, r0
 80043f4:	b118      	cbz	r0, 80043fe <__swbuf_r+0x12>
 80043f6:	6983      	ldr	r3, [r0, #24]
 80043f8:	b90b      	cbnz	r3, 80043fe <__swbuf_r+0x12>
 80043fa:	f7ff fb2b 	bl	8003a54 <__sinit>
 80043fe:	4b21      	ldr	r3, [pc, #132]	; (8004484 <__swbuf_r+0x98>)
 8004400:	429c      	cmp	r4, r3
 8004402:	d12a      	bne.n	800445a <__swbuf_r+0x6e>
 8004404:	686c      	ldr	r4, [r5, #4]
 8004406:	69a3      	ldr	r3, [r4, #24]
 8004408:	60a3      	str	r3, [r4, #8]
 800440a:	89a3      	ldrh	r3, [r4, #12]
 800440c:	071a      	lsls	r2, r3, #28
 800440e:	d52e      	bpl.n	800446e <__swbuf_r+0x82>
 8004410:	6923      	ldr	r3, [r4, #16]
 8004412:	b363      	cbz	r3, 800446e <__swbuf_r+0x82>
 8004414:	6923      	ldr	r3, [r4, #16]
 8004416:	6820      	ldr	r0, [r4, #0]
 8004418:	1ac0      	subs	r0, r0, r3
 800441a:	6963      	ldr	r3, [r4, #20]
 800441c:	b2f6      	uxtb	r6, r6
 800441e:	4298      	cmp	r0, r3
 8004420:	4637      	mov	r7, r6
 8004422:	db04      	blt.n	800442e <__swbuf_r+0x42>
 8004424:	4621      	mov	r1, r4
 8004426:	4628      	mov	r0, r5
 8004428:	f7ff faaa 	bl	8003980 <_fflush_r>
 800442c:	bb28      	cbnz	r0, 800447a <__swbuf_r+0x8e>
 800442e:	68a3      	ldr	r3, [r4, #8]
 8004430:	3b01      	subs	r3, #1
 8004432:	60a3      	str	r3, [r4, #8]
 8004434:	6823      	ldr	r3, [r4, #0]
 8004436:	1c5a      	adds	r2, r3, #1
 8004438:	6022      	str	r2, [r4, #0]
 800443a:	701e      	strb	r6, [r3, #0]
 800443c:	6963      	ldr	r3, [r4, #20]
 800443e:	3001      	adds	r0, #1
 8004440:	4298      	cmp	r0, r3
 8004442:	d004      	beq.n	800444e <__swbuf_r+0x62>
 8004444:	89a3      	ldrh	r3, [r4, #12]
 8004446:	07db      	lsls	r3, r3, #31
 8004448:	d519      	bpl.n	800447e <__swbuf_r+0x92>
 800444a:	2e0a      	cmp	r6, #10
 800444c:	d117      	bne.n	800447e <__swbuf_r+0x92>
 800444e:	4621      	mov	r1, r4
 8004450:	4628      	mov	r0, r5
 8004452:	f7ff fa95 	bl	8003980 <_fflush_r>
 8004456:	b190      	cbz	r0, 800447e <__swbuf_r+0x92>
 8004458:	e00f      	b.n	800447a <__swbuf_r+0x8e>
 800445a:	4b0b      	ldr	r3, [pc, #44]	; (8004488 <__swbuf_r+0x9c>)
 800445c:	429c      	cmp	r4, r3
 800445e:	d101      	bne.n	8004464 <__swbuf_r+0x78>
 8004460:	68ac      	ldr	r4, [r5, #8]
 8004462:	e7d0      	b.n	8004406 <__swbuf_r+0x1a>
 8004464:	4b09      	ldr	r3, [pc, #36]	; (800448c <__swbuf_r+0xa0>)
 8004466:	429c      	cmp	r4, r3
 8004468:	bf08      	it	eq
 800446a:	68ec      	ldreq	r4, [r5, #12]
 800446c:	e7cb      	b.n	8004406 <__swbuf_r+0x1a>
 800446e:	4621      	mov	r1, r4
 8004470:	4628      	mov	r0, r5
 8004472:	f000 f81f 	bl	80044b4 <__swsetup_r>
 8004476:	2800      	cmp	r0, #0
 8004478:	d0cc      	beq.n	8004414 <__swbuf_r+0x28>
 800447a:	f04f 37ff 	mov.w	r7, #4294967295
 800447e:	4638      	mov	r0, r7
 8004480:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004482:	bf00      	nop
 8004484:	080047d8 	.word	0x080047d8
 8004488:	080047f8 	.word	0x080047f8
 800448c:	080047b8 	.word	0x080047b8

08004490 <_write_r>:
 8004490:	b538      	push	{r3, r4, r5, lr}
 8004492:	4c07      	ldr	r4, [pc, #28]	; (80044b0 <_write_r+0x20>)
 8004494:	4605      	mov	r5, r0
 8004496:	4608      	mov	r0, r1
 8004498:	4611      	mov	r1, r2
 800449a:	2200      	movs	r2, #0
 800449c:	6022      	str	r2, [r4, #0]
 800449e:	461a      	mov	r2, r3
 80044a0:	f7fe fe88 	bl	80031b4 <_write>
 80044a4:	1c43      	adds	r3, r0, #1
 80044a6:	d102      	bne.n	80044ae <_write_r+0x1e>
 80044a8:	6823      	ldr	r3, [r4, #0]
 80044aa:	b103      	cbz	r3, 80044ae <_write_r+0x1e>
 80044ac:	602b      	str	r3, [r5, #0]
 80044ae:	bd38      	pop	{r3, r4, r5, pc}
 80044b0:	2000021c 	.word	0x2000021c

080044b4 <__swsetup_r>:
 80044b4:	4b32      	ldr	r3, [pc, #200]	; (8004580 <__swsetup_r+0xcc>)
 80044b6:	b570      	push	{r4, r5, r6, lr}
 80044b8:	681d      	ldr	r5, [r3, #0]
 80044ba:	4606      	mov	r6, r0
 80044bc:	460c      	mov	r4, r1
 80044be:	b125      	cbz	r5, 80044ca <__swsetup_r+0x16>
 80044c0:	69ab      	ldr	r3, [r5, #24]
 80044c2:	b913      	cbnz	r3, 80044ca <__swsetup_r+0x16>
 80044c4:	4628      	mov	r0, r5
 80044c6:	f7ff fac5 	bl	8003a54 <__sinit>
 80044ca:	4b2e      	ldr	r3, [pc, #184]	; (8004584 <__swsetup_r+0xd0>)
 80044cc:	429c      	cmp	r4, r3
 80044ce:	d10f      	bne.n	80044f0 <__swsetup_r+0x3c>
 80044d0:	686c      	ldr	r4, [r5, #4]
 80044d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044d6:	b29a      	uxth	r2, r3
 80044d8:	0715      	lsls	r5, r2, #28
 80044da:	d42c      	bmi.n	8004536 <__swsetup_r+0x82>
 80044dc:	06d0      	lsls	r0, r2, #27
 80044de:	d411      	bmi.n	8004504 <__swsetup_r+0x50>
 80044e0:	2209      	movs	r2, #9
 80044e2:	6032      	str	r2, [r6, #0]
 80044e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044e8:	81a3      	strh	r3, [r4, #12]
 80044ea:	f04f 30ff 	mov.w	r0, #4294967295
 80044ee:	bd70      	pop	{r4, r5, r6, pc}
 80044f0:	4b25      	ldr	r3, [pc, #148]	; (8004588 <__swsetup_r+0xd4>)
 80044f2:	429c      	cmp	r4, r3
 80044f4:	d101      	bne.n	80044fa <__swsetup_r+0x46>
 80044f6:	68ac      	ldr	r4, [r5, #8]
 80044f8:	e7eb      	b.n	80044d2 <__swsetup_r+0x1e>
 80044fa:	4b24      	ldr	r3, [pc, #144]	; (800458c <__swsetup_r+0xd8>)
 80044fc:	429c      	cmp	r4, r3
 80044fe:	bf08      	it	eq
 8004500:	68ec      	ldreq	r4, [r5, #12]
 8004502:	e7e6      	b.n	80044d2 <__swsetup_r+0x1e>
 8004504:	0751      	lsls	r1, r2, #29
 8004506:	d512      	bpl.n	800452e <__swsetup_r+0x7a>
 8004508:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800450a:	b141      	cbz	r1, 800451e <__swsetup_r+0x6a>
 800450c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004510:	4299      	cmp	r1, r3
 8004512:	d002      	beq.n	800451a <__swsetup_r+0x66>
 8004514:	4630      	mov	r0, r6
 8004516:	f7ff fb93 	bl	8003c40 <_free_r>
 800451a:	2300      	movs	r3, #0
 800451c:	6363      	str	r3, [r4, #52]	; 0x34
 800451e:	89a3      	ldrh	r3, [r4, #12]
 8004520:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004524:	81a3      	strh	r3, [r4, #12]
 8004526:	2300      	movs	r3, #0
 8004528:	6063      	str	r3, [r4, #4]
 800452a:	6923      	ldr	r3, [r4, #16]
 800452c:	6023      	str	r3, [r4, #0]
 800452e:	89a3      	ldrh	r3, [r4, #12]
 8004530:	f043 0308 	orr.w	r3, r3, #8
 8004534:	81a3      	strh	r3, [r4, #12]
 8004536:	6923      	ldr	r3, [r4, #16]
 8004538:	b94b      	cbnz	r3, 800454e <__swsetup_r+0x9a>
 800453a:	89a3      	ldrh	r3, [r4, #12]
 800453c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004540:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004544:	d003      	beq.n	800454e <__swsetup_r+0x9a>
 8004546:	4621      	mov	r1, r4
 8004548:	4630      	mov	r0, r6
 800454a:	f7ff fb31 	bl	8003bb0 <__smakebuf_r>
 800454e:	89a2      	ldrh	r2, [r4, #12]
 8004550:	f012 0301 	ands.w	r3, r2, #1
 8004554:	d00c      	beq.n	8004570 <__swsetup_r+0xbc>
 8004556:	2300      	movs	r3, #0
 8004558:	60a3      	str	r3, [r4, #8]
 800455a:	6963      	ldr	r3, [r4, #20]
 800455c:	425b      	negs	r3, r3
 800455e:	61a3      	str	r3, [r4, #24]
 8004560:	6923      	ldr	r3, [r4, #16]
 8004562:	b953      	cbnz	r3, 800457a <__swsetup_r+0xc6>
 8004564:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004568:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800456c:	d1ba      	bne.n	80044e4 <__swsetup_r+0x30>
 800456e:	bd70      	pop	{r4, r5, r6, pc}
 8004570:	0792      	lsls	r2, r2, #30
 8004572:	bf58      	it	pl
 8004574:	6963      	ldrpl	r3, [r4, #20]
 8004576:	60a3      	str	r3, [r4, #8]
 8004578:	e7f2      	b.n	8004560 <__swsetup_r+0xac>
 800457a:	2000      	movs	r0, #0
 800457c:	e7f7      	b.n	800456e <__swsetup_r+0xba>
 800457e:	bf00      	nop
 8004580:	2000000c 	.word	0x2000000c
 8004584:	080047d8 	.word	0x080047d8
 8004588:	080047f8 	.word	0x080047f8
 800458c:	080047b8 	.word	0x080047b8

08004590 <_close_r>:
 8004590:	b538      	push	{r3, r4, r5, lr}
 8004592:	4c06      	ldr	r4, [pc, #24]	; (80045ac <_close_r+0x1c>)
 8004594:	2300      	movs	r3, #0
 8004596:	4605      	mov	r5, r0
 8004598:	4608      	mov	r0, r1
 800459a:	6023      	str	r3, [r4, #0]
 800459c:	f7fe fe32 	bl	8003204 <_close>
 80045a0:	1c43      	adds	r3, r0, #1
 80045a2:	d102      	bne.n	80045aa <_close_r+0x1a>
 80045a4:	6823      	ldr	r3, [r4, #0]
 80045a6:	b103      	cbz	r3, 80045aa <_close_r+0x1a>
 80045a8:	602b      	str	r3, [r5, #0]
 80045aa:	bd38      	pop	{r3, r4, r5, pc}
 80045ac:	2000021c 	.word	0x2000021c

080045b0 <_fstat_r>:
 80045b0:	b538      	push	{r3, r4, r5, lr}
 80045b2:	4c07      	ldr	r4, [pc, #28]	; (80045d0 <_fstat_r+0x20>)
 80045b4:	2300      	movs	r3, #0
 80045b6:	4605      	mov	r5, r0
 80045b8:	4608      	mov	r0, r1
 80045ba:	4611      	mov	r1, r2
 80045bc:	6023      	str	r3, [r4, #0]
 80045be:	f7fe fe24 	bl	800320a <_fstat>
 80045c2:	1c43      	adds	r3, r0, #1
 80045c4:	d102      	bne.n	80045cc <_fstat_r+0x1c>
 80045c6:	6823      	ldr	r3, [r4, #0]
 80045c8:	b103      	cbz	r3, 80045cc <_fstat_r+0x1c>
 80045ca:	602b      	str	r3, [r5, #0]
 80045cc:	bd38      	pop	{r3, r4, r5, pc}
 80045ce:	bf00      	nop
 80045d0:	2000021c 	.word	0x2000021c

080045d4 <_isatty_r>:
 80045d4:	b538      	push	{r3, r4, r5, lr}
 80045d6:	4c06      	ldr	r4, [pc, #24]	; (80045f0 <_isatty_r+0x1c>)
 80045d8:	2300      	movs	r3, #0
 80045da:	4605      	mov	r5, r0
 80045dc:	4608      	mov	r0, r1
 80045de:	6023      	str	r3, [r4, #0]
 80045e0:	f7fe fe18 	bl	8003214 <_isatty>
 80045e4:	1c43      	adds	r3, r0, #1
 80045e6:	d102      	bne.n	80045ee <_isatty_r+0x1a>
 80045e8:	6823      	ldr	r3, [r4, #0]
 80045ea:	b103      	cbz	r3, 80045ee <_isatty_r+0x1a>
 80045ec:	602b      	str	r3, [r5, #0]
 80045ee:	bd38      	pop	{r3, r4, r5, pc}
 80045f0:	2000021c 	.word	0x2000021c

080045f4 <_lseek_r>:
 80045f4:	b538      	push	{r3, r4, r5, lr}
 80045f6:	4c07      	ldr	r4, [pc, #28]	; (8004614 <_lseek_r+0x20>)
 80045f8:	4605      	mov	r5, r0
 80045fa:	4608      	mov	r0, r1
 80045fc:	4611      	mov	r1, r2
 80045fe:	2200      	movs	r2, #0
 8004600:	6022      	str	r2, [r4, #0]
 8004602:	461a      	mov	r2, r3
 8004604:	f7fe fe08 	bl	8003218 <_lseek>
 8004608:	1c43      	adds	r3, r0, #1
 800460a:	d102      	bne.n	8004612 <_lseek_r+0x1e>
 800460c:	6823      	ldr	r3, [r4, #0]
 800460e:	b103      	cbz	r3, 8004612 <_lseek_r+0x1e>
 8004610:	602b      	str	r3, [r5, #0]
 8004612:	bd38      	pop	{r3, r4, r5, pc}
 8004614:	2000021c 	.word	0x2000021c

08004618 <memcpy>:
 8004618:	b510      	push	{r4, lr}
 800461a:	1e43      	subs	r3, r0, #1
 800461c:	440a      	add	r2, r1
 800461e:	4291      	cmp	r1, r2
 8004620:	d100      	bne.n	8004624 <memcpy+0xc>
 8004622:	bd10      	pop	{r4, pc}
 8004624:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004628:	f803 4f01 	strb.w	r4, [r3, #1]!
 800462c:	e7f7      	b.n	800461e <memcpy+0x6>

0800462e <__malloc_lock>:
 800462e:	4770      	bx	lr

08004630 <__malloc_unlock>:
 8004630:	4770      	bx	lr
	...

08004634 <_read_r>:
 8004634:	b538      	push	{r3, r4, r5, lr}
 8004636:	4c07      	ldr	r4, [pc, #28]	; (8004654 <_read_r+0x20>)
 8004638:	4605      	mov	r5, r0
 800463a:	4608      	mov	r0, r1
 800463c:	4611      	mov	r1, r2
 800463e:	2200      	movs	r2, #0
 8004640:	6022      	str	r2, [r4, #0]
 8004642:	461a      	mov	r2, r3
 8004644:	f7fe fda8 	bl	8003198 <_read>
 8004648:	1c43      	adds	r3, r0, #1
 800464a:	d102      	bne.n	8004652 <_read_r+0x1e>
 800464c:	6823      	ldr	r3, [r4, #0]
 800464e:	b103      	cbz	r3, 8004652 <_read_r+0x1e>
 8004650:	602b      	str	r3, [r5, #0]
 8004652:	bd38      	pop	{r3, r4, r5, pc}
 8004654:	2000021c 	.word	0x2000021c

08004658 <abort>:
 8004658:	b508      	push	{r3, lr}
 800465a:	2006      	movs	r0, #6
 800465c:	f000 f82c 	bl	80046b8 <raise>
 8004660:	2001      	movs	r0, #1
 8004662:	f7fe fd93 	bl	800318c <_exit>

08004666 <_raise_r>:
 8004666:	291f      	cmp	r1, #31
 8004668:	b538      	push	{r3, r4, r5, lr}
 800466a:	4604      	mov	r4, r0
 800466c:	460d      	mov	r5, r1
 800466e:	d904      	bls.n	800467a <_raise_r+0x14>
 8004670:	2316      	movs	r3, #22
 8004672:	6003      	str	r3, [r0, #0]
 8004674:	f04f 30ff 	mov.w	r0, #4294967295
 8004678:	bd38      	pop	{r3, r4, r5, pc}
 800467a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800467c:	b112      	cbz	r2, 8004684 <_raise_r+0x1e>
 800467e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004682:	b94b      	cbnz	r3, 8004698 <_raise_r+0x32>
 8004684:	4620      	mov	r0, r4
 8004686:	f000 f831 	bl	80046ec <_getpid_r>
 800468a:	462a      	mov	r2, r5
 800468c:	4601      	mov	r1, r0
 800468e:	4620      	mov	r0, r4
 8004690:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004694:	f000 b818 	b.w	80046c8 <_kill_r>
 8004698:	2b01      	cmp	r3, #1
 800469a:	d00a      	beq.n	80046b2 <_raise_r+0x4c>
 800469c:	1c59      	adds	r1, r3, #1
 800469e:	d103      	bne.n	80046a8 <_raise_r+0x42>
 80046a0:	2316      	movs	r3, #22
 80046a2:	6003      	str	r3, [r0, #0]
 80046a4:	2001      	movs	r0, #1
 80046a6:	bd38      	pop	{r3, r4, r5, pc}
 80046a8:	2400      	movs	r4, #0
 80046aa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80046ae:	4628      	mov	r0, r5
 80046b0:	4798      	blx	r3
 80046b2:	2000      	movs	r0, #0
 80046b4:	bd38      	pop	{r3, r4, r5, pc}
	...

080046b8 <raise>:
 80046b8:	4b02      	ldr	r3, [pc, #8]	; (80046c4 <raise+0xc>)
 80046ba:	4601      	mov	r1, r0
 80046bc:	6818      	ldr	r0, [r3, #0]
 80046be:	f7ff bfd2 	b.w	8004666 <_raise_r>
 80046c2:	bf00      	nop
 80046c4:	2000000c 	.word	0x2000000c

080046c8 <_kill_r>:
 80046c8:	b538      	push	{r3, r4, r5, lr}
 80046ca:	4c07      	ldr	r4, [pc, #28]	; (80046e8 <_kill_r+0x20>)
 80046cc:	2300      	movs	r3, #0
 80046ce:	4605      	mov	r5, r0
 80046d0:	4608      	mov	r0, r1
 80046d2:	4611      	mov	r1, r2
 80046d4:	6023      	str	r3, [r4, #0]
 80046d6:	f7fe fd51 	bl	800317c <_kill>
 80046da:	1c43      	adds	r3, r0, #1
 80046dc:	d102      	bne.n	80046e4 <_kill_r+0x1c>
 80046de:	6823      	ldr	r3, [r4, #0]
 80046e0:	b103      	cbz	r3, 80046e4 <_kill_r+0x1c>
 80046e2:	602b      	str	r3, [r5, #0]
 80046e4:	bd38      	pop	{r3, r4, r5, pc}
 80046e6:	bf00      	nop
 80046e8:	2000021c 	.word	0x2000021c

080046ec <_getpid_r>:
 80046ec:	f7fe bd44 	b.w	8003178 <_getpid>

080046f0 <_init>:
 80046f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046f2:	bf00      	nop
 80046f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046f6:	bc08      	pop	{r3}
 80046f8:	469e      	mov	lr, r3
 80046fa:	4770      	bx	lr

080046fc <_fini>:
 80046fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046fe:	bf00      	nop
 8004700:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004702:	bc08      	pop	{r3}
 8004704:	469e      	mov	lr, r3
 8004706:	4770      	bx	lr
