# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/Femto/Desktop/PipelinedRiscProcessor/VHDLFiles/my_16adder.vhd
