TimeQuest Timing Analyzer report for Coursework_mux
Wed May 15 16:57:42 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'c'
 12. Slow Model Hold: 'c'
 13. Slow Model Recovery: 'c'
 14. Slow Model Removal: 'c'
 15. Slow Model Minimum Pulse Width: 'c'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'c'
 26. Fast Model Hold: 'c'
 27. Fast Model Recovery: 'c'
 28. Fast Model Removal: 'c'
 29. Fast Model Minimum Pulse Width: 'c'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Setup Transfers
 40. Hold Transfers
 41. Recovery Transfers
 42. Removal Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Coursework_mux                                                    ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5Q208C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; c          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { c }   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                   ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 456.41 MHz ; 340.02 MHz      ; c          ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; c     ; -1.191 ; -4.705        ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; c     ; 0.499 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; c     ; -4.531 ; -24.318       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; c     ; 2.418 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; c     ; -1.941 ; -36.073               ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'c'                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.191 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 2.231      ;
; -1.174 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 2.214      ;
; -1.105 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 2.145      ;
; -1.088 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 2.128      ;
; -1.021 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 2.061      ;
; -1.019 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 2.059      ;
; -1.002 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 2.042      ;
; -1.001 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 2.041      ;
; -0.935 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 1.975      ;
; -0.933 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 1.973      ;
; -0.522 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 1.562      ;
; -0.521 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 1.561      ;
; -0.456 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 1.496      ;
; -0.455 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 1.495      ;
; -0.046 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 1.086      ;
; -0.002 ; create_output_tact:inst12|inst3                                                                                        ; create_output_tact:inst12|inst5                                                                                        ; c            ; c           ; 1.000        ; 0.000      ; 1.042      ;
; 0.235  ; create_output_tact:inst12|inst3                                                                                        ; create_output_tact:inst12|inst3                                                                                        ; c            ; c           ; 1.000        ; 0.000      ; 0.805      ;
; 0.235  ; create_output_tact:inst12|inst4                                                                                        ; create_output_tact:inst12|inst4                                                                                        ; c            ; c           ; 1.000        ; 0.000      ; 0.805      ;
; 0.235  ; create_output_tact:inst12|inst5                                                                                        ; create_output_tact:inst12|inst5                                                                                        ; c            ; c           ; 1.000        ; 0.000      ; 0.805      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'c'                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; create_output_tact:inst12|inst3                                                                                        ; create_output_tact:inst12|inst3                                                                                        ; c            ; c           ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; create_output_tact:inst12|inst5                                                                                        ; create_output_tact:inst12|inst5                                                                                        ; c            ; c           ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; create_output_tact:inst12|inst4                                                                                        ; create_output_tact:inst12|inst4                                                                                        ; c            ; c           ; 0.000        ; 0.000      ; 0.805      ;
; 0.736 ; create_output_tact:inst12|inst3                                                                                        ; create_output_tact:inst12|inst5                                                                                        ; c            ; c           ; 0.000        ; 0.000      ; 1.042      ;
; 0.780 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 1.086      ;
; 1.189 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 1.495      ;
; 1.190 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 1.496      ;
; 1.255 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 1.561      ;
; 1.256 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 1.562      ;
; 1.667 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 1.973      ;
; 1.669 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 1.975      ;
; 1.735 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 2.041      ;
; 1.736 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 2.042      ;
; 1.753 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 2.059      ;
; 1.755 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 2.061      ;
; 1.822 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 2.128      ;
; 1.839 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 2.145      ;
; 1.908 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 2.214      ;
; 1.925 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 2.231      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'c'                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.531 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ; c            ; c           ; 1.000        ; -2.386     ; 3.185      ;
; -4.531 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ; c            ; c           ; 1.000        ; -2.386     ; 3.185      ;
; -4.531 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ; c            ; c           ; 1.000        ; -2.386     ; 3.185      ;
; -4.483 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ; c            ; c           ; 1.000        ; -2.386     ; 3.137      ;
; -4.483 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ; c            ; c           ; 1.000        ; -2.386     ; 3.137      ;
; -4.483 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ; c            ; c           ; 1.000        ; -2.386     ; 3.137      ;
; -4.327 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ; c            ; c           ; 1.000        ; -2.386     ; 2.981      ;
; -4.327 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ; c            ; c           ; 1.000        ; -2.386     ; 2.981      ;
; -4.327 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ; c            ; c           ; 1.000        ; -2.386     ; 2.981      ;
; -4.169 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ; c            ; c           ; 1.000        ; -2.386     ; 2.823      ;
; -4.169 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ; c            ; c           ; 1.000        ; -2.386     ; 2.823      ;
; -4.169 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ; c            ; c           ; 1.000        ; -2.386     ; 2.823      ;
; -4.070 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ; c            ; c           ; 1.000        ; -2.386     ; 2.724      ;
; -4.070 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ; c            ; c           ; 1.000        ; -2.386     ; 2.724      ;
; -4.070 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ; c            ; c           ; 1.000        ; -2.386     ; 2.724      ;
; -2.145 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 3.185      ;
; -2.145 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 3.185      ;
; -2.145 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 3.185      ;
; -2.145 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 3.185      ;
; -2.145 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 3.185      ;
; -2.097 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 3.137      ;
; -2.097 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 3.137      ;
; -2.097 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 3.137      ;
; -2.097 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 3.137      ;
; -2.097 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 3.137      ;
; -1.941 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 2.981      ;
; -1.941 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 2.981      ;
; -1.941 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 2.981      ;
; -1.941 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 2.981      ;
; -1.941 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 2.981      ;
; -1.783 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 2.823      ;
; -1.783 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 2.823      ;
; -1.783 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 2.823      ;
; -1.783 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 2.823      ;
; -1.783 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 2.823      ;
; -1.684 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 2.724      ;
; -1.684 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 2.724      ;
; -1.684 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 2.724      ;
; -1.684 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 2.724      ;
; -1.684 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 2.724      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'c'                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.418 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 2.724      ;
; 2.418 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 2.724      ;
; 2.418 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 2.724      ;
; 2.418 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 2.724      ;
; 2.418 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 2.724      ;
; 2.517 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 2.823      ;
; 2.517 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 2.823      ;
; 2.517 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 2.823      ;
; 2.517 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 2.823      ;
; 2.517 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 2.823      ;
; 2.675 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 2.981      ;
; 2.675 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 2.981      ;
; 2.675 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 2.981      ;
; 2.675 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 2.981      ;
; 2.675 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 2.981      ;
; 2.831 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 3.137      ;
; 2.831 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 3.137      ;
; 2.831 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 3.137      ;
; 2.831 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 3.137      ;
; 2.831 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 3.137      ;
; 2.879 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 3.185      ;
; 2.879 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 3.185      ;
; 2.879 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 3.185      ;
; 2.879 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 3.185      ;
; 2.879 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 3.185      ;
; 4.804 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ; c            ; c           ; 0.000        ; -2.386     ; 2.724      ;
; 4.804 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ; c            ; c           ; 0.000        ; -2.386     ; 2.724      ;
; 4.804 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ; c            ; c           ; 0.000        ; -2.386     ; 2.724      ;
; 4.903 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ; c            ; c           ; 0.000        ; -2.386     ; 2.823      ;
; 4.903 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ; c            ; c           ; 0.000        ; -2.386     ; 2.823      ;
; 4.903 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ; c            ; c           ; 0.000        ; -2.386     ; 2.823      ;
; 5.061 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ; c            ; c           ; 0.000        ; -2.386     ; 2.981      ;
; 5.061 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ; c            ; c           ; 0.000        ; -2.386     ; 2.981      ;
; 5.061 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ; c            ; c           ; 0.000        ; -2.386     ; 2.981      ;
; 5.217 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ; c            ; c           ; 0.000        ; -2.386     ; 3.137      ;
; 5.217 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ; c            ; c           ; 0.000        ; -2.386     ; 3.137      ;
; 5.217 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ; c            ; c           ; 0.000        ; -2.386     ; 3.137      ;
; 5.265 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ; c            ; c           ; 0.000        ; -2.386     ; 3.185      ;
; 5.265 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ; c            ; c           ; 0.000        ; -2.386     ; 3.185      ;
; 5.265 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ; c            ; c           ; 0.000        ; -2.386     ; 3.185      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'c'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; c     ; Rise       ; c                                                                                                                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; create_output_tact:inst12|inst3                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; create_output_tact:inst12|inst3                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; create_output_tact:inst12|inst4                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; create_output_tact:inst12|inst4                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; create_output_tact:inst12|inst5                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; create_output_tact:inst12|inst5                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; c|combout                                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; c|combout                                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; c~clkctrl|inclk[0]                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; c~clkctrl|inclk[0]                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; c~clkctrl|outclk                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; c~clkctrl|outclk                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; ins879t|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; ins879t|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; ins879t|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; ins879t|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; ins879t|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; ins879t|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; ins879t|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; ins879t|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; ins879t|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; ins879t|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|i1234567nst|LPM_MUX_component|auto_generated|result_node[0]|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|i1234567nst|LPM_MUX_component|auto_generated|result_node[0]|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|i1234567nst|LPM_MUX_component|auto_generated|result_node[0]|datad                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|i1234567nst|LPM_MUX_component|auto_generated|result_node[0]|datad                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|i1234567nst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|i1234567nst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|i1234567nst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|i1234567nst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|inst3|clk                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|inst3|clk                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|inst4|clk                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|inst4|clk                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|inst5|clk                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|inst5|clk                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst1779|LPM_SHIFTREG_component|dffs[0]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst1779|LPM_SHIFTREG_component|dffs[0]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst1779|LPM_SHIFTREG_component|dffs[1]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst1779|LPM_SHIFTREG_component|dffs[1]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst1779|LPM_SHIFTREG_component|dffs[2]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst1779|LPM_SHIFTREG_component|dffs[2]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[0]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[0]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[10]|clk                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[10]|clk                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[11]|clk                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[11]|clk                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[1]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[1]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[2]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[2]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[3]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[3]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[4]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[4]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[5]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[5]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[6]|clk                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; load      ; c          ; 5.080 ; 5.080 ; Fall       ; c               ;
; speed     ; c          ; 5.027 ; 5.027 ; Fall       ; c               ;
; start     ; c          ; 4.765 ; 4.765 ; Fall       ; c               ;
; stop      ; c          ; 2.648 ; 2.648 ; Fall       ; c               ;
; x[*]      ; c          ; 5.442 ; 5.442 ; Fall       ; c               ;
;  x[0]     ; c          ; 4.730 ; 4.730 ; Fall       ; c               ;
;  x[1]     ; c          ; 5.442 ; 5.442 ; Fall       ; c               ;
;  x[2]     ; c          ; 4.209 ; 4.209 ; Fall       ; c               ;
;  x[3]     ; c          ; 4.891 ; 4.891 ; Fall       ; c               ;
;  x[4]     ; c          ; 4.336 ; 4.336 ; Fall       ; c               ;
;  x[5]     ; c          ; 4.412 ; 4.412 ; Fall       ; c               ;
;  x[6]     ; c          ; 4.370 ; 4.370 ; Fall       ; c               ;
;  x[7]     ; c          ; 4.713 ; 4.713 ; Fall       ; c               ;
;  x[8]     ; c          ; 4.217 ; 4.217 ; Fall       ; c               ;
;  x[9]     ; c          ; 4.614 ; 4.614 ; Fall       ; c               ;
;  x[10]    ; c          ; 4.701 ; 4.701 ; Fall       ; c               ;
;  x[11]    ; c          ; 4.592 ; 4.592 ; Fall       ; c               ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; load      ; c          ; -4.814 ; -4.814 ; Fall       ; c               ;
; speed     ; c          ; -4.761 ; -4.761 ; Fall       ; c               ;
; start     ; c          ; -4.499 ; -4.499 ; Fall       ; c               ;
; stop      ; c          ; -2.382 ; -2.382 ; Fall       ; c               ;
; x[*]      ; c          ; -3.943 ; -3.943 ; Fall       ; c               ;
;  x[0]     ; c          ; -4.141 ; -4.141 ; Fall       ; c               ;
;  x[1]     ; c          ; -4.082 ; -4.082 ; Fall       ; c               ;
;  x[2]     ; c          ; -3.943 ; -3.943 ; Fall       ; c               ;
;  x[3]     ; c          ; -4.625 ; -4.625 ; Fall       ; c               ;
;  x[4]     ; c          ; -4.070 ; -4.070 ; Fall       ; c               ;
;  x[5]     ; c          ; -4.146 ; -4.146 ; Fall       ; c               ;
;  x[6]     ; c          ; -4.104 ; -4.104 ; Fall       ; c               ;
;  x[7]     ; c          ; -4.447 ; -4.447 ; Fall       ; c               ;
;  x[8]     ; c          ; -3.951 ; -3.951 ; Fall       ; c               ;
;  x[9]     ; c          ; -4.348 ; -4.348 ; Fall       ; c               ;
;  x[10]    ; c          ; -4.435 ; -4.435 ; Fall       ; c               ;
;  x[11]    ; c          ; -4.326 ; -4.326 ; Fall       ; c               ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; c_M         ; c          ; 6.655  ; 6.655  ; Rise       ; c               ;
; c_M         ; c          ; 9.825  ; 9.825  ; Fall       ; c               ;
; data[*]     ; c          ; 10.035 ; 10.035 ; Fall       ; c               ;
;  data[1]    ; c          ; 6.914  ; 6.914  ; Fall       ; c               ;
;  data[2]    ; c          ; 7.318  ; 7.318  ; Fall       ; c               ;
;  data[3]    ; c          ; 7.282  ; 7.282  ; Fall       ; c               ;
;  data[4]    ; c          ; 7.627  ; 7.627  ; Fall       ; c               ;
;  data[5]    ; c          ; 7.290  ; 7.290  ; Fall       ; c               ;
;  data[6]    ; c          ; 6.912  ; 6.912  ; Fall       ; c               ;
;  data[7]    ; c          ; 6.921  ; 6.921  ; Fall       ; c               ;
;  data[8]    ; c          ; 7.377  ; 7.377  ; Fall       ; c               ;
;  data[9]    ; c          ; 7.597  ; 7.597  ; Fall       ; c               ;
;  data[10]   ; c          ; 7.687  ; 7.687  ; Fall       ; c               ;
;  data[11]   ; c          ; 6.916  ; 6.916  ; Fall       ; c               ;
;  data[12]   ; c          ; 7.717  ; 7.717  ; Fall       ; c               ;
;  data[13]   ; c          ; 10.035 ; 10.035 ; Fall       ; c               ;
; ready       ; c          ; 10.237 ; 10.237 ; Fall       ; c               ;
; serial_code ; c          ; 15.043 ; 15.043 ; Fall       ; c               ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; c_M         ; c          ; 6.655  ; 6.655  ; Rise       ; c               ;
; c_M         ; c          ; 6.655  ; 6.655  ; Fall       ; c               ;
; data[*]     ; c          ; 6.912  ; 6.912  ; Fall       ; c               ;
;  data[1]    ; c          ; 6.914  ; 6.914  ; Fall       ; c               ;
;  data[2]    ; c          ; 7.318  ; 7.318  ; Fall       ; c               ;
;  data[3]    ; c          ; 7.282  ; 7.282  ; Fall       ; c               ;
;  data[4]    ; c          ; 7.627  ; 7.627  ; Fall       ; c               ;
;  data[5]    ; c          ; 7.290  ; 7.290  ; Fall       ; c               ;
;  data[6]    ; c          ; 6.912  ; 6.912  ; Fall       ; c               ;
;  data[7]    ; c          ; 6.921  ; 6.921  ; Fall       ; c               ;
;  data[8]    ; c          ; 7.377  ; 7.377  ; Fall       ; c               ;
;  data[9]    ; c          ; 7.597  ; 7.597  ; Fall       ; c               ;
;  data[10]   ; c          ; 7.687  ; 7.687  ; Fall       ; c               ;
;  data[11]   ; c          ; 6.916  ; 6.916  ; Fall       ; c               ;
;  data[12]   ; c          ; 7.717  ; 7.717  ; Fall       ; c               ;
;  data[13]   ; c          ; 8.407  ; 8.407  ; Fall       ; c               ;
; ready       ; c          ; 9.875  ; 9.875  ; Fall       ; c               ;
; serial_code ; c          ; 10.174 ; 10.174 ; Fall       ; c               ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------+
; Fast Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; c     ; 0.271 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; c     ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; c     ; -1.188 ; -4.524        ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; c     ; 0.896 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; c     ; -1.380 ; -24.380               ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'c'                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.271 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 0.761      ;
; 0.285 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 0.747      ;
; 0.306 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 0.726      ;
; 0.320 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 0.712      ;
; 0.340 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 0.692      ;
; 0.341 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 0.691      ;
; 0.352 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 0.680      ;
; 0.355 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 0.677      ;
; 0.375 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 0.657      ;
; 0.376 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 0.656      ;
; 0.492 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 0.540      ;
; 0.495 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 0.537      ;
; 0.513 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 0.519      ;
; 0.514 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 0.518      ;
; 0.622 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 0.410      ;
; 0.643 ; create_output_tact:inst12|inst3                                                                                        ; create_output_tact:inst12|inst5                                                                                        ; c            ; c           ; 1.000        ; 0.000      ; 0.389      ;
; 0.665 ; create_output_tact:inst12|inst3                                                                                        ; create_output_tact:inst12|inst3                                                                                        ; c            ; c           ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; create_output_tact:inst12|inst4                                                                                        ; create_output_tact:inst12|inst4                                                                                        ; c            ; c           ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; create_output_tact:inst12|inst5                                                                                        ; create_output_tact:inst12|inst5                                                                                        ; c            ; c           ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'c'                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; create_output_tact:inst12|inst3                                                                                        ; create_output_tact:inst12|inst3                                                                                        ; c            ; c           ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; create_output_tact:inst12|inst5                                                                                        ; create_output_tact:inst12|inst5                                                                                        ; c            ; c           ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; create_output_tact:inst12|inst4                                                                                        ; create_output_tact:inst12|inst4                                                                                        ; c            ; c           ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; create_output_tact:inst12|inst3                                                                                        ; create_output_tact:inst12|inst5                                                                                        ; c            ; c           ; 0.000        ; 0.000      ; 0.389      ;
; 0.258 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 0.410      ;
; 0.366 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 0.519      ;
; 0.385 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 0.537      ;
; 0.388 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 0.540      ;
; 0.504 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 0.657      ;
; 0.525 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 0.677      ;
; 0.528 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 0.680      ;
; 0.539 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 0.691      ;
; 0.540 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 0.692      ;
; 0.560 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 0.712      ;
; 0.574 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 0.726      ;
; 0.595 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 0.747      ;
; 0.609 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 0.761      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'c'                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.188 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ; c            ; c           ; 1.000        ; -0.996     ; 1.224      ;
; -1.188 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ; c            ; c           ; 1.000        ; -0.996     ; 1.224      ;
; -1.188 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ; c            ; c           ; 1.000        ; -0.996     ; 1.224      ;
; -1.165 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ; c            ; c           ; 1.000        ; -0.996     ; 1.201      ;
; -1.165 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ; c            ; c           ; 1.000        ; -0.996     ; 1.201      ;
; -1.165 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ; c            ; c           ; 1.000        ; -0.996     ; 1.201      ;
; -1.093 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ; c            ; c           ; 1.000        ; -0.996     ; 1.129      ;
; -1.093 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ; c            ; c           ; 1.000        ; -0.996     ; 1.129      ;
; -1.093 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ; c            ; c           ; 1.000        ; -0.996     ; 1.129      ;
; -1.052 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ; c            ; c           ; 1.000        ; -0.996     ; 1.088      ;
; -1.052 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ; c            ; c           ; 1.000        ; -0.996     ; 1.088      ;
; -1.052 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ; c            ; c           ; 1.000        ; -0.996     ; 1.088      ;
; -1.012 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ; c            ; c           ; 1.000        ; -0.996     ; 1.048      ;
; -1.012 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ; c            ; c           ; 1.000        ; -0.996     ; 1.048      ;
; -1.012 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ; c            ; c           ; 1.000        ; -0.996     ; 1.048      ;
; -0.192 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 1.224      ;
; -0.192 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 1.224      ;
; -0.192 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 1.224      ;
; -0.192 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 1.224      ;
; -0.192 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 1.224      ;
; -0.169 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 1.201      ;
; -0.169 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 1.201      ;
; -0.169 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 1.201      ;
; -0.169 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 1.201      ;
; -0.169 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 1.201      ;
; -0.097 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 1.129      ;
; -0.056 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 1.088      ;
; -0.056 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 1.088      ;
; -0.056 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 1.088      ;
; -0.056 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 1.088      ;
; -0.056 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 1.088      ;
; -0.016 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 1.048      ;
; -0.016 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 1.048      ;
; -0.016 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 1.048      ;
; -0.016 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 1.048      ;
; -0.016 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 1.048      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'c'                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.896 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 1.048      ;
; 0.896 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 1.048      ;
; 0.896 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 1.048      ;
; 0.896 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 1.048      ;
; 0.896 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 1.048      ;
; 0.936 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 1.088      ;
; 0.936 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 1.088      ;
; 0.936 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 1.088      ;
; 0.936 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 1.088      ;
; 0.936 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 1.088      ;
; 0.977 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 1.129      ;
; 0.977 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 1.129      ;
; 0.977 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 1.129      ;
; 0.977 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 1.129      ;
; 0.977 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 1.129      ;
; 1.049 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 1.201      ;
; 1.049 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 1.201      ;
; 1.049 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 1.201      ;
; 1.049 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 1.201      ;
; 1.049 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 1.201      ;
; 1.072 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 1.224      ;
; 1.072 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 1.224      ;
; 1.072 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 1.224      ;
; 1.072 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 1.224      ;
; 1.072 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 1.224      ;
; 1.892 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ; c            ; c           ; 0.000        ; -0.996     ; 1.048      ;
; 1.892 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ; c            ; c           ; 0.000        ; -0.996     ; 1.048      ;
; 1.892 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ; c            ; c           ; 0.000        ; -0.996     ; 1.048      ;
; 1.932 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ; c            ; c           ; 0.000        ; -0.996     ; 1.088      ;
; 1.932 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ; c            ; c           ; 0.000        ; -0.996     ; 1.088      ;
; 1.932 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ; c            ; c           ; 0.000        ; -0.996     ; 1.088      ;
; 1.973 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ; c            ; c           ; 0.000        ; -0.996     ; 1.129      ;
; 1.973 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ; c            ; c           ; 0.000        ; -0.996     ; 1.129      ;
; 1.973 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ; c            ; c           ; 0.000        ; -0.996     ; 1.129      ;
; 2.045 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ; c            ; c           ; 0.000        ; -0.996     ; 1.201      ;
; 2.045 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ; c            ; c           ; 0.000        ; -0.996     ; 1.201      ;
; 2.045 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ; c            ; c           ; 0.000        ; -0.996     ; 1.201      ;
; 2.068 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ; c            ; c           ; 0.000        ; -0.996     ; 1.224      ;
; 2.068 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ; c            ; c           ; 0.000        ; -0.996     ; 1.224      ;
; 2.068 ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ; c            ; c           ; 0.000        ; -0.996     ; 1.224      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'c'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; c     ; Rise       ; c                                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; create_output_tact:inst12|inst3                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; create_output_tact:inst12|inst3                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; create_output_tact:inst12|inst4                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; create_output_tact:inst12|inst4                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; create_output_tact:inst12|inst5                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; create_output_tact:inst12|inst5                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; create_ready_signal_mux:ins879t|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg1:inst1779|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst2110|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; c|combout                                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; c|combout                                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; c~clkctrl|inclk[0]                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; c~clkctrl|inclk[0]                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; c~clkctrl|outclk                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; c~clkctrl|outclk                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; ins879t|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; ins879t|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; ins879t|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; ins879t|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; ins879t|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; ins879t|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; ins879t|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; ins879t|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; ins879t|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; ins879t|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|i1234567nst|LPM_MUX_component|auto_generated|result_node[0]|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|i1234567nst|LPM_MUX_component|auto_generated|result_node[0]|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|i1234567nst|LPM_MUX_component|auto_generated|result_node[0]|datad                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|i1234567nst|LPM_MUX_component|auto_generated|result_node[0]|datad                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|i1234567nst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|i1234567nst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|i1234567nst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|i1234567nst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|inst3|clk                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|inst3|clk                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|inst4|clk                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|inst4|clk                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|inst5|clk                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|inst5|clk                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst1779|LPM_SHIFTREG_component|dffs[0]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst1779|LPM_SHIFTREG_component|dffs[0]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst1779|LPM_SHIFTREG_component|dffs[1]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst1779|LPM_SHIFTREG_component|dffs[1]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst1779|LPM_SHIFTREG_component|dffs[2]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst1779|LPM_SHIFTREG_component|dffs[2]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[0]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[0]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[10]|clk                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[10]|clk                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[11]|clk                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[11]|clk                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[1]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[1]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[2]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[2]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[3]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[3]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[4]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[4]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[5]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[5]|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; inst2110|LPM_SHIFTREG_component|dffs[6]|clk                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; load      ; c          ; 2.347 ; 2.347 ; Fall       ; c               ;
; speed     ; c          ; 2.577 ; 2.577 ; Fall       ; c               ;
; start     ; c          ; 2.451 ; 2.451 ; Fall       ; c               ;
; stop      ; c          ; 1.588 ; 1.588 ; Fall       ; c               ;
; x[*]      ; c          ; 2.740 ; 2.740 ; Fall       ; c               ;
;  x[0]     ; c          ; 2.422 ; 2.422 ; Fall       ; c               ;
;  x[1]     ; c          ; 2.740 ; 2.740 ; Fall       ; c               ;
;  x[2]     ; c          ; 1.971 ; 1.971 ; Fall       ; c               ;
;  x[3]     ; c          ; 2.268 ; 2.268 ; Fall       ; c               ;
;  x[4]     ; c          ; 2.074 ; 2.074 ; Fall       ; c               ;
;  x[5]     ; c          ; 2.099 ; 2.099 ; Fall       ; c               ;
;  x[6]     ; c          ; 2.059 ; 2.059 ; Fall       ; c               ;
;  x[7]     ; c          ; 2.148 ; 2.148 ; Fall       ; c               ;
;  x[8]     ; c          ; 1.967 ; 1.967 ; Fall       ; c               ;
;  x[9]     ; c          ; 2.118 ; 2.118 ; Fall       ; c               ;
;  x[10]    ; c          ; 2.181 ; 2.181 ; Fall       ; c               ;
;  x[11]    ; c          ; 2.205 ; 2.205 ; Fall       ; c               ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; load      ; c          ; -2.227 ; -2.227 ; Fall       ; c               ;
; speed     ; c          ; -2.457 ; -2.457 ; Fall       ; c               ;
; start     ; c          ; -2.331 ; -2.331 ; Fall       ; c               ;
; stop      ; c          ; -1.468 ; -1.468 ; Fall       ; c               ;
; x[*]      ; c          ; -1.847 ; -1.847 ; Fall       ; c               ;
;  x[0]     ; c          ; -1.977 ; -1.977 ; Fall       ; c               ;
;  x[1]     ; c          ; -1.964 ; -1.964 ; Fall       ; c               ;
;  x[2]     ; c          ; -1.851 ; -1.851 ; Fall       ; c               ;
;  x[3]     ; c          ; -2.148 ; -2.148 ; Fall       ; c               ;
;  x[4]     ; c          ; -1.954 ; -1.954 ; Fall       ; c               ;
;  x[5]     ; c          ; -1.979 ; -1.979 ; Fall       ; c               ;
;  x[6]     ; c          ; -1.939 ; -1.939 ; Fall       ; c               ;
;  x[7]     ; c          ; -2.028 ; -2.028 ; Fall       ; c               ;
;  x[8]     ; c          ; -1.847 ; -1.847 ; Fall       ; c               ;
;  x[9]     ; c          ; -1.998 ; -1.998 ; Fall       ; c               ;
;  x[10]    ; c          ; -2.061 ; -2.061 ; Fall       ; c               ;
;  x[11]    ; c          ; -2.085 ; -2.085 ; Fall       ; c               ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; c_M         ; c          ; 2.799 ; 2.799 ; Rise       ; c               ;
; c_M         ; c          ; 3.949 ; 3.949 ; Fall       ; c               ;
; data[*]     ; c          ; 4.266 ; 4.266 ; Fall       ; c               ;
;  data[1]    ; c          ; 3.345 ; 3.345 ; Fall       ; c               ;
;  data[2]    ; c          ; 3.476 ; 3.476 ; Fall       ; c               ;
;  data[3]    ; c          ; 3.443 ; 3.443 ; Fall       ; c               ;
;  data[4]    ; c          ; 3.643 ; 3.643 ; Fall       ; c               ;
;  data[5]    ; c          ; 3.454 ; 3.454 ; Fall       ; c               ;
;  data[6]    ; c          ; 3.345 ; 3.345 ; Fall       ; c               ;
;  data[7]    ; c          ; 3.349 ; 3.349 ; Fall       ; c               ;
;  data[8]    ; c          ; 3.567 ; 3.567 ; Fall       ; c               ;
;  data[9]    ; c          ; 3.617 ; 3.617 ; Fall       ; c               ;
;  data[10]   ; c          ; 3.630 ; 3.630 ; Fall       ; c               ;
;  data[11]   ; c          ; 3.347 ; 3.347 ; Fall       ; c               ;
;  data[12]   ; c          ; 3.654 ; 3.654 ; Fall       ; c               ;
;  data[13]   ; c          ; 4.266 ; 4.266 ; Fall       ; c               ;
; ready       ; c          ; 4.398 ; 4.398 ; Fall       ; c               ;
; serial_code ; c          ; 5.916 ; 5.916 ; Fall       ; c               ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; c_M         ; c          ; 2.799 ; 2.799 ; Rise       ; c               ;
; c_M         ; c          ; 2.799 ; 2.799 ; Fall       ; c               ;
; data[*]     ; c          ; 3.345 ; 3.345 ; Fall       ; c               ;
;  data[1]    ; c          ; 3.345 ; 3.345 ; Fall       ; c               ;
;  data[2]    ; c          ; 3.476 ; 3.476 ; Fall       ; c               ;
;  data[3]    ; c          ; 3.443 ; 3.443 ; Fall       ; c               ;
;  data[4]    ; c          ; 3.643 ; 3.643 ; Fall       ; c               ;
;  data[5]    ; c          ; 3.454 ; 3.454 ; Fall       ; c               ;
;  data[6]    ; c          ; 3.345 ; 3.345 ; Fall       ; c               ;
;  data[7]    ; c          ; 3.349 ; 3.349 ; Fall       ; c               ;
;  data[8]    ; c          ; 3.567 ; 3.567 ; Fall       ; c               ;
;  data[9]    ; c          ; 3.617 ; 3.617 ; Fall       ; c               ;
;  data[10]   ; c          ; 3.630 ; 3.630 ; Fall       ; c               ;
;  data[11]   ; c          ; 3.347 ; 3.347 ; Fall       ; c               ;
;  data[12]   ; c          ; 3.654 ; 3.654 ; Fall       ; c               ;
;  data[13]   ; c          ; 3.848 ; 3.848 ; Fall       ; c               ;
; ready       ; c          ; 4.262 ; 4.262 ; Fall       ; c               ;
; serial_code ; c          ; 4.407 ; 4.407 ; Fall       ; c               ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.191 ; 0.215 ; -4.531   ; 0.896   ; -1.941              ;
;  c               ; -1.191 ; 0.215 ; -4.531   ; 0.896   ; -1.941              ;
; Design-wide TNS  ; -4.705 ; 0.0   ; -24.318  ; 0.0     ; -36.073             ;
;  c               ; -4.705 ; 0.000 ; -24.318  ; 0.000   ; -36.073             ;
+------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; load      ; c          ; 5.080 ; 5.080 ; Fall       ; c               ;
; speed     ; c          ; 5.027 ; 5.027 ; Fall       ; c               ;
; start     ; c          ; 4.765 ; 4.765 ; Fall       ; c               ;
; stop      ; c          ; 2.648 ; 2.648 ; Fall       ; c               ;
; x[*]      ; c          ; 5.442 ; 5.442 ; Fall       ; c               ;
;  x[0]     ; c          ; 4.730 ; 4.730 ; Fall       ; c               ;
;  x[1]     ; c          ; 5.442 ; 5.442 ; Fall       ; c               ;
;  x[2]     ; c          ; 4.209 ; 4.209 ; Fall       ; c               ;
;  x[3]     ; c          ; 4.891 ; 4.891 ; Fall       ; c               ;
;  x[4]     ; c          ; 4.336 ; 4.336 ; Fall       ; c               ;
;  x[5]     ; c          ; 4.412 ; 4.412 ; Fall       ; c               ;
;  x[6]     ; c          ; 4.370 ; 4.370 ; Fall       ; c               ;
;  x[7]     ; c          ; 4.713 ; 4.713 ; Fall       ; c               ;
;  x[8]     ; c          ; 4.217 ; 4.217 ; Fall       ; c               ;
;  x[9]     ; c          ; 4.614 ; 4.614 ; Fall       ; c               ;
;  x[10]    ; c          ; 4.701 ; 4.701 ; Fall       ; c               ;
;  x[11]    ; c          ; 4.592 ; 4.592 ; Fall       ; c               ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; load      ; c          ; -2.227 ; -2.227 ; Fall       ; c               ;
; speed     ; c          ; -2.457 ; -2.457 ; Fall       ; c               ;
; start     ; c          ; -2.331 ; -2.331 ; Fall       ; c               ;
; stop      ; c          ; -1.468 ; -1.468 ; Fall       ; c               ;
; x[*]      ; c          ; -1.847 ; -1.847 ; Fall       ; c               ;
;  x[0]     ; c          ; -1.977 ; -1.977 ; Fall       ; c               ;
;  x[1]     ; c          ; -1.964 ; -1.964 ; Fall       ; c               ;
;  x[2]     ; c          ; -1.851 ; -1.851 ; Fall       ; c               ;
;  x[3]     ; c          ; -2.148 ; -2.148 ; Fall       ; c               ;
;  x[4]     ; c          ; -1.954 ; -1.954 ; Fall       ; c               ;
;  x[5]     ; c          ; -1.979 ; -1.979 ; Fall       ; c               ;
;  x[6]     ; c          ; -1.939 ; -1.939 ; Fall       ; c               ;
;  x[7]     ; c          ; -2.028 ; -2.028 ; Fall       ; c               ;
;  x[8]     ; c          ; -1.847 ; -1.847 ; Fall       ; c               ;
;  x[9]     ; c          ; -1.998 ; -1.998 ; Fall       ; c               ;
;  x[10]    ; c          ; -2.061 ; -2.061 ; Fall       ; c               ;
;  x[11]    ; c          ; -2.085 ; -2.085 ; Fall       ; c               ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; c_M         ; c          ; 6.655  ; 6.655  ; Rise       ; c               ;
; c_M         ; c          ; 9.825  ; 9.825  ; Fall       ; c               ;
; data[*]     ; c          ; 10.035 ; 10.035 ; Fall       ; c               ;
;  data[1]    ; c          ; 6.914  ; 6.914  ; Fall       ; c               ;
;  data[2]    ; c          ; 7.318  ; 7.318  ; Fall       ; c               ;
;  data[3]    ; c          ; 7.282  ; 7.282  ; Fall       ; c               ;
;  data[4]    ; c          ; 7.627  ; 7.627  ; Fall       ; c               ;
;  data[5]    ; c          ; 7.290  ; 7.290  ; Fall       ; c               ;
;  data[6]    ; c          ; 6.912  ; 6.912  ; Fall       ; c               ;
;  data[7]    ; c          ; 6.921  ; 6.921  ; Fall       ; c               ;
;  data[8]    ; c          ; 7.377  ; 7.377  ; Fall       ; c               ;
;  data[9]    ; c          ; 7.597  ; 7.597  ; Fall       ; c               ;
;  data[10]   ; c          ; 7.687  ; 7.687  ; Fall       ; c               ;
;  data[11]   ; c          ; 6.916  ; 6.916  ; Fall       ; c               ;
;  data[12]   ; c          ; 7.717  ; 7.717  ; Fall       ; c               ;
;  data[13]   ; c          ; 10.035 ; 10.035 ; Fall       ; c               ;
; ready       ; c          ; 10.237 ; 10.237 ; Fall       ; c               ;
; serial_code ; c          ; 15.043 ; 15.043 ; Fall       ; c               ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; c_M         ; c          ; 2.799 ; 2.799 ; Rise       ; c               ;
; c_M         ; c          ; 2.799 ; 2.799 ; Fall       ; c               ;
; data[*]     ; c          ; 3.345 ; 3.345 ; Fall       ; c               ;
;  data[1]    ; c          ; 3.345 ; 3.345 ; Fall       ; c               ;
;  data[2]    ; c          ; 3.476 ; 3.476 ; Fall       ; c               ;
;  data[3]    ; c          ; 3.443 ; 3.443 ; Fall       ; c               ;
;  data[4]    ; c          ; 3.643 ; 3.643 ; Fall       ; c               ;
;  data[5]    ; c          ; 3.454 ; 3.454 ; Fall       ; c               ;
;  data[6]    ; c          ; 3.345 ; 3.345 ; Fall       ; c               ;
;  data[7]    ; c          ; 3.349 ; 3.349 ; Fall       ; c               ;
;  data[8]    ; c          ; 3.567 ; 3.567 ; Fall       ; c               ;
;  data[9]    ; c          ; 3.617 ; 3.617 ; Fall       ; c               ;
;  data[10]   ; c          ; 3.630 ; 3.630 ; Fall       ; c               ;
;  data[11]   ; c          ; 3.347 ; 3.347 ; Fall       ; c               ;
;  data[12]   ; c          ; 3.654 ; 3.654 ; Fall       ; c               ;
;  data[13]   ; c          ; 3.848 ; 3.848 ; Fall       ; c               ;
; ready       ; c          ; 4.262 ; 4.262 ; Fall       ; c               ;
; serial_code ; c          ; 4.407 ; 4.407 ; Fall       ; c               ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; c          ; c        ; 0        ; 0        ; 0        ; 19       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; c          ; c        ; 0        ; 0        ; 0        ; 19       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; c          ; c        ; 0        ; 0        ; 0        ; 40       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; c          ; c        ; 0        ; 0        ; 0        ; 40       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 56    ; 56   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 51    ; 51   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 15 16:57:42 2024
Info: Command: quartus_sta Coursework_mux -c Coursework_mux
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Coursework_mux.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name c c
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.191
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.191        -4.705 c 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 c 
Info (332146): Worst-case recovery slack is -4.531
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.531       -24.318 c 
Info (332146): Worst-case removal slack is 2.418
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.418         0.000 c 
Info (332146): Worst-case minimum pulse width slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941       -36.073 c 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 0.271
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.271         0.000 c 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 c 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case recovery slack is -1.188
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.188        -4.524 c 
Info (332146): Worst-case removal slack is 0.896
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.896         0.000 c 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -24.380 c 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4532 megabytes
    Info: Processing ended: Wed May 15 16:57:42 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


