#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x24be820 .scope module, "BancoPruebas" "BancoPruebas" 2 5;
 .timescale -9 -12;
v0x2503410_0 .net "Clock", 0 0, v0x2502590_0; 1 drivers
v0x25034b0_0 .net "Reset", 0 0, v0x2502390_0; 1 drivers
v0x2503530_0 .var "dataA", 31 0;
v0x25035b0_0 .var "dataB", 31 0;
v0x2503680_0 .net "oA_Sel", 0 0, v0x2502db0_0; 1 drivers
v0x2503700_0 .net "oAdd_Sel", 0 0, v0x2502e80_0; 1 drivers
v0x2503780_0 .net "oB_Sel", 0 0, v0x2502fa0_0; 1 drivers
v0x2503800_0 .net "oProduct_Sel", 0 0, v0x2503070_0; 1 drivers
v0x25038d0_0 .net "oShift", 0 0, v0x25030f0_0; 1 drivers
v0x25039a0_0 .net "product", 63 0, v0x2501040_0; 1 drivers
v0x2503a20_0 .net "wAck", 0 0, v0x2502220_0; 1 drivers
v0x2503aa0_0 .net "wValidData", 0 0, v0x25020b0_0; 1 drivers
v0x2503b20_0 .net "wiLSB", 0 0, L_0x2504200; 1 drivers
S_0x2502930 .scope module, "control1" "control_Machine" 2 12, 3 14, S_0x24be820;
 .timescale -9 -12;
v0x2502a80_0 .alias "Clock", 0 0, v0x2503410_0;
v0x2502b00_0 .alias "Reset", 0 0, v0x25034b0_0;
v0x2502b80_0 .var "firstBit", 0 0;
v0x2502c00_0 .alias "iAck", 0 0, v0x2503a20_0;
v0x2502cb0_0 .alias "iLSB", 0 0, v0x2503b20_0;
v0x2502d30_0 .alias "iValid_Data", 0 0, v0x2503aa0_0;
v0x2502db0_0 .var "oA_Sel", 0 0;
v0x2502e80_0 .var "oAdd_Sel", 0 0;
v0x2502fa0_0 .var "oB_Sel", 0 0;
v0x2503070_0 .var "oProduct_Sel", 0 0;
v0x25030f0_0 .var "oShift", 0 0;
v0x2503170_0 .var "rCountReset", 0 0;
v0x25031f0_0 .var "rCounter", 5 0;
v0x2503270_0 .var "rCurrentState", 1 0;
v0x2503370_0 .var "rNextState", 1 0;
E_0x2502a20/0 .event edge, v0x2503270_0, v0x25020b0_0, v0x2501bf0_0, v0x25031f0_0;
E_0x2502a20/1 .event edge, v0x2502220_0;
E_0x2502a20 .event/or E_0x2502a20/0, E_0x2502a20/1;
S_0x2501d50 .scope module, "p1" "probador" 2 13, 4 1, S_0x24be820;
 .timescale -9 -12;
v0x25026a0_0 .alias "acknowledge", 0 0, v0x2503a20_0;
v0x2502750_0 .alias "clk", 0 0, v0x2503410_0;
v0x25027d0_0 .alias "rst", 0 0, v0x25034b0_0;
v0x2502850_0 .alias "validdata", 0 0, v0x2503aa0_0;
S_0x25024a0 .scope module, "r1" "reloj" 4 4, 4 10, S_0x2501d50;
 .timescale -9 -12;
v0x2502590_0 .var "clk", 0 0;
S_0x25022a0 .scope module, "rs" "reset" 4 5, 4 26, S_0x2501d50;
 .timescale -9 -12;
v0x2502390_0 .var "rst", 0 0;
S_0x2502130 .scope module, "a1" "ack" 4 6, 4 37, S_0x2501d50;
 .timescale -9 -12;
v0x2502220_0 .var "acknowledge", 0 0;
S_0x2501fc0 .scope module, "d1" "valid" 4 7, 4 49, S_0x2501d50;
 .timescale -9 -12;
v0x25020b0_0 .var "validdata", 0 0;
S_0x24c0110 .scope module, "data1" "DataPath" 2 15, 5 1, S_0x24be820;
 .timescale -9 -12;
v0x2500a10_0 .net "A_64_Bits", 63 0, L_0x2504b70; 1 drivers
v0x2500ac0_0 .net "Add_Out", 63 0, v0x24fecd0_0; 1 drivers
v0x2500b90_0 .alias "Clock", 0 0, v0x2503410_0;
v0x2500c10_0 .net "Data_A", 31 0, v0x2503530_0; 1 drivers
v0x2500c90_0 .net "Data_B", 31 0, v0x25035b0_0; 1 drivers
v0x2500d40_0 .net "Mux_A_Out", 63 0, v0x24fff30_0; 1 drivers
v0x2500e50_0 .net "Mux_B_Out", 31 0, v0x25008e0_0; 1 drivers
v0x2500f20_0 .net "Mux_Prod_Out", 63 0, v0x24ff5e0_0; 1 drivers
v0x2501040_0 .var "Prod", 63 0;
v0x25010c0_0 .net "Product", 63 0, v0x24ff140_0; 1 drivers
v0x25011a0_0 .net "Reg_A_Out", 63 0, v0x24ffaa0_0; 1 drivers
v0x2501220_0 .net "Reg_B_Out", 31 0, v0x2500460_0; 1 drivers
v0x2501310_0 .alias "Reset", 0 0, v0x25034b0_0;
v0x2501390_0 .alias "Shift_Enable", 0 0, v0x25038d0_0;
v0x2501490_0 .net "Shifted_A", 63 0, L_0x25049f0; 1 drivers
v0x2501510_0 .net "Shifted_B", 31 0, L_0x25043b0; 1 drivers
v0x2501410_0 .net "Sum_Prod", 63 0, v0x24fe8b0_0; 1 drivers
v0x2501670_0 .net *"_s10", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x2501590_0 .net *"_s12", 95 0, L_0x25045c0; 1 drivers
v0x2501790_0 .net *"_s14", 95 0, L_0x2504840; 1 drivers
v0x25016f0_0 .net *"_s16", 94 0, L_0x25046b0; 1 drivers
v0x25018c0_0 .net *"_s18", 0 0, C4<0>; 1 drivers
v0x2501830_0 .net *"_s22", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x2501a20_0 .net *"_s4", 30 0, L_0x2504310; 1 drivers
v0x2501960_0 .net *"_s6", 0 0, C4<0>; 1 drivers
v0x2501b70_0 .alias "a_sel", 0 0, v0x2503680_0;
v0x2501aa0_0 .alias "add_sel", 0 0, v0x2503700_0;
v0x2501cd0_0 .alias "b_sel", 0 0, v0x2503780_0;
v0x2501bf0_0 .alias "oB_LSB", 0 0, v0x2503b20_0;
v0x2501e40_0 .alias "prod_sel", 0 0, v0x2503800_0;
E_0x24b84a0 .event edge, v0x24fe810_0;
L_0x2504200 .part v0x2500460_0, 0, 1;
L_0x2504310 .part v0x2500460_0, 1, 31;
L_0x25043b0 .concat [ 31 1 0 0], L_0x2504310, C4<0>;
L_0x25045c0 .concat [ 64 32 0 0], v0x24ffaa0_0, C4<00000000000000000000000000000000>;
L_0x25046b0 .part L_0x25045c0, 0, 95;
L_0x2504840 .concat [ 1 95 0 0], C4<0>, L_0x25046b0;
L_0x25049f0 .part L_0x2504840, 0, 64;
L_0x2504b70 .concat [ 32 32 0 0], v0x2503530_0, C4<00000000000000000000000000000000>;
S_0x25005b0 .scope module, "Mux_B" "MUX" 5 25, 5 127, S_0x24c0110;
 .timescale -9 -12;
P_0x25006a8 .param/l "SIZE" 5 127, +C4<0100000>;
v0x2500780_0 .alias "Data_A", 31 0, v0x2501510_0;
v0x2500840_0 .alias "Data_B", 31 0, v0x2500c90_0;
v0x25008e0_0 .var "Out", 31 0;
v0x2500960_0 .alias "Select", 0 0, v0x2503780_0;
E_0x24ffc00 .event edge, v0x2500960_0, v0x2500780_0, v0x2500840_0;
S_0x2500090 .scope module, "Reg_B" "FFD" 5 33, 5 147, S_0x24c0110;
 .timescale -9 -12;
P_0x2500188 .param/l "SIZE" 5 147, +C4<0100000>;
v0x2500230_0 .alias "Clock", 0 0, v0x2503410_0;
v0x2500320_0 .alias "D", 31 0, v0x2500e50_0;
v0x25003c0_0 .net "Enable", 0 0, C4<1>; 1 drivers
v0x2500460_0 .var "Q", 31 0;
v0x25004e0_0 .alias "Reset", 0 0, v0x25034b0_0;
S_0x24ffc30 .scope module, "Mux_A" "MUX" 5 57, 5 127, S_0x24c0110;
 .timescale -9 -12;
P_0x24ffd28 .param/l "SIZE" 5 127, +C4<01000000>;
v0x24ffdd0_0 .alias "Data_A", 63 0, v0x2501490_0;
v0x24ffe90_0 .alias "Data_B", 63 0, v0x2500a10_0;
v0x24fff30_0 .var "Out", 63 0;
v0x24fffe0_0 .alias "Select", 0 0, v0x2503680_0;
E_0x24ffda0 .event edge, v0x24fffe0_0, v0x24ffdd0_0, v0x24ffe90_0;
S_0x24ff740 .scope module, "Reg_A" "FFD" 5 65, 5 147, S_0x24c0110;
 .timescale -9 -12;
P_0x24ff838 .param/l "SIZE" 5 147, +C4<01000000>;
v0x24ff8e0_0 .alias "Clock", 0 0, v0x2503410_0;
v0x24ff980_0 .alias "D", 63 0, v0x2500d40_0;
v0x24ffa00_0 .net "Enable", 0 0, C4<1>; 1 drivers
v0x24ffaa0_0 .var "Q", 63 0;
v0x24ffb80_0 .alias "Reset", 0 0, v0x25034b0_0;
S_0x24ff2c0 .scope module, "Mux_Prod1" "MUX" 5 87, 5 127, S_0x24c0110;
 .timescale -9 -12;
P_0x24ff3b8 .param/l "SIZE" 5 127, +C4<01000000>;
v0x24ff490_0 .alias "Data_A", 63 0, v0x2501410_0;
v0x24ff560_0 .net "Data_B", 63 0, C4<0000000000000000000000000000000000000000000000000000000000000000>; 1 drivers
v0x24ff5e0_0 .var "Out", 63 0;
v0x24ff690_0 .alias "Select", 0 0, v0x2503800_0;
E_0x24feca0 .event edge, v0x24ff690_0, v0x24fe8b0_0, v0x24ff560_0;
S_0x24fed80 .scope module, "Reg_Prod" "FFD" 5 99, 5 147, S_0x24c0110;
 .timescale -9 -12;
P_0x24fee78 .param/l "SIZE" 5 147, +C4<01000000>;
v0x24fef40_0 .alias "Clock", 0 0, v0x2503410_0;
v0x24ff000_0 .alias "D", 63 0, v0x2500f20_0;
v0x24ff0a0_0 .net "Enable", 0 0, C4<1>; 1 drivers
v0x24ff140_0 .var "Q", 63 0;
v0x24ff240_0 .alias "Reset", 0 0, v0x25034b0_0;
E_0x24feef0 .event posedge, v0x24fef40_0;
S_0x24fea00 .scope module, "Adder_Prod" "ADDER" 5 108, 5 233, S_0x24c0110;
 .timescale -9 -12;
v0x24feb60_0 .alias "Data_A", 63 0, v0x25011a0_0;
v0x24fec20_0 .alias "Data_B", 63 0, v0x25010c0_0;
v0x24fecd0_0 .var "Result", 63 0;
E_0x24feaf0 .event edge, v0x24fe810_0, v0x24feb60_0;
S_0x24bfaa0 .scope module, "Mux_Prod0" "MUX" 5 116, 5 127, S_0x24c0110;
 .timescale -9 -12;
P_0x24bd158 .param/l "SIZE" 5 127, +C4<01000000>;
v0x24dbbe0_0 .alias "Data_A", 63 0, v0x2500ac0_0;
v0x24fe810_0 .alias "Data_B", 63 0, v0x25010c0_0;
v0x24fe8b0_0 .var "Out", 63 0;
v0x24fe950_0 .alias "Select", 0 0, v0x2503700_0;
E_0x24be1e0 .event edge, v0x24fe950_0, v0x24dbbe0_0, v0x24fe810_0;
S_0x24df110 .scope module, "Shift_Register_Left" "Shift_Register_Left" 5 202;
 .timescale -9 -12;
v0x2503ba0_0 .net "Clock", 0 0, C4<z>; 0 drivers
v0x2503c40_0 .net "Data", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2503ce0_0 .net "Enable", 0 0, C4<z>; 0 drivers
v0x2503d80_0 .var "Shifted_Data", 31 0;
v0x2503e00_0 .var "newClock", 0 0;
E_0x2502720 .event posedge, v0x2503e00_0;
S_0x24ddbe0 .scope module, "Shift_Register_Right" "Shift_Register_Right" 5 172;
 .timescale -9 -12;
v0x2503ee0_0 .net "Clock", 0 0, C4<z>; 0 drivers
v0x2503fa0_0 .net "Data", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2504040_0 .net "Enable", 0 0, C4<z>; 0 drivers
v0x25040e0_0 .var "Shifted_Data", 31 0;
v0x2504160_0 .var "newClock", 0 0;
E_0x2500d10 .event posedge, v0x2504160_0;
    .scope S_0x2502930;
T_0 ;
    %wait E_0x24feef0;
    %load/v 8, v0x2502b00_0, 1;
    %jmp/0xz  T_0.0, 8;
    %set/v v0x2503270_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2503170_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2502b80_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x2503370_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x2503270_0, 0, 8;
    %load/v 8, v0x2503170_0, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v0x25031f0_0, 0, 0;
    %jmp T_0.3;
T_0.2 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x25031f0_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x25031f0_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x2502930;
T_1 ;
    %wait E_0x2502a20;
    %load/v 8, v0x2503270_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_1.2, 6;
    %set/v v0x2503370_0, 0, 2;
    %jmp T_1.4;
T_1.0 ;
    %set/v v0x2503170_0, 1, 1;
    %set/v v0x25030f0_0, 0, 1;
    %set/v v0x2502db0_0, 0, 1;
    %set/v v0x2502fa0_0, 0, 1;
    %set/v v0x2503070_0, 0, 1;
    %set/v v0x2502e80_0, 0, 1;
    %load/v 8, v0x2502d30_0, 1;
    %jmp/0xz  T_1.5, 8;
    %movi 8, 1, 2;
    %set/v v0x2503370_0, 8, 2;
    %set/v v0x2503170_0, 0, 1;
    %set/v v0x2502b80_0, 1, 1;
    %jmp T_1.6;
T_1.5 ;
    %set/v v0x2503370_0, 0, 2;
T_1.6 ;
    %jmp T_1.4;
T_1.1 ;
    %set/v v0x2502db0_0, 1, 1;
    %set/v v0x2502fa0_0, 1, 1;
    %set/v v0x2503070_0, 1, 1;
    %load/v 8, v0x2502cb0_0, 1;
    %jmp/0xz  T_1.7, 8;
    %set/v v0x25030f0_0, 1, 1;
    %set/v v0x2502e80_0, 1, 1;
    %jmp T_1.8;
T_1.7 ;
    %set/v v0x25030f0_0, 1, 1;
    %set/v v0x2502e80_0, 0, 1;
T_1.8 ;
    %load/v 8, v0x25031f0_0, 6;
   %cmpi/u 8, 32, 6;
    %jmp/0xz  T_1.9, 5;
    %movi 8, 1, 2;
    %set/v v0x2503370_0, 8, 2;
    %jmp T_1.10;
T_1.9 ;
    %movi 8, 2, 2;
    %set/v v0x2503370_0, 8, 2;
    %set/v v0x2503170_0, 1, 1;
T_1.10 ;
    %jmp T_1.4;
T_1.2 ;
    %set/v v0x25031f0_0, 0, 6;
    %set/v v0x25030f0_0, 0, 1;
    %set/v v0x2502e80_0, 0, 1;
    %load/v 8, v0x2502c00_0, 1;
    %jmp/0xz  T_1.11, 8;
    %set/v v0x2503370_0, 0, 2;
    %jmp T_1.12;
T_1.11 ;
    %movi 8, 2, 2;
    %set/v v0x2503370_0, 8, 2;
T_1.12 ;
    %jmp T_1.4;
T_1.4 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x25024a0;
T_2 ;
    %set/v v0x2502590_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x25024a0;
T_3 ;
    %delay 250000, 0;
    %set/v v0x2502590_0, 1, 1;
    %delay 250000, 0;
    %set/v v0x2502590_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x25022a0;
T_4 ;
    %set/v v0x2502390_0, 0, 1;
    %delay 2000, 0;
    %load/v 8, v0x2502390_0, 1;
    %inv 8, 1;
    %set/v v0x2502390_0, 8, 1;
    %delay 500000, 0;
    %load/v 8, v0x2502390_0, 1;
    %inv 8, 1;
    %set/v v0x2502390_0, 8, 1;
    %end;
    .thread T_4;
    .scope S_0x2502130;
T_5 ;
    %set/v v0x2502220_0, 0, 1;
    %delay 25000000, 0;
    %load/v 8, v0x2502220_0, 1;
    %inv 8, 1;
    %set/v v0x2502220_0, 8, 1;
    %delay 500000, 0;
    %load/v 8, v0x2502220_0, 1;
    %inv 8, 1;
    %set/v v0x2502220_0, 8, 1;
    %end;
    .thread T_5;
    .scope S_0x2501fc0;
T_6 ;
    %set/v v0x25020b0_0, 0, 1;
    %delay 2500000, 0;
    %load/v 8, v0x25020b0_0, 1;
    %inv 8, 1;
    %set/v v0x25020b0_0, 8, 1;
    %delay 500000, 0;
    %load/v 8, v0x25020b0_0, 1;
    %inv 8, 1;
    %set/v v0x25020b0_0, 8, 1;
    %end;
    .thread T_6;
    .scope S_0x25005b0;
T_7 ;
    %wait E_0x24ffc00;
    %load/v 8, v0x2500960_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_7.0, 4;
    %load/v 8, v0x2500780_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x25008e0_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x2500960_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %load/v 8, v0x2500840_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x25008e0_0, 0, 8;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x2500090;
T_8 ;
    %wait E_0x24feef0;
    %load/v 8, v0x25004e0_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2500460_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x25003c0_0, 1;
    %jmp/0xz  T_8.2, 8;
    %load/v 8, v0x2500320_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2500460_0, 0, 8;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x24ffc30;
T_9 ;
    %wait E_0x24ffda0;
    %load/v 8, v0x24fffe0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_9.0, 4;
    %load/v 8, v0x24ffdd0_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x24fff30_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0x24fffe0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %load/v 8, v0x24ffe90_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x24fff30_0, 0, 8;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x24ff740;
T_10 ;
    %wait E_0x24feef0;
    %load/v 8, v0x24ffb80_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 64, 0;
    %assign/v0 v0x24ffaa0_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x24ffa00_0, 1;
    %jmp/0xz  T_10.2, 8;
    %load/v 8, v0x24ff980_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x24ffaa0_0, 0, 8;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x24ff2c0;
T_11 ;
    %wait E_0x24feca0;
    %load/v 8, v0x24ff690_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_11.0, 4;
    %load/v 8, v0x24ff490_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x24ff5e0_0, 0, 8;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x24ff690_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_11.2, 4;
    %load/v 8, v0x24ff560_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x24ff5e0_0, 0, 8;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x24fed80;
T_12 ;
    %wait E_0x24feef0;
    %load/v 8, v0x24ff240_0, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 64, 0;
    %assign/v0 v0x24ff140_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x24ff0a0_0, 1;
    %jmp/0xz  T_12.2, 8;
    %load/v 8, v0x24ff000_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x24ff140_0, 0, 8;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x24fea00;
T_13 ;
    %wait E_0x24feaf0;
    %load/v 8, v0x24fec20_0, 64;
    %load/v 72, v0x24feb60_0, 64;
    %add 8, 72, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x24fecd0_0, 0, 8;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x24bfaa0;
T_14 ;
    %wait E_0x24be1e0;
    %load/v 8, v0x24fe950_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_14.0, 4;
    %load/v 8, v0x24dbbe0_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x24fe8b0_0, 0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x24fe950_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_14.2, 4;
    %load/v 8, v0x24fe810_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x24fe8b0_0, 0, 8;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x24c0110;
T_15 ;
    %wait E_0x24b84a0;
    %load/v 8, v0x25010c0_0, 64;
    %set/v v0x2501040_0, 8, 64;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x24be820;
T_16 ;
    %set/v v0x2503530_0, 1, 32;
    %end;
    .thread T_16;
    .scope S_0x24be820;
T_17 ;
    %set/v v0x25035b0_0, 1, 32;
    %end;
    .thread T_17;
    .scope S_0x24be820;
T_18 ;
    %vpi_call 2 22 "$dumpfile", "signals.vcd";
    %vpi_call 2 23 "$dumpvars";
    %delay 70000000, 0;
    %vpi_call 2 25 "$display", "Test finished";
    %vpi_call 2 26 "$finish";
    %end;
    .thread T_18;
    .scope S_0x24df110;
T_19 ;
    %set/v v0x2503e00_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x24df110;
T_20 ;
    %delay 125000, 0;
    %set/v v0x2503e00_0, 1, 1;
    %delay 125000, 0;
    %set/v v0x2503e00_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x24df110;
T_21 ;
    %wait E_0x2502720;
    %load/v 8, v0x2503ce0_0, 1;
    %jmp/0xz  T_21.0, 8;
    %load/v 8, v0x2503c40_0, 32;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0x2503d80_0, 8, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/v 8, v0x2503c40_0, 32;
    %set/v v0x2503d80_0, 8, 32;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x24ddbe0;
T_22 ;
    %set/v v0x2504160_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x24ddbe0;
T_23 ;
    %delay 125000, 0;
    %set/v v0x2504160_0, 1, 1;
    %delay 125000, 0;
    %set/v v0x2504160_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x24ddbe0;
T_24 ;
    %wait E_0x2500d10;
    %load/v 8, v0x2504040_0, 1;
    %jmp/0xz  T_24.0, 8;
    %load/v 8, v0x2503fa0_0, 32;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 32;
    %set/v v0x25040e0_0, 8, 32;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v0x2503fa0_0, 32;
    %set/v v0x25040e0_0, 8, 32;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./controlMachine.v";
    "./generator.v";
    "./DataPath.v";
