This is the final project for **Digital Logic Circuit**, Spring, 2013
