
[![GitHub issues](https://img.shields.io/github/issues/IEEE-NITK/RISC-V-SoC?color=green&label=Issues&style=flat)](https://github.com/IEEE-NITK/RISC-V-SoC/issues)
<br>

<br>
<details>
  <summary>Table of Contents</summary>
    <ol>
        <li>
            <a href="#introduction">Introduction</a>
        </li>
        <li>
            <a href="#UART">UART</a>
        </li>
        <li>
            <a href="#SPI">SPI</a> 
        </li>
        <li>
            <a href="#Memory">Memory</a> 
        </li>
        <li>
            <a href="#project-mentors">Project Mentors</a></li>
        </li>
        <li>
            <a href="#project-members">Project Members</a></li>
        </li> 
    </ol>
</details>

## Introduction
This project aims to interface different Peripherals, Memory integrated with RISC-V(<b>R</b>educed <b>I</b>nstruction <b>S</b>et <b>C</b>omputer) processor and successfully implement it on FPGA.

<br>
<hr>

## UART
A UART ( <b>U</b>niversal <b>A</b>synchronous <b>R</b>eceiver <b>T</b>ransmitter ) is a device-to-device hardware communication protocol that uses asynchronous serial communication with configurable speed.

<h4>UART basically contains two parts for transmission</h4>
<ul>
  <li>Transmitter ( tx )</li>
  <li>Receiver ( rx )</li>
</ul>
