{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656745623558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656745623558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 02 15:07:03 2022 " "Processing started: Sat Jul 02 15:07:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656745623558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656745623558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656745623559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1656745623938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/dcfifo/sim/tb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/dcfifo/sim/tb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo " "Found entity 1: tb_fifo" {  } { { "../sim/tb_fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/sim/tb_fifo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745623991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745623991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/dcfifo/rtl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/dcfifo/rtl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745623995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745623995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcfifo_8x256to16x128/dcfifo_8x256to16x128.v 1 1 " "Found 1 design units, including 1 entities, in source file dcfifo_8x256to16x128/dcfifo_8x256to16x128.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_8x256to16x128 " "Found entity 1: dcfifo_8x256to16x128" {  } { { "dcfifo_8x256to16x128/dcfifo_8x256to16x128.v" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/dcfifo_8x256to16x128/dcfifo_8x256to16x128.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745623997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745623997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo " "Elaborating entity \"fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1656745624031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_8x256to16x128 dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst " "Elaborating entity \"dcfifo_8x256to16x128\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\"" {  } { { "../rtl/fifo.v" "dcfifo_8x256to16x128_inst" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "dcfifo_8x256to16x128/dcfifo_8x256to16x128.v" "dcfifo_mixed_widths_component" { Text "E:/code/workspace_FPGA/dcfifo/prj/dcfifo_8x256to16x128/dcfifo_8x256to16x128.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "dcfifo_8x256to16x128/dcfifo_8x256to16x128.v" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/dcfifo_8x256to16x128/dcfifo_8x256to16x128.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656745624152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624153 ""}  } { { "dcfifo_8x256to16x128/dcfifo_8x256to16x128.v" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/dcfifo_8x256to16x128/dcfifo_8x256to16x128.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1656745624153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nll1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nll1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nll1 " "Found entity 1: dcfifo_nll1" {  } { { "db/dcfifo_nll1.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_nll1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745624221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745624221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nll1 dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated " "Elaborating entity \"dcfifo_nll1\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_okb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_okb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_okb " "Found entity 1: a_gray2bin_okb" {  } { { "db/a_gray2bin_okb.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/a_gray2bin_okb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745624251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745624251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_okb dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\|a_gray2bin_okb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_okb\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\|a_gray2bin_okb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_nll1.tdf" "rdptr_g_gray2bin" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_nll1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_lr6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_lr6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_lr6 " "Found entity 1: a_graycounter_lr6" {  } { { "db/a_graycounter_lr6.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/a_graycounter_lr6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745624322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745624322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_lr6 dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\|a_graycounter_lr6:rdptr_g1p " "Elaborating entity \"a_graycounter_lr6\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\|a_graycounter_lr6:rdptr_g1p\"" {  } { { "db/dcfifo_nll1.tdf" "rdptr_g1p" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_nll1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_h9c " "Found entity 1: a_graycounter_h9c" {  } { { "db/a_graycounter_h9c.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/a_graycounter_h9c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745624388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745624388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_h9c dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\|a_graycounter_h9c:wrptr_g1p " "Elaborating entity \"a_graycounter_h9c\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\|a_graycounter_h9c:wrptr_g1p\"" {  } { { "db/dcfifo_nll1.tdf" "wrptr_g1p" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_nll1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4111.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4111.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4111 " "Found entity 1: altsyncram_4111" {  } { { "db/altsyncram_4111.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/altsyncram_4111.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745624465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745624465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4111 dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\|altsyncram_4111:fifo_ram " "Elaborating entity \"altsyncram_4111\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\|altsyncram_4111:fifo_ram\"" {  } { { "db/dcfifo_nll1.tdf" "fifo_ram" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_nll1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pu8 " "Found entity 1: dffpipe_pu8" {  } { { "db/dffpipe_pu8.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dffpipe_pu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745624486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745624486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pu8 dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\|dffpipe_pu8:rdfull_reg " "Elaborating entity \"dffpipe_pu8\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\|dffpipe_pu8:rdfull_reg\"" {  } { { "db/dcfifo_nll1.tdf" "rdfull_reg" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_nll1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745624508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745624508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\|dffpipe_1v8:rs_brp " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\|dffpipe_1v8:rs_brp\"" {  } { { "db/dcfifo_nll1.tdf" "rs_brp" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_nll1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_56d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_56d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_56d " "Found entity 1: alt_synch_pipe_56d" {  } { { "db/alt_synch_pipe_56d.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/alt_synch_pipe_56d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745624527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745624527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_56d dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\|alt_synch_pipe_56d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_56d\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\|alt_synch_pipe_56d:rs_dgwp\"" {  } { { "db/dcfifo_nll1.tdf" "rs_dgwp" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_nll1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dffpipe_4v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745624547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745624547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\|alt_synch_pipe_56d:rs_dgwp\|dffpipe_4v8:dffpipe6 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\|alt_synch_pipe_56d:rs_dgwp\|dffpipe_4v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_56d.tdf" "dffpipe6" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/alt_synch_pipe_56d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_66d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_66d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_66d " "Found entity 1: alt_synch_pipe_66d" {  } { { "db/alt_synch_pipe_66d.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/alt_synch_pipe_66d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745624572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745624572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_66d dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\|alt_synch_pipe_66d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_66d\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\|alt_synch_pipe_66d:ws_dgrp\"" {  } { { "db/dcfifo_nll1.tdf" "ws_dgrp" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_nll1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_5v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_5v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_5v8 " "Found entity 1: dffpipe_5v8" {  } { { "db/dffpipe_5v8.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dffpipe_5v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745624594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745624594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_5v8 dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\|alt_synch_pipe_66d:ws_dgrp\|dffpipe_5v8:dffpipe9 " "Elaborating entity \"dffpipe_5v8\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\|alt_synch_pipe_66d:ws_dgrp\|dffpipe_5v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_66d.tdf" "dffpipe9" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/alt_synch_pipe_66d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9a6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9a6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9a6 " "Found entity 1: cmpr_9a6" {  } { { "db/cmpr_9a6.tdf" "" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/cmpr_9a6.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656745624668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656745624668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9a6 dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\|cmpr_9a6:rdempty_eq_comp " "Elaborating entity \"cmpr_9a6\" for hierarchy \"dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nll1:auto_generated\|cmpr_9a6:rdempty_eq_comp\"" {  } { { "db/dcfifo_nll1.tdf" "rdempty_eq_comp" { Text "E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_nll1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656745624669 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1656745625091 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wr_usedw\[9\] GND " "Pin \"wr_usedw\[9\]\" is stuck at GND" {  } { { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656745625183 "|fifo|wr_usedw[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[8\] GND " "Pin \"rd_data\[8\]\" is stuck at GND" {  } { { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656745625183 "|fifo|rd_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[9\] GND " "Pin \"rd_data\[9\]\" is stuck at GND" {  } { { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656745625183 "|fifo|rd_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[10\] GND " "Pin \"rd_data\[10\]\" is stuck at GND" {  } { { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656745625183 "|fifo|rd_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[11\] GND " "Pin \"rd_data\[11\]\" is stuck at GND" {  } { { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656745625183 "|fifo|rd_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[12\] GND " "Pin \"rd_data\[12\]\" is stuck at GND" {  } { { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656745625183 "|fifo|rd_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[13\] GND " "Pin \"rd_data\[13\]\" is stuck at GND" {  } { { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656745625183 "|fifo|rd_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[14\] GND " "Pin \"rd_data\[14\]\" is stuck at GND" {  } { { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656745625183 "|fifo|rd_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[15\] GND " "Pin \"rd_data\[15\]\" is stuck at GND" {  } { { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656745625183 "|fifo|rd_data[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1656745625183 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1656745625300 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1656745625470 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1656745625612 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656745625612 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "239 " "Implemented 239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1656745625678 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1656745625678 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1656745625678 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1656745625678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1656745625678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656745625718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 02 15:07:05 2022 " "Processing ended: Sat Jul 02 15:07:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656745625718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656745625718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656745625718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656745625718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656745627684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656745627686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 02 15:07:07 2022 " "Processing started: Sat Jul 02 15:07:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656745627686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1656745627686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fifo -c fifo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1656745627686 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1656745627822 ""}
{ "Info" "0" "" "Project  = fifo" {  } {  } 0 0 "Project  = fifo" 0 0 "Fitter" 0 0 1656745627823 ""}
{ "Info" "0" "" "Revision = fifo" {  } {  } 0 0 "Revision = fifo" 0 0 "Fitter" 0 0 1656745627823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1656745627953 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "fifo EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design fifo" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1656745628579 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1656745628579 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1656745628621 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1656745628621 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1656745628721 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1656745628964 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1656745628964 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 611 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1656745628966 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 613 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1656745628966 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 615 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1656745628966 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 617 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1656745628966 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 619 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1656745628966 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1656745628966 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1656745628967 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1656745628969 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "51 51 " "No exact pin location assignment(s) for 51 pins of 51 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_full " "Pin wr_full not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_full } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 9 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_full } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_empty " "Pin wr_empty not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_empty } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 10 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_empty } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_usedw\[0\] " "Pin wr_usedw\[0\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_usedw[0] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 11 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_usedw[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_usedw\[1\] " "Pin wr_usedw\[1\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_usedw[1] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 11 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_usedw[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_usedw\[2\] " "Pin wr_usedw\[2\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_usedw[2] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 11 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_usedw[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_usedw\[3\] " "Pin wr_usedw\[3\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_usedw[3] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 11 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_usedw[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_usedw\[4\] " "Pin wr_usedw\[4\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_usedw[4] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 11 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_usedw[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_usedw\[5\] " "Pin wr_usedw\[5\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_usedw[5] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 11 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_usedw[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_usedw\[6\] " "Pin wr_usedw\[6\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_usedw[6] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 11 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_usedw[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_usedw\[7\] " "Pin wr_usedw\[7\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_usedw[7] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 11 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_usedw[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_usedw\[8\] " "Pin wr_usedw\[8\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_usedw[8] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 11 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_usedw[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_usedw\[9\] " "Pin wr_usedw\[9\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_usedw[9] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 11 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_usedw[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_full " "Pin rd_full not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_full } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 12 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_full } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_empty " "Pin rd_empty not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_empty } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 13 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_empty } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_usedw\[0\] " "Pin rd_usedw\[0\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_usedw[0] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 14 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_usedw[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_usedw\[1\] " "Pin rd_usedw\[1\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_usedw[1] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 14 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_usedw[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_usedw\[2\] " "Pin rd_usedw\[2\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_usedw[2] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 14 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_usedw[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_usedw\[3\] " "Pin rd_usedw\[3\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_usedw[3] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 14 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_usedw[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_usedw\[4\] " "Pin rd_usedw\[4\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_usedw[4] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 14 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_usedw[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_usedw\[5\] " "Pin rd_usedw\[5\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_usedw[5] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 14 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_usedw[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_usedw\[6\] " "Pin rd_usedw\[6\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_usedw[6] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 14 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_usedw[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_usedw\[7\] " "Pin rd_usedw\[7\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_usedw[7] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 14 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_usedw[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_usedw\[8\] " "Pin rd_usedw\[8\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_usedw[8] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 14 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_usedw[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data\[0\] " "Pin rd_data\[0\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_data[0] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data\[1\] " "Pin rd_data\[1\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_data[1] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data\[2\] " "Pin rd_data\[2\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_data[2] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data\[3\] " "Pin rd_data\[3\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_data[3] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data\[4\] " "Pin rd_data\[4\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_data[4] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data\[5\] " "Pin rd_data\[5\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_data[5] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data\[6\] " "Pin rd_data\[6\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_data[6] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data\[7\] " "Pin rd_data\[7\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_data[7] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data\[8\] " "Pin rd_data\[8\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_data[8] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data\[9\] " "Pin rd_data\[9\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_data[9] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data\[10\] " "Pin rd_data\[10\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_data[10] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data\[11\] " "Pin rd_data\[11\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_data[11] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data\[12\] " "Pin rd_data\[12\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_data[12] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data\[13\] " "Pin rd_data\[13\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_data[13] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data\[14\] " "Pin rd_data\[14\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_data[14] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data\[15\] " "Pin rd_data\[15\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_data[15] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 18 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_clk " "Pin wr_clk not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_clk } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 3 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_req " "Pin wr_req not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_req } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 4 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_clk " "Pin rd_clk not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_clk } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 6 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_req " "Pin rd_req not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_req } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 7 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_data\[0\] " "Pin wr_data\[0\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_data[0] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 5 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_data\[1\] " "Pin wr_data\[1\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_data[1] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 5 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_data\[2\] " "Pin wr_data\[2\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_data[2] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 5 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_data\[3\] " "Pin wr_data\[3\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_data[3] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 5 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_data\[4\] " "Pin wr_data\[4\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_data[4] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 5 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_data\[5\] " "Pin wr_data\[5\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_data[5] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 5 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_data\[6\] " "Pin wr_data\[6\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_data[6] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 5 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_data\[7\] " "Pin wr_data\[7\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_data[7] } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 5 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1656745629398 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1656745629398 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nll1 " "Entity dcfifo_nll1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1656745629973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1656745629973 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1656745629973 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1656745629973 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fifo.sdc " "Synopsys Design Constraints File file not found: 'fifo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1656745629977 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1656745629978 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1656745629982 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1656745629983 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1656745629984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wr_clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node wr_clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1656745630028 ""}  } { { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 3 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 595 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656745630028 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rd_clk~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node rd_clk~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1656745630029 ""}  } { { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 6 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 597 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656745630029 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1656745630737 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656745630738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656745630739 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656745630740 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656745630742 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1656745630743 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1656745630743 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1656745630746 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1656745630772 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1656745630773 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1656745630773 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "49 unused 2.5V 10 39 0 " "Number of I/O pins in group: 49 (unused VREF, 2.5V VCCIO, 10 input, 39 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1656745630779 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1656745630779 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1656745630779 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1656745630781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1656745630781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1656745630781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1656745630781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1656745630781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1656745630781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1656745630781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1656745630781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1656745630781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1656745630781 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1656745630781 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1656745630781 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656745630859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1656745633099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656745633323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1656745633334 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1656745636433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656745636433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1656745637141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X39_Y31 X52_Y41 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X39_Y31 to location X52_Y41" {  } { { "loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X39_Y31 to location X52_Y41"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X39_Y31 to location X52_Y41"} 39 31 14 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1656745638571 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1656745638571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656745639598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1656745639598 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1656745639598 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.55 " "Total time spent on timing analysis during the Fitter is 0.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1656745639615 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656745639733 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656745640084 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656745640202 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656745640527 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656745641221 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wr_clk 2.5 V M10 " "Pin wr_clk uses I/O standard 2.5 V at M10" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { wr_clk } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 3 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1656745641703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rd_clk 2.5 V M9 " "Pin rd_clk uses I/O standard 2.5 V at M9" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rd_clk } } } { "../rtl/fifo.v" "" { Text "E:/code/workspace_FPGA/dcfifo/rtl/fifo.v" 6 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/dcfifo/prj/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1656745641703 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1656745641703 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/code/workspace_FPGA/dcfifo/prj/output_files/fifo.fit.smsg " "Generated suppressed messages file E:/code/workspace_FPGA/dcfifo/prj/output_files/fifo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1656745641777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5478 " "Peak virtual memory: 5478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656745642173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 02 15:07:22 2022 " "Processing ended: Sat Jul 02 15:07:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656745642173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656745642173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656745642173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1656745642173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1656745644009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656745644010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 02 15:07:23 2022 " "Processing started: Sat Jul 02 15:07:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656745644010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1656745644010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fifo -c fifo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1656745644010 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1656745645415 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1656745645450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656745645898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 02 15:07:25 2022 " "Processing ended: Sat Jul 02 15:07:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656745645898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656745645898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656745645898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1656745645898 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1656745646489 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1656745648235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656745648236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 02 15:07:27 2022 " "Processing started: Sat Jul 02 15:07:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656745648236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656745648236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fifo -c fifo " "Command: quartus_sta fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656745648236 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1656745648326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1656745648503 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1656745648554 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1656745648554 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nll1 " "Entity dcfifo_nll1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649000 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649000 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1656745649000 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1656745649000 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fifo.sdc " "Synopsys Design Constraints File file not found: 'fifo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1656745649005 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1656745649005 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name wr_clk wr_clk " "create_clock -period 1.000 -name wr_clk wr_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649006 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rd_clk rd_clk " "create_clock -period 1.000 -name rd_clk rd_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649006 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649006 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1656745649192 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649193 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1656745649195 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1656745649208 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1656745649242 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1656745649242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.308 " "Worst-case setup slack is -2.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.308             -79.326 rd_clk  " "   -2.308             -79.326 rd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.958             -68.066 wr_clk  " "   -1.958             -68.066 wr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656745649246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 wr_clk  " "    0.341               0.000 wr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 rd_clk  " "    0.355               0.000 rd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656745649252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1656745649257 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1656745649261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -79.566 rd_clk  " "   -3.000             -79.566 rd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -75.522 wr_clk  " "   -3.000             -75.522 wr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656745649269 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649381 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649381 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1656745649389 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1656745649421 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1656745649820 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649866 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1656745649874 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1656745649874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.976 " "Worst-case setup slack is -1.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.976             -65.746 rd_clk  " "   -1.976             -65.746 rd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.664             -55.519 wr_clk  " "   -1.664             -55.519 wr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656745649879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.296 " "Worst-case hold slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 wr_clk  " "    0.296               0.000 wr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 rd_clk  " "    0.310               0.000 rd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656745649885 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1656745649891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1656745649896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -79.566 rd_clk  " "   -3.000             -79.566 rd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -75.522 wr_clk  " "   -3.000             -75.522 wr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656745649901 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649974 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1656745649974 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1656745649982 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1656745650240 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1656745650241 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1656745650241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.844 " "Worst-case setup slack is -0.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745650248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745650248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.844             -23.462 rd_clk  " "   -0.844             -23.462 rd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745650248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.644             -16.412 wr_clk  " "   -0.644             -16.412 wr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745650248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656745650248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745650256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745650256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 wr_clk  " "    0.177               0.000 wr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745650256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 rd_clk  " "    0.186               0.000 rd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745650256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656745650256 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1656745650262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1656745650270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745650276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745650276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.830 wr_clk  " "   -3.000             -74.830 wr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745650276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -71.266 rd_clk  " "   -3.000             -71.266 rd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656745650276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656745650276 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1656745650365 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1656745650365 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1656745651214 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1656745651215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656745651385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 02 15:07:31 2022 " "Processing ended: Sat Jul 02 15:07:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656745651385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656745651385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656745651385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656745651385 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656745653723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656745653724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 02 15:07:33 2022 " "Processing started: Sat Jul 02 15:07:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656745653724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656745653724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fifo -c fifo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656745653724 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fifo_6_1200mv_85c_slow.vo E:/code/workspace_FPGA/dcfifo/prj/simulation/modelsim/ simulation " "Generated file fifo_6_1200mv_85c_slow.vo in folder \"E:/code/workspace_FPGA/dcfifo/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1656745654259 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fifo_6_1200mv_0c_slow.vo E:/code/workspace_FPGA/dcfifo/prj/simulation/modelsim/ simulation " "Generated file fifo_6_1200mv_0c_slow.vo in folder \"E:/code/workspace_FPGA/dcfifo/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1656745654310 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fifo_min_1200mv_0c_fast.vo E:/code/workspace_FPGA/dcfifo/prj/simulation/modelsim/ simulation " "Generated file fifo_min_1200mv_0c_fast.vo in folder \"E:/code/workspace_FPGA/dcfifo/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1656745654361 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fifo.vo E:/code/workspace_FPGA/dcfifo/prj/simulation/modelsim/ simulation " "Generated file fifo.vo in folder \"E:/code/workspace_FPGA/dcfifo/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1656745654410 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fifo_6_1200mv_85c_v_slow.sdo E:/code/workspace_FPGA/dcfifo/prj/simulation/modelsim/ simulation " "Generated file fifo_6_1200mv_85c_v_slow.sdo in folder \"E:/code/workspace_FPGA/dcfifo/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1656745654454 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fifo_6_1200mv_0c_v_slow.sdo E:/code/workspace_FPGA/dcfifo/prj/simulation/modelsim/ simulation " "Generated file fifo_6_1200mv_0c_v_slow.sdo in folder \"E:/code/workspace_FPGA/dcfifo/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1656745654498 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fifo_min_1200mv_0c_v_fast.sdo E:/code/workspace_FPGA/dcfifo/prj/simulation/modelsim/ simulation " "Generated file fifo_min_1200mv_0c_v_fast.sdo in folder \"E:/code/workspace_FPGA/dcfifo/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1656745654541 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fifo_v.sdo E:/code/workspace_FPGA/dcfifo/prj/simulation/modelsim/ simulation " "Generated file fifo_v.sdo in folder \"E:/code/workspace_FPGA/dcfifo/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1656745654584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656745654640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 02 15:07:34 2022 " "Processing ended: Sat Jul 02 15:07:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656745654640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656745654640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656745654640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656745654640 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656745655264 ""}
