
<html><head><title>Die Audit</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2023-10-26" />
<meta name="CreateTime" content="1698324193" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso Multi-Technology Solution that binds package designing in Virtuoso Studio and Allegro Package Designer Plus" />
<meta name="DocTitle" content="Virtuoso MultiTech Framework User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Die Audit" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vmtUser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-26" />
<meta name="ModifiedTime" content="1698324193" />
<meta name="NextFile" content="chap2_vmt_tk_vrf_create_tilps.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap2_vmt_tk_vrf_exp_dies_integ.html" />
<meta name="c_product" content="Cross-Platform Solutions" />
<meta name="Product" content="Virtuoso System Design Environment" />
<meta name="ProductFamily" content="Cross-Platform Solutions" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso MultiTech Framework User Guide -- Die Audit" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Virtuoso RF Solution" />
<meta name="prod_subfeature" content="Die Export" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vmtUserIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vmtUserTOC.html">Contents</a></li><li><a class="prev" href="chap2_vmt_tk_vrf_exp_dies_integ.html" title="Creating and Verifying Integrity 3D-IC Compatible Die Abstracts">Creating and Verifying Integri ...</a></li><li style="float: right;"><a class="viewPrint" href="vmtUser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap2_vmt_tk_vrf_create_tilps.html" title="Creating TILPs">Creating TILPs</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso MultiTech Framework User Guide<br />Product Version IC23.1, November 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:ct_vrf_die_audit" title="Die Audit"></a><h2>
<a id="pgfId-958249"></a><a id="95821"></a>Die Audit</h2>

<p>
<a id="pgfId-958273"></a>When exporting a die for the first time on an IC layout, it is not uncommon to find errors in your design. One of the reasons might be that the design has not been set up correctly for the Virtuoso RF Solution requirements. The audit functionality is a checker utility that reports all errors or warnings for an export die function on an IC layout before actually exporting a die. You can click <em>Module</em> &#8211; <em>Compliance Audit </em>to open the Virtuoso RF Compliance Audit form<em>.</em>During the audit, you are provided the same environment or settings as while running actual die export functionality to ensure that the same issues can be found and fixed earlier in the cycle. You can specify the template file that is exported from the Export Die form to give the desired settings for die audit. </p>

<p>
<a id="pgfId-958870"></a></p>
<div class="webflare-div-image">
<img width="492" height="350" src="images/chap2_vmt-20.gif" /></div>

<p>
<a id="pgfId-958868"></a>The template file must include the following to perform an audit:</p>
<ul><li>
<a id="pgfId-958305"></a>Die interface type</li><li>
<a id="pgfId-958306"></a>Front label and back label layer-purpose pairs (if shape-based)</li><li>
<a id="pgfId-958307"></a>Front and back layer-purpose pairs</li><li>
<a id="pgfId-958308"></a>Pin numbering-related values</li><li>
<a id="pgfId-958269"></a>Output mode values (for partial die export)</li></ul>




<p>
<a id="pgfId-958328"></a>There can be various violations reported during abstract or schematic creation, such as:</p>
<p>
<a id="pgfId-959135"></a><strong>Terminals-related</strong></p>
<ul><li>
<a id="pgfId-958424"></a>Top-level terminals that are not connected to any instance.</li><li>
<a id="pgfId-958425"></a>Top-level pin or terminal direction is not input, output, or inputOutput.</li><li>
<a id="pgfId-958426"></a>Top-level terminals are connected to an instance but the instance master does not have <code>coverBump</code> or <code>pad</code> specified as wirebond cell type</li><li>
<a id="pgfId-958427"></a>Terminal is connected to a pad instance that has master with <code>coverBump</code> or <code>pad</code> cell type specified, however, the shape inside the pad is not on the pin layer specified in the Export Die form. </li></ul>



<p>
<a id="pgfId-959159"></a><strong>Library-related</strong></p>
<ul><li>
<a id="pgfId-958428"></a>No cells of type <code>coverBump</code> or <code>pad</code> have been found in the library.</li></ul>
<p>
<a id="pgfId-959190"></a><strong>Other Checks</strong></p>
<ul><li>
<a id="pgfId-958429"></a>Top cell does not have a PR boundary. </li><li>
<a id="pgfId-958430"></a>Die export needs the design to be marker free but the design has markers in the layout. </li></ul>

<p>
<a id="pgfId-959223"></a><strong>IC Symbol-related</strong></p>
<ul><li>
<a id="pgfId-958781"></a>IC symbol is missing. </li></ul>
<p>
<a id="pgfId-959256"></a><strong>IO Check-related</strong></p>
<ul><li>
<a id="pgfId-958419"></a>Design has overlapping pads. </li><li>
<a id="pgfId-958782"></a>Mismatched terminals found between a die symbol and die Layout.</li><li>
<a id="pgfId-958777"></a>The BUMP_TO_PIN property is found.</li><li>
<a id="pgfId-958893"></a>Target label does not match any terminal in die symbol and vice versa. </li><li>
<a id="pgfId-958894"></a>No valid target label is found in a design. </li><li>
<a id="pgfId-958895"></a>Multiple shapes on a specified layer overlap with a label. </li><li>
<a id="pgfId-958888"></a>Multiple different labels on a specified layer overlap with a shape.</li></ul>






<p>
<a id="pgfId-963167"></a>You can view the following report that is created in the working directory after the die audit has been performed. It reports all bumps cells even if Unconnected pins are set to off.</p>

<p>
<a id="pgfId-963290"></a></p>
<div class="webflare-div-image">
<img width="668" height="412" src="images/chap2_vmt-21.gif" /></div>
<h4><em>
<a id="pgfId-958928"></a>Related Topics</em></h4>

<p>
<a id="pgfId-958932"></a><a href="appB_re_vrf_compl_audit.html#16235">Virtuoso RF Compliance Audit Form</a></p>
<p>
<a id="pgfId-958936"></a><a href="VMT_SKILL_re_vrf_compl_audit_SKILL.html#98770">vrfComplianceAudit</a></p>
<p>
<a id="pgfId-958940"></a><a href="VMT_envVars_re_die_temp_file.html#61582">dieTemplateFile</a></p>
<p>
<a id="pgfId-958944"></a><a href="VMT_envVars_re_ic_sym_check.html#77710">icSymbolCheck</a></p>
<p>
<a id="pgfId-958981"></a><a href="VMT_envVars_re_io_check.html#20845">ioCheck</a></p>
<p>
<a id="pgfId-958987"></a><a href="VMT_envVars_re_lib_check.html#31649">libraryCheck</a></p>
<p>
<a id="pgfId-958993"></a><a href="VMT_envVars_re_other_checks.html#23503">otherChecks</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap2_vmt_tk_vrf_exp_dies_integ.html" id="prev" title="Creating and Verifying Integrity 3D-IC Compatible Die Abstracts">Creating and Verifying Integri ...</a></em></b><b><em><a href="chap2_vmt_tk_vrf_create_tilps.html" id="nex" title="Creating TILPs">Creating TILPs</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>