# MIPS_32bit_SCDP_Verilog
An implementation of 32-bits MISP Single Cycle Datapath in Verilog HDL.

![](unnamed.gif)
