 
****************************************
Report : area
Design : full_chip_conv_pool
Version: U-2022.12-SP5
Date   : Fri May  9 04:09:06 2025
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    N16ADFP_StdCelltt0p8v25c_ccs (File: /home/vlsilab2/TSMCHOME/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/CCS/N16ADFP_StdCelltt0p8v25c_ccs.db)

Number of ports:                          880
Number of nets:                         22463
Number of cells:                        17663
Number of combinational cells:          17312
Number of sequential cells:               350
Number of macros/black boxes:               0
Number of buf/inv:                       1181
Number of references:                       1

Combinational area:               9064.224245
Buf/Inv area:                      231.413766
Noncombinational area:             326.592004
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  9390.816249
Total area:                 undefined
1
