Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c7a8aa33dbcb4520ba1e53cda87c8369 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot synch_adder_behav xil_defaultlib.synch_adder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.add3bits [add3bits_default]
Compiling architecture behavioral of entity xil_defaultlib.synch_adder
Built simulation snapshot synch_adder_behav
