<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>19. Intel Trust Domain Extensions (TDX) &mdash; The Linux Kernel  documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/theme_overrides.css" type="text/css" />
      <link rel="stylesheet" href="../_static/theme_rtd_colors.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../_static/doctools.js"></script>
        <script src="../_static/sphinx_highlight.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="20. Page Table Isolation (PTI)" href="pti.html" />
    <link rel="prev" title="18. AMD HSMP interface" href="amd_hsmp.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> The Linux Kernel
          </a>
              <div class="version">
                6.1.0-rc6
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul>
<li class="toctree-l1"><a class="reference internal" href="../process/development-process.html">A guide to the Kernel Development Process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../process/submitting-patches.html">Submitting patches: the essential guide to getting your code into the kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../process/code-of-conduct.html">Code of conduct</a></li>
<li class="toctree-l1"><a class="reference internal" href="../maintainer/index.html">Kernel Maintainer Handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../process/index.html">All development-process docs</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../core-api/index.html">Core API Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../driver-api/index.html">The Linux driver implementer’s API guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../subsystem-apis.html">Kernel subsystem documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../locking/index.html">Locking in the kernel</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../process/license-rules.html">Linux kernel licensing rules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../doc-guide/index.html">How to write kernel documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../dev-tools/index.html">Development tools for the kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../dev-tools/testing-overview.html">Kernel Testing Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../kernel-hacking/index.html">Kernel Hacking Guides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../trace/index.html">Linux Tracing Technologies</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fault-injection/index.html">fault-injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../livepatch/index.html">Kernel Livepatching</a></li>
<li class="toctree-l1"><a class="reference internal" href="../rust/index.html">Rust</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../admin-guide/index.html">The Linux kernel user’s and administrator’s guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../kbuild/index.html">The kernel build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../admin-guide/reporting-issues.html">Reporting issues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../tools/index.html">User-space tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../userspace-api/index.html">The Linux kernel user-space API guide</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../firmware-guide/index.html">The Linux kernel firmware guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../devicetree/index.html">Open Firmware and Devicetree</a></li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../arch.html">CPU Architectures</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../arc/index.html">ARC architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arm/index.html">ARM Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arm64/index.html">ARM64 Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ia64/index.html">IA-64 Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../loongarch/index.html">LoongArch Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../m68k/index.html">m68k Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../mips/index.html">MIPS-specific Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../nios2/index.html">Nios II Specific Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../openrisc/index.html">OpenRISC Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../parisc/index.html">PA-RISC Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../powerpc/index.html">powerpc</a></li>
<li class="toctree-l2"><a class="reference internal" href="../riscv/index.html">RISC-V architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../s390/index.html">s390 Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sh/index.html">SuperH Interfaces Guide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sparc/index.html">Sparc Architecture</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">x86-specific Documentation</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="boot.html">1. The Linux/x86 Boot Protocol</a></li>
<li class="toctree-l3"><a class="reference internal" href="booting-dt.html">2. DeviceTree Booting</a></li>
<li class="toctree-l3"><a class="reference internal" href="cpuinfo.html">3. x86 Feature Flags</a></li>
<li class="toctree-l3"><a class="reference internal" href="topology.html">4. x86 Topology</a></li>
<li class="toctree-l3"><a class="reference internal" href="exception-tables.html">5. Kernel level exception handling</a></li>
<li class="toctree-l3"><a class="reference internal" href="kernel-stacks.html">6. Kernel Stacks</a></li>
<li class="toctree-l3"><a class="reference internal" href="entry_64.html">7. Kernel Entries</a></li>
<li class="toctree-l3"><a class="reference internal" href="earlyprintk.html">8. Early Printk</a></li>
<li class="toctree-l3"><a class="reference internal" href="orc-unwinder.html">9. ORC unwinder</a></li>
<li class="toctree-l3"><a class="reference internal" href="zero-page.html">10. Zero Page</a></li>
<li class="toctree-l3"><a class="reference internal" href="tlb.html">11. The TLB</a></li>
<li class="toctree-l3"><a class="reference internal" href="mtrr.html">12. MTRR (Memory Type Range Register) control</a></li>
<li class="toctree-l3"><a class="reference internal" href="pat.html">13. PAT (Page Attribute Table)</a></li>
<li class="toctree-l3"><a class="reference internal" href="intel-hfi.html">14. Hardware-Feedback Interface for scheduling on Intel Hardware</a></li>
<li class="toctree-l3"><a class="reference internal" href="iommu.html">15. x86 IOMMU Support</a></li>
<li class="toctree-l3"><a class="reference internal" href="intel_txt.html">16. Intel(R) TXT Overview</a></li>
<li class="toctree-l3"><a class="reference internal" href="amd-memory-encryption.html">17. AMD Memory Encryption</a></li>
<li class="toctree-l3"><a class="reference internal" href="amd_hsmp.html">18. AMD HSMP interface</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">19. Intel Trust Domain Extensions (TDX)</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#new-tdx-exceptions">19.1. New TDX Exceptions</a></li>
<li class="toctree-l4"><a class="reference internal" href="#ve-on-memory-accesses">19.2. #VE on Memory Accesses</a></li>
<li class="toctree-l4"><a class="reference internal" href="#linux-ve-handler">19.3. Linux #VE handler</a></li>
<li class="toctree-l4"><a class="reference internal" href="#mmio-handling">19.4. MMIO handling</a></li>
<li class="toctree-l4"><a class="reference internal" href="#shared-memory-conversions">19.5. Shared Memory Conversions</a></li>
<li class="toctree-l4"><a class="reference internal" href="#references">19.6. References</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="pti.html">20. Page Table Isolation (PTI)</a></li>
<li class="toctree-l3"><a class="reference internal" href="mds.html">21. Microarchitectural Data Sampling (MDS) mitigation</a></li>
<li class="toctree-l3"><a class="reference internal" href="microcode.html">22. The Linux Microcode Loader</a></li>
<li class="toctree-l3"><a class="reference internal" href="resctrl.html">23. User Interface for Resource Control feature</a></li>
<li class="toctree-l3"><a class="reference internal" href="tsx_async_abort.html">24. TSX Async Abort (TAA) mitigation</a></li>
<li class="toctree-l3"><a class="reference internal" href="buslock.html">25. Bus lock detection and handling</a></li>
<li class="toctree-l3"><a class="reference internal" href="usb-legacy-support.html">26. USB Legacy support</a></li>
<li class="toctree-l3"><a class="reference internal" href="i386/index.html">27. i386 Support</a></li>
<li class="toctree-l3"><a class="reference internal" href="x86_64/index.html">28. x86_64 Support</a></li>
<li class="toctree-l3"><a class="reference internal" href="ifs.html">29. In-Field Scan</a></li>
<li class="toctree-l3"><a class="reference internal" href="sva.html">30. Shared Virtual Addressing (SVA) with ENQCMD</a></li>
<li class="toctree-l3"><a class="reference internal" href="sgx.html">31. Software Guard eXtensions (SGX)</a></li>
<li class="toctree-l3"><a class="reference internal" href="features.html">32. Feature status on x86 architecture</a></li>
<li class="toctree-l3"><a class="reference internal" href="elf_auxvec.html">33. x86-specific ELF Auxiliary Vectors</a></li>
<li class="toctree-l3"><a class="reference internal" href="xstate.html">34. Using XSTATE features in user space applications</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../xtensa/index.html">Xtensa Architecture</a></li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../staging/index.html">Unsorted Documentation</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../translations/index.html">Translations</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">The Linux Kernel</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
          <li><a href="../arch.html">CPU Architectures</a> &raquo;</li>
          <li><a href="index.html">x86-specific Documentation</a> &raquo;</li>
      <li><span class="section-number">19. </span>Intel Trust Domain Extensions (TDX)</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../_sources/x86/tdx.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="intel-trust-domain-extensions-tdx">
<h1><span class="section-number">19. </span>Intel Trust Domain Extensions (TDX)<a class="headerlink" href="#intel-trust-domain-extensions-tdx" title="Permalink to this heading">¶</a></h1>
<p>Intel’s Trust Domain Extensions (TDX) protect confidential guest VMs from
the host and physical attacks by isolating the guest register state and by
encrypting the guest memory. In TDX, a special module running in a special
mode sits between the host and the guest and manages the guest/host
separation.</p>
<p>Since the host cannot directly access guest registers or memory, much
normal functionality of a hypervisor must be moved into the guest. This is
implemented using a Virtualization Exception (#VE) that is handled by the
guest kernel. A #VE is handled entirely inside the guest kernel, but some
require the hypervisor to be consulted.</p>
<p>TDX includes new hypercall-like mechanisms for communicating from the
guest to the hypervisor or the TDX module.</p>
<section id="new-tdx-exceptions">
<h2><span class="section-number">19.1. </span>New TDX Exceptions<a class="headerlink" href="#new-tdx-exceptions" title="Permalink to this heading">¶</a></h2>
<p>TDX guests behave differently from bare-metal and traditional VMX guests.
In TDX guests, otherwise normal instructions or memory accesses can cause
#VE or #GP exceptions.</p>
<p>Instructions marked with an ‘*’ conditionally cause exceptions.  The
details for these instructions are discussed below.</p>
<section id="instruction-based-ve">
<h3><span class="section-number">19.1.1. </span>Instruction-based #VE<a class="headerlink" href="#instruction-based-ve" title="Permalink to this heading">¶</a></h3>
<ul class="simple">
<li><p>Port I/O (INS, OUTS, IN, OUT)</p></li>
<li><p>HLT</p></li>
<li><p>MONITOR, MWAIT</p></li>
<li><p>WBINVD, INVD</p></li>
<li><p>VMCALL</p></li>
<li><p>RDMSR*,WRMSR*</p></li>
<li><p>CPUID*</p></li>
</ul>
</section>
<section id="instruction-based-gp">
<h3><span class="section-number">19.1.2. </span>Instruction-based #GP<a class="headerlink" href="#instruction-based-gp" title="Permalink to this heading">¶</a></h3>
<ul class="simple">
<li><p>All VMX instructions: INVEPT, INVVPID, VMCLEAR, VMFUNC, VMLAUNCH,
VMPTRLD, VMPTRST, VMREAD, VMRESUME, VMWRITE, VMXOFF, VMXON</p></li>
<li><p>ENCLS, ENCLU</p></li>
<li><p>GETSEC</p></li>
<li><p>RSM</p></li>
<li><p>ENQCMD</p></li>
<li><p>RDMSR*,WRMSR*</p></li>
</ul>
</section>
<section id="rdmsr-wrmsr-behavior">
<h3><span class="section-number">19.1.3. </span>RDMSR/WRMSR Behavior<a class="headerlink" href="#rdmsr-wrmsr-behavior" title="Permalink to this heading">¶</a></h3>
<p>MSR access behavior falls into three categories:</p>
<ul class="simple">
<li><p>#GP generated</p></li>
<li><p>#VE generated</p></li>
<li><p>“Just works”</p></li>
</ul>
<p>In general, the #GP MSRs should not be used in guests.  Their use likely
indicates a bug in the guest.  The guest may try to handle the #GP with a
hypercall but it is unlikely to succeed.</p>
<p>The #VE MSRs are typically able to be handled by the hypervisor.  Guests
can make a hypercall to the hypervisor to handle the #VE.</p>
<p>The “just works” MSRs do not need any special guest handling.  They might
be implemented by directly passing through the MSR to the hardware or by
trapping and handling in the TDX module.  Other than possibly being slow,
these MSRs appear to function just as they would on bare metal.</p>
</section>
<section id="cpuid-behavior">
<h3><span class="section-number">19.1.4. </span>CPUID Behavior<a class="headerlink" href="#cpuid-behavior" title="Permalink to this heading">¶</a></h3>
<p>For some CPUID leaves and sub-leaves, the virtualized bit fields of CPUID
return values (in guest EAX/EBX/ECX/EDX) are configurable by the
hypervisor. For such cases, the Intel TDX module architecture defines two
virtualization types:</p>
<ul class="simple">
<li><p>Bit fields for which the hypervisor controls the value seen by the guest
TD.</p></li>
<li><p>Bit fields for which the hypervisor configures the value such that the
guest TD either sees their native value or a value of 0.  For these bit
fields, the hypervisor can mask off the native values, but it can not
turn <em>on</em> values.</p></li>
</ul>
<p>A #VE is generated for CPUID leaves and sub-leaves that the TDX module does
not know how to handle. The guest kernel may ask the hypervisor for the
value with a hypercall.</p>
</section>
</section>
<section id="ve-on-memory-accesses">
<h2><span class="section-number">19.2. </span>#VE on Memory Accesses<a class="headerlink" href="#ve-on-memory-accesses" title="Permalink to this heading">¶</a></h2>
<p>There are essentially two classes of TDX memory: private and shared.
Private memory receives full TDX protections.  Its content is protected
against access from the hypervisor.  Shared memory is expected to be
shared between guest and hypervisor and does not receive full TDX
protections.</p>
<p>A TD guest is in control of whether its memory accesses are treated as
private or shared.  It selects the behavior with a bit in its page table
entries.  This helps ensure that a guest does not place sensitive
information in shared memory, exposing it to the untrusted hypervisor.</p>
<section id="ve-on-shared-memory">
<h3><span class="section-number">19.2.1. </span>#VE on Shared Memory<a class="headerlink" href="#ve-on-shared-memory" title="Permalink to this heading">¶</a></h3>
<p>Access to shared mappings can cause a #VE.  The hypervisor ultimately
controls whether a shared memory access causes a #VE, so the guest must be
careful to only reference shared pages it can safely handle a #VE.  For
instance, the guest should be careful not to access shared memory in the
#VE handler before it reads the #VE info structure (TDG.VP.VEINFO.GET).</p>
<p>Shared mapping content is entirely controlled by the hypervisor. The guest
should only use shared mappings for communicating with the hypervisor.
Shared mappings must never be used for sensitive memory content like kernel
stacks.  A good rule of thumb is that hypervisor-shared memory should be
treated the same as memory mapped to userspace.  Both the hypervisor and
userspace are completely untrusted.</p>
<p>MMIO for virtual devices is implemented as shared memory.  The guest must
be careful not to access device MMIO regions unless it is also prepared to
handle a #VE.</p>
</section>
<section id="ve-on-private-pages">
<h3><span class="section-number">19.2.2. </span>#VE on Private Pages<a class="headerlink" href="#ve-on-private-pages" title="Permalink to this heading">¶</a></h3>
<p>An access to private mappings can also cause a #VE.  Since all kernel
memory is also private memory, the kernel might theoretically need to
handle a #VE on arbitrary kernel memory accesses.  This is not feasible, so
TDX guests ensure that all guest memory has been “accepted” before memory
is used by the kernel.</p>
<p>A modest amount of memory (typically 512M) is pre-accepted by the firmware
before the kernel runs to ensure that the kernel can start up without
being subjected to a #VE.</p>
<p>The hypervisor is permitted to unilaterally move accepted pages to a
“blocked” state. However, if it does this, page access will not generate a
#VE.  It will, instead, cause a “TD Exit” where the hypervisor is required
to handle the exception.</p>
</section>
</section>
<section id="linux-ve-handler">
<h2><span class="section-number">19.3. </span>Linux #VE handler<a class="headerlink" href="#linux-ve-handler" title="Permalink to this heading">¶</a></h2>
<p>Just like page faults or #GP’s, #VE exceptions can be either handled or be
fatal.  Typically, an unhandled userspace #VE results in a SIGSEGV.
An unhandled kernel #VE results in an oops.</p>
<p>Handling nested exceptions on x86 is typically nasty business.  A #VE
could be interrupted by an NMI which triggers another #VE and hilarity
ensues.  The TDX #VE architecture anticipated this scenario and includes a
feature to make it slightly less nasty.</p>
<p>During #VE handling, the TDX module ensures that all interrupts (including
NMIs) are blocked.  The block remains in place until the guest makes a
TDG.VP.VEINFO.GET TDCALL.  This allows the guest to control when interrupts
or a new #VE can be delivered.</p>
<p>However, the guest kernel must still be careful to avoid potential
#VE-triggering actions (discussed above) while this block is in place.
While the block is in place, any #VE is elevated to a double fault (#DF)
which is not recoverable.</p>
</section>
<section id="mmio-handling">
<h2><span class="section-number">19.4. </span>MMIO handling<a class="headerlink" href="#mmio-handling" title="Permalink to this heading">¶</a></h2>
<p>In non-TDX VMs, MMIO is usually implemented by giving a guest access to a
mapping which will cause a VMEXIT on access, and then the hypervisor
emulates the access.  That is not possible in TDX guests because VMEXIT
will expose the register state to the host. TDX guests don’t trust the host
and can’t have their state exposed to the host.</p>
<p>In TDX, MMIO regions typically trigger a #VE exception in the guest.  The
guest #VE handler then emulates the MMIO instruction inside the guest and
converts it into a controlled TDCALL to the host, rather than exposing
guest state to the host.</p>
<p>MMIO addresses on x86 are just special physical addresses. They can
theoretically be accessed with any instruction that accesses memory.
However, the kernel instruction decoding method is limited. It is only
designed to decode instructions like those generated by io.h macros.</p>
<p>MMIO access via other means (like structure overlays) may result in an
oops.</p>
</section>
<section id="shared-memory-conversions">
<h2><span class="section-number">19.5. </span>Shared Memory Conversions<a class="headerlink" href="#shared-memory-conversions" title="Permalink to this heading">¶</a></h2>
<p>All TDX guest memory starts out as private at boot.  This memory can not
be accessed by the hypervisor.  However, some kernel users like device
drivers might have a need to share data with the hypervisor.  To do this,
memory must be converted between shared and private.  This can be
accomplished using some existing memory encryption helpers:</p>
<blockquote>
<div><ul class="simple">
<li><p>set_memory_decrypted() converts a range of pages to shared.</p></li>
<li><p>set_memory_encrypted() converts memory back to private.</p></li>
</ul>
</div></blockquote>
<p>Device drivers are the primary user of shared memory, but there’s no need
to touch every driver. DMA buffers and <a class="reference internal" href="../driver-api/device-io.html#c.ioremap" title="ioremap"><code class="xref c c-func docutils literal notranslate"><span class="pre">ioremap()</span></code></a> do the conversions
automatically.</p>
<p>TDX uses SWIOTLB for most DMA allocations. The SWIOTLB buffer is
converted to shared on boot.</p>
<p>For coherent DMA allocation, the DMA buffer gets converted on the
allocation. Check force_dma_unencrypted() for details.</p>
</section>
<section id="references">
<h2><span class="section-number">19.6. </span>References<a class="headerlink" href="#references" title="Permalink to this heading">¶</a></h2>
<p>TDX reference material is collected here:</p>
<p><a class="reference external" href="https://www.intel.com/content/www/us/en/developer/articles/technical/intel-trust-domain-extensions.html">https://www.intel.com/content/www/us/en/developer/articles/technical/intel-trust-domain-extensions.html</a></p>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="amd_hsmp.html" class="btn btn-neutral float-left" title="18. AMD HSMP interface" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="pti.html" class="btn btn-neutral float-right" title="20. Page Table Isolation (PTI)" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright The kernel development community.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>