/** ==================================================================
 *  @file   cbuff_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   CBUFF
 *
 *  @Filename:    cbuff_cred.h
 *
 *  @Description: Circular buffer. 
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __CBUFF_CRED_H
#define __CBUFF_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance CBUFF of component CBUFF mapped in MONICA at address 0x55041800
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component CBUFF
     *
     */

    /* 
     *  List of bundle arrays for component CBUFF
     *
     */
                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CONTEXT
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CONTEXT                               0x100ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CONTEXT__ELSIZE
 *
 * @BRIEF        CBUFF_CONTEXT bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CONTEXT__ELSIZE                       0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CONTEXT__NELEMS
 *
 * @BRIEF        CBUFF_CONTEXT bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CONTEXT__NELEMS                       8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_FRAG
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_FRAG                                  0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_FRAG__ELSIZE
 *
 * @BRIEF        CBUFF_FRAG bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_FRAG__ELSIZE                          0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_FRAG__NELEMS
 *
 * @BRIEF        CBUFF_FRAG bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_FRAG__NELEMS                          16

    /* 
     *  List of bundles for component CBUFF
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_CTRL__OFFSET
 *
 * @BRIEF        Register CBUFF_CTX_CTRL offset in bundle CBUFF_CONTEXT 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_CTRL__OFFSET                      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_START__OFFSET
 *
 * @BRIEF        Register CBUFF_CTX_START offset in bundle CBUFF_CONTEXT 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_START__OFFSET                     0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_END__OFFSET
 *
 * @BRIEF        Register CBUFF_CTX_END offset in bundle CBUFF_CONTEXT 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_END__OFFSET                       0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_WINDOWSIZE__OFFSET
 *
 * @BRIEF        Register CBUFF_CTX_WINDOWSIZE offset in bundle CBUFF_CONTEXT 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_WINDOWSIZE__OFFSET                0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_THRESHOLD_F__OFFSET
 *
 * @BRIEF        Register CBUFF_CTX_THRESHOLD_F offset in bundle CBUFF_CONTEXT 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_THRESHOLD_F__OFFSET               0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_THRESHOLD_S__OFFSET
 *
 * @BRIEF        Register CBUFF_CTX_THRESHOLD_S offset in bundle CBUFF_CONTEXT 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_THRESHOLD_S__OFFSET               0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_STATUS__OFFSET
 *
 * @BRIEF        Register CBUFF_CTX_STATUS offset in bundle CBUFF_CONTEXT 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_STATUS__OFFSET                    0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_PHY__OFFSET
 *
 * @BRIEF        Register CBUFF_CTX_PHY offset in bundle CBUFF_CONTEXT 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_PHY__OFFSET                       0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_FRAG_ADDR__OFFSET
 *
 * @BRIEF        Register CBUFF_FRAG_ADDR offset in bundle CBUFF_FRAG 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_FRAG_ADDR__OFFSET                     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_IRQ
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_IRQ                                   0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__OFFSET
 *
 * @BRIEF        Register CBUFF_HL_IRQSTATUS_RAW offset in bundle CBUFF_IRQ 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__OFFSET              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__OFFSET
 *
 * @BRIEF        Register CBUFF_HL_IRQSTATUS offset in bundle CBUFF_IRQ 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__OFFSET                  0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__OFFSET
 *
 * @BRIEF        Register CBUFF_HL_IRQENABLE_SET offset in bundle CBUFF_IRQ 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__OFFSET              0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__OFFSET
 *
 * @BRIEF        Register CBUFF_HL_IRQENABLE_CLR offset in bundle CBUFF_IRQ 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__OFFSET              0xCul

    /* 
     * List of registers for component CBUFF
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_REVISION
 *
 * @BRIEF        IP Revision Identifier (X.Y.R) 
 *               Used by software to track features, bugs, and compatibility 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_REVISION                           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_HWINFO
 *
 * @BRIEF        Information about the IP module's hardware configuration. 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_HWINFO                             0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_SYSCONFIG
 *
 * @BRIEF        Clock management configuration 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_SYSCONFIG                          0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQ_EOI
 *
 * @BRIEF        End Of Interrupt number specification 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQ_EOI                            0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW
 *
 * @BRIEF        Per-event raw interrupt status vector. 
 *               Raw status is set even if event is not enabled. 
 *               Write 1 to set the (raw) status, mostly for debug. 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW                      0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS
 *
 * @BRIEF        Per-event "enabled" interrupt status vector. 
 *               Enabled status isn't set unless event is enabled. 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS                          0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET
 *
 * @BRIEF        Per-event interrupt enable bit vector. 
 *               Write 1 to set (enable interrupt). 
 *               Readout equal to corresponding _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET                      0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR
 *
 * @BRIEF        Per-event interrupt enable bit vector, line #0.  
 *               Write 1 to clear (disable interrupt). 
 *               Readout equal to corresponding _SET register. 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR                      0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_FRAG_ADDR
 *
 * @BRIEF        Start address of the physical buffer of the circular buffer 
 *               context 0. 
 *               This register only exists when fragmentation support is 
 *               enabled. 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_FRAG_ADDR                             0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_CTRL
 *
 * @BRIEF        Context control register 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_CTRL                              0x100ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_START
 *
 * @BRIEF        Start address of the virtual space managed by the context. 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_START                             0x104ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_END
 *
 * @BRIEF        End address of the virtual space managed by the context. 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_END                               0x108ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_WINDOWSIZE
 *
 * @BRIEF        Defines the size of a window 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_WINDOWSIZE                        0x10Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_THRESHOLD_F
 *
 * @BRIEF        Threshold value used to check if a write window is full. 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_THRESHOLD_F                       0x110ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_THRESHOLD_S
 *
 * @BRIEF        Threshold value used to control the BCF synchronization 
 *               mechanism 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_THRESHOLD_S                       0x114ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_STATUS
 *
 * @BRIEF        Status register 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_STATUS                            0x118ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_PHY
 *
 * @BRIEF        Start address of the 1st physical buffer managed by the 
 *               context when fragmentation support is disabled. 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_PHY                               0x11Cul

    /* 
     * List of register bitfields for component CBUFF
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_REVISION__SCHEME   
 *
 * @BRIEF        Used to distinguish between old scheme and current. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_REVISION__SCHEME              BITFIELD(31, 30)
#define CBUFF__CBUFF_HL_REVISION__SCHEME__POS         30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_REVISION__FUNC   
 *
 * @BRIEF        Function indicates a software compatible module family.   
 *               If there is no level of software compatibility a new Func 
 *               number (and hence REVISION) should be assigned. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_REVISION__FUNC                BITFIELD(27, 16)
#define CBUFF__CBUFF_HL_REVISION__FUNC__POS           16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_REVISION__R_RTL   
 *
 * @BRIEF        RTL Version (R), maintained by IP design owner.  
 *               RTL follows a numbering such as X.Y.R.Z which are explained 
 *               in this table.  
 *               R changes ONLY when:  
 *               (1) PDS uploads occur which may have been due to spec 
 *               changes  
 *               (2) Bug fixes occur  
 *               (3) Resets to '0' when X or Y changes.  
 *               Design team has an internal 'Z' (customer invisible) number 
 *               which increments on every drop that happens due to DV and 
 *               RTL updates. Z resets to 0 when R increments. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_REVISION__R_RTL               BITFIELD(15, 11)
#define CBUFF__CBUFF_HL_REVISION__R_RTL__POS          11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_REVISION__X_MAJOR   
 *
 * @BRIEF        Major Revision (X), maintained by IP specification owner.  
 *               X changes ONLY when:  
 *               (1) There is a major feature addition. An example would be 
 *               adding Master Mode to Utopia Level2. The Func field (or 
 *               Class/Type in old PID format) will remain the same.  
 *               X does NOT change due to:  
 *               (1) Bug fixes  
 *               (2) Change in feature parameters. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_REVISION__X_MAJOR             BITFIELD(10, 8)
#define CBUFF__CBUFF_HL_REVISION__X_MAJOR__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_REVISION__CUSTOM   
 *
 * @BRIEF        Indicates a special version for a particular device. 
 *               Consequence of use may avoid use of standard Chip Support 
 *               Library (CSL) / Drivers. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_REVISION__CUSTOM              BITFIELD(7, 6)
#define CBUFF__CBUFF_HL_REVISION__CUSTOM__POS         6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_REVISION__Y_MINOR   
 *
 * @BRIEF        Minor Revision (Y), maintained by IP specification owner.  
 *               Y changes ONLY when:  
 *               (1) Features are scaled (up or down). Flexibility exists in 
 *               that this feature scalability may either be represented in 
 *               the Y change or a specific register in the IP that indicates 
 *               which features are exactly available.  
 *               (2) When feature creeps from Is-Not list to Is list. But 
 *               this may not be the case once it sees silicon; in which case 
 *               X will change.  
 *               Y does NOT change due to:  
 *               (1) Bug fixes  
 *               (2) Typos or clarifications  
 *               (3) major functional/feature change/addition/deletion. 
 *               Instead these changes may be reflected via R, S, X as 
 *               applicable.  
 *               Spec owner maintains a customer-invisible number 'S' which 
 *               changes due to:  
 *               (1) Typos/clarifications  
 *               (2) Bug documentation. Note that this bug is not due to a 
 *               spec change but due to implementation. Nevertheless, the 
 *               spec tracks the IP bugs. An RTL release (say for silicon 
 *               PG1.1) that occurs due to bug fix should document the 
 *               corresponding spec number (X.Y.S) in its release notes. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_REVISION__Y_MINOR             BITFIELD(5, 0)
#define CBUFF__CBUFF_HL_REVISION__Y_MINOR__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_HWINFO__CONTEXTS   
 *
 * @BRIEF        Number of contexts - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_HWINFO__CONTEXTS              BITFIELD(2, 1)
#define CBUFF__CBUFF_HL_HWINFO__CONTEXTS__POS         1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_HWINFO__ENABLE_FRAGMENTATION   
 *
 * @BRIEF        Provides information to SW if fragmentation support is 
 *               available - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_HWINFO__ENABLE_FRAGMENTATION  BITFIELD(0, 0)
#define CBUFF__CBUFF_HL_HWINFO__ENABLE_FRAGMENTATION__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_SYSCONFIG__IDLEMODE   
 *
 * @BRIEF        Configuration of the local target state management mode. 
 *               By definition, target can handle read/write transaction as 
 *               long as it is out of IDLE state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_SYSCONFIG__IDLEMODE           BITFIELD(3, 2)
#define CBUFF__CBUFF_HL_SYSCONFIG__IDLEMODE__POS      2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_SYSCONFIG__SOFTRESET   
 *
 * @BRIEF        Software reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_SYSCONFIG__SOFTRESET          BITFIELD(0, 0)
#define CBUFF__CBUFF_HL_SYSCONFIG__SOFTRESET__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQ_EOI__LINE_NUMBER   
 *
 * @BRIEF        Software End Of Interrupt (EOI) control. Write number of 
 *               interrupt output. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQ_EOI__LINE_NUMBER          BITFIELD(0, 0)
#define CBUFF__CBUFF_HL_IRQ_EOI__LINE_NUMBER__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_OVR   BITFIELD(31, 31)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_OVR__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_OVR   BITFIELD(30, 30)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_OVR__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_OVR   BITFIELD(29, 29)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_OVR__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_OVR   BITFIELD(28, 28)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_OVR__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_OVR   BITFIELD(27, 27)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_OVR__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_OVR   BITFIELD(26, 26)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_OVR__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_OVR   BITFIELD(25, 25)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_OVR__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_OVR   BITFIELD(24, 24)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_OVR__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_INVALID BITFIELD(23, 23)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_INVALID__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_INVALID BITFIELD(22, 22)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_INVALID__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_INVALID BITFIELD(21, 21)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_INVALID__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_INVALID BITFIELD(20, 20)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_INVALID__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_INVALID BITFIELD(19, 19)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_INVALID__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_INVALID BITFIELD(18, 18)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_INVALID__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_INVALID BITFIELD(17, 17)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_INVALID__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_INVALID BITFIELD(16, 16)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_INVALID__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_READY BITFIELD(15, 15)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_READY__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_READY BITFIELD(14, 14)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_READY__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_READY BITFIELD(13, 13)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_READY__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_READY BITFIELD(12, 12)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_READY__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_READY BITFIELD(11, 11)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_READY__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_READY BITFIELD(10, 10)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_READY__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_READY BITFIELD(9, 9)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_READY__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_READY BITFIELD(8, 8)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_READY__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_OCP_ERR   
 *
 * @BRIEF        OCP error received in the master port. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_OCP_ERR    BITFIELD(0, 0)
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_OCP_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_OVR       BITFIELD(31, 31)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_OVR__POS  31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_OVR       BITFIELD(30, 30)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_OVR__POS  30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_OVR       BITFIELD(29, 29)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_OVR__POS  29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_OVR       BITFIELD(28, 28)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_OVR__POS  28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_OVR       BITFIELD(27, 27)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_OVR__POS  27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_OVR       BITFIELD(26, 26)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_OVR__POS  26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_OVR       BITFIELD(25, 25)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_OVR__POS  25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_OVR       BITFIELD(24, 24)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_OVR__POS  24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_INVALID   BITFIELD(23, 23)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_INVALID__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_INVALID   BITFIELD(22, 22)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_INVALID__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_INVALID   BITFIELD(21, 21)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_INVALID__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_INVALID   BITFIELD(20, 20)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_INVALID__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_INVALID   BITFIELD(19, 19)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_INVALID__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_INVALID   BITFIELD(18, 18)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_INVALID__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_INVALID   BITFIELD(17, 17)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_INVALID__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_INVALID   BITFIELD(16, 16)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_INVALID__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_READY     BITFIELD(15, 15)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_READY__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_READY     BITFIELD(14, 14)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_READY__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_READY     BITFIELD(13, 13)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_READY__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_READY     BITFIELD(12, 12)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_READY__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_READY     BITFIELD(11, 11)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_READY__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_READY     BITFIELD(10, 10)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_READY__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_READY     BITFIELD(9, 9)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_READY__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_READY     BITFIELD(8, 8)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_READY__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_OCP_ERR   
 *
 * @BRIEF        OCP error received in the master port. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_OCP_ERR        BITFIELD(0, 0)
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_OCP_ERR__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_OVR   BITFIELD(31, 31)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_OVR__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_OVR   BITFIELD(30, 30)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_OVR__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_OVR   BITFIELD(29, 29)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_OVR__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_OVR   BITFIELD(28, 28)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_OVR__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_OVR   BITFIELD(27, 27)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_OVR__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_OVR   BITFIELD(26, 26)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_OVR__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_OVR   BITFIELD(25, 25)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_OVR__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_OVR   BITFIELD(24, 24)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_OVR__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_INVALID BITFIELD(23, 23)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_INVALID__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_INVALID BITFIELD(22, 22)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_INVALID__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_INVALID BITFIELD(21, 21)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_INVALID__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_INVALID BITFIELD(20, 20)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_INVALID__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_INVALID BITFIELD(19, 19)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_INVALID__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_INVALID BITFIELD(18, 18)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_INVALID__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_INVALID BITFIELD(17, 17)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_INVALID__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_INVALID BITFIELD(16, 16)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_INVALID__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_READY BITFIELD(15, 15)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_READY__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_READY BITFIELD(14, 14)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_READY__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_READY BITFIELD(13, 13)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_READY__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_READY BITFIELD(12, 12)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_READY__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_READY BITFIELD(11, 11)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_READY__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_READY BITFIELD(10, 10)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_READY__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_READY BITFIELD(9, 9)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_READY__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_READY BITFIELD(8, 8)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_READY__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_OCP_ERR   
 *
 * @BRIEF        OCP error received in the master port. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_OCP_ERR    BITFIELD(0, 0)
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_OCP_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_OVR   BITFIELD(31, 31)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_OVR__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_OVR   BITFIELD(30, 30)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_OVR__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_OVR   BITFIELD(29, 29)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_OVR__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_OVR   BITFIELD(28, 28)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_OVR__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_OVR   BITFIELD(27, 27)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_OVR__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_OVR   BITFIELD(26, 26)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_OVR__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_OVR   BITFIELD(25, 25)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_OVR__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_OVR   
 *
 * @BRIEF        Buffer overflow event. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_OVR   BITFIELD(24, 24)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_OVR__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_INVALID BITFIELD(23, 23)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_INVALID__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_INVALID BITFIELD(22, 22)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_INVALID__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_INVALID BITFIELD(21, 21)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_INVALID__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_INVALID BITFIELD(20, 20)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_INVALID__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_INVALID BITFIELD(19, 19)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_INVALID__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_INVALID BITFIELD(18, 18)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_INVALID__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_INVALID BITFIELD(17, 17)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_INVALID__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_INVALID BITFIELD(16, 16)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_INVALID__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_READY BITFIELD(15, 15)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_READY__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_READY BITFIELD(14, 14)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_READY__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_READY BITFIELD(13, 13)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_READY__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_READY BITFIELD(12, 12)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_READY__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_READY BITFIELD(11, 11)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_READY__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_READY BITFIELD(10, 10)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_READY__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_READY BITFIELD(9, 9)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_READY__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_READY   
 *
 * @BRIEF        The WB physical window is ready to be accessed by the CPU. 
 *               Check the functional specification for more details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_READY BITFIELD(8, 8)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_READY__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_OCP_ERR   
 *
 * @BRIEF        OCP error received in the master port. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_OCP_ERR    BITFIELD(0, 0)
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_OCP_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_FRAG_ADDR__ADDR   
 *
 * @BRIEF        Address, in 128 bit words. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_FRAG_ADDR__ADDR                  BITFIELD(31, 4)
#define CBUFF__CBUFF_FRAG_ADDR__ADDR__POS             4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_CTRL__TILERMODE   
 *
 * @BRIEF        Sets the expected value for ADDR[32]. 
 *               If ADDR[32]=TILERMODE, ADDR[31:4] is processed and 
 *               eventually translated. 
 *               Otherwise, the access is handled as transparent, regardless 
 *               of the other address bits. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_CTRL__TILERMODE              BITFIELD(11, 11)
#define CBUFF__CBUFF_CTX_CTRL__TILERMODE__POS         11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_CTRL__DONE   
 *
 * @BRIEF        Write this bit to 1 to indicate the CPU has finished 
 *               processing its physical buffer.  
 *               This bit is automatically cleared by hardware, reads always 
 *               return 0. 
 *               This bit has no effect when MODE=2 (read&write) - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_CTRL__DONE                   BITFIELD(10, 10)
#define CBUFF__CBUFF_CTX_CTRL__DONE__POS              10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_CTRL__WCOUNT   
 *
 * @BRIEF        Window count - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_CTRL__WCOUNT                 BITFIELD(9, 8)
#define CBUFF__CBUFF_CTX_CTRL__WCOUNT__POS            8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_CTRL__BCF   
 *
 * @BRIEF        This register controls the bandwidth control feedback loop 
 *               output. 
 *               0: Control loop disabled.  
 *               1-15: The control feedback loop enabled.  
 *               Behavior depends on functional mode, check BCF section in 
 *               the specification for details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_CTRL__BCF                    BITFIELD(7, 4)
#define CBUFF__CBUFF_CTX_CTRL__BCF__POS               4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_CTRL__MODE   
 *
 * @BRIEF        Selects the functional mode of this context - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_CTRL__MODE                   BITFIELD(2, 1)
#define CBUFF__CBUFF_CTX_CTRL__MODE__POS              1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_CTRL__ENABLE   
 *
 * @BRIEF        Enable/disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_CTRL__ENABLE                 BITFIELD(0, 0)
#define CBUFF__CBUFF_CTX_CTRL__ENABLE__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_START__ADDR   
 *
 * @BRIEF        Address, in 128 bit words. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_START__ADDR                  BITFIELD(31, 4)
#define CBUFF__CBUFF_CTX_START__ADDR__POS             4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_END__ADDR   
 *
 * @BRIEF        Address, in 128 bit words. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_END__ADDR                    BITFIELD(31, 4)
#define CBUFF__CBUFF_CTX_END__ADDR__POS               4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_WINDOWSIZE__SIZE   
 *
 * @BRIEF        Size, in 128 bit words. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_WINDOWSIZE__SIZE             BITFIELD(23, 4)
#define CBUFF__CBUFF_CTX_WINDOWSIZE__SIZE__POS        4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_THRESHOLD_F__THRESHOLD   
 *
 * @BRIEF        Threshold value, in bytes. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_THRESHOLD_F__THRESHOLD       BITFIELD(23, 0)
#define CBUFF__CBUFF_CTX_THRESHOLD_F__THRESHOLD__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_THRESHOLD_S__THRESHOLD   
 *
 * @BRIEF        Threshold value, in bytes. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_THRESHOLD_S__THRESHOLD       BITFIELD(23, 0)
#define CBUFF__CBUFF_CTX_THRESHOLD_S__THRESHOLD__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_STATUS__WA   
 *
 * @BRIEF        Valid values depend on the CBUFF_CTX_CTRL__x.WCOUNT 
 *               register. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_STATUS__WA                   BITFIELD(11, 8)
#define CBUFF__CBUFF_CTX_STATUS__WA__POS              8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_STATUS__WB   
 *
 * @BRIEF        Valid values depend on the CBUFF_CTX_CTRL__x.WCOUNT 
 *               register. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_STATUS__WB                   BITFIELD(3, 0)
#define CBUFF__CBUFF_CTX_STATUS__WB__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_PHY__ADDR   
 *
 * @BRIEF        Address, in 128 bit words. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_PHY__ADDR                    BITFIELD(31, 4)
#define CBUFF__CBUFF_CTX_PHY__ADDR__POS               4

    /* 
     * List of register bitfields values for component CBUFF
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_REVISION__SCHEME__LEGACY
 *
 * @BRIEF        Legacy ASP or WTBU scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_REVISION__SCHEME__LEGACY      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_REVISION__SCHEME__H08
 *
 * @BRIEF        Highlander 0.8 scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_REVISION__SCHEME__H08         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_REVISION__CUSTOM__STANDARD
 *
 * @BRIEF        Non custom (standard) revision - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_REVISION__CUSTOM__STANDARD    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_HWINFO__CONTEXTS__TWO
 *
 * @BRIEF        2 contexts - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_HWINFO__CONTEXTS__TWO         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_HWINFO__CONTEXTS__FOUR
 *
 * @BRIEF        4 contexts - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_HWINFO__CONTEXTS__FOUR        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_HWINFO__CONTEXTS__EIGHT
 *
 * @BRIEF        8 contexts - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_HWINFO__CONTEXTS__EIGHT       0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_HWINFO__CONTEXTS__RSV
 *
 * @BRIEF        reserved. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_HWINFO__CONTEXTS__RSV         0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_HWINFO__ENABLE_FRAGMENTATION__ZERO
 *
 * @BRIEF        No - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_HWINFO__ENABLE_FRAGMENTATION__ZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_HWINFO__ENABLE_FRAGMENTATION__ONE
 *
 * @BRIEF        Yes - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_HWINFO__ENABLE_FRAGMENTATION__ONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_SYSCONFIG__IDLEMODE__FORCE
 *
 * @BRIEF        Force-idle mode: local target's idle state follows 
 *               (acknowledges) the system's idle requests unconditionally, 
 *               i.e. regardless of the IP module's internal requirements. 
 *               Backup mode, for debug only. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_SYSCONFIG__IDLEMODE__FORCE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_SYSCONFIG__IDLEMODE__NO
 *
 * @BRIEF        No-idle mode: local target never enters idle state. 
 *               Backup mode, for debug only. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_SYSCONFIG__IDLEMODE__NO       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_SYSCONFIG__IDLEMODE__SMART
 *
 * @BRIEF        Smart-idle mode: local target's idle state eventually 
 *               follows (acknowledges) the system's idle requests, depending 
 *               on the IP module's internal requirements. 
 *               IP module shall not generate (IRQ- or DMA-request-related) 
 *               wakeup events. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_SYSCONFIG__IDLEMODE__SMART    0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_SYSCONFIG__IDLEMODE__SMARTWAKEUP
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_SYSCONFIG__IDLEMODE__SMARTWAKEUP 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_SYSCONFIG__SOFTRESET__DONE
 *
 * @BRIEF        Reset done, no pending action - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_SYSCONFIG__SOFTRESET__DONE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_SYSCONFIG__SOFTRESET__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_SYSCONFIG__SOFTRESET__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_SYSCONFIG__SOFTRESET__RESET
 *
 * @BRIEF        Initiate software reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_SYSCONFIG__SOFTRESET__RESET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_SYSCONFIG__SOFTRESET__PENDING
 *
 * @BRIEF        Reset (software or other) ongoing - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_SYSCONFIG__SOFTRESET__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQ_EOI__LINE_NUMBER__EOI0
 *
 * @BRIEF        EOI for interrupt output line #0 - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQ_EOI__LINE_NUMBER__EOI0    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQ_EOI__LINE_NUMBER__READ0
 *
 * @BRIEF        Reads always 0 (no EOI memory) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQ_EOI__LINE_NUMBER__READ0   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_OVR__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_OVR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_OVR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_OVR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_OVR__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_OVR__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_OVR__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_OVR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_OVR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_OVR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_OVR__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_OVR__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_OVR__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_OVR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_OVR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_OVR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_OVR__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_OVR__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_OVR__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_OVR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_OVR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_OVR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_OVR__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_OVR__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_OVR__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_OVR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_OVR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_OVR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_OVR__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_OVR__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_OVR__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_OVR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_OVR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_OVR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_OVR__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_OVR__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_OVR__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_OVR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_OVR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_OVR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_OVR__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_OVR__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_OVR__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_OVR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_OVR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_OVR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_OVR__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_OVR__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_INVALID__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_INVALID__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_INVALID__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_INVALID__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_INVALID__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_INVALID__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_INVALID__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_INVALID__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_INVALID__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_INVALID__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_INVALID__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_INVALID__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_INVALID__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_INVALID__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_INVALID__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_INVALID__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_INVALID__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_INVALID__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_INVALID__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_INVALID__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_INVALID__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_INVALID__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_INVALID__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_INVALID__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_READY__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_READY__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_READY__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_READY__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_READY__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX7_READY__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_READY__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_READY__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_READY__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_READY__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_READY__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX6_READY__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_READY__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_READY__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_READY__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_READY__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_READY__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX5_READY__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_READY__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_READY__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_READY__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_READY__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_READY__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX4_READY__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_READY__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_READY__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_READY__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_READY__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_READY__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX3_READY__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_READY__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_READY__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_READY__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_READY__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_READY__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX2_READY__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_READY__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_READY__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_READY__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_READY__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_READY__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX1_READY__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_READY__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_READY__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_READY__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_READY__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_READY__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_CTX0_READY__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_OCP_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_OCP_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_OCP_ERR__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_OCP_ERR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_OCP_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_OCP_ERR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_OCP_ERR__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS_RAW__IRQ_OCP_ERR__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_OVR__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_OVR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_OVR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_OVR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_OVR__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_OVR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_OVR__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_OVR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_OVR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_OVR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_OVR__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_OVR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_OVR__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_OVR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_OVR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_OVR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_OVR__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_OVR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_OVR__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_OVR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_OVR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_OVR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_OVR__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_OVR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_OVR__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_OVR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_OVR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_OVR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_OVR__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_OVR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_OVR__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_OVR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_OVR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_OVR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_OVR__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_OVR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_OVR__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_OVR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_OVR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_OVR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_OVR__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_OVR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_OVR__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_OVR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_OVR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_OVR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_OVR__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_OVR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_INVALID__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_INVALID__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_INVALID__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_INVALID__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_INVALID__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_INVALID__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_INVALID__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_INVALID__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_INVALID__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_INVALID__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_INVALID__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_INVALID__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_INVALID__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_INVALID__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_INVALID__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_INVALID__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_INVALID__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_INVALID__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_INVALID__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_INVALID__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_INVALID__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_INVALID__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_INVALID__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_INVALID__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_READY__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_READY__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_READY__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_READY__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_READY__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX7_READY__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_READY__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_READY__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_READY__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_READY__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_READY__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX6_READY__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_READY__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_READY__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_READY__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_READY__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_READY__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX5_READY__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_READY__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_READY__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_READY__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_READY__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_READY__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX4_READY__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_READY__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_READY__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_READY__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_READY__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_READY__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX3_READY__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_READY__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_READY__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_READY__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_READY__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_READY__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX2_READY__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_READY__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_READY__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_READY__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_READY__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_READY__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX1_READY__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_READY__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_READY__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_READY__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_READY__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_READY__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_CTX0_READY__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_OCP_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_OCP_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_OCP_ERR__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_OCP_ERR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_OCP_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_OCP_ERR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQSTATUS__IRQ_OCP_ERR__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQSTATUS__IRQ_OCP_ERR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_OVR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_OVR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_OVR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_OVR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_OVR__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_OVR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_OVR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_OVR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_OVR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_OVR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_OVR__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_OVR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_OVR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_OVR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_OVR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_OVR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_OVR__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_OVR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_OVR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_OVR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_OVR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_OVR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_OVR__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_OVR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_OVR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_OVR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_OVR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_OVR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_OVR__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_OVR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_OVR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_OVR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_OVR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_OVR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_OVR__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_OVR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_OVR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_OVR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_OVR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_OVR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_OVR__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_OVR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_OVR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_OVR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_OVR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_OVR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_OVR__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_OVR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_INVALID__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_INVALID__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_INVALID__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_INVALID__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_INVALID__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_INVALID__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_INVALID__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_INVALID__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_INVALID__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_INVALID__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_INVALID__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_INVALID__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_INVALID__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_INVALID__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_INVALID__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_INVALID__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_READY__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_READY__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_READY__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_READY__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_READY__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX7_READY__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_READY__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_READY__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_READY__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_READY__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_READY__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX6_READY__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_READY__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_READY__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_READY__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_READY__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_READY__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX5_READY__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_READY__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_READY__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_READY__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_READY__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_READY__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX4_READY__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_READY__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_READY__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_READY__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_READY__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_READY__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX3_READY__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_READY__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_READY__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_READY__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_READY__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_READY__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX2_READY__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_READY__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_READY__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_READY__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_READY__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_READY__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX1_READY__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_READY__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_READY__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_READY__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_READY__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_READY__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_CTX0_READY__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_OCP_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_OCP_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_OCP_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_OCP_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_OCP_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_OCP_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_OCP_ERR__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_SET__IRQ_OCP_ERR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_OVR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_OVR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_OVR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_OVR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_OVR__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_OVR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_OVR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_OVR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_OVR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_OVR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_OVR__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_OVR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_OVR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_OVR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_OVR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_OVR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_OVR__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_OVR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_OVR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_OVR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_OVR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_OVR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_OVR__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_OVR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_OVR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_OVR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_OVR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_OVR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_OVR__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_OVR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_OVR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_OVR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_OVR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_OVR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_OVR__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_OVR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_OVR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_OVR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_OVR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_OVR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_OVR__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_OVR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_OVR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_OVR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_OVR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_OVR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_OVR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_OVR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_OVR__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_OVR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_INVALID__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_INVALID__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_INVALID__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_INVALID__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_INVALID__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_INVALID__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_INVALID__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_INVALID__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_INVALID__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_INVALID__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_INVALID__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_INVALID__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_INVALID__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_INVALID__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_INVALID__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_INVALID__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_READY__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_READY__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_READY__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_READY__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_READY__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX7_READY__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_READY__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_READY__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_READY__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_READY__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_READY__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX6_READY__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_READY__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_READY__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_READY__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_READY__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_READY__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX5_READY__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_READY__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_READY__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_READY__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_READY__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_READY__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX4_READY__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_READY__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_READY__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_READY__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_READY__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_READY__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX3_READY__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_READY__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_READY__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_READY__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_READY__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_READY__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX2_READY__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_READY__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_READY__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_READY__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_READY__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_READY__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX1_READY__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_READY__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_READY__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_READY__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_READY__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_READY__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_READY__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_READY__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_CTX0_READY__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_OCP_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_OCP_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_OCP_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_OCP_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_OCP_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_OCP_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_OCP_ERR__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_HL_IRQENABLE_CLR__IRQ_OCP_ERR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_CTRL__DONE__ZERO
 *
 * @BRIEF        No effect. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_CTRL__DONE__ZERO             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_CTRL__DONE__ONE
 *
 * @BRIEF        The CPU has completely processed the WB physical buffer. - 
 *               (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_CTRL__DONE__ONE              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_CTRL__WCOUNT__W2
 *
 * @BRIEF        2 windows - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_CTRL__WCOUNT__W2             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_CTRL__WCOUNT__W4
 *
 * @BRIEF        4 windows - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_CTRL__WCOUNT__W4             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_CTRL__WCOUNT__W8
 *
 * @BRIEF        8 windows - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_CTRL__WCOUNT__W8             0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_CTRL__WCOUNT__W16
 *
 * @BRIEF        16 windows - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_CTRL__WCOUNT__W16            0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_CTRL__MODE__WRITE
 *
 * @BRIEF        Write mode. 
 *               ISS writes and CPU reads the physical space. 
 *               CPU accesses are out of CBUFF module's scope; 
 *               therefore only writes are permitted between 
 *               CBUFF_CTX_START__x and CBUFF_CTX_END__x. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_CTRL__MODE__WRITE            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_CTRL__MODE__READ
 *
 * @BRIEF        Read mode. 
 *               HW reads and CPU writes the physical space. 
 *               CPU accesses are out of CBUFF module's scope;  
 *               therefore only reads are permitted between 
 *               CBUFF_CTX_START__x and CBUFF_CTX_END__x. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_CTRL__MODE__READ             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_CTRL__MODE__RWMODE
 *
 * @BRIEF        Read/Write mode. 
 *               Both, read & writes are monitored by the circular buffer. 
 *               WB is used to track current read positions 
 *               WA is used to track current write position. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_CTRL__MODE__RWMODE           0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_CTRL__ENABLE__DI
 *
 * @BRIEF        Disables the context. 
 *               This will reset the internal state of the context. 
 *               All accesses received on OCPI will be transmitted to OCPO 
 *               without modification. 
 *               Disabling the context takes effect immediately 
 *               It is SW responsibility to ensure that no more accesses to 
 *               the context are outstanding before disabling it.  
 *               Otherwise memory corruption may occur. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_CTRL__ENABLE__DI             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CBUFF__CBUFF_CTX_CTRL__ENABLE__EN
 *
 * @BRIEF        Enable the context 
 *               All accesses between CBUFF_CTX_START__x and  
 *               CBUFF_CTX_END__x are processed by CBUFF. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CBUFF__CBUFF_CTX_CTRL__ENABLE__EN             0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __CBUFF_CRED_H */
